

## DAIA acculstion CanPoneners AIIO SuBSYSTEINS

| Operational Amplifiers | 1 |
| :---: | :---: |
| Instrumentition Amplifiers | 2 |
| Isolation Ampilifiers | 3 |
| Multipiers 8 Dividers | 4 |
| Log/Artilog Amplifiers | 5 |
| RMS-10-DC Converters | 8 |
| Voltage Reterencess | 7 |
| X'duceers, Conditionens, Ingtruments | 8 |
| Digital-Io-Analog Converlers | 8 |
| Analog-to-Dijital Converilers | 10 |
| V/F ${ }^{\text {a F }}$ /V Converters | 11 |
| Synciro-Digital Canverters | 12 |
| Sample/Trach-Hold Amplifiers | 13 |
| CMOS Swithes 8 Multiplexerers | 14 |
| Data-Acquisition Suluystems | 15 |
| Microcomputer Interiace Baarls | 18 |
| Testers for Linear Clipuils | 17 |
| Power Supplies | 18 |

Data sheets for the product families listed here can be found at the indicated section-page locations.
Products are listed first alphabetically, then numerically. For products not listed bere, see pages vii and viii.

| del No. Section-Page |  | Model No. Section-Page |  | Model No. Se | Section-Page | Model No. 450/454/456 | Section-Page11-15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC2626 | 8-5 | AD2040 | 8-29 | MDD Series | 9-181 |  |  |
| AD101/201/301/ |  | AD2700/01/02 | 7-29 | MDMS Series | 9-185 | 451/453 | 11-23 |
| 301AL | 1-17 | AD5200 | 10-45 | MDS Series | 9-187 | 458/460 | 11-19 |
| AD362 | 15-5 | AD7110 | 9-55 | MOD1005 | 10-128 | 612 | 2-17 |
| AD363 | 15-13 | AD7501/02/03 | 14-5 | MOD1020 | 10-133 | 755 | 5-7 |
| AD364 | 15-25 | AD7506/07 | 14-9 | MOD1205 | 10-37 | 757 | 5-11 |
| AD370/371 | 9-9 | AD7510/11/12DI | 14-13 | RTI-1200 | 16-5 | 759 | 5-15 |
| AD503/506 | 1-21 | AD7520/21 | 9-61 | RTI-1201 | 16-7 | 902 | 18-1 |
| AD504 | 1-25 | AD7522 | 9-69 | RTI-1202 | 16-9 | 902-2 | 18-1 |
| AD507 | 1-33 | AD7523 | 9-75 | RTI-1220/21 | 16-11 | 903 | 18-1 |
| AD509 | 1-37 | AD7524 | 9-79 | RTI-1225 | 16-13 | 904 | 18-1 |
| AD510 | 1-41 | AD7525 | 9-85 | RTI-1230/31/32 | 16-15 | 905 | 18-1 |
| AD515 | 1-45 | AD7530/31 | 9-91 | RTI-1240/41/42/ |  | 906 | 18-1 |
| AD517 | 1-51 | AD7533 | 9-95 | 43 | 16-17 | 915 | 18-1 |
| AD518 | 1-57 | AD7541 | 9-101 | RTI-1250/51/52 | 16-19 | 920 | 18-1 |
| AD521 | 2-7 | AD7542 | 9-107 | SAC1763 | 12-17 | 921 | 18-1 |
| AD522 | 2-13 | AD7543 | 9-115 | SBCD1752/53/56/ |  | 922 | 18-1 |
| AD532 | 4-7 | AD7550 | 10-49 | 57 | 12-21 | 923 | 18-1 |
| AD533 | 4-13 | AD7555 | 10-57 | SDC1604 | 12-25 | 925 | 18-1 |
| AD534 | 4-17 | AD7570 | 10-69 | SDC1700/02/04 | 12-27 | 940 | 18-1 |
| AD535 | 4-25 | AD7574 | 10-81 | SDC1725/26 | 12-33 | 941 | 18-1 |
| AD536A | 6-7 | AD7583 | 10-89 | SDC1741/42 | 12-37 | 943 | 18-1 |
| AD537 | 11-7 | AD ADC80 | 10-97 | SHA-2A | 13-21 | 945 | 18-1 |
| AD540 | 1-61 | ADC1130/31 | 10-105 | SHA-1144 | 13-25 | 947/948/288 | 3-23 |
| AD542 | 1-65 | AD DAC-08 | 9-123 | SPA1695 | 12-41 | 949 | 18-1 |
| AD544 | 1-69 | AD DAC80 | 9-129 | THS, THC Series | 13-31 | 951 | 18-1 |
| AD545 | 1-73 | AD DAC85 | 9-137 | TSL1612 | 12-43 | 952 | 18-1 |
| AD558 | 9-13 | AD DAC87 | 9-145 | 2B20 | 8-33 | 953 | 18-1 |
| AD561 | 9-21 | ADG200 | 14-21 | 2B22 | 8-37 | 955 | 18-1 |
| AD562/563 | 9-29 | ADG201 | 14-25 | 2B30/31 | 8-41 | 970 | 18-1 |
| AD565 | 9-35 | AD OP-07 | 1-83 | 2B35 | 8-47 | 973 | 18-1 |
| AD566 | 9-43 | BDM1615/16/17 | 12-5 | 2B54/55 | 8-49 | 975 | 18-1 |
| AD570 | 10-11 | DAC1106/08 | 9-149 | $2 \mathrm{B56}$ | 8-55 |  |  |
| AD571 | 10-19 | DAC1136/37/38 | 9-153 | 2B57 | 8-59 |  |  |
| AD572 | 10-27 | DAC1420/22 | 9-161 | 48 | 1-91 |  |  |
| AD574 | 10-35 | DAC1423 | 9-165 | 50/51 | 1-93 |  |  |
| AD578 | 10-43 | DAS1128 | 15-29 | 52 | 1-97 |  |  |
| AD580 | 7-5 | DAS1150/51 | 15-37 | 171 | 1-99 |  |  |
| AD581 | 7-9 | DSC1705/06 | 12-7 | 235 | 1-103 |  |  |
| AD582 | 13-7 | DTM1716/17 | 12-11 | 261 | 1-107 |  |  |
| AD583 | 13-11 | HAS Series | 10-109 | 277 | 3-7 |  |  |
| AD584 | 7-15 | HDS, HDH Series | 9-171 | 281/286 | 3-17 |  |  |
| AD589 | 7-21 | HDS-E Series | 9-177 | 284 | 3-11 |  |  |
| AD590 | 8-7 | HOS Series | 1-89 | 286/281 | 3-17 |  |  |
| AD642 | 1-77 | HTS, HTC Series | 13-15 | 288/947/948 | 3-23 |  |  |
| AD741 | 1-79 | IDC1703 | 12-15 | 289 | 3-29 |  |  |
| AD1403/1403A | 7-25 | LTS-2000 | 17-1 | 290/292 | 3-35 |  |  |
| AD1408/1508 | 9-51 | MAH Series | 10-113 | 429 | 4-31 |  |  |
| AD2036 | 8-15 | MAS Series | 10-117 | 433 | 4-35 |  |  |
| AD2037/38 | 8-21 | MATV Series | 10-123 | 436 | 4-39 |  |  |

## DATA ACQUUSTIION COMPONENTS AND SUBSYSTEMS



## HOW TO FIND IT

This is a catalog of our entire line of IC and modular data-acquisition components and subsystems for measurement and control. It contains data sheets for all the products recommended for new designs, andon page vii-a list of products not catalogued here, but still available; data sheets are available upon request. This catalog is designed to make it easy to find and choose any product listed here.

1. If you know the model number, look up its page number in the alphabetic/numeric listing inside the front cover.
2. If you know the function, go directly to the numbered section listed for the function, using the "bleed tabs" at the right. Each section has a Table of Contents and a Selection Guide, which also suggests other sections where similar functions might be found.
3. If you know the function but can't find the right words, you will probably find it, together with its location in the catalog, in the above block diagram of a generalized real-world process.
4. Choosing a device: Each Section starts with a Selection Guide, which compares each device with others of the same class. With it, you can pick out the device(s) having the performance and features nearest to what you need and turn immediately to the indicated page number(s) for complete data.
5. Understanding: Following most of the Selection Guides, there are "Orientation" sections, which include definitions of terms, for added understanding of the devices and how to select them.
If it isn't here . . . Ask! We'll be happy to give you information on our MACSYM intelligent computer-based Measurement And Control SYsteMs, our digital panel-instrument line, our integrated-circuit chips, and any other aspects of our products, processes, and prices. Just get in touch with Analog Devices or the nearest office.
Device Testing: If you use linear ICs, you may be interested in our LTS-2000 Linear Test Systems, described in Section 17.

# $>$ ANALOG DATA ACOUISTIION COMPONENTS AND SUBSYTTEMS CATALOG 

© Analog Devices, Inc. 1980
All Rights Reserved


#### Abstract

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Specifications and prices shown in this catalog are subject to change without notice.


Contents Page
General Introduction ..... iv
Complete Contents ..... v
Product Families Not Catalogued Here ..... vii
(But Still Available)
Substitution Guide for Product Families ..... viii
No Longer Available
Technical Publications ..... (back) ixWorldwide Service Directory
North America (back) xOverseas(back) xi

Analog Devices designs, manufactures, and sells worldwide sophisticated electronic components and subsystems for use in precision measurement and control. More than six hundred standard products are produced in manufacturing facilities located throughout the world. These facilities encompass all relevant technologies, including bipolar, $\mathrm{I}^{2} \mathrm{~L}, \mathrm{CMOS}$, and hybrid integrated circuits, and assembled products in the form of potted modules, printed-circuit boards, and instrument packages. The list on the Cover is a summary of our IC and modular component and subsystem classes. The Complete Contents, starting on page v , provides a detailed panorama of these products.
State-of-the-art technologies have been utilized (and, in many cases, invented) to provide timely, reliable, easy-to-use advanced designs at realistic prices. Fifteen years of successful applications experience and continuing vertical integration insure that these products are oriented to user needs. The continuing application of present state-of-the-art and the invention of future state-of-the-art processes strengthens the leadership position of Analog Devices in data-acquisition products.

## MAJOR PROGRESS

Since the publication of the last complete Data Acquisition Products Catalog, in 1978, our components and subsystems have been augmented by several major lines: high-speed "video" a/d and d/a converters, signal-conditioning and cur-rent-loop products for transducers, and computer-based automatic testing equipment for analog ("linear")-circuit users. In addition, we have introduced a number of landmark integratedcircuit products, including a complete true-12-bit microproces-sor-compatible IC a/d converter (the AD574) and a complete single-supply internally referenced voltage-output 8 -bit micro-processor-compatible $\mathrm{d} / \mathrm{a}$ converter on a single monolithic chip (the AD558).

## TECHNICAL SUPPORT

Analog Devices offers extensive technical literature, which discusses the technology and applications of products for precision measurement and control. Besides comprehensive data sheets, of which there are many outstanding examples in this book, we offer Application Notes, Application Guides, Technical Handbooks (at reasonable prices), and two serial publications: Analog Productlog, which provides brief information on new products being introduced, and Analog Dialogue, our technical journal, which provides in-depth discussions of new developments in analog and digital circuit technology as applied to data-acquisition and control. We maintain a mailing list of engineers, scientists, and technicians with a serious interest in our products. In addition to data-book catalogssuch as this one-we also publish several short-form catalogs, including a Sbort-Form Guide to our entire product line. You will find our publications described on page ix.

## SALES OFFICES

Backing up our design and manufacturing capabilities and our extensive array of publications is a network of sales offices and representatives throughout the United States and most of the world. They are staffed by experienced sales and applications engineers, and many of them maintain a local stock of Analog Devices products. Our sales offices are listed on pages $x$ and $x i$.

## STANDARDS

Many products comply with MIL-STD-883B and/or other customer requirements. Analog Devices Semiconductor has complete capabilities for $100 \%$ screening of devices per Methods 5004 and 5005 of MIL-STD-883B; generic data is available on many of our products. Our CMOS facility in the Republic of Ireland has received plant approval from the European standardization authority; its quality-assurance procedures and capabilities have met the standards of CECC (CENELEC Electronic Components Committee), which are essentially compatible with what are known in the U.S.A. as MIL-M-38510 and MIL-STD-883B.

## G.S.A. LISTING

Many products in this catalog are covered under G.S.A. contracts. If your organization is qualified to purchase on G.S.A. contracts, see your Analog Devices sales engineer or write on letterhead to the Analog Devices Sales Department for a copy of the Analog Devices "Authorized Federal Supply Schedule Price List."

## PRODUCTS NOT CATALOGUED HERE

To make this catalog maximally useful to designers of new equipment, without its attaining unwieldy size, we have limited its contents to those products most likely to be used for the design of new circuits and systems. If the data sheet for a product you are interested in is not here, turn to page vii, where you will find a list of older products for which data sheets are available upon request. On page viii, you will find a guide to substitutions for products no longer available.

## PRICES

At Analog Devices, we recognize that prices of our products are an important consideration in making a choice among our many available product families. To this end, we believe that prices should be both stable and available. However, in the present economy, with its unpredictable costs of materials and energy, curent price information at the time a catalog goes to the printer may be out of date within a few months after publication. Rather than publish possibly misleading information, we have for the time being decided not to publish prices in this catalog. As always, current price lists and/or price quotations are available upon request from our sales offices.

| 1. OPERATIONAL AMPLIFIERS | Page |
| :---: | :---: |
| Selection Guide | 1-2 |
| Selection Principles and Definitions of Specifications | 1-4 |
| AD101A/201A/301A/301AL General-Purpose IC Op Amps | 1-17 |
| AD503J/K/S FET-Input IC Op Amps | 1-21 |
| AD504J/K/L/M/S High-Accuracy Low-Drift IC Op Amps | 1-25 |
| AD506J/K/L/S FET-Input IC Op Amps | 1-21 |
| AD507J/K/S Wideband General-Purpose IC Op Amps | 1-33 |
| AD509J/K/S High-Speed Fast-Settling IC Op Amps | 1-37 |
| AD510J/K/L/S High-Accuracy Low-Drift IC Op Amps | 1-41 |
| AD515J/K/L Electrometer IC Op Amps | 1-45 |
| AD517J/K/L/S High-Accuracy Low Drift IC Op Amps | 1-51 |
| AD5 18J/K/S Fast Wideband IC Op Amps | 1-57 |
| AD540J/K/S FET-Input IC Op Amps | 1-61 |
| AD542J/K/L/S Trimmed Implanted FET (TRIFET) IC Op Amps | 1-65 |
| AD544 J/K/L/S Trimmed Implanted FET (TRIFET) IC Op Amps | 1-69 |
| AD545J/K/L/M Low Bias Current FET IC Op Amps | 1-73 |
| AD642J/K/L/S $\bullet$ Dual AD542 Trimmed Implanted FET (TRIFET) Op Amps | 1-77 |
| AD741/C/J/K/L/S Internally Compensated IC Op Amps | 1-79 |
| AD OP-07/A/D/C/E $\bullet$ High-Accuracy Low-Drift IC Op Amps | 1-83 |
| HOS-050/050A Ultrafast Hybrid IC Op Amps | 1-89 |
| 48J/K Fast-Settling Modules | 1-91 |
| 50J/K Fast-Slewing and Settling Modules | 1-93 |
| 51A/B Fast Wide-Temperature-Range Modules | 1-93 |
| 52J/K High-Accuracy Low-Bias FET-Input Modules | 1-97 |
| 171J/K High-Output Modules | 1-99 |
| 235J/K/L Inverting Chopper-Stabilized Modules | 1-103 |
| 261J/K Noninverting Chopper Op Amps | 1-107 |
| 2. INSTRUMENTATION AMPLIFIERS |  |
| Selection Guide | 2-3 |
| Orientation, Definitions of Specifications | 2-4 |
| AD521]/K/L/S Monolithic IC Resistor-Programmable Amplifiers | 2-7 |
| AD522A/B/S Hybrid IC Resistor-Programmable Amplifiers | 2-13 |
| 612A/B/C/D/E Hybrid IC Jumper-Programmable Amplifiers | 2-17 |
| 3. ISOLATION AMPLIFIERS |  |
| Selection Guide | 3-2 |
| Selection Information and Definitions of Specifications | 3-4 |
| 277J/K/A Isolated operational amplifier module | 3-7 |
| 281 Synchronizable drive-oscillator for 286J and 292A | 3-17 |
| 284J Stand-alone isolator | 3-11 |
| 286J Driven isolator for multichannel applications | 3-17 |
| 288J/K Carrier-powered isolator for multichannel applications | 3-23 |
| 289J/K/L - High-performance synchronizable self-contained isolation amplifier | 3-29 |
| 290A ${ }^{\text {- Lowest-cost stand-alone isolator }}$ | 3-35 |
| 292A Lowest-cost driven isolator for multichannel applications | 3-95 |
| 947 Multiple-output power oscillator for 3 -port and interchannel isolation of $\mathbf{2 8 8 1}$ /K carrier-powered isolators | 3-23 |
| 948 Single-channel power oscillator for multichannel applications of $288 \mathrm{~J} / \mathrm{K}$ where the inputs share a common ground reference | 3-23 |
| 4. MULTIPLIERS \& DIVIDERS |  |
| Selection Guide | 4-3 |
| General Information and Definitions of Specifications | 4-4 |
| AD532J/K/S General-purpose internally trimmed IC 4-quadrant multiplier/divider | 4-7 |
| AD533J/K/L/S Lowest-cost IC 4-quadrant multiplier/divider | 4-13 |
| AD534J/K/L/S/T Highest-performance internally trimmed IC 4-quadrant multiplier/divider | 4-17 |
| AD535J/K High-performance internally trimmed IC 2-quadrant divider | 4-25 |
| 429A/B Wideband 4-quadrant multiplier module | 4-31 |
| 433J/B Multifunction device: $\mathrm{Y}(\mathrm{Z} / \mathrm{X})^{\mathrm{m}}$ | 4-35 |
| 436A/B Highest-accuracy internally trimmed divider module | 4-39 |

5. LOG/ANTILOG AMPLIFIERS ..... Page
Selection Guide ..... 5-3
General Information and Definitions of Specifications ..... 5-4
$755 \mathrm{~N} / \mathrm{P}$ High dc performance log-antilog amplifier module ..... 5-7
757N/P Log-ratio amplifier module ..... 5-11
759N/P Low-cost, widest-bandwidth log-antilog amplifier module ..... 5-15
6. RMS-TO-DC CONVERTERS
Selection Guide ..... 6-3
General Information and Definitions of Specifications ..... 6-4
AD536AJ/AK/AS Monolithic IC true rms-to-dc and dB converter ..... 6-7
7. VOLTAGE REFERENCES
Selection Guide ..... 7-2
Orientation, Definitions of Specifications ..... 7-4
AD580JH/KH/LH/MH/SH/TH/UH 2.5V Monolithic IC Positive Voltage References ..... 7-5
AD581J/K/L/S/T/U 10V Pretrimmed Monolithic IC Voltage References ..... 7-9
AD584J/K/L/S/T/U Pretrimmed 10V, 7.5V, 5V, 2.5V Monolithic IC ..... 7-15Multiple-Voltage References
AD589JH/KH/LH/MH/SH/TH/UH• Two-Terminal IC 1.2V References ..... 7-21
AD1403/AD1403A +2.5 V Monolithic IC Voltage References in Mini-DIP Package ..... 7-25
AD2700J/L/S +10V Precision Hybrid IC Positive Voltage References ..... 7-29
AD2701J/L/S -10V Precision Hybrid IC Negative Voltage References ..... 7-29
AD2702J/L/S $\pm 10 \mathrm{~V}$ Precision Hybrid Dual Voltage References ..... 7-29
8. TRANSDUCERS, CONDITIONERS \& INSTRUMENTATION
Selection Guide ..... 8-2
AC2626J/K/L/M Stainless-Steel Temperature Probe (AD590) ..... 8-5
AD5901/J/K/L/M Temperature-to-Current Converter IC ..... 8-7
AD2036 6-Channel Scanning Digital(Thermocouple) Thermometer ..... 8-15
AD2037 6-Channel Scanning. Digital Voltmeter ..... 8-21
AD2038 6-Channel Scanning Digital Thermometer (AD590) ..... 8-21
AD2040 Low-Cost Temperature Indicator (AD590) ..... 8-29
2 B20A/B Voltage ( 0 to +10 V ) to Current ( $4-$ to -20 mA ) Converter ..... 8-33
$2 \mathrm{~B} 22 \mathrm{~J} / \mathrm{K} / \mathrm{L}$. Isolated Voltage ( 0 to +1 V to 0 to +10 V ) to ..... 8-37
Current ( $4-$ to -20 mA ) Converter
2B30J/K/L Strain Gage/RTD Signal Conditioner ..... 8-41
2B31J/K/L Self-Powered Strain Gage/RTD Signal Conditioner ..... 8-41
2B35 Triple-Output Transducer/Conditioner Power Supply ..... 8-47
2B54A/B• Four-Channel Isolated Low-Level Thermocouple/mV ..... 8-49Conditioners/Multiplexers
2B55A - Four-Channel 1solated High- or Low-Level Signal Conditioner/Multiplexer ..... 8-49
2B56A - Four-Function Thermocouple Cold-Junction Compensator ..... 8-55
2B57A - 4-to-20mA Current Transmitter for AD590 Temperature Transducer ..... 8-59
9. DIGITAL-TO-ANALOG CONVERTERS
Selection Guide ..... 9-2
General Information ..... 9-4
Specifications and Terms ..... $*$ ..... 9-5
AD370/AD371• Complete Low-Power 12-Bit Hybrid-IC DACs ..... 9-9
AD558• Low-Cost Complete $\mu \mathrm{P}$-Compatible 8 -Bit IC DACs ..... 9-13
AD561 Low-Cost 10-Bit IC Complete Current-Output DACs ..... 9-21
AD562 High-Performance IC 12-Bit Current-Output DACs with ..... 9-29Multiplying Capability
AD563 .High-Performance IC 12-Bit Current-Output DACs with Reference ..... 9-29
AD565 High-Performance Monolithic 12-Bit Current-Output DACs ..... 9-35Including Reference
AD566 High-Performance Monolithic 12-Bit Current-Output DACs with ..... 9-43
Multiplying Capability
AD1408/1508 8-Bit Monolithic Multiplying DACs ..... 9-51
AD7110 CMOS IC Digitally Controlled Audio Attenuator ..... 9-55
AD7520/AD7521 CMOS 10- and 12-Bit Multiplying DACs ..... 9-61
AD7522 CMOS 10-Bit Double-Buffered Multiplying DACs ..... 9-69
AD7523 CMOS 8-Bit Multiplying DACs ..... 9-75
AD7524 CMOS 8-Bit Buffered Multiplying DACs ..... 9-79

## AD7525 CMOS 3 1/2-Digit BCD Digitally Controlled Potentiometer

AD7530/AD7531 CMOS $10-$ and 12 -Bit Monolithic Multiplying DACs
AD7533 CMOS Low-Cost 10 -Bit Multiplying DACs
AD7541 CMOS 12-Bit Monolithic Multiplying DACs
AD7542• CMOS,12-Bit Microprocessor-Compatible DACs
AD7543- CMOS 12 -Bit Serial-Input DACs
AD DAC-08 8 -Bit Monolithic High-Speed Multiplying DACs
AD DAC80 Low-Cost 12-Bit Hybrid IC DACs
AD DAC85 High-Performance 12-Bit Hybrid IC DACs
AD DAC87 Wide-Temperature-Range 12-Bit Hybrid IC DACs
DAC1106/DAC1108 High-Speed Digital-to-Analog Converter Modules
DAC1136/DAC1137/DAC1138 High-Resolution 16- and 18-Bit DAC Modules DAC1420 $/$ DAC 14224 -to-20mA Output 8 - and 10 -Bit DAC Modules
DAC1423 - $4-20 \mathrm{~mA}$ Output 10 -Bit Isolated DAC (ISO-DACTM) Modules
HDH/HDS 8-, 10-, and 12-Bit Video-Specd Hybrid Current-and Voltage-Output DACs
HDS-E• Ultra-High-Speed ECL 8- and 10-Bit Hybrid DACs
MDD Ultra-High-Speed Deglitched 8-and 10-Bit DAC Modules
MDH/MDS/MDSL 8 -, 10 -, and 12 -Bit Video-Speed Currentand Voltage-Output DAC Modules
MDMS Ultra-High-Speed 8-, 10-, and 11-Bit Multiplying DACs

## 10. ANALOG-TO-DIGITAL CONVERTERS

Selection Guide
Factors in Choosing an A/D Converter
Specifications \& Terms
AD570 Low-Cost Complete Monolithic IC 8 -Bit ADCs
AD571 Complete Monolithic IC 10 -Bit ADCs
AD572 Complete Hybrid IC 12-Bit Successive-Approximation ADCs
AD574 Complete IC 12 -Bit A/D Converters with $\mu \mathrm{P}$ Interface
AD578• Fast Complete Hybrid IC 12-Bit ADCs
AD5200• Hybrid IC 12-Bit Successive-Approximation ADCs
AD7550 CMOS IC Quad-Slope Bus-Compatible 13-Bit ADC
AD7555• CMOS IC 4 1/2-Digit 20,000-Count ADC Subsystem
AD7570 CMOS IC 10-Bit Successive-Approximation Bus-Compatible ADCs
AD7574 - CMOS Microprocessor-Compatible 8-Bit ADCs
AD7583 - CMOS Single-Supply 9-Channel 8-Bit ADC
AD ADC80 Hybrid IC 10 - and 12 -Bit ADCs with Improved Performance and Reliability
ADC1130/ADC1131 14-Bit High-Speed ADC Modules
HAS Hybrid 8-, 10- and 12-Bit Ultra-Fast ADCs
MAH $\bullet$ Ultra-High-Speed 8 - and $10-$ Bit ADC Modules
MAS Ultra-High-Speed 8-, 10-, and 12 -Bit ADC Modules MATV Video 8-Bit ADCs with Built-In Track-Hold MOD-1005 $\quad 10$-Bit 5 MHz Video ADC with Built-In Track-Hold MOD-1020• 10 -Bit 20 MHz Video ADC with Built-In Track-Hold MOD-1205 - 12-Bit 5MHz Video ADC with Built-In Track-Hold

## 11. V/F \& F/V CONVERTERS

Selection Guide
General Information; Factors in Choosing VFCs and FVCs
AD537 IC Voltage to Frequency Converter
45010 kHz Voltage to Frequency Converter
451100 kHz to 20 kHz Adjustable Frequency to Voltage Converter
4531 kHz to 200 kHz Adjustable Frequency to Voltage Converter
45420 kHz Voltage to Frequency Converter
45610 kHz Voltage to Frequency Converter
458100 kHz Voltage to Frequency Converter
$460 \mathrm{1MHz}$ Voltage to Frequency Converter

## 12. SYNCHRO-DIGITAL CONVERTERS

## Selection Guide

General Information and Definitions of Devices
BDM1615/1616/1617 Binary-to-BCD Modulo $360^{\circ}$ Converters
DSC1705/1706 Digital-to-Synchro Converters (14/12 Bits)
DTM1716/1717 Digital Vector Generators
IDC1703 Inductosyn-to-Digital Converter
SAC1763 Synchro/Resolver to Linear DC Converter

| SBCD1752/1753/1756/1757 Synchro-to-Digital (BCD) Converters | $12-21$ |
| :--- | ---: |
| SDC1604 16-Bit Synchro-to-Digital Converter | $12-25$ |
| SDC1700/1702/1704 Synchro-to-Digital Converters (Low Profile, 12/10/14 Bits) | $12-27$ |
| SDC1725/1726 Synchro-to-Digital Converters with 3-State-Latched Outputs | $12-33$ |
| SDC1741/1742 Synchro-to-Digital Converters (12-Bit Hybrid ICs) | $12-37$ |
| SPA1695 Synchro/Resolver Power Amplifier | $12-41$ |
| TSL1612 Processors for 2-Speed Synchro-to-Digital Conversion | $12-43$ |

## 13. SAMPLE/TRACK-HOLD AMPLIFIERS

| Selection Guide | $13-3$ |
| :--- | :--- |
| General Information and Definitions of Key Specifications | $13-4$ |
| AD582K/S Monolithic IC Sample-Hold Amplifier, Low Cost | $13-7$ |
| AD583K Monolithic IC Sample-Hold Amplifier, High Speed | $13-11$ |
| HTS/HTC Hybrid High-Speed Track-Hold Amplifier Series | $13-15$ |
| SHA-2A Module, High-Speed 12-bit Sample-Hold Amplifier | $13-21$ |
| SHA1144 Module, High-Resolution Sample-Hold Amplifier | $13-25$ |
| THS/THC Modules, Ultra-High-Speed Track-Hold Amplifier Series | $13-31$ |

## 14. CMOS SWITCHES \& MULTIPLEXERS

| Selection Guide | $14-3$ |  |
| :--- | :--- | :--- |
| Orientation and Terminology | $14-4$ |  |
| AD7501 | 8-Channel Multiplexer, High Enables | $14-5$ |
| AD7502 | 4-Channel Differential Multiplexer | $14-5$ |
| AD7503 | 8-Channel Multiplexer, Low Enables | $14-5$ |
| AD7506 | 16-Channel Multiplexer | $14-9$ |
| AD7507 | 8-Channel Differential Multiplexer | $14-9$ |
| AD7510DI | Dielectrically Isolated Quad SPST; Address High Closes Switch | $14-13$ |
| AD7511DI | Dielectrically Isolated Quad SPST; Address Low Closes Switch | $14-13$ |
| AD7512DI | Dielectrically Isolated Quad SPDT | $14-13$ |
| ADG200 | Dielectrically Isolated Dual SPST, Replaces DG200 | $14-21$ |
| ADG201 | Dielectrically Isolated Quad SPST, Replaces DG201 | $14-25$ |

## 15. DATA-ACQUISITION SUBSYSTEMS

| Selection Guide | $15-2$ |
| :--- | :--- |
| AD362• Hybrid-IC 16-to-8-Channel DAS Front End, for User-Chosen | $15-5$ |


| AD362• | Hybrid-IC 16 -to-8-Channel DAS Front End, for User-Chosen <br> A/D Converter | $15-5$ |
| :--- | :--- | :--- |
| AD363 | Hybrid-IC 16-to-8-Channel 12-Bit Complete DAS | $15-13$ |

AD364• Hybrid-IC 16-to-8-Channel 12-Bit Complete $\mu$ P-Compatible DAS 15-25
DAS1128 16/8-Channel 12-Bit Data-Acquisition Module 15-29
DAS1150 Low-Level-Input 12-Bit Data-Acquisition Module with 15-37 Resistor-Programmable Gain
DAS1151 Low-Level-Input 12-Bit Data-Acquisition Module with 15-37

## 16. MICROCOMPUTER INTERFACE BOARDS

| Selection Guide | $16-3$ |  |
| :--- | :--- | :--- |
| RTI-1200 | Intel-Compatible Complete I/O Subsystem | $16-5$ |
| RTI-1201 | Intel-Compatible Complete Output Subsystem | $16-7$ |
| RTI-1202 | Intel-Compatible Complete Input Subsystem | $16-9$ |
| RTI-1220 | Pro-Log-Compatible Analog Input Subsystem | $16-11$ |
| RTI-1221 | Pro-Log-Compatible Output Subsystem | $16-11$ |
| RTI-1225 | Mostek \& Pro-Log STD-Bus-Compatible I/O Subsystems | $16-13$ |
| RTI-1230 | Motorola-Compatible Analog Input Subsystem | $16-15$ |
| RTI-1231 | Motorola-Compatible Analog I/O Subsystem | $16-15$ |
| RTI-1232 | Motorola-Compatible Analog-Digital Output Subsystem | $16-15$ |
| RTI-1240 | Texas-Instruments-Compatible Analog Input Subsystem | $16-17$ |
| RTI-1241 | Texas-Instruments-Compatible Analog I/O Subsystem | $16-17$ |
| RTI-1242/3 | Texas-Instruments-Compatible Output Subsystems | $16-17$ |
| RTI-1250 | DEC LSI-11/2-Compatible Analog Input Subsystem | $16-19$ |
| RTI-1251 | DEC LSI-11/2-Compatible Combination I/O Subsystem | $16-19$ |
| RTI-1252 | DEC LSI-11/2-Compatible Output Subsystem | $16-19$ |
| 17. TESTERS FOR LINEAR CIRCUITS - | $17-1$ |  |
| 18. POWER SUPPLIES | $18-1$ |  |

Seltion

11-3
11-4
11-7
11-15
11-23
11-23
11-15
11-15
11-19
11-19

SDC1604 16-Bit Synchro-to-Digital Converte
-101
9-107
-115
9-123
-129
9-137
9-145
9-149
-153
9-161
9-165
9-171
9-177
9-181
9-187

9-185

10-2
10-4
10-6
10-11
10-19
10-27
10-35
10-43
10-45
10-49
10-57
10-69
10-81
10-89
10-97
10-105
0-109
10-113
0-117
10-123
10-128
10-133
10-137

RTI-1201 In

RTI-1202 Intel-Compatible Complete Input Subsystem
RTI-1220 Pro-Log-Compatible Analog Input Subsystem
RTI-1225 Mostek \& Pro-Log STD-Bus-Compatible I/O Subsystems
RI-1230 Motorola-Compatible Analog Input Subsystem

RTI-1232 Motorola-Compatible Analog-Digital Output Subsystem
RTI-1240 Texas-Instruments-Compatible Analog Input Subsystem
Texas-Instruments-Compatible Analog I/O Subsystem

RTI-1250 DEC LSI-11/2-Compatible Analog Input Subsystem
1251 DEC LSI-11/2-Compatible Combination I/O Subsystem
17. TESTERS FOR LINEAR CIRCUITS •
18. POWER SUPPLIES

# Product Families Not Catalogued Here (But Still Available) 

The information published in this catalog is intended to assist the user in choosing components for the design of new equipment, using the most cost-effective products available from Analog Devices. The popular product types listed below may have been designed into your circuits in the past, but they are no longer likely to be the most eco-
nomic choice for your new designs. Nevertheless, we recognize that it is often a wise choice to refrain from redesigning proven equipment, and we are continuing to make these products available for use in existing designs or in designs for which they are uniquely suitable. Data sheets on these products are available upon request.

| 2N3954 | 276 | 933 |
| :--- | :--- | :--- |
| 2N5900 | 279 | 934 |
| 40 | 280 | 935 |
| 41 | 285 | 942 |
| 42 | 310 | 944 |
| 43 | 311 | 946 |
| 44 | 350 | 956 |
| 45 | 424 | 971 |
| 46 | 426 | 973 |
| 105 | 427 | AD108/208/308 |
| 111 | 428 | AD108A/208A/308A |
| 118 | 432 | AD111/211/311 |
| 119 | 434 | AD351 |
| 141 | 435 | AD502 |
| 146 | 440 | AD511 |
| 148 | 441 | AD512 |
| 153 | 442 | AD514 |
| 163 | 452 | AD520 |
| 165 | 603 | AD523 |
| 180 | 605 | AD528 |
| 183 | 606 | AD530 |
| 184 | 610 | AD531 |
| 230 | 751 | AD550 |
| 231 | 752 | AD553 |
| 232 | 756 | AD559 |
| 233 | 907 | AD801 |
| 260 | 908 | AD810-813 |
| 272 | 909 | AD814-816 |
| 273 | 931 | AD818 |
| 275 | 932 | AD820-822 |
|  |  |  |


| AD830-833 | DAC-QS |
| :--- | :--- |
| AD835-839 | DAC-QZ |
| AD840-842 | DAC-10Z |
| AD3900 Series | DGM1040 |
| AD7513 | MDA-F |
| AD7516 | MDA-8H |
| AD7519 | MDA-10Z |
| ADC1100 | MDA-11MF |
| ADC1102 | MDA-LB |
| ADC1103 | MDA-LD |
| ADC1105 | MDA-UB |
| ADC1109 | MDA-UD |
| ADC1111 | SCDX1623 |
| ADC1133 | SCM1677 |
| ADC-14I/17I | SERDEX |
| ADC-16Q | SHA-1A |
| ADC-QM | SHA-3 |
| ADC-QU | SHA-4 |
| ADC-12QZ | SHA-5 |
| ADC-8S | SHA-6 |
| ADC-10Z | SHA-1114 |
| B100 | SHA-1134 |
| DAC1009 | SMC1007 |
| DAC1112 | SMX1004 |
| DAC1118 | SMX2607 |
| DAC1125 | SRX1005 |
| DAC1132 | SRX2605 |
| DAC-10DF | SSCT1621 |
| DAC-M | STX1003 |
| DAC-QG | STX2603 |
| DAC-QM | TSDC1608-1611 |

# Suhstitution Guide for Product Families No Longer Available 

The products listed in the left-hand column below are no longer available. In many cases, comparable functions and performance may be obtained with newer models, but - as a rule - they
are not directly interchangeable. The closest recommended equivalent, physically and electrically, is listed in the righthand column.

| Model | Closest Recommended Equivalent |
| :---: | :---: |
| 47 | 48 |
| 101 (module) | 45 |
| 102 | 48 |
| 106 | 118 |
| 107 | 118 |
| 108 | 52 |
| 110 | 48 |
| 114 | 119 |
| 115 | 43 |
| 120 | 50 |
| 142 | 48 |
| 143 | 52 |
| 149 | 50 |
| 161 | 165 |
| 170 | 171 |
| 220 | 234 |
| 274J | 286J |
| 282J | 292A |
| 283 J | 292A |
| 301 (module) | 52 |
| 302. | 310 |
| 602 J 10 | 610 |
| 602J100 | 610 |
| 602K100 | 610 |
| 901 | 904 |
| AD501 | AD511 |
| AD505 | AD509 |
| AD508 | AD517 |
| AD513 | AD503 |
| AD5 16 | AD506 |
| AD5 51 | AD553 |
| AD5 55 | AD7519 |
| ADC1121 | AD7550 |
| ADM501 | ADM501/506 |
| ADP501 | ADP511 |
| DAC1122 | AD7541 |
| DAC-10H | DAC-10Z |
| MDA-10H | MDA-10Z |

## Contents

Page
Selection Guide ..... 1-2
Selection Principles and Definitions of Specifications ..... 1-4
AD101A/201A/301A/301AL General-Purpose IC Op Amps ..... 1-17
AD503J/K/S FET-Input IC Op Amps ..... 1-21
AD504J/K/L/M/S High-Accuracy Low-Drift IC Op Amps ..... 1-25
AD506J/K/L/S FET-Input IC Op Amps ..... 1-21
AD507J/K/S Wideband General-Purpose IC Op Amps ..... 1-33
AD509J/K/S High-Speed Fast-Settling IC Op Amps ..... 1-37
AD510J/K/L/S High-Accuracy Low-Drift IC Op Amps ..... 1-41
AD515J/K/L Electrometer IC Op Amps ..... 1-45
AD517J/K/L/S High-Accuracy Low Drift IC Op Amps ..... 1-51
AD518J/K/S Fast Wideband IC Op Amps ..... 1-57
AD540J/K/S FET-Input IC Op Amps ..... 1-61
AD542J/K/L/S Trimmed Implanted FET (TRIFET) IC Op Amps ..... 1-65
AD544J/K/L/S Trimmed Implanted FET (TRIFET) IC Op Amps ..... 1-69
AD545J/K/L/M Low Bias Current FET IC Op Amps ..... 1-73
AD642J/K/L/S Dual AD542 Trimmed Implanted FET (TRIFET) Op Amps • ..... 1-77
AD741/C/J/K/L/S Internally Compensated IC Op Amps ..... 1-79
AD OP-07/A/D/C/E High-Accuracy Low-Drift IC Op Amps• ..... 1-83
HOS-050/050A Ultrafast Hybrid IC Op Amps ..... 1-89
48J/K Fast-Settling Modules ..... 1-91
50J/K Fast-Slewing and Settling Modules ..... 1-93
51A/B Fast Wide-Temperature-Range Modules ..... 1-93
52J/K High-Accuracy Low-Bias FET-Input Modules ..... 1-97
171J/K High-Output Modules ..... 1-99
$235 \mathrm{~J} / \mathrm{K} / \mathrm{L}$ Inverting Chopper-Stabilized Modules ..... 1-103
261J/K Noninverting Chopper Op Amps ..... 1-107

- New product since 1979 Data-Acquisition Products Catalog Supplement.

In this Selection Guide, operational amplifier families are divided into the following categories:

1. General-Purpose ICs (see also selected high-accuracy versions in Category 5.)
2. FET-Input, Low-Bias Current ICs and Modules
3. FET-Input Dual ICs
4. Electrometer IC and Modules
5. High-Accuracy Low-Drift ICs and Modules
6. High-Accuracy Low-Drift Chopper-Amplifier Modules
7. Fast Wideband ICs and Modules
8. High-Output Modules
9. Isolated Op-Amp Modules

The brief specifications given are key for the device category. Complete and detailed specifications for further comparison can be found on the data sheets. Information on selection principles and definitions of the specifications can be found in the pages that follow.
All specifications are typical at rated supply voltage and load, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless noted otherwise.

| 1. General Purpose IC's | Offset <br> Voltage mV max | $\Delta \mathbf{E}_{\mathrm{OS}} / \Delta \mathrm{T}^{\dagger}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ max | Bias <br> Current nA max | Slew <br> Rate <br> V/ $\mu \mathrm{s}$ | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD301A/201A/101A $\dagger$ \# | 7.5/2/2 | 30/15/15 | 250/75/75 | 0.5 to 10* | 1-17 |
| AD741/741C $\dagger$ Internal Comp | 5.0/6.0 | No Spec. | 500 | 0.5 | 1-79 |
|  | Bias | Offset |  | Slew |  |
| 2. FET-Input Low Bias Current | Current | Voltage | $\Delta \mathbf{E}_{\mathrm{OS}} / \Delta \mathrm{T} \ddagger$ | Rate |  |
| IC's and Module | pA max | $m V$ max | $\mu V \rho^{\circ} \mathrm{C} \max$ | $\mathrm{V} / \mu \mathrm{s}$ | Page |
| AD515]/K/L | 0.3/0.15/0.075 | 3/1/1 | 50/15/25 | 0.3 min | 1-45 |
| AD545J/K/L/M | 2/1/1/1 | 1/1/0.5/0.25 | 25/15/5/3 | 0.3 min | 1-73 |
| 52J/K Module | 3 | 0.5 | 3/1 | 0.25 min | 1-97 |
| AD506J/K/L/S | 15/10/5/10 | 3.5/1.5/1/1.5 | 75/25/10/50 | 3.0 min | 1-21 |
| AD503J/K/S | 15/10/10 | 50/20ヶ20 | 75/25/50 | 3.0 min | 1-21 |
| AD542J/K/L/S TRIFET \# | 50/25/25/25 | 2/1/0.5/1 | 20/10/5/15 | 3.0 | 1-65 |
| AD544J/K/L/S TRIFET \# | 50/25/25/25 | 2/1/0.5/1 | 20/10/5/15 | 8 min | 1-69 |
| AD540J/K/S \# | 50/25/25 | 50/20/20 | 75/25/50 | 6.0 | 1-61 |
|  | Bias | Offset |  | Slew |  |
| 3. FET-Input | Current | Voltage | $\Delta \mathrm{E}_{\text {OS }} / \Delta \mathrm{T} \ddagger$ | Rate |  |
| Dual IC TRIFET | pA max | mV max | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ max | $\mathrm{V} / \mu \mathrm{s}$ | Page |
| AD642J/K/L/S \# - | 75/35/35/35 | 2/1/0.5/1 | 20/10/5/15 | 3.0 | 1-65 |
|  | Bias | Offset |  | Slew |  |
|  | Current | Voltage | $\Delta \mathrm{E}_{\text {OS }} / \Delta \mathrm{T} \ddagger$ | Rate |  |
| 4. Electrometer IC and Modules | fA max | mV max | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ max | V/ms min | Page |
| 310J/K Inverting Module | 10 | 10 | 30/10 | 0.4 | ** |
| 311J/K Noninverting Module | 10 | 10 | 30/10 | 0.4 | ** |
| AD5 15J/K/L IC Differential | 300/150/75 | 3/1/1 | 50/15/25 | 300 | 1-45 |
|  |  |  | Bias | Slew |  |
| 5. High Accuracy Low-Drift | Offset | $\Delta \mathrm{E}_{\text {OS }} / \Delta \mathrm{T} \dagger, \ddagger$ | Current | Rate |  |
| IC's and Module | mV max | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ max | $n A \max$ | $\mathrm{V} / \mu \mathrm{s}$ | Page |
| AD OP-07/A/D/C/E $\dagger$ \# | 0.075/0.025/0.15/ |  |  |  |  |
|  | 0.15/0.075 | 1.3/0.6/2.5/1.8/1.3 | $\pm 3.0 / 2.0 / 12 / 7 / 4$ | 0.17 | 1-83 |
| AD517J/K/L/S \# | 0.15/0.075/0.05/0.075 | 3/1.8/1.3/1.8 | 5/2/1/2 | 0.1 | 1-51 |
| AD510J/K/L/S \# | 0.1/0.05/0.025/0.05 | 3/1/0.5/1 | 25/13/10/13 | 0.1 | 1-41 |
| AD504J/K/L/M/S \# | 2.5/1.5/0.5/0.5/0.5 | 5/3/1/0.5/1 nulled | 200/100/80/80/80 | 0.12 to 2.5* | 1-25 |
| 52J/K Module | 0.5 | 3/1 | 0.003 | 0.25 min | 1-97 |
| AD301AL $\dagger$ \# | 0.5 | 5.0 | 30 | 0.5 to $10^{*}$ | 1-17 |
| AD741J/K/L/S \# | 3/2/0.5/2 | 20/15/5/15 untrimm | 200/75/50/75 | 0.5 | 1-79 |



# Orientation <br> Operational Amplifiers 

The amplifiers listed in this catalog are intended to provide cost-effective solutions to the bulk of op-amp requirements in precision measurement and control, as well as to more-general requirements in electronic circuits. The technical data included here* cover the properties of some 20 op-amp families, comprising about 75 distinct types. Some are general purpose, others provide near-optimum performance for specific classes of applications.
They differ in a variety of ways, for example, circuit technology, circuit architecture, input properties, output properties, operating temperature range, degree of isolation, and in terms of the many performance specifications. Some are high-performance modules, most are monolithic ICs, some are hybrid ICs.

## BACKGROUND

The operational amplifier is today the most-widely used analog subassembly. It is safe to say that its basic properties and applications are sufficiently understood by most circuit designers and builders. However, the basis for choice, the subtleties of using op amps in circuits for best results (especially in precision measurement and control), and the varieties of possible applications are less clearly understood by op amp users, in varying degrees.
In these few pages, we shall address the question of making a proper choice of op amp type for an application, in relation to the extensive array of device properties presented in the data sheets that follow.
For those users requiring basic tutorial material, and detailed information on getting the most out of op amps, we have provided on page 1-16 a bibliography that should make available up to $99 \%$ of information needed now and then, with "fanout" to the vast body of literature that - with some redundancy - will provide the remainder. It should come as no surprise to successful users of Analog Devices op amps that a number of the references are to the applications sections of data sheets included in this catalog.

## SELECTION PRINCIPLES

In selecting the right device for a specific application, you should have clearly in mind your design objectives and a firm understanding of what published specifications mean. Beyond this, you should detail the significant variables that are pertinent to your application. The purpose of this section is to put these many decision factors into perspective to help you make the most meaningful buying decisions.
To properly choose an operational amplifier for any given set of requirements, the designer must have:

1. A complete definition of the design objectives. Signal levels, accuracy desired, bandwidth requirements, circuit impedance, environmental conditions and other factors must be well defined before selection can be effectively undertaken.
[^0]
#### Abstract

2. Firm understanding of what the manufacturer means by the numbers published for the parameters. Frequently, any two manufacturers may have comparable published specifications, which may have been arrived at using differing measurement techniques. This creates a pitfall in op amp selection. To avoid these difficulties, the designer must know what the published specifications mean and how these parameters are measured and then must be able to translate these published specifications in terms meaningful to the design requirements.


There are three fundamental aspects to the rational selection of an operational amplifier for a given application: (1) establishining the circuit architecture, (2) defining the permance levels, and (3) choosing the amplifier(s).

1. To obtain a circuit building block to implement a defined functional job, the principal choices are either to purchase a committed functional device or to design a circuit employing op amps to perform the function. For example, to obtain a difference between two voltages, one may either purchase an instrumentation or isolation amplifier, or design a suitable subtraction circuit using op amps. If a committed functional building block, with appropriate specs and price, is not available, the circuit designer must start by developing schematic diagrams of circuits that will perform the function simply using "ideal" operational amplifiers. Many commonly used circuits can be found in textbooks, "cookbooks", and linear circuit books, as well as in application notes and data sheets.
2. Recognizing that the choice of an op amp depends on both the overall circuit requirements and the characteristics of available op amps, the designer should interpret the desired overall performance in terms of the parameters of op amps, and establish, acceptable ranges of parameters, and their variation with time, temperature, supply voltage, etc. Examples of the key parameters are the input offset voltage, input bias and offset currents, and the high-frequency performance and transient behavior of the op-amp block (and its effect on the closedloop circuit) for large and small signals. It will be helpful to develop an application checklist, which includes such considerations as the character of the input signals and their impedance, the output load, the desired accuracy - static and dynamic - and the environmental conditions.
3. The designer must then relate acceptable performance of the op-amp building block to the specifications and prices of available devices from preferred suppliers, bearing in mind a firm understanding of the way in which manufacturers define their specifications, and how definitions can differ in a way that may be misleading. A set of definitions used by Analog Devices follows the next section.

## APPLICATION CHECKLIST

By way of an application checklist, the designer will need to account for the following:

Character of the application: The character of the application (inverter, follower, differential amplifier, etc.) will often influence the choice of amplifier.

Chopper stabilized amplifiers, for example, are not generally applicable where differential inputs are required.

Accurate description of the input signal: It is extremely important that the input signal be thoroughly characterized. Is the input a voltage source or current source? Range of amplitude? Source impedance? Time/frequency characteristics?

Environmental conditions: What is the maximum range of temperature, time, and supply voltage over which the circuits must operate (to the required accuracy) without readjùstment?
Accuracy desired: The accuracy requirement determines the extent to which the foregoing considerations are critical, and ultimately points the way to a device (or series of devices) which are acceptable. Accuracy must, of course, be defined in terms meaningful to the application with regard to bandwidth, DC offset, and other parameters.

## SELECTION PROCESS

In general, the objective of amplifier selection should be to choose the least expensive device which will meet the physical, electrical, and environmental requirements imposed by the application. This suggests that a "General Purpose" amplifier will be the best choice in all applications where the desired performance requirements can be met. Where this is not possible, it is generally because of limitations encountered in two areas - bandwidth requirements, and/or offset and drift parameters.

To make it easier to relate bandwidth requirements with the drift and offset characteristics, a capsule view of bandwidth considerations precedes the DC discussions below. The reader is then returned to an expanded discussion of gainbandwidth considerations.

## Gain Bandwidth Considerations, A Capsule View

 Although all selection criteria must be met simultaneously, determination of the bandwidth requirements is a logical starting point because:A) If DC information is not of interest, a suitable blocking capacitor can be connected at the amplifier input and all of the "drift" specifications may usually be ignored, and
B) Where high frequency $(>10 \mathrm{MHz})$ characteristics are of primary importance, the choice will be limited to those amplifiers designated "Wide Bandwidth/Fast Settling."

Where DC information is required and where frequency requirements are relatively modest (full power response below 100 kHz , unity gain of less than 1.5 MHz ) other criteria will probably influence the final choice. It is important, however, to choose an amplifier with which an adequate value of loop gain is assured (at the maximum frequency of interest) to obtain the desired accuracy. Loop gain is the
excess of open loop gain over closed loop gain, and is responsible for the diminishing error due to fluctuations in the open loop gain due to time, temperature, etc. For example, if the closed-loop gain is 1000 , the open-loop gain must be at least 100,000 to yield an error of no more than $1 \%$, and $1,000,000$ to yield an error no greater than $0.1 \%$. Where undistorted response is required, the specifications for full linear response and slewing rate should be chosen such that they are not exceeded at the highest frequency of operation.

## Offset and Drift Considerations

In the majority of op-amp applications, final selection is determined by the DC offset and drift characteristics. To undertake amplifier selection in these cases, it is necessary to translate the requirements listed above as follows. (It is assumed that bandwidth requirements and temperature range have been established at this point.)

1. What input impedance must the circuit present to the signal source? This depends primarily on the source impedance, $\mathrm{R}_{\mathrm{s}}$, and the amount of loading error which is acceptable. Most amplifier circuits are designed around either the inverting or noninverting circuit of Figure 1. The choice is often made between the two to accommodate the impedance requirement. Input impedance for the inverting circuit is approximately equal to the summing impedance, $\mathrm{R}_{\mathrm{i}}$ and the upper limit on the magnitude of $\mathrm{R}_{\mathrm{i}}$ is determined by the allowable drift error because of input bias current as discussed below. The noninverting circuit offers inherently higher input impedance than the inverting circuit (due to "bootstrapping" feedback) and in this case input impedance is approximately equal to the common mode impedance of the amplifier $\mathrm{R}_{\mathrm{cm}}$.
2. How much drift error can be tolerated? The question is related to the input signal level, $\mathrm{e}_{\mathrm{s}}$, and the required accuracy. For example, to amplify or otherwise manipulate a DC input signal of one volt with an accuracy of $0.1 \%$, the offset drift error, $\mathrm{V}_{\mathrm{d}}$, must be one millivolt or less. (This assumes that other sources of error such as input loading, noise and gain error have already been allowed for.) By the same reasoning, the allowable drift error for a 1 volt signal and $0.01 \%$ accuracy would be $100 \mu \mathrm{~V}$.
When this has been defined, the allowable limits of offset voltage ( $e_{o s}$ ), bias current ( $i_{b}$ ), and difference current can be calculated by the equations of Figure 1.
Figure 1 gives the equations which relate offset voltage ( $\mathrm{e}_{\mathrm{os}}$ ), bias current ( $\mathrm{i}_{\mathrm{b}}$ ), difference current ( $\mathrm{i}_{\mathrm{d}}$ ) and the external circuit impedances to the drift error, $\mathrm{V}_{\mathrm{d}}$, for both the inverting and the noninverting circuits. From these equations it can be seen how the input impedance requirements of the foregoing paragraphs are related to the drift error.
For example, in the case of the inverting circuit, an offset error voltage, $\mathrm{i}_{\mathrm{b}} \mathrm{R}_{\mathrm{i}}$, is generated by the bias current flowing through the summing impedance. This error increases for


Input Impedance RíN $\approx \mathbf{R}_{\mathbf{i}}$
$\%$ Drift Error $=\frac{100 V_{d}}{e_{s}}$
Figure 1A. Inverting Configuration



Input Impedance $\mathrm{R}_{\mathrm{IN}} \approx \mathrm{R}_{\mathrm{CM}}$
$\%$ Drift Error $=\frac{100 \mathrm{~V}_{\mathrm{d}}}{e_{s}}$

## Figure 1B. Noninverting Configuration

increasing $R_{i}$. Since $R_{i}$ also sets the input impedance, there is a conflict between high input impedance and low offset errors. Likewise, for a given offset error, higher values for $\mathrm{R}_{\mathrm{i}}$ can be used with an amplifier which has lower bias current.
Where it will otherwise function properly, the noninverting circuit generally makes a better choice for high input impedance circuits. Also, for the same source and input impedance requirement, a given amplifier will generate lower offset errors for the noninverting circuit than for the inverting circuit. This is so because the bias current flows only through $\mathrm{R}_{\mathrm{s}}$ for the noninverter and this will always be less than the input impedance, $\mathrm{R}_{\mathrm{i}}$, of the inverter. Input impedance of the noninverter (approximately $\mathrm{R}_{\mathrm{CM}}$ ) is typically $10^{7}$ ohms even for the least expensive bipolar amplifiers and up to $10^{11}$ ohms for FET types.

Unfortunately, however, the noninverting configuration cannot always be used since it is not convenient to use for many circuit functions such as integration or summation. A further limitation occurs in high accuracy applications, where common mode errors may rule out this circuit configuration. Initial offsets can usually be zeroed at room temperature so that only the maximum temperature excursion ( $\Delta \mathrm{T}$ ) from $+25^{\circ} \mathrm{C}$ need be considered. For example, over the range of -25 to $+85^{\circ} \mathrm{C}$, the maximum temperature excursion ( $\Delta \mathrm{T}$ ) from $+25^{\circ} \mathrm{C}$ would be $60^{\circ} \mathrm{C}$. As a practical matter, offset errors due to supply voltage and time drift can generally be neglected since errors due to temperature drift are usually much greater.

## Current Amplifier Considerations

Before leaving the subject of offset errors, we shall discuss briefly the current amplifier configuration which is shown in Figure 2A. The obvious approach to measuring current is to develop a voltage drop across a load resistor, $\mathrm{R}_{\mathrm{f}}$, and to measure this potential with a high impedance amplifier as shown in Figure 2B.
This approach has several disadvantages as compared to the circuit of Figure 2A. First the noninverting amplifier introduces common mode errors which do not occur for Figure 2A. Second, an ideal current meter would have zero impedance whereas, $\mathrm{R}_{\mathrm{f}}$ in Figure 2B may become very large since this resistor determines the sensitivity of the measurement. Third, the changes of input impedance, $R_{c m}$,


Figure 2A. Current Amplifier


Figure 2B. Voltage Amplifier with Sampling Resistor
for the noninverting amplifier with temperature will cause variable loading on $\mathrm{R}_{\mathrm{f}}$ and hence a change in sensitivity.
The current amplifier of Figure 2A circumvents all of these difficulties and approaches an ideal current meter; that is, there is essentially no voltage drop across the measuring circuit, since with enough open loop gain, $A$, the input impedance $\mathrm{R}_{\text {IN }}$ becomes very small.
In selecting a current amplifier, the most important consideration is current noise, and bias current drift. Measuring accuracy is largely the ratio of current noise and drift to signal current, $\mathrm{i}_{\mathrm{s}}$. To obtain the drift of error current $I_{\epsilon}$ referred to the input, use the following expression.

$$
\Delta \mathrm{I}_{\epsilon}=\left[\frac{\Delta \mathrm{e}_{\mathrm{os}}}{\Delta \mathrm{~T}}\left(\frac{\mathrm{R}_{\mathrm{f}}+\mathrm{R}_{\mathrm{s}}}{\mathrm{R}_{\mathrm{f}} \mathrm{R}_{\mathrm{s}}}\right)+\frac{\Delta \mathrm{i}_{\mathrm{B}}}{\Delta \mathrm{~T}}\right] \Delta \mathrm{T}
$$

Now, to make a proper selection you must pick an amplifier with an error current, $\mathrm{I}_{\boldsymbol{E}}$, over the operating temperature which is small compared to the signal current, $i_{s}$. Do not overlook current noise which may be more important than current drift in many applications.

Gain Bandwidth Considerations, Expanded Discussion From the previous discussion, it is apparent that most general purpose operational amplifiers will usually give adequate performance for the DC and audio frequency range applications. However, to obtain unity gain bandwidth above 2 MHz , full power response above 20 kHz and slewing rate above $6 \mathrm{~V} / \mu \mathrm{sec}$, in general, requires special design techniques. All amplifiers with wideband, fast response characteristics have been listed in the wide bandwidth group to simplify the selection for higher frequency applications.
One factor often overlooked is that stray capacitance and impedance levels of the external feedback circuit can be the major limitation in high frequency applications. For example, in Figure 1 A , if $\mathrm{R}_{\mathrm{f}}$ were one megohm, and stray capacitance, $\mathrm{C}_{\mathbf{S}}$, were one picofarad then the closed loop bandwidth would be limited to $160 \mathrm{kHz}\left(1 /\left(2 \pi R_{F} C_{S}\right)\right)$ regardless of how fast the amplifier is. Moreover, output slewing rate will be limited by how fast $\mathrm{C}_{\mathrm{S}}$ can be charged which in turn is related to signal level, $e_{s}$, and input impedance, $R_{i}$, by $\mathrm{de}_{\mathrm{o}} / \mathrm{dt}=-\mathrm{e}_{\mathrm{s}} / \mathrm{R}_{\mathrm{i}} \mathrm{C}_{\mathrm{s}}$. For these reasons it is usually not possible to obtain both fast response and high input impedance for an inverting circuit since both $R_{i}$ and $R_{f}$ must be large to obtain high input impedance.
Another advantage of the noninverting circuit (Figure 1B) is that input impedance, being determined by potentiometric feedback, does not depend on the impedance levels for $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$. Therefore, a low impedance can be used for $\mathrm{R}_{2}$ so that stray capacitance of $\mathrm{C}_{\mathrm{s}}$ will not limit the circuit's bandwidth. In this case the minimum value for $\mathrm{R}_{2}$ is constrained only by the output current rating of the amplifier. Again the trade-off between the frequency response and input impedance of the inverting and noninverting circuits must be evaluated in light of the common mode rejection error introduced by the noninverter.

For greater emphasis wideband applications can be separated into two categories - steady state and transient. Since the amplifier requirements for the two are somewhat different, these categories will be discussed separately.

## A. Steady State Applications

Steady state applications involve amplifying or otherwise manipulating continuous sinusoidal, complex or random waveforms. In these applications the significant issues in choosing an amplifier are as follows:

1. Is DC coupling required? If DC information is of no consequence, then the offset drift errors are not usually important and a capacitor can be used if necessary to block the output DC offset. Your only concern here is that DC offset at the output does not become so large, as might be the case with a high gain stage, that the output is saturated or the dynamic swing for AC signals is limited. One way to circumvent the latter problem is to use feedback to limit the gain at DC as shown in Figure 3. The gain of these circuits can be small at DC but large at high frequencies.


Figure 3. DC Feedback Minimizes Output Offset for AC Applications
2. What closed loop gain and bandwidth are required? Closed loop gain, G, is dictated by the application. To a first approximation the intersection of the open and closed loop gain curves in Figure 4 gives the closed loop bandwidth, $\mathrm{f}_{\mathrm{c} 1}(-3 \mathrm{~dB})$. For high gain, wideband requirements, it may be necessary, or more economical, to use two amplifiers in cascade each at lower gain.
3. What loop gain is required or alternatively what gain stability, output impedance and/or linearity are necessary? The available loop gain at a particular frequency or over a range of frequencies is very often more important than closed loop bandwidth in selecting an amplifier. Loop gain as illustrated in Figure 4, is defined as the difference, in dB , or as the ratio, arithmetically, of the open to closed loop gain ( $\mathrm{A} \beta=\mathrm{A} / \mathrm{G}$ ). You will find in most of the equations defining the closed loop characteristic of a feedback amplifier that the loop gain ( $\mathrm{A} \beta$ ) is the determining factor in performance. Some of the more notable examples of this point are as follows:


Figure 4. Closed Loop Bandwidth and Loop Gain
a. Closed loop gain stability $=\Delta G / G$ $\Delta G / G=(\Delta A / A)[1 /(1+A \beta)]$ where $\Delta A / A$ is the open loop gain stability, usually about $1 \% /{ }^{\circ} \mathrm{C}$.
b. Closed loop output impedance $=Z_{\text {ocl }}=Z_{0} /(1+A \beta)$, where $Z_{o}$ is the open loop output impedance, usually 200 to 5000 ohms.
c. Closed loop nonlinearity $=\mathrm{L}_{\mathrm{cl}}=\mathrm{L}_{\mathrm{ol}} /(1+\mathrm{A} \beta)$, where $\mathrm{L}_{\mathrm{ol}}$ is the open loop linearity, usually less than $5 \%$.

Loop gain of 100 , or 40 dB , is adequate for most applications and this is readily achievable at DC and low frequencies. But note that loop gain decreases with increasing frequency which makes it difficult to obtain large loop gains at high frequencies. For this reason it may be necessary to use a 10 MHz unity gain amplifier in order to obtain adequate feedback over a 10 kHz band width.
4. What full power response and/or slew rate are required? You should examine your expected output waveform and select an amplifier whose slewing rate exceeds the maximum rate of change of output signal. For a sinusoidal waveform with a peak voltage output equal to the rated amplifier output the frequency should not exceed $f_{p}$, the full power response of the amplifier. As the output signal voltage is reduced below the rated output voltage, the usable maximum frequency can be extended proportionately. If you do not observe these restrictions you will get distortion and unexpected DC offsets at the output of the amplifier.
For some monolithic amplifier designs available today their frequency response is not a.simple 6 dB roll-off; the response may be shaped with external RC components for improved performance. Using feedforward or phase lag compensation networks, gain-bandwidth product and/or full power response may be shaped to meet varying design requirements. Most internally compensated op amps offer a stable 6 dB per octave roll-off with specified unity gain-bandwidth and slew rate thereby limiting maximum speed and response to those published specifications.

## B. Transient Applications

In applications such as A/D and D/A converters and pulse
amplifiers, the transient response of the wideband amplifier is generally more important than the gain bandwidth characteristic described above. Slewing rate, overload recovery and settling time are the specifications which determine the transient response.
When applying the high frequency amplifier, it is important to understand how amplifier performance is affected by component selection as well as impedance levels used around the amplifier.

## Settling Time

Settling time is defined as the time elapsed from the application of a perfect step input to the time when the amplifier output has entered and remained within a specified error band symmetrical about the final value (Figure 5). Settling time therefore includes the time required for the amplifier to slew from the initial value, recover from slew rate limited overload, and settle to a given error in the linear range.


Figure 5. Typical Settling Time Characteristics
The time and frequency response of a linear, bilateral network or amplifier are related by well known mathematics. For example, the step response for a well behaved, ideally linear, $6 \mathrm{~dB} /$ octave amplifier with a closed loop bandwidth of $\omega_{\mathrm{cl}}$ is shown in Figure 6.
However, since settling time is determined by a combination of amplifier characteristics (both linear and nonlinear) and because it is a closed loop parameter, it cannot be readily predicted from the open loop specifications such as slew rate, small signal bandwidth, etc.

Analog Devices specifies settling time for the condition of unity gain, relatively low impedance levels, and no capacitive loading. A full-scale step input is used to determine settling time and the step is generally unipolar - i.e.: from zero to plus or minus full scale. The settling time indicated is generally the longest time resulting from a step of either polarity and is given as a percentage of the full scale step transition.


Figure 6. Step Response for Linear 6dB/Octave Amplifier
Settling time is a nonlinear function. It varies with the input signal level and it is greatly affected by impedances external to the amplifier.

## ERRORS DUE TO NOISE

A major criterion in the selection of an amplifier for low level signals is the amplifier input noise, since this is usually the limiting factor on system resolution. In the general case, amplifier noise can be characterized by a voltage source in series with the summing junction and a current source in parallel with the summing junction. Whenever high source impedance is encountered, current noise flowing through the source impedance will appear as an additional voltage noise, combining with the amplifier voltage noise. The sum of these noise sources will then be amplified along with the desired signal. For this reason, selection of a particular amplifier must consider both the amplifier noise performance as well as the source impedance.

Consideration must also be given to noise sources other than the amplifier whenever determining total system noise. RF noise may be fed into an amplifier through any connecting wire, including power supply and output leads. Adequate shielding and low-pass filters on all incoming leads will usually prevent noise pick-up.
Thermal noise is generated in any conductor or resistor as a result of thermal agitation of the electrons. This noise voltage source, sometimes referred to as "Johnson Noise", is generated in the resistive component of any impedance and has a value: $e_{n}=\sqrt{4 K T B R}$
where $e_{n}=$ the rms value of the noise voltage
$\mathrm{K}=$ Boltzman's Constant ( $1.38 \times 10^{23}$ joules/ ${ }^{\circ} \mathrm{K}$ )
$\mathrm{T}=$ absolute temperature of the resistance, ${ }^{\circ} \mathrm{K}$
$B=$ the bandwidth in which the noise is measured Since noise is related to the bandwidth over which the measurement is made, no noise specification is meaningful unless the bandwidth for the specification is given. Although the Thermal Noise equation may appear unwieldy for practical noise calculations, all that is required to enable rapid approximations is to apply a few simple rules of thumb.

## Rules of Thumb

(1) Remember that a $100 \mathrm{k} \Omega$ resistor generates 40 nV rms in a 1 Hz bandwidth. The noise voltages generated by other values of resistances in other bandwidths can be calculated by remembering that the noise is proportional to the square root of the resistance and the bandwidth; i.e.

$$
\mathrm{e}_{\mathrm{n}}(\mathrm{rms})=(40 \mathrm{nV} / \sqrt{\mathrm{Hz}})\left(\sqrt{\frac{\mathrm{R}}{100 \mathrm{k} \Omega}(\mathrm{BW})}\right)
$$

(2) To convert the rms noise to a p-p value, a conversion factor of $6.6 \mu \mathrm{~V} \mathrm{p}-\mathrm{p} / \mu \mathrm{V} \mathrm{rms}$ is applied for less than $0.1 \%$ probability of noise peaks exceeding calculated limits.
(3) The total rms noise contribution due to several noise sources is determined by the square root of the sum of the squares:

$$
e_{t}=\sqrt{e_{a}^{2}+e_{b}^{2}+e_{c}^{2}+\ldots e_{n}^{2}}
$$

If any noise source is less than a third of another, it may be neglected. The resulting error will be approximately $5 \%$.
(4) Restricting the bandwidth of a system to the minimum usable and using the lowest impedances possible are ways to reduce noise.

## DESIGN EXAMPLE

Figure 7A illustrates a typical circuit with noise calculations shown for each noise source. The total of the noise sources is obtained by adding each of the individual sources in a RMS fashion.


| COMPONENT | CAUSE | OUTPUT CONTRIBUTION |  |
| :--- | :--- | :--- | :--- |
|  |  | Johnson Noise | $\sqrt{4 K T B R_{I N}}\left(R_{F} / R_{I N}\right)$ |
| $R_{\text {IN }}$ | Johnson Noise | $\sqrt{4 K T B R_{S}}\left(R_{F} / R_{I N}+1\right)$ |  |
| $R_{F}$ | Johnson Noise | $\sqrt{4 K T B R_{F}}$ |  |
| $i_{n_{1}}$ | Amp. Current Noise | $i_{n_{1}} R_{F}$ |  |
| $i_{n_{2}}$ | Amp. Current Noise | $\left(i_{n_{2}} R_{S}\right)\left(R_{F} / R_{I N}+1\right)$ |  |
| $e_{n}$ | Amp. Voltage Noise | $e_{n}\left(R_{F} / R_{I N}+1\right)$ |  |

TOTAL NOISE $=\sqrt{\left(\theta_{R_{I N}} G\right)^{2}+\left[e_{R_{S}}(G+1)\right]^{2}+e^{2} R_{F}+\left(i_{n_{1}} R_{F}\right)^{2}+\left[\left(i_{n_{2}} R_{S}\right)(G+1)\right]^{2}+\left[e_{n}(G+1)\right]^{2}}$
Figure 7A. Noise Components
Figure 7B illustrates how the Rules of Thumb may be applied in a practical case to approximate the total output noise. In this example, model 261 J , the lowest noise non-inverting chopper type amplifier is being used with a $50 \mathrm{k} \Omega$ source impedance. The two major noise sources, in addition to the 261 J input voltage noise of $1 \mu \mathrm{~V}$ p-p, are the Johnson noise ( $58 \mu \mathrm{~V} p-\mathrm{p}$ ) and current noise ( $100 \mu \mathrm{~V}$ p-p).


Figure 7B. Design Example
HOW THE OPERATIONAL AMPLIFIERS ARE CLASSIFIED
To assist the designer in distinguishing among the many types available from Analog Devices, we have provided a Selection Guide, in which amplifiers are grouped in terms of common properties which have been optimized in order to satisfy the needs of specific classes of applications. Once the choice has been narrowed to the manageable number of types in any group, distinctions can be drawn in terms of other requirements or considerations. In general, IC's can be distinguished from modules by the "AD" prefix.
Temperature Range and Nomenclature. Analog Devices oper-ational-amplifier nomenclature uses suffixes to permit ready identification of the temperature range for which device operation to meet critical specifications has been designed or selected. The most popular range comprises the "commercial" temperatures from 0 to $70^{\circ} \mathrm{C}$; it is designated by suffixes such as J, K, L, M, in order of increasingly tighter specs (e.g., AD741L). Also popular is the "military" range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, designated by S, T, U, (e.g., AD5 10S); not all families have types with specified performance in this range. There are a few types designed for operation in the "industrial" range, $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, designated by $\mathrm{A}, \mathrm{B}$ (e.g., model 51B). Wide-range types will generally meet the same or better specs in a narrower temperature range. A few types are second-sources for products originally introduced by other manufacturers. In those instances, the generic nomenclature is used (AD741C) or enlarged upon, if superior selections are offered (e.g., AD301AL).
There are nine divisions by class of application, based on optimization of one or more key specifications. Versions of many devices in this class are available to meet requirements of MIL-STD-883B; the availability of such devices will be noted on the data sheets.

1. General-Purpose ICs. Amplifiers in this group include our lowest-cost devices. They are best-suited for general purpose designs with moderate drift requirements, down to $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ $\max$ (AD301AL), and gain-bandwidth to 8 MHz (AD301A). Typical applications include summing, inverting, impedance
buffering (followers), and active filtering. They are also useful for developing nonlinear transfer functions, with appropriate external circuitry.

Bipolar monolithic technology is used for all types. The AD741 is internally compensated; it does not require external capacitance for frequency compensation. On the other hand, the AD301A's ability to be externally compensated, by either lag or feedforward circuitry, permits circuits with a wide range of dynamic performance characteristics to be handled. Extend-ed-temperature-range equivalents are the AD101A, AD201A, and AD741.
2. Low Bias-Current, High Input-Impedance, FET-Input ICs and Modules. These types use the inherently high impedance and low leakage current of junction field-effect transistors (FET's) to deal with configurations that either provide the measurement of low currents or require the use of highresistance circuitry.
Typical applications range from general-purpose high-impedance circuitry to integrators, current-to-voltage converters, and log-function generation, to measurements with high-impedance transducers, such as photomultipliers, flame detectors, pH cells, and radiation detectors.
The performance range is from the $75 \mathrm{fA}\left(75 \times 10^{-15} \mathrm{~A}\right)$ maximum bias current of the AD515L electrometer to the 50 pA max of the general purpose, lowest-cost AD540J. The AD542 is a low-cost, laser-wafer-trimmed (LWT) monolithic implanted FET input amplifier with low offset and drift. The AD544 is similar, but has higher speed. Low bias current does not necessarily imply large voltage offsets; the AD515K combines a $150 f \mathrm{f}(0.15 \mathrm{pA})$ max bias current with 1.0 mV max offset and $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max voltage drift; comparable figures for model 52 K are $3 \mathrm{pA}, 0.5 \mathrm{mV}$, and $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$.
Extended-temperature-range equivalents are AD503S, AD506S, AD540S, AD542S, and AD544S.
Except for Model 52J/K, the types in this group either are completely monolithic or employ matched FET's and a special bipolar amplifier chip designed to accommodate the input FET's electrically. In nearly all the IC's, thin-film resistors are deposited on the chip at critical circuit locations to ensure stability; low offsets and drift are achieved by laser-trimming of circuit balance. All FET-input op amps from Analog Devices are manufactured to meet their published bias-current specifications after full warmup (some manufacturers specify initial current, which is lower than warmed-up bias current). Our published max bias-current specification applies to either input (some manufacturers call "bias current" the average of the two input currents). Bias current of junction FET's approximately doubles for every $10^{\circ} \mathrm{C}$ increase of temperature.
3. FET-Input Dual ICs. The AD642 is a single-chip pair of trimmed implanted-FET-input (TRIFET) op amps similar to the AD542, with low warmed-up bias current ( $35 \mathrm{pA} \max -\mathrm{K}, \mathrm{L}$, S), low offset voltage ( 0.5 mV max -L ), low offset-voltage drift $\left(5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max -\mathrm{L}\right)$, and excellent $\mathrm{V}_{\mathrm{os}}$ matching ( 0.25 mV $\max -\mathrm{L}$ ). Besides applications calling for more than one FET-
input op amp at low cost per function, the AD642 is especially useful in applications calling for matched duals, such as logratio amplifiers, FET-input instrumentation amplifiers, and buffering of differential signals.
4. Electrometers. This class comprises the lowest bias-current devices, the AD515 ICs and models 310 and 311 modules. The AD515L, with its 75 fA input bias current, 1 mV max offset, and $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ offset tempco, has differential inputs, and can be used in voltage measurements at high impedance, as a follower, or in current measurements, as an inverter, or even differentially.
The 310 K is primarily an inverting amplifier, with 10 fA $\left(10^{-14} \mathrm{~A}\right)$ max bias current at the negative input ( $\pm 1 \mathrm{nA}$ at the positive input), 10 mV offset voltage (adjustable to zero), and $10 \mu V^{\circ} \mathrm{C}$ tempco; the 311 K is primarily non-inverting, with the same specifications, and the 10 fA max bias current is specified for the positive input. This type can be used differentially but asymmetrically; an example is the 311 as a follower-with-gain, using low-value resistors in the feedback network).
These amplifiers differ from the AD5 15 in design technique, as well as in manufacturing technology. The 310 and 311 are a unique pair of amplifiers that achieve their outstanding input specifications with parametric-amplifier inputs. A high-frequency carrier, applied to a varactor bridge, is modulated by the differential input voltage of the amplifier, transformer-coupled, amplified, and demodulated. Although it intrinsically has noise-free amplification, a parametric circuit also has substantial input capacitance - 30 pF differential for model 310 , vs. 2.4 pF total for AD515 - always a consideration in lowcurrent measurement, because of the long charging time at low currents. On the other hand, the $310 / 311$ can withstand fault voltages up to $\pm 300 \mathrm{~V}$ between the inputs. Noise is also a consideration in low-level amplifiers. Typical current noise for the AD515 is 3 fA (peak-to-peak) in the 0.1 to 10 Hz band; current noise for the $310 / 311$ is 1 fA (peak-to-peak) in the 0.01 to 1 Hz band. Corresponding voltage noise if $4 \mu \mathrm{~V}$ p-p (AD515, 0.1 to 10 Hz ) and $10 \mu \mathrm{~V}$ p-p ( $310 / 311,0.01$ to 1 Hz ).

These amplifiers do not have standard extended-temperaturerange equivalents. Data sheets for $310 / 311$ are available.
5. High-Accuracy Low-Drift Differential-Input ICs and Modules. "Chopperless"' low-drift designs with differential inputs, optimized for voltage offset and drift, dc open-loop gain, and CMR, should be considered for high-accuracy instrumentation, low-level transducer bridge circuits, precision voltage comparators, and for impedance buffer designs.
Performance of internally compensated premium amplifiers in this group ranges from the ADOP-07A's $25 \mu \mathrm{~V}$ max offset voltage and $0.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ drift, and the AD517L's $50 \mu \mathrm{~V}$ max offset voltage and $1.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ drift, combined with 1 nA max bias current ( 1.5 nA max over the temperature range), and CMR of 110 dB min, to the low-cost AD741L's maximum offset of 0.5 mV and max offset tempco of $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, with $100 \mathrm{nA} \max$ bias current over the temperature range, and CMR of 90 dB min . The best overall performer in this group in high impedance applications is the FET-input model 52 K , which combines low
offset and drift ( 0.5 mV and $1 \mu \mathrm{~V} /^{\circ} \mathrm{C}$ ) with 3 pA bias current. The ADOP-07 is a superior second source to other OP-07 families; for example, ADOP-07AH has minimum gain of $3 \times 10^{6} \mathrm{~V} / \mathrm{V}$ compared to $3 \times 10^{5} \mathrm{~V} / \mathrm{V}$.
Among uncompensated op amps, the premium range is from the AD504M, with 0.5 mV maximum offset voltage, $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ $\max$ drift, $100 \mathrm{nA} \max$ bias current over the temperature range, and 110 dB CMR, to the low-cost AD301AL, with max offset of 0.5 mV , max drift of $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, max bias current of 45 nA over the temperature range, and minimum CMR of 90 dB . For applications in which low noise is essential, the AD504M has $100 \%$-tested guaranteed maximum voltage noise of $0.6 \mu \mathrm{~V}$ p-p, for the frequency range 0.1 to 10 Hz , and maximum spot noise of 13,10 , and $9 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ and $1.3,0.6$, and $0.3 \mathrm{pA} / \sqrt{\mathrm{Hz}}$, at $10 \mathrm{~Hz}, 100 \mathrm{~Hz}$, and 1000 Hz , respectively.
External dynamic compensation permits considerably greater bandwidths, at higher gains, than are available with the compensated AD517 and AD5 10 families. For example, with a 3.9 pF compensating capacitor, the AD504's typical smallsignal bandwidth is 100 kHz at a gain of 200 , vs. 1.5 kHz for the internally compensated AD5 10; under the same conditions, the full-power bandwidth of the AD504 is 30 kHz , vs. 1.5 kHz for the AD510. With feedforward compensation, the AD301AL has a full-power bandwidth in excess of 150 kHz , for inverting applications.
Except for model 52, all of the amplifiers in this class are monolithic*. The AD741J/K/L and the AD301AL are selected from production lots of the generic AD741 and AD101A types. The AD504, AD510, and AD5 17 are thermally balanced for low drift and high gain (independent of output loading), with inputs that are bootstrapped for high CMR and protected against overloads to prevent bias-current degradation due to reverse breakdown. Thin-film resistors, deposited on the chip, are another key to the stability of these amplifiers. The AD510 and the AD517 employ super-beta input transistors to achieve low bias current, and they are laser-trimmed at the wafer-probe stage (LWT) to achieve their excellent offset-voltage specifications at low cost. Since the bias currents are always of one polarity, they can be nulled at a given temperature with simple circuitry; and the change over the temperature range will be considerably less than for low-cost FET-input amplifiers having comparable specifications.
Extended-temperature-range equivalents are AD504S, AD510S, AD714S, and AD517S.
6. High-Accuracy Modules Using Cbopper Techniques. The amplifiers in this class are widely accepted as the best choice when it is essential to maintain low voltage offsets and bias currents with time and temperature or whenever external offset adjustments are not practical in the application. Using carrier modulation techniques, these designs achieve drifts to $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ and long-term stability to $1 / 2 \mu \mathrm{~V} / \mathrm{mo}$. Typical applications include error-summing amplifiers for servo loops, pre-

[^1]cision regulators, and input amplifiers for laboratory-grade metering instruments and test equipment.
Two forms of amplifier are available. The noninverting chop-per-amplifier ( 261 family) is a high gain feedback amplifier, containing a MOSFET chopper, optimized for follower-withgain applications. The chopper converts the difference between the dc or low-frequency input voltage, at high impedance, and the feedback voltage to a high-frequency square-wave, amplifies it with no drift, and demodulates and filters the result to produce an output waveform that is an amplified version of the input. The closed-loop gain is determined by the attenuation ratio of the feedback resistor-pair.
The initial offset is $\pm 25 \mu \mathrm{~V} \max$ (trimmable to zero), with average drift-vs.-temperature of $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (\operatorname{model} 261 \mathrm{~K})$. Bias current is respectable, at 300 pA max, with a tempco of $10 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ max, to minimize errors with high-impedance sources.
Maximum noise voltage is $0.4 \mu \mathrm{~V}$ peak-to-peak, from 0.01 to 1.0 Hz , and $1.0 \mu \mathrm{~V}$, from 0.01 to 10 Hz . Small-signal bandwidth, established by an external compensating capacitor that is chosen as a function of gain, is 100 Hz .
Inverting chopper-stabilized amplifiers ( 235 family) employ narrow-band chopper amplifiers to measure the summingpoint voltage of the main amplifier (which should be at a null), chop, amplify, filter, and feed to the positive input of the main amplifier an amplified correction signal. Thus, the offset voltage and drift of the main amplifier (including the effects of input bias current) are reduced by the gain of the chopper amplifier, without a corresponding reduction of bandwidth.
Chopper and chopper-stabilized amplifiers should be considered when long-term stability must be maintained with time and temperature, and wherever maintenance-free operation of instruments and remote circuits is essential. Typical applications include amplification of microvolt-level signals, precision integration, and analog computing.
These amplifiers do not have standard extended-temperaturerange equivalents.
7. Wide Bandwidth, Fast-Settling ICs and Modules. High-speed op amps are characterized by high slewing rates, fast settling time, and wide bandwidth. Fast settling time is especially important in applications with rapidly changing or switched analog data, in buffers, $\mathrm{d} / \mathrm{a}$ converters, and multiplexer circuitry; wide small-signal bandwidth is important in preamplification and in handling low-level wideband ac signals; high slewing rate is associated with fast settling time and is also important in handling ac signals having large magnitudes with minimal distortion, since the large-signal bandwidth is closely related to the slewing rate.
The products in this category with outstanding specifications are models HOS-050, $50 \mathrm{~J} / \mathrm{K}$, and $48 \mathrm{~J} / \mathrm{K}$. Settling of the hybrid HOS-050 is to within $0.01 \%$ in 300 ns in the inverting connection. Model 50 's max slewing rate is $500 \mathrm{~V} / \mu$ s inverting, $400 \mathrm{~V} / \mu$ s noninverting, and small-signal unity-gain band-
width is 70 MHz ; full-power bandwidth is 8 MHz , min. In addition, all of these devices will deliver $\pm 100 \mathrm{~mA}$ of output current at $\pm 10 \mathrm{~V}$, an important factor in video and linedriver circuitry, and in driving capacitive loads. For example, the current required to sustain $500 \mathrm{~V} / \mu \mathrm{s}$ in a 100 pF load is $\mathrm{I}=\mathrm{CdV} / \mathrm{dt}=50 \mathrm{~mA}$. Model $48 \mathrm{~J} / \mathrm{K}$ is optimized for settling time: 500 ns maximum to $0.01 \%$, inverting or non-inverting, with output of $\pm 20 \mathrm{~mA}$ at $\pm 10 \mathrm{~V}$.
There are three families of monolithic ICs listed in this category, with slewing rates ranging from $25 \mathrm{~V} / \mu \mathrm{s}$ min to $100 \mathrm{~V} / \mu \mathrm{s}$ min. The AD509S is the fastest slewing ( $100 \mathrm{~V} / \mu \mathrm{s} \mathrm{min}$ ) and settling ( $500 \mathrm{~ns} \min$ to $0.1 \%$ and $2.5 \mu \mathrm{~s} \min$ to $0.01 \%$ ). The AD 507 K is the best all-around performer, with small-signal bandwidth of 35 MHz , slewing rate of $25 \mathrm{~V} / \mu \mathrm{s}$ min, and typical settling to $0.1 \%$ within 900 ns , in addition to open-loop dc gain of $10^{5} \mathrm{~min}$, drift of $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, and bias current of 15 nA max. The AD518J is the lowest in cost, yet it slews at $50 \mathrm{~V} / \mu \mathrm{s} \mathrm{min}$, and typically settles to within $0.1 \%$ in 800 ns , with single-capacitor compensation.
Extended-temperature-range equivalents are models $51 \mathrm{~A} / \mathrm{B}$, AD507S, AD509S, and AD518S.
8. Differential FET-Input Higb-Out Modules. This beefy group includes models HOS-050, 50, 51, and 171. The hybrid HOS050 and models 50 and 51 will furnish up to $\pm 100 \mathrm{~mA}$ at $\pm 10 \mathrm{~V}$ out. In addition both are excellent wideband amplifiers. Besides the applications suggested for them in the widebandwidth category, they are useful for such applications as current booster/buffer for op amps dealing with lowlevel signals-either outside the loop or inside the loop. They are protected against short circuits.
For extended-temperature-range operation, models $51 \mathrm{~A} / \mathrm{B}$ operate from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and HOS-050 operates over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range.
The model 171 has a large output voltage swing, $\pm 140 \mathrm{~V}$ at $\pm 10 \mathrm{~mA}$, when used with $\pm 150 \mathrm{~V}$ supplies. Howewer, it need not operate symmetrically; any combination of power-supply voltages between the limits of 15 to +300 V for the positive side and -15 to -300 V for the negative side is acceptable (including single-supply operation), provided that the total voltage across the amplifier is within the range of 30 to 300 V . The output will swing to within 10 V of the $\mathrm{V}_{\mathrm{s}}{ }^{+}$and $\mathrm{V}_{\mathrm{s}}{ }^{-}$supply rails. The output and both inputs are protected against short circuits to common or to either supply. Model 171 K has an open-loop gain of $10^{6} \mathrm{~min}$, offset of 1 mV , drift of $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, bias current of $20 \mathrm{pA} \max$, CMR of 100 dB min, unity-gain smallsignal bandwidth of 3 MHz , and slewing rate of $10 \mathrm{~V} / \mu \mathrm{s}$. Typical applications include high compliance-voltage current source, high-voltage follower-with-gain, high-voltage integrator, differential amplifier for high-common-mode-voltage bridge applications, and high-voltage reference supply.
Model 171 does not have standard extended-temperature-range equivalents.
9. Isolated Operational Amplifier Module. Model 277 combines a high-performance uncommitted operational-amplifier
input stage with a precision, isolated output stage, an isolated dual $\pm 15 \mathrm{~V}$ power supply, and transformer-coupled isolation circuitry, to form a versatile isolation amplifier. It is rated to withstand input/output common-mode voltage of 3500 V rms $\max (60 \mathrm{~Hz}, 1$ minute), and peak continuous ac or dc of $\pm 2500 \mathrm{~V}$ max, and has input-output CMR of 160 dB min at dc and $120 \mathrm{~dB} \min$ at 60 Hz , with leakage current of $1 \mu \mathrm{~A}$ @ CMV of $115 \mathrm{~V} \mathrm{rms}, 60 \mathrm{~Hz}\left(\mathrm{Z}_{\mathrm{L}}=10^{12} \Omega \| 16 \mathrm{pF}\right)$.
The input-stage performance makes many op-amp applications feasible: $\pm 1 \mu \mathrm{~V} /{ }^{\delta} \mathrm{C}$ max offset tempco (trimmed, model 277 K ), bias current of $\pm 20 \mathrm{nA}$ max, open-loop gain of 106 dB min. In addition, isolated power output of $\pm 15 \mathrm{~mA}$ max at $\pm 15 \mathrm{~V}$, referred to input common, is available for auxiliary front-end circuitry. The output stage has gain of $1 \mathrm{~V} / \mathrm{V}$, nonlinearity of $0.05 \% \max , 1.5 \mathrm{kHz}$ full-power bandwidth, and $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ offset tempco.

Typical applications for the 277 include general isolated opamp circuitry, programmable-gain isolated amplifier, isolated power source and amplifier for bridge measurements, instrumentation amplifier, instrumentation-grade process-signal isolator, and current-shunt measurements.
The extended-temperature-range equivalent of models $277 \mathrm{~J} / \mathrm{K}$ is model 277 A .

## DEFINITIONS OF SPECIFICATIONS

## Absolute Maximum Differential Voltage

Under most operating conditions, feedback maintains the error voltage between inputs to nearly zero volts. However, in some applications, such as voltage comparators, the voltage between the inputs can become large. This specification defines the maximum voltage which can be applied between inputs without causing permanent damage to the amplifier.

## Common-Mode Rejection

An ideal operational amplifier responds only to the difference voltage between inputs ( $\mathrm{e}^{+}-\mathrm{e}^{-}$) and produces no output for a common-mode voltage, that is, when both inputs are at the same potential. However, due to slightly different gains between the plus and minus inputs, or variations in offset voltage as a function of common-mode level, common-mode input voltages are not eliminated at the output. If the output error voltage, due to a known magnitude of common-mode voltage, is referred to the input (dividing by the closed-loop gain), it reflects the equivalent common-mode error voltage (CME) between the inputs. Common-mode rejection ratio (CMRR) is defined as the ratio of common-mode voltage to the resulting common-mode error voltage. Common-mode rejection is often expressed logarithmically: CMR (in dB ) $=20 \log _{10}$ (CMRR).
The precise specification of CMR is complicated by the fact that the common-mode voltage error can be a highly nonlinear function of common-mode voltage and also varies with temperature. As a consequence, CMR data published by Analog Devices are average figures, assuming an end-point measure-
ment over the common-mode range specified. The incremental CMR about small values of common-mode voltage may be greater than the average CMR specified (on the other hand, the incremental CMR may be less in the neightborhood of large CMV). Published CMR specifications for op amps pertain to very low-frequency voltages, unless specified otherwise; CMR decreased with increasing frequency.

## Common-Mode Voltage, Maximum

For differential-input amplifiers, the voltage at both inputs can swing about ground (power-supply common) level. Commonmode voltage is defined as any voltage (above or below ground) that could be observed at both inputs. The maximum com-mon-mode voltage is defined as that voltage which will produce less than a specified value of common-mode error. This establishes the maximum input voltage for the voltage-follower connection.

## Drift vs. Supply

Offset voltage, bias current, and difference current vary as supply voltage is varied. Usually, de errors due to this effect are negligible compared to drift with temperature. No inference may be drawn from this low-frequency specification concerning the effects of rapid variation of voltage at the supply terminals.

## Drift vs. Temperature

Offset voltage, bias current, and difference current-all change, or "drift", from their initial values with temperature. This is' by far the most important source of error in most precision applications. The temperature coefficients (tempcos) of those parameters are all defined as the average slope over a specified temperature range. Drift can be a nonlinear function of temperature (though it is often quite linear over limited temperature ranges); the slopes generally are greater at the extremes of temperature than around normal ambient $\left(+25^{\circ} \mathrm{C}\right)$, which generally means that for small temperature excursions in the vicinity of $+25^{\circ} \mathrm{C}$, the specification is conservative.
Analog Devices precision operational amplifiers are specified by three- (or more-) point measurements, at $25^{\circ} \mathrm{C}$ and at the high and low extremes of the range $\left(\mathrm{T}_{\mathrm{H}}, \mathrm{T}_{\mathrm{L}}\right)$, with the amplifier adjusted to zero at room temperature. The sum of the magnitudes of the drifts in the two ranges must be less than the specified drift rate $\left(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right.$ or $\left.\mathrm{nA} /{ }^{\circ} \mathrm{C}\right)$ multiplied by the total temperature range (modified "butterfly"), or, in some cases, the magnitude of the drifts in both ranges must be less

than the specified drift rate multiplied by the respective temperature ranges ("true butterfly").
The lowest-cost second-source IC amplifiers are specified only in terms of the maximum value of the parameter (e.g., offset voltage) over temperature in the specified range.

## Drift vs. Time

Offset voltage, bias current, and difference current change with time as components age. It is important to realize that drift with time is random, and rarely - if ever - accumulates linearly for healthy devices. For example, voltage drift for a chop-per-stabilized amplifier might be quoted at $1 \mu \mathrm{~V} /$ day, whereas cumulative drift over 30 days might not exceed $5 \mu \mathrm{~V}$, or $15 \mu \mathrm{~V}$ in a year (e.g., model 235). A convenient rule of thumb for extrapolation is to divide the drift for a stated interval by the square root of its ratio to any other interval of interest.

## Full-Power Response

The large-signal and small-signal response characteristics of operational amplifiers differ substantially. An amplifier's output will not respond to large signal changes as fast as the smallsignal bandwidth characteristics would predict, primarily because of slew-rate limiting in the output stages. Full-power response is specified in two ways: full linear response and full peak response. Full linear response is specified in terms of the maximum frequency, at unity closed-loop gain, for which a sinusoidal input signal will produce full output at rated load without exceeding a pre-determined distortion level. There is no industry-wide accepted value for the distortion level which determines the full-linear-response limitation, but we use $3 \%$ as a maximum acceptable limit for modules.
In many applications, the distortion caused by exceeding the full linear response can be comfortably ignored, but a moreserious effect (often overlooked) is an effect equivalent to a dc offset voltage that can be generated when full linear response is exceeded, due to rectification of the asymmetrical feedback waveform or overloading of the input stage by large distortion signals at the summing junction.
Another frequency response that is often of interest is the maximum frequency at which full output swing may be obtained, irrespective of distortion. This is termed "full peak response" and can often be found in a plot of output voltage swing vs. frequency.

## Initial Bias Current

Bias current is defined as the current required at either input from an infinite source impedance to drive the output to zero (assuming zero common-mode voltage). For differential amplifiers, bias current is present at both the negative and the positive input. All Analog Devices specifications pertain to the larger of the two, not the average. For single-ended amplifiers (i.e., chopper types), bias current refers to the current at the input terminal.
Analog Devices specifies initial bias current, $\mathrm{I}_{\mathrm{b}}$, as the bias current at either input, specified at $+25^{\circ} \mathrm{C}$ ambient with the input junctions at normal operating temperature (some manufacturers specify initial bias current at power turn-on. Such
specifications may be misleading. For example, in FET-input amplifiers, bias current is doubled for each $10^{\circ} \mathrm{C}$ increase; since junction temperatures may warm up to $20^{\circ} \mathrm{C}$ or more above ambient, the "initial bias current" spec used by some manufacturers may be met only during a brief interval after the power is burned on, and $\mathrm{I}_{\mathrm{b}}$ may be quadrupled under ordinary operation conditions.)

## Initial Difference Current

Difference current is defined as the difference between the bias currents at the two inputs. The input circuitry of differential amplifiers is generally symmetrical, so that bias currents at both inputs tend to be equal and tend to track with changes in temperature and supply voltage. Therefore, difference current is often about 0.1 times the bias current at either input, assuming that initial bias current has not been compensated at the input terminals. For amplifiers in which bias currents track, it is often possible to reduce voltage errors due to bias current and its variations by the use of equal resistance loads at both inputs.

## Input Impedance

Differential input impedance is defined as the impedance between the two input terminals at $+25^{\circ} \mathrm{C}$, assuming that the error voltage is nulled or very near zero volts. To a first approximation, dynamic impedance can be represented by a capacitor in parallel with a resistor.
Common-mode impedance, expressed as a resistance in parallel with a capacitance, is defined as the impedance between each input and power-supply common, specified at $+25^{\circ} \mathrm{C}$. For most circuits, common-mode impedance on the negative input has little significance, except for the capacitance which it adds at the summing junction (one exception is electrometer circuitry). However, common-mode impedance on the plus input sets the upper limit on closed-loop input impedance for the non-inverting configuration. Common-mode impedance is a nonlinear function of both temperature and common-mode voltage. For FET-input amplifiers, common-mode resistance is reduced by a factor of two for each $10^{\circ}$ of temperature rise. As a function of common-mode voltage, the resistive component is defined as the average resistance for a common-mode change from zero to the maximum common-mode voltage. Incremental resistance may be less than the specified average value, especially at full-scale for some FET-input amplifiers.

## Input Offset Voltage

Offset voltage is defined as the voltage required at the input from zero source impedance to drive the output to zero; its magnitude is measured by closing the loop (using low values of resistance) to establish a large fixed gain, measuring the amplified error at the output, and dividing the measured value by the gain.
The initial offset voltage is specified at $+25^{\circ} \mathrm{C}$ and rated supply voltage. In most amplifiers, provisions are made to adjust initial offset to zero with an external trim potentiometer.

## Input Noise

Input voltage- and current-noise characteristics can be speci-
fied and analyzed in much the same way as offset-voltage and bias-current characteristics. In fact, long-term drift can be considered as noise which occurs at very low frequencies. The primary difference is that, when evaluating noise performance, bandwidth must be considered. Also rms noise from different sources is summed by root-sum-of-squares, rather than linear, addition. Depending on the amplifier design, noise may have differing characteristics as a function of frequency, being dominated by " $1 / \mathrm{f}$ noise", resistor noise, or junction noise, at various frequencies.

For this reason, several noise specifications are given. Lowfrequency noise in the band 0.01 to 1 Hz (or 0.1 to 10 Hz ) is specified as peak-to-peak, with a $3.3 \sigma$ uncertainty, signifying that $99.9 \%$ of the observed peak-to-peak excursions will fall within the specified limits. Wideband noise is specified as rms. For some types, spectral-density plots or "spot noise", at specific frequencies, in $\mu \mathrm{V} / \sqrt{\mathrm{Hz}}$ or $\mathrm{pA} / \sqrt{\mathrm{Hz}}$, are provided.
Open-Loop Gain
Open-loop gain is defined as the ratio of a change of output voltage to the voltage applied between the amplifier inputs to produce the change. Gain is specified at dc. In many applications, the frequency dependence of gain is important; for this reason, the typical open-loop gain as a function of frequency is published for each amplifier type. See also unity gain small-signal response.

## Overload Recovery

Overload recovery is defined as the time required for the output voltage to recover to the rated output voltage from a saturated condition caused by a $50 \%$ overdrive. Published specifications apply for low impedances and contain the assumption that overload recovery is not degraded by stray capacitance in the feedback network.

## Rated Output

Rated output voltage is the minimum peak output voltage which can be obtained at rated current or a specified value of resistive load before clipping or out-of-spec nonlinearity occurs. Rated output current is the minimum guaranteed value of current supplied at the rated output voltage (or other specified voltage). Load impedances less than the specified (or implied) value can be used, but the maximum output voltage will de-
crease, distortion may increase, and the open-loop gain will be reduced. (All models are short-circuit protected to ground, and many are safe against shorts to the supplies.)

## Settling Time

Settling time is defined as the time elapsed from the application of a perfect step input to the time when the amplifier output has entered and remained within a specified error band symmetrical about the final value. Settling time, therefore, includes the time required: for the signal to propagate through the amplifier, for the amplifier to slew from the initial value, recover from slew-rate-limited overload (if it occurs), and settle to a given error in the linear range. It may also include a "long tail" due to the time required to reach thermal equilibrium, or the settling time of compensation circuits. Settling time is usually specified for the condition of unity gain, relatively low impedance levels, and no (or a specified value of) capacitive loading, and any specified compensation. A fullscale unipolar step input is used, and both polarities are tested.
Although settling time can generally be grossly inferred from the other amplifier specifications (an amplifier that has extrawide small-signal bandwidth, extra-fast slewing, and excellent full-power response may reasonably - but not always - be expected to have fast settling), the settling time cannot usually be rationally predicted from the other dynamic specifications.

## Slewing Rate

The slewing rate of an amplifier, usually in volts per microsecond ( $\mathrm{V} / \mu \mathrm{s}$ ), defines the maximum rate of change of output voltage for a large input step change.

## Unity-Gain Small-Signal Response

Unity-gain small-signal response is the frequency at which the open-loop gain falls to $1 \mathrm{~V} / \mathrm{V}$, or 0 dB under a specified compensation condition. "Small signal" indicates that, in general, it is not possible to obtain large output voltage swing at high frequencies because of distortion due to slew-rate limiting or signal rectification. For amplifiers with symmetrical response for signals applied to either input, the dynamic behavior will be consistent for both inverting and non-inverting configurations. However, if feedforward compensation is used, fast response will be available only on the negative input, restricting fast applications of the device to the inverting mode.

## A BRIEF BIBLIOGRAPHY ON OP AMPS

BOOKS (Not available from Analog Devices except where noted)
IC Op-Amp Cookbook by Walter Jung, Howard Sams \& Co, 1975, down-to earth and practical paperback
Linear Integrated Circuit Applications by George B. Clayton, The Macmillan Press Ltd., London, 1975
Modern Operational Circuit Design, by J. I. Smith, John Wiley \& Sons, Inc., 1971

Nonlinear Circuits Handbook, edited by D. H. Sheingold. 1976. \$5.95. Analog Devices, Box 796 Norwood MA 02062

Operational Amplifiers and Linear IC's, by R. F. Coughlin and F. F. Driscoll, Prentice-Hall, 1977. Practical textbook
Operational Amplifiers, Theory and Practice, by J. K. Roberge, J. Wiley \& Sons, 1975. Authoritative book on op amp principles and circuitry; contains extensive material on compensation to optimize dynamic performance

Transducer Interfacing Handbook, edited by D. H. Sheingold. 1980. \$14.50. Analog Devices, Box 796, Norwood, MA 02062

ARTICLES AND APPLICATION NOTES (Available Upon Request)
"Analog Signal Handling for High Speed and Accuracy" by A. P. Brokaw, ANALOG DIALOGUE 11-2
"Current Inverter with Wide Dynamic Range" by Barrie Gilbert, ANALOG DIALOGUE 9-1, 1975
"High-Speed Op Amps Revisited - Choosing a High-Speed Op Amp" by Jerald Fishman, ANALOG DIALOGUE 8-1, 1974
"How to Select Operational Amplifiers", Application Note, 1975
"An IC-Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change," by A. P. Brokaw, Application Note, 1977
"Laser-Trimming on the Wafer, A Powerful New Tool for IC's" by R. Wagner, ANALOG DIALOGUE 9-3, 1975
"Noise and Operational Amplifier Circuits" by L. Smith and D. Sheingold, ANALOG DIALOGUE 3-1, 1969
"Op Amps as Electrometers," ANALOG DIALOGUE 5-2, 1971
"Settling Time of Operational Amplifiers" by R. Demrow, ANALOG DIALOGUE 4-1, 1970
"Simple Rules for Choosing Resistance Values in AdderSubtractor Circuits" by D. Sheingold, ANALOG DIALOGUE 10-1, 1976
'Specifying and Measuring a Low-Noise FET-Input IC Op Amp" by Bill Maxwell, ANALOG DIALOGUE 8-2, 1974

## USEFUL TUTORIAL MATERIAL IN DATA.SHEETS

Electrometer Circuitry, see AD515 and Models 310/311
High-Speed Amplifiers, see AD518 and Models 50/51
Low-Drift Differential Op Amp Performance, see AD504
Low-Level Applications of Chopper-Stabilized Amplifiers: Inverting, see Models 234, 235
Non-Inverting, see Model 261

# General Purpose Low Cost IC Operational Amplifier 



## FEATURES

Low Bias and Offset Current<br>Single Capacitor External Compensation<br>for Operating Flexibility<br>Nullable Offset Voltage<br>No Latch-Up<br>Fully Short Circuit Protected<br>Wide Operating Voltage Range

## GENERAL DESCRIPTION

The Analog Devices AD101A, AD201A, AD301A and AD301AL are high performance monolithic operational amplifiers. All the circuits feature full short circuit protection, external offset voltage nulling, wide operating voltage range, and the total absence or "latch-up". Because frequency compensation is performed externally with a single capacitor ( 30 pF maximum), the AD101A, AD201A, AD301A and AD301AL provide greater flexibility than internally compensated amplifiers since the degree of compensation can be fitted to the specific system application.
The AD101A and AD201A have identical specifications in the TO-99 package; the former guaranteed over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range, and the latter over $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The AD201A is also available in the mini-DIP package for high performance operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. The AD301A is specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range in both the TO-99 and mini-DIP packages. The AD301AL is the highest accuracy version of this series. Improved processing and additional electrical testing allow the user to achieve precision performance at low cost. The device provides substantially increased accuracy by reducing errors due to offset voltage ( 0.5 mV max) , offset voltage drift $\left(5.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{G}\right.$ max), bias current ( 30 nA max), offset current ( $5 \mathrm{nA} \max$ ), voltage gain ( $80,000 \mathrm{~min}$ ), PSRR ( 90 dB min ), and CMRR ( 90 dB min ). The AD301AL is also specified from 0 to $+70^{\circ} \mathrm{C}$ and is available in the TO-99 can or 8 -pin mini-DIP.


SCHEMATIC DIAGRAM


CONNECTION DIAGRAMS (TOP VIEW)
TO-99
Mini-DIP




The Following Specifications Apply Over the Operating Temperature Ranges ${ }^{4}$

| Input Offset Voltage | $\mathrm{R}_{\mathbf{S}} \leqslant 50 \mathrm{k} \Omega$ |  |  | 3.0 |  |  | 10 |  | 0.5 | 1 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current |  |  |  | 20 |  |  | 70 |  | 5 | 10 | nA |
| Average Temp. Coefficient of Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}(\min ) \leqslant \mathrm{T}_{\mathrm{A}} \leqslant \mathrm{T}_{\mathrm{A}}(\max )$ |  | 3.0 | 15 |  | 6.0 | 30 |  | 2 | 5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Temp. Coefficient of Input Offset Current | $\begin{aligned} & +25^{\circ} \mathrm{C} \leqslant \mathrm{~T}_{\mathrm{A}} \leqslant \mathrm{~T}_{\mathrm{A}}(\max ) \\ & \mathrm{T}_{\mathrm{A}}(\min ) \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | 0.1 0.2 |  | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.6 \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | 0.1 0.1 | $\begin{aligned} & \mathrm{nA} /{ }^{\circ} \mathrm{C} \\ & \mathrm{nA} / /^{\circ} \mathrm{C} \end{aligned}$ |
| Input Bias Current |  |  |  | 100 |  |  | 300 |  | 30 | 45 | nA |
| Large Signal Voltage Gain | $\begin{gathered} \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega \end{gathered}$ | 25 |  |  | 15 |  |  | 40 | 100 |  | $\mathrm{V} / \mathrm{mV}$ |
| Input Voltage Range | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | $\pm 15$ |  |  | $\pm 12$ |  |  | $\pm 12$ |  |  | $\begin{aligned} & \mathbf{V} \\ & \mathbf{V} \end{aligned}$ |
| Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leqslant 50 \mathrm{k} \Omega$ | 80 | 96 |  | 70 | 90 |  | 90 | 100 |  | dB |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leqslant 50 \mathrm{k} \Omega$ | 80 | 96 |  | 70 | 96 |  | 90 | 100 |  | dB |
| Output Voltage Swing | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\pm 14$ $\pm 13$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \end{aligned}$ |  | $\pm 12$ $\pm 10$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \end{aligned}$ |  | $\begin{aligned} & \mathbf{V} \\ & \mathbf{V} \end{aligned}$ |
| Supply Current | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{A}}(\max ), \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}$ |  | 1.2 | 2.5 |  |  |  |  | 1.8 | 3 | mA |

[^2]
## Applying the IC Operational Amplifier

ORDERING GUIDE

| MODEL | TEMP RANGE | ORDER NUMBER |
| :--- | :---: | :--- |
| AD 301 AL | 0 to $+70^{\circ} \mathrm{C}$ | $\mathrm{AD} 301 \mathrm{AL}^{*}$ |
| AD 201 A | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{AD} 201 \mathrm{~A}^{*}$ |
| AD 301 A | 0 to $+70^{\circ} \mathrm{C}$ | $\mathrm{AD} 301 \mathrm{~A}^{*}$ |
| AD 101 A | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AD 101 AH |
| * Add package type letter: $\mathrm{H}=$ TO-99, $\mathrm{N}=$ Mini-DIP |  |  |

FREQUENCY COMPENSATION CIRCUITS


Figure 1. Single Pole Compensation


Figure 2. Two Pole Compensation


Figure 3. Feedforward Compensation

GUARANTEED PERFORMANCE CURVES


Input Voltage Range
(Curves apply over the Operating Temperature Ranges)



Voltage Gain


## TYPICAL PERFORMANCE CURVES



Common Mode Rejection


Open Loop Frequency Response


Large Signal Frequency Response


Voltage Follower Pulse Response


Power Supply Rejection


Open Loop Frequency Response


Large Signal Frequency Response


Voltage Follower Pulse Response



Open Loop Frequency Response



Inverter Pulse Response


\author{

## FEATURES

 <br> Low $I_{b}$ : 15pA max (AD503J, AD506J) 5pA max (AD506L) <br> Low $\mathrm{V}_{\mathrm{OS}}: 1 \mathrm{mV} \max (\mathrm{AD506L})$ <br> Low Drift: $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (AD503K, AD506K) $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (AD506L)}

## PRODUCT DESCRIPTION

The AD503J/AD506J, AD503K/AD506K, AD506L and AD503S/AD506S are IC FET input op amps that provide the user with input currents of a few PA , high overall performance, low cost, and accurately specified, predictable operation. The devices achieve maximum bias currents as low as 5 pA , minimum gain of 75,000 , CMRR of 80 dB , and a minimum slew rate of $3 \mathrm{~V} / \mu \mathrm{s}$. They are free from latch-up and are short circuit protected. No external compensation is required as the internal 6 dB /octave rolloff provides stability in closed loop applications.
The AD503 is suggested for all general purpose FET input amplifier requirements where low cost is of prime importance. The AD506, with specifications otherwise similar to the AD503, offers significant improvement in offset voltage and nulled offset voltage drift by supplementing the AD503 configuration with internal laser trimming of thin film resistors to provide typical offset voltages below 1 mV .
The AD503 and AD506 are especially designed for applications involving the measurement of low level currents or small voltages from high impedance sources, in which bias current can be a primary source of error. Input bias current contributes to error in two ways: (1) in current measuring configurations, the bias current limits the resolution of a current signal; (2) the bias current produces a voltage offset which is proportional to the value of input resistance (in the case of an inverting configuration) or source impedance (when the noninverting "buffer" connection is used). The AD503 and AD506 IC FET input amplifiers, therefore, are of use where small currents are to be measured or where relatively low voltage drift is necessary despite large values of source resistance.

All the circuits are supplied in the TO-99 package; the AD503J, K and $\mathrm{AD} 506 \mathrm{~J}, \mathrm{~K}$ and L are specified for 0 to $+70^{\circ} \mathrm{C}$ temperature range operation; the AD503S and AD506S for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


## PRODUCT HIGHLIGHTS

1. The AD503 and AD506 op amps meet their published input bias current and offset voltage specs after full warmup. Conventional high speed IC testing does not allow for selfheating of the chip due to internal power dissipation under operating conditions.
2. The bias currents of the AD503 and AD506 are specified as a maximum for either input. Conventional IC FET op amps generally specify bias currents as the average of the two input currents.
3. Offset voltage nulling of the AD503 and AD506 is accomplished without affecting the operating current of the FET's and results in relatively small changes. in temperature drift characteristics. The additional drift induced by nulling is only $\pm 0.8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per millivolt of nulled offset for the AD506 and $\pm 2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per millivolt of nulled offset for the AD503, compared to several times this for other IC FET op amps.
4. The gain of the AD503 and AD506 is measured with the offset voltage nulled. Nulling a FET input op amp can cause the gain to decrease below its specified limit. The gain of the AD503 and AD506 is fully guaranteed with the offset voltage both nulled and unnulled.
5. Bootstrapping of the input FET's achieves a superior CMRR of 80 dB , while reducing bias currents and maintaining them constant through the CMV range.
6. To maximize the reliability inherent in IC construction, every AD503/AD506 receives a stabilization bake for 24 hours at $150^{\circ} \mathrm{C}$. All guaranteed de parameters are $100 \%$ computer tested, including offset voltage drift. AC performance and noise parameters are continually reviewed.

| PARAMETER | AD503J | AD503K | AD503S |
| :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN ${ }^{1}$ |  |  |  |
| $\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | 20,000 min ( $50,000 \mathrm{typ}$ ) | 50,000 min (120,000 typ) | ** |
| $\mathrm{T}_{\mathrm{A}}=$ min to $\max$ | 15,000 min | $40,000 \mathrm{~min}$ | 25,000 min |
| OUTPUT CHARACTERISTICS |  |  |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=$ min to max | $\pm 10 \mathrm{~V}$ min $( \pm 13 \mathrm{~V}$ typ) | * | * |
| @ $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $\pm 12 \mathrm{~V} \min ( \pm 14 \mathrm{~V}$ typ) | * | * |
| Load Capacitance ${ }^{2}$ | 750 pF | * | * |
| Short Circuit Current | 25 mA | * | * |
| FREQUENCY RESPONSE |  |  |  |
| Unity Gain, Small Signal | 1.0 MHz | * |  |
| Full Power Response | 100 kHz | * | * |
| Slew Rate, Unity Gain | $3.0 \mathrm{~V} / \mu \mathrm{s} \min (6.0 \mathrm{~V} / \mu \mathrm{styp})$ | * | * |
| Settling Time, Unity Gain (to 0.1\%) | $10 \mu \mathrm{~s}$ | * | * |
| INPUT OFFSET VOLTAGE ${ }^{3}$ |  |  |  |
| vs. Temperature, $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $75 \mu \mathrm{~V} /^{\circ} \mathrm{C} \max \left(30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { typ }\right)$ | $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { typ }\right)$ | $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { typ }\right)$ |
| vs. Supply, $\mathrm{T}_{A}=\min$ to $\max$ | $400 \mu \mathrm{~V} / \mathrm{V} \max (200 \mu \mathrm{~V} / \mathrm{V}$ typ) | $200 \mu \mathrm{~V} / \mathrm{V} \max (100 \mu \mathrm{~V} / \mathrm{V}$ typ $)$ | ** |
| INPUT BIAS CURRENT |  |  |  |
| Either Input ${ }^{4}$ | $15 \mathrm{pA} \max (5 \mathrm{pA}$ typ) | $10 \mathrm{pA} \max (2.5 \mathrm{pA}$ typ) | ** |
| INPUT IMPEDANCE |  |  |  |
| Differential | $10^{11} \Omega \\| 2 \mathrm{pF}$ | * | * |
| Common Mode | $10^{12} \Omega \\| 2 \mathrm{pF}$ | * | * |
| INPUT NOISE |  |  |  |
| Voltage, 0.1 Hz to 10 Hz | $15 \mu \mathrm{~V}$ (p-p) | * | * |
| 5 Hz to 50 kkHz | $5.0 \mu \mathrm{~V}$ (rms) | * | * |
| $\mathrm{f}=1 \mathrm{kHz}$ (spot noise) | $30.0 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * |
| INPUT VOLTAGE RANGE |  |  |  |
| Differential ${ }^{5}$ | $\pm 3.0 \mathrm{~V}$ | * | * |
| Common Mode, $\mathrm{T}_{\mathrm{A}}=\min$ to max | $\pm 10 \mathrm{~V}$ min ( $\pm 12 \mathrm{~V}$ typ) | * ${ }^{\text {c }}$ | * |
| Common Mode Rejection, $\mathrm{V}_{\mathbb{I N}}= \pm 10 \mathrm{~V}$ | $70 \mathrm{~dB} \min (90 \mathrm{~dB}$ typ) | 80 dB min ( 90 dB typ) | ** |
| POWER SUPPLY |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * - . | * |
| Operating | $\pm(5$ to 18$) \mathrm{V}$ | * - | \pm (5 to 22$) \mathrm{V}$ |
| Quiescent Current | $7 \mathrm{~mA} \max$ (3mA typ) | * - | * |
| TEMPERATURE |  |  |  |
| Operating, Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * |

## NOTES:

${ }_{2}^{1}$ Open Loop Gain is specified with $\mathrm{V}_{\mathrm{Os}}$ both nulled and unnulled.
${ }^{2}$ A conservative design would not exceed 500 pF of load capacitance.
${ }^{3}$ Input offset voltage specifications are guaranteed after 5 minutes of operation at $T_{A}=+25^{\circ} \mathrm{C}$.
${ }_{5}^{4}$ Bias current specifications are guaranteed after 5 minutes of operation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. For higher temperatures, the current doubles every $10^{\circ} \mathrm{C}$.
${ }^{5}$ See comments in Input Considerations section.
*Specifications same as for AD503y.

* Specifications same as for AD503K.

Specifications subject to change without notice.

| AD506J | AD506K | AD506L | AD506S |
| :---: | :---: | :---: | :---: |
| * | *** | $\begin{aligned} & 75,000 \mathrm{~min}(100,000 \mathrm{typ}) \\ & 50,000 \mathrm{~min} \end{aligned}$ | $25,000 \mathrm{~min}$ |
| * | * | * | * |
| * | * | * | * |
| 1000 pF | * | * | * |
| * | * | * | * |
| * | * | * | * |
| * | * | * | * |
| * | * | * | * |
| * | * | * | * |
| 3.5mV max ( 1.0 mV typ) | ${ }_{* *}^{1.5} \mathrm{mV} \max (0.5 \mathrm{mV}$ typ $)$ | $1.0 \mathrm{mV} \max (0.4 \mathrm{mV}$ typ $)$ | $1.5 \mathrm{mV} \max (0.5 \mathrm{mV} \text { typ })$ |
| ** | $100 \mu \mathrm{~V} / \mathrm{V} \max (50 \mu \mathrm{~V} / \mathrm{V} \text { typ })$ | $100 \mu \mathrm{~V} / \mathrm{V} \max (50 \mu \mathrm{~V} / \mathrm{V}$ typ $)$ | $100 \mu \mathrm{~V} / \mathrm{V} \max (50 \mu \mathrm{~V} / \mathrm{V}$ typ $)$ |
| * | ** | $5 \mathrm{pA} \max (2 \mathrm{pA}$ typ) | ** |
| * | * | * | * |
| * | * | * | * |
| $40 \mu \mathrm{~V}$ (p-p) | * | * | * |
| $8 \mu \mathrm{~V}(\mathrm{rms})$ | * | $6 \mu \mathrm{~V}(\mathrm{rms})$ | * |
| $80 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | $25 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * |
| $\pm 4 \mathrm{~V}$ | * | * | * |
| * | * | * | * |
| * | ** | ** | ** |
| * | * | * | * |
| * | * | * | $\pm(5$ to 22$) \mathrm{V}$ |
| $7 \mathrm{~mA} \max (5 \mathrm{~mA}$ typ) | * | * | * |
| * | * | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| * | -* | * |  |

OUTLINE DIMENSIONS
PIN DESIGNATIONS
Dimensions shown in inches and (mm).


## APPLICATIONS CONSIDERATIONS

## Bias Current

Most IC FET op amp manufacturers specify maximum bias currents as the value immediately after turn-on. Since FET bias currents double every $10^{\circ} \mathrm{C}$ and since most FET op amps have case temperature increases of $15^{\circ} \mathrm{C}$ to $20^{\circ} \mathrm{C}$ above ambient, initial "maximum" readings may be only $1 / 4$ of the true warmed up value. Furthermore, most IC FET op amp manufacturers specify $I_{b}$ as the average of both input currents, sometimes resulting in twice the "maximum" bias current appearing at the input being used. The total result is that 8 X the expected bias current may appear at either input terminal in a warmed up operating unit.
The AD503 and AD506 specify maximum bias currents at either input after warmup, thus giving the user the values he expected.

## Improving Bias Current Beyond Guaranteed Values

Bias currents can be substantially reduced in the AD503 and AD506 by decreasing the junction temperature of the device. One technique to accomplish this is to reduce the operating supply voltage. This procedure will decrease the power dissipation of the device, which will in turn result in a lower junction temperature and lower bias currents. The supply voltage effect on bias current is shown in Figure 1.


Figure 1. Normalized Bias Current vs. Supply Voltage
Operation of the AD 503 K and AD 506 K at $\pm 5 \mathrm{~V}$ reduces the warmed up bias current by $70 \%$ to a typical value of 0.75 pA .
A second technique is the use of a suitable heat sink. Wakefield Engineering Series 200 heat sinks were selected to demonstrate this effect. The characteristic bias current vs. case temperature above ambient is shown in Figure 2. Bias current has been normalized with unity representing the $25^{\circ} \mathrm{C}$ free air reading.


Figure 2. Normalized Bias Current vs. Case Temperature

Note that the use of the model 209 heat sink reduces warmed up bias current by $60 \%$ to 1.0 pA in the AD503/AD 506 K .

Both of these techniques may be used together for obtaining lower bias currents. Remember that loading the output can also affect the power dissipation.


Figure 3. Input Bias Current vs. Temperature

## Input Considerations

The common mode input characteristic is shown in Figure 4. Note that positive common mode inputs up to +13.5 volts and negative common mode inputs to $-V_{S}$ are permissible, without incurring excessive bias currents. To prevent possible damage to the unit, do not exceed $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{S}}$.


Figure 4. Input Bias Current vs. Common Mode Voltage
Like most other FET input op amps, the AD503 and AD506 display a degraded bias current specification when operated at moderate differential input voltages. The AD503 maintains its specified bias current up to a differential input voltage of $\pm 3 \mathrm{~V}$ typically, while the AD506's bias current performance is not significantly degraded for $\mathrm{V}_{\text {diff }} \leqslant 4 \mathrm{~V}$ typically. Above $\mathrm{V}_{\text {diff }}= \pm 3 \mathrm{~V}$ in the AD503 and $\mathrm{V}_{\text {diff }}= \pm 4 \mathrm{~V}$ in the AD506, the bias current will increase to approximately $400 \mu \mathrm{~A}$. This is not a failure mode. Above $\pm 10 \mathrm{~V}$ differential input voltage, the bias current will increase $100 \mu \mathrm{~A} / \mathrm{V}_{\text {diff }}$ (in volts), and other parameters may suffer degradation.

## FEATURES

Low $\mathrm{V}_{\mathrm{OS}}: 500 \mu \mathrm{~V}$ max (AD504M)
High Gain: $10^{6} \mathrm{~min}(A D 504 L, M, S)$
Low Drift: $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (\mathrm{AD504M})$
Free of Popcorn Noise


## PRODUCT DESCRIPTION

The Analog Devices AD504J, K, L, M and S IC operational amplifiers provide ultra-low drift and extremely high gain, comparable to that of modular amplifiers, for precision applications. A new double integrator circuit concept combined with a precise thermally balanced layout achieves gain greater than $10^{6}$, offset voltage drift of less than $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, small signal unity gain bandwidth of 300 kHz , and slew rate of $0.12 \mathrm{~V} / \mu \mathrm{s}$. Because of monolithic construction, the cost of the AD504 is significantly below that of modules, and becomes even lower with larger quantity requirements. The amplifier is externally compensated for unity gain with a single 470 pF capacitor; no compensation is required for gains above 500 . The inputs are fully protected, which permits differential input voltages of up to $\pm \mathrm{V}_{\mathrm{S}}$ without voltage gain or bias current degradation due to reverse breakdown. The output is also protected from short circuits to ground and/or either supply voltage, and is capable of driving 1000 pF of load capacitance. The AD504J, $\mathrm{K}, \mathrm{L}$ and M are supplied in the hermetically sealed TO-99 package, and are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. The AD504S is specified over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range and is also supplied in the TO-99 package.

## PRODUCT HIGHLIGHTS

1. Fully guaranteed and $100 \%$ tested $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ maximum voltage drift combined with voltage offset of $500 \mu \mathrm{~V}(\mathrm{AD} 504 \mathrm{~L})$.
2. Fully protected input $\left( \pm \mathrm{V}_{\mathrm{S}}\right)$ and output circuitry. The input protection circuit prevents offset voltage and bias current degradation due to reverse breakdown, and is of critical importance in this type of device whose overall performance is strongly dependent upon front-end stability.
3. Single capacitor compensation eliminates elaborate stabilizing networks while providing flexibility not possible with an internally compensated op amp. This feature allows bandwidth to be optimized by the user for his particular application.
4. High gain is maintained independent of offset nulling, power supply voltage and load resistance.
5. Bootstrapping of the critical input transistor quad produces CMRR and PSRR compatible with the tight $1 \mu \mathrm{~V} /^{\circ} \mathrm{C}$ drift. CMRR and PSRR are both in the vicinity of 120 dB .
6. Noise performance is closely monitored at Outgoing QC to ensure compatibility with the low error budgets afforded by the performance of all other parameters.
7. Every AD504 receives a stabilization bake for 24 hours at $150^{\circ} \mathrm{C}$ to ensure reliability and long term stability.
8. The 100 piece price of the AD504 is $1 / 3$ to $1 / 2$ less than that of modular low drift operational amplifiers, and is competitive with the price of less accurate IC op amps.

## SPECIFICATIONS <br> (typical @ $+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ dc unless otherwise noted)

| PARAMETER | AD504J | AD504K | AD504L |
| :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN |  |  |  |
| $\mathrm{V}_{\text {OS }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | 250,000 min (4 $\times 10^{6}$ typ) | $500,000 \mathrm{~min}\left(4 \times 10^{6}\right.$ typ) | $10^{6} \mathrm{~min}\left(8 \times 10^{6} \mathrm{typ}\right)$ |
| $\mathrm{T}_{\text {min }} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant \mathrm{T}_{\text {max }}$ | 125,000 min ( $10^{6}$ typ) | $250,000 \mathrm{~min}\left(10^{6} \mathrm{typ}\right.$ ) | $500,000 \mathrm{~min}\left(10^{6} \mathrm{typ}\right)$ |
| OUTPUT CHARACTERISTICS |  |  |  |
| Voltage at $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{T}_{\text {min }} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant \mathrm{T}_{\text {max }}$ | $\pm 10 \mathrm{~V}$ min ( $\pm 13 \mathrm{~V}$ typ) | * | * |
| Load Capacitance | 1000 pF | * | * |
| Output Current | 10 mA min | * | * |
| Short Circuit Current | 25 mA | * |  |
| FREQUENCY RESPONSE |  |  |  |
| Unity Gain, Small Signal, $\mathrm{C}_{\mathrm{c}}=390 \mathrm{pF}$ | 300 kHz | * | * |
| Full Power Response, $\mathrm{C}_{\mathrm{c}}=390 \mathrm{pF}$ | 1.5 kHz | * | * |
| Slew Rate, Unity Gain, $\mathrm{C}_{\mathrm{c}}=390 \mathrm{pF}$ | $0.12 \mathrm{~V} / \mu \mathrm{s}$ | * | * |
| INPUT OFFSET VOLTAGE |  |  |  |
| Initial Offset, $\mathbf{R}_{\mathbf{S}} \leqslant 10 \mathrm{k}$ | 2.5 mV max ( 0.5 mV typ) | $1.5 \mathrm{mV} \max (0.5 \mathrm{mV} \mathrm{typ})$ |  |
| vs Temp, $\mathrm{T}_{\text {min }} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant \mathrm{T}_{\text {max }}, V_{\text {OS }}$ nulled | $5.0 \mu \mathrm{~V} /^{\circ} \mathrm{C} \max \left(0.5 \mu \mathrm{~V} /^{\circ} \mathrm{C} \text { typ }\right)$ | $3.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(0.5 \mu \mathrm{~V}{ }^{\circ} \mathrm{C}\right.$ typ) | $1.0 \mu \mathrm{~V} /^{\circ} \mathrm{C} \max \left(0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { typ }\right)$ |
| $T_{\text {min }} \leqslant T_{A} \leqslant T_{\text {max }}, V_{\text {OS }}$ unnulled $t$ | $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(1.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ) | $5.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(1.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ | $2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ |
| vs Supply | $25 \mu \mathrm{~V} / \mathrm{V} \max$ | $15 \mu \mathrm{~V} / \mathrm{V} \max$ | $10 \mu \mathrm{~V} / \mathrm{V}$ max |
| (8) $\mathrm{T}_{\text {min }} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant \mathrm{T}_{\text {max }}$ | $40 \mu \mathrm{~V} / \mathrm{V}$ | $25 \mu \mathrm{~V} / \mathrm{V}$ max | $15 \mu \mathrm{~V} / \mathrm{V}$ max |
| vs Time | $20 \mu \mathrm{~V} / \mathrm{mo}$ | $15 \mu \mathrm{~V} / \mathrm{mo}$ | $10 \mu \mathrm{~V} / \mathrm{mo}$ |
| INPUT OFFSET CURRENT |  |  |  |
| INPUT BIAS CURRENT |  |  |  |
| Initial | 200nA max | 100 nA max | 80 nA max |
|  |  | $150 \mathrm{nA} \max$ | $100 \mathrm{nA} \max$ |
| vs Temp, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $300 \mathrm{pA} /^{\circ} \mathrm{C}$ | $250 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $200 \mathrm{pA} /^{\circ} \mathrm{C}$ |
| INPUT IMPEDANCE |  |  |  |
| Differential | $0.5 \mathrm{M} \Omega$ | $1.0 \mathrm{M} \Omega$ | $1.3 \mathrm{M} \Omega$ |
| Common Mode | $100 \mathrm{M} \Omega \\| 4 \mathrm{pF}$ | * | * |
| INPUT NOISE |  |  |  |
| Voltage, 0.01 to 10 Hz | $1.0 \mu \mathrm{~V}(\mathrm{p}-\mathrm{p})$ | * | * - |
| 100 Hz | $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}(\mathrm{rms})$ | * | * |
| 1 kHz | $8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ (rms) | * | * |
| Current, 0.01 to 10 Hz | $50 \mathrm{pA}(\mathrm{p}-\mathrm{p})$ | * | * |
| 100 Hz | $0.6 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ (rms) | * | * |
| 1 kHz | $0.5 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ (rms) | * | * |
| InPUT VOLTAGE RANGE |  |  |  |
| Differential or Common Mode, Max Safe | $\pm \mathrm{V}_{\text {S }}$ | * | * |
| Common Mode Rejection, $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}$ | $94 \mathrm{~dB} \min (120 \mathrm{~dB}$ typ) | $100 \mathrm{~dB} \min (120 \mathrm{~dB}$ typ) | $110 \mathrm{~dB} \min (120 \mathrm{~dB}$ typ) |
| POWER SUPPLY |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * | * |
| Operating | $\pm(5$ to 18$) \mathrm{V}$ | * |  |
| Current, Quiescent | $\pm 4.0 \mathrm{~mA} \mathrm{max}( \pm 1.5 \mathrm{~mA}$ typ) | $\pm 3.0 \mathrm{~mA} \max ( \pm 1.5 \mathrm{~mA}$ typ) | $\pm 3.0 \mathrm{~mA} \mathrm{max}( \pm 1.5 \mathrm{~mA}$ typ $)$ |
| TEMPERATURE RANGE |  |  |  |
| Operating, Rated Performance |  |  |  |
| ( $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ ) | 0 to $+70^{\circ} \mathrm{C}$ | * | * |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * |

## *Specifications same as for AD504J.

this parameter is not $100 \%$ tested. Typically, $\mathbf{9 0 \%}$ of the units meet this limit.
Specifications subject to change without notice.

## NOTE

Analog Devices 100\% tests and guarantees all specified maximum and minimum limits. Certain parameters, because of the relative difficulty and cost of $100 \%$ testing, have been specified as "typical" numbers. At ADI, "typical" numbers are subjected to rigid statistical sampling and outgoing quality control procedures, resulting in "typicals" that are indicative of the performance that can be expected by the user.

| AD504M | AD504S(AD504S/883) |
| :---: | :---: |
| $\begin{aligned} & 10^{6} \min \left(8 \times 10^{6} \text { typ }\right) \\ & 500,000 \min \left(10^{6} \mathrm{typ}\right) \end{aligned}$ | $\begin{aligned} & 10^{6} \min \left(8 \times 10^{6} \text { typ }\right) \\ & 250,000 \min \end{aligned}$ |
| * |  |
| * |  |
| $\begin{aligned} & 0.5 \mathrm{mV} \max (0.2 \mathrm{mV} \text { typ }) \\ & 0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { typ }\right) \\ & 1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { typ }\right) \\ & 10 \mu \mathrm{~V} / \mathrm{V} \max \\ & 15 \mu \mathrm{~V} / \mathrm{V} \max \\ & 10 \mu \mathrm{~V} / \mathrm{mo} \end{aligned}$ | $\begin{aligned} & 0.5 \mathrm{mV} \max \\ & 1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { typ }\right) \\ & 2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { typ }\right) \\ & 10 \mu \mathrm{~V} / \mathrm{V} \max \\ & 20 \mu \mathrm{~V} / \mathrm{V} \max \\ & 10 \mu \mathrm{~V} / \mathrm{mo} \end{aligned}$ |
| $10 \mathrm{nA} \max$ | 10 nA max |
| $\begin{aligned} & 80 \mathrm{nA} \max \\ & 100 \mathrm{nA} \max \\ & 200 \mathrm{pA} / /^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 80 \mathrm{nA} \max \\ & 200 \mathrm{nA} \max \\ & 200 \mathrm{pA} / /^{\circ} \mathrm{C} \end{aligned}$ |
| $1.3 \mathrm{M} \Omega$ | $1.3 \mathrm{M} \Omega$ |
| $\begin{aligned} & 0.6 \mu \mathrm{~V}(\mathrm{p}-\mathrm{p}) \max \\ & 10 \mathrm{nV} / \sqrt{\mathrm{Hz}} \max \\ & 9 \mathrm{nV} / \sqrt{\mathrm{Hz}} \max \\ & 1.3 \mathrm{pA} / \sqrt{\mathrm{Hz}} \max \\ & 0.6 \mathrm{pA} / \sqrt{\mathrm{Hz}} \max \\ & 0.3 \mathrm{pA} / \sqrt{\mathrm{Hz}} \max \end{aligned}$ |  |
| 110 dB min ( 120 dB typ) | $110 \mathrm{~dB} \min (120 \mathrm{~dB}$ typ) |
| $\pm 3.0 \mathrm{~mA} \max ( \pm 1.5 \mathrm{~mA} \text { typ })$ | $\pm 3 \mathrm{~mA} \max ( \pm 1.5 \mathrm{~mA} \text { typ })$ |

$$
\begin{array}{ll}
* & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
$$

**AD504S/883 minimum order is 10 pieces.
TO-99 PIN CONFIGURATION


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


BONDING DIAGRAM


The AD504 is also available in chip form. See the Analog Devices Chip Catalog for details.

## MIL-STANDARD-883

The AD504S/883 has the same electrical specifications as the AD504S, but it is subjected to the $100 \%$ screening requirements specified in MIL-STD-883, Method 5004, Class B.
This procedure includes
(1) Pre-Cap Visual Inspection:

Method 2010, Condition B
(2) Stabilization Bake:

Method 1008, Condition C, 24 hours @ $+150^{\circ} \mathrm{C}$
(3) Temperature Cycle:

Method 1010, Condition C, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, 10$ cycles
(4) Constant Acceleration:

Method 2001, Condition E, $30,000 \mathrm{~g}, \mathrm{Y}_{1}$ orientation
(5) Hermeticity, Gross Leak:

Method 1014, Condition C,
Steps 1 and 2
(6) Hermeticity, Fine Leak:

Method 1014, Condition A, $5 \times 10^{-8} \mathrm{~atm} / \mathrm{cc} / \mathrm{sec}$
(7) Burn-In: Method 1015,160 hours @ $+125^{\circ} \mathrm{C}$
(8) Final Electrical Tests
(9) External Visual:

Method 2009

## OFFSET VOLTAGE DRIFT AND NULLING

Most differential operational amplifiers have provisions for adjusting the initial offset voltage to zero with an external trim potentiometer. It is often not realized that there is a resulting increase in voltage drift which accompanies this initial offset adjustment. The increased voltage drift can often be safely ignored in conventional amplifiers, since it may be a small percentage of the specified voltage drift. However, the voltage drift of the AD504 is so small that this effect cannot be ignored.
To achieve low drift over temperature, it is necessary to maintain equal current densities in the input pair. Unless the initial offset nulling circuit is carefully arranged, the nulling circuits will themselves drift with temperature. The resulting change in the input transistor current ratio will produce an additional input offset voltage drift. This drift component can actually be larger than the unnulled drift.
Typically, IC op amps are nulled by using an external potentiometer to adjust the ratio of two resistances. These resistances are part of a network from which the input stage emitter currents are derived. Most commercially available op amps use diffused resistors in their internal nulling circuitry, which typically display large positive temperature coefficients of the order of $2000 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. As a result of the failure of the external potentiometer resistance to track the diffused resistors over temperature, the two resistance branches will drift relative to one another. This will cause a change in the emitter current ratio and induce an offset drift with temperature.

In the AD504, this problem is reduced an order of magnitude by the use of thin film resistors deposited on the monolithic amplifier chip. These resistors, which make up the critical bias network from which the input stage emitter current balance is determined, display typical temperature coefficients of less than $200 \mathrm{ppm} / /^{\circ} \mathrm{C}$, an order of magnitude improvement over diffused types. Thus, when the initial offset of the AD504 is trimmed using a low TC pot in combination with the thin film network, the drift induced by nulling even relatively large offsets is extremely small: This means that AD504 units of all three grades (J, K, L) will typically yield significantly better temperature performance in nulled applications than an alldiffused amplifier with comparable initial offset.

Since the intrinsic offset drift of the amplifier is improved by nulling, the direct measurement of any additional drift induced by differing temperature coefficients of resistors would be extremely difficult. However, the induced offset drift can be established by calculating the change in the emitter current ratio brought about by the differing TC's of resistances. From the change in this ratio, the offset voltage contribution at any temperature can be easily calculated.
A simple computer program was written to calculate induced offset drift as a function of initial offset voltage nulled. This calculation was made assuming zero TC of the amplifier resistors, and TC's of $200 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and $2000 \mathrm{ppm} / /^{\circ} \mathrm{C}$ for the null pot. These results are very nearly equivalent to the case where the pot has zero temperature coefficient and the amplifier resistors drift. The results of these calculations are summarized graphically in Figure 1.
Figure 1 shows the variation of induced voltage drift with nulled offset voltage for:
a. AD504 op amp.
b. 725 typ op amp.

Note that as a result of nulling 1.4 mV of offset, the AD504 induces $30 \times$ less offset drift (only $0.05 \mu \mathrm{~V} /^{\circ} \mathrm{C}$ ) than the 725 . type op amp with its actual diffused resistor values and the recommended 100 k pot to trim the offset. Actual induced drifts from this source for the AD504 may be even lower in the practical case when metal film resistors or pots are used for nulling, since their TC's tend to closely match the negative TC's of the thin film resistors on the AD504 chip.


Figure 1. Induced Offset Drift vs. Nulled Offset Using Manufacturer's Recommended Adjustment Potentiometer

## NULLING THE AD504

Since calculations show that superior drift performance can be realized with the AD504, special care should be taken to null it in the most advantageous manner. Using the actual values of resistors in the AD504, it is possible to calculate, under worst case conditions, that the total adjustment rage of the AD504 is approximately 8 mV . Since the amplifier may often be trimmed to within $1 \mu \mathrm{~V}$, this represents an adjustment of 1 part in 8000 . This type of accuracy would require a pot with $0.0125 \%$ resolution and stability. Because of the problems of obtaining a pot of this stability, a slightly more sophisticated nulling operation is recommended for applications where offset drift is critical (see Figure 2a).


Figure 2a. High Resolution, High Stability Nulling Circuit

## NULLING PROCEDURE

1. Null the offset to zero using a commercially available pot (suggest $R_{P}=10 \mathrm{k} \Omega$ ).
2. Measure pot halves R1 and R2.
3. Calculate:

$$
\mathrm{R}_{1}^{\prime}=\frac{\mathrm{R}_{1} \times 50 \mathrm{k} \Omega}{50 \mathrm{k} \Omega-\mathrm{R}_{1}}, \mathrm{R}_{2}^{\prime}=\frac{\mathrm{R}_{2} \times 50 \mathrm{k} \Omega}{50 \mathrm{k} \Omega-\mathrm{R}_{2}}
$$

4. Insert R1' and R2' (closest $1 \%$ fixed metal film resistors).
5. Use an industrial quality $100 \mathrm{k} \Omega$ pot $\left(\mathrm{R}_{\mathrm{P}}\right)$ to fine tune the trim.

For applications in which stringent nulling is not required, the user may choose a simplified nulling scheme as shown in Figure 2 b . For best results the wiper of the potentiometer should be connected directly to pin 7 of the op amp. This is true for both nulling schemes.


Figure 2b. Simplified Nulling Circuit

## INPUT BIAS CURRENT

The input bias current vs. temperature characteristic is displayed in Figure 3.


Figure 3. Input Bias Current vs. Temperature

## GAIN PERFORMANCE

Most commercially available monolithic op amps have gain characteristics that vary considerably with:

1. Offset Nulling.
2. Load Resistance.
3. Supply Voltage.

Careful design allows the AD504 to maintain gain well in excess of $10^{6}$, independent of nulling, load or supply voltage.
Nulling - The gain of a 741 op amp varies considerably with nulling (see Figure 4).


Figure 4. Gain Error Voltage Before and After Nulling a Typical 741 Op Amp

The gain of the AD504 is independent of nulling.


Figure 5. Gain Error Voltage Before and After Nulling the AD504

Load Resistance - The gain of the AD504 is flat with load resistance to $1 \mathrm{k} \Omega$ loads and below.


Figure 6. Gain vs. Load Resistance
Supply Voltage - The gain of the AD504 stays well above 1M down to $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$.


Figure 7. Gain vs. Supply Voltage


Figure 8. Normalized Open Loop Gain vs. Temperature

## NOISE CHARACTERISTICS

An op amp with the precision of the AD504 must have correspondingly low noise levels if the user is to take advantage of its exceptional dc characteristics. Of primary importance in this type of amplifier is the absence of popcorn noise and minimum I/f or "flicker" noise in the 0.01 Hz to 10 Hz frequency band. Sample noise testing is done on every lot to guarantee that better than $90 \%$ of all devices will meet the noise specifications.

Separate voltage and current noise levels referred to the input are specified to enable the designer to calculate or optimize signal-to-noise ratio based on any desired source resistance. The spot noise figures are useful in determining total wideband noise over any desired bandwidth (see Figure 9).


Figure 9. Spot Noise vs. Frequency

The key to success in using the AD504 in precision low noise applications is "attention to detail".

Here are a few reminders to help the user achieve optimum noise performance from the AD504.

1. Use metal film resistors in the source and feedback networks.
2. Use fixed resistors instead of potentiometers for nulling or gain setting.
3. Take advantage of the excellent common-mode noise rejection qualities of the AD504 by connecting the input differentially.
4. Limit the bandwidth of the system to the minimum possible consistent with the desired response time.
5. Use input guarding to reduce capacitive and leakage noise pickup.
6. Avoid ground loops and proximity to strong magnetic or electro-static fields, etc.


Figure 10. RMS Noise vs. Source Resistance

## DYNAMIC PERFORMANCE

The dynamic performance of the AD504, although comparable to most general purpose op amps, is superior to most low drift op amps. Figure 11 shows the small signal frequency response for both open and closed loop gains for a variety of compensating values. Note that the circuit is completely stable for $\mathrm{C}_{\mathrm{C}}=390 \mathrm{pF}$ with a -3 dB bandwidth of 300 kHz ; with $\mathrm{C}_{\mathrm{C}}=0$, the -3 dB bandwidth is 50 kHz at a gain of 2000 .


Figure 11. Small Signal Gain vs. Frequency

More important, at unity gain ( 390 pF ), full power bandwidth is (Figure 12) 2 kHz which corresponds to a $0.12 \mathrm{~V} / \mu \mathrm{s}$ slew rate. At a gain of $10(39 \mathrm{pF})$, it increases to 20 kHz , corresponding to $1.2 \mathrm{~V} / \mu \mathrm{s}$, a considerable improvement over " 725 type" amplifiers.


Figure 12. Output Voltage Swing vs. Frequency

Figure 13 shows the voltage follower step response for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ and $\mathrm{C}_{\mathrm{C}}=390 \mathrm{pF}$.


Figure 13. Voltage Follower Step Response

The common mode rejection of the AD504 is typically 120 dB , and is shown as a function of frequency in Figure 14.


Figure 14. CMRR vs. Frequency

The power supply rejection ratio of the AD504 is shown in Figure 15.


Figure 15. PSRR vs. Frequency


Figure 16. CMV Range vs. Supply Voltage


Figure 17. Output Characteristics

## THERMAL PERFORMANCE

## Temperature Gradients

Most modular and bybrid operational amplifiers are extremely sensitive to thermal gradients. The transient offset voltage response to thermal shock for a high performance modular op amp is shown in Figure 18.


Figure 18. Response to Thermal Shock for High Performance Modular Op Amp

The graph shows the transient offset voltage resulting from a thermal shock when the amplifier's temperature is abruptly changed from $25^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ by dipping it into a hot silicon oil bath. Note the large overshoot (approximately $60 \mu \mathrm{~V}$ ) and long settling time ( 2.5 minutes). Also note the hysteresis of about $30 \mu \mathrm{~V}$.

Monolithic technology affords the AD504 significant improvements in this area. Thermal transients in the AD504 are small and over with quickly (see Figure 19).


Figure 19. Response to Thermal Shock for AD504
In Figure 19 , a $50^{\circ} \mathrm{C}$ step change in ambient temperature, applied to the can via a room temperature heat sink, then a $75^{\circ} \mathrm{C}$ thermal probe and back to the heat sink, results in settling to
the final value within 30 seconds, for both increases and decreases in temperature. Note that the offset goes directly to its final value, with no spikes or hysteresis.
Warmup Drift
Modular and bybrid op amps have bistorically been plagued by excessive thermal time constants. Figure 20 shows the typical warmup drift of a high performance modular op amp.


Figure 20. Warmup Voltage Drift for High Performance Modular Op Amp

Note that although warmup drift is low ( $20 \mu \mathrm{~V}$ ), it requires a long time to settle ( $>20$ minutes).
Monolithic technology results in significant reduction of thermal time constants (see Figure 21).


Figure 21. Warmup Voltage Drift for AD504 and 741 Type Op Amp

Note that warmup drift remains low ( $10 \mu \mathrm{~V}$ ), but that the thermal time constant decreases significantly to about 2 minutes. If a heat sink were used, total settling time would be completed within 30 seconds. Note that the 741 type op amp has a significantly longer warmup drift and thermal time constant.

FEATURES<br>Gain Bandwidth: 100 MHz<br>Slew Rate: 20V/ $\mu \mathrm{s}$ min<br>$I_{B}: 15 n A \max (A D 507 K)$<br>$\mathrm{V}_{\mathrm{os}}: 3 \mathrm{mV} \max (\mathrm{AD} 507 \mathrm{~K})$<br>$\mathrm{V}_{\text {os }}$ Drift: $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (\mathrm{AD} 507 \mathrm{~K})$<br>High Capacitive Drive

## PRODUCT DESCRIPTION

The Analog Devices AD507J, K and S are low cost monolithic operational amplifiers that are designed for general purpose applications where high gain bandwidth and high speed are significant requirements. The devices also provide excellent dc performance with low input offset voltage, low offset voltage drift and low bias current. The AD507 is a low cost, high performance alternative to a wide variety of modular and IC op amps; a brief review of the specifications confirms its outstanding price/performance characteristics.

The AD507 is recommended for use where low cost and all around performance, especially at high frequencies, are needed. It is particularly well suited as a fast, high impedance comparator, integrator or wideband amplifier and in sample/ hold circuits. It is unconditionally stable for all closed loop gains above 10 without external compensation; the frequency compensation terminal is used for stability at lower closed loop gains. The circuit is short circuit protected and offset voltage nullable. The AD507J and K are specified over the 0 to $+70^{\circ} \mathrm{C}$ temperature range, the AD507S over the full military temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All devices are packaged in the hermetic TO-99 metal can.


TO-99 PIN CONFIGURATION


PRODUCT HIGHLIGHTS

1. Excellent dc and ac performance combined with low cost.
2. The AD507 will drive several hundred pF of output capacitance without oscillation.
3. All guaranteed dc parameters, including offset voltage drift, are $100 \%$ tested.
4. To insure compliance with gain bandwidth and slew rate specifications, all devices are tested for ac performance characteristics.
5. To take full advantage of the inherent high reliability of IC's, every AD507S receives a 24 hour stabilization bake at $+150^{\circ} \mathrm{C}$.

## MIL-STANDARD-883

The AD507S/883 has the same electrical specifications as the AD507S, but is subjected to the $100 \%$ screening requirements specified in MIL-STD-883, Method 5004, Class B.
This procedure includes:

1. Pre-Cap Visual Inspection: Method 2010, Condition B.
2. Stabilization Bake: Method 1008, Condition C, 24 hours @ $+150^{\circ} \mathrm{C}$.
3. Temperature Cycle: Method 1010, Condition C, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, 10$ cycles.
4. Centrifuge: Method 2001, Condition E, $30,000 \mathrm{~g}, \mathrm{Y}_{1}$ orientation.
5. Hermeticity, Gross Leak: Method 1014, Condition C, steps 1 and 2.
6. Hermeticity, Fine Leak: Method 1014, Condition A, $5 \times 10^{-8} \mathrm{~atm} / \mathrm{cc} / \mathrm{sec}$.
7. Burn-In: Method 1015,160 hours @ $+125^{\circ} \mathrm{C}$.
8. Final Electrical Test.
9. External Visual: Method 2009.

SPECIFICATIONS
(typical at $+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ dc, unless otherwise noted)

| PARAMETER | AD507J | AD507K | AD507S(AD507S/883)** |
| :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN |  |  |  |
| $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $80,000 \mathrm{~min}(150,000$ typ) | 100,000 min (150,000 typ) | 100,000 min ( $150,000 \mathrm{typ}$ ) |
| (@ $T$ min to $T_{\text {max }}$ | $70,000 \mathrm{~min}$ | $85,000 \mathrm{~min}$ | $70,000 \mathrm{~min}$ |
| OUTPUT CHARACTERISTICS |  |  |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 10 \mathrm{~V}$ min ( $\pm 12 \mathrm{~V}$ typ) |  | $\pm 10 \mathrm{~V}$ min $( \pm 12 \mathrm{~V}$ typ) |
| Current @ $\mathrm{V}_{\mathrm{o}}= \pm 10 \mathrm{~V}$ | $\pm 10 \mathrm{~mA} \mathrm{~min}( \pm 20 \mathrm{~mA}$ typ) | * | $\pm 15 \mathrm{~mA} \mathrm{~min}( \pm 22 \mathrm{~mA}$ typ) |
| Short Circuit Current | 25 mA | * | 25 mA |
| FREQUENCY RESPONSE |  |  |  |
| Unity Gain, Small Signal |  |  |  |
| - ${ }^{\text {a }} \mathrm{A}=1$ (open loop) | ${ }^{\prime} 35 \mathrm{MHz}$ | * | * |
| ( $\mathrm{A}=100$ (closed loop) | 1 MHz | * | * |
| Full Power Response | 320 kHz min ( 600 kHz typ ) | 400 kHz min ( 600 kHz typ ) | 400 kHz min ( 600 kHz typ) |
| Slew Rate | $\pm 20 \mathrm{~V} / \mu \mathrm{s} \min ( \pm 35 \mathrm{~V} / \mu \mathrm{s}$ typ) | $\pm 25 \mathrm{~V} / \mu \mathrm{s} \min ( \pm 35 \mathrm{~V} / \mu \mathrm{s}$ typ $)$ | $20 \mathrm{~V} / \mu \mathrm{s} \min ( \pm 35 \mathrm{~V} / \mu \mathrm{s}$ typ) |
| Settling Time (to 0.1\%) | 900 ns | * | * |
| INPUT OFFSET VOLTAGE |  |  |  |
| Initial | $5.0 \mathrm{mV} \max (3.0 \mathrm{mV}$ typ) | $3.0 \mathrm{mV} \max (1.5 \mathrm{mV}$ typ) | 4 mV max ( 0.5 mV typ) |
| Avg vs Temp, $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ) | $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ |
| vs Supply, $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ | $200 \mu \mathrm{~V} / \mathrm{V}$ max | $100 \mu \mathrm{~V} / \mathrm{V}$ max | $100 \mu \mathrm{~V} / \mathrm{V}$ max |
| INPUT BIAS CURRENT |  |  |  |
| Initial | 25nA max | 15 nA max | $15 n A \max$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 40 nA max | $25 n A \max$ | $35 n A$ max |
| INPUT OFFSET CURRENT |  |  |  |
| Initial | 25 nA max | 15 nA max | $15 n \mathrm{n}$ max |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 40 nA max | $2.5 n A \max$ | 35 nA max |
| Avg vs Temp, $T_{\text {min }}$ to $T_{\text {max }}$ | $0.5 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ | $0.2 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ | $0.2 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| INPUT IMPEDANCE |  |  |  |
| Differential | $40 \mathrm{M} \Omega \min (300 \mathrm{M} \Omega$ typ) | * | $65 \mathrm{M} \Omega \mathrm{min}(500 \mathrm{M} \Omega$ typ) |
| Common Mode | $1000 \mathrm{M} \Omega$ | * |  |
| INPUT VOLTAGE NOISE |  |  |  |
| $\mathrm{f}=10 \mathrm{~Hz}$ | $100 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $30 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * |
| $\mathrm{f}=100 \mathrm{kHz}$ | $12 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * . |
| INPUT VOLTAGE RANGE |  |  |  |
| Differential, Max Safe | $\pm 12.0 \mathrm{~V}$ | * . | * |
| Common Mode Voltage Range, $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ | $\pm 11.0 \mathrm{~V}$ | * | * |
| Common Mode Rejection @ $\pm 5 \mathrm{~V}, \mathrm{~T}_{\text {min }}$ to $\mathrm{T}_{\max }$ | $74 \mathrm{~dB} \min (100 \mathrm{~dB}$ typ) | 80 dB min ( 100 dB typ) | 80 dB min (100dB typ) |
| POWER SUPPLY |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * | * |
| Operating | $\pm(5$ to 20$) \mathrm{V}$ | * . | * |
| Current, Quiescent | 4.0 mA max ( 3.0 mA typ ) | * | * . , |
| TEMPERATURE RANGE |  |  | - ${ }^{\circ}$ |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | - ${ }^{\circ}$ |

*Specifications same as AD507J.
**AD507S/883 minimum order 10 pieces.
Specifications subject to change without notice.
OUTLINE DIMENSIONS
Dimensions shown in inches and ( mm ).


Slew Rate Definition and Test Circuit
TO-99

## APPLICATION CONSIDERATIONS

The AD507 combines excellent dc characteristics and dynamic performance with ease of application. Because it is a wideband, high speed amplifier, care should be exercised in its stabilization. Several practical stabilization techniques are suggested to insure proper operation and minimize user experimentation.

## GENERAL PURPOSE WIDEBAND COMPENSATION

The following considerations are intended to provide guidance in critical wideband applications. While not necessary in all cases, the considerations are of prime importance for the user attempting to obtain the highest performance from his circuit design.

## High Gain Conditions

The AD507 is fully compensated internally for all closed loop gains above 10; however, it is necessary to load the amplifier with 50 pF . In many applications this minimum capacitive load will be provided by the load or by a cable at the output of the AD507, making an additional 50 pF unnecessary. Figure 1 shows the suggested configuration for general purpose use for closed loop gains above 10 .
The $0.1 \mu \mathrm{~F}$ ceramic power supply bypass capacitors are considerably more important for the AD507 than for low frequency general purpose amplifiers. Their main purpose is to convert the distributed high frequency ground to a lumped single point (the $\mathrm{V}+$ point). The $\mathrm{V}+$ to $\mathrm{V}-0.1 \mu \mathrm{~F}$ capacitor equalizes the supply grounds while the $0.1 \mu \mathrm{~F}$ capacitor from $\mathrm{V}+$ to signal ground should be returned to signal common. The signal common, which is bypassed to pin 7 , is defined as that point at which the input signal source, the feedback network, and the return side of the load are joined to the power common.
Note that the diagrams show each individual capacitor directly connected to the appropriate terminal (pin 7 [ $\mathrm{V}+$ ] and pin 6 [Output]). In addition, it is suggested that all connections be made short and direct, and as physically close to the can as possible, so that the length of any conducting path shared by external components will be minimized.


Figure 1. General Purpose Configuration to Closed Loop Gain > 10

## Low Gain Conditions

For low closed loop gain applications, the AD507 should be compensated with a 20 pF capacitor from pin 8 (frequency compensation) to signal common or pin $7(\mathrm{~V}+$ ). This configuration also requires a 30 pF feedback capacitor from pin 6 (Output) to pin 8 (see Figure 2). The 50pF minimum load capacitance recommended for uncompensated applications is not required when the AD507 is used in the compensated mode. This compensation results in a unity gain frequency of approximately 10 to 12 MHz .

The excellent input characterisitcs of the AD507 make it useful in low frequency applications where both dc and ac performance superior to the 741 type of op amp is desired. Some experimentation may be necessary to optimize the AD507 for the specific requirement. The unity gain bandwidth can be reduced by increasing the value of the compensation capacitor in inverse proportion to the desired bandwidth reduction. It is advisable to increase the feedback capacitor at the same time, maintaining its value about $50 \%$ larger than the compensation capacitor. Because the AD507 is fundamentally a wideband amplifier, careful power supply decoupling and compensation component layout are required even in low bandwidth applications.

## OFFSET VOLTAGE NULLING

Note that the offset voltage null circuit includes a $2 \mathrm{k} \Omega$ resistor in series with the wiper arm of the $100 \mathrm{k} \Omega$ potentiometer. This resistor is not absolutely required, but its use can prevent a condition of false null that can be obtained at the ends of the pot range. The knowledgeable user should have no trouble differentiating between nulling in the pot mid-range and erratic end-range behavior when the wiper is connected directly to $\mathrm{V}+$.


Figure 2. Configuration for Unity Gain Applications

## HIGH CAPACITIVE LOADING

Like all wideband amplifiers, the AD507 is sensitive to capacitive loading. Unlike many, however, the AD507 can be used to effectively drive reasonable capacitive loads in virtually all applications, and capacitive loads of several hundred picofarads in a number of specific configurations.
In an inverting gain of ten configuration, the internally compensated amplifier will drive more than 200 pF in addition to the recommended 50 pF load, or a total of over 250 pF . Under such conditions, the slew rate will be only slightly reduced, and the overall settling time somewhat lengthened.
In general, the capacitive drive capability of the AD507 will increase in high gain configurations which reduce closed loop bandwidth.

In any wideband application, it is essential to return the load currents supplied by the amplifier to the power supply without sharing a path with input or feedback signals. This consideration becomes particularly important when driving capacitive loads which may resonate with short lengths of interconnecting wire.

## FAST SETTLING TIME

A small capacitor ( $\mathrm{C}_{\mathrm{S}}$ in Figure 3) will improve the settling time of the AD507, when it is used with large feedback resistors. The AD507 input capacitance (typically 2 or 3 pF ), together with additional circuit capacitance, will introduce an unwanted pole of open-loop response. The extra phase shift introduced, for example, by 4 pF of input capacitance, and
$5 \mathrm{k} \Omega$ input source impedance, will result in an underdamped transient response, and long settling time. A small (1.5 to 3.0 pF ) feedback capacitor will introduce a zero in the openloop transfer function, reducing the phase shift and increasing the damping, which will more than compensate for the slight reduction in closed-loop bandwidth.

## BIAS COMPENSATION NOT REQUIRED

Circuit applications using conventional op amps generally require that the source resistances be matched at the inputs to cancel the effects of the input currents and take advantage of low offset current. In circuits similar to that shown in Figure 3, the compensation resistance would be equal to the parallel combination of $\mathrm{R}_{\mathrm{I}}$ and $\mathrm{R}_{\mathrm{F}}$, and for large values would require a bypass capacitor. The AD507 is specially designed to cancel the input currents so as to reduce them to the offset current level. As a result, optimum performance can be obtained even though no bias compensation is used, and the non-inverting input can be connected directly to the signal common.


Figure 3. Fast Settling Time Configuration

## TYPICAL PERFORMANCE CURVES



Input Bias Current and Offset Current vs Temperature

Input Impedance vs Temperature



Open Loop Voltage Gain vs Temperature

Common Mode Voltage Range vs Supply Voltage


Power Supply Current
vs Temperature



Broadband Input Noise Characteristics

Open Loop Gain vs Frequency



FEATURES
Fast Settling Time (100\% Tested)
$0.1 \%$ in 500 ns max
$0.01 \%$ in $2.5 \mu \mathrm{~s}$ max
High Slew Rate: $100 \mathrm{~V} / \mu \mathrm{s}$ min
Low Ios: $^{25 n A}$ max
Guaranteed $V_{\text {os }}$ Drift: $30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
High CMRR: 80dB min
Drives 500pF
Low Price

APPLICATIONS<br>D/A and A/D Conversion<br>Wideband Amplifiers<br>Multiplexers<br>Pulse Amplifiers

## PRODUCT DESCRIPTION

The AD509J, AD509K and AD509S are monolithic operational amplifiers specifically designed for applications requiring fast settling times to high accuracy. The AD509K and AD509S are $100 \%$ tested and guaranteed to settle to $0.1 \%$ in 500 ns max and $0.01 \%$ in $2.5 \mu \mathrm{~s}$ max, with typical performance that is twice as fast. Other comparable dynamic parameters include a small signal bandwidth of 20 MHz , slew rate of $100 \mathrm{~V} / \mu \mathrm{s} \min$ and a full power response of 150 kHz $\min$. The devices are internally compensated for all closed loop gains greater than 3 , and are compensated with a single capacitor for lower gains.
The input characteristics of the AD509 are consistent with $0.01 \%$ accuracy over limited temperature ranges; offset current is 25 nA max, offset voltage is 8 mV max, nullable to zero, and offset voltage drift is limited to $30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max. PSRR and CMRR are typically 90 dB .
The AD509 is designed for use with high speed D/A or A/D converters where the minimum conversion time is limited by the amplifier settling time. If $0.01 \%$ accuracy of conversion is required, a conversion cannot be made in a shorter period than the time required for the amplifier to settle to within $0.01 \%$ of its final value.


All devices are supplied in the TO-99 package. The AD509J and AD509K are specified for 0 to $+70^{\circ} \mathrm{C}$ temperature range; the AD509S for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## PRODUCT HIGHLIGHTS

1. The AD509K and AD509S are $100 \%$ tested and guaranteed to settle to $0.01 \%$ of its final value in less than $2.5 \mu \mathrm{~s}$.
2. The AD509 is internally compensated for all closed loop gains above 3 , and compensated with a single capacitor for lower gains; thus eliminating the elaborate stabilizing techniques required by other high speed IC op amps.
3. The AD509 will drive capacitive loads of 500 pF without any deterioration in settling time. Larger capacitive loads can be driven by tailoring the compensation to minimize settling time.
4. Common Mode Rejection, Gain and Noise are compatible with a $0.01 \%$ accuracy device.

| MODEL | AD509J | AD509K | AD509S |
| :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN |  |  |  |
| $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 7,500 min ( 15,000 typ ) | 10,000 min (15,000 typ) | ** |
| (a) $T_{A}=\min$ to $\max$ | 5,000 min | 7,500 min | ** |
| OUTPUT CHARACTERISTICS |  |  |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $\pm 10 \mathrm{~V} \min ( \pm 12 \mathrm{~V}$ typ $)$ | * | * |
| FREQUENCY RESPONSE |  |  |  |
| Unity Gain, Small Signal | 20 MHz | * | * . |
| Full Power Response, $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | $120 \mathrm{kHz} \min (1.6 \mathrm{MHz}$ typ) | $150 \mathrm{kHz} \mathrm{min}(2.0 \mathrm{MHz} \mathrm{typ})$ | ** |
| Slew Rate, $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $80 \mathrm{~V} / \mu \mathrm{s} \min (120 \mathrm{~V} / \mu \mathrm{s}$ typ) | * | $100 \mathrm{~V} / \mu \mathrm{s} \min (120 \mathrm{~V} / \mu \mathrm{styp})$ |
| Settling Time |  |  |  |
| to 0.1\% | 200 ns | 500ns max (200ns typ) | ** |
| to $0.01 \%$. | $1.0 \mu \mathrm{~s}$ | $2.5 \mu \mathrm{~s}$ max ( $1.0 \mu \mathrm{~s}$ typ) | ** |
| INPUT OFFSET VOLTAGE |  |  |  |
| Initial | 10 mV max ( 5 mV typ) | 8 mV max ( 4 mV typ) | ** |
| $\mathrm{T}_{\mathrm{A}}=\min$ to max | 14 mV max . | 11 mV max | ** |
| Avg vs. Temperature, $\mathrm{T}_{A}=\min$ to $\max$ | $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ | ** |
| vs. Supply, $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $200 \mu \mathrm{~V} / \mathrm{V}$ max | $100 \mu \mathrm{~V} / \mathrm{V} \max$ | ** |
| INPUT BIAS CURRENT |  |  |  |
| Initial | $250 n \mathrm{~A} \max$ ( 125 nA typ) | 200nA max (100nA typ) | ** |
| $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | 500 nA max | 400 nA max | ** |
| INPUT OFFSET CURRENT |  |  |  |
| Initial | $50 \mathrm{nA} \max (20 \mathrm{nA}$ typ) | $25 n A \max$ ( 10 nA typ) | ** |
| $\mathrm{T}_{\mathrm{A}}=$ min to max | 100 nA max | 50 nA max | ** |
| INPUT IMPEDANCE |  |  |  |
| Differential | $40 \mathrm{M} \Omega \mathrm{min}(100 \mathrm{M} \Omega$ typ $)$ | $50 \mathrm{M} \Omega$ min $(100 \mathrm{M} \Omega$ typ) | ** |
| INPUT VOLTAGE RANGE |  |  |  |
| Differential, max safe | $\pm 15 \mathrm{~V}$ | * | * |
| Common Mode Voltage Range |  |  |  |
| $\mathrm{T}_{\mathbf{A}}=\min$ to max | $\pm 10 \mathrm{~V}$ | * | * |
| Common Mode Rejection, $\mathrm{V}_{\mathrm{cm}}= \pm 5 \mathrm{~V}$ |  |  |  |
| $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$. | $74 \mathrm{~dB} \min (90 \mathrm{~dB}$ typ) | 80 dB min ( 90 dB typ) | ** |
| INPUT VOLTAGE NOISE |  |  |  |
| $\mathrm{f}=10 \mathrm{~Hz}$ | $100 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $30 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * + | * . |
| $\mathrm{f}=100 \mathrm{kHz}$ | $19 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * |
| POWER SUPPLY |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * | * |
| Operating | $\pm(5$ to 20$) \mathrm{V}$ | * | * |
| Current, Quiescent | 6 mA max ( 4 mA typ ) | * | * |
| TEMPERATURE RANGE |  |  |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * |  |

*Specification same as AD509J.
**Specification same as AD509K.
Specifications and prices subject to change without notice.

PIN CONFIGURATION \& PHYSICAL DIMENSIONS
Dimensions shown in inches and (mm).


## APPLYING THE AD509

MEASURING SETTLING TIME. Settling time is defined as that period required for an amplifier output to swing from 0 volts to full scale, usually 10 volts, and to settle to within a specified percentage of the final output voltage. For high accuracy systems, the accuracy requirement is normally specified as either $0.1 \%$ (10-bit accuracy) or $0.01 \%$ (12-bit accuracy) of the 10 volt output level. The settling time period is comprised of an initial propagation delay, an additional time for the amplifier to slew to the vicinity of 10 volts, and a final time period to recover from internal saturation and other effects, and settle within the specified error band. Because settling time depends on both linear and nonlinear factors, there is no simple approach to predicting its final value to different levels of accuracy. In particular, extremely high slew rates do not assure a rapid settling time, since this is only one of many factors affecting settling time. In most high speed amplifiers, after the amplifier has slewed to the vicinity of the final output voltage, it must recover from internal saturation and then allow any overshoot and ringing to damp out. These definitions are illustrated in Figure 1.


Figure 1. Settling Time
The AD509K and AD509S are $100 \%$ tested and guaranteed to settle to $0.1 \%$ in 500 ns and $0.01 \%$ in $2.5 \mu \mathrm{~s}$ (see Test Circuit, Figure 2). Note that the devices are tested compensated, at a gain of one, with a 50 pF capacitive load. There is no appreciable degradation in settling time when the capacitive load is increased to 500 pF , as discussed below. The settling time is computed by summing the output and the input into a differential amplifier, which then drives a scope


Figure 2. AD509 Settling Time Test Circuit
display. The resultant waveform of $\left(E_{O}-E_{i n}\right)$ of a typical AD509 is shown in Figure 3. Note that the waveform crosses the 1 mV point representing $0.01 \%$ accuracy in approximately $1.5 \mu \mathrm{~s}$. The top trace represents the output signal; the bottom trace represents the error signal.


Figure 3. Settling Time of AD509
SETTLING TIME VS. $\mathrm{R}_{\mathrm{f}}$ AND $\mathrm{R}_{\mathrm{i}}$. Settling time of an amplifier is a function of the feedback and input resistors, since they interact with the input capacitance of the amplifier. When operating in the non-inverting mode, the source impedance should be kept relatively low; e.g., $5 \mathrm{k} \Omega$; in order to insure optimum performance. The small feedback capacitor ( 5 pF ) is used in the settling time test circuit in parallel with the feedback resistor' to reduce ringing. This capacitor partially cancels the pole formed in the loop gain response as a result of the feedback and input resistors, and the input capacitance.

SETTLING TIME VS. CAPACITIVE LOAD. The AD509 will drive capacitive loads of 500 pF without appreciable deterioration in settling time. Larger capacitive loads can be driven by tailoring the compensation to minimize settling time. Figure 4 shows the settling time of a typical AD509, compensated for unity gain with a 15 pF capacitor, with a 500 pF capacitive load on the output. Note that settling time to $0.01 \%$ is still under $2.0 \mu \mathrm{~s}$.


Figure 4. AD509 with 500pF Capacitive Load
SUGGESTIONS FOR MINIMIZING SETTLING TIME. The AD509 has been designed to settle to $0.01 \%$ accuracy in 1 to $2.5 \mu \mathrm{~s}$. However, this amplifier is only a building block in a circuit that also has a feedback network, input and output connections, power supply connections; and a number of external components. What has been painstakingly gained in amplifier design can be lost without careful circuit design. Some of the elements of a good high speed design are.
CONNECTIONS. It is essential that care be taken in the signal and power ground circuits to avoid inducing or generating extraneous voltages in the ground signal paths.

The $0.1 \mu \mathrm{~F}$ ceramic power supply bypass capacitors are considerably more important for the AD509 than for low frequency general purpose amplifiers. Their main purpose is to convert the distributed high frequency ground to a lumped single point (the $\mathrm{V}+$ point). The $\mathrm{V}+$ to $\mathrm{V}-0.1 \mu \mathrm{~F}$ capacitor equalizes the supply grounds while the $0.1 \mu \mathrm{~F}$ capacitor from $\mathrm{V}+$ to signal ground should be returned to signal common. The signal common, which is bypassed to pin 7 , is defined as that point at which the input signal source, the feedback network, and the return side of the load are joined to the power common.
Note that the diagram shows each individual capacitor directly connected to the appropriate terminal (pin $7[\mathrm{~V}+]$ ).


In addition, it is suggested that all connections be short and direct, and as physically close to the case as possible, so that the length of any conducting path shared by external components will be minimized.

COMPONENTS. Resistors are preferably metal film types, because they have less capacitance and stray inductance than wirewound types, and are available with excellent accuracies and temperature coefficients.

Diodes are hot carrier types for the very fastest-settling applications, but 1N914 types are suitable for more routine uses.

Capacitors in critical locations are polystyrene, teflon, or polycarbonate to minimize dielectric absorption.

CIRCUIT. For the fastest settling times, keep leads short, orient components tó minimize stray capacitance, keep circuit impedance levels as low as consistent with the output capabilities of the amplifier and the signal source, reduce all external load capacitances to the absolute minimum. Don't overlook sockets or printed circuit board mounting as possible sources of dielectric absorption. Avoid pole-zero mismatches in any feedback networks used with the amplifier. Minimize noise pickup.

Figure 5. Configuration for Unity Gain Applications

## DYNAMIC RESPONSE OF AD509



Figure 6. Open Loop Frequency and Phase Response


Figure 7. Open Loop Frequency Response for Various $C_{C}$ 's

## THE AD509 AS AN OUTPUT AMPLIFIER FOR FAST CURRENT-OUTPUT D-TO-A CONVERTERS

Most fast integrated circuit digital to analog converters have current outputs. That is, the digital input code is translated to an output current proportional to the digital code. In many applications, that output current is converted to a voltage by connecting an operational amplifier in the current-tovoltage conversion mode.
The settling time of the combination depends on the settling time of the DAC and the output amplifier. A good approximation is:

$$
t_{s} \text { TOTAL }=\sqrt{\left(t_{s} \text { DAC }\right)^{2}+\left(t_{s} \text { AMP }\right)^{2}}
$$

Some IC DACs settle to final output value in 100-500 nanoseconds. Since most IC op amps require a longer time to settle to $\pm 0.1 \%$ or $\pm 0.01 \%$ of final value, amplifier settling time can dominate total settling time. And for a 12-bit DAC, one least significant bit is only $0.024 \%$ of full-scale, so low drift and high linearity and precision are also required of the output amplifier.

Figure 8 shows the AD509K connected as an output amplifier with the AD565K, high speed 12-bit IC digital-to-analog converter. The 10 picofarad capacitor, C 1 , compensates for the 25 pF AD565 output capacitance. The voltage output of the AD565K/AD509K combination settles to $\pm 0.01 \%$ in one microsecond. The low input voltage drift and high open loop gain of the AD509K assures 12-bit accuracy over the operating temperature range.


Figure 8. AD507 as an Output Amplifier for a Fast CurrentOutput D-to-A Converter

FEATURES
Low Cost
Low $\mathrm{V}_{\text {os }}$ : $\mathbf{2 5} \mu \mathrm{V}$ max (AD510L), $100 \mu \mathrm{~V} \max (\mathrm{AD510J})$
Low $\mathrm{V}_{\text {os }}$ Drift: $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (\mathrm{AD510L})$
Internally Compensated
High Open Loop Gain: $10^{6} \mathrm{~min}$
Low Noise: $1 \mu \mathrm{~V}$ p-p 0.01 to $\mathbf{1 0 H z}$

## PRODUCT DESCRIPTION

The AD5 10 is the first low cost high accuracy IC op amp available. Analog Devices' precise thermally-balanced layout combined with high-yield IC processing provides truly superlative op amp performance at the lowest possible cost. The device is internally compensated, thus eliminating the need for an additional external capacitor.
A truly precision device, the AD5 10 achieves laser trimmed offset voltages less than $25 \mu \mathrm{~V}$ max and offset voltage drifts of $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ (nulled). Bias currents and offset currents are available at less than 10 nA and 2.5 nA respectively, while open loop gain is maintained at over $1,000,000$, even under loaded conditions. Designed along a thermal axis, the AD5 10 is unaffected by thermal gradients across the monolithic chip caused by current loading.
The AD5 10 has fully protected inputs, permitting differential input voltages of up to $\pm V_{\text {S }}$ without voltage gain or bias current degradation due to reverse breakdown. The output is also protected from short circuits and drives 1000 pF of load capacitance without oscillation.
The AD5 10 is specifically designed for applications requiring high precision at the lowest possible cost, such as bridge instruments, stable references, followers and analog computation. Packaged in a hermetically-sealed TO-99 metal can, the AD510 is available in three versions of performance ( $\mathrm{J}, \mathrm{K}$ and L ) over the commercial temperature range, 0 to $+70^{\circ} \mathrm{C}$ and one version (S) over the full military temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


## PRODUCT HIGHLIGHTS

1. Offset voltage drift is guaranteed and $100 \%$ tested on all models with a controlled temperature drift bath with the offset voltage nulled. Offset voltage on the AD5 10L is tested following a 3 minute warm-up.
2. The AD5 10 offers fully protected input (to $\pm \mathrm{V}_{\mathrm{S}}$ ) and output circuitry. The input protection circuit prevents offset voltage and bias current degradation due to reverse breakdown, a critical factor in high accuracy op amps where overall performance is strongly dependent on front-end stability.
3. Internal compensation eliminates the need for elaborate and costly stabilizing networks, often required by many high accuracy IC op amps.
4. A thermally balanced layout maintains high gain (1,000,000 $\min , K, L$ and $S$ ) independent of offset nulling, power supply voltage and output loading.
5. Bootstrapping of critical input transistors produces CMRR and PSRR of 110 dB min and 100 dB min, respectively.
6. Every AD510 receives a 24 hour stabilization bake at $150^{\circ} \mathrm{C}$ and a 48 hour burn-in at $125^{\circ} \mathrm{C}$ to ensure reliability and long term stability.

SPECIFICATIONS

| MODEL | AD5 10J | AD510K | AD510L | AD510S |
| :---: | :---: | :---: | :---: | :---: |
| OPEN IOOP GAIN |  |  |  |  |
| $\mathrm{V}_{\text {OS }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}>2 \mathrm{k} \Omega$ | 250,000 min | $10^{6} \mathrm{~min}$ | ** | ** |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 125,000 min | 500,000 min | ** | 250,000 |
| OUTPUT CHARACTERISTICS |  |  |  |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\max }$ | $\pm 10 \mathrm{~V}$ min | * | * | * |
| Load Capacitance | 1000 pF | * | * | * |
| Output Current | 10 mA min | * | * | * |
| Short Circuit Current | 25 mA | * | * | * |
| FREQUENCY RESPONSE |  |  |  |  |
| Unity Gain, Small Signal | 300 kHz | * | * | * |
| Full Power Response | 1.5 kHz | * | * | * |
| Slew Rate, Unity Gain | $0.10 \mathrm{~V} / \mu \mathrm{s}$ | * | * | * |
| INPUT OFFSET VOLTAGE |  |  |  |  |
| Initial Offset, $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$ | $100 \mu \mathrm{~V}$ max | $50 \mu \mathrm{~V}$ max | $25 \mu \mathrm{~V}$ max | ** |
| vs. Temp., $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $3.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \mathrm{max}$ | $1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ | $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | ** |
| vs. Supply | $25 \mu \mathrm{~V} / \mathrm{V}$ max | $10 \mu \mathrm{~V} / \mathrm{V}$ max | ** | ** |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $40 \mu \mathrm{~V} / \mathrm{V}$ max | $15 \mu \mathrm{~V} / \mathrm{V} \max$ | ** | $20 \mu \mathrm{~V} / \mathrm{V} \max$ |
| INPUT OFFSET CURRENT |  |  |  |  |
| Initial | 5 nA max | $4 n A \max$ | $2.5 n \mathrm{n}$ max | ** |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 8 nA max | 6nA max | 4 nA max | 10 nA max |
| INPUT BIAS CURRENT |  |  |  |  |
| Initial | $25 n A$ max | $13 n \mathrm{~A}$ max | 10 nA max | ** |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 40 nA max | $20 n A \max$ | 15 nA max | 30 nA max |
| vs. Temp, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 100 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\pm 50 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\pm 40 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | ** |
| INPUT IMPEDANCE |  |  |  |  |
| Differential. | $4 \mathrm{M} \Omega$ | $6 \mathrm{M} \Omega$ | ** | ** |
| Common Mode | $100 \mathrm{M} \Omega \\| 4 \mathrm{pF}$ | * | * | * |
| INPUT NOISE |  |  |  |  |
| Voltage, 0.1 Hz to 10 Hz | $1 \mu \mathrm{~V}$ p-p | * | * | * |
| $\mathrm{f}=10 \mathrm{~Hz}$ | $18 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $13 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| $\mathrm{f}=1 \mathrm{kHz}$ | $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| Current, $\mathrm{f}=10 \mathrm{~Hz}$ | $0.5 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $0.3 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| $\mathrm{f}=1 \mathrm{kHz}$ | $0.3 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| INPUT VOLTAGE RANGE |  |  |  |  |
| Differential or Common Mode max safe |  |  |  |  |
| Common Mode Rejection, $\mathrm{V}_{\text {in }}=$ <br> $\pm 10 \mathrm{~V}$ |  |  |  |  |
| Common Mode Rejection, $\mathrm{T}_{\text {min }}$ |  |  |  |  |
| to $\mathrm{T}_{\text {max }}$. | 94 dB | 100 dB min | ** | ** |
| POWER SUPPLY |  |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * | * | * |
| Operating | $\pm(5$ to 18$) \mathrm{V}$ | * | * | $\pm$ (5 to 22) V |
| Current, Quiescent | 4 mA max | 3 mA max | ** | ** |
| TEMPERATURE RANGE |  |  |  |  |
| Operating Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | * | $-55^{\circ} \mathrm{C}$ to +125 |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * | * |

NOTES:
-Specifications same as AD510J

- "Specifications same as AD510K

Specifications subject to change without notice.

## TYPICAL

NON-INVERTING AMPLIFIER CONFIGURATION


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).
TO-99


## NULLING THE AD510

Nulling the AD5 10 can be achieved using the high resolution circuit of Figure 1.

1. Null the offset to zero using a commercially available pot (approximately $10 \mathrm{k} \Omega$ ).
2. Measure pot halves, $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$.
3. Calculate $\ldots \mathrm{R}_{1}{ }^{\prime}=\frac{\mathrm{R}_{1} \times 50 \mathrm{k} \Omega}{50 \mathrm{k} \Omega-\mathrm{R}_{1}} \quad \mathrm{R}_{2}{ }^{\prime}=\frac{\mathrm{R}_{2} \times 50 \mathrm{k} \Omega}{50 \mathrm{k} \Omega-\mathrm{R}_{2}}$
4. Insert $\mathrm{R}_{1}{ }^{\prime}$ and $\mathrm{R}_{2}{ }^{\prime}$ (closest $1 \%$ fixed metal film resistors).
5. Use an industrial quality $100 \mathrm{k} \Omega$ pot ( $\mathrm{r}_{\mathrm{p}}$ ) to fine tune the trim. Nulling to within 1 microvolt can be achieved using this technique. For best results, the wiper of the potentiometer should be connected directly to pin 7 of the op amp.


Figure 1. High Resolution, High Stability Nulling Circuit

THE AD510L IN A SIMPLE INSTRUMENTATION AMPLIFIER The circuit of Figure 2 illustrates a simple instrumentation amplifier suitable for use with strain gauges, thermocouples and other transducers. It provides high input impedance to ground at each of the differential input terminals and excellent common mode rejection.


Figure 2. Instrumentation Amplifier
The configuration shown is designed for a gain of 10 , however the gain can be varied upwards by adding a gain select resistor $\mathrm{R}_{5}$. In operation, amplifier $\mathrm{A}_{1}$ provides a gain of $10 / 9$ for signals at the negative input terminal. This output feeds the inverting amplifier $\mathrm{A}_{2}$, which has a gain of 9 , resulting in an overall gain of 10 . For signals at the positive input, the output of $\mathrm{A}_{1}$ is at ground potential and the amplifier $\mathrm{A}_{2}$ provides a gain of 10 . Thus, the circuit has a gain of 10 for differential signals and 0 for common mode signals; the very high CMRR and open loop gain of the AD510L automatically produces common mode rejection of at least 25,000 at dc at a gain of 10 and over $1,000,000$ at a gain of 1000 . The common mode rejection, of course, depends upon the resistor ratios and their specified tolerance. Less accurate resistors can be used if the network is trimmed.

For gains of 10 the frequency response is down 3 dB at 500 kHz , for gains of $1000,2 \mathrm{kHz}$. Full output of $\pm 10 \mathrm{~V}$ can be attained up to 1800 Hz .
The common mode rejection at 60 Hz is limited by the finite gain bandwidth of $\mathrm{A}_{1}$ causing a phase lag on the negative input signal. At 60 Hz the CMRR measures 72 dB at a gain of 1000 and 62 dB at a gain of 10 .


Figure 3. Small Signal Gain vs. Frequency


Figure 5. CMRR vs. Frequency


Figure 7. Voltage Noise vs. Frequency


Figure 4. PSRR vs. Frequency


Figure 6. Gain vs. Load Resistance


Figure 8. Current Noise vs. Frequency

# Precision, Low-Power FET-Input Electrometer Op Amp 

## FEATURES

Ultra Low Bias Current: 0.075pA max (AD515L) 0.150pA max (AD515K)<br>$0.300 \mathrm{pA} \max$ (AD515J)<br>Low Power: $\quad 1.5 \mathrm{~mA}$ max Quiescent Current ( 0.8 mA typ)<br>Low Offset Voltage: 1.0mV max (AD515 K \& L)<br>Low Drift: $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (AD515K)<br>Low Noise: $4 \mu \mathrm{~V}$ p-p, 0.1 to $\mathbf{1 0 H z}$<br>Low Cost

## PRODUCT DESCRIPTION

The AD515 series of FET-input operational amplifiers are second generation electrometer designs offering the lowest input bias currents available in any standard operational amplifier. The AD5 15 also delivers laser-trimmed offset voltage, low drift, low noise and low power, a combination of features not previously available in ultra-low bias current circuits. All devices are internally compensated, free of latch-up, and short circuit protected.
The AD515 delivers a new level of versatility and precision to a wide variety of electrometer and very high impedance buffer measurement situations, including photo-current detection, vacuum ion-gauge measurement, long term precision integration, and low drift sample/hold applications. The device is also an excellent choice for all forms of biomedical instrumentation such as $\mathrm{pH} /$ pIon sensitive electrodes, very low current oxygen sensors, and high impedance biological microprobes. In addition, the low cost and pin compatibility of the AD5 15 with standard FET op amps will allow designers to upgrade the performance of present systems at little or no additional cost. The $10^{15}$ ohm common mode input impedance, resulting from a solid bootstrap input stage, insures that the input bias current is essentially independent of common mode voltage.
As with previous electrometer amplifier designs from Analog Devices, the case is brought out to its own connection (pin 8) so that the case can be independently connected to a point at the same potential as the input, thus minimizing stray leakage to the case. This feature will also shield the input circuitry from external noise and supply transients, as well as reducing common mode input capacitance from 0.8 pF to 0.2 pF .
The AD5 15 is available in three versions of bias current and offset voltage, the " J ", " $K$ ", and " $L$ "; all are specified for rated performance from 0 to $+70^{\circ} \mathrm{C}$ and supplied in a hermetically sealed TO-99 package.

## PRODUCT HIGHLIGHTS

1. The AD515 provides the lowest bias currents available in an integrated circuit amplifier.

- The ultra low input bias currents are specified as the maximum measured at either input with the device fully warmed up on $\pm 15$ volt supplies at $+25^{\circ} \mathrm{C}$ ambient with no heat sink. This parameter is $100 \%$ tested.
- By using $\pm 5$ volt supplies, input bias current can typically be brought below 50fA.

2. The input offset voltage on all grades is laser trimmed to a level typically less than $500 \mu \mathrm{~V}$.

- The offset voltage drift is the lowest available in an FET electrometer amplifier.
- If additional nulling is desired, the amount required will have a minimal effect on offset drift (approximately $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per millivolt).

3. The low quiescent current drain of 0.8 mA typical and 1.5 mA maximum, which is among the lowest available in operational amplifier designs of any type, keeps self-heating effects to a minimum and renders the AD5 15 suitable for a wide range of remote probe situations.
4. The combination of low input noise voltage and very low input noise current is such that for source impedances from much over one Megohm up to $10{ }^{11} \mathrm{ohm}$, the Johnson noise of the source will easily dominate the noise characteristic.
5. Every AD515 receives a 24 hour stabilization bake at $+150^{\circ} \mathrm{C}$, to ensure reliability and long term stability.

| MODEL | AD515J | AD515K | AD5 15 L |
| :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN (Note 1) |  |  |  |
| $\mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | 20,000V/V min | $40,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ | $25,000 \mathrm{~V} / \mathrm{V}$ min |
| , $\mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega$ | $40,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ | $100,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ | $50,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ |
| $\mathrm{T}_{\mathrm{A}}=\min$ to $\max \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | $15,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ | $40,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ | $25,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ |
| OUTPUT CHARACTERISTICS |  |  |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $\pm 10 \mathrm{~V} \cdot \min ( \pm 12 \mathrm{~V} \text { typ })$ | * | * |
| @ $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=$ min to $\max$ | $\pm 12 \mathrm{~V} \min ( \pm 13 \mathrm{~V} \text { typ })$ | * | * |
| Load Capacitance (Note 2) | $1000 \mathrm{pF}$ | * . | * |
| Short Circuit Current | $10 \mathrm{~mA} \min (25 \mathrm{~mA}$ typ $)$ | * , | * |
| FREQUENCY RESPONSE |  |  |  |
| Unity Gain, Small Signal | 350 kHz | * | * - . |
| Full Power Response | 5 kHz min ( 16 kHz typ) | * |  |
| Slew Rate Inverting Unity Gain | $0.3 \mathrm{~V} / \mu \mathrm{s} \min (1.0 \mathrm{~V} / \mu \mathrm{s}$ typ) | * | * |
| Overload Recovery Inverting Unity Gain | $100 \mu \mathrm{~s} \max (16 \mu \mathrm{~s}$ typ) | * . - | * |
| INPUT OFFSET VOLTAGE (Note 3) | 3.0 mV max ( 0.4 mV typ) | $1.0 \mathrm{mV} \max (0.4 \mathrm{mV} \mathrm{typ})$ | $1.0 \mathrm{mV} \max (0.4 \mathrm{mV}$ typ) |
| vs. Temperature, $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ | $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply, $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $400 \mu \mathrm{~V} / \mathrm{V} \max (50 \mu \mathrm{~V} / \mathrm{V} \text { typ })$ | $100 \mu \mathrm{~V} / \mathrm{V} \max$ | $200 \mu \mathrm{~V} / \mathrm{V} \max$ |
| INPUT BIAS CURRENT |  |  |  |
| Either Input (Note 4) | 300fA max | $150 \mathrm{fA} \max$ | 75 f A max |
|  |  |  |  |
| Differential | $1.6 \mathrm{pF} \\| 10^{13} \Omega$ | * | * |
| Common Mode | $0.8 \mathrm{pF} \\| 10^{15} \Omega$ | * . |  |
| INPUT NOISE |  | , |  |
| Voltage, 0.1 Hz to 10 Hz | $4.0 \mu \mathrm{~V}$ (p-p) | * | * |
| $\mathrm{f}=10 \mathrm{~Hz}$ | $75 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $55 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * . | * |
| $\mathrm{f}=1 \mathrm{kHz}$ | $50 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * |
| Current, 0.1 to 10 Hz | 0.003 pA (p-p) | * | * |
| 10 Hz to 10 kHz | 0.01 pA rms | * | * |
| INPUT VOLTAGE RANGE |  |  |  |
| Differential | $\pm 20 \mathrm{~V} \text { min }$ | - |  |
| Common Mode, $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $\pm 10 \mathrm{~V} \min ( \pm 12 \mathrm{~V} \text { typ })$ |  |  |
| Common Mode Rejection, $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}$ | $66 \mathrm{~dB} \min (94 \mathrm{~dB} \text { typ })$ | 80 dB min | 70 dB min |
| Maximum Safe Input Voltage (Note 5) | $\pm \mathrm{V}_{\text {s }}$ | * . . . | * . |
| POWER SUPPLY |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ typ | * | * |
| Operating | $\pm 5 \mathrm{~V} \min ( \pm 18 \mathrm{~V} \max )$ | * | * |
| Quiescent Current | $1.5 \mathrm{~mA} \mathrm{max}(0.8 \mathrm{~mA}$ typ) | * | * |
| TEMPERATURE |  |  |  |
| - Operating, Rated Performance | 0 to $+70^{\text {c }} \mathrm{C}$ | * | * |
| Storage . | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * |

[^3]
## NOTES:

1. Open Loop Gain is specified with or without nulling of $\mathrm{V}_{\mathrm{OS}}$.
2. A conservative design would not exceed 750 pF of load capacitance.
3. Input Offset Voltage specifications are guaranteed after 5 minutes of operation at $T_{A}=+25^{\circ} \mathrm{C}$.
4. Bias Current specifications are guaranteed after 5 minutes of operation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. For higher temperatures. the current doubles every $+10^{\circ} \mathrm{C}$
5. If it is possible for the input voltage to exceed the supply voltage, a series protection resistor should be added to limit input current to 0.5 mA . The input devices can handle overload currents of 0.5 mA indefinitely without damage. See next page.
Specifications subject to change without notice.

## LAYOUT AND CONNECTION CONSIDERATIONS

The design of very high impedance measurement systems introduces a new level of problems associated with the reduction of leakage paths and noise pickup.

1. A primary consideration in high impedance system designs is to attempt to place the measuring device as near to the signal source as possible. This will minimize current leakage paths, noise pickup and capacitive loading. The AD515, with its combination of low offset voltage (normally eliminating the need for trimming), low quiescent current (minimal source heating, possible battery operation), internal compensation and small physical size lends itself very nicely to installation at the signal source or inside a probe. Also, as a result of the high load capacitance rating, the AD5 15 can comfortably drive a long signal cable.
2. The use of guarding techniques is essential to realizing the capability of the ultra-low input currents of the AD515. Guarding is achieved by applying a low impedance bootstrap potential to the outside of the insulation material surrounding the high impedance signal line. This bootstrap potential is held at the same level as that of the high impedance line; therefore, there is no voltage drop across the insulation, and hence, no leakage. The guard will also act as a shield to reduce noise pickup and serves an additional function of reducing the effective capacitance to the input line. The case of the AD5 15 is brought out separately to pin 8 so that the case can also be connected to the guard potential. This technique virtually eliminates potential leakage paths across the package insulation, provides a noise shield for the sensitive circuitry, and reduces commonmode input capacitance to about 0.2 pF . Figure 1 shows a proper printed circuit board layout for input guarding and connecting the case guard. Figures 2 and 3 show guarding connections for typical inverting and non-inverting applications. If pin 8 is not used for guarding, it should be connected to ground or a power supply to reduce noise.


SAME PATTERN SHOULD BE LAID OUT ON BOTH SIDES OF P.C. BOARD
(BOTTOM VIEW)
Figure 1. Board Layout for Guarding Inputs with Guarded TO-99 Package
3. Printed circuit board layout and construction is critical for achieving the ultimate in low leakage performance that the AD5 15 can deliver. The best performance will be realized by using a teflon IC socket for the AD5 15; but at least a teflon stand-off should be used for the high-impedance lead. If this is not feasible, the input guarding scheme shown in Figure 1 will minimize leakage as much as possible; the guard ring should be applied to both sides of the board. The guard ring is connected to a low impedance potential at the same level as the inputs. High impedance signal lines should not be extended for any unnecessary length on a printed circuit; to minimize noise and leakage, they must be carried in rigid, shielded cables.
4. Another important concern for achieving and maintaining low leakage currents is complete cleanliness of circuit boards and components. Completed assemblies should be washed thoroughly in a low residue solvent such as TMC Freon or high-purity methanol followed by a rinse with deionized water and nitrogen drying. If service is anticipated in a high contaminant or high humidity environment, a high dielectric conformal coating is recommended. All insulation materials except Kel-F or teflon will show rapid degradation of surface leakage at high humidities.


Figure 2. Picoampere Current-to-Voltage Converter Inverting Configuration


Figure 3. Very High Impedance Non-Inverting Amplifier

## INPUT PROTECTION

The AD5 15 is guaranteed for a maximum safe input potential equal to the power supply potential. The unique bootstrapped input stage design also allows differential input voltages of up to $\pm 20$ volts (or within 10 volts of the sum of the supplies) while maintaining the full differential input resistance of $10^{13} \Omega$, as shown in Figure 10. This makes the AD5 15 suitable for low speed comparator situations employing a direct connection to a high impedance source.
Many instrumentation situations, such as flame detectors in gas chromatographs, involve measurement of low level currents from high-voltage sources. In such applications, a sensor fault condition may apply a very high potential to the input of the current-to-voltage converting amplifier. This possibility necessitates some form of input protection. Many electrometer type devices, especially CMOS designs, can require elaborate zener protection schemes which often compromise overall performance. The AD5 15 requires input protection only if the source is not current-limited, and as such is similar to many JFETinput designs. The failure mode would be overheating from excess current rather than voltage breakdown. If the source is not current-limited, all that is required is a resistor in series with the affected input terminal so that the maximum overload current is 0.5 mA (for example, $200 \mathrm{k} \Omega$ for a 100 volt overload). This simple scheme will cause no significant reduction in performance and give complete overload protection. Figures 2 and 3 show proper connections.

## COAXIAL CABLE AND CAPACITANCE EFFECTS

If it is not possible to attach the AD5 15 virtually on top of the signal source, considerable care should be exercised in designing the connecting lines carrying the high impedance signal. Shielded coaxial cable must be used for noise reduction, but use of coaxial cables for high impedance work can add problems from cable leakage, noise, and capacitance. Only the best polyethylene or virgin teflon (not reconstituted) should be used to obtain the highest possible insulation resistance.
Cable systems should be made as rigid and vibration-free as possible since cable movement can cause noise signals of three types, all significant in high impedance systems. Frictional movement of the shield over the insulation material generates a charge which is sensed by the signal line as a noise voltage. Low noise cable with graphite lubricant such as Amphenol 21-537 will reduce the noise, but short rigid lines are better. Cable movements will also make small changes in the internal cable capacitance and capacitance to other objects. Since the total charge on these capacitances cannot be changed instantly, a noise voltage results as predicted from: $\Delta V=Q / \Delta C$. Noise voltage is also generated by the motion of a conductor in a magnetic field.

The conductor-to-shield capacitance of coaxial cable is normally about $30 \mathrm{pF} /$ foot. Charging this capacitance can cause considerable stretching of high impedance signal rise-time, thus cancelling the low input capacitance feature of the AD515. There are two ways to circumvent this problem. For inverting signals or low-level current measurements, the signal is carried on the line connected to the inverting input and shielded (guarded) by the ground line as shown in Figure 2. Since the signal is always at virtual ground, no voltage change is required and no capacitances are charged. In many circumstances, this will de-stabilize the circuit; if so, capacitance from output to inverting input will stabilize the circuit.
Non-inverting and buffer situations are more critical since the signal line voltage and therefore charge will change, causing signal delay. This effect can be reduced considerably by connecting the cable shield to guard potential instead of ground, an option shown in Figure 3. Since such a connection results in positive feedback to the input, the circuit may destabilize and oscillate. If so, capacitance from positive input to ground must be added to make the net capacitance at pin 3 positive. This technique can considerably reduce the effective capacitance which must be charged.

## Typical Performance Curves



Figure 4. PSRR and CMRR Versus Frequency


Figure 5. Open Loop Frequency Response


Figure 6. Input Common Mode Range Versus Supply Voltage


Figure 7. Peak-to-Peak Input Noise Voltage Versus Source Impedance and Bandwidth

## ELECTROMETER APPLICATION NOTES

The AD5 15 offers the lowest input bias currents available in an integrated circuit package. This design will open up many new application opportunities for measurements from very high impedance and very low current sources. Performing accurate measurements of this sort requires careful attention to detail; the notes given here will aid the user in realizing the full measurement potential of the AD5 15 and perhaps extending its performance limits.

1. As with all junction FET input devices, the temperature of the FET's themselves is all-important in determining the input bias currents. Over the operating temperature range, the input bias currents closely follow a characteristic of doubling every $10^{\circ} \mathrm{C}$; therefore, every effort should be made to minimize device operating temperature.
2. The heat dissipation can be reduced initially by careful investigation of the application. First, if it is possible to reduce the required power supplies, this should be done since internal power consumption contributes the largest component of self-heating. To minimize this effect, the quiescent current of the AD5 15 has been reduced to a level much lower than that of any other electrometer-grade device, but additional performance improvement can be gained by lowering the supply voltages, to $\pm 5$ volts if possible. The effects of this are shown in Figure 8, which shows typical input bias current and quiescent current versus supply voltage.
3. Output loading effects, which are normally ignored, can cause a significant increase in chip temperature and therefore bias current. For example, a $2 \mathrm{k} \Omega$ load driven at 10 volts at the output will cause at least an additional 25 milliwatts dissipation in the output stage (and some in other stages) over the typical 24 milliwatts, thereby at least doubling the effects of self-heating. The results of this form of additional power dissipation are demonstrated in Figure 9, which shows normalized input bias current versus additional power dissipated. Therefore, although many dc performance parameters are specified driving a $2 \mathrm{k} \Omega$ load, to reduce this additional dissipation, we recommend restricting the load impedance to be at least $10 \mathrm{k} \Omega$.


Figure 8. Input Bias Current and Supply Current Versus Supply Voltage


Figure 9. Input Bias Current Versus Additional Power Dissipation


Figure 10. Input Bias Current Versus Differential Input Voltage

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


TO-99

## AD5 15 CIRCUIT APPLICATION NOTES

The AD5 15 is quite simple to apply to a wide variety of applications because of the pre-trimmed offset voltage and internal compensation, which minimize required external components and eliminate the need for adjustments to the device itself. The major considerations in applying this device are the external problems of layout and heat control which have already been discussed. In circuit situations employing the use of very high value resistors, such as low level current to voltage converters, electrometer operational amplifiers can be destabilized by a pole created by the small capacitance at the negative input. If this occurs, a capacitor of 2 to 5 pF in parallel with the resistor will stabilize the loop. A much larger capacitor may be used if desired to limit bandwidth and thereby reduce wideband noise.

Selection of passive components employed in high impedance situations is critical. High-megohm resistors should be of the carbon film or deposited ceramic oxide to obtain the best in low noise and high stability performance. The best packaging for high-megohm resistors is a glass body sprayed with silicone varnish to minimize humidity effects. These resistors must be handled very carefully to prevent surface contamination. Capacitors for any high impedance or long term integration situation should be of a polystyrene formulation for optimum performance. Most other types have too low an insulation resistance, or high dielectric absorption.

Unlike situations involving standard operational amplifiers with much higher bias currents, balancing the impedances seen at the input terminals of the AD515 is usually unnecessary and probably undesirable. At the large source impedances where these effects matter, obtaining quality, matched resistors will be difficult. More important; instead of a cancelling effect, as with bias current, the noise voltage of the additional resistor will add by root-sum-of-squares to that of the other resistor thus increasing the total noise by about $40 \%$. Noise currents driving the resistors also add, but in the AD5 15 are significant only above $10^{11} \Omega$.

(ALL RESISTORS OF SAME NUMBER SHOULD BE MATCHED $\pm 0.1 \%$ ) (BUFFER A1 BOOSTS COMMON MODE $Z_{I N}$ BY DRIVING CABLE SHIELDS AT COMMON MODE VOLTAGE AND NEUTRALIZING CM CAPACITANCE)

Figure 11. Very High Impedance Instrumentation Amplifier


Figure 12. Low Drift Integrator and Low-Leakage Guarded Reset

## LOW-LEVEL CURRENT TO VOLTAGE CONVERTERS

Figure 2 shows a standard low-level current-to-voltage converter. To obtain higher sensitivity, it is obvious to simply use a higher value feedback resistor. However, high value resistors above $10^{9} \Omega$ tend to be expensive, large, noisy and unstable. To avoid this, it may be desirable to use a circuit configuration with output gain, as in Figure 13. The drawback is that input errors of offset voltage drift and noise are multiplied by the same gain, but the precision performance of the AD515 makes the tradeoff easier.


Figure 13. Picoampere to Voltage Converter with Gain
One of the problems with low-level leakage current testing or low-level current transducers (such as Clark oxygen sensors) is finding a way to apply voltage bias to the device while still grounding the device and the bias source. Figure 14 shows a technique in which the desired bias is applied at the non-inverting terminal thus forcing that voltage at the inverting terminal. The current is sensed by $\mathrm{R}_{\mathrm{F}}$, and the AD521 instrumentation amplifier converts the floating differential signal to a singleended output.


Figure 14. Current-to-Voltage Converters with Grounded Bias and Sensor
$\square 10517$

FEATURES<br>Low Input Bias Current: 1nA max (AD517L)<br>Low Input Offset Current: $0.25 n A \max (A D 517 L)$<br>Low $\mathrm{V}_{\mathrm{Os}}: 50 \mu \mathrm{~V} \max (\mathrm{AD} 517 \mathrm{~L}), 150 \mu \mathrm{~V} \max (A D 517 \mathrm{~J})$<br>Low Vos Drift: $1.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (AD517L)<br>Internal Compensation<br>Low Cost

## PRODUCT DESCRIPTION

The AD517 is a high accuracy monolithic op amp featuring extremely low offset voltages and input currents. Analog Devices' thermally-balanced layout and superior IC processing combine to produce a truly precision device at low cost.

The AD517 is laser trimmed at the wafer level (LWT) to produce offset voltages less than $50 \mu \mathrm{~V}$ and offset voltage drifts less than $1.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ unnulled. Superbeta input transistors provide extremely low input bias currents of 1 nA max and offset currents as low as 0.25 nA max. While these figures are comparable to presently available BIFET amplifiers at room temperature, the AD5 17 input currents decrease, rather than increase, at elevated temperatures. Open-loop gain in many IC amplifiers is degraded under loaded conditions due to thermal gradients on the chip. However, the AD517 layout is balanced along a thermal axis, maintaining open-loop gain in excess of $1,000,000$ for a wide range of load resistances.

The input stage of the AD517 is fully protected, allowing differential input voltages of up to $\pm \mathrm{V}_{\mathrm{S}}$ without degradation of gain or bias current due to reverse breakdown. The output stage is short-circuit protected and is capable of driving a load capacitance up to 1000 pF .

The AD517 is well suited to applications requiring high precision and excellent long-term stability at low cost, such as stable references, followers, bridge instruments and analog computation circuits.


The circuit is packaged in a hermetically sealed TO-99 metal can, and is available in three performance versions ( $\mathrm{J}, \mathrm{K}$, and L) specified over the commercial 0 to $+70^{\circ} \mathrm{C}$ range; and one version (AD517S) specified over the full military temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The AD517S is also available with full processing to the requirements of MIL-STD-883, Level B.

## PRODUCT HIGHLIGHTS

1. Offset voltage is $100 \%$ tested and guaranteed on all models. Testing is performed following a 5 minute warm-up period.
2. The AD517 exhibits extremely low input bias currents without sacrificing CMRR (over 100 dB ) or offset voltage stability.
3. The AD517 inputs are protected (to $\pm \mathrm{V}_{\mathrm{S}}$ ), preventing offset voltage and bias current degradation due to reverse breakdown of the input transistors.
4. Internal compensation is provided, eliminating the need for additional components (often required by high accuracy IC op amps).
5. The AD5 17 can directly replace 725,108 , and AD510 amplifiers. In addition, it can replace 741-type amplifiers if the offset-nulling potentiometer is removed.
6. Thermally-balanced layout insures high open-loop gain independent of thermal gradients induced by output loading, offset nulling, and power supply variations.
7. Every AD517 receives a 24 hour stabilization bake at $+150^{\circ} \mathrm{C}$, and a 48 hour burn-in at $+125^{\circ} \mathrm{C}$ to ensure reliability and long-term stability.

| MODEL | AD517J | AD517K | AD517L | AD517S ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN |  |  |  |  |
| $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | $10^{6} \mathrm{~min}$ | * . | * |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 500,000 min | * | * | 250,000 |
| OUTPUT CHARACTERISTICS |  |  |  |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 10 \mathrm{~V}$ min | * | * | * |
| $\therefore$ Load Capacitance | 1000pF | * | * | * |
| Output Current | 10 mA min | * | * | * |
| Short Circuit Current | 25 mA | * | * | * |
| FREQUENCY RESPONSE |  |  |  |  |
| Unity Gain, Small Signal | 250 kHz | * | * | * |
| Full Power Response | 1.5 kHz | * | * | * |
| Slew Rate, Unity Gain | $0.10 \mathrm{~V} / \mu \mathrm{s}$ | * | * | * |
| INPUT OFFSET VOLTAGE |  |  |  |  |
| Initial Offset, $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$ | $150 \mu \mathrm{~V}$ max | $75 \mu \mathrm{~V}$ max | $50 \mu \mathrm{~V}$ max | ** |
| vs. Temp., $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $3.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $1.8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $1.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | ** |
| vs. Supply | $25 \mu \mathrm{~V} / \mathrm{V}$ max | $10 \mu \mathrm{~V} / \mathrm{V}$ max | ** |  |
| $\left(T_{\text {min }}\right.$ to $T_{\text {max }}$ ) | $40 \mu \mathrm{~V} / \mathrm{V}$ max | $15 \mu \mathrm{~V} / \mathrm{V} \cdot \mathrm{max}$ | ** | $20 \mu \mathrm{~V} / \mathrm{V}$ max |
| INPUT OFFSET CURRENT |  |  |  |  |
| Initial | 1 nA max | 0.75 nA max | $0.25 n A \max$ | ** |
| $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ | 1.5 nA max | 1.25 nA max | $0.4 n \mathrm{~A}$ max | 2nA max |
| INPUT BIAS CURRENT |  |  |  |  |
| Initial | 5 nA max | 2 nA max | 1 nA max | ** |
| $\begin{aligned} & T_{\min } \text { to } T_{\max } \\ & \text { vs. Temp, } T_{\min } \text { to } T_{n} \end{aligned}$ | 8 nA max $\pm 20 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & 3.5 \mathrm{nA} \max \\ & \pm 10 \mathrm{pA} /{ }^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 1.5 \mathrm{nA} \max \\ & \pm 4 \mathrm{pA}{ }^{\circ} \mathrm{C} \end{aligned}$ | ${ }_{* *}^{10 n A} \max$ |
| INPUT IMPEDANCE |  |  |  |  |
| Differential | $15 \mathrm{M} \Omega \mathrm{ll}_{1.5 \mathrm{pF}}$ | $20 \mathrm{M} \Omega \\| 1.5 \mathrm{pF}$ | ** | ** |
| Common Mode | $2.0 \times 10^{11} \Omega$ | * | * | * |
| INPUT NOISE |  |  |  |  |
| Voltage, 0.1 Hz to 10 Hz | $2 \mu \mathrm{Vp}-\mathrm{p}$ | * | * | * |
| $f=10 \mathrm{~Hz}$, | $35 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * . |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $25 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * . | * | * |
| $\mathrm{f}=1 \mathrm{kHz}$ | $20 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| Current, $\mathrm{f}=10 \mathrm{~Hz}$ | $0.05 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $0.03 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ | * - | * | * |
| $\mathrm{f}=1 \mathrm{kHz}$ | $0.03 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ | * . | * | * |
| INPUT VOLTAGE RANGE |  |  |  |  |
| Differential or Common Mode max Safe | $\pm \mathrm{V}_{\mathrm{S}}$ | * | * | * |
| Common Mode Rejection, $\mathrm{V}_{\text {in }}= \pm 10 \mathrm{~V}$ | 94 dB min | 110 dB min | ** | ** |
| Common Mode Rejection, $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ | 94 dB min | 100 dB min | ** | ** |
| POWER SUPPLY |  |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * | * | * |
| Operating | $\pm(5$ to 18$) \mathrm{V}$ | * | ** | \pm ( 5 to 22$) \mathrm{V}$ |
| Current, Quiescent | 4 mA max | 3 mA max | ** | ** |
| TEMPERATURE RANGE |  |  |  |  |
| Operating Rated Performance | $0 \text { to }+70^{\circ} \mathrm{C}$ | * | * | $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * |  |

## NOTES

*Specifications same as AD517J
**Specifications same as AD517K
${ }^{1}$ The AD517S is available fully processed and screened to the requirements of MIL-STD-883, Level B.
Specifications subject to change without notice.


Small-Signal Gain vs. Frequency


Input Bias Current vs. Temperature


CMRR vs. Frequency


Open-Loop Gain vs. Load Resistance

Untrimmed Offset Voltage vs. Temperature



Maximum Undistorted Output vs. Frequency (Distortion $\leqslant 1 \%$ )


Input Current vs. Differential Input Voltage


Total Input Noise Voltage vs. Frequency


Output Voltage vs. Load Resistance


Warm-Up Offset Voltage Drift

$E_{n}=500 \mathrm{nV} /$ DIV RTI

Low Frequency Voltage Noise ( 0.1 to 10 Hz )

## NULLING THE AD517

The internally-trimmed offset voltage of the AD517 will be low enough for most circuits without further nulling. However, in high precision applications, the AD5 17 may be nulled using either of the following methods:

Figure 1A shows a simple circuit using a $10 \mathrm{k} \Omega$, ten-turn potentiometer. This circuit allows nulling to within several microvolts.
The circuit of Figure 1B is recommended in applications where nulling to within $1 \mu \mathrm{~V}$ is desired. This circuit has the advantage that potentiometer instability effects are reduced by a factor of ten. Values of $\mathrm{R}_{1}{ }^{\prime}$ and $\mathrm{R}_{2}{ }^{\prime}$ are calculated as follows:

1. Null the offset to zero using a standard 10 k pot, as shown in Figure 1A.
2. Measure pot halves $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$.
3. Calculate:

$$
\mathrm{R}_{1}^{\prime}=\frac{\mathrm{R}_{1} \times 50 \mathrm{k} \Omega,}{50 \mathrm{k} \Omega-\mathrm{R}_{1}} \quad \mathrm{R}_{2}^{\prime}=\frac{\mathrm{R}_{2} \times 50 \mathrm{k} \Omega}{50 \mathrm{k} \Omega-\mathrm{R}_{2}}
$$

4. Replace the pot with $\mathrm{R}_{1}{ }^{\prime}$ and $\mathrm{R}_{2}{ }^{\prime}$ using the closest value $1 \%$ metal film resistors.
5. Use a 100 k , ten-turn pot for $\mathrm{R}_{\mathrm{p}}$ to complete the nulling.

A. Simple


## B. High Precision

Figure 1. Nulling Circuits

AN INSTRUMENT INPUT AMPLIFIER USING THE AD517L
The circuit shown in Figure 2 represents a typical input stage for laboratory instruments and panel meters. The amplifier is non-inverting and offers selectable gains from 1 to 1000 in decade steps.


Figure 2. Stable Instrument Input Amplifier

Input impedance of this amplifier is 10 megohms, determined by resistor $\mathrm{R}_{1}$. The offset nulling network comprised of $\mathrm{R}_{3}$, $R_{4}$ and $R_{5}$ is the same one described earlier. If a less precise adjustment can be tolerated, a single 10 k potentiometer can be substituted for $\mathrm{R}_{3}, \mathrm{R}_{4}$ and $\mathrm{R}_{5}$.

Gain switching is accomplished in the feedback network. The divider consisting of $\mathrm{R}_{10}, \mathrm{R}_{11}, \mathrm{R}_{12}$ and $\mathrm{R}_{13}$ determines the gain by dividing the output and returning it to the inverting input of the amplifier. The ratio tolerances of these resistors uniquely determine the gain of the amplifier. The impedance seen by the inverting input is held constant at 10 k ohms by $R_{6}, R_{7} R_{8}$ or $R_{9}$ depending on the gain selected. Since input bias currents flow through equal resistances, the offset voltages produced will cancel each other. The input offset currents will produce an insignificant offset voltage on the order of 1 microvolt. If this offset is nulled out at the highest gain selected, it will be nulled on all ranges.

The AD517 offers excellent temperature stability in this circuit. Once the offset has been zeroed, the error produced by offset current drift will remain quite low due to the extremely low offset current drift of the AD517. A FET-input op amp would not work well in this application, since the input offset currents would double for each $10^{\circ} \mathrm{C}$ increase in temperature, soon exceeding the input offset currents of the AD517.

PIN CONFIGURATION


CHIP DIMENSIONS AND BONDING DIAGRAM
Dimensions shown in inches and (mm).


THE AD517 IS AVAILABLE IN
LASER-TRIMMED CHIP FORM.
CONSULT CHIP CATALOG FOR
DETAILS.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


TO-99

(56)

## FEATURES

Low Cost
High Slew Rate: 70V/ $\mu \mathrm{s}$
Wide Bandwidth: 12 MHz
$60^{\circ}$ Phase Margin (At Unity Gain Crossover)
Drives 300pF Load
Guaranteed Low Offset Drift:
$15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Max (AD518K)
Pin Compatible With 118-Type
Op Amp Series
MIL-STD-883 Availability

## PRODUCT DESCRIPTION

The AD518J, AD5 18K, and AD518S are high speed precision monolithic operational amplifiers designed for applications where slew rate and wide bandwidth are required, but low cost and ease of use are essential. The devices are internally compensated for unity gain applications with a $60^{\circ}$ phase margin to insure stability, a minimum unity gain slew rate of $50 \mathrm{~V} / \mu \mathrm{s}$, and a typical bandwidth of 12 MHz . In addition, in inverting applications external feedforward compensation may be added to increase the slew rate to over $100 \mathrm{~V} / \mu \mathrm{s}$, and nearly double the bandwidth. If desired, settling time to $0.1 \%$ can be reduced to under $1 \mu \mathrm{~s}$ with a single external capacitor.
The AD518's dc performance is consistent with its precision dynamic characteristics. The devices feature offset voltages below 2 mV , maximum offset drifts of $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, and offset currents below 50 nA max.
The high slew rate, fast settling time, ease of use, and low cost of the AD518 make it ideal for use with D/A and A/D converters, as well as active filters, sample-and-höld circuits, and as a general purpose, fast, wideband amplifier. The AD518 is supplied in the TO-99 package. The AD5 18J and AD518K are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range; the AD518S for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


PRODUCT HIGHLIGHTS

1. The AD5 18 offers the user high speed performance and flexibility previously unavailable at low cost

- Internal compensation for unity gain applications
- Capability to increase slew rate to over $100 \mathrm{~V} / \mu \mathrm{s}$ and double the bandwidth by an external feedforward technique
- Capability to reduce settling time to under $1 \mu$ s to $0.1 \%$ with a single external capacitor
- Differential input capability

2. The phase margin of the AD518, uncompensated at the unity gain crossover frequency, is $60^{\circ}$, providing unconditional stability for all conditions. This conservative phase margin represents a clear improvement over that of the 118 series IC op amps currently available.
3. The static performance of the AD518 is consistent with its excellent dynamic performance, providing offset voltage drift under $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, \mathrm{CMRR}$ of 80 dB , and offset current below 50nA.
4. Every AD5 18 receives a 24 hour stabilization bake at $+150^{\circ} \mathrm{C}$ to ensure reliability and long-term stability.

| PARAMETER | AD5 18J | AD518K | AD518S |
| :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN |  |  |  |
| $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 25,000 min (100,000 typ) | 50,000 min (100,000 typ) | 50,000 min (100,000 typ) |
| (8) $\mathrm{T}_{\mathrm{A}}=\min$ to max | 20,000 min | 25,000 min | 25,000 min |
| OUTPUT CHARACTERISTICS |  |  |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to max | $\pm 12 \mathrm{~V}$ min ( $\pm 13 \mathrm{~V}$ typ). | * . | * |
| Current @ $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | $\pm 10 \mathrm{~mA}$ | * | * |
| Short Circuit Current | 25 mA | * | * |
| FREQUENCY RESPONSE |  |  |  |
| Unity Gain, Small Signal | 12 MHz | * | * |
| $\cdots$ Slew Rate, Unity Gain | $50 \mathrm{~V} / \mu \mathrm{s} \min (70 \mathrm{~V} / \mu \mathrm{s}$ typ) | * | * |
| Settling Time to 0.1\% |  |  |  |
| (Single Capacitor Compensation) | 800 ns | * | * |
| Phase Margin, Uncompensated at Unity |  |  |  |
| Gain Crossover Frequency | $60^{\circ}$ | * | * |
| INPUT OFFSET VOLTAGE |  |  |  |
| Initial, $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$ | 10 mV max ( 4 mV typ) | 4 mV max ( 2 mV typ) | 4 mV max ( 2 mV typ) |
| (a) $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | 15 mV max | 6 mV max | 6 mV max |
| Avg vs. Temp, $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ) | $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ |
| Avg vs. Supply, $\mathrm{T}_{\mathrm{A}}=\min$ to max | $65 \mathrm{~dB} \min (80 \mathrm{~dB}$ typ) | $80 \mathrm{~dB} \min (90 \mathrm{~dB}$ typ) | 80 dB min ( 90 dB typ) |
| INPUT BIAS CURRENT |  |  |  |
| Initial | $500 \mathrm{nA} \max (120 \mathrm{nA}$ typ) | 250nA max (120nA typ) | $250 n A \max (120 n A t y p)$ |
| @ $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | 750 nA max | 400nA max | 400nA max |
| INPUT OFFSET CURRENT |  |  |  |
| Initial | 200nA max (30nA typ) | 50nA max (6nA typ) | $50 \mathrm{nA} \max (6 \mathrm{nA}$ typ) |
| (8) $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | 300nA max | 100 nA max | 100 nA max |
| INPUT IMPEDANCE |  | * |  |
| Differential | $0.5 \mathrm{M} \Omega \min (3.0 \mathrm{M} \Omega$ typ) | * | * |
| INPUT VOLTAGE RANGE $\dagger$ |  |  |  |
| Common Mode, max safe | $\pm \mathrm{V}_{\text {S }}$ | * | * |
| Operating, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 11.5 \mathrm{~V}$ | * | * |
| Common Mode Rejection Ratio | 70 dB min ( 100 dB typ) | 80 dB min ( 100 dB typ) | 80 dB min ( 100 dB typ) |
| POWER SUPPLY |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * | * |
| Operating | $\pm(5$ to 20$) \mathrm{V}$ | ${ }^{*}$ | * |
| Current, Quiescent | 10 mA max ( 5 mA typ ) | 7 mA max ( 5 mA typ) | $7 \mathrm{~mA} \mathrm{max}(5 \mathrm{~mA} \mathrm{typ})$ |
| TEMPERATURE RANGE |  |  |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * |  |

+ The inputs are shunted with back-to-back diodes; if the differential input may exceed $\pm 1$ volt, a resistor should be used to limit the input current to 10 mA .
*Specifications same as AD518J.
Specifications and prices subject to change without notice.


## PIN CONFIGURATION

Top View


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).
TO-99


## STABILITY \& PHASE MARGIN

Perhaps one of the most meaningful ways to express the relative stability of a closed loop amplifier is in terms of phase margin. Phase margin is measured at that frequency where the open loop gain of the amplifier becomes unity or 0 dB . It is the additional amount of phase shift that, if introduced in the loop, would make the loop unstable.

At very low frequencies the gain of most operational amplifiers is generally large. Moreover, the amplifier output signal is very nearly in phase with the differential input signal. This output is, therefore, nearly $180^{\circ}$ out of phase with the feedback signal applied to the inverting input. At sufficiently high frequencies the gain of the amplifier begins to decrease as a function of frequency, with the resulting consequence of a lagging phase characteristic. That is, as the gain falls with increasing frequency, the phase of the output signal at a given frequency will lag the phase of the input signal. The phase shift depends most critically on the slope of the gain curve with respect to the logarithm of the frequency at the frequency where the phase is measured. If the gain changes more rapidly than 12 dB /octave over a substantial frequency range, the minimum resulting phase shift may excced $180^{\circ}$.
To insure amplifier stability, it is necessary that the phase shift near the unity gain frequency ( 12 MHz in the AD518) is less than $180^{\circ}$. Moreover, it is generally required that the phase shift be substantially below the critical stability point to insure proper system performance. If the unity gain phase shift approaches $180^{\circ}$, the system will be on the verge of oscillation. As a result, there will be a large peak in the closed loop response near the unity loop gain frequency. This sharply peaked frequency response generally causes an undesirable small signal transient response with a poorly damped overshoot.
The term phase margin refers to the difference between $180^{\circ}$ and the actual frequency-dependent phase shift at the system unity gain frequency. It is the margin between the actual system phase shift and the critical phase shift at which oscillation will occur. Not only does it indicate the relative immunity to oscillation, but it also gives some indication about the peaking and overshoot that can be expected.
The simple pole or frequency response of a single R-C network has a gain slope of $6 \mathrm{~dB} /$ octave. This response has an associated phase shift which is asymptotic to $-90^{\circ}$. Linear systems which are dominated by this characteristic in their open loop response are stable. They show no overshoot or ringing in their small signal transient response. Additional poles, either above or below the unity loop gain frequency, will add phase shift. As phase shift increases up to a lagging phase of about $120^{\circ}$, representing a $60^{\circ}$ phase margin, little or no peaking will result. As the unity gain phase shift increases, peaking becomes more and more evident. For example, as the phase shift reaches $160^{\circ}$ ( $20^{\circ}$ of phase margin), between 9 and 10 dB of peaking will occur.
The AD518 has been designed for a $60^{\circ}$ phase margin at the unity gain crossover frequency, for absolute stability and absence of ringing and overshoot. (Note the transient response of the AD518 in Figure 1.) Note also in Figure 2 that the phase shift at 12 MHz , the unity gain crossover frequency, is $120^{\circ}$, representing $60^{\circ}$ of phase margin.


Figure 1. Transient Response of the AD518


Figure 2. Amplitude and Phase Response of the AD518

## THE FLEXIBILITY OF THE AD518

 MINIMUM SETTLING TIME APPLICATIONSFor applications where a minimum settling time is desired, the settling time of the AD518 may be reduced significantly by employing the compensation scheme suggested in Figure 3.


Figure 3. Minimum Settling Time Compensation

Using the $0.1 \mu \mathrm{~F}$ capacitor from $\operatorname{Pin} 5$ to $\mathrm{V}+(\operatorname{Pin} 7)$, the settling time to $0.1 \%$ is reduced from $2 \mu$ s to 800 ns .

## HIGHER BANDWIDTH OR

## HIGHER SLEW RATE APPLICATIONS

For applications where higher bandwidth is desired, the bandwidth of the AD518 may be increased to nearly 25 MHz by using the feedforward technique shown in Figure 4.


Figure 4. High Bandwidth Configuration

For applications where higher slew rate is desired, the slew rate of the AD518 may be nearly doubled using the technique shown in Figure 5.


Figure 5. High Slew Rate Configuration

Note that the techniques of Figures 4 and 5 may be used in conjunction with each other to both double the bandwidth to 25 MHz and increase the slew rate to $100-140 \mathrm{~V} / \mu \mathrm{s}$.

## USING THE AD5 18

The connection scheme employed when using the AD518 is considerably more important than for low frequency, general purpose amplifiers. The primary purpose of the $0.1 \mu \mathrm{~F}$ bypass capacitors shown in Figure 6 is to convert the distributed high frequency ground to a lumped single point (the $\mathrm{V}+$ point). The $\mathrm{V}+$ to $\mathrm{V}-0.1 \mu \mathrm{~F}$ capacitor equalizes the supply grounds,
while the $0.1 \mu \mathrm{~F}$ capacitor from $\mathrm{V}+$ to signal ground should be returned to signal common. This signal common, which is bypassed to pin 7, is defined as that point at which the input signal source, the feedback network, and the return side of the load are joined to the power common.

When using the AD518, this decoupling configuration should be used in conjunction with the configuration of Figures 3, 4 and 5 , depending on the specific application.

Note that the diagram shows each individual capacitor directly connected to the appropriate terminal. In addition, it is suggested that all connections be made short and direct, and as physically close to the can as possible, so that the length of any conducting path shared by external components will be minimized.


Figure 6. Generai Purpose Connection Diagram

## NULLING THE AD518



## OTHER IC HIGH SPEED AMPLIFIERS AVAILABLE

35 MHz Gain Bandwidth
Slew Rate of $25 \mathrm{~V} / \mu \mathrm{s}$ min
Bias Current of $15 \mathrm{nA} \max$
Offset Voltage Drift of $15 \mu \mathrm{~V} \%^{\circ} \mathrm{C}$ max
AD509 Settles to $0.01 \%$ in $1 \mu \mathrm{~s}$
Settles to $0.1 \%$ in 200 ns
Slew Rate of $100 \mathrm{~V} / \mu \mathrm{s}$ min

## FEATURES

Low Cost
Low $\mathrm{I}_{\mathrm{b}}$ : 25pA max (K)
Low $V_{\text {os }}$ : 20 mV max ( K )
Low $V_{\text {os }}$ Drift: $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (K)
High Differential Input Voltage
Capability: $\pm 20 \mathrm{~V}$

2. The bias currents of the AD540 are specified as a maximum for either input. Conventional IC FET op amps generally specify bias currents as the average of the two input currents.
3. Unlike many FET-input op amps, the AD540 allows a maximum differential input voltage of $\pm 20 \mathrm{~V} \mathrm{dc}$. Standard "bootstrapped" FET-input op amps permit maximum differential input voltages of only about $\pm 3 \mathrm{~V}$.
4. Offset nulling of the AD540 is accomplished without affecting the operating current of the FET's and results in relatively small changes in temperature drift characteristics. The additional drift induced by nulling is only $\pm 2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per millivolt of nulled offset, compared to several times this for other IC FET op amps.
5. The gain of the AD540 is measured with the offset voltage nulled. Nulling a FET-input op amp can cause the gain to decrease below its specified limit. The gain of the AD540 is fully guaranteed with the offset voltage both nulled and unnulled.
6. To maximize the reliability inherent in IC construction, every AD540 receives a 24 hour stabilization bake at $+150^{\circ} \mathrm{C}$.

| MODEL | AD540J | AD540K | AD540S |
| :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN (Note 1) |  |  |  |
| $\mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | 20,000 min | 50,000 min | ** |
| $\mathrm{T}_{\mathrm{A}}=\min$ to max | 15,000 min | 25,000 min | ** |
| OUTPUT CHARACTERISTICS |  |  |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to max | $\pm 10 \mathrm{~V}$ min ( $\pm 13 \mathrm{~V}$ typ) | * | * |
| Voltage @ $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to max | $\pm 12 \mathrm{~V}$ min ( $\pm 14 \mathrm{~V}$ typ) | * | * |
| Short Circuit Current | 25 mA | * | * |
| FREQUENCY RESPONSE |  |  |  |
| Unity Gain, Small Signal | 1.0 MHz | * | * |
| Full Power Response | 100 kHz | * | * |
| Slew Rate, Unity Gain ${ }^{\text {- }}$ | $6.0 \mathrm{~V} / \mu \mathrm{s}$ | * | * |
| INPUT OFFSET VOLTAGE (Note 2) | 50 mV max | 20 mV max | ** |
| vs. Temperature | $75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply, $\mathrm{T}_{\mathrm{A}}=\min$ to max | $400 \mu \mathrm{~V} / \mathrm{V}$ max | $300 \mu \mathrm{~V} / \mathrm{V}$ max | ** |
| INPUT BIAS CURRENT |  |  |  |
| Either Input (Note 3) | 50pA max | 25pA max | ** |
| INPUT IMPEDANCE |  |  |  |
| Differential | $10^{10} \Omega \\| 2 \mathrm{pF}$ | * | * |
| Common Mode | $10^{11} \Omega \\| 2 \mathrm{pF}$ | * | * |
| INPUT VOLTAGE RANGE |  |  |  |
| Differential (Note 4) | $\pm 20 \mathrm{~V}$ | * - | * |
| Common Mode | $\pm 10 \mathrm{~V}$ min $( \pm 12 \mathrm{~V}$ typ) | * | * |
| Common Mode Rejection, $\mathrm{V}_{\text {in }}= \pm 10 \mathrm{~V}$ | 70 dB min | * | * |
| POWER SUPPLY |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * | * |
| Operating | $\pm$ (5 to 18)V | * | * |
| Quiescent Current | 7 mA max ( 3 mA typ) | * | * |
| TEMPERATURE RANGE |  |  |  |
| Operating, Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * |

NOTE:

1. Open Loop Gain is specified with $\mathrm{V}_{\mathrm{os}}$ both nulled and unnulled.
2. Input Offset Voltage specifications are guaranteed after 5 minutes of operation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
3. Bias Current specifications are guaranteed after 5 minutes of operation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. For higher temperatures, the current doubles every $10^{\circ} \mathrm{C}$.
4. Defined as voltage between inputs, such that neither exceeds $\pm 10 \mathrm{~V}$ from ground.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).



TO-99

* Specifications same as AD540J.
** Specifications same as AD540K.

Specifications subject to change without notice.

PIN CONFIGURATION


## APPLYING THE AD540

The AD540 is especially designed for low cost applications involving the measurement of low level currents or small voltages from high impedance sources in which bias current can be a primary source of error. Input bias current contributes to error in two ways: (1) in current measuring configurations the bias current limits the resolution of a . current signal; (2) the bias current produces a voltage offset which is proportional to the value of input resistance (in the case of an inverting configuration) or source impedance (when the non-inverting "buffer" connection is used). The AD540 FET-input operational amplifier is, therefore, of use where small currents are to be measured or where relatively low voltage drift is necessary despite large values of source resistance.

## APPLICATIONS CONSIDERATIONS

BIAS CURRENTS. Most IC FET op amp manufacturers specify maximum bias currents as the value immediately after turn-on. Since FET bias currents double every $10^{\circ} \mathrm{C}$ and since most FET op amps have case temperature increases of $15^{\circ} \mathrm{C}$ to $20^{\circ} \mathrm{C}$ above ambient, initial "maximum" readings may be only $1 / 4$ of the true warmed-up value. Furthermore, most IC FET op amp manufacturers specify $\mathrm{I}_{\mathrm{b}}$ as the average of both input currents, sometimes resulting in twice the maximum bias current appearing at the input being used. The total result is that 8 X the expected bias current may appear at either input terminal in a warmed-up operating unit.
The AD540 specifies maximum bias current at either input after warm-up, thus giving the user the values he expected.
IMPROVING BIAS CURRENT BEYOND GUARANTEED VALUES. Bias currents can be substantially reduced in the AD540 by decreasing the junction temperature of the devices. One technique to accomplish this is to reduce the operating supply voltage. This procedure will decrease the power dissipation of the device, which will in turn result in a lower junction temperature and lower bias currents. The supply voltage effect on bias current is shown in Figure 1.


Figure 1. Normalized Bias Current vs. Supply Voltage Operation of the AD540K at $\pm 5 \mathrm{~V}$ reduces the warmed-up bias current by $70 \%$ to a typical value of 8 pA .
A second technique is the use of a suitable heat sink. Wakefield Engineering Series 200 heat sinks were selected to demonstrate this effect. The characteristic bias current vs. case temperature above ambient is shown in Figure 2. Bias current has been normalized with unity representing the $25^{\circ} \mathrm{C}$
free air reading. Note that the use of the Model 209 heat sink reduces warmed-up bias current by $60 \%$ to 10 pA in the AD540K.


Figure 2. Normalized Bias Current vs. Case Temperature

Both of these techniques may be used together for obtaining lower bias currents. Remember that loading the output can also affect the power dissipation.


Figure 3. Input Bias Current vs. Temperature


Figure 4. Bias Current vs. Common Mode Voltage.
INPUT CONSIDERATIONS. Unlike some FET-input operational amplifiers, the AD540 accommodates differential input voltages of up to $\pm 20 \mathrm{~V}$.... without any degradation in bias current. In certain time-dependent applications, such as charge amplifiers and integrators, large differential input voltages temporarily occur which may exceed the rated value of a typical FET op amp (approximately $\pm 3 \mathrm{~V}$ differential).

By utilizing un-bootstrapped FET's at the inputs, the AD540 assures the user of expected performance at large differential input voltages....without the use of protective diodes or resistors.
OFFSET VOLTAGE DRIFT. Most commercially available IC FET op amps are nulled by adjusting the FET operating currents, causing the offset voltage temperature coefficients to vary 3 to $6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per millivolt of offset nulled. Thus a conventional FET op amp with 20 mV initial offset, when nulled may display an additional offset drift of 60 to $120 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, in addition to its nulled value.

The AD540 achieves nulling without disturbing the operating currents of the 'FET's, thus allowing a substantial reduction in drift. Figure 5 graphically displays the offset drift performance of the AD540, nulled and unnulled. As can be seen, nulling the device can result in either positive or negative offset drifts given by the slope $\Delta \mathrm{V}_{\mathrm{os}} / \Delta \mathrm{T}$. The nulled curves represent the maximum changes in drift, indicating performance considerably better than many other IC FET op amps which null $V_{o s}$ by varying the operating currents of the FET's.


Figure 5. Vos vs. Temperature
NOISE PERFORMANCE. The noise spectral density vs. frequency for the AD540 is given in Figure 6. The curve shows approximately $300 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 10 Hz , declining in a $1 / \mathrm{f}$ fashion ( $1 / \mathrm{f}$ for power, $1 / \sqrt{\mathrm{f}}$ for voltage) to approximately $12 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at higher frequencies.
Current noise in the AD540 is approximately $0.001 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ at low frequencies. Above 300 Hz , the current noise generated by the op amp increases at a 3 dB /octave rate, determined by $\omega e_{n} C_{i n}$, where $e_{n}=$ spectral noise density and $C_{i n}=$ input capacitance. In most practical applications, the current noise from source or feedback resistors will be larger than the low frequency current noise from the amplifier.
At high frequencies, the total circuit current noise is equal to $\omega e_{\mathrm{n}} \mathrm{C}$, where C is the sum of all input and feedback capacitors. In well-shielded circuits, $C$ is usually 10 to 100 pF , so that the $\omega \mathrm{e}_{\mathrm{n}} \mathrm{C}$ can be a significant factor. Thus the user should attempt to minimize $C$.


Figure 6. Noise Spectral Density vs. Frequency

DYNAMIC PERFORMANCE. The AD540 is internally compensated to achieve a -3 dB bandwidth of 1 MHz (see Figure 7). At unity gain the full power bandwidth is 50 kHz minimum, and typically 100 kHz . Slew rates are $3 \mathrm{~V} / \mu \mathrm{s}$ minimum and $6 \mathrm{~V} / \mu \mathrm{s}$ typical (see Figure 8 and Figure 9).


Figure 7. Small Signal Gain vs. Frequency


Figure 8. Voltage Follower Step Response


Figure 9. P-P Output vs. Frequency

## FEATURES

Low Bias Current: 25pA max, warmed-up (AD542K,L), 50pA max (AD542J)
Low Offset Voltage: $0.5 \mathrm{mV} \max (A D 542 \mathrm{~L})$, 1.0 mV max (AD542K)

Low Offset Voltage Drift: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
(AD542L), $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (\mathrm{AD} 542 \mathrm{~K})$
$20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (AD542J)
Low Quiescent Current: 1.5 mA max
Low Price

## PRODUCT DESCRIPTION

The AD542 is a precision, monolithic FET-input operational amplifier fabricated with the most advanced BI-FET and laser trimming technologies. The AD542 offers bias currents significantly lower than currently available BI-FET devices: 25 pA max, warmed-up for the AD542K and L, 50pA max for the AD545J. In addition, the offset voltage is laser trimmed to less than 0.5 mV on the AD542L and 1.0 mV on the AD542K utilizing Analog's exclusive laser-wafer-trimming (LWT) process. When combined with the AD542's low offset voltage $\operatorname{drift}\left(5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max\right.$ for " L ", $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ for " K "), these features offer the user IC performance truly superior to existing BI-FET op amps - and at low, BI-FET pricing.
The key to BI-FET technology is the ion-implanted JFET. Ion-implantation (as opposed to diffusion) permits the fabrication of precision, matched JFET's on a monolithic bi-polar chip. Analog Devices optimizes the BI-FET process to produce bias currents lower than other popular BI-FET op amps and specifies each device for the maximum value at either input in the fully warmed-up condition. Additional benefits of this optimization include low voltage noise ( $2 \mu \mathrm{~V} \mathrm{p}-\mathrm{p}, 0.1-10 \mathrm{~Hz}$ ), and low quiescent current.
The AD542 is recommended for any operational amplifier application requiring excellent dc performance at low and moderate costs. Precision instrument front ends requiring accurate amplification of millivolt level signals from megohm source impedances will benefit from the device's excellent combination of low offset voltage and drift, low bias current and low $1 / \mathrm{f}$ noise. High common mode rejection ( 80 dB , min on the " $K$ " and " $L$ " versions) and high open-loop gain-even under heavy loading-ensures better than " 12 -bit" linearity in high impedance buffer applications. Additionally, band-

width and slew rate are much increased over presently available precision, bipolar op amps.
The AD542 is available in three versions: the " J ", " K " and "L", all specified over the 0 to $+70^{\circ} \mathrm{C}$ temperature range and one version, " S ", over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military operating temperature range. All devices are packaged in the hermetically-sealed, TO-99 metal can.

## PRODUCT HIGHLIGHTS

1. Improved BI-FET processing on the AD542 results in the lowest bias current available in a BI-FET op amp.
2. Analog Devices, unlike some manufacturers, specifies each device for the maximum bias current at either input in the warmed-up condition, thus assuring the user that the AD542 will meet its published specifications in actual use.
3. Laser-wafer-trimming reduces offset voltage to as low as $0.5 \mathrm{mV} \max (\mathrm{AD} 542 \mathrm{~L})$, thus eliminating the need for external nulling in many situations.
4. If offset nulling is required, the additional offset voltage drift induced will be minimal. (Offset voltage drift can increase an additional $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per mV of offset nulled.)
5. Low voltage noise ( $2 \mu \mathrm{~V}, \mathrm{p}-\mathrm{p}$ ), and low offset voltage drift enhance the AD542's performance as a precision op amp.
6. The 1.5 mA max quiescent current enables the device to be used in numerous portable applications where low battery drain is essential. This is achieved without sacrificing open loop gain or the ability to drive up to a 10 mA load.

| MODEL | AD542J | AD542K | AD542L | AD542S |
| :---: | :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN ${ }^{1}$ |  |  |  |  |
| $\mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 1 \mathrm{k} \Omega$ | 50,000 min | 150,000 min | ** | ** |
| $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | 100,000 min | 300,000 min | ** | ** |
| $\mathrm{T}_{\mathrm{A}}=$ min to max | 100,000 min | 300,000 min | ** | ** |
| OUTPUT CHARACTERISTICS |  |  |  |  |
| Voltage © $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to max | $\pm 10 \mathrm{~V}$ min ( $\pm 12 \mathrm{~V}$ typ) | * | * | * |
| Voltage (8) $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to max | $\pm 12 \mathrm{~V}$ min ( $\pm 13 \mathrm{~V}$ typ) | * | * | * |
| Short Circuit Current | 25 mA | * | * | * |
| FREQUENCY RESPONSE |  |  |  |  |
| Unity Gain, Small Signal | 1.0 MHz | * | * | * |
| Full Power Response | 50 kHz | * | * | * |
| Slew Rate, Unity Gain | $3.0 \mathrm{~V} / \mu \mathrm{s}$ | * | * | * |
| INPUT OFFSET VOLTAGE ${ }^{2}$ | 2.0 mV max | 1.0 mV max | 0.5 mV max |  |
| vs. Temperature | $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply, $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $200 \mu \mathrm{~V} / \mathrm{V}$ max | $100 \mu \mathrm{~V} / \mathrm{V}$ max |  |  |
| INPUT BIAS CURRENT |  |  |  |  |
| Either Input ${ }^{3}$ | 50 pA max | 25pA max | ** | ** |
| Input Offset Current | 5 pA | 2 pA | ** | ** |
| INPUT IMPEDANCE |  |  |  |  |
| Differential | $10^{10} \Omega \\| 2 \mathrm{pF}$ | * | * | * |
| Common Mode | $10^{11} \Omega \\| 2 \mathrm{pF}$ | * | * | * |
| INPUT VOLTAGE RANGE |  |  |  |  |
| Differential ${ }^{4}$ | $\pm 20 \mathrm{~V}$ | * | * | * |
| Common Mode | $\pm 10 \mathrm{~V}$ min ( $\pm 12 \mathrm{~V}$ typ) | * | * | * |
| Common Mode Rejection, ${ }_{\text {in }}= \pm 10 \mathrm{~V}$ | 76 dB min | 80 dB min | ** | ** |
| POWER SUPPLY |  |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * | * | * |
| Operating | $\pm(5$ to 18$) \mathrm{V}$ | * | * | * |
| Quiescent Current | 1.5 mA max | * | * | * |
| VOLTAGE NOISE |  |  |  |  |
| $0.1-10 \mathrm{~Hz}$ | $2 \mu \mathrm{~V}$ p-p | * | * | * |
| 10 Hz | $70 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| 100 Hz | $45 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * ' | * | * |
| 1 kHz | $30 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| 10 kHz | $25 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| TEMPERATURE RANGE ${ }^{\text {a }}$ |  |  |  |  |
| Operating, Rated Performance Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ | * | * | $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ |

## NOTES:

${ }^{1}$ Open Loop Gain is specified with $V_{\text {os }}$ both nulled and unnulled.
${ }^{2}$ Input Offset Voltage specifications are guaranteed after 5 minutes of operation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
${ }^{3}$ Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. For higher temperatures, the current doubles every $10^{\circ} \mathrm{C}$.
${ }^{4}$ Defined as voltage between inputs, such that neither exceeds $\pm 10 \mathrm{~V}$ from ground.
*Specifications same as AD542J.
**Specifications same as AD542K.

Specifications subject to change without notice.
PIN CONFIGURATION

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


TO-99

TOP VIEW


Figure 1. Input Voltage Range


Figure 2. Output Swing


Figure 3. Voltage Gain


Figure 4a. Input Current vs. Temperature


Figure 4b. Input Current vs. Temperature


Figure 5. Supply Current


Figure 6. Input Noise Voltage, Spectral Density


Figure 7. Power Supply Rejection


Figure 8. Common Mode Rejection


Figure 9. Current Limiting


Figure 10. Large Signal Frequency Response


Figure 11. Open Loop Frequency Response

## APPLICATION



Figure 15a. AD542 Used as DAC Output Amplifier
The 1 MHz bandwidth and low offset of the AD542 make it an excellent choice as an output amplifier for current-output D/A converters such as the AD7541, 12-bit CMOS DAC ( 1.8 mV of amplifier offset could result in non-monotonic operation).


Figure 12. Input Bias Current vs. Supply Voltage


Figure 13. Input Bias Current vs. CMV


Figure 14a. Unity Gain Follower Pulse Response


Figure 14b. Unity Gain Inverter Pulse Response


Figure 15b. Voltage Output DAC Settling Characteristic
The photo above shows the output of the circuit of Figure 15 a . The upper trace represents the reference input, and the bottom trace shows the output voltage for a digital input of all ones on the DAC. The 47 pF capacitor across the feedback resistor compensates for the DAC output capacitance, and the 150 pF load capacitor serves to minimize output glitches.

## FEATURES

Low Bias Current: 25pA max, warmed-up
Low Offset Voltage: $500 \mu \mathrm{~V}$ max
Low Offset Voltage Drift: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
Low Input Voltage Noise: $\mathbf{2 \mu V}$ p-p
Low Quiescent Current: 2.5mA max
High Slew Rate: $13 \mathrm{~V} / \mu \mathrm{s}$
Fast Settling to $\pm 0.01 \%: 3 \mu \mathrm{~s}$


The AD544 is available in three versions: the " J ", " K " and "L", all specified over the 0 to $+70^{\circ} \mathrm{C}$ temperature range and one version, " S ", over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range. All devices are packaged in the hermetically-sealed, TO-99 metal can.

## PRODUCT HIGHLIGHTS

1. Improved bipolar and JFET processing on the AD544 results in the lowest bias current available in a high speed monolithic FET op amp.
2. Analog Devices, unlike some manufacturers, specifies each device'for the maximum bias current at either input in the warmed-up condition, thus assuring the user that the AD544 will meet its published specifications in actual use.
3. Laser-wafer-trimming reduces offset voltage to as low as $0.5 \mathrm{mV} \max (\mathrm{AD} 544 \mathrm{~L}$ ), thus eliminating the need for external nulling in many situations.
4. If offset nulling is required, the additional offset voltage drift induced will be minimal. (Offset voltage drift can increase an additional $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per mV of offset nulled.)
5. Low voltage noise ( $2 \mu \mathrm{~V}, \mathrm{p}-\mathrm{p}$ ), and low offset voltage drift enhance the AD544's performance as a precision op amp.
6. The $2.5 \mathrm{~mA} \max$ quiescent current enables the device to be used in numerous portable applications where low battery drain is essential. This is achieved without sacrificing open loop gain or the ability to drive up to a 10 mA load.
7. The high slew rate $(13.0 \mathrm{~V} / \mu \mathrm{s})$ and fast settling time to $0.01 \%(3.0 \mu \mathrm{~s})$ make the AD544 ideal for D/A, A/D, samplehold circuits and high speed integrators.

| MODEL | AD544J | AD544K | AD544L | AD544S ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN ${ }^{2}$ |  |  |  |  |
| $V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | 30,000 min | 50,000 min | ** | ** |
| - $\mathrm{T}_{\mathrm{A}}=\min$ to $\max \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 20,000 min | 40,000 min | ** | * ; |
| OUTPUT CHARACTERISTICS |  |  |  |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=$ min to max | $\pm 10 \mathrm{~V}$ min ( $\pm 12 \mathrm{~V}$ typ) | * | * |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to max | $\pm 12 \mathrm{~V}$ min ( $\pm 13 \mathrm{~V}$ typ) | * | * | * |
| Short Circuit Current | 25 mA | * | * | * |
| FREQUENCY RESPONSE |  |  |  |  |
| Unity Gain, Small Signal | 2.0 MHz | * | * | * |
| Full Power Response | 200 kHz | * | * | * |
| Slew Rate, Unity Gain | $13.0 \mathrm{~V} / \mu \mathrm{s}(8.0 \mathrm{~V} / \mu \mathrm{s} \mathrm{min})$ | * | * | * |
| INPUT OFFSET VOLTAGE ${ }^{3} \quad 2.0 \mathrm{mV} \max$ |  |  |  |  |
| vs. Temperature | $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply, $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $200 \mu \mathrm{~V} / \mathrm{V}$ max | $100 \mu \mathrm{~V} / \mathrm{V}$ max | ** | ${ }^{* *}$ |
| INPUT BIAS CURRENT |  |  |  |  |
| Either Input ${ }^{4}$ | 50pA max | 25pA max | ** | ** |
| Input Offset Current | 5 pA | 2 pA | ** | ** |
| INPUT IMPEDANCE |  |  |  |  |
| Differential | $10^{10} \Omega \\| 2 \mathrm{pF}$ | * | * | * |
| Common Mode | $10^{11} \Omega \\| 2 \mathrm{pF}$ | * | * | * |
| INPUT VOLTAGE RANGE |  |  |  |  |
| Differential ${ }^{5}$ | $\pm 20 \mathrm{~V}$ | * | * | * |
| Common Mode | $\pm 10 \mathrm{~V}$ min $( \pm 12 \mathrm{~V}$ typ) | * | * | * |
| Common Mode Rejection, $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}$ | 74 dB min | 80 dB min | ** | ** |
| POWER SUPPLY |  |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * | * | * |
| Operating | $\pm(5$ to 18$) \mathrm{V}$ | * | * | * |
| Quiescent Current | 2.5 mA max ( 1.8 mA typ ) | * | * | * |
| VOLTAGE NOISE |  |  |  |  |
| $0.1-10 \mathrm{~Hz}$ | $2 \mu \mathrm{~V}$ p-p | * | * | * |
| 10 Hz | $35 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| 100 Hz | $22 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | , * | * | * |
| 1 kHz | $18 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| 10 kHz | $16 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| TEMPERATURE RANGE | - |  |  |  |
| Operating, Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * | * |

NOTES
${ }^{1}$ The AD544S/883 is an AD544S which is inspected and processed to the full requirements of MIL-STD-883, Level B. A complete listing of the tests is available on request.
${ }_{3}^{2}$ Open Loop Gain is specified with $V_{O S}$ both nulled and unnulled.
${ }^{3}$ Input Offset Voltage specifications are guaranteed after 5 minutes of operation at $T_{A}=+25^{\circ} \mathrm{C}$.
${ }^{4}$ Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. For higher temperatures, the current doubles every $10^{\circ} \mathrm{C}$.
${ }^{5}$ Defined as voltage between inputs, such that neither exceeds $\pm 10 \mathrm{~V}$ from ground.
*Specifications same as AD544J.
** Specifications same as AD544K.
Specifications subject to change without notice

PIN CONFIGURATION

## OUTLINE DIMENSIONS

## Dimensions shown in inches and (mm).




TOP VIEW


Figure 1. Input Voltage Range


Figure 2. Output Swing


Figure 3. Voltage Gain


Figure 4. Closed Loop Gain \& Phase vs. Frequency


Figure 5. Input Current vs. Temperature


Figure 6. Output Settling Time vs. Output Swing and Error (Circuit of Figure 15a)


Figure 7. Input Noise Voltage Spectral Density


Figure 8. Power Supply Rejection


Figure 9. Common Mode Rejection


Figure 10. Large Signal Frequency Response


Figure 11. Open Loop Frequency Response


Figure 12. Open Loop Gain vs. Temperature


Figure 13. Input Bias Current vs. CMV


Figure 14a. Unity Gain Follower Pulse Response


Figure 14b. Unity Gain Inverter Pulse Response


Figure 15a. Settling Time Test Circuit

The fast settling time ( $3.0 \mu \mathrm{~s}$ to $0.01 \%$ for 20 V p-p step) and low offset voltage make it an excellent choice as an output amplifier for current output D/A converters such as the AD565.


Figure 15b. Settling Characteristic Detail

The upper trace of the oscilloscope photograph of Figure 15b shows the settling characteristic of the AD544. The lower trace represents the input to Figure 15a. The AD544 has been designed for fast settling to $0.01 \%$, however, feedback components, circuit layout and circuit design must be carefully considered to obtain the optimum settling time.

# Precision, Low Drift FET-Input Op Amp 

 DEVICESFEATURES<br>Low Offset Voltage: 0.5 mV max (AD545L), 0.25 mV max (AD545M)<br>Low Offset Voltage Drift: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (AD545L), $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (AD545M)<br>Low Power: 1.5mA max<br>Low Bias Current: 1pA max (AD545K, L, M).<br>Low Noise: $3 \mu \mathrm{~V}$ p-p, 0.1 to 10 Hz<br>Low Cost

## PRODUCT DESCRIPTION

The AD545 is a precision FET-input operational amplifier with overall performance far superior to the general purpose IC FET-input op amp. The device is fabricated using a low leakage FET paired with a low power op amp. Bias current is specified as 2 pA max for the AD545J and $1 \mathrm{pA} \max$ for the AD545K, $L$ and $M$. Offset voltage is laser trimmed to 0.5 mV max for the AD545L, 0.25 mV max for the AD545M. All devices also feature low voltage noise and power consumption. The AD545 is internally compensated, short circuit protected and free of latch-up.
The AD545 series offers a broad combination of performance features previously unavailable from a single device. For precision applications the AD545M specifies a 0.25 mV max offset voltage, $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max drift and 1 pA max bias current. The AD545J, with a $1 \mathrm{mV} \max$ offset voltage, $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ drift and 2pA max bias current, is the best price performance choice.
These devices are recommended for a variety of general purpose and precision applications requiring low bias currents and high input impedance such as pH /plon sensitive electrodes, photo-current detectors, biological microprobes, long term precision integrators and vacuum iongauge measurements. The versatility of the AD545 is further enhanced by its excellent low frequency noise ( $3 \mu \mathrm{~V}$ p-p, 0.1 to 10 Hz ) and low power consumption ( 1.5 mA max) for portable applications.
As with previous electrometer amplifier designs from Analog Devices, the case is guarded thus minimizing stray leakage. This feature will also shield the input circuitry from external noise and supply transients, as well as reducing common mode input capacitance from 0.8 pF to 0.2 pF .


The AD545 is available in four versions of bias current and offset voltage, the " $J$ ", " $K$ ", " $L$ ", and " $M$ ". All are specified from 0 to $+70^{\circ} \mathrm{C}$ and supplied in a hermetically sealed TO-99 package.

## PRODUCT HIGHLIGHTS

1. The offset voltage on the AD545 is laser trimmed to a level typically less than $250 \mu \mathrm{~V}$. Offset voltage drift is significantly lower than previously available FET-input devices ( $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max for the AD545M). If additional external nulling is desired, the effect on drift is minimal (approximately $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per millivolt, nulled).
2. Bias current is specified as the maximum measured at either input with the device fully warmed up on $\pm 15 \mathrm{~V}$ supplies at $+25^{\circ} \mathrm{C}$ ambient.
3. The low quiescent current drain of 0.8 mA typical, and 1.5 mA max, is among the lowest of any IC op amp and keeps self heating to a minimum.
4. The combination of low input noise voltage and very low input noise current is such that for source impedances from much over one megohm up to $10^{11}$ ohm, the Johnson noise of the source will easily dominate the noise characteristics.
5. Every AD545 receives a 24 hour stabilization bake at $+150^{\circ} \mathrm{C}$ to ensure reliability and long-term stability.

## SPECIFICATIONS <br> (typical @ $+25^{\circ} \mathrm{C}$ with $\mathrm{VS}_{S}= \pm 15 \mathrm{~V} \mathrm{dc}$, unless otherwise specified)

| MODEL | AD545J | AD545K | AD545L | AD545M |
| :---: | :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN ${ }^{1}$ |  |  | - |  |
| $\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | 20,000V/V min | $40,000 \mathrm{~V} / \mathrm{V}$ min | $40,000 \mathrm{~V} / \mathrm{V}$ min | $40,000 \mathrm{~V} / \mathrm{V}$ min |
| $\mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega$ | $40,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ | $50,000 \mathrm{~V} / \mathrm{V}$ min | $50,000 \mathrm{~V} / \mathrm{V}$ min | $50,000 \mathrm{~V} / \mathrm{V}$ min |
| $\mathrm{T}_{\mathrm{A}}=\min$ to $\max \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | $15,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ | 25,000V/V min | $40,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ | $40,000 \mathrm{~V} / \mathrm{V} \mathrm{min}$ |
| OUTPUT CHARACTERISTICS |  |  |  |  |
| Voltage (8) $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $\pm 10 \mathrm{~V} \min ( \pm 12 \mathrm{~V}$ typ) | * | * | * |
| (8) $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $\pm 12 \mathrm{~V}$ min ( $\pm 13 \mathrm{~V}$ typ) | * |  | * |
| Load Capacitance ${ }^{2}$ | - 500 pF | * | * | * |
| Short Circuit Current | $10 \mathrm{~mA} \mathrm{~min} \mathrm{( } 25 \mathrm{~mA}$ typ) | * |  | * |
| FREQUENCY RESPONSE |  |  |  |  |
| Unity Gain, Small Signal | 700 kHz | * | * | * |
| Full Power Response | $5 \mathrm{kHz} \min (16 \mathrm{kHz}$ typ) | * | * | * |
| Slew Rate Inverting Unity Gain | $0.3 \mathrm{~V} / \mu \mathrm{s} \min (1.0 \mathrm{~V} / \mu \mathrm{s}$ typ) | * | * | * |
| Overload Recovery Inverting Unity Gain | $100 \mu \mathrm{~s} \max (16 \mu \mathrm{styp}$ ) | * | * | * |
| INPUT OFFSET VOLTAGE ${ }^{3}$ | 1.0 mV max | 1.0 mV max | 0.5 mV max | 0.25 mV max |
| vs. Temperature, $\mathrm{T}_{\mathbf{A}}=\min$ to $\max$ | $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply, $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $400 \mu \mathrm{~V} / \mathrm{V} \max (50 \mu \mathrm{~V} / \mathrm{V}$ typ) | $200 \mu \mathrm{~V} / \mathrm{V}$ max | $200 \mu \mathrm{~V} / \mathrm{V}$ max | $200 \mu \mathrm{~V} / \mathrm{V}$ max |
| INPUT BIAS CURRENT |  |  |  |  |
| Either Input ${ }^{4}$ | 2pA max | 1 pA max | 1 pA max | 1 pA max |
| INPUT IMPEDANCE |  |  |  |  |
| Differential | $1.6 \mathrm{pF} \\| 10^{13} \Omega$ | * | * | * |
| Common Mode | $0.8 \mathrm{pF} \\| 10^{15} \Omega$ | * | * . | * |
| INPUT NOISE |  |  |  |  |
| Voltage, 0.1 Hz to 10 Hz | $3.0 \mu \mathrm{~V}$ (p-p) | * | * | $5 \mu V(\mathrm{p}-\mathrm{p})$ max |
| $\mathrm{f}=10 \mathrm{~Hz}$ | $55 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * |  |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $45 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| $\mathrm{f}=1 \mathrm{kHz}$ | $35 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| Current, 0.1 to 10 Hz | 0.01 pA (p-p) | * . | * | * |
| 10 Hz to 10 kHz | 0.03 pA rms | * | * | * |
| INPUT VOLTAGE RANGE |  | - |  |  |
| Differential | $\pm 20 \mathrm{~V} \mathrm{~min}$ | * | * |  |
| Common Mode, $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $\pm 10 \mathrm{~V}$ min ( $\pm 12 \mathrm{~V}$ typ) | * | * |  |
| Common Mode Rejection, $\mathrm{V}_{\mathrm{NN}_{5}}= \pm 10 \mathrm{~V}$ | $66 \mathrm{~dB} \min (80 \mathrm{~dB}$ typ) | 70 dB min | ${ }^{76} \mathrm{~dB}$ min | 76 dB min |
| Maximum Safe Input Voltages ${ }^{\text {s }}$ | $\pm \mathrm{V}_{\mathrm{S}}$ | * | * |  |
| POWER SUPPLY |  |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ typ | * | * | * |
| Operating | $\pm 5 \mathrm{~V}$ min ( $\pm 18 \mathrm{~V}$ max) | * | * | * |
| Quiescent Current | 1.5 mA max ( 0.8 mA typ ) | * | * | * |
| TEMPERATURE |  |  |  |  |
| Operating, Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | * | * |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * | * |

-Specifications same as AD545J.

## NOTES

${ }_{2}^{1}$ Open Loop Gain is specified with or without nulling of $V_{O S}$.
${ }^{2}$ A conservative design would not exceed 500 pF of load capacitance.
${ }^{3}$ Input Offset Voltage specifications are guaranteed after 5 minutes of operation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
${ }^{4}$ Bias Current specifications are guaranteed after 5 minutes of operation at $T_{A}=+25^{\circ} \mathrm{C}$. For higher temperatures, the current doubles every $+10^{\circ} \mathrm{C}$
${ }^{s}$ If it is possible for the input voltage to exceed the supply voltage, a series protection resistor should be added to limit input current to 0.5 mA . The input devices can handle overioad currents of 0.5 mA indefinitely without damage.
Specifications and prices subject to change without notice.

## PIN CONFIGURATION



TOP VIEW

## LAYOUT AND CONNECTION CONSIDERATIONS

The design of very high impedance measurement systems introduces a new level of problems associated with the reduction of leakage paths and noise pickup.

1. A primary consideration in high impedance system designs is to attempt to place the measuring device as near to the signal source as possible. This will minimize current leakage paths, noise pickup and capacitive loading.
2. The use of guarding techniques is essential to realizing the capability of the low input currents of the AD545. Guarding is achieved by applying a low impedance bootstrap potential to the outside of the insulation material surrounding the high impedance signal line. This bootstrap potential is held at the same level as that of the high impedance line; therefore, there is no voltage drop across the insulation, and hence, no leakage. The guard will also act as a shield to reduce noise pickup and serves the additional function of reducing the effective capacitance to the input line. The case of the AD545 is brought out separately to pin 8 so that it can also be connected to the guard potential. This technique virtually eliminates potential leakage paths across the package insulation, provides a noise shield for the sensitive circuitry, and reduces common-mode input capacitance to about 0.2 pF . Figure 10 shows a proper printed circuit board layout for input guarding and connecting the case guard. Figures 2 and 3 show guarding connections for typical inverting and non-inverting applications. If pin 8 is not used for guarding, it should be connected to ground or a power supply to reduce noise.
3. Printed circuit board layout and construction is critical in achieving low leakage performance. The best performance will be realized by using a teflon IC socket for the AD545 but at least a teflon stand-off should be used for the highimpedance lead. If this is not feasible, the input guarding scheme shown in Figure 10 will minimize leakage as much as possible and should be applied to both sides of the board. The guard ring is connected to a low impedance potential at


Figure 1. Picoampere Current-to-Voltage Converter Inverting Configuration
the same level as the inputs. High impedance signal lines should not be extended for any unnecessary length on a printed circuit; to minimize noise and leakage, they must be carried in rigid, shielded cables.

## APPLICATION NOTES

The AD545 offers one of the lowest input bias currents available in an integrated circuit package. Performing accurate measurements with this device requires careful attention to detail; the notes given here will aid the user in realizing the full measurement potential of the AD545 and extending its performance limits.

1. As with all junction FET input devices, the temperature of the FET's themselves is all-important in determining the input bias currents. Over the operating temperature range, the input bias currents closely follow a characteristic of doubling every $10^{\circ} \mathrm{C}$; therefore, every effort should be made to minimize device operating temperature
2. The heat dissipation can be reduced initially by careful investigation of the application. First, if possible, reduce the required power supplies, since internal power consumption contributes the largest component of self-heating. The effects of this are shown in Figure 7, which shows typical input bias current and quiescent current versus supply voltage.
3. Output loading effects, which are normally ignored, can cause a significant increase in chip temperature and therefore bias current. For example, a $2 \mathrm{k} \Omega$ load driven at 10 volts at the output will cause at least an additional 25 milliwatts dissipation in the output stage (and some in other stages) over the typical 24 milliwatts, thereby at least doubling the effects of self-heating. The results of this form of additional power dissipation are demonstrated in Figure 9, which shows normalized input bias current versus additional power dissipated; we recommend restricting the load impedance to be at least $10 \mathrm{k} \Omega$.


Figure 2. Very High Impedance Non-Inverting Amplifier

## Typical Performance Curves



Figure 3. PSRR and CMRR Versus Frequency


Figure 5. Open Loop Frequency Response


Figure 4. Input Common Mode Range Versus Supply Voltage


Figure 6. Peak-to-Peak Input Noise Voltage Versus Source Impedance and Bandwidth


Figure 7. Input Bias Current and Supply Current Versus Supply Voltage


Figure 8. Input Bias Current Versus Differential Input Voltage


Figure 9. Input Bias Current Versus Addition Power Dissipation

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
 with Guarded TO-99 Package

Figure 10. Board Layout for Guarding Inputs
SAME PATTERN SHOULD BE LAID OUT ON BOTH SIDES OF P.C. BOARD
(BOTTOM VIEW)

SEATING PLANE Precision Low Cost
Dual TRI-FET Op Amp AD642

ADVANCED TECHNICAL DATA<br>FEATURES<br>Low Bias Current: 35pA max, warmed-up (AD642K, L), 75pA max (AD642J)<br>Low Offset Voltage: 0.5 mV max (AD642L), 1.0 mV max (AD642K)<br>Low Offset Voltage Drift: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (AD642L), $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (A D 642 \mathrm{~K})$ $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (AD642J)<br>Excellent $V_{\text {OS }}$ Matching: $0.25 \mathrm{mV} \max$ (AD642L)<br>Low Quiescent Current: 3.0mA max<br>Standard Dual Amplifier Pin-Out

## PRODUCT DESCRIPTION

The AD642 is a dual version of the popular AD542 precision TRI-FET operational amplifier. Produced with advanced ionimplantation and laser trimming technologies, the AD642 retains all the performance features of the AD542: low ( 35 pA max) warmed-up bias current; low ( 0.5 mV max) input offset voltage; low ( $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ) drift and high open-loop gain ( $300,000 \mathrm{~V} / \mathrm{V}$ ). Additionally, the two amplifiers exhibit offset voltage matching within $0.25 \mathrm{mV} \max (\mathrm{AD642L})$ and drifts matched to $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max.
The key to the AD642 performance is the ion-implanted JFET. Analog Devices optimizes this process to produce bias currents lower than other popular monolithic FET-input op amps and specifies each device for the maximum value at either input under fully warmed-up conditions. Additional benefits of this optimization include low voltage noise ( $2 \mu \mathrm{~V}$ p-p, $0.1-10 \mathrm{~Hz}$ ), and low quiescent current.
The AD642 is recommended for any operational amplifier application requiring excellent dc performance at low and moderate costs. Precision instrument front ends requiring accurate amplification of millivolt-level signals from megohm source impedances will benefit from the device's excellent combination of low offset voltage and drift, low bias current and low $1 / \mathrm{f}$ noise. High common mode rejection ( 80 dB , min on the " $K$ " and " $L$ " version) and high open-loop gain ensure better than " 12 -bit" linearity.


The AD642 is available in three versions: the " J ", " K " and "L", all specified over the 0 to $+70^{\circ} \mathrm{C}$ temperature range and one version, " S ", over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military operating temperature range. All devices are packaged in the hermeticallysealed, TO-99 metal can.

## PRODUCT HIGHLIGHTS

1. Improved processing on the AD642 results in the lowest bias current available in a precision dual monolithic FETinput op amp.
2. Analog Devices, unlike some manufacturers, specifies each device for the maximum bias current at either input in the warmed-up condition, thus assuring the user that the AD642 will meet its published specifications in actual use.
3. Laser-wafer-trimming reduces offset voltage to as low as $0.5 \mathrm{mV} \max (\mathrm{AD} 642 \mathrm{~L})$, thus eliminating the need for external nulling in many situations.
4. Low voltage noise ( $2 \mu \mathrm{~V}, \mathrm{p}-\mathrm{p}$ ) and low offset voltage drift enhance the AD642's performance as a precision op amp.
5. The matching specifications on offset voltage, bias current and drift ensure that the two amplifiers are closely matched.
6. The standard dual amplifier pin-out allows the AD642 to replace lower performance duals without redesign.

## SPECIFICATIONS

(typical for each section @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ dc unless otherwise specified)

| MODEL | AD642J | AD642K | AD642L | AD642S |
| :---: | :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN |  |  |  |  |
| $\mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega$ | 200,000 min | 300,000 min | ** | ** |
| $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | 100,000 min | 250,000 min | ** |  |
| $\mathrm{T}_{\mathrm{A}}=\min$ to max, $\mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega$ | 100,000 min | 300,000 min | ** | 200,000 min |
| OUTPUT CHARACTERISTICS |  |  |  |  |
| Voltage (8) $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=$ min to max | $\pm 10 \mathrm{~V}$ min ( $\pm 12 \mathrm{~V}$ typ) | * | * |  |
| Voltage © $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\min$ to max | $\pm 12 \mathrm{~V}$ min ( $\pm 13 \mathrm{~V}$ typ) | * | * | * |
| Short Circuit Current | 25 mA | * | * | * |
| FREQUENCY RESPONSE |  |  |  |  |
| Unity Gain, Small Signal | 1.0 MHz | * | * | * |
| Full Power Response | 50 kHz | * | * | * |
| Slew Rate, Unity Gain | $3.0 \mathrm{~V} / \mu \mathrm{s}$ | * | * | * |
| INPUT OFFSET VOLTAGE ${ }^{1} \quad 2.0 \mathrm{mV}$ max ${ }^{\text {a }}$ |  |  |  |  |
| vs. Temperature | $20 \mu \mathrm{~V} /^{\circ} \mathrm{C}$ max | $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply, $\mathrm{T}_{\mathrm{A}}=\min$ to max | $200 \mu \mathrm{~V} / \mathrm{V}$ max | $100 \mu \mathrm{~V} / \mathrm{V}$ max | ${ }^{* *}$ |  |
| Matching ${ }^{2}$, ${ }^{\text {a }}$ | 1.0 mV max | 0.5 mV max | 0.25 mV max | ** |
| Match vs. Temperature | $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| INPUT BIAS CURRENT |  |  |  |  |
| Either Input ${ }^{3}$ | 75 pA max | 35pA max | ** | ** |
| Input Offset Current | 75 pA | 5 pA | ** | ** |
| Matching ${ }^{2}$ | 50 pA max | 25pA max | 15 pA max | ** |
| INPUT IMPEDANCE |  |  |  |  |
| Differential | $10^{10} \Omega \\| 2 \mathrm{pF}$ | * | * | * |
| Common Mode | $10^{11} \Omega \\| 2 \mathrm{pF}$ | * | * | * |
| INPUT VOLTAGE RANGE |  |  |  |  |
| Differential ${ }^{4}$ | $\pm 20 \mathrm{~V}$ | * | * | * * |
| Common Mode | $\pm 10 \mathrm{~V}$ min ( $\pm 12 \mathrm{~V}$ typ) | * | ** | ** |
| Common Mode Rejection, $\mathrm{V}_{\text {in }}= \pm 10 \mathrm{~V}$ | 76 dB min | 80 dB min | ** | ** |
| POWER SUPPLY |  |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * - | * | * |
| Operating | $\pm(5$ to 18$) \mathrm{V}$ | * | * | * |
| Quiescent Current | 3.0 mA max | * | * | * |
| VOLTAGE NOISE |  |  |  |  |
| $0.1-10 \mathrm{~Hz}$ | $2 \mu \mathrm{Vp-p}$ | * | * | * |
| 10 Hz | $70 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| 100 Hz | $45 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| 1 kHz | $30 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| 10 kHz | $25 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | * | * | * |
| TEMPERATURE RANGE |  |  |  |  |
| Operating, Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ |  |  | $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}^{5}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * |  |

NOTES:
${ }^{1}$ Input Offset Voltage specifications are guaranteed after 5 minutes of operation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
${ }^{2}$ Matching is defined as the match between parameters of the two ampiifiers.
${ }^{3}$ Bias Current specifications are guaranteed maximum at either input
after 5 minutes of operation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. For higher temperatures, the current doubles every $10^{\circ} \mathrm{C}$.
${ }^{4}$ Defined as voltage between inputs, such that neither exceeds $\pm 10 \mathrm{~V}$ from ground.
${ }^{5}$ The AD642S is available processed to the requirements of MIL-STD-883B. Order part number AD642SH/883B.
*Specifications same as AD642J.
**Specifications same as AD642K.
Specifications and prices subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


TO-99

PIN CONFIGURATION


TOP VIEW

Lowest Cost High Accuracy IC Op Amps AD711KLS

FEATURES
Precision Input Characteristics
Low $V_{\text {os }}$ : 0.5 mV max ( L )
Low $V_{\text {os }}$ Drift: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (L)
Low $\mathrm{I}_{\mathrm{b}}: 50 \mathrm{nA} \max (\mathrm{L})$
Low $\mathrm{I}_{\mathrm{os}}$ : $5 \mathrm{nA} \max (\mathrm{L})$
High CMRR: 90dB min (K, L)
High Output Capability
$A_{o l}=\mathbf{2 5 , 0 0 0} \mathrm{min}, 1 \mathrm{k} \Omega$ load ( $\left.\mathrm{J}, \mathrm{S}\right)$
$T_{\text {min }}$ to $T_{\text {max }}$
$V_{0}= \pm 10 \mathrm{~V} \min , 1 \mathrm{k} \Omega$ load (J, S)
Low Cost

## GENERAL DESCRIPTION

The Analog Devices AD741J, AD741 K, AD741L and AD741S are specially tested and selected versions of the popular AD741 operational amplifier. Improved processing and additional electrical testing guarantee the user precision performance at a very low cost. The AD741J, K and L substantially increase overall accuracy over the standard AD741C by providing maximum limits on offset voltage drift, and significantly reducing the errors due to offset voltage, bias current, offset current, voltage gain, power supply rejection, and common mode rejection (see Error Analysis). For example, the AD741L features maximum offset voltage drift of $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, offset voltage of 0.5 mV max, offset current of 5 nA max, bias current of 50 nA max, and a CMRR of 90 dB min . The AD741S offers guaranteed performance over the extended temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, with max offset voltage drift of $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, max offset voltage of 4 mV , $\max$ offset current of 25 nA , and a minimum CMRR of 80 dB .

## HIGH OUTPUT CAPABILITY

Both the AD741J and AD741S offer the user the additional advantages of high guararteed output current and gain at low values of load impedance. The AD741J guarantees a minimum gain of 25,000 , swinging $\pm 10 \mathrm{~V}$ into a $1 \mathrm{k} \Omega$ load from 0 to $+70^{\circ} \mathrm{C}$. The AD741S guarantees a minimum gain of 25,000 , swinging $\pm 10 \mathrm{~V}$ into a $1 \mathrm{k} \Omega$ load from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

All devices feature full short circuit protection, high gain, high common mode range, and internal compensation. The $\mathrm{AD741J}, \mathrm{~K}$ and L are specified for operation from 0 to $+70^{\circ} \mathrm{C}$, and are available in both the TO-99 and mini-DIP packages. The AD741S is specified for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and is available in the TO-99 package.


## GUARANTEED ACCURACY

The vastly improved performance of the AD741J, AD741K, AD741L and AD741S provides the user with an ideal choice when precision is needed and economy is a necessity. An error budget is calculated for all versions of the AD741 (see Table 1); it is obvious that these selected versions offer substantial improvements over the industry-standard AD741C and AD741. A typical circuit configuration (see Figure 1) is assumed, and the various errors are computed using maximum values over the full operating temperature range of the devices. The results indicate a factor of 8 improvement in accuracy of the AD741L over the AD741C, a factor of 5 improvement using the AD741K, and a factor of 2.5 improvement using the AD741J. The AD741S, similarly, achieves a factor of 3.5 improvement over the standard $A D 741$. Note that the total error has been determined as a sum of component errors, while in actuality, the total error will be much less. Also, while the circuit used for the error analysis is only one of a multitude of possible applications, it effectively demonstrates the great improvement in overall 741 accuracy achievable at relatively low cost with the AD741J, K, L or S.


Figure 1. Error Budget Analysis Circuit

## s SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ dc, unless otherwise specified)

| MODEL | AD741J | AD741K | AD741L | AD741S |
| :---: | :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN |  |  |  |  |
| $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{o}}= \pm 10 \mathrm{~V}$ | 50,000 min (200,000 typ) |  |  | * |
| $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ |  | 50,000 min ( 200,000 typ) | 50,000 min ( 200,000 typ) |  |
| Over Temp Range, $T_{\text {min }}$ to $T_{\text {max }}$, same loads as above | 25,000 min | * | * | * |
| OUTPUT CHARACTERISTICS |  |  |  |  |
| Voltage @ $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 10 \mathrm{~V}$ min ( $\pm 13 \mathrm{~V}$ typ) |  |  | * |
| Voltage @ $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  | $\pm 10 \mathrm{~V}$ min $( \pm 13 \mathrm{~V}$ typ) | $\pm 10 \mathrm{~V}$ min $( \pm 13 \mathrm{~V}$ typ) |  |
| Short Circuit Current | 25 mA | * | * | * |
| FREQUENCY RESPONSE |  |  |  |  |
| Unity Gain, Small Signal | 1 MHz | * |  | * |
| Full Power Response | 10 kHz | * | * | * |
| Slew Rate, Unity Gain | $0.5 \mathrm{~V} / \mu \mathrm{s}$ | * | * | * |
| INPUT OFFSET VOLTAGE |  |  |  |  |
| Initial, RS $\leqslant 10 \mathrm{k} \Omega$ (adjustable to zero) | 3 mV max ( 1 mV typ) | 2 mV max (0.5mV typ) | 0.5 mV max ( 0.2 mV typ) | 2 mV max ( 1 mV typ ) |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 4 mV max | 3 mV max | 1 mV max |  |
| Avg vs Temperature (untrimmed) | $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ) | $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max ( $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ typ) | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left(6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ |
| ${ }^{*}$ vs Supply, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $100 \mu \mathrm{~V} / \mathrm{V} \max (30 \mu \mathrm{~V} / \mathrm{V}$ typ) | $15 \mu \mathrm{~V} / \mathrm{V} \max (5 \mu \mathrm{~V} / \mathrm{V}$ typ) | $15 \mu \mathrm{~V} / \mathrm{V} \max (5 \mu \mathrm{~V} / \mathrm{V}$ typ) | * |
| INPUT OFFSET CURRENT |  |  |  |  |
| Initial | 50 nA max ( 5 nA typ) | 10 nA max ( 2 nA typ) | $5 \mathrm{nA} \mathrm{max}(2 n A t y p)$ | $10 n A \max (2 n A t y p)$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $100 n A \max$ | 15 nA max | $10 n A \max$ | $25 n A$ max |
| Avg vs Temperature | $0.1 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ | $0.2 n A /{ }^{\circ} \mathrm{C} \max \left(0.02 \mathrm{nA} /{ }^{\circ} \mathrm{C}\right.$ typ) | $0.1 \mathrm{nA} / /^{\circ} \mathrm{C} \max \left(0.02 \mathrm{nA} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ | $0.25 \mathrm{nA} /{ }^{\circ} \mathrm{C} \max \left(0.1 \mathrm{nA} /{ }^{\circ} \mathrm{C}\right.$ typ) |
| INPUT BIAS CURRENT |  |  |  |  |
| Initial | 200nA max (40nA typ) | 75 nA max (30nA typ) | 50 nA max (30nA typ) | 75nA max (30nA typ) |
| $T_{\min } \text { to } T_{\max }$ | 400nA max | $120 \mathrm{nA} \max$ |  | 250nA max |
| Avg vs Temperature | $0.6 \mathrm{nA}{ }^{\circ} \mathrm{C}$ | $1.5 \mathrm{nA} /^{\circ} \mathrm{C} \max \left(0.6 \mathrm{nA} /^{\circ} \mathrm{C} \text { typ }\right)$ | $1 \mathrm{nA} /{ }^{\circ} \mathrm{C} \max \left(0.6 \mathrm{nA} /{ }^{\circ} \mathrm{C} \text { typ }\right)$ | $2 \mathrm{nA} /{ }^{\circ} \mathrm{C} \max \left(0.6 \mathrm{nA} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ |
| INPUT IMPEDANCE |  |  |  |  |
| Differential | $1 \mathrm{M} \Omega$ | $2 \mathrm{M} \Omega$ | $2 \mathrm{M} \Omega$ | $2 \mathrm{M} \Omega$ |
| INPUT VOLTAGE RANGE (Note 1) |  |  |  |  |
| Differential, max safe | $\pm 30 \mathrm{~V}$ | * - | * | * . |
| Common Mode, max safe | $\pm 15 \mathrm{~V}$ | * | * | * |
| Common Mode Rejection, $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega, \mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}, \mathrm{V}_{\text {in }}= \pm 12 \mathrm{~V}$ | 80dB min (90dB typ) | 90 dB min ( 100 dB typ) | 90 dB min ( 100 dB typ) | * |
| POWER SUPPLY |  |  |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ | * | * |  |
| Operating | $\pm(5$ to 18$) \mathrm{V}$ | $\pm(5$ to 22$) \mathrm{V}$ | $\pm(5$ to 22$) \mathrm{V}$ | $\pm(5$ to 22$) \mathrm{V}$ |
| Current, Quiescent | 3.3 mA max ( 2.0 mA typ) | 2.8 mA max ( 1.7 mA typ) | $2.8 \mathrm{~mA} \mathrm{max}(1.7 \mathrm{~mA}$ typ) | 2.8 mA max ( 2.0 mA typ) |
| TEMPERATURE RANGE |  |  |  |  |
| Operating, Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | * . | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * | * |

Note 1: For supply voltages less than $\pm 15 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
*Specifications same as AD741J.
Specifications subject to change without notice.

|  | AD741C |  | AD741J |  | AD741K |  | AD741L |  | AD741 |  | AD741S |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SPEC $(0 \text { to }+7$ | ERROR ${ }^{\circ} \mathrm{C}$ ) | $\begin{aligned} & \text { SPEC } \\ & \text { (0 to }+ \end{aligned}$ | $\begin{aligned} & \text { ERROR } \\ & \left.0^{\circ} \mathrm{C}\right) \\ & \hline \end{aligned}$ | SPEC (0 to + | $\begin{aligned} & \text { ERROR } \\ & \left.0^{\circ} \mathrm{C}\right) \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SPEC } \\ & \text { (0 to } \end{aligned}$ | $\begin{aligned} & \text { ERROR } \\ & 0^{\circ} \mathrm{C} \text { ) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SPEC } \\ & \left(-55^{\circ} \mathrm{C}\right. \text { to } \end{aligned}$ | $\begin{aligned} & \text { ERROR } \\ & \left.+125^{\circ} \mathrm{C}\right) \end{aligned}$ | $\begin{aligned} & \text { SPEC } \\ & \left(-55^{\circ} \mathrm{C}\right. \text { to } \end{aligned}$ | $\begin{array}{r} \text { ERROR } \\ \left.+125^{\circ} \mathrm{C}\right) \\ \hline \end{array}$ |
| Gain (Error $\left.=10 \mathrm{~V}_{\text {in }} / \mathrm{G}\right)$ | 15,000 | $660 \mu \mathrm{~V}$ | 25,000 ${ }^{\text {I }}$ | $400 \mu \mathrm{~V}$ | 25,000 | $400 \mu \mathrm{~V}$ | 25,000 | $400 \mu \mathrm{~V}$ | 25,000 | $400 \mu \mathrm{~V}$ | 25,000 ${ }^{\text {T }}$ | $400 \mu \mathrm{~V}$ |
| $\mathbf{I b}_{\mathbf{b}}\left(\right.$ Error $=I_{b} \times$ resistor mismatch $)$ | 800nA | $160 \mu \mathrm{~V}$ | 400nA | $80 \mu \mathrm{~V}$ | 120nA | $24 \mu \mathrm{~V}$ | 100 nA | $20 \mu \mathrm{~V}$ | 1500 nA | $300 \mu \mathrm{~V}$ | 250nA | $50 \mu \mathrm{~V}$ |
| $\mathrm{I}_{\text {OS }}\left(\right.$ Error $\left.=I_{\text {OS }} \times 10 \mathrm{k} \Omega\right)$ | 300 nA | $3000 \mu \mathrm{~V}$ | 100 nA | $1000 \mu \mathrm{~V}$ | 15 nA | $150 \mu \mathrm{~V}$ | 10 nA | $100 \mu \mathrm{~V}$ | 500nA | $5000 \mu \mathrm{~V}$ | 25nA | 250 $\mu \mathrm{V}$ |
| $\Delta V_{o s} / \Delta_{T}\left(\right.$ Error $\left.=\Delta V_{o s} / \Delta T \times \Delta_{T}\right)$ | $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}^{2}$ | $1125 \mu \mathrm{~V}$ | $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $900 \mu \mathrm{~V}$ | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $675 \mu \mathrm{~V}$ | $5 \mu \mathrm{~V})^{\circ} \mathrm{C}$ | $225 \mu \mathrm{~V}$ | $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}^{2}$ | $2500 \mu \mathrm{~V}$ | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $1500 \mu \mathrm{~V}$ |
| $\mathbf{C M R R}$ (Error $=10 \mathrm{~V} / \mathrm{CMRR}$ ) | 70 dB | $3300 \mu \mathrm{~V}$ | 80 dB | $1000 \mu \mathrm{~V}$ | 90 dB | $330 \mu \mathrm{~V}$ | 90 dB | $330 \mu \mathrm{~V}$ | 70 dB | $3300 \mu \mathrm{~V}$ | 80 dB | $1600 \mu \mathrm{~V}$ |
| PSRR (assume a $\pm 5 \%$ power supply variation) | $150 \mu \mathrm{~V} / \mathrm{V}$ | $450 \mu \mathrm{~V}$ | $100 \mu \mathrm{~V} / \mathrm{V}$ | $300 \mu \mathrm{~V}$ | $15 \mu \mathrm{~V} / \mathrm{V}$ | $45 \mu \mathrm{~V}$ | $15 \mu \mathrm{~V} / \mathrm{V}$ | $45 \mu \mathrm{~V}$ | $150 \mu \mathrm{~V} / \mathrm{V}$ | $450 \mu \mathrm{~V}$ | $100 \mu \mathrm{~V} / \mathrm{V}$ | $300 \mu \mathrm{~V}$ |
| TOTAL |  | 8.7 mV |  | 3.7 mV |  | 1.6 mV |  | 1.1 mV |  | 12.0 mV |  | 3.5 mV |

AD741J and AD741S...Open Loop Gain is guaranteed with a $1 \mathrm{k} \Omega$ load.
${ }^{2}$ AD741C and AD741.. $\Delta V_{\mathrm{OS}} / \Delta_{\mathrm{T}}$ is not guaranteed (for complete specifications, contact the factory for data sheet).
Table 1. Error Budget Analysis

## INPUT CHARACTERISTICS



Figure 2. Max Equivalent Input Offset Drift vs. Source Resistance


Figure 3. Input Bias Current vs. Temperature


Figure 4. Common Mode Rejection vs. Frequency


Figure 5. Input Noise Voltage vs. Frequency


Figure 6. Input Noise Current vs. Frequency


Figure 7. Broadband Noise vs. Source Resistance

## OUTPUT CHARACTERISTICS

The AD741J and AD741S are specially selected for high output current capability. High efficiency output transistors, thermally balanced chip design and precise short circuit current control insure against gain degradation at high current levels and temperature extremes. The AD741J guarantees a minimum gain of 25,000 , swinging $\pm 10 \mathrm{~V}$ into a $1 \mathrm{k} \Omega$ load from 0 to $+70^{\circ} \mathrm{C}$. The AD741S guarantees minimum gain of 25,000 , swinging $\pm 10 \mathrm{~V}$ into a $1 \mathrm{k} \Omega$ load from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The AD741K and AD741 L are guaranteed with the standard $2 \mathrm{k} \Omega$ load.


Figure 8. Output Voltage Swing vs. Frequency


Figure 9. Output Voltage Swing vs. Load Resistance


Figure 10. Open Loop Gain vs. Frequency

## BONDING DIAGRAM

All versions of the AD741 are available in chip form. See the Analog Devices chip catalog for further information.


PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-99 8 PIN METAL PACKAGE.

## CONNECTION DIAGRAMS



PHYSICAL DIMENSIONS
Dimensions shown in inches and (mm).


MIL-STANDARD-883
The AD741S is available with $100 \%$ screening to MIL-STD-883, Method 5004, Class A, B, or C. Consult the factory for pricing and delivery.

## ORDERING GUIDE

|  |  | ORDER |
| :--- | :--- | :--- |
| MODEL | TEMP. RANGE | NUMBER |
| AD741 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AD741 ${ }^{*}$ |
| AD741K | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AD741K |
| AD741L | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AD741L |
| AD741S | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AD741SH |
| *Add Package Type Letter $; \mathrm{H}=$ TO-99, $\mathrm{N}=$ Mini-DIP. |  |  |

## FEATURES

Ten Times More Gain Than Other OP-07 Devices (3.0M min)

Ultra-Low Offset Voltage: $10 \mu \mathrm{~V}$
Ultra-Low Offset Voltage Drift: $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
Ultra-Stable vs. Time: $0.2 \mu \mathrm{~V} /$ month
Ultra-Low Noise: $0.35 \mu \mathrm{~V}$ p-p
No External Components Required Monolithic Construction
High Common Mode Input Range: $\pm 14.0 \mathrm{~V}$
Wide Power Supply Voltage Range: $\pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
Fits 725, 108A/308A, 741 Sockets

## PRODUCT DESCRIPTION

The AD OP-07 is an improved version of the industry-standard OP-07 precision operational amplifier. A guaranteed minimum open-loop voltage gain of $3,000,000$ (AD OP-07A) represents an order of magnitude improvement over older designs; this affords increased accuracy in high closed loop gain applications. Input offset voltages as low as $10 \mu \mathrm{~V}$, bias currents of 0.7 nA , internal compensation and device protection eliminate the need for external components and adjustments. An input offset voltage temperature coefficient of $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ and longterm stability of $0.2 \mu \mathrm{~V} /$ month eliminate recalibration or loss of initial accuracy.
A true differential operational amplifier, the AD OP-07 has a high common mode input voltage range ( $\pm 14 \mathrm{~V}$ ) high common mode rejection ratio (up to 126 dB ) and high differential input impedance ( $50 \mathrm{M} \Omega$ ); these features combine to assure high accuracy in noninverting configurations. Such applications include instrumentation amplifiers, where the increased openloop gain maintains high linearity at high closed-loop gains.
The AD OP-07 is available in five performance grades. The AD OP-07E, AD OP-07C and AD OP-07D are specified for operation over the 0 to $+70^{\circ}$. C temperature range, while the AD OP-07A and AD OP-07 are specified for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation. Full processing to the requirements of MIL-STD883, Class B, is available on the AD OP-07 and AD OP-07A. All devices are packaged in TO-99 hermetically-sealed metal cans.


## PRODUCT HIGHLIGHTS

1. Increased open-loop voltage gain ( 3.0 million, min ) results in better accuracy and linearity in high closed-loop gain applications.
2. Ultra-low offset voltage and offset voltage drift, combined with low input bias currents, allow the AD OP-07 to maintain high accuracy over the entire operating temperature range.
3. Internal frequency compensation, ultra-low input offset voltage and full device protection eliminate the need for additional components. This reduces circuit size and complexity and increases reliability.
4. High input impedances, large common mode input voltage range and high common mode rejection ratio make the AD OP-07 ideal for noninverting and differential instrumentation applications.
5. Monolithic construction along with advanced circuit design and processing techniques result in low cost.
6. The input offset voltage is trimmed at the wafer stage. Unmounted chips are available for hybrid circuit applications.

SPECIFICATIONS
( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 15 \mathrm{~V}$, unless otherwise specified)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{MODEL} \& \multicolumn{3}{|c|}{AD OP-07EH} \& \multicolumn{3}{|c|}{AD OP-07CH} \& \multicolumn{3}{|c|}{AD OP-07DH} \\
\hline '' 'PARAMETER \& SYMBOL \& MIN \& TYP \& MAX \& MIN \& TYP \({ }^{\text {c }}\) \& MAX \& MIN \& TYP \& MAX \\
\hline OPEN LOOP GAIN \& Avo \& \[
\begin{aligned}
\& 2,000 \\
\& 1,800 \\
\& 300 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& 5,000 \\
\& 4,500 \\
\& 1,000
\end{aligned}
\] \& \& \[
\begin{aligned}
\& 1,200 \\
\& 1,000 \\
\& 300 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& 4,000 \\
\& 4,000 \\
\& 1,000
\end{aligned}
\] \& \& \[
\begin{aligned}
\& 1,200 \\
\& 1,000 \\
\& 300 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& 4,000 \\
\& 4,000 \\
\& 1,000 \\
\& \hline
\end{aligned}
\] \& \\
\hline \begin{tabular}{l}
OUTPUT CHARACTERISTICS Maximum Output Swing \\
Open-Loop Output Resistance
\end{tabular} \& \(\mathrm{V}_{\mathrm{OM}}\)

$\mathrm{R}_{\mathrm{O}}$ \& \[
$$
\begin{aligned}
& \pm 12.5 \\
& \pm 12.0 \\
& \pm 10.5 \\
& \pm 12.0
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \pm 13.0 \\
& \pm 12.8 \\
& \pm 12.0 \\
& \pm 12.6 \\
& 60
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& \pm 12.0 \\
& \pm 11.5 \\
& \pm 11.0
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \pm 13.0 \\
& \pm 12.8 \\
& \pm 12.0 \\
& \pm 12.6 \\
& 60
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& \pm 12.0 \\
& \pm 11.5 \\
& \pm 11.0
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \pm 13.0 \\
& \pm 12.8 \\
& \pm 12.6 \\
& 60
\end{aligned}
$$
\] \& <br>

\hline FREQUENCY RESPONSE Closed Loop Bandwidth Slew Rate \& $$
\begin{aligned}
& \text { BW } \\
& \text { SR }
\end{aligned}
$$ \& \& \[

$$
\begin{aligned}
& 0.6 \\
& 0.17
\end{aligned}
$$

\] \& \& \& \[

$$
\begin{aligned}
& 0.6 \\
& 0.17
\end{aligned}
$$

\] \& \& \& \[

$$
\begin{aligned}
& 0.6 \\
& 0.17
\end{aligned}
$$
\] \& <br>

\hline | INPUT OFFSET VOLTAGE |
| :--- |
| Initial |
| Adjustment Range |
| Average Drift |
| No External Trim |
| With External Trim |
| Long Term Stability | \& | $\mathrm{V}_{\mathrm{OS}}$ |
| :--- |
| $\mathrm{TCV}_{\text {os }}$ TCV ${ }_{\text {OSN }}$ |
| $\mathrm{V}_{\mathrm{OS}}$ /Time | \& \& \[

$$
\begin{aligned}
& 30 \\
& 45 \\
& \pm 4 \\
& \\
& 0.3 \\
& 0.3 \\
& \\
& 0.3 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 75 \\
& 130 \\
& \\
& 1.3 \\
& 1.3 \\
& 1.5
\end{aligned}
$$

\] \& , \& \[

$$
\begin{aligned}
& 60 \\
& 85 \\
& \pm 4 \\
& \\
& 0.5 \\
& 0.4 \\
& 0.4
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 150 \\
& 250 \\
& \\
& \text { (Note 3) } \\
& 1.8 \\
& 1.6 \\
& \text { (Note 3) } \\
& 2.0
\end{aligned}
$$

\] \& . \& \[

$$
\begin{aligned}
& 60 \\
& 85 \\
& \pm 4 \\
& \\
& 0.7 \\
& 0.7 \\
& \\
& 0.5 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 150 \\
& 250 \\
& \\
& \text { (Note 3) } \\
& 2.5 \\
& 2.5 \\
& \text { (Note 3) } \\
& 3.0
\end{aligned}
$$
\] <br>

\hline | INPUT OFFSET CURRENT Initial |
| :--- |
| Average Drift | \& | $\mathrm{I}_{\mathrm{OS}}$ |
| :--- |
| $\mathrm{TCI}_{\mathrm{OS}}$ | \& \& \[

$$
\begin{aligned}
& 0.5 \\
& 0.9 \\
& 8 \\
& \quad \text { (No } \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 3.8 \\
& 5.3 \\
& 35 \\
& \hline
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 0.8 \\
& 1.6 \\
& 12 \\
& (\mathrm{No} \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{array}{r}
6.0 \\
8.0 \\
50 \\
\hline
\end{array}
$$

\] \& \& \[

$$
\begin{aligned}
& 0.8 \\
& 1.6 \\
& 12 \\
& { }^{1} \\
&
\end{aligned}
$$

\] \& \[

$$
\begin{array}{r}
6.0 \\
8.0 \\
50 \\
\hline
\end{array}
$$
\] <br>

\hline | INPUT BIAS CURRENT |
| :--- |
| Initial |
| Average Drift | \& I

$\mathrm{TCI}_{B}$ \& \& \[
$$
\begin{aligned}
& \pm 1.2 \\
& \pm 1.5 \\
& { }^{13}(\mathrm{No} \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \pm 4.0 \\
& \pm 5.5 \\
& \mathbf{2}^{35} \\
& \hline
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& \pm 1.8 \\
& \pm 2.2 \\
& 18 \quad{ }_{\text {(No }} \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \pm 7.0 \\
& \pm 9.0 \\
& 50
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& \pm 2.0 \\
& \pm 3.0 \\
& 18
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \pm 12 \\
& \pm 14 \\
& 50
\end{aligned}
$$
\] <br>

\hline INPUT RESISTANCE Differential Common Mode \& $$
\begin{aligned}
& \mathrm{R}_{\mathrm{IN}} \\
& \mathrm{R}_{\mathrm{IN}} \mathrm{CM}
\end{aligned}
$$ \& 15 \& \[

$$
\begin{aligned}
& 50 \\
& 160
\end{aligned}
$$

\] \& \& 8 \& \[

$$
\begin{aligned}
& 33 \\
& 120
\end{aligned}
$$

\] \& \& 7 \& \[

$$
\begin{aligned}
& 31 \\
& 120
\end{aligned}
$$
\] \& <br>

\hline | INPUT NOISE |
| :--- |
| Voltage |
| Voltage Density |
| Current |
| Current Density | \& \[

$$
\begin{aligned}
& e_{n} p-p \\
& e_{n} \\
& i_{n} p-p \\
& i_{n}
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 0.35 \\
& 10.3 \\
& 10.0 \\
& 9.6 \\
& 14 \\
& 0.32 \\
& 0.14 \\
& 0.12 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 0.6 \\
& 18.0 \\
& 13.0 \\
& 11.0 \\
& 30 \\
& 0.80 \\
& 0.23 \\
& 0.17 \\
& \hline
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 0.38 \\
& 10.5 \\
& 10.2 \\
& 9.8 \\
& 15 \\
& 0.35 \\
& 0.15 \\
& 0.13
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 0.65 \\
& 20.0 \\
& 13.5 \\
& 11.5 \\
& 35 \\
& 0.90 \\
& 0.27 \\
& 0.18
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 0.38 \\
& 10.5 \\
& 10.2 \\
& 9.8 \\
& 15 \\
& 0.35 \\
& 0.15 \\
& 0.13
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 0.65 \\
& 20.0 \\
& 13.5 \\
& 11.5 \\
& 35 \\
& 0.90 \\
& 0.27 \\
& 0.18
\end{aligned}
$$
\] <br>

\hline | INPUT VOLTAGE RANGE |
| :--- |
| Common Mode |
| Common Mode Rejection Ratio | \& CMVR

CMRR \& $$
\begin{aligned}
& \pm 13.0 \\
& \pm 13.0 \\
& 106 \\
& 103
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \pm 14.0 \\
& \pm 13.5 \\
& 123 \\
& 123
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& \pm 13.0 \\
& \pm 13.0 \\
& 100 \\
& 97
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \pm 14.0 \\
& \pm 13.5 \\
& 120 \\
& 120
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& \pm 13.0 \\
& \pm 13.0 \\
& 94 \\
& 94
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \pm 14.0 \\
& \pm 13.5 \\
& 110 \\
& 106 \\
& \hline
\end{aligned}
$$
\] \& <br>

\hline | POWER SUPPLY |
| :--- |
| Current, Quiescent Power Consumption Rejection Ratio | \& \[

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{Q}} \\
& \mathrm{P}_{\mathrm{D}} \\
& \mathrm{PSRR}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 94 \\
& 90
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 3.0 \\
& 90 \\
& 6.0 \\
& 107 \\
& 104
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 4.0 \\
& 120 \\
& 8.4
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 90 \\
& 86
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 3.5 \\
& 105 \\
& 6.0 \\
& 104 \\
& 100 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 5.0 \\
& 150 \\
& 8.4
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 90 \\
& 86
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 3.5 \\
& 105 \\
& 6.0 \\
& 104 \\
& 100
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 5.0 \\
& 150 \\
& 8.4
\end{aligned}
$$
\] <br>

\hline OPERATING TEMPERATURE RANGE \& $\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}$ \& 0 \& \& +70 \& 0 \& \& +70 \& 0 \& \& +70 <br>
\hline
\end{tabular}

## NOTES:

1) Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application
of power. Additionally, AD OP-07A offset voltage is measured five minutes after power supply application at $25^{\circ} \mathrm{C}, \mathbf{- 5 5 ^ { \circ }} \mathbf{C}$ and $+125^{\circ} \mathrm{C}$.
2) Long Term Input Offset Voltage Stability refers to the averaged trend line of VOS vs Time over extended periods of time and is extrapolated from high temperature test data. Excluding the initial hour of operation, changes in VOS during the first $\mathbf{3 0}$ operating days are typically $2.5 \mu \mathrm{~V}$ - Parameter is not $100 \%$ tested: $90 \%$ of units meet this specification.
3) Parameter is not $100 \%$ tested; $90 \%$ of units meet this specification.
4) The AD OP-07A and AD OP-07 are available fully processed to MIL-STD-883, Class B. Order AD OP-07-AH-883B or AD OP-07-H-883B.

Specifications subject to change without notice.


Supply Voltage $\qquad$
Internal Power Dissipation (Note 1) 500 mW
Differential Input Voltage .$\pm 30 \mathrm{~V}$
Input Voltage (Note 2)
2). . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$

Output Short Circuit Duration.
. . . . . . . . . . . . . . . Indefinite

Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature Range
OP-07A, OP-07. . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ OP-07E, OP-07C, OP-07D . . . . . . . . . . . . . . . 0 to $+70^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60sec) . . . . . . . . $300^{\circ} \mathrm{C}$

## NOTES:

Note 1: Maximum package power dissipation vs. ambient temperature.

| Package Type | Maximum Ambient <br> Temperature for Rating | Derate Above Maximum <br> Ambient Temperature |
| :--- | :---: | :---: |
| TO-99 (H) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

Note 2: For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## CHIP DIMENSIONS AND BONDING DIAGRAM

Dimensions shown in inches and (mm).


The AD OP-07 is available in wafer-trimmed chip form for precision hybrids. Consult the factory directly for details.


Offset Voltage Test Circuit


Burn-In Circuit

The AD OP-07 may be directly substituted for other OP-07's as well as $725,108 / 208 / 308,108 \mathrm{~A} / 201 \mathrm{~A} / 301 \mathrm{~A}, 714$, OP-05 or LM11 devices, with or without removal of external frequency compensation or offset nulling components. If used to replace 741 devices, offset nulling components must be re-


Figure 1. Optional Offset Nulling Circuit and Power Supply Bypassing
moved (or referenced to $+\mathrm{V}_{\mathrm{S}}$ ). Input offset voltage of the AD OP-07 is very low, but if additional nulling is required, the circuit shown in Figure 1 is recommended.
The AD OP-07 provides stable operation with load capacitances up to 500 pF and $\pm 10 \mathrm{~V}$ swings; larger capacitances should be decoupled with $50 \Omega$ resistor.
Stray thermoelectric voltages generated by dissimilar metals (thermocouples) at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.
Although the AD OP-07 features high power supply rejection, the effects of noise on the power supplies may be minimized by bypassing the power supplies as close to pins 4 and 7 of the AD OP-07 as possible, to load ground with a good-quality $0.01 \mu \mathrm{~F}$ ceramic capacitor as shown in Figure 1.

Performance Curves (typical @ $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{AD}$ OP-07 Grade Device unless otherwise noted)


Vout, 5V/DIV

AD OP-07 Open Loop Gain Curve


Open Loop Gain vs. Temperature


AD OP-07 Low Frequency Noise (See Test Circuit, on the Previous Page)


Open Loop Frequency Response

## Typical Performance Curves



Closed Loop Response for Various Gain Configurations


Input Wideband Noise vs. Bandwidth 10.1 Hz to Frequency Indicated)


CMRR vs. Frequency


Power Consumption vs. Power Supply


Maximum Undistorted Output vs. Frequency


Offset Voltage Stability vs. Time


PSRR vs. Frequency


LOAD RESISTOR TO GROUND - $k \Omega$

Output Voltage vs. Load Resistance

# Fast Settling Video Operational Amplifier H0S 050,0504 

FEATURES<br>80ns Settling to 0.1\%; 200ns Settling Time to 0.01\% 100MHz Gain Bandwidth Product<br>55MHz 3dB Bandwidth<br>100 mA Output Capability @ $\pm 10 \mathrm{~V}$<br>Maximum Tempco of $35 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (HOS-050A)<br>APPLICATIONS<br>A to D Input Amplifier<br>D to A Current Converter<br>Video Pulse Amplifier<br>CRT Deflection Amplifier<br>Wideband Current Booster

## GENERAL DESCRIPTION

The HOS-050 and HOS-050A op amps are very high speed wideband operational amplifiers specially designed to complement the Analog Devices' line of high speed data acquisition products. Both models feature a 100 MHz gain bandwidth product, slew rate of $300 \mu \mathrm{~V} / \mu \mathrm{s}$ and settling time of 80 ns to $0.1 \%$.

Model HOS-050 has an input offset voltage of 25 mV , typical; HOS-050A has àn offset voltage of 10 mV , typical. Both models have a rated output of $\pm 100 \mathrm{~mA}, \mathrm{~min}$, and an exceptionally low input voltage noise of only $7 \mu \mathrm{~V}$ rms, dc to 2 MHz , making them ideally suited for a broad range of video applications.

## D/A's AND FAST SETTLING

It used to be sufficient to specify op amps according to their slewing rates, bandwidth, and drive capability. Settling times were unimportant until the recent increase in the use of high speed video D/A converters. Since the conversion speed of D/A's can be limited by the settling time of the output amplifier, it has become essential to choose an op amp which will have a settling time which is compatible to the D/A.
Settling time is determined not only by the slew rate of an op amp, but also by the amount of overshoot and ringing experienced at the tail end of a step function change. This is largely due to the bandwidth limitations experienced in many op amps operating with closed loop gains greater than one. The HOS series avoids this problem since its 100 MHz gain bandwidth product is more than large enough for most video applications.


Figure 1. Settling Time Measurement
For additional information on fast amplifiers, see Analog Devices' model 48, 50, 51 data sheets.


For example, at a gain of 1 in the inverting mode, it has a bandwidth of 55 MHz and a settling time of 80 ns to $0.1 \%$ for a 5 -volt input step voltage.


Figure 2. Output Voltage vs Signal Frequency


Figure 3. Power Dissipation vs Temperature


Figure 4. Settling Time Test Circuit for 0.01\% Settling

| Model | HOS-050 (HOS-050A) |
| :--- | :--- |
| OPEN LOOP GAIN, DC | 100 dB min |
| $\quad$ Load $=100 \Omega$ |  |
| RATED OUTPUT |  |
| Voltage, $R_{L} \geqslant 100 \Omega$ | $\pm 10 \mathrm{~V}$ min |
| Current | $\pm 100 \mathrm{~mA}$ min |
| FREQUENCY RESPONSE (Circuit of Figure 1$)$ |  |
| Gain Bandwidth Product, $\mathrm{R}_{\mathrm{FF}}=\mathrm{R}_{\mathrm{FB}}=500 \Omega$ | 100 MHz |
| Small Signal Bandwidth, $3 \mathrm{~dB}($ See Table 1) | 55 MHz |
| Full Power (See Figure 2 for 3\% |  |
| distortion levels) | 4 MHz |
| Harmonic Distortion (See Table 2) | -60 dB |
| Slew Rate | $300 \mathrm{~V} / \mu \mathrm{s}$ |
| Overload Recovery (50\% overdrive) | 400 ns |
| Rolloff Characteristic | $6 \mathrm{~dB} /$ Octave |

SETTLING TIME to 0.1\% Full Scale (See Table 3)
Inverting $\quad A=1, \mathrm{R}_{\mathrm{FF}}=\mathrm{R}_{\mathrm{FB}}=500 \Omega$
$\mathrm{V}_{\text {OUT }}= \pm 5 \mathrm{~V} / \pm 2.5 \mathrm{~V}$
$\begin{array}{rlr}\text { Noninverting } A=2, R_{\text {FF }}=500 \Omega, R_{F B}=500 \Omega & 100 \mathrm{~ns} / 80 \mathrm{~ns} \\ V_{\text {OUT }}= \pm 5 \mathrm{~V} / \pm 2.5 \mathrm{~V} & 200 \mathrm{~ns} / 135 \mathrm{~ns}\end{array}$
INPUT OFFSET VOLTAGE
Initial @ $+25^{\circ} \mathrm{C}$ (adjustable to zero, see Figure 1) $35 \mathrm{mV} \max (15 \mathrm{mV}$ max) vs. Temperature $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$
vs. Power Supply Voltage
150 max ( 35 max ) $\pm 75 \mu \mathrm{~V} / \%$

| INPUT BIAS CURRENT |  |
| :--- | :--- |
| Initial @ $+25{ }^{\circ} \mathrm{C}$ | 1nA typ, 2 nA max <br> doubles $/+10^{\circ} \mathrm{C}$ |


| INPUT IMPEDANCE |
| :--- |
| Differential | $10^{10} \Omega \|_{5 \mathrm{pF}}$

$\frac{\text { Common Mode }}{\text { INPUT NOISE }\left(\mathrm{R}_{\mathrm{FF}}=100 \Omega, \mathrm{R}_{\mathrm{FB}}=1000 \Omega\right)}$

| de to 100 kHz | $5 \mu \mathrm{~V}$ rms |
| :--- | ---: |
| dc to 2 MHz | $7 \mu \mathrm{~V} \mathrm{rms}$ |


| INPUT VOLTAGE RANGE |  |
| :--- | :--- |
| Common Mode Voltage | $\pm 10 \mathrm{~V}$ min |
| Max Safe Differential Voltage | $\pm$ Supply Voltage |
| Common Mode Rejection | 70 dB |

POWER SUPPLY

| Voltage, Rated Performance | $\pm 15 \mathrm{~V}$ dc |
| :--- | :--- |
| Voltage, Operating Range | $\pm 12 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |
|  | (Absolute max) |
| Current, Quiescent max/typ | $\pm 25 / \pm 20 \mathrm{~mA}$ |
| Power Consumption | 0.6 W (quiescent) |
| Allowable Power Dissipation (See Figure 3) | 1.25 W max |
| TEMPERATURE RANGE |  |
| Operating (See Figure 3 for derating) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (case) |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## NOTE

${ }^{1}$ Output is short circuit protected for momentary shorts of 100 ms or less.
${ }^{2}$ With case temperature of $+125^{\circ} \mathrm{C}$, max junction temperature is $+175^{\circ} \mathrm{C}$.
Specifications subject to change without notice.

| $\mathbf{R}_{\mathbf{F F}}$ | $\mathbf{R}_{\mathbf{F B}}$ | Gain | Bandwidth |
| :--- | :--- | ---: | :---: |
| $500 \Omega$ | $500 \Omega$ | 1 | 55 MHz |
| $1000 \Omega$ | $1000 \Omega$ | 1 | 35 MHz |
| $500 \Omega$ | $1000 \Omega$ | 2 | 35 MHz |
| $250 \Omega$ | $1000 \Omega$ | 4 | 30 MHz |

Table 1.

$5 m$ V/DIV, $20 \mathrm{~ns} /$ DIV
0.1\% Settling, 5V Step

$0.4 \mathrm{mV} / \mathrm{DIV}, 50 \mathrm{~ns} /$ DIV
0.01\% Settling, 5V Step

## HARMONIC DISTORTION - INVERTING MODE

The following data are useful for video applications where driving a $50 \Omega$ or a $75 \Omega$ coax cable is desirable. It is assumed that the cable is source and load terminated. Therefore, a $50 \Omega$ cable represents a $100 \Omega$ load to the amplifier, and a $75 \Omega$ cable represents a $150 \Omega$ load.


Table 2. Harmonic Distortion - Inverting Mode

| P-P Output <br> Voltage | to $1 \%$ FS | to $0.1 \%$ FS | to $0.05 \%$ FS | to $0.01 \%$ FS |
| :---: | :---: | :---: | :---: | :---: |
| 10 V | 65 ns | 100 ns | 120 ns | 300 ns |
| 5 V | 50 ns | 80 ns | 90 ns | 200 ns |

Table 3. Settling Time - Inverting Mode (Measured with Gain of 1; RFF $=$ RFB $^{=}=500 \Omega$ )

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN DESIGNATIONS

| PINS | FUNCTION |
| :---: | :--- |
| 1 | +V |
| 2 | GROUND |
| 3 | OFFSET ADJ* |
| 4 | OFFSET ADJ* |
| 5 | -INPUT |
| 6 | +INPUT |
| 7 | NC |
| 8 | GROUND |
| 9 | $-V$ |
| 10 | $-V$ |
| 11 | OUTPUT |
| 12 | $+V$ |

*PINS FOR CONNECTING OPTIONAL OFFSET POTENTIOMETER. SEE FIGURE 1.


Figure 5. Settling Time Test Circuit for 0.1\% Settling

# Fast Settling Differential FET Op Amp 

 MODEL 48
## FEATURES

Fast Settling: 500ns max
Fast Slew Rate: $125 \mathrm{~V} / \mu \mathrm{s}$
Wide Bandwidth: 15 MHz
High Common Mode Rejection:
83dB min
High Gain: $A_{0}=100,000$
Low Drift: $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (48K)
APPLICATIONS
Stable Unity Gain Buffer to 15 MHz
Sample Hold Circuits
Ultra Fast Current Source
High Speed Integrator

and polarity of input step. The worst case settling is that which is specified at $\pm 10 \mathrm{~V}$.


Figurre 1. Settling Time for Various Input Steps SETTLING TIME VS $R_{F}$ AND $C_{L}$
Sectling time of an amplifier is also influenced by the value of the gain resistors selected and the amount of capacitive loading. Model 48 is stable even when driving cap loads, $C_{L}$, up to 1000 pF , but to obtain optimum settling time this value of capacitance should be held as low as possible. The effects of $\mathrm{C}_{\mathrm{L}}$ and $\mathrm{R}_{\mathrm{F}}$ on settling time are shown in Table 1.

TABLE 1. 0.1\% SETTLING TIME VS $R_{F}, C_{L}$

| $\mathrm{R}_{\mathrm{F}}=\mathrm{R}_{\mathrm{i}}(\Omega)$ | $\mathrm{t}_{\mathrm{s}}(\mathrm{ns})$ | Cap Load $(\mathrm{pF})$ |
| :---: | :---: | :---: |
| 1 k | 350 | 6 |
| 10 k | 420 | 6 |
| 50 k | 560 | 6 |
| 2 k | 320 | 100 |
| 2 k | 420 | 200 |
| 2 k | 1100 | 500 |


| MODEL | 48J (K) |
| :---: | :---: |
| OPEN LOOP GAIN DC Load 500 ohms | 100,000 min |
| RATED OUTPUT ${ }^{1}$ <br> Voltage, 500 ohm Load Current Maximum Load Capacitance | $\pm 10 \mathrm{~V}$ min $\pm 20 \mathrm{~mA}$ min 1000 pF |
| FREQUENCY RESPONSE <br> Unity Gain <br> Full Power <br> Slew Rate, Non-Inverting Slew Rate, Inverting Overload Recovery | 15 MHz <br> 1.5 MHz min $90 \mathrm{~V} / \mu \mathrm{s}$ min $110 \mathrm{~V} / \mu \mathrm{s} \mathrm{min}$ $0.5 \mu \mathrm{~s}$ |
| SETTLING TIME, UNITY GAIN, $\mathbf{0 . 0 1 \%}$ Non-Inverting Inverting, $\mathrm{R}_{\mathrm{f}}=\mathrm{R}_{\mathrm{i}}=2 \mathrm{k} \Omega$ | $\begin{aligned} & \text { 500ns max } \\ & \text { 500ns max } \end{aligned}$ |
| SETTLING TIME, UNITY GAIN, $0.1 \%$ <br> Inverting, $\mathrm{Z}_{\mathrm{f}}=1 \mathrm{k} \Omega \\|_{3.3 \mathrm{pF}}$ <br> Inverting, $\mathrm{Z}_{\mathrm{f}}=1 \mathrm{k} \Omega \\|_{3.3 \mathrm{pF}}$ <br> Noninverting, $\mathrm{Z}_{\mathrm{f}}=1 \mathrm{k} \Omega \\|_{3.3 \mathrm{pF}}$ | $\begin{aligned} & 300 \mathrm{~ns} \text { max } \\ & 250 \mathrm{~ns} \\ & 250 \mathrm{~ns} \\ & \hline \end{aligned}$ |
| INPUT OFFSET VOLTAGE <br> Initial @ $+25^{\circ} \mathrm{C}$ <br> Trim Potentiometer <br> With 499 ohm Fixed Trim Resistor <br> vs. Temp (0 to $+70^{\circ} \mathrm{C}$ ) <br> vs. Time <br> vs. Supply | Adjust to Zero <br> 1 k ohm <br> $\pm 2 \mathrm{mV}$ <br> $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left( \pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ max $)$ <br> $250 \mu \mathrm{~V} /$ month <br> $\pm 15 \mu \mathrm{~V} / \%$ |
| INPUT BIAS CURRENT Initial @ $+25^{\circ} \mathrm{C}$ At $+85^{\circ} \mathrm{C}$ | $\begin{aligned} & -50 \mathrm{pA} \max (-25 \mathrm{pA} \max ) \\ & 2 \mathrm{nA}(\ln A) \end{aligned}$ |
| INPUT IMPEDANCE <br> Differential <br> Common Mode | $\begin{aligned} & 10^{11} \Omega \\| 3.5 \mathrm{pF} \\ & 10^{11} \Omega \\| 3.5 \mathrm{pF} \\ & \hline \end{aligned}$ |
| INPUT NOISE Voltage, 0.01 to 1 Hz 5 Hz to 50 kHz Current, 0.01 to 1 Hz | $\begin{aligned} & 2 \mu \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & 3 \mu \mathrm{~V} \mathrm{rms} \\ & 0.1 \mathrm{pA} \mathrm{p}-\mathrm{p} \end{aligned}$ |
| INPUT VOLTAGE RANGE Differential Common Mode, 1\% Error | $\begin{aligned} & \pm 15 \mathrm{~V} \\ & \pm 11 \mathrm{~V} \\ & \hline \end{aligned}$ |
| ```COMMON MODE REJECTION \(\pm 10 \mathrm{~V}\) dc \(\pm 10 \mathrm{~V}\) dc``` | $\begin{aligned} & 15,000 \mathrm{~min} \\ & 30,000 \end{aligned}$ |
| POWER SUPPLY ${ }^{2}$ <br> Voltage, Rated Specifications <br> Operating <br> Current, Quiescent | $\begin{aligned} & \pm 15 \mathrm{~V} \\ & \pm(12 \text { to } 18) \mathrm{V} \\ & 9 \mathrm{~mA} \end{aligned}$ |
| TEMPERATURE RANGE <br> Rated Performance <br> Operating <br> Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| MECHANICAL <br> Weight <br> Trimpot <br> Mating Socket | $\begin{aligned} & 15 \text { grams } \\ & 1 \mathrm{k} \Omega, \text { ADI \#79PR1k } \\ & \text { AC1010 } \end{aligned}$ |

${ }^{1}$ Short circuit protected to ground.
${ }^{2}$ Recommend ADI model $904, \pm 15 \mathrm{~V} @ 50 \mathrm{~mA}$.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


Mating Socket AC1010
*Analog Devices Model 79PR1k

OPEN LOOP GAIN, PHASE \& CMRR VS FREQUENCY


KEY SPECS FOR ADI FAST SETTLING FET OP AMPS

| Model | 48 J | 46 J | 44 J | 45 J |
| :--- | ---: | ---: | ---: | :---: |
| Settling to |  |  |  |  |
| 0.01\% (max) | 500 | 300 | 1000 | 1000 ns |
| Slew Rate | 125 | 1000 | 75 | $75 \mathrm{~V} / \mu \mathrm{s}$ |
| Bandwidth | 15 | 40 | 10 | 10 MHz |
| Output @ 10V | 20 | 100 | 20 | 20 mA |
| Drift | 50 | 75 | 50 | $50 \mu \mathrm{~V}^{\circ} \mathrm{C}$ |
| CMR min |  |  |  |  |
| @ 10V | 83 | 72 | 80 | 74 dB |
| Gain (min) | 100 k | 25 k | 100 k | 50 k |

## CONSIDERATIONS FOR HIGH SPEED APPLICATIONS

Components: Use gain resistors of $2 \mathrm{k} \Omega \Omega$ or less to reduce effects of stray capacitance. Use metal film resistors for low capacitance and inductance.
Wiring:

Run separate signal and power grounds terminating at a common point at the power supply common (preferably). Keep all leads as short as possible to reduce noise pickup and inductive effects.

## FEATURES

Fast Settling: 200ns max, 0.05\% (50J/K)<br>100ns max, 0.1\% (50J/K)<br>100 mA Output: dc to $8 \mathrm{MHz}(50 \mathrm{~J} / \mathrm{K})$ dc to 6 MHz (51A/B)<br>All Hermetically Sealed Semiconductors (51A/B) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Temperature Range (51A/B) 100 MHz Gain Bandwidth (50J/K)<br>\section*{APPLICATIONS}<br>A to D Input Amplifier D to A Current Converter<br>Video Pulse Amplifier CRT Deflection Amplifier Wideband Current Booster

## GENERAL DESCRIPTION

Models 50 and 51 are ultra fast, wideband differential FET amplifiers, designed for applications requiring fast settling time with high output current in closed loop gain configurations of 2 or greater. Model 50 offers guaranteed settling time of 100 ns maximum to $\pm 0.1 \%$ accuracy and 200 ns maximum to $\pm 0.05 \%$ accuracy. Model 51 features all hermetically sealed semiconductors for greater reliability and wide operating temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ with guaranteed settling times of 140 ns maximum to $\pm 0.1 \%$ and 250 ns maximum to $\pm 0.05 \%$.
Model 50 is available in two input voltage drift selections. model 50 J is $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, model 50 K is $\pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max. Other outstanding features of models $50 \mathrm{~J} / \mathrm{K}$ are 100 MHz gain bandwidth product, slew rate of $500 \mathrm{~V} / \mu \mathrm{s}$ and output current of $\pm 100 \mathrm{~mA}$ from dc to 8 MHz .
Model 51 is also available in two input voltage drift selections; model 51 A is $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, model 51 B is $\pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max. Models $51 \mathrm{~A} / \mathrm{B}$ offer 80 MHz gain bandwidth product, slew rate of $400 \mathrm{~V} / \mu \mathrm{s}$ and $\pm 100 \mathrm{~mA}$ output current from dc to 6 MHz . Both models 50 and 51 offer significant improvement over previous designs with lower input voltage noise ( $6 \mu \mathrm{~V} \mathrm{rms}$, 5 Hz to 2 MHz bandwidth), particularly important in display system D/A converter applications.

## FAST SETTLING APPLICATIONS

D/A converters require fast settling output amplifiers since conversion speed is often dictated by the settling time of the amplifier. Models 50 and 51 offer fast settling time performance at closed loop gains from 2 to 6 . This characteristic is extremely important for D/A applications requiring fast current to voltage conversion from less than ideal current sources.


The circuit shown in Figure 1 is that of a typical current to voltage converter. The output of the $\mathrm{D} / \mathrm{A}$ converter is often considered an ideal current source ( $\mathrm{R}_{\text {out }}=\infty$ ) which is converted to a voltage by the amplifiers' feedback resistor. Although it may appear that in this application the amplifier is being operated in a closed loop gain of 1 , a closer look at the D/A's specifications may show an output impedance of 800 to 2500 ohms. For this condition, the amplifier is operated in a closed loop gain of 2 to 6 . This is then the range of gains over which settling time is important.


Figure 1. High Speed Current to Voltage Buffer
High speed amplifiers typically suffer significant degradation in settling time when operated in closed loop gains greater than unity. Model 50 , with 100 MHz gain bandwidth and model 51 with 80 MHz gain bandwidth achieve fast settling time since they are far from the point of bandwidth limitations. For example, at a gain of 4 , model 50 has a bandwidth of 20 MHz , which represents a time constant of 8 ns . For $0.1 \%$ settling, the bandwidth limitation is 6.9 time constants or approximately 55 ns .

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ unless otherwise noted)

| MODEL | 50J | 50K | 51A | 51B |
| :---: | :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN |  |  |  |  |
| DC, Load $=100$ ohm | 88 dB min | * | 94 dB min | ** |
| DC, Load $=2 \mathrm{k}$ ohm | 94 dB min | * | 97 dB min | ** |
| RATED OUTPUT ${ }^{1}$ L |  |  |  |  |
| $\therefore$ Voltage, $\mathbf{R}_{\mathbf{L}} \geqslant 100 \Omega$ | $\pm 10 \mathrm{~V}$ min | * | * | * |
| Current | $\pm 100 \mathrm{~mA} \mathrm{~min}$ | * | * | * |
| Impedance, Open Loop dc | $200 \Omega$ | * | * | * |
| Load Capacitance, max |  |  |  |  |
| Inverting | 100 pF max | * | * | * |
| Noninverting | 50 pF max | * | * | * |
| FREQUENCY RESPONSE |  |  |  |  |
| Small Signal, Unity Gain | 70 MHz | * | 56 MHz | ** |
| Small Signal, -3dB, Unity Gain | 100 MHz | * | 80 MHz | ** |
| Full Power | 8 MHz min | * | 6 MHz min | ** |
| Slew Rate, Noninverting | $400 \mathrm{~V} / \mu \mathrm{s}, \mathrm{min}$ | * | $300 \mathrm{~V} / \mu \mathrm{s}$, min | ** |
| Slew Rate, Inverting | $500 \mathrm{~V} / \mu \mathrm{s}, \mathrm{min}$ | * | $400 \mathrm{~V} / \mu \mathrm{s}, \mathrm{min}$ | ** |
| Overload Recovery | 200ns | * | * | * |
| SETTLING TIME |  |  |  |  |
| Inverting, Gain $=2$ |  |  |  |  |
| $\pm 0.1 \%, \pm 10$ Volt Step | 100ns max | * | 140ns max | ** |
| $\pm 0.05 \%, \pm 10$ Volt Step | 200ns max | * | 250ns max | ** |
| Noninverting, Gain $=2$ |  |  |  |  |
| $\pm 0.1 \%, \pm 10$ Volt Step | 150ns max | * | 200ns max | ** |
| $\pm 0.05 \%, \pm 10$ Volt Step | 300ns max | * | 400 ns max | ** |
| INPUT OFFSET VOLTAGE |  |  |  |  |
| Initial, @ $+25^{\circ} \mathrm{C}$ | Adjust to Zero | * | * | * |
| Trim Potentiometer ${ }^{2}$ | $1 \mathrm{k} \Omega$ | * | * * | * |
| With $499 \Omega$ Fixed Resistor | $\pm 3 \mathrm{mV}$ | * | - | * ${ }^{\circ}$ |
| vs. Temperature | $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | , $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply Voltage | $\pm 15 \mu \mathrm{~V} / \%$ | ${ }^{*}$ | * |  |
| vs. Time | $\pm 500 \mu \mathrm{~V} /$ month | * | * | + |
| Warm up Drift, 20 Minutes | $\pm 2 \mathrm{mV}$ | * | * | * |
| INPUT BIAS CURRENT |  |  |  |  |
| Initial, @ $+25^{\circ} \mathrm{C}$ | 0, 0-2nA max | * | * | * |
| vs. Temperature | Double/ $+10^{\circ} \mathrm{C}$ | * | * : | * |
| vs. Supply Voltage | 10pA/\% | * | * | * |
| INPUT DIFFERENCE CURRENT |  |  |  |  |
| Initial, @ $+25^{\circ} \mathrm{C}$ | $\pm 100 \mathrm{pA}$ | * | * | * |
| vs. Temperature | Double $/+10^{\circ} \mathrm{C}$ | * | * | * |
| INPUT IMPEDANCE |  |  |  |  |
| Differential | $10^{10} \Omega \\| 3.5 \mathrm{pF}$ | * | * | * |
| Common Mode | $10^{10} \Omega \\| 3.5 \mathrm{pF}$ | * | * | * |
| INPUT NOISE |  |  |  |  |
| Voltage, 0.1 Hz to 10 Hz | $5 \mu \mathrm{~V}, \mathrm{p}-\mathrm{p}$ | * . | * | * |
| - 5 Hz to 2 MHz | $6 \mu \mathrm{~V}, \mathrm{rms}$ | * - | * | * |
| Current, 0.1 Hz to 10 Hz | $1 \mathrm{pA}, \mathrm{p}-\mathrm{p}$ | * | * | * |
| INPUT VOLTAGE RANGE |  |  |  |  |
| Common Mode Voltage | $\pm 10 \mathrm{~V}$ min | * | * - | * |
| Max Safe Differential Voltage | $\pm \mathrm{V}_{\text {s }}$ | * | * | * - |
| Common Mode Rejection, CMV $= \pm 10 \mathrm{~V}$ | $60 \mathrm{~dB}, \mathrm{~min}$ | * | * | * |
| Common Mode Rejection, $\mathrm{CMV}= \pm 5 \mathrm{~V}$ | $70 \mathrm{~dB}, \mathrm{~min}$ | * | *. | * |
| POWER SUPPLY |  |  |  |  |
| Voltage, Rated Performance ${ }^{3}$ | $\pm 15 \mathrm{~V}$ dc | * | * | * |
| Voltage, Operating | $\pm(12$ to 18$) \mathrm{V}$ dc | * | * | * |
| Current, Quiescent | $\pm 40 \mathrm{~mA}$ | * | * | * |
| TEMPERATURE RANGE |  |  |  |  |
| Rated Specifications | 0 to $+70^{\circ} \mathrm{C}$ | * | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ** |
| Operating ${ }^{4}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | ** |
| Storage . | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * | * | * |
| MECHANICAL |  |  |  |  |
| Case Size, mm | $1.8^{\prime \prime} \times 1.2^{\prime \prime} \times 0.6^{\prime \prime}$ | * | * | * |
| Weight, grams | 31 | * | * | * |
| Mating Socket | AC1034 | * | * - | * |

[^4]OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


MATING SOCKET AC1034


## OTHER FAST AMPLIFIERS AVAILABLE

Models 44,45 and 48, each available with two drift selections (J, K), offer fast settling of $1 \mu \mathrm{~s} \max (0.5 \mu \mathrm{~s}$, 48) to $0.01 \%$. They provide $\pm 10$ volts output at 20 mA with input drifts of $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(\mathrm{J})$ and $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ $(\mathrm{K})$ max. Unity gain response is $10 \mathrm{MHz}(15 \mathrm{MHz}, 48)$ with 1 MHz ( $1.5 \mathrm{MHz}, 48$ ) full power output.

ECONOMY - Select models $45 \mathrm{~J} / \mathrm{K}$. Good performance for inverting or noninverting ( $\pm 5 \mathrm{~V}$ CMV) designs.

FOLLOWER - Select models 44J/K for guaranteed 80dB CMR (CMV $\pm 10 \mathrm{~V}$ ). Excellent as buffer for A to D's, sample-hold multiplexer.
FAST SETTLING - Select models $48 \mathrm{~J} \& \mathrm{~K}$ for settling to $0.01 \%$ in 500 ns - small package $-1^{\prime \prime} \times 1^{\prime \prime}$.

## Applying the Figh Speed Amplifer

Figure 2 illustrates $0.1 \%$ and $0.05 \%$ settling time performance achievable from models 50 and 51 over closed loop gains from 1 to 10. Both models offer dramatic improvement over previous designs.




Figure 2. Settling Time versus Closed Loop Gain

## SLEW RATE VS. CLOSED LOOP GAIN

Unlike most high speed amplifiers, models 50 and 51 do not require high input drive voltage to achieve fast slew rate and rise time. For small signals and closed loop gains of 2 or greater, models 50 and 51 can slew faster than amplifiers having slew rate specifications of $1000 \mathrm{~V} / \mu \mathrm{s}$ and greater. This is a consequence of the method used throughout industry to specify slew rate and the fact that slew rate is determined by the initial error signal at the summing junction and the transconductance of the amplifier. If either of these two factors is reduced, slew rate is reduced.
Figure 3 illustrates the higher slew rate sensitivity of models 50 and 51 by plotting slew rate versus initial error signal along with model 46 , a popular $1000 \mathrm{~V} / \mu \mathrm{s}$ industry standard. These curves illustrate that for error signals of less than 2.5 V , model 50 has a higher slew rate than model 46 ; for error signals less than 2 V , model 51 has a higher slew rate compared to model 46.




Figure 4. Pulse Response, Model 46/Model 50

## SETTLING TIME VS. SIGNAL SWING

The curves in Figure 5 illustrate models 50/51 settling time error versus input signal level. These curves are useful as a design aid for bracketing settling time versus step input level. Settling time is defined as that time required for the output signal to settle within a specified error band about its final value in response to a perfect input step. During the settling time cycle, the output signal initially displays a propagation delay, a rise time, and a time period to settle into the specified error band.


Figure 5. Settling Time Error vs. Input Level

Percentage settling time error is calculated by forming the ratio of output error to output voltage step. Shown in Figure 5 are $1 \%, 0.1 \%$ and $0.05 \%$ error points for a $\pm 10 \mathrm{~V}$ output step. The settling times for these errors are read off the vertical axis.

Because of nonlinear factors, extrapolation of settling times from one set of conditions to another becomes very difficult, if not impossible. This point becomes very apparent, in Figure 5 , when reviewing settling time as a function of input signal swing.

## FREQUENCY RESPONSE

The frequency performance of model 50, shown in Figure 6, is characterized by a useful small signal bandwidth of up to 80 MHz and a common mode rejection of 70 dB rolling off at 10 kHz . The frequency performance of model 51 , shown in Figure 7 is characterized by a useful small signal bandwidth of up to 60 MHz and a common mode rejection of 70 dB rolling off at 10 kHz . Although the gain roll-off for both models 50 and 51 is running at -6 dB per octave, implying a single pole response, the phase angle above 10 MHz reveals the presence of higher order poles just beyond unity gain cross-over.
Whereas the design is developed to stagger these breaks for greater phase margin, it is not uncommon to encounter parasitic effects arising from stray capacitance and tight loop gain when designing in the amplifier. It is essential, therefore, to take certain precautions in selecting the value of gain resistors, load terminations and wiring techniques when applying wideband amplifiers.


Figure 6. Model 50 Frequency Response


Figure 7. Model 51 Frequency Response

## UNITY GAIN APPLICATIONS

Models 50 and 51 have been optimized for fast settling inverting applications, such as current to voltage conversion at the output of D/A converters. In these configurations the high speed amplifier is usually operating in a noise gain of about 5 . (Noise Gain $=1+\mathrm{R}_{\mathbf{f}} / \mathrm{R}_{\text {out }}$ of D/A). They have also been designed as fast noninverting amplifiers and offer excellent performance at noise gains of 2 or higher. For unity gain applications the circuits shown in Figure 8 and Figure 9 are recommended.


Figure 8. Recommended Circuit for Unity Gain Noninverting Buffer


Figure 9. Recommended Circuit for Unity Gain Inverter

## ADDITIONAL LOAD CAPACITANCE

If circuit applications require that load capacitances greater than 100 pF be driven, then stability may be assured by using the load isolation circuit of Figure 10 . The available output swing will be reduced by the drop across the $10 \Omega$ resistor. A 4.7 pF feedback capacitor should suffice to insure stability for 1000 to 1500 pF loads. Larger values of load capacitance will require increasing either the feedback capacitor or the $10 \Omega$ resistor.


Figure 10. Isolation of Load Capacitance

## COMPONENT SELECTION AND WIRING

As with all fast op amp designs, great care must be taken in designing and packaging these circuits to realize their ultimate capability. Unfortunately, what has been painstakingly gained in design can often be lost through misapplication. To assist the user, several elements of good design are presented for his consideration when applying these amplifiers.

## CIRCUIT WIRING

It is of utmost importance that care be taken in laying out signal and power ground circuits to avoid extraneous voltage pickup in the ground signal paths. Keep all leads short to minimize stray inductance and capacitance at the input terminals.
Stray effects at the input tend to cause excessive ringing while output strays destabilize the amplifier roll-off resulting in possible oscillations. Be sure to resistively decouple monitoring instruments such as oscilloscopes since their input capacitance can affect measurements also.
Power supply lead length is not as critical since models 50 and 51 use $1 \mu \mathrm{~F}$ bypass supply capacitors internally. When mounting on a pc card, the designer should consider using a ground plane about the input and feedback terminals for line driving applications. Where the source or load signals are remote to the amplifier, consider using properly terminated coax cable.
Don't overlook sockets or printed circuit mounting boards as possible sources of dielectric absorption. Avoid pole-zero mismatches in any feedback networks used with the amplifier.

## COMPONENTS

Metal film resistors are preferred over wire-wounds because of their lower capacitance and inductance. Good selections are now available with excellent accuracies and temperature coefficients. Diodes are preferably hot carrier types for the fastest-settling applications. 1N914 types are suitable for more routine uses. Capacitors in critical locations should be polystyrene, teflon, or polycarbonate, to minimize dielectric absorption.

# Low Noise, Low Drift Precision FET Amplifier 

## FEATURES

Guaranteed Low Noise $1.5 \mu \mathrm{~V}$ p-p max ( 0.01 to 1 Hz )
Low Voltage Drift: $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (52K)
Low Bias Current: 3pA, max
High CMR: 100 dB , min
High Voltage Gain: 120dB, min
Wide Power Supply Range: $\pm 9 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
Excellent Long Term Stability: $5 \mu \mathrm{~V} /$ month
Fast Thermal Response
APPLICATIONS
Low Level Instrumentation Preamp
High Impedance Precision Buffer
Long Term Integrator
Current to Voltage Converter
Precision Voltage Regulator
Preamp for 16-Bit Resolution V/F Converters

## GENERAL DESCRIPTION

Model 52, a low noise, high accuracy FET input operational amplifier was designed for handling microvolt signals from high impedance ( $>100 \mathrm{k} \Omega$ ) sources. It features guaranteed low voltage noise ( $1.5 \mu \mathrm{~V}$ p-p max, 0.01 to 1 Hz bandwidth) with low input offset voltage drift $\left(3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max , 52 \mathrm{~J} ; 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \right.$ 52 K ). Unlike most available low drift amplifiers, model 52 voltage drift is unaffected by trimming the initial offset voltage ( $0.5 \mathrm{mV} \max$ ). The low input bias current ( $3 \mathrm{pA} \max$ ) is held constant over the entire $\pm 10 \mathrm{~V}$ common mode voltage range. High voltage gain ( $120 \mathrm{~dB}, \mathrm{~min}$ ) and high CMR ( 100 dB , min ) complete the performance profile. Model 52 is an excellent choice for high accuracy, high resolution linear signal processing applications.
By incorporating a new low noise N-channel monolithic FET input stage, thermal stability, voltage noise and differential signal performance are improved to a level previously obtainable only in the best bipolar amplifier designs. Model 52 is an excellent choice to replace chopper stabilized amplifiers where significant sources of error are introduced from zero beating, "chopper spikes" and ground loop currents.
The guaranteed accuracy performance of model 52 suggests critical applications such as low noise, low drift "front-end" preamplifiers for A to D converters and DVM's. For high impedance buffering applications, model 52 offers low input bias current, high linear common mode rejection, complete protection from input transients (offset voltage and bias current will not degrade due to reverse breakdown) and freedom from latch up when the common mode voltage range is exceeded. Model 52 is supplied in a reliable, compact epoxy module package. Output is protected from shorts to ground and/or supply voltage and is capable of driving up to $0.01 \mu \mathrm{~F}$ load capacitance.


## IMPROVED OFFSET VOLTAGE STABILITY

Model 52 has been designed for the lowest possible input voltage drift over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. In most operational amplifier designs, trimming is accomplished by unbalancing the current in the input stage. This trimming technique introduces an additional 2 to $12 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each millivolt of $\mathrm{E}_{\mathrm{OS}}$ that is nulled. To provide performance consistent with low offset voltage drift, model 52 incorporates a three-point trim (see'connection diagram) whereby a compensating voltage is introduced without unbalancing the input stage currents. By virtue of this trim scheme, there is no degradation in T.C. when $\mathrm{E}_{\mathrm{OS}}$ is nulled and the specified performance is achieved.

## IMPROVED NOISE PERFORMANCE

Input noise limits signal resolution in low level signal processing applications. The FET input stage of model 52 reduces noise current significantly from that of bipolar amplifiers, permitting high source impedance applications. Model 52 also offers voltage noise levels appreciably below that of other FET amplifiers. To illustrate the excellent low noise performance of model 52, Figure 1 shows typical input voltage noise in a 0.01 to 1 Hz bandwidth. Noise is typically less than $1 \mu \mathrm{~V}$ p-p and is free of noise spikes.


Figure 1. Voltage Noise 0.01 to 1 Hz Bandwidth

| MODEL | 52J | 52K |
| :---: | :---: | :---: |
| OPEN LOOP GAIN DC $2 \mathrm{k} \Omega$ Load | 120 dB Min (130dB Typ) | * |
| RATED OUTPUT ${ }^{1}$ |  |  |
| Voltage, $2 \mathrm{k} \Omega$ Load | $\pm 10 \mathrm{~V}$ min | * |
| Current | $\pm 5 \mathrm{~mA}$ min | * • |
| Maximum Load Capacitance | $0.01 \mu \mathrm{~F}$ | * |
| Impedance, Open Loop | $75 \Omega$ | * |
| FREQUENCY RESPONSE |  |  |
| Unity Gain, Small Signal | 500 kHz | * |
| Full Power | 4 kHz min | * |
| Slew Rate | $0.25 \mathrm{~V} / \mu \mathrm{smin}$ | * |
| Overload Recovery | $130 \mu \mathrm{~s}$ | * |
| Settling Time, $\pm 0.1 \%, \pm 10 \mathrm{~V}$ Step | $100 \mu \mathrm{~s}$ | * |
| Settling Time, $\pm 0.01 \%, \pm 10 \mathrm{~V}$ Step | $150 \mu \mathrm{~s}$ | * |
| INPUT OFFSET VOLTAGE |  |  |
| Initial ${ }^{2}$, (8) $+25^{\circ} \mathrm{C}$ | $\pm 500 \mu \mathrm{~V}$ max | * |
| With External Trim Potentiometer | Adjustable to Zero |  |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply Voltage | $\pm 2 \mu \mathrm{~V} / \%$ |  |
| vs. Time | $\pm 5 \mu \mathrm{~V} / \mathrm{Month}$ | * |
| Warm-Up Drift, 5 Minutes | $\pm 5 \mu \mathrm{~V}$ | * |
| INPUT BIAS CURRENT |  |  |
| Initial, © $+25^{\circ} \mathrm{C}$ | -3pA max (-1pA Typ) | * |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\times 2 /+10^{\circ} \mathrm{C}$ | * |
| vs. Supply Voltage | $\pm 0.01 \mathrm{pA} / \%$ | * |
| INPUT DIFFERENCE CURRENT |  |  |
| Initial, © $+25^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{pA}$ | * |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\times 2 /+10^{\circ} \mathrm{C}$ | * |
| INPUT IMPEDANCE |  |  |
| Differential | $10^{12} \Omega \\| 3.5 \mathrm{pF}$ | * |
| Common Mode | $10^{12} \Omega \\| 3.5 \mathrm{pF}$ | * |
| INPUT NOISE |  |  |
| Voltage, 0.01 Hz to 1 Hz | $1.5 \mu \mathrm{~V} \mathrm{p}-\mathrm{p} \max (1 \mu \mathrm{~V} \mathrm{p}-\mathrm{p}$ Typ $)$ | * |
| 10 Hz to 10 kHz | $3 \mu \mathrm{~V}$ rms max ( $2 \mu \mathrm{~V}$ rms Typ) |  |
| $\mathrm{f}=1 \mathrm{~Hz}$ | $70 \mathrm{nV} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=10 \mathrm{~Hz}$ | $25 \mathrm{nV} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $20 \mathrm{nV} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=1 \mathrm{kHz}$ | $13 \mathrm{nV} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| Current, 0.01 Hz to 1 Hz | $0.1 \mathrm{pA} \mathrm{p}-\mathrm{p}$ | * |
| $\mathrm{f}=1 \mathrm{~Hz}$ | $7 \mathrm{fA} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=10 \mathrm{~Hz}$ | $2.5 \mathrm{fA} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $3.5 \mathrm{fA} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=1 \mathrm{kHz}$ | $6 \mathrm{fA} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * ${ }^{\text {\% }}$ |
| INPUT VOLTAGE RANGE |  | * |
| Common Mode Voltage | $\pm 10 \mathrm{~V}$ min | * |
| Common Mode Rejection, $\mathrm{CMV}= \pm 10 \mathrm{~V}$ | $100 \mathrm{~dB} \min (106 \mathrm{~dB}$ Typ) | * |
| Max Safe Differential Voltage | $\pm \mathrm{V}_{\text {s }}$ | * |
| POWER SUPPLY ${ }^{3}$ |  |  |
| Voltage, Rated Performance | $\pm 15 \mathrm{~V}$ | * |
| Voltage, Operating | $\pm(9$ to 18)V | * |
| Current, Quiescent | $\pm 5 \mathrm{~mA}$ | * |
| TEMPERATURE RANGE |  |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |
| Case Size | 1.12 " $1.12^{\prime \prime} \times 0.4 "$ | * - |
| Weight | 16 g | * |
| Mating Socket | AC1008 | * |

*Specifications same as model 52J.
${ }^{1}$ Protected for short circuit to ground.
${ }^{2}$ With no external trim potentiometer connected.
${ }^{3}$ Recommended power supply, ADI model $904, \pm 15 \mathrm{~V}$ © 50 mA output.
Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

${ }^{1}$ Optional $1 \mathrm{k} \Omega$ external trim pot, Analog Devices Model 79PR1K. Input offset voltage may be adjusted to zero with trim pot connected as shown. With trim pins left open, input offset voltage will be $\pm 0.5 \mathrm{mV}$, maximum.
*Common Supply connection not required.

## MATING SOCKET AC1008



* No connection required on Model 52.


## FREQUENCY RESPONSE

From the plot of Open Loop Voltage Gain and Phase Shift (see Figure 2) versus Frequency, it can be seen that model 52 is stable for all closed loop gains. Even at the crossover frequency of 500 kHz , model 52 has a phase margin of $75^{\circ}$.


Figure 2. Open Loop Frequency Response MODEL 171

## FEATURES

High Output Voltage: $\pm 140 \mathrm{~V}$
High CMR: 100 dB min
Operates With a Wide Range of Power Supplies
High CMV: $\pm\left(\left|V_{\mathbf{S}}\right|-10 \mathrm{~V}\right)$

APPLICATIONS<br>High Voltage Compliance Current Source<br>High Voltage Follower With Gain<br>High Voltage Integrator<br>Diff. Amp for High CMV Bridge Applications<br>Reference Power Supply

## GENERAL DESCRIPTION

Model 171 is a high performance FET input op amp designed for operation over a wide range of supply voltages. This module features an output range of $\pm 15 \mathrm{~V}$ to $\pm 140 \mathrm{~V}$ at 10 mA , a minimum. CMRR of 100 dB and a high common mode voltage rating of $\pm\left(\mathrm{V}_{\mathrm{S}}-10 \mathrm{~V}\right) \mathrm{min}$. DC offset is less than $\pm 1 \mathrm{mV}$, and maximum drift of either $\pm 50$ or $\pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ is available in the J or K versions. Bias current is less than $50 \mathrm{pA}(171 \mathrm{~J})$ or $20 \mathrm{pA}(171 \mathrm{~K})$, doubling per $+10^{\circ} \mathrm{C}$ increase of temperature. The model 171 also features small signal bandwidth of 3 MHz for unity gain, full-power bandwidth of 15 kHz , and slew rate of $10 \mathrm{~V} / \mu \mathrm{s}$. These operating characteristics make model 171 an excellent choice for high voltage buffer applications, followers with gain, off-ground signal measurements and reference power supplies.
Excellent power supply rejection of $7 \mu \mathrm{~V} / \mathrm{V}$ enables model 171 to be powered by inexpensive, low regulation supplies, without sacrificing any of the 171's inherent high performance. The supplies also need not be symmetrical. Any combination of power supply voltages between the limits of 15 to +300 V for the positive side and 15 to -300 V for negative side is acceptable provided the total voltage across the amplifier is within the range of 30 to 300 V .
Model 171's output is completely short circuit protected by the use of a current limit scheme. This type of protection provides a short circuit output that is only slightly greater than the rated output current for normal operation. With this design the module and external circuitry are protected, internal heat dissipation and the associated high temperature rise are limited, and added reliability is built in.


## POWER SUPPLY VOLTAGES

Model 171 offers the flexibility of operating with an extensive range and combination of power supply voltages. Figure 1 shows a chart of permissible combinations of supply voltages for the 171. The model 171 maintains its normal operating characteristics when using asymmetrical power supply configurations.


Figure 1. Power Supply Voltage Combinations


## *Specifications same as 171 J

${ }^{1}$ No external trim connection required.
Specifications subject to change without notice.

As shown in Figure 1, the model 171 requires at least $\pm 15$ volts applied across it in order to operate properly. The 171 may be operated from a single floating supply voltage by using the power supply offsetting scheme shown in Figure 2. When this configuration is used, the 171 is capable of operating over its specified input and output voltage range.


Figure 2. Single Supply Operation

## FREQUENCY RESPONSE

Figure 3 shows a plot of open loop gain and phase shift as a function of frequency for model 171. It can be seen that the model 171 is stable for all closed loop gains. At the crossover frequency, model 171 typically displays a phase margin of $85^{\circ}$.


Figure 3. Gain and Phase Shift vs. Frequency

The open loop dc gain of the model 171 does not change appreciably as the power supply voltage is varied (see Figure 4). Open loop gain is typically greater than 106 dB over the full power supply voltage range. Figures 3 and 4 show that excellent closed loop accuracy is assured over a great range of frequency and supply voltage when using the 171.


Figure 4. Open Loop dc Gain vs. Power Supply Voltage

## COMMON MODE REJECTION RATIO

Common mode rejection is an important parameter in measurements requiring the amplification of small differential signals riding on high common-mode voltage levels. Model 171
is characterized by a minimum CMR of 100 dB over its specified power supply voltage range. For the 171, CMR increases above this minimum value as the power supply voltage is raised.
Figure 5 shows CMR as a function of supply voltage for model 171. The 171 also is capable of handling common-mode voltages up to 140 volts (with maximum supply voltages).


Figure 5. CMRR vs. Power Supply Voltage

## OFFSET VOLTAGE

Model 171 provides excellent power supply rejection of $7 \mu \mathrm{~V} / \mathrm{V}$ and guaranteed input offset voltage drift of $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(171 \mathrm{~K})$. The combination of these two characteristics, along with its gain and common mode performance, help make the model 171 an accurate and stable source of high voltage signals. Figure 6 shows input offset vs. power supply voltage for the 171 . Supply rejection is fairly constant and is not dependent upon the power supply voltage level.


Figure 6. Input Offs:t Voltage vs. Power Supply Voltage

## BIAS CURRENT

The input bias current Nor the model 171 is specified to be 50 pA , max for the $\mathrm{J} v \in \mathrm{r}^{2}$ ion and 20 pA , max for the K version. These specifications ar : guaranteed over the normal range of common mode voltage. Bias current is a function of CMV and decreases as the CMV ıpproaches zero volts. Figure 7 shows bias current vs. CMV for model 171 K . Notice that with zero CMV the bias current is typically less than 3 pA .


Figure 7. Bias Current vs. CMV for Model 171K

## APPLICATIONS

There are many moderate-to-high voltage applications for which the model 171 FET-input op amp is useful. Typical classes of ápplications include:

1. Retrofit and auxiliary applications in existing analog computing systems utilizing a standard $\pm 100 \mathrm{~V}$ signal-voltage range.
2. Use as low-noise buffers and input amplifiers in differential or non-inverting applications with signals derived from highvoltage sources.
3. Applications for which high output voltage is needed, e.g., wide-range precision reference sources. piezoelectric crystal drivers, etc.
4. Applications with moderate signal levels in systems subject to wide variation of supply voltage.
Model 171's excellent performance characteristics, including high supply rejection, high input impedance, low noise, tolerance of capacitive load, and protection against output short circuits, make it ideal for all these classes of application.
In addition, there is one more class that is a bit unusual. For an amplifier to be safe against short-circuits, it must not only be self-protected, it must also protect the supply that feeds it. The 171 is programmed to draw a maximum short-circuit current slightly greater than the 10 mA maximum load current plus its quiescent current. Therefore, model 171 is the ideal choice for applications where a fail-safe current load that is essentially independent of supply voltage is needed.

## APPLICATIONS - PROGRAMMABLE REFERENCE VOLTAGE SOURCE

The operating specifications of the model 171 make it ideally suited for use as a low-cost, high voltage reference power supply. When coupled with an appropriate D/A converter, the 171 can also function as a 12 -bit programmable voltage source. Such a network, utilizing Analog Devices DAC12QZ converter, is shown in Figure 8. This system offers the versatility of binary or BCD coding and unipolar or bipolar output. Programmable levels of $\pm 50 \mathrm{~V}$ or $\pm 100 \mathrm{~V}$ are available by setting the output level on the D/A converter. The model 171 supply voltages can also be varied depending on the desired reference output levels. Gain control and offset control can be used, as shown in Figure 8. This type of reference supply network can be used in such applications as generation of calibration voltages (circuit or instrument testing) and low current control signal levels. Trim resistors are used in this circuit to precisely adjust the full scale and zero levels of the reference output.


Figure 8. Programmable Power Supply

An expanded application for model 171 in a programmable voltage source for a mass spectrometer is shown in Figure 9.


Figure 9. Programmable Mass Spectrometer Voltage Source

## NONLINEAR CIRCUITS HANDBOOK

In addition to its linear devices, Analog Devices also offers a comprehensive line of nonlinear function modules (multipliers, dividers, rms to dc converters, etc.). These function modules provide essential building blocks in systems that process information in industrial applications. In order to further the understanding of function modules, Analog Devices has issued the Nonlinear Circuits Handbook. This handbook is an invaluable source of information on principles, circuitry, performance specifications, testing and application of the class of devices used in nonlinear applications. The handbook helps identify design situations for which nonlinear devices will offer the best solution and provides the fundamentals and guidelines necessary for the proper selection and use of function modules. The Nonlinear Circuits Handbook is available from Analog Devices for \$5.95.

## OTHER AMPLIFIERS

- High Performance FET - model 52 : low noise ( $1.5 \mu \mathrm{~V}$ p-p, 1 Hz BW ), low drift ( $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, 52 \mathrm{~K}$ ) low bias ( $3 \mathrm{pA} \max$ ), CMRR $=80 \mathrm{~dB}$ min
- Wideband - model $48: 15 \mathrm{MHz}$ (unity gain), low noise $2 \mu \mathrm{~V}$ p-p, $1 \mathrm{~Hz} \mathrm{BW}, 300 \mathrm{~ns}$ settling, $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ drift (max)
- Wideband, Fast Settling - model $50: 70 \mathrm{MHz}$ (unity gain), 100 mA output, $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ drift (max, 50 K )
- Chopper Stabilized - model 261 : guaranteed low noise ( $1 \mu \mathrm{~V}$ p-p max, 1 Hz BW ), $\pm 0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ drift ( $\max , 261 \mathrm{~K}$ )
- Economy Electrometer - model 42 : lowest bias ( $75 \mathrm{fA}, 42 \mathrm{~K}$ )
- High Output Current - model 50: 100 mA output, wideband $\left(10 \mathrm{MHz}, \mathrm{f}_{\mathrm{p}}\right), 80 \mathrm{~ns}$ settling


## Economy, Guaranteed Low-Noise Chopper Stabilized Amplifier

## M00E 235

## FEATURES

Low Cost
Ultra-Low Noise: $0.5 \mu \mathrm{~V}$ p-p, 1 Hz BW ( $2 \mu \mathrm{~V}$, max)
Very Low Drift: $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, $0.5 \mathrm{pA} /{ }^{\circ} \mathrm{C} \max (235 \mathrm{~L})$
Excellent Long Term Stability: $5 \mu \mathrm{~V} / \mathrm{yr}$
Low Profile: 0.5" Height
APPLICATIONS
Precision Integrator
Picoamp Current Measurements
Microvolt Voltage Measurements
Bridge Amplifier
Balance Scales and Weighing Instruments

## GENERAL DESCRIPTION

Analog Devices' model 235 is a chopper stabilized inverting op amp that delivers premium performance at economy prices. It is pin-compatible with existing, more expensive modules, allowing designers to upgrade systems while realizing significant cost savings.

Foremost among model 235 's electrical specifications is its outstanding noise performance of $0.5 \mu \mathrm{~V}$ p-p ( $\mathrm{f}=0.01$ to 1 Hz ) with a guaranteed maximum limit of $2 \mu \mathrm{~V}$ in a 1 Hz BW. Low voltage noise combined with low current noise ( $10 \mathrm{pA} p-\mathrm{p}, 1 \mathrm{~Hz}$ BW) yields low input noise for source impedances up to several hundred-thousand ohms. The 235 also offers low voltage and current drift as a function of both temperature $\left(0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ $\max , 0.5 \mathrm{pA} /{ }^{\circ} \mathrm{C} \max , 235 \mathrm{~L}$ ) and time ( $5 \mu \mathrm{~V} / \mathrm{yr}$ ). This combination of noise and drift performance makes model 235 ideally suited for demanding applications such as balance scales and weighing instruments requiring high accuracy and excellent long-term stability without the use of "front panel" balance pots or periodic internal adjustment.
Model 235 has been designed to virtually eliminate intermodulation problems caused by "beating" against power line frequencies. The chopper's ultra-stable oscillator is precisely set at the factory to a frequency that minimizes interactions with harmonics of 50,60 and 400 Hz power lines.
For new and upgraded designs, model 235 sets the benchmark for economy chopper performance.

## APPLICATIONS

The model 235 inverting amplifier should be considered when long term stability must be maintained with time and temperature, and wherever maintenance-free operation of instruments

and remote circuits is essential. Typical applications include amplification of microvolt signals, precision integration and analog computing. Low input noise and stable offset voltages make model 235 an ideal preamp for precision low frequency applications such as DVM's, 12 - to 16 -bit A to D converters, and error amplifiers in servo and null detector systems.

## GUARANTEED NOISE PERFORMANCE

The excellent 1 Hz voltage noise performance of model 235 (Figure 1) results from careful selection of critical design components during manufacturing. Selection permits 1 Hz voltage noise to be maintained very near the typical specification ( $0.5 \mu \mathrm{~V}$ p-p).


Figure 1. Model 235 Voltage and Current Noise. Model 233 Voltage Noise Shown for Comparison.


## INPUT NOISE

| 0.01 to 1 Hz, typ | $0.5 \mu \mathrm{~V}$ p-p |  |  |
| :--- | :--- | :--- | :--- |
| 0.01 to $1 \mathrm{~Hz}, \max$ | - | $2 \mu \mathrm{~V}$ p-p | $2 \mu \mathrm{~V}$ p-p |
| 0.1 to 10 Hz | $3.5 \mu \mathrm{~V} \mathrm{p-p}$ | $*$ | $*$ |
| 10 Hz to 10 kHz | $5 \mu \mathrm{~V} \mathrm{rms}$ | $*$ | $*$ |
| Current, 0.01 to 1 Hz | $10 \mathrm{pA} \mathrm{p}-\mathrm{p}$ | $*$ | $*$ |
| 0.1 to 10 Hz | $30 \mathrm{pA} \mathrm{p}-\mathrm{p}$ | $*$ | $*$ |

INPUT VOLTAGE RANGE
(-) Input to Signal Ground
$\pm 15 \mathrm{~V}$ max

| POWER SUPPLY (V dc) |  |
| :--- | :--- | :--- | :--- |
| 2   <br> Rated Performance $\pm 15 \mathrm{~V}$ @ 5 mA ${ }^{*}$ <br>    <br> Operating $\pm(12$ to 18$) \mathrm{V}$ $*$ | $*$ |

## TEMPERATURE RANGE

| Rated Specifications | 0 to $+70^{\circ} \mathrm{C} \quad *$ |
| :--- | :--- |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} \quad *$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} *$ |

[^5]Model 235's low frequency noise characteristics complement its very low drift performance to yield exemplary stability and accuracy for a chopper stabilized amplifier. A plot of noise as a function of bandwidth for model 235 is shown in Figure 3.


Figure 3. Input Voltage Noise vs. Bandwidth for Model 235

## INPUT IMPEDANCE CONSIDERATIONS

Maximum input impedance for inverting amplifiers of all types is limited by bias current, bias current drift, and noise current. These currents flowing through the source impedance increase total error and noise as the input impedance increases. Figure 4 is a plot of total offset voltage, voltage drift and noise vs. input resistance for the model 235.


Figure 4. Uncompensated Offset, Drift and Noise vs. RIN

## INITIAL OFFSET ADJUSTMENT

Model 235 has low, untrimmed offset voltage specifications of $25 \mu \mathrm{~V}$ max for the J and K versions, and $15 \mu \mathrm{~V} \max$ for the L version. In many applications there will be no need to further trim the offset. In such cases the trim terminal may either be left open, or grounded. If voltage offset adjustment is desired, it may be done with a potentiometer or selected fixed resistor network, as shown in the outline drawing. For circuits where
the total input and source resistance remain relatively constant, the entire offset may be zeroed out with the voltage offset adjustment.
The circuit of Figure 5 should be used to compensate for bias current offset when using the model 235 as a current to voltage converter. The potentiometer-resistor network provides a compensating bias current to cancel the amplifier's own input bias current.
When the amplifier is used with a widely varying input resistance and minimum offset is desired, the voltage and current trim potentiometers should be used. The voltage offset should be zeroed with a low value (e.g. 1 k ohm) resistor connected from the inverting input to ground. The offset current adjustment should be made with the maximum expected value of $\mathrm{R}_{\mathrm{i}}$ connected between the input and ground.


Figure 5. Offset Current Voltage Cancellation

## INVERTING OPERATION

The model 235 is designed for use in the inverting mode. It is important that the SG (equivalent to +in) terminal be kept at the same potential as the amplifier's "common" terminal. Any voltage difference between these points is similar to a common mode voltage, and performance cannot be guaranteed under such conditions. The model 235 is also an excellent amplifier for measurement and conversion of low level current sources to proportionate voltages. With offset current externally zeroed, input currents of ten to twenty picoamperes can be amplified and converted to a voltage source for further processing.

## SHIELDING, PICKUP AND GROUNDS

Model 235 has an internal electrostatic shield that prevents pickup of extraneous signals and radiation of chopper noise by the module. One precaution is to insure that noise sources are shielded from the inverting input. The user should also insure that ground loops do not occur which can add extraneous signals when amplifying from microvolt or millivolt sources. Ground loop errors most often occur when the power supply current is allowed to flow through the input (signal) ground connection. When this happens, a voltage drop is developed across the power supply leads which appears as a voltage generator in series with the signal source, and as error at the output. This is effectively eliminated by insuring that the signal return lead does not carry the power supply current. Figure 6 illustrates the proper connection.
Another source of error is the small voltages developed by the junction of dissimilar metals encountered in the external connections to the amplifier. Normally insignificant, these "therm-
ocouple" effects may approach the magnitude of the drift specifications of the 235. Careful attention to interconnection layout design will minimize these errors.


Figure 6. Ground Connection

## INTERMODULATION CONSIDERATIONS

If noise at medium frequencies finds its way into the input circuits of carrier amplifiers (chopper amplifiers and the chopperstabilizing portions of chopper-stabilized amplifiers), it may "beat" with the chopper frequency and produce sum and difference frequencies. The "sum" and noise are unimportant, because they are usually filtered out. But the difference frequencies (which can include dc) usually interfere directly with the low-level low-frequency signal information. These effects can be examined with an oscilloscope.

Model 235 employs specially designed internal shielding and a stable, factory-set oscillator frequency to drastically reduce problems caused by interference from 50,60 and 400 Hz power lines. The user can take further precautions to eliminate intermodulation problems by:

1. Properly shielding input and power supply leads.
2. Using shielded supplies with low ripple and source impedance at the line harmonic frequencies.
3. Avoiding ground loops and locating the amplifier far from interference sources.

## THE "T" NETWORK

High gains and high input impedance to an inverting amplifier normally require excessively large feedback resistors. Such a resistor is relatively expensive, particularly for low tolerance units. Furthermore, any stray capacitance across this single resistor significantly reduces bandwidth. The " $T$ " network in Figure 7 minimizes these problems. If $R_{f} / R_{i}$ is at least 5:1, there will be no measurable change in other performance characteristics. If the ratio is lower, the effective drift and noise gain will be increased compared to the signal gain. As a general rule, make the ratio $R_{f} / R_{i}$ approximately equal to $R_{2} / R_{1}$. This results in reasonable values of resistance for $\mathrm{R}_{\mathrm{f}}$, and a minimal


Figure 7. " $T$ " Network
increase in noise and gain drift compared to the standard two resistor circuit. The " T " network also permits gain to be varied, by changing $\mathrm{R}_{1}$, without the necessity of connecting a switch or potentiometer directly to the highly sensitive inverting input terminal.

## OVERLOAD RECOVERY

The overload recovery circuit shown in Figure 8 will prevent the input circuitry from becoming saturated. This circuit, connected externally, will allow the amplifier to recover from overload in less than $0.5 \mu \mathrm{~s}$. Without this circuit overload recovery will require up to 10 seconds.


Figure 8. Overload Recovery Circuit

## MODEL 234 WIDEBAND CHOPPER

The forte of model 235 is low frequency applications requiring high accuracy and highest stability. For wideband designs, the model 234 chopper is the recommended amplifier. The 234 has very good drift specifications coupled with outstanding bandwidth ( 2.5 MHz unity gain, 500 kHz full power) and wideband noise performance ( $1.5 \mu \mathrm{~V}$ p-p, $\mathrm{f}=0.1$ to 10 Hz and $2 \mu \mathrm{~V}$ $\mathrm{rms}, \mathrm{f}=10$ to 10 kHz ).
Model 234 is preferred for designs of wideband microvolt signal processors, low duty cycle pulse train integrators and fast analog computers.

## FEATURES

Non-Inverting Input<br>$10^{9} \Omega$ Common Mode Impedance Protected MOSFET Chopper Ultra Low Drift $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, Max (261K) Guaranteed Low Noise of $0.4 \mu \mathrm{Vp-p}$ ( 0.01 to 1 Hz ) Low Cost:

APPLICATIONS<br>Microvolt \& Millivolt Measurements<br>Meter \& Recorder Preamplifier<br>Semiconductor Strain Gage Amplifier<br>Biological Sensors<br>Potentiometer Buffer

## GENERAL DESCRIPTION

Model 261 is a low cost non-inverting chopper amplifier featuring ultra low drift of $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, open loop gain of greater than 10 million $\mathrm{V} / \mathrm{V}$ and guaranteed low noise performance of $0.4 \mu \mathrm{~V} p-\mathrm{p} \max$ in a 0.01 to 1 Hz bandwidth. It is ideally suited for low level pre-amplifier applications where high input impedance and low noise are essential.

Model 261 also offers a solution to beat frequency problems caused by a low frequency carrier mixing with harmonics of the ac line. Its carrier frequency of 3500 Hz is nearly a decade higher than that of models previously available. The required harmonic of the ac line that could cause interference with a 3500 Hz carrier has negligible energy content and beat frequencies are eliminated. As a further protection against interfering signals, model 261 has been completely shielded internally. This protective shield reduces interference due to RF signals, as well as carrier signals from adjacent chopper amplifiers.
Still another advantage of the 261 due to its higher chopper frequency and shielded design is an output signal that is free from both distortion and chopper spikes. The result is a design that can process low level signals while maintaining low distortion and high signal to noise ratios.

## CHOPPER VS. CHOPPER-STABILIZED

Most conventional ultra-stable amplifiers are chopper-stabilized to achieve low drift. In these units, the higher frequency signal components are separated and directly amplified, while the low frequency and dc components are separately chopped, amplified, demodulated, and then summed with the high frequency components in an output stage. This method pro-

vides wide bandwidth and excellent performance at the expense of increased cost and complexity. Since many requirements for ultra-low drift amplification involve only dc and low frequency signals, the additional high frequency amplifier stage found in most chopper-stabilized amplifiers has been eliminated from the model 261. This design approach has made it possible to achieve a practical non-inverting configuration, which retains the advantages of low cost and small size. The input stage of the model 261 chops the signal at a 3500 Hz rate, resulting in a maximum useful -3 dB bandwidth of about 100 Hz . For increased flexibility in meeting specific design requirements, terminals are provided for an external compensation capacitor, which determines the amplifier's gain-bandwidth product.

## INPUT IMPEDANCE

One of the prime advantages of the non-inverting amplifier is the capability of bootstrapping the input impedance up to the level of the common mode impedance. For the model 261, this means that the $40 \mathrm{k} \Omega$ open loop input resistance will be multiplied by the open loop gain times the feedback factor. With a typical open loop gain of $40 \times 10^{6}$, closed loop gains of up to 1600 will allow the user to realize $10^{9} \Omega$ input resistance. Even at a gain of 10,000 , the effective input resistance will be over 100 megohms. (i.e.) $(40 \mathrm{k} \Omega) \frac{40 \times 10^{6}}{10^{4}}=160 \mathrm{M} \Omega$.

Model
261J
261K

| OPEN LOOP GAIN DC rated load | $10^{7} \mathrm{~V} / \mathrm{V}$ min | * |
| :---: | :---: | :---: |
| RATED OUTPUT |  |  |
| Voltage | $\pm 10 \mathrm{~V}$ min | * |
| Current | $\pm 5 \mathrm{~mA}$ min | * |
| Load Capacitance Range | 0 to $0.001 \mu \mathrm{~F}$ | * |
| FREQUENCY RESPONSE ${ }^{1}$ |  |  |
| Small Signal, -3dB | 100 Hz | * |
| Full Power Response | $2-50 \mathrm{~Hz}$ min |  |
| Slewing Rate | $100 \mathrm{~V} / \mathrm{sec} \mathrm{min}$ | * |
| Overload Recovery | 300 ms |  |
| INPUT OFFSET VOLTAGE |  |  |
| External Trim Pot ${ }^{2}$ | $50 \mathrm{k} \Omega$ | * |
| Initial Offset, $+25^{\circ} \mathrm{C}$ | $\pm 25 \mu \mathrm{~V}$ max |  |
| Avg vs Temp ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ma |
| Supply Voltage | $\pm 0.1 \mu \mathrm{~V} / \%$ | * |
| Time | $\pm 1 / 2 \mu \mathrm{~V} /$ month | * |
| Warm-Up Drift | $<3 \mu \mathrm{~V}$ in 20 minutes | * |
| INPUT BIAS CURRENT |  |  |
| Initial Bias, $+25^{\circ} \mathrm{C}$, + Input | $\pm 300 \mathrm{pA}$ max | * |
| Avg vs Temp ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 10 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ max | * |
| Initial Bias, $+25^{\circ} \mathrm{C}$, - Input | $\pm 10$ nA max | * |
| Avg vs Supply Voltage | $\pm 3 \mathrm{pA} / \%$ | * |
| INPUT IMPEDANCE |  |  |
| Differential | $40 \mathrm{k} \Omega \\| 0.01 \mu \mathrm{~F}$ | * |
| Common Mode | $10^{9} \Omega \\| 0.02 \mu \mathrm{~F}$ | * |
| INPUT NOISE |  |  |
| Voltage, 0.01 to $1 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}$ | $0.4 \mu \mathrm{~V}$ max | * |
| 0.01 to $10 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}$ | $1.0 \mu \mathrm{~V}$ max |  |
| Current, 0.01 to $1 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}$ | 8pA | * |
| 0.01 to $10 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}$ | 20 pA | * |
| INPUT VOLTAGE RANGE |  |  |
| Common Mode Voltage | $\pm 0.5 \mathrm{~V}$ min | $\pm 1.0 \mathrm{~V}$ min |
| Common Mode Rejection | 300,000 | * |
| Max Safe Differential Voltage | $\pm 20 \mathrm{~V}$ | * |
| Max Safe Common Mode Voltage | $\pm 20 \mathrm{~V}$ | * |
| POWER SUPPLY ${ }^{3}$ |  |  |
| Voltage, Rated Specification | $\pm(14$ to 16$) \mathrm{V}$ | * |
| Voltage, Operating | $\pm(13$ to 18$) \mathrm{V}$ | * |
| Current, Quiescent | $\pm 7 \mathrm{~mA}$ | * |
| TEMPERATURE RANGE |  |  |
| Rated Specifications | 0 to $+70^{\circ} \mathrm{C}$ | * |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |
| Case Size | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$ | * |
| Mating Socket | AC1022 | * |
| Weight | $1.75 \mathrm{oz} .(50 \mathrm{~g})$ | * |

${ }^{1}$ See applications information.
${ }^{2}$ Ground trim terminal if trim potentiometer is not used.
${ }^{3}$ Recommended power supply, ADI model $904, \pm 15 \mathrm{~V}$ @ 50 mA output.
*Specifications same as for model 261 J . Specifications subject to change without notice.

Dimensions shown in inches and (mm).


1. Trim terminal should be grounded if potentiometer is not used.
2. See Note 1 below for cap value. Use Polycarbonate, Mylar, Mica, Glass, or Polystyrene capacitor for best performance.

## MATING SOCKET

AC1022


Notes

1. R.O. is connection for compensation capacitor.
2. Bottom View Shown.
3. Mounting holes 0.141 Dia., countersunk $82^{\circ}$ to 0.23' Dia.
4. All in line pins spaced $0.2^{\prime \prime}$.
5. Dimensions in inches.
6. Markings printed on socket.

## OTHER ULTRA LOW DRIFT, LOW NOISE AMPLIFIERS

Model 43K.: This ultra low noise differential FET amplifier has guaranteed roise performance of $2 \mu \mathrm{~V}$ p-p max in a 10 Hz B.W. and $3 \mu \mathrm{~V}$ rms max in a 50 kHz B.W. Drift is $5 \mu \mathrm{~V}{ }^{\circ} \mathrm{C}$ max.
Model 235: Chopper stabilized amplifier has noise of less than $1 \mu \mathrm{~V}$ p-p and drift is only $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (235L).
Model 184: A chopperless differential input amplifier with $0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ drift and 1 MHz bandwidth. Noise is $1 \mu \mathrm{~V}$ p-p in a 0.01 to 1 Hz B.W. and $4 \mu \mathrm{~V}$ rms in a 50 kHz B.W.
Contact the factory or your local Sales Representative for data sheets on these units.


## NON-INVERTING VS. INVERTING OPERATION

The major limitation of the standard inverting type chopper stabilized amplifier is due to the practical limit on input impedance resulting from input bias current characteristics. If one attempts to obtain $10^{7}$ ohms input impedance by using a $10^{7}$ ohm input resistor with an inverting amplifier, this resistor will convert input current drifts of $0.5 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ into equivalent voltage drifts of $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. It will also add Johnson Noise of $2.5 \mu \mathrm{~V} \mathrm{p}-\mathrm{p} / \sqrt{\mathrm{Hz}}$ to the amplifier's input. These results negate the advantage of selecting the chopper-stabilized amplifier in the first place. Noise current will similarly increase the input uncertainty: inverting amplifier input noise currents of 10 pA become $100 \mu \mathrm{~V}$ noise voltages (referred to input). Furthermore, uncompensated initial bias currents of 50 pA cause additional offsets of $500 \mu \mathrm{~V}$. Due to the non-inverting configuration of the model 261, these limitations are avoided. The input bias current (with its drift and noise) flows only through the signal source impedance, effectively eliminating the multiplication of drift and noise and offset caused by the input resistor in the inverting configuration. These benefits of the model 261 are shown graphically in Figure 1. When required input impedance is more than 300,000 ohms, the model 261 gives increasingly superior performance. One additional advantage is that the gain-setting precision resistors can be low-cost low value resistors instead of the more costly high resistance values.


Figure 1. Offset, Drift, \& Noise vs. Required Input Resistance

## NON-INVERTING AMPLIFIER SELECTION CRITERIA

(Model 261 vs. chopperless amplifiers) In selecting an amplifier for low drift, one of the major considerations is the effect of source resistance. For low values of source resistance, the total offset (or drift) for differential amplifiers is essentially equal to the amplifier's offset (or drift) voltage. At the value of source resistance equal to the ratio of offset voltage to difference current, or offset voltage drift to difference current drift, the respective current is contributing an error equal to its corresponding voltage error. For values of source resistance larger than this calculated value, the current error's contribution will be dominant. In this section, model

261's drift and offset are compared with two low drift chopperless differential amplifiers, one with FET input, the other with bipolar input.

Fixed Source Resistance. If source resistance is fixed, bipolar chopperless amplifiers not having internal bias current drift compensation can benefit by the use of a compensating resistor in series with the (-) input. Under these conditions, Figure 2 shows a comparison of total drift $/^{\circ} \mathrm{C}$ vs. source resistance for the model 261 K , the model 184 L low drift bipolar amplifier, and the model 52 K low drift FET amplifier. For source resistances up to 200,000 ohms, the model 261 gives the lowest temperature drift. Total drift (R.T.I.) is equal to:

$$
\begin{aligned}
& \Delta \mathrm{E}_{\text {in }} / \Delta \mathrm{T}=\Delta \mathrm{E}_{\mathrm{OS}} / \Delta \mathrm{T}+\mathrm{R}_{\mathrm{S}}\left(\Delta \mathrm{I}_{\mathrm{OS}} / \Delta \mathrm{T}\right)(\text { Models 184, 52) } \\
& \Delta \mathrm{E}_{\mathrm{in}} / \Delta \mathrm{T}=\Delta \mathrm{E}_{\text {OS }} / \Delta \mathrm{T}+\mathrm{R}_{\mathrm{S}}\left(\Delta \mathrm{I}_{\mathrm{b}} / \Delta \mathrm{T}\right)(\text { Model 261) }
\end{aligned}
$$



Figure 2. Offset Drift vs. Fixed Source Resistance

Variable Source Resistance. For situations where the source resistance can vary over a significant range, for instance when the amplifier's source is a multiturn potentiometer, a different set of conditions apply. The effective drift current to be considered for differential chopperless amplifiers is now the Input Bias Current $/ /^{\circ} \mathrm{C}$, rather than the Input Difference Current $/{ }^{\circ} \mathrm{C}\left(\mathrm{I}_{\mathrm{os}} /{ }^{\circ} \mathrm{C}\right)$. A two to one improvement in drift for the model 184 can be obtained if the bias current balancing resistor ( $\mathrm{R}_{\mathrm{C}}$ in Figure 3) is made equal to the mean value of the source resistance. Under these conditions, drift will be approximately:

$$
\begin{aligned}
& \Delta \mathrm{E}_{\text {in }} / \Delta \mathrm{T}=\Delta \mathrm{E}_{\mathrm{OS}} / \Delta \mathrm{T}+1 / 2\left(\mathrm{R}_{\mathrm{S}} \max -\mathrm{R}_{\mathrm{S}} \min \right)\left(\Delta \mathrm{I}_{\mathrm{b}} / \Delta \mathrm{T}\right) \\
& \quad+\mathrm{R}_{\mathrm{C}}\left(\Delta \mathrm{I}_{\mathrm{OS}} / \Delta \mathrm{T}\right)(\text { Models } 184,52 \mathrm{~K}) \\
& \Delta \mathrm{E}_{\text {in }} / \Delta \mathrm{T}=\Delta \mathrm{E}_{\text {OS }} / \Delta \mathrm{T}+\left(\mathrm{R}_{\mathrm{S}} \max \right)\left(\Delta \mathrm{I}_{\mathrm{b}} / \Delta \mathrm{T}\right)(\text { Model } 261)
\end{aligned}
$$

Figure 3 shows the total drift for a source resistance varying from zero to the chosen value, for models $52 \mathrm{~K}, 184 \mathrm{~L}$ and 261 K. For values up to 200,000 ohms the model 261 again gives the lowest total temperature drift.


Figure 3: Offset Drift vs. Variable Source Resistance

## INITIAL OFFSET

An initial offset voltage will develop due to bias current flowing through the source impedance. For fixed source impedances, this offset may be zeroed out in differential chopperless amplifiers not having internal bias current drift compensation by the use of the series compensating resistor, $\mathrm{R}_{\mathrm{C}}$ shown in Figure 4. This offset should not be nulled out by adjusting the amplifier's offset trim because this will increase the offset voltage drift. With the model 261 , however, all offsets may be zeroed out by means of the trim potentiometer. For variable source impedances, the offset should be zeroed out with the source impedance at its mean value. Figure 4 is a plot of the maximum offset which will occur with a given range of $R_{S}$ variations, assuming the offsets are zeroed when operating with the mean value of $R_{S}$. Initial offset due to $R_{S}$ is $I_{b} / 2$ $\left(\mathrm{R}_{\mathrm{S}} \max -\mathrm{R}_{\mathrm{S}} \min\right.$ ).


Figure 4. Offset vs. $\Delta R_{S}$

## LONG TERM DRIFT

Offset voltage of any amplifier will show some change with time, due to normal component aging. It is important to realize that the published drift for amplifiers does not accumulate linearly with increasing time. For example, the voltage
drift of the model 261 is specified as $\pm 1 / 2 \mu \mathrm{~V} /$ month (a calculated figure believed to be quite conservative). For calculation of random long term drift, a rule of thumb is that one should multiply drift by the square root of the time factor increase. For the model 261, this yields a conservative long term drift of less than $2 \mu \mathrm{~V}$ per year.

## NOISE

A major criterion in the selection of an amplifier for low level signals is the amplifier input noise, since this is usually the limiting factor on system resolution. This is particularly important whenever high source impedances are encountered, since current noise through the source impedance will appear as an additional voltage noise, combining with the basic amplifier voltage noise and Johnson noise of the resistor. The sum of these noise sources will then be amplified along with the desired signal. For this reason, special care has been taken to reduce noise voltage and current to a level far below that of comparable chopper amplifiers. The one Hertz bandwidth noise voltage and current are $0.4 \mu \mathrm{~V}$ p-p max and $8 \mathrm{pA} \mathrm{p}-\mathrm{p}$ respectively. For 10 Hz bandwidth, corresponding values are $1 \mu \mathrm{~V}$ p-p max and $20 \mathrm{pA} \mathrm{p}-\mathrm{p}$. Figure 5 A is a graph of noise vs. bandwidth for both current and voltage. Figure 5 B is a spectral density plot for determining spot noise at any frequency. Figure 6 is a plot of peak to peak noise which will be encountered for these bandwidths, as a function of source resistance.


Figure 5A. Noise Current and Voltage vs. Bandwidth. Measured from 0.01 Hz .


Figure 5B. Spectral Density of Current and Voltage


Figure 6. Total Noise vs. Source Resistance
preserving polarity information. The drift of the input stage is not present in the demodulated signal since it was not chopped by the input network. The demodulated signal is filtered and further amplified by the integrator connected output dc amplifier.

Using the system just described, the remaining drift and offset, referred to the amplifier input, is equal to the output dc amplifier stage input drift and offset divided by the ac-coupled amplifier's gain. If the output stage integrated circuit amplified had a $100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ drift, and the ac-coupled amplifier gain is 1000 , then the drift, referred to the input will be $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (the specification for the model 261 K ). The same considerations apply for offset voltage, accounting for its low value and the excellent long term stability of this amplifier.
The chopping signal is generated by a standard multivibrator. The frequency is not critical, and the multivibrator circuit is protected against latch-up.


Figure 7. Model 261 Block Diagram

## APPLICATION NOTES

Measurement of small signals or accurate handling of larger signals always requires care. Model 261 was specifically designed to minimize the problems raised by dc drift. To obtain best results, it is necessary to maintain good engineering practice and to observe a few requirements for optimizing performance of this precision instrument.

## OFFSET VOLTAGE AND CURRENT TRIM

With the trim terminal connected to common, initial offset voltage of the model 261 is less than $25 \mu \mathrm{~V}$. An additional offset voltage is developed by the flow of the input bias current through the resistance of the signal source. With a $10,000 \mathrm{ohm}$ source resistance and worst case bias current of 300 pA , the maximum additional offset voltage would be only $3 \mu \mathrm{~V}$. For many applications, these offset voltages may be ignored, and the expense of a trim potentiometer and its adjustment is avoided. If the application requires lower offsets, an external 50,000 ohm trim potentiometer may be connected to zero the offset voltages, as shown previously. This trimming operation will not affect the drift or noise characteristics of the model 261.

## INVERTING AND DIFFERENTIAL INPUT OPERATION

The input current to the amplifier's (-) terminal is less than $\pm 10 \mathrm{nA}$. Differential input operation of the amplifier is allowable, but the impedance from the inverting terminal to ground should not exceed 5000 ohms, and the common mode voltage range for best performance should not be exceeded. For purely inverting applications the user should select Analog Devices' models 234 or 235 chopper stabilized amplifiers, which are optimized for inverting operation.

## SELECTABLE BANDWIDTH

For practical low-frequency applications, the model 261 uses an external compensation capacitor to determine the gainbandwidth product. Its value may be chosen to allow the use of the maximum $100 \mathrm{~Hz}-3 \mathrm{~dB}$ bandwidth, at any given value of closed loop gain. By using a larger value of compensation capacitance, the bandwidth can be limited to any desired value below 100 Hz , as required by the application. The minimum value of the required compensation capacitor, in $\mu \mathrm{F}$, is $1000 / \mathrm{GB}$, where G is the desired closed-loop dc gain, and B is the -3 dB bandwidth. For example, the minimum value of recommended capacitance (for 100 Hz bandwidth to -3 dB ) is

10/G. Shown in Figure 8 are curves of the amplifier's response for various closed loop gains while using values of capacitance appropriate for maintaining $100 \mathrm{~Hz}(-3 \mathrm{~dB})$ bandwidth. Figure 9 illustrates the amplifier's open-loop response with various values of the compensation capacitor. It is recommended that the capacitor be polycarbonate, mylar, mica, glass or polystyrene for best performance.


Figure 8. Compensation vs. Gain for 100 Hz Bandwidth


Figure 9. Open Loop Response vs. Compensation

## FULL POWER RESPONSE

Full power output at any frequency can be obtained only with closed loop gains exceeding 10 . This is due to the common mode voltage limitation described below.
The maximum full power output frequency is 50 Hz , and will be obtained when using compensation capacitors of less than $0.013 \mu \mathrm{~F}$. For larger compensation capacitors, $\mathrm{f}_{\mathrm{p}}$ is given by the formula:

$$
f_{p}(H z)=0.66 / C(\mu F)
$$

When using a low gain, for instance 10 , the maximum $f_{p}$ will be 0.66 Hz due to the $1.0 \mu \mathrm{~F}$ required compensation capacitor for this closed loop gain. Under such conditions the user may wish to employ the compensation circuit of Figure 10. This will increase $f_{p}$ to 5 Hz (for a gain of 30 ). For higher gains, an increase in $f_{p}$ will be obtained (with the same circuit), although the rise in $f_{p}$ will not be proportionately as large.


Figure 10. Compensation for Increased $f_{p}$

## COMMON MODE CONSIDERATIONS

In the model 261, the maximum safe input voltage, both differential and common mode, exceeds $\pm 20$ volts. However, in order to maintain the specified Common Mode Rejection Ratio of 300,000 it is necessary that common mode voltage be limited to $\pm 1.0$ volts for the model 261 K and $\pm 0.5$ volts for the model 261 J . These values will not be exceeded by normal input signal swings if the amplifiers closed loop gain exceeds 10 and 20 , respectively. Since most applications will use this amplifier at gains of 100 or more, the specified common mode range should prove entirely adequate.

## COMMON MODE REJECTION

Model 261 is designed to provide high stability, high gain and low noise in non-inverting applications where the high input impedance minimizes input signal attenuation. Although operation as a differential amplifier is possible, it is not recommended.

In the non-inverting mode, there is a source of error due to the common mode voltage; however this error term can be completely ignored since the error due to open loop gain will dominate.

## INVERTING INPUT TERMINAL RESISTANCE ( $\mathbf{R}_{\mathbf{i}}$ )

An attempt should be made to maintain low resistance from the inverting input terminal to ground. This will prevent the negative input's bias current from degrading the offset performance of the amplifier. This restriction in no way relates to the source resistance seen by the positive (non-inverting) input terminal.

## Instrumentation Amplifiers

## Contents

|  | Page |
| :--- | :---: |
| Selection Guide | $2-3$ |
| Orientation, Definitions of Specifications | $2-4$ |
| AD521J/K/L/S Monolithic IC Resistor-Programmable Amplifiers | $2-7$ |
| AD522A/B/S Hybrid IC Resistor-Programmable Amplifiers | $2-13$ |
| $612 \mathrm{~A} / \mathrm{B} / \mathrm{C} / \mathrm{D} / \mathrm{E} \bullet$ Hybrid IC Jumper-Programmable Amplifiers | $2-17$ |

Orientation, Definitions of Specifications ..... -4
AD522A/B/S Hybrid IC Resistor-Programmable Amplifiers ..... -13
612A/B/C/D/E Hybrid IC Jumper-Programmable Amplifiers ..... 2-17

[^6]
## Selection Guide Instrumentation Amplifiers

The abbreviated specifications listed here permit a choice on the basis of the key parameters of instrumentation amplifiers, depending on which parameters are critical for the application. Complete and detailed specifications can be found in the data-sheet section.

Descriptive information on instrumentation amplifiers and a guide to specifications are provided on the following pages. Devices that perform instrumentation-amplifier functions can also be found in sections 3 (Isolation Amplifiers), 8 (Signal Conditioners), 15 (Data-Acquisition Systems), and 16 (Computer Interfaces).
All specifications are typical at rated supply voltage and load, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

|  | AD522A/B/S <br> Hybrid IC Gain Programmed by External Resistor | 610J/K/L <br> Module <br> Gain Programmed by External Resistor | 612A/B/C/D/E <br> Hybrid IC <br> Jumper-Programmable <br> Gains in Binary <br> Sequence $2^{0}$ to $2^{10}$ | AD521J/K/L/S\# <br> Monolithic IC <br> Gain Programmed <br> by Ratio of <br> External Resistor Pair |
| :---: | :---: | :---: | :---: | :---: |
| Nominal Gain Range, V/V | 1 to 1000 | 1 to 10,000 | 1 to 1,024 | 1 to 1000 |
| Gain Tempco, ppm/ ${ }^{\circ} \mathrm{C}$ | $\begin{aligned} & 2 \max , G=1 \\ & 50 \max , G=1000 \end{aligned}$ | $\pm 15$ max | $\pm 10$ max | $\begin{aligned} & \pm(3 \pm 0.05 \mathrm{G})(\mathrm{J}, \mathrm{~K}, \mathrm{~L}) \\ & \pm(15 \pm 0.4 \mathrm{G}) \mathrm{S} \end{aligned}$ |
| Nonlinearity, max $(\mathrm{G}=100)$ | 0.01\%/0.005\%/0.005\% | 0.01\% | 0.001\% typ | 0.2\%/0.2\%/0.1\%/0.2\% max |
| Offset Tempco RTI, $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |  |  |  |
| $\mathrm{G}=1$ | 50/25/100 max | 200/150/150 | 200/150/100/150/100 max | 400/150/75/150 max |
| $\mathrm{G}=1000^{*}$ | 6/2/6 max | 3/1/0.5 max | 5/3/1/5/3 max | 15/5/2/5 max |
| $\mathrm{I}_{\text {BIAS }}, \mathrm{nA}$ max | $\pm 25 / 15 / 25$ | +60 | +100 | 80/40/40/40 |
| $\mathrm{I}_{\text {bias }}$ Tempco | $\pm 100 / 50 / 100 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $-0.2 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ | $0.5 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ | 1/0.5/0.5/0.5nA/ ${ }^{\circ} \mathrm{C}$ max |
| IOS, nA | $\pm 20 / 10 / 20$ max | $\pm 5$ | $\pm 0.5$ | 20/10/10/10 max |
| $\mathrm{I}_{\text {OS }}$ Tempco, $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\pm 100 / 50 / 100$ | $\pm 20$ | $\pm 25$ | 250/125/125/125 max |
| Noise, RTI, $0.1 \mathrm{~Hz}-10 \mathrm{~Hz}, \mu \mathrm{~V}$ p-p |  |  |  |  |
| $\mathrm{G}=1$ | 15 | $50(0.01-10 \mathrm{~Hz})$ | $20(0.01-10 \mathrm{~Hz})$ | 225 |
| $\mathrm{G}=100{ }^{*}$ | 1.5 | 2.5/2/2 max (0.01-10Hz) | $1(0.01-10 \mathrm{~Hz})$ | 0.5 |
| CMR at rated CMV |  |  |  |  |
| $1 \mathrm{k} \Omega$ Unbalance, Frequency: |  | DC to 100 Hz | DC to 60 Hz | DC to 60 Hz |
| $\mathrm{G}=1, \mathrm{~dB}$ min | 75/80/75 DC to 30 Hz | 60 | 74/84/90/74/84 | 70/74/74/74 |
| $\mathrm{G}=10, \mathrm{~dB}$ min | 90/95/90 DC to 10 Hz | 80 |  | 90/94/94/94 |
| $\mathrm{G}=100, \mathrm{~dB}$ min | 100 DC to 3 Hz | 86 |  | 100/104/104/104 |
| $\mathrm{G}=1000^{*}, \mathrm{~dB}$ min | $100 / 110 / 100 \mathrm{DC}$ to 1 Hz | 90 | 90/100/106/90/100 | 100/110/110/110 |
| Small Signal Frequency Range, kHz -3 dB , typ |  |  |  |  |
| -3 CB $\mathrm{G}=100 \ddagger$ | 3 | 100 | 60/60/60/120/120 | 200 |
| Settling Time to 0.1\% |  |  |  |  |
| $\begin{aligned} & \pm 10 \mathrm{~V} \text { output Step } \\ & \mathrm{G}=100 \ddagger \end{aligned}$ | 5 ms | $30 \mu \mathrm{~s}$ | 100/100/100/25/25 $\mu \mathrm{s}$ max | $10 \mu \mathrm{~s}$ |
| Temperature Range ${ }^{+}$ | I/I/M | C | 1 | C/C/C/M |
| Page | 2-13 | * | 2-17 | 2-7 |

* $\mathrm{G}=1,024$ for Model 612
$+\mathrm{C}: 0$ to $+70^{\circ} \mathrm{C}, \mathrm{I}:-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{M}:-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
$\ddagger \mathrm{G}=128$ for model 612 , settling time to $0.05 \%$
A data sheet on the $610 \mathrm{~J} / \mathrm{K} / \mathrm{L}$ is available upon request.
- New product since the 1979 Data Acquisition Products Catalog Supplement.
*Monolithic chips available with guaranteed performance for precision hybrids.
*Data sheet available upon request.


## Orientation

## Instrumentation Amplifiers

An instrumentation amplifier is a committed "gain block" that measures the difference between the voltages existing at its two input terminals, amplifies it by a precisely set gain - usually from $1 \mathrm{~V} / \mathrm{V}$ to $1000 \mathrm{~V} / \mathrm{V}$ or more - and causes the result to appear between a pair of terminals in the output circuit. Referring to Figure 1,

$$
V_{S}-V_{R}=G\left(V^{+}-V^{-}\right)
$$

An ideal instrumentation amplifier responds only to the difference between the input voltages. If the input voltages are equal ( $\mathrm{V}^{+}=\mathrm{V}^{-}=\mathrm{V}_{\mathrm{CM}}$, the common-mode voltage), the output of the ideal instrumentation amplifier will be zero.


## Figure 1. Basic Instrumentation Amplifier Functional Diagram

An amplifier circuit which is optimized for performance as an instrumentation-amplifier gain block has high input impedance, low offset and drift, low nonlinearity, stable gain, and low effective output impedance. It is commonly used for applications which capitalize on these advantages. Examples include: transducer amplification - for thermocouples, strain-gage bridges, current shunts, and biological probes, preamplification of small differential signals superimposed on high commonmode voltages, signal conditioning and (moderate) isolation for data acquisition, and signal translation for differential and single-ended signals wherever the common "ground" is noisy or of questionable integrity.
Instrumentation-amplifier modules and IC's are usually chosen in preference to user-assembled op-amp circuitry, because they offer optimized, specified performance in low-cost, easy-touse, compact packages. If the application calls for high com-mon-mode voltages (typically, voltages in excess of the amplifier supply voltage), or if isolation impedances must be very high (e.g., $10^{10} \Omega$, with galvanic isolation, as in medical and industrial applications), the designer should consult the Isolator section of this catalog (Section 3).

## SPECIFYING INSTRUMENTATION AMPLIFIERS

The instrumentation amplifier chosen for a given application will be the lowest-cost device that satisfies the performance and environmental requirements. In addition to the products listed here, which are recommended for new designs, a number of older products are still available; data sheets are available
upon request. It is essential that the designer have a firm understanding of the specifications of instrumentation amplifiers and of the contributions of the various sources of error to the total error. The data sheets provide much useful application data on these devices, as well as examples of basic error analyses.
Definitions of the key specifications follow a brief discussion of instrumentation-amplifier architectures. For more-complete information on the fundamentals and applications of instrumentation amplifiers, a number of publications are available from Analog Devices. ${ }^{1,2,3}$

## INSTRUMENTATION-AMPLIFIER ARCHITECTURE

All Analog Devices instrumentation amplifiers have two highimpedance input terminals, a set of terminals for gainprogramming, an "output" terminal, and a pair of feedback terminals, labeled sense and reference, as well as terminals for power supply and offset trim.*
Two basic circuit concepts are employed. The AD522 and 612 use variations of the well-known three-op-amp configuration (Figure 2), consisting of a differential input-output gain stage and a subtractor stage. Gain ( $\geqslant 1 \mathrm{~V} / \mathrm{V}$ ) is set by the choice of a single external gain-setting resistor, $\mathrm{R}_{\mathrm{G}}$. Its nominal value is $\frac{400,000}{G-1} \Omega$, for the 610 , and $\frac{200,000}{G-1} \Omega$, for the AD522. When the sense $\left(\mathrm{V}_{\mathrm{S}}\right)$ feedback terminal is connected to the output terminal, and the reference terminal $\left(\mathrm{V}_{\mathrm{R}}\right)$ is connected to power common, the output voltage appears between the output terminal and power common.
The gain of model 612 is set by connecting a jumper between the appropriate terminals; the gain-setting resistors for a binary progression of gains from 1 to 1024 are included within the package. If desired, other values of gain can be set with external resistance (with some reduction in temperature stability); the required resistance total value is $80 \mathrm{k} \Omega /(\mathrm{G}-1)$.


Figure 2. "Classic" 3 Op Amp Instrumentation Amplifier The second circuit approach, employed in the case of the monolithic AD521 (Figure 3), employs two differential-input fol-

[^7]lower pairs to generate the currents, $\frac{V_{1}-V_{2}}{R_{G}}$, and $\frac{V_{S}-V_{R}}{R_{S}}$
The current difference is applied to a control amplifier, and, with the feedback loop closed (for example, $\mathrm{V}_{\mathrm{S}}$ to the output terminal and $\mathrm{V}_{\mathrm{R}}$ to system ground or the supply midpoint), the currents are servoed to be equal, and the nominal gain is thus equal to the ratio, $\mathrm{R}_{\mathrm{S}} / \mathrm{R}_{\mathrm{G}}$, making possible a wide range of gain, including gains of less than unity.


Figure 3. Simplified Schematic Diagram of the AD521 Instrumentation Amplifier

The $\mathrm{V}_{\mathrm{S}}$ and $\mathrm{V}_{\mathrm{R}}$ terminals may be used for remote sensing - to establish precise outputs in the presence of line drops; they may be used with an inside-the-loop booster follower to obtain power amplification without loss of accuracy; and they may be used to establish an output current that is precisely proportional to the difference signal. A voltage applied to the $\mathrm{V}_{\mathrm{R}}$ terminal will bias the output by a predetermined amount. It is important always to maintain very low impedance (in relation to the specified $\mathrm{V}_{\mathrm{S}}$ and $\mathrm{V}_{\mathrm{R}}$ input impedances), when driving the $\mathrm{V}_{\mathrm{S}}$ and $\mathrm{V}_{\mathrm{R}}$ inputs, in order not to introduce common-mode, gain, and/or offset errors. In devices using the 3 -amplifier configuration, the $\mathrm{V}_{\mathrm{R}}$ terminal is sometimes used for "tweaking" common-mode rejection.

## SPECIFICATIONS

Specification tables are generally headed by the legend: "specifications are typical at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and rated load, unless otherwise noted." This tells the user that these are the normal operating conditions under which the device is tested. Deviations from these conditions might degrade (or improve) performance. When deviations from the "normal" conditions are likely (such as a change in temperature), the significant effects are usually indicated within the specs. "Typical" means that the manufacturer's characterization process has shown this number to be "average," but individual devices vary.
Specifications not discussed in detail are self-explanatory and require only a basic knowledge of electronic measurements. Such specs are not uniquely applicable to instrumentation amps.
GAIN These specifications refer to the linear transfer function of the device; for example, the AD522 gain equation is: $G=$
$1+\frac{200,000}{\mathrm{R}_{\mathrm{G}}} \mathrm{V} / \mathrm{V}$. The value of $\mathrm{R}_{\mathrm{G}}$ for a given gain value is:
$R_{G}=\frac{200,000}{G-1} \Omega$. For example, if $G$ is to be $100 \mathrm{~V} / \mathrm{V}$, $\mathrm{R}_{\mathrm{G}}=2020.2$ ohms.

Gain Range Specified at 1 to 1000 , for example, the device may work at higher gains ( $1 \mathrm{~V} / \mathrm{V}$ is minimum, except for the AD521), but the manufacturer does not specify performance outside the range. In practice, noise and drift may make higher gains impractical for a given device.
Equation Error (or "Gain Accuracy") The number given by this specification describes deviation from the gain equation when $\mathrm{R}_{\mathrm{G}}$ is at its nominal value (or, in the case of model 612 , when connected for a given gain). The user can trim the gain or compensate for gain error elsewhere in the overall system. Systems using microprocessors (or computers, or other digital "intelligence") can be made self-calibrating, to take into account the lumped gain errors of all the stages in the analog portion of the system, from transducer to a/d converter.
Nonlinearity (or Gain Nonlinearity) Nonlinearity is defined as the deviation from a straight line on the plot of output vs. input. The magnitude of linearity error is the maximum deviation from a "best straight line," with the output swinging through its full-scale range. Nonlinearity is usually specified in percent of full-scale output range.
Gain vs. Temperature These numbers give the deviations from the gain equation as a function of temperature.

SETTLING TIME is defined as that length of time required for the output voltage to approach and remain within a certain ( $\pm$ ) tolerance of its final value. It is usually specified for a fast step that will drive the output through its full-scale range and it includes slewing time. Since several factors contribute to the overall settling time, fast settling to $0.1 \%$ does not necessarily mean proportionally fast settling to $0.01 \%$, nor is settling time necessarily proportional to gain. Principal contributing factors include slew-rate limiting, underdamping (ringing), and thermal gradients ("long tails").

VOLTAGE OFFSET Voltage offset and common-mode rejection (see below) specifications are often considered the key figures of merit for instrumentation amplifiers. While initial offset can be adjusted to zero, shifts in offset voltage with time and temperature introduce errors. Systems that involve "intelligent" processors can correct for offset errors in the whole measurement chain, but such applications are still relatively infrequent; in most applications, the instrumentation amplifier's contribution to system offset error must be defined.

Voltage offset and offset drift in instrumentation amplifiers are functions of gain. ${ }^{4}$ The offset, measured at the output, is equal to a constant plus a term proportional to gain. For an amplifier with specified performance over a gain range from 1 to 1000, the constant is essentially the offset at unity gain, and

[^8]- the proportionality term (or slope) is equal to the change in output offset between $G=1$ and $G=1000$, divided by 999 . To refer offset to the input (RTI), divide the total output offset by the gain. Since offset at a gain of 1000 is dominated by the proportional term, the slope is often called the "RTI offset, $G=1000$." At any value of gain, the offset is equal to the unity-gain offset plus the product of the gain and the "RTI offset, $\mathrm{G}=1000^{\prime \prime}$.

The same considerations apply to the offset drift. For example, the maximum RTI drift of the AD522B is specified at $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ at $\mathrm{G}=1,2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ at $\mathrm{G}=1000$, and $\left(\frac{25}{\mathrm{G}}+2\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ at any arbitrary gain in the range. Thus, the output drift is $(25+2 \mathrm{G}) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ at any gain, $G$, in the range. The data sheets provide offset-vs.-gain plots, but the function is easily computed in the manner described above.
Voltage offset as a function of power supply level is also specified RTI at one or more gain settings.
INPUT BIAS AND OFFSET CURRENTS Input bias currents are those currents needed to bias the input transistors of a dc amplifier or to supply the junction-leakage of FET's. FET-input devices have lower bias currents than those using bipolar transistors, but FET leakage currents increase dramatically with temperature, approximately doubling every $11^{\circ} \mathrm{C}$. Since bias currents can be considered as a source of voltage offset (when multiplied by source resistance), the change in bias currents is of more concern than the magnitude of the bias currents. Input offset current is the difference between the two input bias currents.

Important Note
Although instrumentation amplifiers have differential inputs, there must be a return path for the bias currents. If it is not provided, those currents will charge stray capacitances, causing the output to drift uncontrollably or to saturate. Therefore, when amplifying outputs of "floating" sources, such as transformers and thermocouples, as well as ac-coupled sources, there must still be a dc path from each input to common, or to the guard terminal. If a dc return path is impracticable, an isolator must be used (see Section 3).

COMMON-MODE REJECTION (CMR) is a measure of the change in output voltage when both inputs are changed by equal amounts. CMR is usually specified for a full-range com-mon-mode voltage change (CMV), at a given frequency, and a specified imbalance of source impedance (e.g. $1 \mathrm{k} \Omega$ source unbalance, at 60 Hz ). CMR is a logarithmic expression of the common-mode rejection ratio (CMRR): CMR $=20 \log _{10}$ (CMRR). The common-mode rejection ratio is defined as the ratio of the signal gain, G , to the ratio of common mode signal appearing at the output to the input CMV.
In most instrumentation amplifiers, the CMR increases with gain, because the front-end configuration does not amplify common-mode signals, and the amount of common-mode signal appearing at the output stays relatively constant as the signal gain (G) increases.
However, at higher gains, amplifier bandwidth decreases. Since differences in phase shift through the differential input stage will show up as common-mode errors, CMR becomes more fre-quency-dependent at high gains.

FEATURES<br>Programmable Gains from 0.1 to 1000<br>Differential Inputs<br>High CMRR: 110dB min<br>Complete Input Protection, Power ON and Power OFF<br>Functionally Complete with the Addition of Two Resistors Internally Compensated<br>Gain Bandwidth Product: $\mathbf{4 0 M H z}$<br>Output Current Limited: 25mA<br>Extremely Low Cost

## PRODUCT DESCRIPTION

The AD521 is a second generation, low cost, monolithic IC instrumentation amplifier developed by Analog Devices. As a true instrumentation amplifier, the AD521 is a gain block with differential inputs and an accurately programmable input/ output gain relationship.
The AD521 IC instrumentation amplifier should not be confused with an operational amplifier, although several manufacturers (including Analog Devices) offer op amps which can be used as building blocks in variable gain instrumentation amplifier circuits. Op amps are general-purpose components which, when used with precision-matched external resistors, can perform the instrumentation amplifier function.
An instrumentation amplifier is a precision differential voltage gain device optimized for operation in a real world environment, and is intended to be used wherever acquisition of a useful signal is difficult. It is characterized by high input impedance, balanced differential inputs, low bias currents and high CMR.
As a complete instrumentation amplifier, the AD5 21 requires only two resistors to set its gain to any value between 0.1 and 1000. The ratio matching of these resistors does not affect the high CMRR (up to 120 dB ) or the high input impedance ( $3 \times$ $10^{9} \Omega$ ) of the AD521. Furthermore, unlike most operational amplifier-based instrumentation amplifiers, the inputs are protected against overvoltages up to $\pm 15$ volts beyond the supplies.
The AD521 IC instrumentation amplifier is available in four different versions of accuracy and operating temperature range. The economical " J " grade, the low drift " $K$ " grade, and the lower drift, higher linearity "L" grade are specified from 0 to

$+70^{\circ} \mathrm{C}$. The " S " grade guarantees performance to specification over the full MIL-temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All versions are packaged in a hermetic 14-pin DIP.

## PRODUCT HIGHLIGHTS

1. The AD521 is a true instrumentation amplifier in integrated circuit form, offering the user performance comparable to many modular instrumentation amplifiers at a fraction of the cost.
2. The AD521 is functionally complete with the addition of two resistors. Gain can be preset from 0.1 to more than 1000.
3. The AD5 21 is fully protected for input levels up to 15 V beyond the supply voltages and 30 V differential at the inputs.
4. Internally compensated for all gains, the AD521 also offers the user the provision for limiting bandwidth.
5. Offset nulling can be achieved with an optional trim pot.
6. The AD521 offers superior dynamic performance with a gain-bandwidth product of 40 MHz , full peak response of 100 kHz (independent of gain) and a settling time of $5 \mu \mathrm{~s}$ to $0.1 \%$ of a 10 V step.
7. Every AD521 receives a 24 hour stabilization bake at $+150^{\circ} \mathrm{C}$ to ensure high reliability and excellent longterm stability.
(typical @ $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified)

*Specification same as AD521J.
**Specification same as AD5 21 K .
Specifications subject to change without notice.

## NOTES:

1. Gains below 1 and above 1000 are realized by simply adjusting the gain setting resistors. For best results, voltage at either input should be restricted to $\pm 10 \mathrm{~V}$ for gains equal to or less than 1.
2. Nonlinearity is defined as the ratio of the deviation from the "best straight line" through a full scale output range of $\pm 9$ volts. With a combination of high gain and $\pm 10$ volt output swing, distortion may increase to as much as $0.3 \%$.
3. Full Peak Response is the frequency below which a typical amplifier will produce full output swing.
4. Differential Overload Recovery is the time it takes the amplifier to recover from a pulsed 30 V differential input with 15 V of common mode voltage, to within 10 mV of final value. The test input is a $30 \mathrm{~V}, 10 \mu \mathrm{~s}$ pulse at a 1 kHz rate. (When a differential signal of greater than 11 V is applied between the inputs, transistor clamps are activated which drop the excess input voltage across internal input resistors. If a continuous overload is maintained, power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as added thermal time constant, but will not damage the device.)
5. Common Mode Step Recovery is the time it takes the amplifier to recover from a 30 V common mode input with zero volts of differential signal to within 10 mV of final value. The test input is $30 \mathrm{~V}, 10 \mu \mathrm{~s}$ pulse at a 1 kHz rate. (When a common mode signal greater than $\mathrm{V}_{\mathrm{S}}-0.5 \mathrm{~V}$ is applied to the inputs, transistor clamps are activated which drop the excessive input voltage across internal input resistors. Power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as an added thermal time constant, but will not damage the device.)
6. Output Offset Voltage versus Power Supply Change is a constant 0.005 times the unnulled output offset per percent change in either power supply. If the output offset is nulled, the output offset change versus supply change is substantially reduced.
7. Differential Input Impedance is the impedance between the two inputs.
8. Common Mode Input Impedance is the impedance from either input to the power supplies.
9. Maximum Input Voltage (differential or at either input) is 30 V when using $\pm 15 \mathrm{~V}$ supplies. A more general specification is that neither input may exceed either supply (even when $\mathrm{V}_{\mathrm{S}}=0$ ) by more than 15 V and that the difference between the two inputs must not exceed 30V. (See also Notes 4 and 5.)
10. 0.1 Hz to 10 Hz Peak-to-Peak Voltage Noise is defined as the maximum peak-to-peak voltage noise observed during 2 of 3 separate 10 second periods with the test circuit of Figure 10 .

## DESIGN PRINCIPLE

Figure 3 is a simplified schematic of the AD521. A differential input voltage, $\mathrm{V}_{\mathbf{I N}}$, appears across $\mathrm{R}_{\mathrm{G}}$ causing an imbalance in the currents through $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}, \Delta \mathrm{I}=\mathrm{V}_{\mathbf{I N}} / \mathbf{R}_{\mathrm{G}}$. That imbalance is forced to flow in $\mathbf{R}_{\mathbf{S}}$ because the collector currents of $\mathbf{Q}_{3}$ and $Q_{4}$ are constrained to be equal by their biasing (current mirror). These conditions can only be satisfied if the differential voltage across $\mathrm{R}_{\mathbf{S}}$ (and hence the output voltage of the


Figure 1. AD521 Pin Configuration

## TO-116



Figure 2. Physical Dimensions. Dimensions shown in inches and (mm).


Figure 3. Simplified AD521 Schematic
AD521) is equal to $\Delta I \times R_{S}$. The feedback amplifier, $A_{F B}$ performs that function. Therefore, $\mathrm{V}_{\mathrm{OUT}}=\frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{R}_{\mathrm{G}}} \times \mathrm{R}_{\mathrm{S}}$ or
VOUT $\mathrm{R}_{\mathrm{S}}$ $\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{IN}}}=\frac{\mathrm{R}_{\mathrm{S}}}{\mathrm{R}_{\mathrm{G}}}$.

## APPLICATION NOTES FOR THE AD521

These notes ensure the AD521 will achieve the high level of performance necessary for many diversified IA applications.

1. Gains below 1 and above 1000 are realized by adjusting the gain setting resistors as shown in Figure 4 (the resistor, $\mathrm{R}_{\mathrm{S}}$ between pins 10 and 13 should remain $100 \mathrm{k} \Omega \pm 15 \%$, see application note 3). For best results, the input voltage should be restricted to $\pm 10 \mathrm{~V}$ especially for gain equal to or less than 1.
2. Provide a return path to ground for input bias currents. The AD521 is an instrumentation amplifier, not an isolation amplifier. When using a thermocouple or other "floating" source, this return path may be provided directly to ground or indirectly through a resistor to ground from pins 1 and/ or 3, as shown in Figure 5. If the return path is not provided, bias currents will cause the output to saturate. The value of the resistor may be determined by dividing the maximum allowable common mode voltage for the application by the bias current of the instrumentation amplifier.


Figure 4. Operating Connections for AD521
3. The resistors between pins 10 and 13 , ( $\mathrm{R}_{\text {SCALE }}$ ) must equal $100 \mathrm{k} \Omega \pm 15 \%$ (Figure 4). If $\mathrm{R}_{\text {SCALE }}$ is too low (below $85 \mathrm{k} \Omega$ ) the output swing of the AD521 is reduced. At values below $80 \mathrm{k} \Omega$ and above $120 \mathrm{k} \Omega$ the stability of the AD521 may be impaired.
4. Do not exceed the allowable input signal range. The linearity of the AD521. decreases if the inputs are driven within 5 volts of the supply rails, particularly when the device is used at a gain less than 1. To avoid this possibility, attenuate the input signal through a resistive divider network and use the AD521 as a buffer, as shown in Figure 6. The resistor R/2 matches the impedance seen by both AD521 inputs so that the voltage offset caused by bias currents will be minimized.

a). Transformer Coupled, Direct Return

b). Thermocouple, Direct Return

c). AC Coupled, Indirect Return

Figure 5. Ground Returns for "Floating" Transducers


1. INCREASE $R_{G}$ TO PICK UP GAIN LOST BY R DIVIDER NETWORK
2. INPUT SIGNAL MUST BE REDUCED IN PROPORTION TO POWER SUPPLY VOLTAGE LEVEL

Figure 6. Operating Conditions for $V_{I N} \approx V_{S}=10 \mathrm{~V}$
5. Use the compensation pin (pin 9) and the applicable compensation circuit when the amplifier is required to drive a capacitive load. It is worth mentioning that coaxial cables can "invisibly" provide such capacitance since many popular coaxial cables display capacitance in the vicinity of 30 pF per foot.
This compensation (bandwidth control) feature permits the user to fit the response of the AD521 to the particular application as illustrated by Figure 7. In cases of extremely high load capacitance the compensation circuit may be changed as follows:

1. Reduce $680 \Omega$ to $24 \Omega$
2. Reduce $330 \Omega$ to $7.5 \Omega$
3. Increase 1000 pF to $0.1 \mu \mathrm{~F}$
4. Set $\mathrm{C}_{\mathrm{X}}$ to 1000 pF if no compensation was originally used. Otherwise, do not alter the original value.
This allows stable operation for load capacitances up to 3000 pF , but limits the slew rate to approximately $0.16 \mathrm{~V} / \mu \mathrm{s}$.
5. Signals having frequency components above the Instrumentation Amplifier's output amplifier closed-loop bandwidth will be transmitted from V - to the output with little or no attenuation. Therefore, it is advisable to decouple the Vsupply line to the output common or to pin $11 .{ }^{1}$

$$
\begin{gathered}
C_{X}=\frac{1}{100 \pi f_{t}} \text { when } f_{t} \text { is the desired bandwidth. } \\
\quad\left(f_{\mathrm{t}} \text { in } \mathrm{kHz}, \mathrm{C}_{\mathrm{X}} \text { in } \mu \mathrm{F}\right)
\end{gathered}
$$

Figure 7. Optional Compensation Circuit

## INPUT OFFSET AND OUTPUT OFFSET

When specifying offsets and other errors in an operational amplifier, it is often convenient to refer these errors to the inputs. This enables the user to calculate the maximum error he would see at the output with any gain or circuit configuration. An op amp with 1 mV of input offset voltage, for example, would produce 1 V of offset at the output in a gain of 1000 configuration.
In the case of an instrumentation amplifier, where the gain is controlled in the amplifier, it is more convenient to separate
errors into two categories. Those errors which simply add to the output signal and are unaffected by the gain can be classified as output errors. Those which act as if they are associated with the input signal, such that their effect at the output is proportional to the gain, can be classified as input errors.
As an illustration, a typical AD521 might have a +30 mV output offset and a -0.7 mV input offset. In a unity gain configuration, the total output offset would be +29.3 mV or the sum of the two. At a gain of 100 , the output offset would be -40 mV or: $30 \mathrm{mV}+100(-0.7 \mathrm{mV})=-40 \mathrm{mV}$.
By separating these errors, one can evaluate the total error independent of the gain settings used, similar to the situation with the input offset specifications on an op amp. In a given gain configuration, both errors can be combined to give a total error referred to the input (R.T.I.) or output (R.T.O.) by the following formula:

Total Error R.T.I. $=$ input error + (output error/gain)
Total Error R.T.O. $=($ Gain $x$ input error $)+$ output error
The offset trim adjustment (pins 4 and 6, Figure 4) is associated primarily with the output offset. At any gain it can be used to introduce an output offset equal and opposite to the input offset voltage multiplied by the gain. As a result, the total output offset can be reduced to zero.

As shown in Figure 8, the gain range on the AD521 can be extended considerably by adding an attenuator in the sense terminal feedback path (as well as adjusting the ratio, $\mathrm{R}_{\mathrm{S}} / \mathrm{R}_{\mathrm{G}}$ ). Since the sense terminal is the inverting input to the output amplifier, the additional gain to the output is controlled by $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$. This gain factor is $1+\mathrm{R}_{\mathbf{2}} / \mathrm{R}_{\mathbf{1}}$.


Figure 8. Circuit for utilizing some of the unique features of the AD521. Note that gain changes introduced by changing $R_{1}$ and $R_{2}$ will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.

[^9]Where offset errors are critical, a resistor equal to the parallel combination of $\mathbf{R}_{1}$ and $\mathbf{R}_{\mathbf{2}}$ should be placed between pin 11 and $V_{\text {REF }}$. This minimizes the offset errors resulting from the input current flowing in $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ at the sense terminal. Note that gain changes introduced by changing the $R_{1} / R_{2}$ attenuator will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.
When a predetermined output offset is desired, $\mathrm{V}_{\text {REF }}$ can be placed in series with pin 11 . This offset is then multiplied by the gain factor $1+\mathbf{R}_{2} / \mathbf{R}_{1}$ as shown in the equation of Figure 8.


Figure 9. Ground loop elimination. The reference input, Pin 11, allows remote referencing of ground potential. Differences in ground potentials are attenuated by the high CMRR of the AD521.


Figure 10. Test circuit for measuring peak to peak noise in the bandwidth 0.1 Hz to 10 Hz . Typical measurements are found by reading the maximum peak to peak voltage noise of the device under test (D.U.T.) for 3 observation periods of 10 seconds each.

# High Accuracy Data Acquisition Instrumentation Amplifier 

 DEVICES
## FEATURES

## Performance

Low Drift: $2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (AD522B)
Low Nonlinearity: 0.005\% ( $G=100$ )
High CMRR: $>110 \mathrm{~dB}$ (G = 1000)
Low Noise: $1.5 \mu \mathrm{~V}$ p-p ( 0.1 to 100 Hz )
Low Initial VOS: $100 \mu$ V (AD522B)
Hermetically-Sealed, Electrostatically Shielded DIP
Versatility
Single-Resistor Gain Programmable: $1 \leqslant G \leqslant 1000$
Output Reference and Sense Terminals
Data Guard for Improving ac CMR

## Value

Internally Compensated
No External Components except Gain Resistor
Active Trimmed Offset, Gain, and CMR
Low Cost

## PRODUCT DESCRIPTION

The AD522 is a precision IC instrumentation amplifier designed for data acquisition applications requiring high accuracy under worst-case operating conditions. An outstanding combination of high linearity, high common mode rejection, low voltage drift, and low noise makes the AD5 22 suitable for use in many 12 -bit data acquisition systems.

An instrumentation amplifier is usually employed as a bridge amplifier for resistance transducers (thermistors, strain gauges, etc.) found in process control, instrumentation, data processing, and medical testing. The operating environment is frequently characterized by low signal-to-noise levels, fluctuating temperatures, unbalanced input impedances, and remote location which hinders recalibration.

The AD5 22 was designed to provide highly accurate signal conditioning under these severe conditions. It provides output offset voltage drift of less than $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, input offset voltage drift of less than $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, \mathrm{CMR}$ above 80 dB at unity gain ( 110 dB at $\mathbf{G}=1000$ ), maximum gain nonlinearity of $0.001 \%$ at $G=1$, and typical input impedance of $10^{9} \Omega$.
This excellent performance is achieved by combining a proven circuit configuration with state-of-the-art manufacturing technology which utilizes active laser trimming of tight-tolerance thin-film resistors to achieve low cost, small size and high reliability. This combination of high value with no-compromise performance gives the AD5 22 the best features of both monolithic and modular instrumentation amplifiers, thus providing extremely cost-effective precision low-level amplification.
The AD522 is available in three versions with differing accuracies and operating temperature ranges; the " $A$ ", and " $B$ " are specified from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and the " S " is guaran-

teed over the military/aerospace temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All versions are packaged in a hermeticallysealed, electrostatically shielded 14-pin DIP and are supplied in a pin configuration similar to that of the popular AD521 instrumentation amplifier.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN CONFIGURATION


| MODEL | AD522A | AD522B | AD522S |
| :---: | :---: | :---: | :---: |
| GAIN Gain Equation | $1+\frac{2\left(10^{5}\right)}{R_{g}}$ | * | * |
| Gain Range | 1 to 1000 | * | * |
| Equation Error |  |  |  |
| $\mathrm{G}=1$ | 0.2\% max | 0.05\% max | ** |
| $\mathrm{G}=1000$ | 1.0\% max | 0.2\% max | ** |
| Nonlinearity, max (see Fig. 4) |  |  |  |
| $\mathrm{G}=1$ | 0.005\% | 0.001\% | ** |
| $G=100$ | 0.01\% | 0.005\% | ** |
| vs. Temp, max |  |  |  |
| $\mathrm{G}=1$ | 2ppm/ $/{ }^{\circ} \mathrm{C}$ ( $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ) | * | * |
| $\mathrm{G}=1000$ | $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ( $25 \mathrm{ppm} / /^{\circ} \mathrm{C}$ typ) | * | * |
| OUTPUT CHARACTERISTICS Output Rating | $\pm 10 \mathrm{~V}$ @ 5 mA | * | * |
| DYNAMIC RESPONSE (see Fig. 6) |  |  |  |
| Small Signal (-3dB) |  |  |  |
| $\mathrm{G}=1$ | 300 kHz | * | * |
| $\mathrm{G}=100$ | 3 kHz | * | * |
| Full Power GBW | 1.5 kHz | * | * |
| Slew Rate | $0.1 \mathrm{~V} / \mu \mathrm{s}$ | * | * |
| Settling Time to 0.1\%, G = 100 | 0.5 ms | * | * |
| to $0.01 \%, G=100$ | 5 ms | * | * |
| to $0.01 \%, \mathrm{G}=10$ | 2 ms | * | * |
| to $0.01 \%, \mathrm{G}=1$ | 0.5 ms | * | * |
| VOLTAGE OFFSET |  |  |  |
| Offsets Referred to Input |  |  |  |
| Initial Offset Voltage |  |  |  |
| G=1 | $\pm 400 \mu \mathrm{~V} \max ( \pm 200 \mu \mathrm{~V}$ typ) | $\pm 200 \mu \mathrm{~V} \max ( \pm 100 \mu \mathrm{~V}$ typ $)$ | $\pm 200 \mu \mathrm{~V} \max ( \pm 100 \mu \mathrm{~V}$ typ) |
| vs. Temperature, max (see Fig. 3) |  |  |  |
| $\mathrm{G}=1$ | $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\left( \pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ | $\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\left( \pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ | $\pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\left( \pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ |
| $\mathrm{G}=1000$ | $\pm 6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\pm 2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\pm 6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| $1<\mathrm{G}<1000$ | $\pm\left(\frac{50}{\mathrm{G}}+6\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\pm\left(\frac{25}{\mathrm{G}}+2\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\pm\left(\frac{100}{\mathrm{G}}+6\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| vs. Supply, max |  |  |  |
| $\mathrm{G}=1$ | $\pm 20 \mu \mathrm{~V} / \%$ | * | * |
| $\mathrm{G}=1000$ | $\pm 0.2 \mu \mathrm{~V} / \%$ | * | * |
| INPUT CURRENTS |  | , |  |
| Input Bias Current |  |  |  |
| Initial max, $+25^{\circ} \mathrm{C}$ | $\pm 25 \mathrm{nA}$ | $\pm 15 \mathrm{nA}$ | $\pm 25 \mathrm{nA}$ |
| vs. Temperature | $\pm 100 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\pm 50 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\pm 100 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current |  |  |  |
| Initial max, $+25^{\circ} \mathrm{C}$ | $\pm 20 \mathrm{nA}$ | $\pm 10 \mathrm{nA}$ | $\pm 20 \mathrm{nA}$ |
| vs. Temperature | $\pm 100 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\pm 50 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\pm 100 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| INPUT |  |  |  |
| Input Impedance |  |  |  |
| Differential | $10^{9} \Omega$ | * | * - |
| Common Mode | $10^{9} \Omega$ | * | * |
| Input Voltage Range |  |  | , . |
| Maximum Differential Input, Linear | $\pm 10 \mathrm{~V}$ | * | * |
| Maximum Differential Input, Safe | $\pm 20 \mathrm{~V}$ | * | * |
| Maximum Common Mode, Linear | $\pm 10 \mathrm{~V}$ | * . | * . . |
| Maximum Common Mode Input, Safe | $\pm 15 \mathrm{~V}$ | * | * |
| Common Mode Rejection Ration, Min @ $\pm 10 \mathrm{~V}, 1 \mathrm{k} \Omega$ Source |  |  | - |
| Imbalance (see Fig. 5) |  |  |  |
| $\mathrm{G}=1(\mathrm{dc}$ to 30 Hz ) | 75 dB ( 90 dB typ) | 80 dB ( 100 dB typ) | $75 \mathrm{~dB}\left(90 \mathrm{~dB}\right.$ typ) ${ }^{\prime}$ |
| $\mathrm{G}=10$ (dc to 10 Hz ) | 90 dB ( 100 dB typ) | 95 dB ( 110 dB typ) | 90 dB ( 110 dB typ) |
| $\mathrm{G}=100$ (de to 3 Hz ) , | 100 dB (110dB typ) | 100 dB ( 120 dB typ) | 100 dB ( 120 dB typ) |
| $\mathrm{G}=1000(\mathrm{dc}$ to 1 Hz ) | $100 \mathrm{~dB}(120 \mathrm{~dB}$ typ) | $110 \mathrm{~dB}(>120 \mathrm{~dB}$ typ) | ${ }_{*}^{100 \mathrm{~dB}}$ ( $>120 \mathrm{~dB}$ typ) |
| $\mathrm{G}=1$ to 1000 (dc to 60 Hz ) | 75 dB ( 88 dB typ) | 80 dB (88dB typ) | * |
| NOISE |  |  |  |
| Voltage Noise, RTI (see Fig. 4) |  |  |  |
| 0.1 Hz to 100 Hz (p-p) |  |  |  |
| $\mathrm{G}=1$ | $15 \mu \mathrm{~V}$ | * | * |
| $\mathrm{G}=1000$ | $\cdot 1.5 \mu \mathrm{~V}$ | * | * |
| 10 Hz to 10 kHz (rms) ${ }^{\text {a }}$ |  |  |  |
| $\mathrm{G}=1$ | $15 \mu \mathrm{~V}$ | * | * |
| TEMPERATURE RANGE |  |  |  |
| Specified Performance | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * , |  |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * |
| POWER SUPPLY |  |  |  |
| Power Supply Range | $\pm(5$ to 18$) \mathrm{V}$ | * | * |
| Quiescent Current, max (a) $\pm 15 \mathrm{~V}$ | $\pm 10 \mathrm{~mA}$ | $\pm 8 \mathrm{~mA}$ | $\pm 8 \mathrm{~mA}$ |

[^10]
## GENERAL APPLICATION CONSIDERATIONS

Figure 1 illustrates the AD5 22 wiring configuration when used in a typical bridge amplifier application. In any low-level, high impedance, noise-dominated environment, proper shielding and grounding are requisite for optimum performance; a recommended technique is shown.


NOTES:

1. GAIN R
NOTES: ${ }^{\text {1. GAIN RESISTOR R }}$ G SHOULD BE - 5ppm/ C (VISHAY TYPE RECOMMENDED).
2. SHIELDED CONNECTIONS TO RG RECOMMENDED WHEN MAXIMUM SYSTEM BANOWIDTH AND AC CMR IS REQUITED, AND WHEN $\mathrm{R}_{\mathrm{G}}$ IS LOCATED MORE TTAN $\operatorname{liX}$ INCHES FROM
AD522. NO INSTABILITIES ARE CAUSED BY REMOTE RG LOCATIONS. WHEN NOT USED, THE DATA GUARD PIN CAN BE LEFT UNCONNECTED.
THE DATA GUARD PIN CAN BE LEFT UNCONNECTED.
3. POWER SUPPLY FILTERS ARE RECOMMENDED FOR MINIMUM NOISE IN NOISY ENVIRON.
MENTS.
4. NO TRIM REQUIRED FOR MOST APPLICATIONS. IF REQUIRE
TRIM POT (SUCH AS VISHAY $1202 \cdot \gamma \cdot 10 \mathrm{k}$ ) IS RECOMMENDED.

## Figure 1. Typical Bridge Application

Direct coupling of the AD5 22 inputs makes it necessary to provide a signal ground return for input amplifier bias currents. This can be achieved by direct connection as shown, or through an indirect path of less than $1 \mathrm{M} \Omega$ resistance such as other system interconnections.
To minimize noise, shielding should be provided for the input leads and gain resistor connections. A passive data guard is provided to improve ac common mode rejection by "bootstrapping" the capacitance of the input cabling, thus minimizing differential phase shift. This will also reduce degradation of system bandwidth.
Balanced design eliminates the need for external bypass capacitors for most applications. If, however, the power supplies are remotely located (farther than 10 feet or so) or if they are likely to carry more than a few millivolts of noise, local filtering will enable the user to retain optimal performance.

Reference and sense pins are provided to permit remote load

| Error Source | Specification | Effect on Absolute Accuracy, \% of F.S. | Effect on Resolution \% of F.S. |
| :---: | :---: | :---: | :---: |
| Gain Nonlinearity | $\pm 0.002 \% \max , G=10$ <br> (from Spec. Sheet and Fig. 4) | $\pm 0.002$ | $\pm 0.002$ |
| Voltage Drift | $\begin{aligned} & \frac{25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}}{\text { Gain }}+2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}=4.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & \text { R.T.I }=0.00055 \% /{ }^{\circ} \mathrm{C} \\ & \text { (from Spec. Sheet) } \end{aligned}$ | $\pm 0.011$ | - |
| CMR | 86 dB (from Spec. Sheet, CMR vs. F vs. G, typical curve) | $\pm 0.005$ | $\pm 0.005$ |
| Noise, R.T.O. ( 0.1 to 100 Hz ) | $15 \mu \mathrm{~V}$ (p-p) R.T.O. (from Spec. Sheet, Noise vs. G typical curve) | $\pm 0.0015$ | $\pm 0.0015$ |
| Offset Current Drift | $\pm 50 \mathrm{pA} /{ }^{\circ} \mathrm{C} \times 1 \mathrm{k}$ source imbalance <br> (Spec. Sheet) $= \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}=$ <br> $\pm 1.25 \mu \mathrm{~V}$ R.T.I. | $\pm 0.000125$ | --- |
| Gain Drift (add $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for external $\mathrm{R}_{\mathrm{G}}$ ) | $60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (Spec. Sheet) | $\pm 0.15$ | - |

sensing. These points can also be used to trim the device CMR, add an output booster, or to offset the output to a reference level. These applications are illustrated in following sections.

It is good practice to place $\mathrm{R}_{\mathrm{G}}$ within several inches of the AD522. Longer leads will increase stray capacitance and cause phase shifts that will degrade CMR at higher frequencies. For frequencies below 10 Hz , a remote $\mathrm{R}_{\mathrm{G}}$ is generally acceptable; no stability problems are caused. Bear in mind that a leakage impedance of $200 \mathrm{M} \Omega$ between $\mathrm{R}_{\mathrm{G}}$ pins will cause an $0.1 \%$ gain error at $\mathrm{G}=1$. Unity gain is not trimmable.

## TYPICAL APPLICATION AND ERROR BUDGET ANALYSIS

 (See Figure 1 and Table 1)A floating transducer with a 0 to 1 volt output has a $1 \mathrm{k} \Omega$ source imbalance. A noisy environment induces a one volt 0 to 60 Hz common mode signal in the ground return. This signal must be amplified to interface with a data acquisition system calibrated for a 0 to 10 volt signal range. The operating temperature range is 0 to $+50^{\circ} \mathrm{C}$ and an AD522B is to be used. Table 1 lists error sources and their effect on system accuracy.
The total effect on absolute accuracy is less than $\pm 0.2 \%$, allowing adjustment-free 8 -bit operation. In computer or microprocessor controlled data-acquisition systems, automatic recalibration can nullify gain and offset drifts leaving noise, distortion and CMR as the only error sources. In this case, full 12-bit operation is achieved.
Gain Errors: Absolute gain errors can be nulled by trimming $\mathrm{R}_{\mathrm{G}}$. Gain drift is a linear effect, not detrimental to resolution and is caused by the change in value of internal resistors over the operating temperature range. An "intelligent" system can correct for these errors with an automatic.calibration cycle. Gain nonlinearity never exceeds $0.002 \%$ at $G=10$.
Offset Drift \& Pins Current Errors: Special care has been taken in the design of the AD5 22 input stage to minimize offset drift. Unless transducer impedances are unbalanced by more than $2 \mathrm{k} \Omega$, errors caused by offset current drift are negligible compared to offset voltage drift. Although initial offset voltages are laser-nulled for most applications, provisions have been made to allow further adjustment to correct for initial system offset. In this example, all offset drifts amount to $\pm 0.014 \%$ and do not effect resolution (can be corrected with an automatic calibration cycle).
CMR and Noise Errors: Common mode rejection and noise performance of instrumentation amplifiers are critical because

Gain Drift (add $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for external $\mathrm{R}_{\mathrm{G}}$ )
these errors can not be corrected by calibration. Common mode rejection of the AD522 is active laser-trimmed to the limits of thin-film resistor stability. Further trimming could improve CMR on a short term basis, but regular readjustment would be necessary to maintain this improvement (see Figure 2). In this example, untrimmed CMR and noise cause a total error of $\pm 0.0065 \%$ of full scale and are the major contributors to resolution error.


## Figure 2. Optional CMR Trim

## PERFORMANCE CHARACTERISTICS

Offset Voltage and Current Drift: The AD522 is available in four drift selections. Figure 3 is a graph of maximum RTO offset voltage drift vs. gain for all versions. Errors caused by offset voltage drift can thus be determined for any gain. Offset current drift will cause a voltage error equal to the product of the offset current drift and the source impedance unbalance.


Figure 3. Output Offset Drift (RTO) vs. Gain
Gain Nonlinearity and Noise: Gain nonlinearity increases with gain as the device loop-gain decreases. Figure 4 is a plot of typical nonlinearity vs. gain. The shape of the curve can be safely used to predict worst-case nonlinearity at gains below 100. Noise vs. gain is shown on the same graph.


Figure 4. Gain Nonlinearity and Noise (RTO) vs. Gain
Common Mode Rejection: CMR is rated at $\pm 10 \mathrm{~V}$ and $1 \mathrm{k} \Omega$ source imbalance. At lower gains, CMR depends mainly on thin-film resistor stability but due to gain-bandwidth considerations, is relatively constant with frequency to beyond 60 Hz . The dc CMR improves with increasing gain and is increasingly subject to phase shifts in limited bandwidth high-gain amplifiers. Figure 5 illustrates CMR vs. Gain and Frequency.
Dynamic Performance: Settling time and unity gain bandwidth are directly proportional to gain. As a result, dynamic performance can be predicted from the well-behaved curves of Figure 6.


Figure 5. Common Mode Rejection vs. Frequency and Gain


Figure 6. Small Signal Frequency Response ( $-3 d B$ )

## SPECIAL APPLICATIONS

Offset and Gain Trim: Gain accuracy depends largely on the quality of $\mathrm{R}_{\mathrm{G}}$. A precision resistor with a $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient is advised. Offset, like gain, is laser-trimmed to a level suitable for most applications. If further adjustment is required, the circuit shown in Figure 1 is recommended. Note that good quality ( 25 ppm ) pots are necessary to maintain voltage drift specifications.
CMR Trim: A short-term CMR improvement of up to 10 dB at low gains can be realized with the circuit of Figure 2. Apply a low-frequency 20/G volt peak-to-peak input signal to both inputs through their equivalent source resistances and trim the pot for an ac output null.
Sense Output: A sense output is provided to enable remote load sensing or use of an output current booster. Figure 7 illustrates these applications. Being "inside the loop", booster drift errors are minimized. When not used, the sense output should be tied to the output.


Figure 7. Output Current Booster and Buffered Output -Level Shifter
Reference Output: The reference terminal is provided to permit the user to offset or "level shift" the output level to a datum compatible with his load. It must be remembered that the total output swing is $\pm 10$ volts to be shared between signal and reference offset. Furthermore, any reference source resistance will unbalance the CMR trim by the ratio $10 \mathrm{k} / \mathrm{R}_{\text {ref }}$. For example, if the reference source impedance is $1 \Omega$, CMR will be reduced to $80 \mathrm{~dB}(10 \mathrm{k} \Omega / 1 \Omega=10,000=80 \mathrm{~dB})$. A buffer amplifier can be used to eliminate this error, as shown in Figure 7, but the drift of the buffer will add to output offset drift. When not used, the reference terminal should be grounded.

# Self-Contained High Performance Wide Band Instrumentation Amplifier 

## Model 612

PRELIMINARY TECHNICAL DATA<br>FEATURES<br>Internal Gain Setting Resistors<br>Wide Gain Range: 1 to 1024 in Binary Steps<br>Settling Time: $30 \mu \mathrm{~s}$ max to $0.01 \%, G=128$<br>Low Gain Error: $\pm 0.02 \%$ max<br>Low Gain Drift: $\pm 10 \mathrm{ppm}$ max<br>Low Offset Voltage Drift: $\pm 1.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, RTI, G $=1024 \mathrm{~V} / \mathrm{V}$<br>High CMR: 94dB min, G = 1024/V/V<br>\section*{APPLICATIONS}<br>Low Level High Speed Data Acquisition Systems<br>Bridge Amplifiers for Resistance Transducers<br>Precision Current Amplifiers<br>Preamplifier for Recorder Instrumentation

## PRODUCT DESCRIPTION

Model 612 is a self-contained, high accuracy, high speed hybrid instrumentation amplifier designed for data acquisition applications requiring speed and accuracy under worst-case operating conditions. Five selections of the model 612 are available: the A, B and C selections provide superior dc characteristics with good dynamic performance, while the D and E selections provide superior dynamic performance with good dc characteristics.
The model 612 contains a precision thin-film resistor network that allows the user to set the gain in binary steps from 1 to $1024 \mathrm{~V} / \mathrm{V}$ by strapping the appropriate gain pins. In addition the excellent tracking characteristics of the active laser-trimmed thin-film resistors provide maximum gain TC of $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max.
The model 612 is designed to provide high speed and high accuracy signal conditioning. It provides input offset drift of $1.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, output offset drift of $\pm 75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, CMR of 74 dB min at unity gain ( 94 dB min at $\mathrm{G}=1024$ ) in the highest accuracy version (612C) or 120 kHz small signal bandwidth and settling time to $0.01 \%$ of $30 \mu \mathrm{~s}$ max in the high speed version (612D or E).

## SETTING THE GAIN

The 612 operates at $G=1$ if there is no pin strapping. For binary gains 2 thru 256, strap appropriate gain pin ( 3 thru 10) to the gain programming pin (1). For gain 512, strap both pins 10 and 11 to pin 1 ; for gain 1024 , strap pins 10,11 and 12 to pin 1 . If a nonbinary gain is required, an external resistor $\left(\mathrm{R}_{\mathrm{G}}\right)$ can be used to set the gain according to the formula $G=1+$ $80 \mathrm{k} / \mathrm{R}_{\mathrm{G}} \cdot \mathrm{R}_{\mathrm{G}}$ should be connected to pins 1 and 2.


OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
24-PIN DUAL-IN-LINE


PIN CONFIGURATION


SPEGFIGATONS (typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted)

| MODEL | 612A | 612B | 612C | 612D | 612E |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GAIN |  |  |  |  |  |
| Gain Range, in Binary Steps | 1 to $1024 \mathrm{~V} / \mathrm{V}$ | * | * | * | * |
| Gain Temperature Coefficient | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | * |  |  |  |
| Gain Accuracy, $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 0.1 \% \max$ | $\pm 0.05 \%$ max | $\pm 0.02 \%$ max | $\pm 0.1 \%$ max | $\pm 0.05 \% \max$ |
| Gain Nonlinearity | $\pm 0.001 \%$ | * | * | * |  |
| RATED OUTPUT |  |  |  |  |  |
| Voltage | $\pm 10 \mathrm{~V}$ min | * | * | * | * |
| Current | $\pm 5 \mathrm{~mA} \mathrm{~min}$ | * | * | * | * |
| Impedance | $\pm 0.15 \Omega$ | * . | * | * | * |
| INPUT CHARACTERISTICS |  |  |  |  |  |
| Absolute Max Voltage | $\pm \mathrm{V}_{\text {S }}$ | * | * | * | * |
| Common Mode Voltage | $\pm 10 \mathrm{~V} \text { min }$ | * | * | * | * |
| Differential and Common Mode Impedance | $10^{9}\\|3 \Omega\\| \mathrm{pF}$ | * | * | * | * |
| OFFSET VOLTAGES |  |  |  |  |  |
| Input Offset Voltage |  |  |  |  |  |
| Initial © $+25^{\circ} \mathrm{C}$ (Adjustable to Zero) | $\pm 0.2 \mathrm{mV}$ |  |  |  |  |
| vs. Temperature ( $\mathrm{G}=1024$ ) | $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ | $\pm 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ | $\pm 1.5 \mu V^{\circ} \mathrm{C} \text { max }$ | $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ | $\pm 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ |
| vs. Supply ( $G=1024$ ) | $\pm 25 \mu \mathrm{~V} / \mathrm{V}$ |  | * |  |  |
| Output Offset Voltage G = 1 vs. Temperature | $\pm 200 \mu \mathrm{~V} / /^{\circ} \mathrm{C} \max$ | $\pm 150 \mu \mathrm{~V} / /^{\circ} \mathrm{C}$ max | $\pm 75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 150 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| INPUT BIAS CURRENT |  |  |  |  |  |
| vs. Temperature ( $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) | $\begin{aligned} & +100 \mathrm{nA} \max \\ & \pm 0.5 \mathrm{nA} /{ }^{\circ} \mathrm{C} \end{aligned}$ | * | * | * | * |
| INPUT DIFFERENCE CURRENT |  |  |  |  |  |
| vs. Temperature ( $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) | $\pm 10 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | * | * | * | * |
| INPUT VOLTAGE NOISE, $\mathrm{G}=1024$ |  |  |  |  |  |
| 0.01 Hz to 10 Hz . | $1 \mu \mathrm{~V}$ p-p | * | * | * | * |
| 10 Hz to 10 kHz | $2 \mu \mathrm{~V} \mathrm{rms}$ | * | * | * | * |
| OUTPUT VOLTAGE NOISE, ( $\mathrm{G}=1$ ) |  |  |  |  |  |
| 0.01 Hz to 10 Hz | $20 \mu \mathrm{~V}$ p-p | * | * | * | * |
| 10 Hz to 10 kHz | $50 \mu \mathrm{~V} \mathrm{rms}$ | * | * | * | * |
| COMMON MODE REJECTION RATIO |  |  |  |  |  |
| $1 \mathrm{k} \Omega$ Source Imbalance, dc to 60 Hz |  |  |  |  |  |
| $\mathrm{G}=1024$ | 94 dB min | * | * | * | * - |
| $\mathrm{G}=1$ | 74 dB min | * | * | * | * |
| DYNAMIC RESPONSE |  |  |  |  |  |
| Slew Rate | $1 \mathrm{~V} / \mu \mathrm{s}$ | * | * | * | * |
| Small Signal Bandwidth ( -3 dB ) |  |  |  |  | - ${ }^{\text {- }}$ |
| $\mathrm{G}=1$ | 100 kHz | * | * | * | * " |
| $\mathrm{G}=128$ | 60 kHz | * | * | 200 kHz | 200 kHz |
| $\mathrm{G}=1024$ | 10 kHz | * | * | 20 kHz | 20 kHz |
| Settling Time to 0.01\% 20V p-p Output Step | - |  |  |  |  |
| $G=1$ | $200 \mu \mathrm{~s}$ max | * | * | $100 \mu \mathrm{~s}$ max | $100 \mu \mathrm{~s}$ max |
| $\mathrm{G}=128$ | $100 \mu \mathrm{~s}$ max | * | * . | $30 \mu \mathrm{~s}$ max | $30 \mu \mathrm{~s}$ max |
| Settling Time to $0.05 \% 20 \mathrm{~V}$ p-p Output Step |  |  |  |  |  |
| $\mathrm{G}=1$ to 128 | $60 \mu \mathrm{~s}$ max | * | * | $20 \mu \mathrm{~s} \max$ | $20 \mu \mathrm{~s} \max$ |
| $\mathrm{G}=1024$ | $100 \mu \mathrm{~s}$ max | * | * | $60 \mu \mathrm{~s}$ max | $60 \mu \mathrm{~s} \max$ |
| POWER SUPPLY |  |  |  |  |  |
| Voltage, Rated Performance | $\pm 15 \mathrm{~V}$ | * | * | * | * |
| Voltage, Operating | $\pm 8 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | * | * | * | * |
| Current, Quiescent | $\pm 8 \mathrm{~mA}$ | * | * | * | * |
| TEMPERATURE RANGE |  |  |  |  |  |
| Rated Performance | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | * | * | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * | * | * | * |

[^11]Specifications subject to change without notice.
Contact factory for complete 6 page data sheet.

## Contents

|  | Page |
| :--- | :---: |
| Selection Guide | $3-2$ |
| Selection Information and Definitions of Specifications | $3-4$ |
| 277J/K/A Isolated operational amplifier module | $3-7$ |
| 281 Synchronizable drive-oscillator for 286J and 292A | $3-17$ |
| 284J Stand-alone isolator | $3-11$ |
| 286J Driven isolator for multichannel applications | $3-17$ |
| 288J/K Carrier-powered isolator for multichannel applications |  |
| 289J/K/L• High-performance synchronizable self-contained isolation amplifier |  |
| 290A Lowest-cost stand-alone isolator | $3-23$ |
| 292A Lowest-cost driven isolator for multichannel applications |  |
| 947 Multiple-output power oscillator for 3-port and interchannel isolation |  |
| of 288J/K carrier-powered isolators | $3-35$ |
| 948 Single-channel power oscillator for multichannel applications of 288J/K |  |
| where the inputs share a common ground reference | $3-35$ |

- New product since the 1979 Data Acquisition Products Catalog Supplement.


## Selection Guide <br> Isolation Amplifiers

In this Selection Guide, isolation-amplifier families are divided into four categories:

1. Isolated Operational Amplifiers .
2. Programmable-Gain Isolated Voltage Amplifiers
3. 4-to-20mA-Output Programmable-Gain V-to-I Converters
4. 4-Channel Multiplexed Signal Conditioners

Although (3) and (4) are not catalogued in this section, they are listed in this Selection Guide because they do perform the functions of isolation amplifiers and are likely to be relevant choices for many applications. Data sheets can be found at the listed pages.
The specifications and features are key for each device. Complete and detailed specifications, descriptions, and application information can be found on the data sheets. General information and definitions of important specifications can be found in the pages that follow.
All specifications are typical at rated supply voltage and load, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless noted otherwise.

1. ISOLATED OPERATIONAL AMPLIFIERS

|  | Primary |  | Recommended |  |
| :---: | :---: | :---: | :---: | :---: |
| Application | Considerations | Features | Model | Page |
| Industrial Instrumentation and Control Systems | Highest Accuracy | 0.025\% max nonlinearity, $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max input drift, | 277J/K/A | 3-7 |
|  | Functional Versatility | Uncommitted High Pérformance Op Amp Front End |  |  |
|  | High CMV/CMR | 160 dB min CMR @ dc 3.5 kV rms CMV ( 1 min ) |  |  |
|  | Isolated Supply | Floating Power Supply: $\pm 15 \mathrm{~V}$ dc @ $\pm 15 \mathrm{~mA}$ min |  |  |

2. PROGRAMMABLE-GAIN ISOLATED VOLTAGE AMPLIFIERS

| Application | Primary Considerations | Features R | Recommended Model | Page |
| :---: | :---: | :---: | :---: | :---: |
| Industrial Instrumentation and Control Systems | Highest Linearity <br> True 3-port <br> Synchronizable <br> Widest Bandwidth | Stand-alone or multichannel operation; $\pm 0.012 \%$ max nonlinearity (289L); Adjustable gain, 1 to $100 \mathrm{~V} / \mathrm{V}, \pm 0.005 \% /{ }^{\circ} \mathrm{C}$ max gain drift; Bandwidth 20 kHz small-signal, 5 kHz full power; Floating auxiliary power available, $\pm 5 \mathrm{~mA}$ min at $\pm 15 \mathrm{~V}$; Isolation $\pm 2500 \mathrm{~V}$ peak input-to-output-or-power supply, 120 V rms continuous, output-to-power supply; CMR 104 dB min at $60 \mathrm{~Hz}, 1 \mathrm{k} \Omega$ unbalance; Synchronizable either to external 100 kHz source or to other 289 s by consensus. | 289J/K/L | 3-29 |
| Industrial and Medical Instrumentation | Lowest Cost <br> Self-Contained Wide Temperature Range | Nonlinearity $\pm 0.1 \%$ ( 10 V p-p output); Adjustable gain, 1 to $100 \mathrm{~V} / \mathrm{V}$; Drift $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}($ gain $=100 \mathrm{~V} / \mathrm{V})$; Bandwidth 2.5 kHz small-signal; Floating power available, $\pm 13 \mathrm{~V}$ at 5 mA min. Isolation $\pm 1500 \mathrm{~V}$ peak max; CMR $100 \mathrm{~dB} \min , 1 \mathrm{k} \Omega$ source unbalance. | 290A ${ }^{\text {• }}$ | 3-35 |
| Industrial and Medical Instrumentation | Single Channel <br> Self-Contained <br> Patient Safety <br> High CMR, CMV | $\pm 0.05 \%$ Nonlinearity, $\pm 75 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Gain Drift $2.0 \mu \mathrm{~A}$ rms max leakage; Defibrillator Protection Floating Power Supply: $\pm 8.5 \mathrm{~V}$ dc @ $\pm 5 \mathrm{~mA}$ min 110 dB min CMR @ $60 \mathrm{~Hz}, \pm 5 \mathrm{kV} \mathrm{pk}$ CMV (Pulse) | 284J | 3-11 |
| Industrial and Medical Instrumentation | Lowest Cost <br> Wide Temperature Range Multichannel | External drive, 100 kHz oscillator, model 281; Nonlinearity $\pm 0.1 \%$ ( 10 V p-p output); Adjustable gain, 1 to $100 \mathrm{~V} / \mathrm{V}$; Drift $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}($ gain $=100 \mathrm{~V} / \mathrm{V})$; Bandwidth 2.5 kHz small-signal; Floating power supply $\pm 13 \mathrm{~V}$ at 15 mA min; Isolation $\pm 1500 \mathrm{~V}$ peak $\max , \mathrm{CMR} 100 \mathrm{~dB} \min , 1 \mathrm{k} \Omega$ source unbalance | 292A ${ }^{\text {® }}$ | 3-35 |
| Industrial and Medical Instrumentation | Multichannel <br> Reliability <br> High CMR, CMR <br> Isolated Supply | External drive; 100 kHz Osc - model 281 Meets IEEE SWC Standard and UL 544 Leakage Std 5 kV pk pulse differential and Input/Output CMV 110 dB min CMR @ $60 \mathrm{~Hz} ; \pm 15 \mathrm{~V}$ dc @ $\pm 15 \mathrm{~mA}$ Isolated Supply. | $\begin{aligned} & 286 \mathrm{~J} \\ & 281(\mathrm{Osc}) \end{aligned}$ | $3-17$ $3-17$ |


| Industrial Instrumentation and Control Systems | Multichannel | Externally carrier-powered; model 947 or 948 driver | 288J/K | 3-23 |
| :---: | :---: | :---: | :---: | :---: |
|  | High Accuracy | $0.05 \%$ max nonlinearity, 100 ppm / ${ }^{\circ} \mathrm{C}$ max gain drift, |  |  |
|  | Low Cost | $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max input drift, Adjust. Gain, 1 to 1000V/V, | 947 (Driver) | 3-23 |
|  | Smallest Size | 850 V dc diff and in/out CMV, $1^{\prime \prime} \times 1^{\prime \prime} \times 0.56^{\prime \prime}$ | 948 (Driver) | 3-23 |
|  |  | - |  |  |
| 3. 4-TO-20mA-OUTPUT PROGRAMMABLE-GAIN V-TO-I CONVERTERS |  |  |  |  |
|  | Primary | Recommended |  |  |
| Application | Considerations | Features | Model | Page |
| Industrial | High Performance | Resistor-programmable input range, 0 to +1 V to | 2B22J/K/L | 8-37 |
| Instrumentation | Synchronizable | 0 to +10 V ; Nonlinearity $0.05 \% \max (\mathrm{~L})$; Span |  |  |
| and Process | Single Supply | drift $0.005 \% /{ }^{\circ} \mathrm{C} \max (\mathrm{L})$; Single supply, +14 V |  |  |
| Control | Local or Remote Loop | to +32 V ; Meets IEEE Std. 472 (Transient Protection- |  |  |
| Analog Transmitters and Controllers | Power | SWC) and ISA Standard 50.1 (Isolated current-loop transmitters); Isolation voltage 1500 V dc continuous; Stand-alone or multichannel. |  |  |

## 4. 4-CHANNEL MULTIPLEXED SIGNAL CONDITIONERS

| Application | Primary Considerations | Features Rec | commended <br> Model | Page |
| :---: | :---: | :---: | :---: | :---: |
| Multichannel <br> Transducer Measurements Industrial Measurement and Control Systems | Low-level measurements <br> Multiplexing <br> No Relays <br> Normal-Mode Filtering <br> Low Cost Per Channel | Resistor-programmable full-scale input span ( $\pm 5 \mathrm{mV}$ to $\pm 1.00 \mathrm{mV}$ ) for $\pm 5 \mathrm{~V}$ output; Input offset drift $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ $\max (\mathrm{B})$, gain drift $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max (\mathrm{B})$, nonlinearity $\pm 0.02 \%$ max; Isolation $\pm 1000 \mathrm{~V}$ dc, channel-to-channel or channel-to-ground; CMR 156 dB min at 60 Hz ; Inputs protected for up to 130 V rms of differential voltage; Scanning rate up to 400 channels per second min; Thermocouple compensation available, see 2B56, Section 8. | 2B54A/B ${ }^{\text {- }}$ | 8-49 |
| Multichannel <br> Transducer <br> Measurements <br> Industrial Measurement and Control Systems | High- or Low-Level <br> Measurements <br> Multiplexing <br> No Relays <br> Normal-Mode Filtering <br> Low Cost Per Channel | Resistor-programmable full-scale input span ( $\pm 50 \mathrm{mV}$ to $\pm 5 \mathrm{~V}$ ) for $\pm 5 \mathrm{~V}$ output; Input offset drift $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, gain drift $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max, nonlinearity $\pm 0.02 \%$ max ( $\mathrm{G}=1$ to 100 ); Isolation $\pm 1000 \mathrm{~V}$ dc channel-to-channel or channel-to-ground; CMR $156 \mathrm{~dB} \min$ at 60 Hz ; inputs protected for up to 130 V rms of differential range; Scanning rate up to 400 channels per second min. | 2B550 | 8-49 |

- New product since 1979 Data-Acquisition Products Catalog Supplement


## Orientation

# Isolation Amplifiers 

The isolation amplifier (or isolator) has an input circuit that is galvanically isolated from the power supply and the output circuit. Isolators are intended for applications requiring safe, accurate measurement of dc and low-frequency voltage or current in the presence of high common-mode voltage (to thousands of volts) with high CMR, line-receiving of signals transmitted at high impedance in noisy environments, and for safety in general-purpose measurements where dc and line-frequency leakage must be maintained at levels well below certain mandated minima.* Principal applications are in electrical environments of the kind associated with medical equipment, conventional and nuclear power plants, automatic test equipment, and industrial process-control systems.

Analog Devices Isolators described in this catalog use electromagnetically coupled high-frequency carrier techniques for communication of power to and signals from the input circuit.

## CHOOSING AN ISOLATOR

The choice of an isolator depends on the desired functional characteristics and the required specifications. Functional characteristics include such considerations as number of channels, range of output common-mode (output to power supply), nature of the front-end amplifier (amplification only or general op-amp functioning), and the availability of isolated power for additional external front-end circuitry. Key specifications include performance specs and "absolute max/min" mandated safety specifications. Definitions of specifications follow this section. In addition to the products listed here, which are recommended for new designs, a number of older products are still available; data sheets are available upon request. In addition to the useful applications information on the data sheets published here, a designers' guide ${ }^{1}$, available upon request, provides information useful to the circuit designer.
The devices described in this section are all isolation amplifiers, useful in general-purpose circuit applications for instrumentation amplifiers or op amps where isolation is a necessity. In addition to these devices, there are a growing number of isolators available from Analog Devices that perform dedicated functions, for use where isolation is necessary or desirable. Data sheets for them can be found in other sections of this catalog, and some of their applications can be seen in the Transducer Interfacing Handbook ${ }^{2}$. Here is a brief list:

2B54 Thermocouple/mV 4-Channel MultiplexerAmplifier: Section 8
2B55 Low- or High-Level 4-Channel MultiplexerAmplifier: Section 8
2B22 Voltage or Current to $4-$ to-20mA Converter: Section 8

[^12]DAC1423 10-Bit Digital to 4-to-20mA Converter: Section 9
AD2036, AD2037, AD2038 Scanning Panel Instruments: Section 8
Isolation is also inherent in transformer-coupled synchrodigital conversion products (Section 12).

Functional Cbaracteristics The figure shows the circuit architecture of a self-contained isolator, Model 289. The various models differ, but their properties can be discussed in terms of the device shown. An isolator of this type requires power from a two-terminal dc supply. An internal oscillator converts the dc power to ac, which is transformer-coupled to the shielded input section, then converted to dc for the input stage and the auxiliary power output. The ac carrier is also modulated by the amplifier output, transformer-coupled to the output stage, demodulated by a phase-sensitive demodulator (using the carrier as the reference), filtered, and amplified, using isolated dc power, derived from the carrier.

The amplifier in this example is a resistor-protected op amp (actually, the protection works both ways - it protects the amplifier against differential overloads ( 120 V rms continuous) and it protects sensitive input sources from supply voltage if the amplifier malfunctions), connected for a programmable gain from 1 to $100 \mathrm{~V} / \mathrm{V}$, as determined by a single external resistor. Since both input terminals are floating, the amplifier functions effectively as an instrumentation amplifier. All but one of the amplifiers in this series function in the instrumenta-tion-amplifier mode, but with various gain ranges. The 277 is an exception; its input stage is an uncommitted high-gain lowdrift, low-noise op amp, and the output terminal of the input stage is available for feedback connections to perform a wide range of single-ended or differential operations. Because of the transformer coupling, the outputs of all these devices are isolated from their input stages.


In the figure, it can be seen that the demodulator drive is magnetically coupled from the oscillator to the output stage. This permits the output to operate at a dc common-mode potential with respect to power common. An isolator of this type is said to provide three-port isolation, because there are three isolated ports: input, power supply, and output. The 275 , the 284 , the 285 , and the 286 also have this property,
but the demodulator coupling is capacitive. The data sheets carry block diagrams, which show the architecture of each device; 3 -port devices, in general, have an output common-mode-voltage spec in the "Rated Output" section. Two-port devices are those in which there is a dc connection between the power supply and the output stage. An example of where a 3port device might be used: if the isolator power supply is at some distance from the destination (say, a data-acquisition system), line drops could result in common-mode errors if the output were tied to the power supply.
The 289 , as can be seen, is a completely self-contained device. There are applications for which a degree of "unbundling" can lead to economy and improved performance. For example, if there are many input channels to be isolated, economies can be realized by the use of a common oscillator. In addition, the common oscillator makes it possible to avoid the possibility of small errors due to beat frequencies developed by small amounts of crosstalk.

Several synchronized multichannel devices are available. Model 292A is essentially a 290A with a power amplifier instead of an oscillator. It requires a dc power input and a pair of leads for a low-power oscillator input, which can be furnished by a 281 synchronizable oscillator. The 281 will drive from one to 16 292As, and it will also synchronize additional 281s for increments of up to 16292 s per 281 . The 288 isolator does not require dc power inputs. Instead, the ac input is furnished from 947/948 matching dc-ac high-frequency drivers. The 947, for example, has eight (isolated) output windings, which provide the carrier signal and input power for as many as eight 288 Js . Isolated front-end power is provided by rectification and filtering of the 947 "MOD DRIVE" signal. The result is a very inexpensive high-accuracy multichannel system.

## SPECIFICATIONS

The illustration on the next page shows a typical specification block and defines the specifications of key interest.

NONLINEARITY - This is the peak deviation from a best straight line, expressed as a \% of peak-to-peak output. Should be considered when signal fidelity is of prime importance.

## MAX SAFE DIFFERENTIAL

 INPUT - Max voltage that can be safely applied across input terminals. Important to consider for fail-safe designs in the presence of high voltages.CMR, INPUT TO GUARD - Indicates ability to reject differential voltage between signal low and guard. Should be considered in applications where guard cannot be connected directly to signal low.

INPUT NOISE - Total noise, referred to the input. Facilitates comparison with expected signal input levels.

ISOLATED SUPPLY - Dual supply voltages, completely isolated from the input power supply terminals; provide the capability to excite floating input signal conditioners, front-end amplifiers, as well as remote transducers.

| MODEL | 284J |
| :---: | :---: |
| GAIN (NON-INVERTING) |  |
| Range ( $50 \mathrm{k} \Omega$ Load) | 1 to $10 \mathrm{~V} / \mathrm{V}$ |
| Formula ( $\mathrm{R}_{\mathrm{i}}$ in $\mathrm{k} \Omega$ ) | $\mathrm{G}=1+\frac{100 \mathrm{k} \Omega}{10.7 \mathrm{k} \Omega+\mathrm{R}_{\mathrm{i}}}$ |
| Deviation from Formula | $\pm 3 \%$ |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 0.0075 \% /{ }^{\circ} \mathrm{C}$ |
| vs. Time | $\pm 0.001 \% / 1000$ hours |
| Nonlinearity, $\pm 5 \mathrm{~V}$ Output ( $\mathrm{G}=1$ to $10 \mathrm{~V} / \mathrm{V}$ ) | $\pm 0.05 \%$ |
| InPUT VOLTAGE RATINGS |  |
| Linear Differential Range, $\mathrm{G}=1 \mathrm{~V} / \mathrm{V}$ | $\pm 5 \mathrm{~V}$ |
| Max Safe Differential Input |  |
| - Continuous | 240 V rms |
| Max CMV, Inputs to Outputs |  |
|  |  |
|  | 2500 V rms |
| Pulse, 10 ms Duration, 1 Pulse/ 10 sec With $510 \mathrm{k} \Omega$ in series with guard | $\pm 2500 \mathrm{~V}$ pk max <br> $\pm 5000 \mathrm{~V}$ pk max |
| Continuous, ac or dc | $\pm 2500 \mathrm{~V} \mathrm{pk}$ |
| CMR, Inputs to Outputs, $60 \mathrm{~Hz}, \mathrm{R}_{\mathrm{S}} \leqslant 5 \mathrm{k} \Omega$ |  |
| $5 \mathrm{k} \Omega$ Source Impedance Imbalance | 110 dB min |
| - CMR , Inputs to Guard, 60 Hz |  |
| $1 \mathrm{k} \Omega$ Source Impedance Imbalance | 78 dB |
| Max Leakage Current, Inputs to Pwr Com <br> @ $115 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}$ | $2.0 \mu \mathrm{~A}$ rms |
| OFFSET VOLTAGE, REFERRED TO INPUT |  |
| Initial, @ $+25^{\circ} \mathrm{C}$ <br> vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm(5+20 / \mathrm{G}) \mathrm{mV}$ |
| At Gain $=10 \mathrm{~V} / \mathrm{V}$ | $\pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| At Other Gains | $\pm(1+150 / \mathrm{G}) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| vs. Supply Voltage | $\pm 1 \mathrm{mV} / \%$ |
| INPUT IMPEDANCE |  |
| Differential | $10^{8} \Omega \\| 150 \mathrm{pF}$ |
| Overload | $320 \mathrm{k} \Omega \sim$ |
| Common Mode | $5 \times 10^{10} \Omega \\|_{2} 0 \mathrm{pF}$ |
| INPUT DIFFERENCE CURRENT |  |
|  |  |
| vs. Temperature (0 to $+70^{\circ} \mathrm{C}$ | $\pm 0.1 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| Input NOISE |  |
| Voltage, Gain $=10 \mathrm{~V} / \mathrm{V}$ |  |
| 0.01 Hz to 100 Hz | $8 \mu \mathrm{~V}$ pk-pk |
| 10 Hz to 1 kHz | $10 \mu \mathrm{Vrms}$ |
| Current |  |
| 0.01 Hz to 100 Hz | 5pA pk-pk |
| FREQUENCY RESPONSE, GAIN $=1$ to $10 \mathrm{~V} / \mathrm{V}$ |  |
| Small Signal Bandwidth, -3dB | 1 kHz |
| Slew Rate | $25 \mathrm{mV} / \mathrm{\mu s}$ |
| Full Power, Gain $=1 \mathrm{~V} / \mathrm{V}$ | 700 Hz |
| Full Power, Gain $=10 \mathrm{~V} / \mathrm{V}$ | 200 Hz |
| ISOLATED POWER SUPPLY |  |
| Voltage/Current | $\pm 8.5 \mathrm{~V} \mathrm{dc} / \pm 5 \mathrm{~mA}$ |
| Accuracy | $\pm 5 \%$ |
| Regulation, No Load to Full Load | +0, -15\% |
| CMV, Outputs to Pwr. Com. | $\pm 50 \mathrm{~V} \mathrm{pk}$ max |
| RATED OUTPUT |  |
| Voltage, $50 \mathrm{k} \Omega$ Load | $\pm 5 \mathrm{~V}$ min |
| Output Impedance | $1 \mathrm{k} \Omega$ |
| Output Ripple Noise, 1 MHz Bandwidth | $5 \mathrm{mV} \mathrm{pk}-\mathrm{pk}$ |
| POWER SUPPLY, SINGLE POLARITY |  |
| Voltage, Rated Performance | $+15 \mathrm{~V} \mathrm{dc}$ |
| Voltage, Operating | $+(8 \mathrm{~V} \mathrm{dc} \mathrm{to} 15.5 \mathrm{~V} \mathrm{dc})$ |
| Current, Quiescent | $+10 \mathrm{~mA}$ |
| TEMPERATURE RANGE |  |
| Rated Performance Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| Storage |  |
| CASE DIMENSIONS | $1.5{ }^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$ |

# Precision Isolation Amplifier High CMV/CMR, $\pm 15 V$ Floating Power 

## MODE 271

FEATURES

Versatile Op Amp Front End: Inverting, Non-Inverting, Differential Applications<br>Low Nonlinearity: 0.025\% max, Model 277K<br>Low Input Offset Voltage Drift: $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, Model 277 K<br>Floating Power Supply: $\pm 15 \mathrm{~V}$ dc $@ \pm 15 \mathrm{~mA}$<br>High CMR: 160dB min @ dc<br>High CMV: $3500 V_{\text {rms }}$

## APPLICATIONS

Programmable Gain Isolated Amplifier
Isolated Power Source and Amplifier for Bridge Measurements Instrumentation Amplifier
Instrumentation Grade Process Signal Isolator
Current Shunt Measurements


## GENERAL DESCRIPTION

Model 277 is a versatile isolation amplifier which combines a high-performance, uncommitted operational amplifier front end with a precision, isolated output stage and a floating power supply section. This configuration, shown in Figure 1, makes the 277 ideally suited to instrumentation applications where the need for various forms of signal conditioning, high CMV protection and isolated transducer power requirements are encountered.
The input stage is a low drift $\left( \pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ max, model 277 K$)$, differential op amp that may be connected for use in inverting, non-inverting and differential configurations. The circuitry employed around the operational amplifier input stage can be designed by the user to suit each application's particular signal processing needs. A full $\pm 10 \mathrm{~V}$ signal range is available at the output of the front end amplifier.


Figure 1. Model 277 Functional Block Diagram
The isolated output stage includes a special modulator/demodulator technique which provides the 277 with 160 dB minimum de common mode rejection between input and output common and an input-to-output CMV rating of $3500 \mathrm{~V}_{\text {rms }}$. When
combined with the output stage's low nonlinearity ( $0.05 \%$, models $277 \mathrm{~J} / \mathrm{A}$ and $0.025 \%$ model 277 K ), these high CMR and CMV ratings facilitate accurate measurements in the presence of noisy electrical equipment such as motors and relays. In addition, model 277 A offers a $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ rated operating temperature range. All versions of model 277 have a $\pm 10$ volt output range.
The floating power supply section provides isolated $\pm 15$ volt outputs capable of delivering currents up to $\pm 15 \mathrm{~mA}$. This feature permits model 277 to power transducers and auxiliary isolated circuitry, thereby eliminating the need for a separate isolated dc/dc converter.
All of the features of the model 277 isolation amplifier are packaged in a compact ( $3^{\prime \prime} \times 2.2^{\prime \prime} \times 0.59^{\prime \prime}$ ) module. As an assurance of high performance reliability, every model 277 is factory tested for CMV rating by application of $3500 \mathrm{~V}_{\mathrm{rms}}$ ( $\pm 4900 \mathrm{~V}$ peak) between input and output common terminals for one minute (meets NEMA and CSA requirements for $660 \mathrm{~V}_{\text {rms }}$ service.) In addition, the 277 has a calculated MTBF of 133,000 hours.

## SPECIFICATIONS

(typical at $+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ unless otherwise noted)

| MODEL | 277J | 277K | 277A |
| :---: | :---: | :---: | :---: |
| INPUT STAGE PERFORMANCE ${ }^{1,2}$ |  |  |  |
| OPEN LOOP GAIN | 106dB min | * | * |
| INPUT OFFSET VOLTAGE |  |  |  |
| Initial, © $+25^{\circ} \mathrm{C}$ (Adjustable to Zero) | $\pm 1.5 \mathrm{mV}$ max | * | * |
| vs. Temperature |  |  |  |
| Offset Untrimmed | $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |  | $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Offset Trimmed to Zero | $\pm 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | * |
| vs. Supply Voltage | $\pm 30 \mu \mathrm{~V} / \mathrm{V}$ | * | * |
| vs. Time | $\pm 3.5 \mu \mathrm{~V} / \mathrm{mo}$ | * | * |
| INPUT BIAS CURRENT |  |  |  |
| Initial, © $+25^{\circ} \mathrm{C}$ | $\pm 20 \mathrm{nA} \mathrm{max}^{\text {max }}$ | * | * |
| vs. Temperature | $\pm 50 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | * | * |
| vs. Supply Voltage | $\pm 100 \mathrm{pA} / \mathrm{V}$. | * | * |
| INPUT DIFFERENCE CURRENT |  |  |  |
| Initial, © $+25^{\circ} \mathrm{C}$ | $\pm 6 \mathrm{nA}$ | * | * |
| vs. Supply Voltage | $\pm 50 \mathrm{pA} / \mathrm{V}$ | * | * |
| INPUT IMPEDANCE |  |  |  |
| Differential | $4 \mathrm{M} \Omega$ | * | * |
| Common Mode ${ }^{3}$ | $100 \mathrm{M} \Omega \\| 4 \mathrm{pF}$ | * | * |
| INPUT NOISE |  |  |  |
| Voltage, 0.01 Hz to 10 Hz | $1 \mu \mathrm{~V}$ p-p | * | * |
| 10 Hz to 1 kHz | $3 \mu \mathrm{~V}$ rms | * | * |
| Current, 0.01 Hz to 10 Hz | 35 p . p-p | * | * |
| InPUT VOLTAGE RANGE |  |  |  |
| Common Mode Voltage ${ }^{3}$ | $\pm 10 \mathrm{~V}$ min | * | * |
| Common Mode Rejection ${ }^{3}, \mathrm{CMV}= \pm 10 \mathrm{~V}, 60 \mathrm{~Hz}$ | 100dB | * | * |
| Max Safe Differential Voltage | $\pm 13 \mathrm{~V}$ | * | * |
| ISOLATED POWER SUPPLY ${ }^{4}$ |  |  |  |
| Voltage/Current ${ }^{2}$ | $\pm 15 \mathrm{~V} @ \pm 15 \mathrm{~mA}$ max | * | * |
| Load Regulation (No Load - Full Load) | +0, -6\% | * | * |
| Line Regulation | 1V/V | * | * |
| Ripple, Full Load | $30 \mathrm{mV} \mathrm{p-p}$ @ 70 kHz | * | * |
| OUTPUT STAGE PERFORMANCE |  |  |  |
| GAIN | 1V/V | * | * |
| Gain Error | $\pm 0.5 \%$ max | * | * |
| vs. Temperature | $\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | * | * |
| Nonlinearity, $\pm 10 \mathrm{~V}$ Output | $\pm 0.05 \%$ max | $\pm 0.025 \%$ max | * |
| Voltage ratings ${ }^{5}$ |  |  |  |
| Max CMV, Output Com/Input Com |  |  |  |
| ac, $60 \mathrm{~Hz}, 1$ Minute | $3500 \mathrm{~V}_{\text {ms }}$ max | * | $*$ |
| Nonrecurring Spike (<1 Second) | $\pm 5000 \mathrm{~V} \mathrm{pk}$ max | * | * |
| Peak ac or dc, Continuous | $\pm 2500 \mathrm{~V}$ max | * | * |
| CMR, Output Com/Input Com $^{5}$ |  |  |  |
| dc | 160 dB min | * | * |
| 60 Hz | 120 dB min | * | * |
| Leak. Cur., Input/output $115 \mathrm{~V}_{\text {rms }}, 60 \mathrm{~Hz}$ | $1 \mu$ À rms max | * | * |
| ISOLATION IMPEDANCE ${ }^{5}$ |  |  |  |
| OUTPUT OFFSET VOLTAGE |  |  |  |
| Initial, © $+25^{\circ} \mathrm{C}$ (Adjustable to Zero) |  |  |  |
| vs. Temperature | $\pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { max }$ | $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply Voltage | $\pm 1 \mathrm{mV} / \mathrm{V}$. |  |  |
| vs. Time | $\pm 100 \mu \mathrm{~V} / \mathrm{mo}$ | * | * |
| FREQUENCY RESPONSE |  |  |  |
| Small Signal, -3dB | 2.5 kHz | * | * |
| Full Power, 20V p-p Output | 1.5 kHz | * | * |
| Settling Time $\pm 10 \mathrm{~V}$ Step to $0.1 \%$ | 1 ms | * | * |
| RATED OUTPUT |  |  |  |
| Voltage/Current | $\pm 10 \mathrm{~V}$ min @ $\pm 5 \mathrm{~mA}$ min | * | * |
| OUTPUT NOISE |  |  |  |
| Voltage, 0.01 Hz to 10 Hz | $7 \mu \mathrm{~V} \mathrm{p}-\mathrm{p}$ | * | * |
| 10 Hz to 1 kHz | $25 \mu \mathrm{~V}$ rms | * | * |
| POWER SUPPLY ${ }^{6}$ |  |  |  |
| Voltage, Rated Performance | $\pm 15 \mathrm{~V}$ dc | * | * |
| Voltage, Operating | $\pm(14$ to 16$) \mathrm{V}$ de | * | * |
| Current, Quiescent | $+35,-5 \mathrm{~mA}$ | * | * |
| TEMPERATURE RANGE |  |  |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | * |
| CASE SIZE | $3.0^{\prime \prime} \times 2.2^{\prime \prime} \times 0.59^{\prime \prime}$ | * | * |

NOTES:
Current drawn from INPUT FEEDBACK terminal must be $\leqslant 5 \mathrm{~mA}$
${ }_{3}^{2}$ Total current drawn from IN FEEDBACK and either $+\mathrm{V}_{\text {ISO }}$ or $-\mathrm{V}_{\text {ISO }}$ must be $\leqslant 15 \mathrm{~mA}$
${ }^{3}$ 'Input common mode specifications are measured at +IN and -IN terminals with respect to INPUT COM
${ }^{4}$ Protected for momentary shorts to IN COM.
${ }^{3}$ Isolation specifications are measured at INPUT COM with respect to OUT COM and PWR COM.
${ }^{6}$ Recommended power supply, ADI model $904, \pm 15 \mathrm{~V}$ @ $\pm 50 \mathrm{~mA}$
-Specifications same as model 277J.
Specifications subject to change without notice.

## Appyng the sorrton tmplice

## PERFORMANCE CHARACTERISTICS

Gain Nonlinearity: Nonlinearity error is expressed as a \% of peak-to-peak output voltage span; e.g. $\pm 0.05 \%$ @ 10 V p-p output $= \pm 5 \mathrm{mV} \max$ RTO nonlinearity error. Model 277 is available in two maximum nonlinearity grades $- \pm 0.05 \%$ ( $277 \mathrm{~J} / \mathrm{A}$ ), $\pm 0.025 \%(277 \mathrm{~K})$.
The nonlinearity of model 277 is virtually independent of output voltage swing. Therefore, the 277 can be used at any level of gain and output signal range up to $\pm 10 \mathrm{~V}$ while maintaining its excellent linearity characteristics.
Output Voltage Noise: Peak-to-peak output voltage noise is dependent on bandwidth, as shown in Figure 4. The graph shows RTO noise, that is, output noise for a gain of $1 \mathrm{~V} / \mathrm{V}$ through the isolator. For lowest noise performance, a low pass filter at the output can be used to roll-off noise and undesired signal frequencies beyond the bandwidth of interest. As gain increases, voltage noise referred-to-input decreases, resulting in higher input signal to noise ratios. The next section demonstrates how voltage noise, referred-to-input, can be calculated.


Figure 4. Output Voltage Noise vs. Bandwidth
RTI Offset Voltage, Drift and Noise: Offset voltage, referred to input (RTI) for model 277 may be computed by treating the isolator as two cascaded amplifier stages. The input stage has variable gain $G_{1}$ while the output isolation stage has a fixed gain of 1. RTI offset is given by:

$$
\mathrm{E}_{\mathrm{OS}}(\mathrm{RTI})=\mathrm{E}_{\mathrm{OS}_{1}}+\mathrm{E}_{\mathrm{OS}_{2}} / \mathrm{G}_{1}
$$

where: $E_{\mathrm{OS}_{1}}=$ total input stage offset voltage
$\mathrm{E}_{\mathrm{OS}_{2}}=$ output stage offset voltage
$\mathrm{G}_{\mathbf{1}}=$ input stage gain
Offset voltage drift, RTI, may be calculated in the same manner.


Figure 5. Input-to-Output CMR vs. Frequency with $1 \mathrm{k} \Omega$ Source Imbalance

RTI noise, in a given bandwidth, (for Figure 8a) may be calculated as follows:

$$
\mathrm{E}_{\mathrm{N}}(\mathrm{rms}, \mathrm{RTI})=\sqrt{\mathrm{E}_{\mathrm{N}_{1}}{ }^{2}+\left(\mathrm{E}_{\mathrm{N}_{2}} / \mathrm{G}_{1}\right)^{2}}
$$

where: $\quad E_{N_{1}}=$ total rms input stage voltage noise $\mathrm{E}_{\mathrm{N}_{2}}=$ rms output voltage noise (RTO)
Common Mode Rejection: A 160 dB rejection of potential differences between input and output common is achieved in model 277 by maintaining low coupling capacitance between the input and output stages. Input-to-output rejection is a function of frequency as shown in Figure 5 under the adverse condition of $1 \mathrm{k} \Omega$ in series with IN COM. CMR versus frequency for the input stage is shown in Figure 2.
The section on GUARDING TECHNIQUES \& INTERCONNECTION demonstrates how to calculate total CMR error for the isolator and indicates the precautions to be taken to preserve the model 277's inherently excellent CMR performance.

## GUARDING TECHNIQUES \& INTERCONNECTION

Model 277 CMR performance is best preserved by using shielded signal cable with the shield connected as close as possible to signal low and IN COM to reduce pickup (see Figure 6).


Figure 6. Transducer, Power, Gain Resistors, and Shielding Interconnection

Overall CMR error at the output ( $\mathrm{e}_{\text {err }}$ ) is due to the CMR of the input amplifier and the CMR between input and output stages and is given by:

$$
\mathrm{e}_{\mathrm{err}}=\frac{\mathrm{e}_{\mathrm{cm}}}{\mathrm{CMR}_{\mathrm{IN}}}\left(\mathrm{G}_{1}\right)+\frac{\mathrm{e}_{\mathrm{IO}}}{\mathrm{CMR}_{\mathrm{IO}}}
$$

where: $e_{c m}=$ input amp CMV with respect to IN COM $\mathrm{e}_{\mathrm{IO}}=$ CMV between OUT COM and signal ground $\mathrm{CMR}_{\text {IN }}=\mathrm{CMR}$ of the input op amp $\mathrm{CMR}_{\mathrm{IO}}=\mathrm{CMR}$ from input IN COM to OUT COM $\mathrm{G}_{1}=$ input stage gain
To preserve $\mathrm{CMR}_{\mathrm{IN}}$, amplifier source impedances should be balanced with respect to IN COM. Components connected to the input should be enclosed by a shield tied to IN COM to reduce $\mathrm{CMR}_{10}$ degradation due to unguarded capacitance to ground.
High CMR $_{\text {IO }}$ is maintained with low capacitance between IN COM and OUT COM. For best CMR performance, printed circuit layouts should minimize stray capacitance between input and output stages. Do not run a ground plane under the isolator since this increases input-output coupling. $\mathrm{CMR}_{\mathrm{IO}}$ also degrades
at high frequencies by resistance ( $\mathrm{R}_{\mathrm{S}}$ ) between IN COM and signal ground. Voltage between OUT COM and source ground divides between this resistance (generally wire resistance) and the input-to-output capacitance resulting in an input error signal. If $\mathrm{R}_{\mathrm{S}}$ becomes excessive, a capacitor from +IN to OUT COM will help compensate for its effect on CMR. The capacitor must withstand the isolation voltages encountered.

## ADJUSTMENT PROCEDURE

The input and output offset voltage of model 277 can be trimmed as shown below with the isolator set up in the desired circuit configuration.
(1) Refer to Figure 6 for terminal and component designations.
(2) Connect IN COM to OUT COM and set input signal to zero.
(3) Place floating DVM across IN FDBK and OUTPUT terminals.
(4) Null DVM reading using output offset trim potentiometer $\mathrm{R}_{\mathrm{O}}$.
(5) Disconnect IN COM from OUT COM.
(6) Place DVM across IN FDBK and IN COM terminals.
(7) Adjust input offset trim potentiometer, $\mathrm{R}_{\mathrm{I}}$, until DVM reads zero volts.
The overall gain of the isolator may be increased over a limited range (5\%) with a $5 \mathrm{k} \Omega$ potentiometer connected between pins 10 and 12.

## APPLICATIONS

Programmable Gain Bridge Transducer Amplifier: The versatility of model 277 is shown by the programmable gain bridge transducer amplifier application of Figure 7. In this circuit the 277's uncommitted front end and floating voltage output permit both bridge excitation and signal gain conditioning to be provided by the isolation amplifier.
Control switches are driven by TTL inputs which are isolated from source ground by the opto-isolators in the control switch. Control signals operate the CMOS switch network to establish the gains shown in the table in Figure 7. The CMOS switch network is operated in a manner that causes the resistance of the switches only to be in series with the negative input of the isolator and not in series with the gain setting resistors. With this arrangement the switch resistance does not affect gain accuracy. A resistor, $\mathrm{R}_{\mathrm{B}}$, should be in series with -IN to reduce errors due to bias current drift.
With this circuit the isolator gain can be remotely set at a value that optimizes input signal-to-noise ratio and eliminates the
need for high quality post-amplifiers at the isolator output. This network is extremely useful in wide dynamic range measurements such as flow, level or pressure where auto-gain ranging would be a desirable system instrumentation feature.

## INPUT CONFIGURATION

Model 277's input stage is an isolated, uncommitted operational amplifier that may be configured to suit a variety of applications. Model 277 may be used in the same way as any op amp except that the feedback is taken from the FDBK terminal rather than the OUTPUT pin. Figure 8 shows four typical input configurations for interfacing with a wide range of signal sources.

(a) Non-Inverting Configuration

(c) Isolated Differential Configuration

(d) Current Source Amplifier Configuration Figure 8. Model 277 Input Amplifier Configurations


Figure 7. Programmable Gain Bridge Transducer Amplifier

# Economy, High Performance, Self-Contained, Isolation Amplifier 



FEATURES
Low Cost
Low Nonlinearity: $\pm 0.05 \%$ @ 10V pk-pk Output
High Gain Stability: $\pm 0.0075 \% /{ }^{\circ} \mathrm{C}, \pm 0.001 \% / 1000$ hours
Isolated Power Supply: $\pm 8.5 \mathrm{~V}$ dc $@ \pm 5 \mathrm{~mA}$
High CMR: 110dB min with $5 \mathrm{k} \Omega$ Imbalance
High CMV: $\pm 5000 \mathrm{~V}_{\text {pk }} ; 10 \mathrm{~ms}$ Pulse; $\pm 2500 \mathrm{~V}$ dc continuous
Small Size: $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.6^{\prime \prime}$
Adjustable Gain: 1 to 10V/V; Single Resistor Adjust
Meets IEEE Std 472: Transient Protection (SWC)
Meets UL Std 544 Leakage: $2.0 \mu \mathrm{~A}$ max @ 115 V ac, 60 Hz
APPLICATIONS
Biomedical and Patient Monitoring Instrumentation
Ground Loop Elimination in Industrial Control
Off-Ground Signal Measurements
4-20mA Isolated Current Loop Receiver

## GENERAL DESCRIPTION

Model 284J is a low cost isolation amplifier featuring isolated power, $\pm 8.5 \mathrm{~V}$ dc @ $\pm 5 \mathrm{~mA}$ loads, $\pm 2500 \mathrm{~V}$ dc off-ground isolation (CMV) and 110 dB minimum CMR at $60 \mathrm{~Hz}, 5 \mathrm{k} \Omega$ source imbalance, in a compact $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.6^{\prime \prime}$ epoxy encapsulated package. This improved design achieves low nonlinearity of $\pm 0.05 \%$ @ 10 V pk-pk output, gain stability of $\pm 0.0075 \% /{ }^{\circ} \mathrm{C}$ and input offset drift of $\pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ at $\mathrm{G}=10 \mathrm{~V} / \mathrm{V}$. Using modulation techniques with reliable transformer isolation, model 284J will interrupt ground loops, leakage paths and high voltage transients to $\pm 5 \mathrm{kV}_{\mathrm{pk}}$ ( 10 ms pulse) providing dc to $1 \mathrm{kHz}(-3 \mathrm{~dB}$ ) response over an adjustable gain range of $1 \mathrm{~V} / \mathrm{V}$ to $10 \mathrm{~V} / \mathrm{V}$. Model 284J's fully floating guarded input stage and floating isolated power for external input circuitry, offers versatility for both medical and industrial OEM applications.

## WHERE TO USE MODEL 284J

Medical Applications: In all biomedical and patient monitoring equipment such as multi-lead ECG recorders and portable diagnostic designs, model 284J offers protection from lethal ground fault currents as well as 5 kV defibrillator pulse inputs. Low level bioelectric signal recording is achieved with model 284 J 's low input noise ( $8 \mu \mathrm{~V} \mathrm{p}-\mathrm{p}$ ) and high CMR ( $110 \mathrm{~dB}, \mathrm{~min}$ ).

Industrial Applications: In computer interface systems, process signal isolators and high CMV instrumentation, model 284J offers complete galvanic isolation and protection against damage from transients and fault voltages. High level transducer interface is afforded with model 284J's 10 V pk-pk input signal capability at a gain of $1 \mathrm{~V} / \mathrm{V}$ operation. In portable field designs, model 284J's single supply, low power drain of 85 mW @ +12 V operation offers long battery operation.


KOLATED 420 mA ANALOG NTERFACE

## DESIGN FEATURES AND USER BENEFITS

Isolated Power: Dual $\pm 8.5 \mathrm{~V}$ dc @ $\pm 5 \mathrm{~mA}$, completely isolated from the input power terminals ( $\pm 2500 \mathrm{~V}$ dc isolation), provides the capability to excite floating signal conditioners, front end buffer amplifiers and remote transducers such as thermistors or bridges.
Adjustable Gain: Model 284J's adjustable gain combined with its 10 V pk -pk output signal dynamic range offers compatibility with a wide class of input signals. A single external resistor enables gain adjustment from $1 \mathrm{~V} / \mathrm{V}$ to $10 \mathrm{~V} / \mathrm{V}$ providing the flexibility of applying model 284J in both high level transducer interfacing as well as low level sensor measurements.

Floating, Guarded Front-End: The input stage of model 284J can directly accept floating differential signals, such as ECG biomedical signals, or it may be configured as a high performance instrumentation front-end to accept signals having CMV with respect to input power common.

High Reliability: Model 284J is a conservatively designed, compact module, capable of reliable operation in harsh environments. Model 284J has a calculated MTBF of over 400,000 hours and is designed to meet MIL-STD-202E environmental testing as well as the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability). As an additional assurance of reliability, every model 284J is factory tested for CMV and input ratings by application of 5 kV pk , 10 ms pulses, between input terminals as well as input/output terminals.

| MODEL | 284J |
| :---: | :---: |
| GAIN (NON-INVERTING) . |  |
| Range ( $50 \mathrm{k} \Omega$ Load) | 1 to $10 \mathrm{~V} / \mathrm{V} \quad 100 \mathrm{k} \Omega$ |
| Formula | Gain $=\left[1+\frac{10.7 \mathrm{k} \Omega+\mathrm{R}_{\mathrm{i}}(\mathrm{k} \Omega)}{10}\right.$ |
| Deviation from Formula | $\pm 3 \%$ |
| vs. Time | $\pm 0.001 \% / 1000$ Hours |
| vs. Temperature (0 to $\left.+70^{\circ} \mathrm{C}\right)^{1}$ | $\pm 0.0075 \% /{ }^{\circ} \mathrm{C}$ |
| Nonlinearity, G $=1 \mathrm{~V} / \mathrm{V}$ to $10 \mathrm{~V} / \mathrm{V}^{2}$ | $\pm 0.05 \%$ |
| InPUT VOLTAGE RATINGS |  |
| Linear Differential Range, $\mathrm{G}=1 \mathrm{~V} / \mathrm{V}$ | $\pm 5 \mathrm{~V}$ min |
| Max Safe Differential Input |  |
| Continuous | $240 \mathrm{~V}_{\text {rms }}$ |
| Pulse, 10 ms duration, 1 pulse/10 sec | $\pm 6500 \mathrm{~V}_{\mathrm{pk}}$ max |
| Max CMV, Inputs to Outputs |  |
| $\mathrm{AC}, 60 \mathrm{~Hz}, 1$ minute duration | $2500 V_{\text {rms }}$ |
| Pulse, 10 ms duration, 1 pulse/ 10 sec | $\pm 2500 \mathrm{~V}_{\mathrm{pk}}$ max |
| With $510 \mathrm{k} \Omega$ in series with Guard | $\pm 5000 \mathrm{~V}_{\mathrm{pk}}$ max |
| Continuous, ac or dc | $\pm 2500 \mathrm{~V}_{\mathrm{pk}}$ max |
| CMR, Inputs to Outputs, $60 \mathrm{~Hz}, \mathrm{R}_{\mathrm{S}} \leqslant 5 \mathrm{k} \Omega$ |  |
| Balanced Source Impedance | 114 dB |
| $5 \mathrm{k} \Omega$ Source Impedance Imbalance | 110 dB min |
| CMR, Inputs to Guard, 60 Hz |  |
| $1 \mathrm{k} \Omega$ Source Impedance Imbalance | 78 dB |
| Max Leakage Current, Inputs to Power Common @ $115 \mathrm{Vac}, 60 \mathrm{~Hz}$ | $2.0 \mu \mathrm{Arms} \mathrm{max}$ |
| INPUT IMPEDANCE |  |
| Differential | $10^{8} \Omega \\| 70 \mathrm{pF}$ |
| Overload | $300 \mathrm{k} \Omega$ |
| Common Mode | $5 \times 10^{10} \Omega \\| 20 \mathrm{pF}$ |
| INPUT DIFFERENCE CURRENT |  |
| Initial, @ $+25^{\circ} \mathrm{C}$ | $\pm 7 \mathrm{nA}$ max |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 0.1 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| INPUT NOISE |  |
| Voltage, $\mathrm{G}=10 \mathrm{~V} / \mathrm{V}$ |  |
| 0.05 Hz to 100 Hz | $8 \mu \vee \mathrm{p}-\mathrm{p}$ |
| 10 Hz to 1 kHz | $10 \mu \mathrm{~V}$ rms |
| Current |  |
| 0.05 Hz to 100 Hz | 5pA p-p |
| FREQUENCY RESPONSE |  |
| Small Signal, $-3 \mathrm{~dB}, \mathrm{G}=1 \mathrm{~V} / \mathrm{V}$ to $10 \mathrm{~V} / \mathrm{V}$ | 1 kHz |
| Slew Rate | $25 \mathrm{mV} / \mu \mathrm{s}$ |
| Full Power, 10 V p-p Output |  |
| Gain $=1 \mathrm{~V} / \mathrm{V}$ | 700 Hz |
| Gain $=10 \mathrm{~V} / \mathrm{V}$ | 200 Hz |
| Recovery Time, to $\pm 100 \mu \mathrm{~V}$ after Application of $\pm 6500 \mathrm{~V}_{\mathrm{pk}}$ Differential Input Pulse <br> 200 ms |  |
| OFFSET VOLTAGE REFERRED TO INPUT |  |
| Initial, @ $+25^{\circ} \mathrm{C}$, Adjustable to Zero | $\pm(5+20 / \mathrm{G}) \mathrm{mV}$ |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm(1+150 / \mathrm{G}) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| vs. Supply Voltage | $\pm 1 \mathrm{mV} / \%$ |
| RATED OUTPUT |  |
| Voltage, $50 \mathrm{k} \Omega$ Load | $\pm 5 \mathrm{~V}$ min |
| Output Impedance | $1 \mathrm{k} \Omega$ |
| Output Ripple, 1 MHz Bandwidth | 5 mV pk-pk |
| ISOLATED POWER OUTPUTS |  |
| Voltage, $\pm 5 \mathrm{~mA}$ Load | $\pm 8.5 \mathrm{~V} \mathrm{dc}$ |
| Accuracy | $\pm 5 \%$ |
| Current | $\pm 5 \mathrm{~mA}$ min |
| Regulation, No Load to Full Load | +0, -15\% |
| Ripple, 100 kHz Bandwidth | 100 mV p-p |
| POWER SUPPLY, SINGLE POLARITY ${ }^{3}$ |  |
| Voltage, Rated Performance | +15 V dc |
| Voltage Operating | +(8 to 15.5) V dc |
| Current, Quiescent | $+10 \mathrm{~mA}$ |
| TEMPERATURE RANGE |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ |
| Operating . | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| CASE DIMENSIONS | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$ |

${ }^{1}$ Gain temperature drift is specified as a percentage of output signal level.
${ }^{2}$ Gain nonlinearity is specified as a percentage of 10 V pk-pk output span
${ }^{3}$ Recommended power supply, ADI model $904, \pm 15 \mathrm{~V}$ (@ 50 mA output.
Specifications subject to change without notice

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


## SHIELDED MOUNTING SOCKET AC1049

## INTERCONNECTION AND GUARDING TECHNIQUES

Model 284J can be applied directly to achieve rated performance as shown in Figure 1 below. To preserve the high CMR performance of model 284J, care must be taken to keep the capacitance balanced about the input terminals. A shield should be provided on the printed circuit board under model 284J as illustrated in the outline drawing above (screened area). The GUARD (Pin 6) should be connected to this shield. This guard-shield is provided with the mounting socket, model AC1049. A recommended guarding technique using model AC1049 is illustrated in Figure 1. To reduce effective cable capacitance, cable shield should be connected to the common mode signal source by connecting the shield as close as possible to the signal low.
Offset Voltage Trim Adjust: The trim adjust circuit shown in Figure 1 can be used to zero the output offset voltage over the gain range from 1 to $10 \mathrm{~V} / \mathrm{V}$. The output terminals, HI OUT and LO OUT, can be floated with respect to PWR COM up to $\pm 50 \mathrm{~V}_{\mathrm{pk}}$ max, offering three-port isolation. A $0.1 \mu \mathrm{~F}$ capacitor is required from LO OUT to PWR COM whenever the output terminals are floated with respect to PWR COM. LO OUT can be connected directly to PWR COM when output offset trimming is not required.


Figure 1. Basic Isolator Interconnection

## Understaning the lsoliton amplies Peromane

## THEORY OF OPERATION

The remarkable performance of model 284 J is derived from the carrier isolation technique which is used to transfer both signal and power between the amplifier's guarded input stage and the rest of the circuitry. The block diagram for model 284J is shown in Figure 2 below.
The $320 \mathrm{k} \Omega$ input protection resistor limits the differential input current during periods of input amplifier saturation and also limits the differential fault current to approximately $35 \mu \mathrm{~A}$ in case the preamplifier fails.

The bipolar input preamplifier operates single-ended (noninverting). Only a difference bias current flows with zero net bias current. A third wire return path for input bias current is not required. Gain can be set from $1 \mathrm{~V} / \mathrm{V}$ to $10 \mathrm{~V} / \mathrm{V}$ by changing the gain resistor, $\mathrm{R}_{\mathbf{i}}$. To preserve bigh CMR, the gain resistor must be guarded. Best performance is achieved by shorting terminal 2 to terminal 1 and operating model 284 J at a gain of 10V/V.

For powering floating input circuitry such as buffer amplifiers, instrumentation amplifiers, calibration signals and transducers, dual isolated power is provided. High CMV isolation is achieved by the low-leakage transformer coupling between the input preamplifier, modulator section and the output circuitry. Only the 20 pF leakage capacitance between the floating guarded input section and the rest of the circuitry keeps the CMR from being infinite.


Figure 2. Block Diajram - Model 284 J

## INTERELECTRODE CAPACITANCE, TERMINAL RATINGS AND LEAKAGE CURRENTS LIMITS

Capacitance: Interelectrode terminal capacitance arising from stray coupling capacitance effects between the input terminals and the signal output terminals are each shunted by leakage resistance values exceeding $50 \mathrm{kM} \Omega$. Figure 3 illustrates the CMR ratings at 60 Hz and $5 \mathrm{k} \Omega$ source imbalance between signal input/output terminals, along with their respective capacitance.


Figure 3. Model 284 J
Terminal Capacitance and CMR Ratings


Figure 4. Model 284 J
Terminal Ratings

Terminal Ratings: CMV performance is given in both peak pulse and continuous ac or dc peak ratings. Pulse ratings are intended to support defibrillator and other transient voltages. Continuous peak ratings apply from dc up to the normal full power response frequencies. Figure 4 and Table 1 illustrate model 284J's ratings between terminals.

| SYMBOL | RATING | REMARKS |
| :--- | :--- | :--- |
| V1 (pulse) | $\pm 6500 \mathrm{~V}_{\mathrm{PK}}(10 \mathrm{~ms})$ | Withstand Voltage, Defibrillator |
| V1 (cont.) | $\pm 200 \mathrm{~V}_{\mathrm{RMS}}$ | Withstand Voltage, Steady State |
| V2 (pulse) | $\pm 200 \mathrm{~V}_{\mathrm{PK}}(10 \mathrm{~ms}) \mathrm{R}_{\mathrm{G}}=0$ | Transient |
| V2 (pulse) | $\pm 5000 \mathrm{~V}_{\mathrm{PK}}(10 \mathrm{~ms}) \mathrm{R}_{\mathrm{G}}=510 \mathrm{k} \Omega$ | Isolation, Defibrillator |
| V2 (cont.) | $\pm 2500 \mathrm{~V}_{\mathrm{PK}}$ | Isolation, Steady State |
| V3 (cont.) | $\pm 50 \mathrm{~V}_{\mathrm{PK}}$ | Isolation, DC |
| Z 1 | $50 \mathrm{kM} \Omega \\| 20 \mathrm{pF}$ | Isolation Impedance |

## Table 1. Isolation Ratings Between Terminals

Leakage Current Limits: The low coupling capacitance between inputs and output yields a ground leakage current of less than $2.0 \mu \mathrm{~A}$ rms at $1,15 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}$ (or $0.02 \mu \mathrm{~A} / \mathrm{V} \mathrm{ac}$ ). As shown in Figure 5, the transformer coupled modulator signal, through stray coupling, also creates an internally generated leakage current of about $5 \mu \mathrm{~A} \mathrm{rms} @ 60 \mathrm{kHz}$. Line frequency leakage current levels are unaffected by the power on or off condition of model 284J.

For medical applications, model 284J is designed to improve on patient safety current limits proposed by F.D.A., U.L., A.A.M.I. and other regulatory agencies. (e.g. model 284 J complies with leakage requirements for the Underwriters Laboratory STANDARD FOR SAFETY, MEDICAL AND DENTAL EQUIPMENT as established under UL544 for type A and B patient connected equipment - reference Leakage Current, paragraph 27.5).

In patient monitoring equipment, such as ECG recorders, model 284 J will provide adequate isolation without exposing the patient to potentially lethal microshock hazards. Using passive components for input protection, this design limits input fault currents even under amplifier failure conditions.


Figure 5. Model 284J Leakage Current Performance from Line Induced and Internally Generated (Modulator) Operating Conditions

## PERFORMANCE CHARACTERISTICS

Common Mode Rejection: Input-to-Output CMR is dependent on source impedance imbalance, signal frequency and amplifier gain. CMR is rated at 115 V ac, 60 Hz and $5 \mathrm{k} \Omega$ imbalance at a gain of $10 \mathrm{~V} / \mathrm{V}$. Figure 6 illustrates CMR performance as a function of signal frequency. CMR approaches 146 dB at dc with source imbalances as high as $5 \mathrm{k} \Omega$. As gain is decreased, CMR is reduced. At a gain of $1 \mathrm{~V} / \mathrm{V}$, CMR is typically 6 dB lower than at a gain of $10 \mathrm{~V} / \mathrm{V}$.


Figure 6. Common Mode Rejection vs. Frequency
Figure 7 illustrates the effect of source imbalance on CMR performance at 60 Hz and Gain $=10 \mathrm{~V} / \mathrm{V}$. CMR is typically 120 dB at 60 Hz and a balanced source. CMR is maintained greater than 80 dB for source imbalances up to $100 \mathrm{k} \Omega$.


Figure 7. Common Mode Rejection vs. Source Impedance Imbalance

Input Voltage Noise: Voltage noise, referred to input, is dependent on gain and bandwidth as illustrated in Figure 8. RMS voltage noise is shown in a bandwidth from 0.05 Hz to the frequency shown on the horizontal axis. The noise in a bandwidth from 0.05 Hz to 100 Hz is $8 \mu \mathrm{~V}$ pk-pk at a gain of $10 \mathrm{~V} / \mathrm{V}$. This value is derived by multiplying the rms value at $\mathrm{f}=100 \mathrm{~Hz}$ shown in Figure $8(1.2 \mu \mathrm{Vrms})$ by 6.6.


Figure 8. Input Voltage Noise vs. Bandwidth

For lowest noise performance, a low pass filter at the output should be used to selectively roll-off noise, output ripple and undesired signal frequencies beyond the bandwidth of interest (see note 3, Figure 1).
Input Offset Voltage Drift: Total input voltage drift is composed of two sources, input and output stage drifts and is gain dependent. The curve of Figure 9 illustrates the total input voltage drift over the gain range of 1 to $10 \mathrm{~V} / \mathrm{V}$.


Figure 9. Input Offset Voltage Drift vs. Gain
Gain Nonlinearity: Linearity error is defined as the peak deviation of the output voltage from the best straight line and is specified as a \% of peak-to-peak output voltage span; e.g. nonlinearity of model 284J operating at an output span of 10 V pk-pk ( $\pm 5 \mathrm{~V}$ ) is $\pm 0.05 \%$ or $\pm 5 \mathrm{mV}$. In applying model 284 J , highest accuracy is achieved by adjustment of gain and offset voltage to minimize the peak error over the operating output voltage span. A calibration technique illustrating how to minimize output error is shown below. In this example, model 284J is operating over an output span of +5 V to -5 V and a gain of $5 \mathrm{~V} / \mathrm{V}$.

## GAIN AND OFFSET TRIM PROCEDURE

1. Apply $\mathrm{e}_{\mathrm{IN}}=0$ volts and adjust $\mathrm{R}_{\mathrm{O}}$ for $\mathrm{e}_{\mathrm{O}}=0$ volts.
2. Apply $\mathrm{e}_{\mathrm{IN}}=+1.000 \mathrm{~V}$ dc and adjust $\mathrm{R}_{\mathrm{G}}$ for $\mathrm{e}_{\mathrm{O}}=+5.000 \mathrm{~V}$ dc.
3. Apply $\mathrm{e}_{\mathrm{IN}}=-1.000 \mathrm{~V} \mathrm{dc}$ and measure the output error (see curve a).
4. Adjust $\mathrm{R}_{\mathrm{G}}$ until the output error is one half that measured in step 3 (see curve b).
5. Apply $\mathrm{e}_{\mathrm{IN}}=+1.000 \mathrm{~V} \mathrm{dc}$ and adjust $\mathrm{R}_{\mathrm{O}}$ until the output error is one half that measured in step 4 (see curve c).



Figure 10. Gain and Offset Adjustment

## GROUNDING PRACTICES

The more common sources of electrical noise arise from ground loops, electrostatic coupling and electromagnetic pickup. The guidelines listed below pertain to guarding low level, millivolt signals in hostile environments such as current shunt signals in "heavy industrial" plants.

## Guidelines:

- Use twisted shielded cable to reduce inductive and capacitive pickup.
- Drive the transducer cable shield, S , with the common mode signal source, $\mathbf{E}_{\mathbf{G}}$, to reduce the effective cable capacitance as shown in Figure 11 below. This is accomplished by connecting the shield point S , as close as possible to the transducer signal low point B . This may not always be possible. In some cases the shield may be separated from signal low by a portion of the medium being measured (e.g. pressure transducer). This will cause a common mode signal, $\mathrm{E}_{\mathrm{M}^{\prime}}$, to be generated by the medium between the shield and the signal low. The 78 dB CMR capability of model 284 J between the input terminals (HI IN and LO IN) and GUARD, will work to suppress the common mode signal, $\mathrm{E}_{\mathrm{M}}$.
- To avoid ground loops and excessive hum, signal low, B, or the transducer cable shield, S , should never be grounded at more than one point.
- Dress unshielded leads short at the connection terminals and reduce the area formed by these leads to minimize inductive pickup.


Figure 11. Transducer- Amplifier Interconnection
Isolated Power and Output Voltage Swing: Model 284J offers a floating power supply providing $\pm 8.5 \mathrm{~V}$ dc outputs with $\pm 5 \mathrm{~mA}$ output current rating. As shown in Figure 12, the minimum voltage output for $\pm \mathrm{V}_{\text {ISO }}$, as well as the maximum load capability, is dependent on the input power supply, $+\mathrm{V}_{\mathrm{S}}$. Figure 12 also illustrates the typical output voltage range as both input supply, $+\mathrm{V}_{\mathrm{S}}$, and the isolated supply loads, $\pm \mathrm{I}_{\mathrm{L}}$, are varied. At $\pm 5 \mathrm{~mA}$ isolated load and $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ dc, model 284 J can provide an output voltage swing of $\pm 7.5 \mathrm{~V}$.


Figure 12. Isolated Power ( $\pm V_{/ S O}$ ) and Output Voltage Swing ( $\pm E_{0}$ ) Versus Power Supply Input (VS)

APPLICATIONS IN INDUSTRIAL MEASUREMENT AND CONTROL SYSTEMS
Remote Sensor Interface: In chemical, nuclear and metal processing industries, model 284 J can be applied to measure and control off-ground millivolt signals in the presence of $\pm 2500 \mathrm{~V}$ dc CMV signals. In interface applications such as pH control systems of on-line process measurement systems such as pollution monitoring, model 284 J offers complete galvanic isolation to eliminate troublesome ground loop problems. Isolated power outputs and adjustable gain add to the application flexibility of this model.

Figure 13 illustrates how model 284J can be combined with a low drift, $1 \mu \mathrm{~V} t^{\circ} \mathrm{C}$ max, front-end amplifier, model AD510K, to interface low level transducer signals. Model 284J's isolated $\pm 8.5 \mathrm{~V}$ dc power and front-end guard eliminate ground loops and preserve high CMR ( 114 dB @ 60 Hz ).


Figure 13. Input Signal Conditioning Using Isolated Power for Transducer Buffer Amplifier
Instrumentation Amplifier: Model 284J provides a floating guarded input stage capable of directly accepting isolated differential signals. The non-inverting, single-ended input stage offers simple two wire interconnection with floating input signals.
In applications where the isolated power is applied to transducers such as bridges which generate differential input signals with common mode voltages measured with respect to the isolated power common, model 284 J can be connected as shown in Figure 14. To achieve high CMR with respect to the ISO PWR COM, the following trim procedure is recommended.

## CMR Trim Procedure

1) Connect a $1 \mathrm{~V} \mathrm{pk}-\mathrm{pk}$ oscillator between the $+\mathrm{IN} /-\mathrm{IN}$ and IN COM terminals as shown in Figure 14.
2) Set the input frequency at 0.5 Hz and adjust R 1 for minimum $e_{0}$.
3) Set the input frequency at 60 Hz and adjust R 2 for minimum $e_{0}$.
4) Repeat steps 2 and 3 for best CMR performance.


Figure 14. Application of 284J as Instrumentation Amplifier

## APPLICATIONS IN BIOMEDICAL DESIGNS

Cardiac Monitoring: Heart signals can be masked by muscle noise, electrochemical noise, residual electrode voltages and 60 Hz power line pickup. To achieve high performance in cardiac monitoring, model 284 J 's design provides high CMR in the dc to 100 Hz bandwidth and substantial source impedance to $5 \mathrm{k} \Omega$. An especially demanding ECG requirement is that of fetal heart monitoring as illustrated in Figure 15. The low input noise of model 284 J and the dual CMR ratings are exploited in this application to extract the fetal ECG signals. The separation between the mother's and the fetal heartbeat is enhanced by the 78 dB of CMR between the input electrodes and guard, while the 110 dB of CMR from input to output ground screens out 60 Hz pickup and other external interference.


AMPLIFIER'S $78 d B$ INPUT-TO-SHIELD CMR SEPARATES FETAL HEART BEAT
FROM MOTHER'S, WHILE 110 dB INPUT-TO-GROUND CMR ATTENUATES 60 Hz PICKUP.

Single Lead ECG Recorder with Leads Off Indicator: In single lead applications model 284J offers simple two-wire hook-up to the ECG signal as illustrated in Fıgure 16. The floating signal can be connected directly to the HI IN and LO IN terminals using the GUARD tied to the patients' right leg for best CMR performance. Using the isolated power from model 284J an inexpensive calibration signal is easily provided. In ECG applications, model 284J provides a simple means to determine whenever a "Leads-Off" condition exists at the input. A "LeadsOff" condition ( $\mathrm{R}_{\mathrm{S}}=\infty$ ) will cause the HI OUT terminal to be at a negative output saturation level; i.e. $e_{O}=-8.5 \mathrm{~V}$ to -9.5 V (e) $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$.


Figure 16. Single Lead ECG Recorder with $1 m$ V Calibration Circuit and Leads Off Indicator

Multi-Lead ECG Recorder with Right Leg Drive: The small size, economy and isolated power makes model 284J an ideal isolation amplifier for application in clinical ECG recorders. Figure 17 illustrates how this new isolator can be applied in a high performance, portable multi-lead ECG recorder. In this application, model 284J's input is configured as an instrumentation amplifier with high CMR to the floating input common. The right leg drive offers improved CMR between input and isolated common by driving to zero any CMV existing between these points. The isolated power, $\pm \mathrm{V}_{\text {ISO }}$, is used to drive the lead buffer amplifiers and the front-end, 1 mV calibration signal.

Figure 15. Fetal Heartbeat Monitoring


Figure 17. Multi-Lead ECG Recorder Application Using Model
284J with Right Leg Drive Output

# High CMV, High Performance, Synchronized Isolation Amplifier 

M0DEL 2861, 281

FEATURES
Low Cost
Single or Multi-Channel Capability Using External Oscillator
Isolated Power Supply: $\pm 15 \mathrm{~V}$ dc $@ \pm 15 \mathrm{~mA}$
Low Nonlinearity: 0.05\% @ 10V pk-pk Output
High Gain Stability: $0.001 \% / 1000$ Hours; $0.0075 \% /{ }^{\circ} \mathrm{C}$
Small Size: $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$
Low Input Offset Voltage Drift: $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (Gain $=100 \mathrm{~V} / \mathrm{V}$ )
Wide Input/Output Dynamic Range: 20V pk-pk
High CMV Isolation: 2500V dc Continuous
Wide Gain Range: 1 to 100V/V

## APPLICATIONS

Ground Loop Elimination in Industrial and Process Control High Voltage Protection in Data Acquisition Systems Biomedical and Patient Monitoring Instrumentation Off-Ground Signal Measurements

## GENERAL DESCRIPTION

Model 286J is a low cost, compact, isolation amplifier that is optimized for single or multi-channel use in data acquisition systems for industrial and medical applications. A single external synchronizing oscillator can drive from 1 to 16 model 286 J's, or a virtually limitless number of model 286 's can be configured using multiple ganged oscillators. The oscillator drive circuit can be supplied by the user of specified in a compact, low cost, epoxy encapsulated module, model 281, which also includes a voltage regulator for operation over a wide single voltage range of +8 V to +28 V .

In addition to providing multi-channel operation, this new design features adjustable gain, 1 to $100 \mathrm{~V} / \mathrm{V}$, dual isolated power, $\pm 15 \mathrm{~V}$ dc @ $\pm 15 \mathrm{~mA}, \pm 2500 \mathrm{~V}$ dc off ground isolation (CMV) and 110 dB minimum CMR at $60 \mathrm{~Hz}, 5 \mathrm{k} \Omega$ source imbalance, in a compact $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.6^{\prime \prime}$ epoxy encapsulated package. Model 286J achieves a low input noise of $8 \mu \mathrm{~V}$ pk-pk $(100 \mathrm{~Hz}$ bandwidth, $\mathrm{G}=100 \mathrm{~V} / \mathrm{V})$, nonlinearity of $\pm 0.05 \%$ @ 10 V pk-pk output, and an input/output dynamic range of 20 V pk-pk.
Using modulation techniques with reliable transformer isolation, model 286 J will interrupt ground loops, leakage paths, and high voltage transients to $\pm 5 \mathrm{kV} \mathrm{pk}$ ( 10 ms pulse), providing dc to $1 \mathrm{kHz}(-3 \mathrm{~dB})$ response.

## WHERE TO USE MODEL 286J

Industrial Applications: In multi-channel data acquisition systems, computer interface systems, process signal isolators and high CMV instrumentation, model 286J offers complete galvanic isolation and protection against damage from transients and fault voltages. High level transducer interface capability is afforded with model 286 J 's 20 V pk-pk input signal range at a gain of $1 \mathrm{~V} / \mathrm{V}$ operation. In portable multi-channel designs,

model 286 J 's single supply, wide range operation ( +8 V to +16 V ) offers simple battery operation.

Medical Applications: In biomedical and patient monitoring equipment such as multi-channel VCG, ECG, and polygraph recorders, model 286 J offers protection from lethal ground fault currents as well as 5 kV defibrillator pulse inputs. Low level bioelectric signal recording is achieved with model 286J's low input noise ( $8 \mu \mathrm{~V}$ pk-pk @ $\mathrm{G}=100 \mathrm{~V} / \mathrm{V}$ ) and high CMR ( $110 \mathrm{~dB}, \min @ 60 \mathrm{~Hz}$ ).

## DESIGN FEATURES AND USER BENEFITS

High Reliability: Model 286J is a conservatively designed, compact module, capable of reliable operation in harsh environments. Model 286J has a calculated MTBF of 392,125 hours and is designed to meet MIL-STD-202E environmental testing as well as the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability). As an additional assurance of reliability, every model 286 J is factory tested for CMV and input ratings by application of $5 \mathrm{kV} \mathrm{pk}, 10 \mathrm{~ms}$ pulses, between input terminals as well as input/output terminals.
Isolated Power Supply: Dual $\pm 15 \mathrm{~V}$ dc @ $\pm 15 \mathrm{~mA}$, completely isolated from the input power terminals ( $\pm 2500 \mathrm{~V} \mathrm{dc}$ isolation), provides the capability to excite floating signal conditioners, front end buffer amplifiers as well as remote transducers such as thermistors or bridges.
Adjustable Gain: A single external resistor enables gain adjustment from $1 \mathrm{~V} / \mathrm{V}$ to $100 \mathrm{~V} / \mathrm{V}$ providing the flexibility of applying model 286J in both high-level transducer interfacing as well as low-level sensor measurements.

## SPECIFICATIONS

(typical @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{S}=+15 \mathrm{~V}$ dc unless otherwise noted)


Figure 1. Basic /solator Interconnection

## THEORY OF OPERATION

The remarkable performance of model 286J is derived from the carrier isolation technique which is used to transfer both signal and power between the amplifier's guarded input stage and the rest of the circuitry. The block diagram for model 286J is shown in Figure 2 below.
The $320 \mathrm{k} \Omega$ input protection resistor limits the differential input current during periods of input amplifier saturation and also limits the differential fault current to approximately $50 \mu \mathrm{~A}$ in case the preamplifier fails.
The bipolar input preamplifier operates single-ended (noninverting). Only a difference bias current flows with zero net bias current. A third wire return path for input bias current is not required. Gain can be set from $1 \mathrm{~V} / \mathrm{V}$ to $100 \mathrm{~V} / \mathrm{V}$ by changing the gain resistor, $\mathrm{R}_{\mathrm{i}}$. To preserve high CMR, the gain resistor must be guarded. Best performance is achieved by shorting terminal 2 to terminal 1 and operating model 286J at a gain of $100 \mathrm{~V} / \mathrm{V}$.
For powering floating input circuitry such as buffer amplifiers, instrumentation amplifiers, calibration signals and transducers, dual isolated power is provided. High CMV isolation is achieved by the low-leakage transformer coupling between the input preamplifier, modulator section and the output circuitry.


Figure 2. Block Diagram - Model 286 J

## OPTIONAL TRIM ADJUSTMENTS

Model 286J can be applied directly to achieve rated performance as shown in Figure 1, on previous page. Additional trim adjustment capability for bandwidth, output offset voltage and gain (for gains greater than $100 \mathrm{~V} / \mathrm{V}$ ) is easily provided as shown in Figure 3 (below). The OUT and TRIM terminals can be floated with respect to PWR COM up to $\pm 50 \mathrm{~V} \mathrm{pk}$, max offering three-port isolation.
The TRIM terminal (pin 11) must be connected to the PWR COM terminal (pin 8) when not used to adjust the output offset voltage. A $0.1 \mu \mathrm{~F}$ capacitor from pin 11 to PWR COM is recommended whenever the TRIM terminal is used.


Figure 3. Optional Connections: Offset Voltage Trim Adjust, Bandwidth (-3dB) Rolloff and Gain Adjust (G>100V/V)

## INTERELECTRODE CAPACITANCE, TERMINAL RATINGS AND LEAKAGE CURRENTS LIMITS

Capacitance: Interelectrode terminal capacitance arising from stray coupling capacitance effects between the input terminals and the signal output terminals are each shunted by leakage resistance values exceeding $50 \mathrm{kM} \Omega$. Figure 4 illustrates the CMR ratings at 60 Hz and $5 \mathrm{k} \Omega$ source imbalance between signal input/output terminals, along with their respective capacitance.

*WHEN GUARD TIED TO input Common mode source
Figure 4. Model 286J Terminal Capacitance and CMR Ratings


Figure 5. Model 286J Terminal Ratings

Terminal Ratings: CMV performance is given in both peak pulse and continuous ac or dc peak ratings. Pulse ratings are intended to support defibrillator and other transient voltages. Continuous peak ratings apply from dc up to the normal full power response frequencies. Figure 5 and Table 1 illustrate model 286 J ratings between terminals.

| SYMBOL | RATING | REMARKS |
| :--- | :--- | :--- |
| V1 (pulse) | $\pm 6500 \mathrm{~V}_{\mathrm{PK}}(10 \mathrm{~ms})$ | Withstand Voltage, Defibrillator |
| V1 (cont.) | $\pm 240 \mathrm{~V}_{\mathrm{RMS}}$ | Withstand Voltage, Steady State |
| V2 (pulse) | $\pm 2500 \mathrm{~V}_{\mathrm{PK}}(10 \mathrm{~ms}) \mathrm{R}_{\mathrm{G}}=0$ | Transient |
| V2 (pulse) | $\pm 5000 \mathrm{~V}_{\mathrm{PK}}(10 \mathrm{~ms}) \mathrm{R}_{\mathrm{G}}=510 \mathrm{k} \Omega$ | Isolation, Defibrillator |
| V2 (cont.) | $\pm 2500 \mathrm{~V}_{\mathrm{PK}}$ | Isolation, Steady State |
| V3 (cont.) | $\pm 50 \mathrm{~V}_{\mathrm{PK}}$ | Isolation, dc |
| Z1 | $50 \mathrm{kM} \Omega \\| 20 \mathrm{pF}$ | Isolation Impedance |
| I | $50 \mu \mathrm{~A} \mathrm{rms}$ | Input Fault Limit, dc to 200 kHz |

Table 1. Isolation Ratings Between Terminals

Leakage Current Limits: The low coupling capacitance between inputs and output yields a ground leakage current of less than $2.5 \mu \mathrm{Arms}$ at $115 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}$ (or $0.02 \mu \mathrm{~A} / \mathrm{V} \mathrm{ac}$ ). As shown in Figure 6, the transformer coupled modulator signal, through stray coupling, also creates an internally generated leakage current of about $5 \mu \mathrm{~A}$ rms @ 100 kHz . Line frequency leakage current levels are unaffected by the power on or off condition of model 286J.
For medical applications, model 286J is designed to improve on patient safety current limits proposed by F.D.A., U.L., A.A.M.I. and other regulatory agencies (e.g., model 286J complies with leakage requirements for the Underwriters Laboratory STANDARD FOR SAFETY, MEDICAL AND DENTAL EQUIPMENT as established under UL544 for type A and B patient connected equipment - reference Leakage Current, paragraph 27.5).
In patient monitoring equipment, such as ECG recorders, model 286 J will provide adequate isolation without exposing the patient to potentially lethal microshock hazards. Using passive components for input protection, this design limits input fault currents even under amplifier failure conditions.


Figure 6. Model 286J Leakage Current Performance from Line Induced and Internally Generated (Modulator) Operating Conditions

## PERFORMANCE CHARACTERISTICS

Common Mode Rejection: Input-to-Output CMR is dependent on source impedance imbalance, signal frequency and amplifier gain. CMR is rated at $115 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}$ and $5 \mathrm{k} \Omega$ imbalance at a gain of $100 \mathrm{~V} / \mathrm{V}$. Figure 7 illustrates CMR performance as a function of signal frequency. CMR approaches 156 dB at dc with source imbalances as high as $5 \mathrm{k} \Omega$. As gain is decreased, CMR is reduced. At a gain of $1 \mathrm{~V} / \mathrm{V}$ CMR is typically 6 dB lower than at gain of $100 \mathrm{~V} / \mathrm{V}$.


Figure 7. Common Mode Rejection vs. Frequency

- Figure 8 illustrates the effect of source imbalance on CMR performance at 60 Hz at gains of $1 \mathrm{~V} / \mathrm{V}, 10 \mathrm{~V} / \mathrm{V}$, and $100 \mathrm{~V} / \mathrm{V}$. CMR is typically 140 dB at 60 Hz and a balanced source. CMR is maintained greater than 80 dB for source imbalances up to $100 \mathrm{k} \Omega$.


SOURCE IMPEDANCE IMBALANCE $-\Omega$
Figure 8. Common Mode Rejection vs. Source Impedance Imbalance

Gain Nonlinearity: Linearity error is defined as the deviation of the output voltage from the best straight line and is specified as a \% of peak-to-peak output voltage span; e.g., nonlinearity of model 286 J operating at an output span of 10 V pk-pk ( $\pm 5 \mathrm{~V}$ ) is $\pm 0.05 \%$ or $\pm 5 \mathrm{mV}$. Figure 9 illustrates gain nonlinearity for any output span to 20 V pk-pk ( $\pm 10 \mathrm{~V}$ ).


Figure 9. Gain Nonlinearity vs. Output Voltage
Input Voltage Noise: Voltage noise, referred to input, is dependent on gain and bandwidth as illustrated in Figure 10. RMS voltage noise is shown in a bandwidth from 0.05 Hz to the frequency shown on the horizontal axis. The noise in a bandwidth from 0.05 Hz to 100 Hz is $8 \mu \mathrm{~V}$ pk-pk at a gain of $100 \mathrm{~V} / \mathrm{V}$. This value is derived by multiplying the rms value at $\mathrm{f}=100 \mathrm{~Hz}$ shown in Figure $10(1.2 \mu \mathrm{~V} \mathrm{rms})$ by 6.6.
For best noise performance in particular applications, a low pass filter at the output should be used to selectively roll-off noise and undesired signal frequencies beyond the bandwidth of interest (see note 3, Figure 1). Increasing gain will also reduce the input noise.


Figure 10. Input Voltage Noise vs. Bandwidth
Input Offset Voltage Drift: Total input drift is composed of two sources, input and output stage drifts and is gain dependent. The curve of Figure 11 illustrates total input drift over the gain range of 1 to $100 \mathrm{~V} / \mathrm{V}$.


Figure 11. Input Offset Voltage Drift vs. Gain

## REFERENCE EXCITATION OSCILLATOR

When applying model 286J, the user has the option of building a low cost 100 kHz excitation oscillator, as shown in Figure 12, or purchasing a module from Analog Devices - model 281.


Figure 12. Model 281 100kHz Oscillator - Logic and Interconnection Diagram
The block diagram of model 281 is shown in Figure 13. An internal +12 V dc regulator is provided to permit the user the option of operating over two, pin selectable, power input ranges; terminal 6 offers a range of +14 V dc to +28 V dc; terminal 7 offers an input range of +8 V dc to +14 V dc.

*LEAVE terminal 6 open, when power is applied to terminal 7.
Figure 13. Model 281 Block Diagram
Model 281 oscillator is capable of driving up to 16 model 286J's as shown in Figure 14. An additional model 281 may be driven in a slave-mode, as shown in Figure 15, to expand the total system channels from 16 to 32 . By adding additional model 281's in this manner, systems of over 1000 channels may be easily configured.

## EXTERNAL OSCILLATOR INTERCONNECTION



Figure 14. Model 281/286 Connection for Driving from 1 to 16 Isolators


Figure 15. Model 281/286 Connection for Driving $>16$ Isolators

## SPECIFICATIONS

(typical $@+25^{\circ} \mathrm{C}$ and $\mathrm{VS}=+15 \mathrm{~V}$ dc unless otherwise noted)

| MODEL | 281 |
| :---: | :---: |
| OUTPUT |  |
| Frequency | $100 \mathrm{kHz} \pm 5 \%$ |
| Waveform | Squarewave |
| Voltage ( $\phi$ and $\bar{\phi}$ terminals) | 0 to +12 V pk |
| Fan-Out ${ }^{1,2}$ | $16 \max$ |
| POWER SUPPLY RANGE ${ }^{3}$ |  |
| High Input, Pin 6 | $+(14$ to 28$) \mathrm{V} \mathrm{dc}$ |
| Quiescent Current, N.L. | $+5 \mathrm{~mA}$ |
| F.L. | $+16 \mathrm{~mA}$ |
| Low Input, Pin 7 | +(8 to 14$) \mathrm{V} \mathrm{dc}$ |
| Quiescent Current, N.L. | $+12 \mathrm{~mA}$ |
| F.L. | $+33 \mathrm{~mA}$ |
| TEMPERATURE |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ |
| MECHANICAL |  |
| Case Size | $1.4{ }^{\prime \prime} \times 0.6{ }^{\prime \prime} \times 0.49^{\prime \prime}$ |
| Weight | 10 grams |

' Model 286J oscillator drive input represents unity oscillator load.
${ }^{2}$ For applications requiring more than 16286 J 's, additional 281 's may be used
in a master/slave mode. Refer to Figure 15
Full load consists of 16 model 286J's and 281 oscillator slave.
Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).
MODEL 281


MATING SOCKET: CINCH \#16 DIP OR EQUIVALENT

## GUIDELINES ON EFFECTIVE SHIELDING \& GROUNDING PRACTICES

- Use twisted shielded cable to reduce inductive and capacitive pickup.
- Drive the transducer cable shield, S , with the common mode signal source, $\mathrm{E}_{\mathrm{G}}$, to reduce the effective cable capacitance as shown in Figure 16. This is accomplished by connecting the shield point S , as close as possible to the transducer signal low point B . This may not always be possible. In some cases the shield may be separated from signal low by a portion of the medium being measured (e.g. pressure transducer). This will cause a common mode signal, $\mathrm{E}_{\mathrm{M}}$, to be generated by the medium between the shield and the signal low. The 78 dB CMR capability of model 286 J between the input terminals (HI IN and LO IN) and GUARD, will work to suppress the common mode signal, $\mathrm{E}_{\mathrm{M}}$.
- Dress unshielded leads short at the connection terminals and reduce the area formed by these leads to minimize inductive pickup.


Figure 16. Transducer - Amplifier Interface

## GAIN AND OFFSET TRIM PROCEDURE

In applying the isolation amplifier, highest accuracy is achieved by adjustment of gain and offset voltage to minimize the peak error encountered over the selected output voltage span. The following procedure illustrates a calibration technique which can be used to minimize output error. In this example, the output span is +5 V to -5 V and operation at Gain $=10 \mathrm{~V} / \mathrm{V}$. is desired.

1. Apply $\mathrm{e}_{\mathbb{I}}=0$ volts and adjust $\mathrm{R}_{\mathrm{O}}$ for $\mathrm{e}_{\mathrm{O}}=0$ volts.
2. Apply $\mathrm{e}_{\mathrm{IN}}=+0.500 \mathrm{~V} \mathrm{dc}$ and adjust $\mathrm{R}_{\mathrm{G}}$ for $\mathrm{e}_{\mathrm{O}}=+5.000 \mathrm{~V} \mathrm{dc}$.
3. Apply $\mathrm{e}_{\mathrm{IN}}=-0.500 \mathrm{~V}$ dc and measure the output error (see curve a).
4. Adjust $\mathrm{R}_{\mathrm{G}}$ until the output error is one half that measured in step 3 (see curve b).
5. Apply +0.500 V dc and adjust $\mathrm{R}_{\mathrm{O}}$ until the output error is one half that measured in step 4 (see curve c).



Figure 17. Gain and Offset Adjustment

## APPLICATIONS IN INDUSTRIAL MEASUREMENT AND CONTROL SYSTEMS

Remote Sensor Interface: In chemical, nuclear and metal processing industries, model 286 J can be applied to measure and control off-ground millivolt signals in the presence of $\pm 2500 \mathrm{~V}$ dc CMV signals. In interface applications such as pH control systems or on-line process measurement systems such as pollution monitoring, model 286J offers complete galvanic
isolation to eliminate troublesome ground loop problems. Isolated power outputs and adjustable gain add to the application flexibility of this model.

Figure 18 illustrates how model 286J can be combined with a low drift, $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, front-end amplifier, model AD510K, to interface low level transducer signals. Model 286J's isolated $\pm 15 \mathrm{~V}$ dc power and front-end guard eliminate ground loops and preserve high CMR ( $110 \mathrm{~dB} \min @ 60 \mathrm{~Hz}$ ).


Figure 18. Input Signal Conditioning Using Isolated Power for Transducer Buffer Amplifier

Current Loop Receiver: Model 286J can be applied to measurement of analog quantities transmitted via $4-20 \mathrm{~mA}$ current loops over substantial distances through harsh environments. Figure 19 shows an application of model 286 J as a current loop receiver. A $25 \Omega$ resistor converts the $4-20 \mathrm{~mA}$ current input from a remote loop to a $100-500 \mathrm{mV}$ differential voltage input, which the 286 J amplifies, isolates, and translates to a 0 to +5 V output level at local system ground.

Among the most-helpful characteristics of the 286 J in this kind of measurement are the high common-mode rejection ( 110 dB minimum at 60 Hz with $5 \mathrm{k} \Omega$ source unbalance) and the high common-mode rating ( $\pm 2500$ volts dc). The former means low noise pickup; the latter means excellent isolation and protection against large transients. The high common-mode rejection, permitīing relatively low input voltage to be used ( 0.4 V span, in this case), permits the use of a low current-metering resistance, which in turn results in low compliance-voltage loading on the current loop, and therefore permits insertion into existing loops without encountering overrange problems. The gain of 12.5 provides a substantial output span, and the floating output permits biasing to a 0 to 5 V range.


Figure 19. Isolated Analog Interface; 4 to 20 mA is Converted to $O$ to +5 V at the Output, with Up to $\pm 2500 \mathrm{~V}$ of Isolation

## MODELS 288, 947, 948

## FEATURES

Low Cost
Versatility: 3-Port Isolation Multichannel Adjustable Gain: 1 to $1,000 \mathrm{~V} / \mathrm{V}$
Accuracy: Nonlinearity: 0.05\% max (288K)
Low Gain Drift: $0.01 \% /{ }^{\circ} \mathrm{C}$ max (288K)
Low Input Drift: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (288 \mathrm{~K})$
Single Supply Operation: +13.5 V dc to +26 V dc
High CMV Isolation: 850V dc

## APPLICATIONS

Transient Voltage Protection: Data Acquisition Systems Isolated 10-Bit D/A Converters
Ground Loop Elimination: Industrial Process Control
Process Signal Isolator
Off-Ground Measurements

## GENERAL DESCRIPTION

Model 288 is an economy isolation amplifier offering both high accuracy, $0.05 \%$ (model 288 K ), and a unique transformer isolated, multichannel design with separate signal and modulator/ demodulator modules. Designed for low level, multichannel industrial instrumentation and control applications, this new design can be applied to achieve 4 -channel, 3 -port isolated systems, or low cost 8 -, 16 - or 32 -channel systems with complete input/output isolation and channel/channel isolation.

Available in two high accuracy selections, this design features guaranteed low nonlinearity, $0.05 \%$ max (model 288 K ), $0.1 \%$ max (model 288J) and guaranteed low gain drift, 100ppm $/{ }^{\circ} \mathrm{C}$ $\max \left(\right.$ model 288 K ), $300 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max ($ model 288 J ). The low drift bipolar input stage, $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (288 \mathrm{~K}), 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ (288J), provides gain adjustment from 1 to $1,000 \mathrm{~V} / \mathrm{V}$ with a single external resistor. Front-end differential protection ( 850 V dc , continuous) combined with high CMV ( 850 V dc , continuous) and high CMR ( 92 dB min @ 60 Hz ) facilitates low level precision measurements in the presence of harsh RFI. Model 288J/K will interrupt ground loops, leakage paths and high voltage transients to $\pm 850 \mathrm{~V}$ pk, providing de to 3.5 kHz $(-3 \mathrm{~dB} @ \mathrm{G}=1 \mathrm{~V} / \mathrm{V})$ response.

## WHERE TO USE MODELS 288, 947, 948

Model 288 has been designed for multichannel data acquisition systems that have to handle dc sensor inputs such as thermocouples, strain gages and other low level signals in harsh industrial environments. Providing complete galvanic isolation and protection from line transients and fault voltages, model 288's low noise, high accuracy performance suggests applications such as process controllers, isolated 10-bit DAC's, current loop receivers, weighing systems, high CMV instrumentation and computer interface systems.


## DRIVER MODEL SELECTION

Model 288 requires external modulator and demodulator drive signals. Model 947 and 948 are available for driving up to 8 model $288 \mathrm{~J} / \mathrm{K}$ isolation amplifiers.
Model 947 offers 8 separate isolated modulator drive outputs for applications where complete input-to-input isolation as well as input-to-output isolation is required. For example, a single model 947 could be combined with four model 288J/K to configure a 4-channel 3-port isolated system.
Model 948 affords the same 850 V dc input-to-output isolation for 1 to 8 model $288 \mathrm{~J} / \mathrm{K}$ isolation amplifiers with a common ground input reference as illustrated in Figure 1.


Figure 1. Application of Models 288/948 in Multichannel Data Isolation - (Note Common Signal Data Reference at Input)


## ORDERING GUIDE

| Model | Type | Socket |
| :--- | :--- | :--- |
| 288 J | Iso Amp | AC-1055 |
| 288 K | Iso Amp | AC-1055 |
| 947 | Driver | AC-1056 |
| 948 | Driver | $\mathrm{AC}-1057$ |

## Applying the Muti Ghame solaton Amplice

## GUIDELINES ON INTERCONNECTION TECHNIQUES

To preserve the high CMR performance of model 288, care must be taken to keep the capacitance balanced about the input terminals. Best CMR performance will be achieved by using twisted shielded cable to reduce inductive and capacitive pickup. To reduce the effective cable capacitance, the cable shield should be connected to the common mode signal source by connecting the shield as close as possible to the signal low. To reduce capacitive coupling from input to output, dress all leads from the driver modules, models 947 or 948 , short at the connection terminals and reduce the area formed by these leads. Input and output signal leads should be dressed away from the driver signals, demod and mod. Input leads should not be twisted together to reduce crosstalk noise.

## BASIC INTERCONNECTION - MODELS 288, 947 AND 948

## 4-CHANNEL 3-PORT ISOLATED SYSTEM

Figure 2 illustrates the basic interconnection between model $288 \mathrm{~J} / \mathrm{K}$ and 947 to provide a 4 -channel system with 3 -port


Figure 2. 4-Channel, 3-Port Isolated System
isolation. Total isolation exists between the input signal commons, the output signal commons and the power supply common. The model 947 provides two separate isolated drive signals for each 288 signal channel. Independent gain setting of each channel, from $1 \mathrm{~V} / \mathrm{V}$ to $1,000 \mathrm{~V} / \mathrm{V}$, is available. To achieve the highest CMR performance, the input/output driver leads must be dressed to minimize capacitive cross-talk.

## 8-CHANNEL SYSTEM - MODELS 288 AND 947

Figure 3 illustrates the basic interconnection between a single model 947 and up to eight model 288 isolation amplifiers to provide complete input-to-output isolation as well as channel-to-channel isolation at the input. Each channel output is referenced to a common power supply ground. Offset voltage trimming is also provided for each channel. When offset voltage trimming is not required, the output common, pin 5 , should be connected to the power common.


NOTES:

1. GAIN FORMULA $=1+100 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{G}}(\mathrm{k} \Omega)$
2. TO ROLL OFF NOISE AND OUTPUT RIPPLE, USE BANDWIDTH FORMULA
$f(-3 d B)=1 / 2 \pi C(1 \mathrm{k} \Omega)$.
3. $\mathrm{FORGAINS}=1 \mathrm{TO} 100 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{0}=200 \Omega$; FOR GAINS $=100$ TO $1000 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{O}}=1 \mathrm{k} \Omega$
4. SEE DRIVER SYNCHRONIZATION ON NEXT PAGE FOR SYSTEMS WITH MORE THAN 8 CHANNELS.
5. OFFSET ADJUSTMENT POT SHOULD BE 10 OR 20 TURN CERMET TYPE.

Figure 3. 8-Channel System

## GAIN AND OFFSET TRIM PROCEDURE

In applying model 288, highest accuracy is achieved by adjustment of gain and offset voltage to minimize the peak output error over the operating output voltage span. A calibration technique illustrating how to minimize the output error is shown below. In this example, model 288 K is operating over an output span of +5 V to -5 V and a gain of $100 \mathrm{~V} / \mathrm{V}$.

1. Apply $\mathrm{E}_{\mathrm{IN}}=0$ volts and adjust $\mathrm{R}_{\mathrm{O}}$ for $\mathrm{E}_{\mathrm{O}}=0$ volts.
2. Apply $E_{I N}=+0.05 \mathrm{~V}$ dc and adjust $R_{t}$ for $E_{O}=+5.000 \mathrm{~V}$ dc.
3. Apply $\mathrm{E}_{\mathrm{IN}}=-0.05 \mathrm{~V}$ dc and measure the output error (see curve a).
4. Adjust $R_{t}$ until the output error is one half that measured in step 3 (see curve b).
5. Apply $\mathrm{E}_{\mathrm{IN}}=+0.05 \mathrm{~V}$ dc and adjust $\mathrm{R}_{\mathrm{O}}$ until the output error is one half that measured in step 4 (see curve c).



Figure 4. Gain and Offset Adjustment

## APPLICATION IN DATA ACQUISITION SYSTEMS HAVING MORE THAN 8 CHANNELS

Driver Synchronization: A single model 947 or model 948 driver can be applied in systems having from 1 to 8 data channels, as shown in Figures 3 and 10. Additional model 947's and 948's may be driven in a slave-mode, as shown in Figure 5, to expand the total system channels from 8 to virtually any number of channels.
Optional Oscillator Adjustment: Models 947 and 948 provide the user with a method to trim the internal 100 kHz oscillator over a range of $\pm 5 \%$ ( 95 kHz to 105 kHz ). This feature may be used when an external noise is "beating" with the 100 kHz oscillator and a small trim adjustment of the oscillator frequency will eliminate the resulting noise frequency. As shown in Figure 5 , a trim adjust, $R_{t}$, is installed between the OSC TRIM terminals. No specification changes occur when this trim adjustment is employed.


Figure 5. Model 948 and 947 Connections for Systems with Greater than 8 Channels

Selecting Bandwidth: In low frequency signal measurements, such as thermocouple temperature measurements, strain gage measurements and geophysical instrumentation, an external filter is used to select bandwidth and minimize output noise. As shown in Figure 6a, a capacitor connected between the OUT and OUT COM terminals will result in model 288's bandwidth set according to the following: $\mathrm{f}(-3 \mathrm{~dB})=\frac{1}{2 \pi \mathrm{C}(1 \mathrm{k} \Omega)}$. For lowest noise performance, the filter capacitor should be located as close to the actual load as possible.


Figure 6a. Selecting Bandwidth with External Capacitor (C)
When used with a buffer amplifier as shown in Figure 6b below, a series resistor ( $\mathrm{R}_{\mathrm{S}}$ ) is used to lower the effective value of the filter capacitor required to achieve very low frequency (under 200 Hz ) noise filtering.


Figure 6b. Selecting Bandwidth with External Capacitor and Buffer
An active filter, as illustrated in Figure 6c will significantly improve 60 Hz noise reduction at the output by providing a sharp rolloff characteristic. The 5 Hz 3 -pole active filter design illustrated in Figure 6 c , will increase the 60 Hz noise reduction by 50 dB . Overall CMR performance of model 288 and the 5 Hz active filter approaches 140 dB @ 60 Hz and $1 \mathrm{k} \Omega$ imbalance.


Figure 6c. Selecting Bandwidth with a 3-Pole 5 Hz Active Filter
Noise Reduction in Data Acquisition Systems: In multichannel data acquisition systems using a multiplexer to select sequentially the channel for A/D conversion, a filter can be easily applied to reduce the input noise and select the channel bandwidth. As illustrated in Figure 7, a single 3-pole active filter is inserted at the mux output.


Figure 7. Applying Active Filter in Isolated Data Acquisition System to Select Bandwidth, Reduce Input Noise to A/D Converter and Increase CMR to $140 \mathrm{~dB} @ 60 \mathrm{~Hz}$

## ISOLATED 10-BIT D/A CONVERTER WITH $4 / 20 \mathrm{~mA}$ CUR-

 RENT LOOP OUTPUTThe versatility of models 288/947 for industrial process control applications is illustrated in Figure 8. A low cost 10-bit CMOS D/A converter, model AD7533, is combined with models $288 \mathrm{~K} / 947$ to provide an isolated $4 / 20 \mathrm{~mA}$ current loop D/A converter to drive remote actuators. The 850 V dc isolation provided by model 288 K protects the microprocessor interface from power-line switching spikes and other voltage transients introduced in the remote cabling to the process control actuators.


Figure 8. 10 -Bit DAC with $4 / 20 \mathrm{~mA}$ Output
The 947 driver module provides drive signals for both the 288 K isolator as well as a power supply rectifier/filter circuit. Sufficient power is available to handle the D/A converter, voltage reference and the D/A converter output amplifier. The 947 and 288 K isolated outputs are referenced to a floating loop power source ( $\mathrm{V}_{\mathrm{LP}}$ ) which can be set from +15 V dc to +24 V dc . With a loop power of +24 V dc the load range is 0 to 950 ohms. A series diode protects the model 288 K output current stage in the event loop power polarity is accidently reversed. The 947 driver module has internal protection for accidental power reversal.
A total of 8 isolated channels can be configured using a single loop power source, 8 model 288 K channels and a single model 947 . Each $4 / 20 \mathrm{~mA}$ current loop will add an additional 20 mA to a single 288 K channel-thus the maximum loop power required for eight channels is 200 mA . Each input will be isolated from the loop power common as well as from each input common. In this manner, a total of eight isolated 10 -bit D/A converters, with $4 / 20 \mathrm{~mA}$ output drive capability and a single loop power source of +15 V dc to +24 V dc , is easily configured.

## FRONT-END SIGNAL CONDITIONING USING ISOLATED POWER

To provide the capability to interface source impedances greater than 10 k , a high impedance buffer amplifier, as illustrated in Figure 9 can be used. The modulator drive signal is applied to a rectifier/filter circuit to generate isolated dual voltages for powering the front-end buffer. In applications where additional isolated power is required, a separate modulator drive signal can be used to provide dual 12 V dc @ $\pm 2.5 \mathrm{~mA}$ output capability. This approach eliminates the need for a separate isolated dc/dc converter for powering front-end signal conditioning circuits.


Figure 9. Developing Isolated Dual 12 V dc for Powering Front-End Signal Conditioning Circuitry

## ISOLATED INSTRUMENTATION AMPLIFIER

To interface low level, differential signals from bridge type sensors, two model 288 units can be connected as shown in Figure 10 to provide a true differential, high accuracy isolated instrumentation amplifier. Gain is set using a single resistor, $\mathrm{R}_{\mathrm{G}}$, as shown. Using a single 947 driver, up to four isolated channels can be configured. The output 47 k resistors are contained in a single thin-film network chip, reducing cost and circuit density. Gain is programmable from 1 to $1,000 \mathrm{~V} / \mathrm{V}$.


Figure 10. Floating Instumentation Amplifier

## ISOLATED TEMPERATURE MEASUREMENTS

Industrial temperature measurements are often performed in harsh environments where accidental line voltages can be impressed on the temperature sensor. To provide protection for the delicate recording instrumentation, model 288 can be applied as shown in Figure 11. The AD590 is a temperature sensor whose output is a current directly proportional to absolute temperature. The $288 / 947$ provides the isolated power ( +12 V dc ) as well as the input/output isolation. Zero calibration is performed by placing the AD590 probe at a zero temperature bath and adjusting $\mathrm{R}_{\mathrm{O}}$ for $\mathrm{E}_{\mathrm{O}}$ to 0 Volts. Full scale output is performed by placing the AD590 probe in boiling water $\left(100^{\circ} \mathrm{C}\right)$ and adjusting $\mathrm{R}_{\mathrm{S}}$ for 1.000 V output.


Figure 11. Isolated Temperature Measurements

## PERFORMANCE CHARACTERISTICS

Gain Nonlinearity: Linearity error is defined as the peak deviation of the output voltage from the best straight line and is specified as a $\%$ of the peak-to-peak output voltage span; e.g., $\pm 0.05 \%$ @ 10 V p-p output $= \pm 5 \mathrm{mV} \max \mathrm{RTO}$ linearity error. Model 288 is available in two nonlinearity selections; $\pm 0.05 \%$ ( 288 K ) and $\pm 0.1 \%$ ( 288 J )-max over the 10 V p-p output span. The curves of Figure 12 illustrate typical linearity error over the $10 \mathrm{~V} p-\mathrm{p}( \pm 5 \mathrm{~V})$ output span. At output levels less than 5 V p-p ( $\pm 2.5 \mathrm{~V}$ ), linearity error is typically less than $\pm 0.025 \%$ for both models 288 J and 288 K .


Figure 12. Gain Linearity Error vs. Output Voltage
Common Mode Rejection: Input-to-Output CMR is dependent on source impedance imbalance, signal frequency and amplifier gain. CMR is rated at $115 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}$ and $1 \mathrm{k} \Omega$ imbalance at a gain of $1 \mathrm{~V} / \mathrm{V}$. Figure 13 illustrates CMR performance as a function of signal frequency and gain. CMR approaches 130 dB at dc with source imbalances as high as $1 \mathrm{k} \Omega$ in the INPUT COMMON lead (worst case condition).


Figure 13. Common Mode Rejection vs. Frequency


Figure 14. CMR vs. Source Impedance Imbalance

Figure 14 illustrates the effect of source imbalance on CMR performance at 60 Hz and gains of $1 \mathrm{~V} / \mathrm{V}$ and $1,000 \mathrm{~V} / \mathrm{V}$. CMR is typically 140 dB at 60 Hz , gain of $1,000 \mathrm{~V} / \mathrm{V}$ and a balanced source. CMR is maintained greater than 70 dB for source imbalances up to 10 k ohms.

Input Offset Voltage Drift: Model 288 is available in two drift selections: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(288 \mathrm{~K})$ and $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(288 \mathrm{~J})-\mathrm{max}, \mathrm{RTI}$, $\mathrm{G}=500 \mathrm{~V} / \mathrm{V}$. Total input voltage drift is composed of two sources (input and output stage drifts) and is gain dependent. The curves of Figure 15 illustrate the worst case total input drift (RTI) over the gain range of 1 to $1,000 \mathrm{~V} / \mathrm{V}$.


Figure 15. Max Input Offset Voltage Drift vs. Gain
Input Voltage Noise: Voltage noise, referred to input (RTI), is dependent on gain and bandwidth as illustrated in Figure 16. Rms voltage noise is shown in a bandwidth from 0.01 Hz to the frequency shown on the horizontal axis. The noise in a bandwidth from 0.01 Hz to 10 Hz is $1.5 \mu \mathrm{~V}$ p-p at a gain of $500 \mathrm{~V} / \mathrm{V}$. This value is derived by multiplying the rms value at $\mathrm{f}=10 \mathrm{~Hz}$ shown in Figure $16(0.22 \mu \mathrm{~V} \mathrm{rms})$ by 6.6.
For lowest noise performance, a low pass filter at the output should be used to selectively roll-off noise and undesired signal frequencies beyond the bandwidth of interest (see Figure 6).


Figure 16. Input Voltage Noise vs. Bandwidth
Frequency Response: Small signal bandwidth and full power bandwidth versus gain are shown in Figure 17. For gains greater than $100 \mathrm{~V} / \mathrm{V}$, both bandwidths are identical and approach 200 Hz at $\mathrm{G}=1000 \mathrm{~V} / \mathrm{V}$. Full power response is measured with the output set at $10 \mathrm{~V}-\mathrm{p}$; small signal bandwidth $(-3 \mathrm{~dB})$ is measured with the output set at 100 mV p-p.


Figure 17. Full Power and Small Signal Bandwidth vs. Gain


## FEATURES

Low Nonlinearity: $\pm 0.012 \% \max (289 \mathrm{~L})$
Frequency Response: ( -3 dB ) dc to 20 kHz
(Full Power) dc to 5 kHz
Gain Adjustable 1 to $100 \mathrm{~V} / \mathrm{V}$, Single Resistor
3-Port Isolation: $\pm \mathbf{2 5 0 0 V}$ CMV Isolation Input/Output
Low Gain Drift: $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ max
Floating Power Output: $\pm 15 \mathrm{~V} @ \pm 5 \mathrm{~mA}$
120 dB CMR at 60 Hz : Fully Shielded Input Stage Low Cost

## APPLICATIONS

Multi-Channel Data Acquisition Systems
Current Shunt Measurements
Process Signal Isolator
High Voltage Instrumentation Amplifier SCR Motor Control

## GENERAL DESCRIPTION

Model 289 is a wide-band, accurate, low cost isolation amplifier designed for instrumentation and industrial applications. Three accuracy selections are available offering guaranteed gain nonlinearity error at 10 V p-p output: $\pm 0.012 \%$ max ( 289 L ), $\pm 0.025 \% \max (289 \mathrm{~K}), \pm 0.05 \% \max (289 \mathrm{~J})$. All versions of the 289 provide a small signal frequency response from dc to $20 \mathrm{kHz}(-3 \mathrm{~dB})$ and a large signal response from dc to 5 kHz (full power) at a gain of $1 \mathrm{~V} / \mathrm{V}$. This new design offers true 3 -port isolation, $\pm 2500 \mathrm{~V}$ dc between inputs and outputs (or power inputs), as well as 240 V rms between power supply inputs and signal outputs. Using carrier modulation techniques with transformer isolation, model 289 interrupts ground loops and leakage paths and minimizes the effect of high voltage transients. It provides 120 dB Common Mode Rejection between input and output common. The high CMV and CMR ratings of the model 289 facilitate accurate measurements in the presence of noisy electrical equipment such as motors and relays.

## WHERE TO USE THE MODEL 289

The model 289 is designed to interface single and multichannel data acquisition systems with de sensors such as thermocouples, strain gauges and other low level signals in harsh industrial environments. Providing high accuracy with complete galvanic isolation, and protection from line transients of fault voltages, model 289's performance is suitable for applications such as process controllers, current loop receivers, weighing systems, high CMV instrumentation and computer interface systems.
Use the model 289 when data must be acquired from floating transducers in computerized process control systems. The photograph above shows a typical multichannel application allowing potential differences or interrupting ground loops, among transducers, or between transducers and local ground.


## DESIGN FEATURES AND USER BENEFITS

Isolated Power: The floating power supply section provides isolated $\pm 15 \mathrm{~V}$ outputs @ $\pm 5 \mathrm{~mA}$. Isolated power is regulated to within $\pm 5 \%$. This feature permits model 289 to excite floating signal conditioners, front-end buffer amplifiers and remote transducers such as thermistors or bridges, eliminating the need for a separate isolated $\mathrm{dc} / \mathrm{dc}$ converter.
Adjustable Gain: A single external resistor adjusts the model 289 's gain from $1 \mathrm{~V} / \mathrm{V}$ to $100 \mathrm{~V} / \mathrm{V}$ for applications in high and low level transducer interfacing.
Synchronized: The model 289 provides a synchronization terminal for use in multichannel applications. Connecting he synchronization terminals of model 289 s synchronizes their internal oscillators, thereby eliminating the problem of oscillator "beat frequency" interference that sometimes occurs when isolation amplifiers are closely mounted.
Internal Voltage Regulator: Improves power supply rejection and helps prevent carrier oscillator spikes from being broadcast via the isolator power terminal to the rest of the system.
Buffered Output: Prevents gain errors when an isolation amplifier is followed by a resistive load of low impedance. Model 289 can drive a $2 \mathrm{k} \Omega$ load.
Three-Port Isolation: Provides true galvanic isolation between input, output and power supply ports. Eliminates need for power supply and output ports being returned through a common terminal.
Reliability: Model 289 is conservatively designed to be capable of reliable operation in harsh environments. Model 289 has a calculated MTBF of $2,298,851$ hours.

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=+14.4 \mathrm{~V}$ to +25 V dc unless otherwise noted.)



NOTE: GAIN RESISTOR RG, $1 \% 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ METAL FILM TYPE IS RECOMMENDED.
FOR GAIN = $1 V / V$, LEAVEPIN 4 OPEN
FOR GAIN > $1 V / \mathrm{V}$, CONNECT GAIN RESISTOR (R ${ }_{\mathrm{G}}$ ) BETWEEN PIN 4 AND PIN 1 GAIN $=1+\frac{10 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}(\mathrm{k} \Omega)}$

Figure 1. Basic Isolator Interconnection

## THEORY OF OPERATION

The remarkable performance of the model 289 is derived from the carrier isolation technique used to transfer both signal and power between the amplifier's input stage and the rest of the circuitry. A block diagram is shown in Figure 2.


Figure 2. Model 289 Block Diagram
The input signal is filtered and appears at the input of the noninverting amplifier, A1. This signal is amplified by A1, with its gain determined by the value of resistance connected externally between the gain terminal and the input common terminal. The output of A1 is modulated, carried across the isolation barrier by signal transformer T1, and demodulated. The demodulated voltage is filtered, amplified and buffered by amplifier A2, and applied to the output terminal. The voltage applied to the $\mathrm{V}_{\mathrm{S}}$ terminal is set by the regulator to +12 V which powers the 100 kHz symmetrical square wave power oscillator. The oscillator drives the primary winding of transformer T2. The secondary windings of T2 energize both input and output power supplies, and drives both the modulator and demodulator.

## INTERELECTRODE CAPACITANCE AND TERMINAL RATINGS

Capacitance: Interelectrode terminal capacitance, arising from stray coupling capacitance effects between the input terminals and the signal output terminals, are each shunted by leakage resistance values exceeding $50 \mathrm{G} \Omega$. Figure 3 illustrates model 289's capacitance, between terminals.


Figure 3. Model 289 Terminal Capacitance


Figure 4. Model 289 Terminal Ratings

Terminal Ratings: CMV performance is given in both peak pulse and continuous ac, or dc peak ratings. Continuous peak ratings apply from dc up to the normal full power response frequencies. Figure 4 illustrates model 289 ratings between terminals.

## GAIN AND OFFSET TRIM PROCEDURE

The following procedure illustrates a calibration technique which can be used to minimize output error. In th is example, the output span is +5 V to -5 V and Gain $=10 \mathrm{~V} / \mathrm{V}$.

1. Apply $\mathrm{E}_{\mathrm{IN}}=0$ volts and adjust $\mathrm{R}_{\mathrm{O}}$ for $\mathrm{E}_{\mathrm{O}}=0$ volts.
2. Apply $\mathrm{E}_{\mathrm{IN}}=+0.500 \mathrm{~V} d c$ and adjust $\mathrm{R}_{\mathrm{G}}$ for $\mathrm{E}_{\mathrm{O}}=$ +5.000 V dc .
3. Apply $\mathrm{E}_{\mathrm{IN}}=-0.500 \mathrm{~V} \mathrm{dc}$ and measure the output error (see curve a).
4. Adjust $\mathrm{R}_{\mathrm{G}}$ until the output error is one-half that measured in step 3 (see curve b).
5. Apply +0.500 V dc and adjust $\mathrm{R}_{\mathrm{O}}$ until the output error is one-half that measured in step 4 (see curve c).



Figure 5a. Recommended Offset and Gain Adjustment for Gains >1


Figure 5b. Recommended Offset Adjustment for $G=1 \mathrm{~V} / \mathrm{V}$

## PERFORMANCE CHARACTERISTICS

Figure 6 shows the phase shift vs. frequency. The low phase shift and wide bandwidth of the model 289 make it suitable for use in SCR Motor Controller and other high frequency applications.


Figure 6. Typical 289 Phase vs. Frequency
Figure 7 illustrates the effect of source impedance imbalance on CMR performance at 60 Hz for gains of $1 \mathrm{~V} / \mathrm{V}, 10 \mathrm{~V} / \mathrm{V}$, and $100 \mathrm{~V} / \mathrm{V}$. CMR is typically 120 dB at 60 Hz and a balanced source impedance. CMR is $>60 \mathrm{~dB}$ for source impedance imbalances up to $100 \mathrm{k} \Omega$.


Figure 7. Typical 289 Common Mode Rejection vs. Source Impedance

Input Voltage Noise: Voltage noise, referred to input, is dependent on gain and bandwidth. Figure 8 shows rms voltage noise in a bandwidth from 0.05 Hz to the frequency shown on the horizontal axis. The noise in a bandwidth from 0.05 Hz to 100 Hz is $8 \mu \mathrm{~V} \mathrm{pk-pk}$ at a gain of $100 \mathrm{~V} / \mathrm{V}$. The peak-to-peak value is derived by multiplying the rms value at $\mathrm{F}=100 \mathrm{~Hz}$ ( $1.2 \mu \mathrm{~V} \mathrm{rms}$ ) by 6.6 .
For best noise performance in particular applications, a low pass filter at the output should be used to selectively rolloff noise and undesired signal frequencies beyond the bandwidth of interest. Increasing gain will also reduce the noise, referred to input.


Figure 8. Typical Input Voltage Noise vs. Bandwidth

Gain Nonlinearity: Linearity error is defined as the deviation of the output voltage from the best straight line and is specified as a \% peak-to-peak output voltage span; e.g., nonlinearity of model 289 J operating at an output span of 10 V pk-pk ( $\pm 5 \mathrm{~V}$ ) is $\pm 0.05 \%$ or $\pm 5 \mathrm{mV}$. Figure 9 illustrates gain nonlinearity for any output span to 20 V pk-pk ( $\pm 10 \mathrm{~V}$ ). Figure 10 shows the effect of gain vs. gain nonlinearity.


Figure 9. Typical Gain Nonlinearity vs. Output Swing


Figure 10. Typical Gain Nonlinearity vs. Gain

Common Mode Rejection: Input-to-output CMR is dependent on source impedance imbalance, signal frequency and amplifier gain. CMR is rated at 115 V ac, 60 Hz and $1 \mathrm{k} \Omega$ imbalance at a gain of $100 \mathrm{~V} / \mathrm{V}$. Figure 11 illustrates CMR performance as a function of signal frequency. CMR approaches 156 dB at dc with source imbalance as high as $1 \mathrm{k} \Omega$. As gain is decreased, CMR is reduced. At a gain of $1 \mathrm{~V} / \mathrm{V}, \mathrm{CMR}$ is typically 6 dB lower than at a gain of $100 \mathrm{~V} / \mathrm{V}$.


Figure 11. Typical Common Mode Rejection vs. Frequency


## MULTICHANNEL APPLICATIONS

Isolation amplifiers containing internal oscillators may exhibit a slowly varying offset voltage at the output when used in multichannel applications. This offset voltage is the result of adjacent internal oscillators beating together. For example, if two adjacent isolation amplifiers have oscillator frequencies of 100.0 kHz and 100.1 kHz respectively, a portion of the difference frequency may appear as a slowly varying output offset voltage error. Model 289 eliminates this problem by offering a synchronization terminal ( pin 8 ). When this terminal is interconnected with other model 289 synchronization terminals, the units are synchronized. Alternately, one or more units may be synchronized to an external $100 \mathrm{kHz} \pm 2 \%$ squarewave generator by the connection of synchronization termial(s) to that generator. The generator output should be $2.5 \mathrm{~V}-5.0 \mathrm{~V}$ p-p with $1 \mathrm{k} \Omega$ source impedance to each unit. Use an external oscillator when you need to sync to an external 100 kHz source, such as a sub-multiple of a microprocessor clock. A differential line driver, such as SN75158, can be used to drive large clusters of model 289. When using the synchronization pin, keep leads as short as possible and do not use shielded wire. These precautions are necessary to avoid capacitance from the synchronization terminal to other points. It should be noted that units synchronized must share the same power common to ensure a return path.

## APPLICATIONS IN INDUSTRIAL MEASUREMENT AND CONTROL SYSTEMS

Isolated DAS: In data acquisition systems where multiple transducers are powered by a single supply and the magnitude of that supply is low enough for a multiplexer to handle the voltages on all the transducers, it is economical to multiplex ahead of an isolator. The fast settling time of the model 289 makes this configuration practical where slower isolators would not be usable.

Figure 12 shows an application where the difference in voltage between any two terminals of any of the transducers does not exceed 30 volts. Though the input of the model 289 is protected against line voltage, its power terminals are not; neither is the multiplexer so protected. This circuit will not, therefore, withstand the differential application of line voltage.
Multiplexer addressing is binary, an enable providing selection of the circuit shown as a signal source. Optical isolation is provided for digital signals. When several of these circuits are used for several groups of transducers, the model 289's should be synchronized.


Figure 12. DAS with MUX Ahead of Isolator


LM310 IS A BUFFER AMPLIFIER
Figure 13. 2-Pole, 5 kHz Active Filter

Noise Reduction in Data Acquisition Systems: Transformer coupled isolators must have a carrier to pass de signals through their signal transformers. Inevitably some carrier frequency ripple passes through to the isolator output. As the bandwidth of an isolator becomes a larger fraction of its carrier frequency, this ripple becomes more difficult to control. Despite this difficulty, the model 289 produces very low ripple; therefore, additional filtration will usually be unnecessary. However, in some applications, particularly where a fast analog-to-digital converter is used following the isolator, it may be desirable to add filtration; otherwise, ripple may cause inaccurate conversions. The 2-pole low-pass shown in Figure 13 limits isolator bandwidth to 5 kHz , which is the full power bandwidth of the model 289. Carrier ripple is much reduced. Another beneficial effect of an output filter is smoothing of discontinuous high frequency waveforms.
Motor Control and AC Load Control: Phase shift and bandwidth are important considerations for motor control and ac load control applications. The model 289 possesses sufficient bandwidth and acceptable phase shift for such tasks.
Figure 14 shows two model 289's sensing the armature voltage and current of a motor. Faithful replicas of the waveforms of these variables are applied to the motor control. A1 operates at unity gain from divided R1-R3 to deliver an output that is $1 / 100$ of the armature voltage of the motor. A2 operates at a gain of $100 \mathrm{~V} / \mathrm{V}$ to deliver a voltage 100 times that developed across the current sensing shunt.


Figure 14. Isolating a Motor Controller

Figure 15 shows three model 289 's sensing the voltages on the three phases of an ac load. The Y network shown divides the voltages of the three phases and creates a neutral for the input commons of the isolators. The output of each isolator is a faithful replica of the phase of the waveform it senses. The isolator outputs provide the feedback necessary for the trigger control to correctly fire the triacs. In other applications, the outputs of the isolators might have been fed to rms-to-dc converters.


Figure 15. Isolating a 3 Phase Load Controller
Isolated DACs: Figure 16 shows a 12 -bit DAC with $\pm 5 \mathrm{~V}$ isolated output. A buffered -5 V reference voltage is provided to the DAC by A1a, A1b and associated circuitry. The digital input causes a proportion of DAC current to flow into OUT1 of the DAC. The remaining DAC current flows into OUT2. Current flowing into OUT1 causes positive voltage at the output of A1c. Current flowing into OUT2 causes a positive voltage at the output of A1d, which in turn causes a negative voltage at the output of A1c. Voltage appearing at the output of A1c is reproduced at the output of the model 289. R5 and R8 must be adjusted to produce less than 0.5 mV at OUT1 and OUT2 of the DAC respectively. R15 may be used to adjust gain and R11 to adjust offset with the binary code 100000000000 to zero.


Figure 16. 12-Bit Isolated Voltage DAC

Figure 17 shows the model 289 providing an isolated 4-to20 mA output from a 12 -bit DAC. A1a provides a -4 V reference to the DAC. The digital input causes a portion of DAC current to flow into OUT1, causing a positive voltage at the output of A1d. A1b produces a voltage across R4 proportional to DAC current. A1c and associated circuitry sink a current which is one-fourth of the full scale current of the DAC, causing a positive voltage of 1 volt at the output of A1d. With the code $111111111111,+5$ volts appears at the output of A1d. Operation is unipolar with a positive offset. The output voltage of A1d is reproduced at the output of the isolator, where the circuitry shown converts it into a 4-to20 mA current which may be applied to the load $\mathrm{R}_{\mathrm{L}}$.


Figure 17. 12-Bit Isolated Process Current DAC

Temperature Measurement: Figure 18 shows the model 289 providing a ground-referred output in an application measuring the temperature of an object floating at a high common mode voltage. The AD590 temperature sensor sinks a current of $-1 \mu \mathrm{~A} / \mathrm{K}$. This current flows into the gain terminal of the model 289 , developing $+10 \mathrm{mV} / \mathrm{K}$ across the internal feedback resistor. This voltage also appears at the output of the model 289.

The circuitry shown connected by a dotted line may be useful if an output of $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ is desired. A current of $+273 \mu \mathrm{~A}$ is sourced through the 8.66 k resistor and the potentiometer cancelling the AD590 current at $0^{\circ} \mathrm{C}(273 \mathrm{~K})$, resulting in 0 mV at the output at $0^{\circ} \mathrm{C}$.


Figure 18. Isolated Temperature Measurement

## FEATURES

Low Cost
Multichannel Capability Using External Oscillator (292A) Isolated Power Supply: $\pm 13 \mathrm{~V}$ dc @ $\pm 5 \mathrm{~mA}$ (290A) or $\pm 15 \mathrm{~mA}$ (292A)
Low Nonlinearity: 0.1\% @ 10V pk-pk Output
High Gain Stability: 0.001\%/1000 Hours; $0.01 \% /{ }^{\circ} \mathrm{C}$
Small Size: $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$
Low Input Offset Voltage Drift: $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (Gain $=100 \mathrm{~V} / \mathrm{V}$ )
Wide Input/Output Dynamic Range: 20V pk-pk
High CMV Isolation: 1500 V dc, Continuous
Wide Gain Range: 1 to $100 \mathrm{~V} / \mathrm{V}$

## APPLICATIONS

Ground Loop Elimination in Industrial and Process Control High Voltage Protection in Data Acquisition Systems Fetal Heart Biomedical and Monitoring Instrumentation Off-Ground Signal Measurements

## GENERAL DESCRIPTION

Models 290A and 292A are low cost, compact, isolation amplifiers that are optimized for single and multichannel industrial applications, respectively. The model 290A has a self-contained oscillator and is intended for single channel applications. A single external synchronizing oscillator can drive up to 16 model 292A's or, a virtually limitless number of model 292A's can be configured using multiple oscillators. The user can supply the external oscillator circuit or specify model 281 oscillator module, which includes a voltage regulator for operation over a wide single supply voltage range of +8 V to +28 V .
Models 290A and 292A design features include: adjustable gain, from 1 to $100 \mathrm{~V} / \mathrm{V}$, dual isoalted power, $\pm 13 \mathrm{~V} \mathrm{dc}, \pm 1500 \mathrm{~V}$ dc off ground isolation, 100 dB minimum CMR at $60 \mathrm{~Hz}, 1 \mathrm{k} \Omega$ source imbalance, in a compact $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.6^{\prime \prime}$ epoxy encapsulated module. Models 290A and 292A achieve low input noise of $1 \mu \mathrm{~V} p k-\mathrm{pk}(10 \mathrm{~Hz}$ bandwidth, $\mathrm{G}=100 \mathrm{~V} / \mathrm{V})$, nonlinearity of $\pm 0.1 \%$ @ $10 \mathrm{~V} p \mathrm{pk}$-pk output, and an input/output dynamic range of 20 V pk-pk.
Using modulation techniques with reliable transformer isolation, models 290A and 292A will interrupt ground loops, leakage paths, and voltage transients, while providing dc to $2 \mathrm{kHz}(-3 \mathrm{~dB})$ response.

## WHERE TO USE MODELS 290A AND 292A

Industrial Applications: In data acquisition systems, computer interface systems, process signal isolators and high CMV instrumentation, models 290A and 292A offer complete galvanic isolation and protection against damage from transients and fault voltages. High level transducer interface capability is afforded

with 20 V pk-pk input signal range at a gain of $1 \mathrm{~V} / \mathrm{V}$ operation. In portable single or multichannel designs, single power supply operation ( +8 V to +16 V ) enables battery operation.

## DESIGN FEATURES AND USER BENEFITS

Isolated Power: Dual $\pm 13 \mathrm{~V}$ dc output, completely isolated from the input power terminals ( $\pm 1500 \mathrm{~V}$ dc isolation), provides the capability to excite floating signal conditioners, front end buffer amplifiers and remote transducers such as thermistors or bridges.

Adjustable Gain: Models 290A and 292A adjustable gain offers compatibility with a wide class of input signals. A single external resistor enables gain adjustment from $1 \mathrm{~V} / \mathrm{V}$ to $100 \mathrm{~V} / \mathrm{V}$ providing flexibility in both high level transducer interfacing as well as low level sensor measurement applications.

Floating, Guarded Front-End: The input stage of models 290A and 292A can directly accept floating differential signals or it may be configured as a high performance instrumentation front-end to accept signals having CMV with respect to input power common.

High Reliability: Models 290A and 292A are conservatively designed, compact modules, capable of reliable operation in harsh environments. They have a calculated MTBF of over 400,000 hours and are designed to meet MIL-STD-202E environmental testing as well as the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability).

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C} ; \mathrm{G}=100 \mathrm{~V} / \mathrm{V}$ and $\mathrm{V}_{S}=+15 \mathrm{~V}$ dc, unless otherwise noted)

'Gain temperature drift is specified as a percentage of output signal level.
${ }^{2}$ Gain nonlinearity is specified as a percentage of $10 \mathrm{~V} p k-\mathrm{pk}$ output span.
${ }^{3}$ These specs apply for a 20 V pk-pk output span.
${ }^{4}$ Do not load $\mathrm{V}_{\mathrm{ISO}}$ when operating at output spans greater than 10 V pkrpk .
Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


SHIELDED MOUNTING SOCKET AC1054


Figure 1. Model 290A and 292A Terminal Ratings

| Symbol | Rating | Remarks |
| :---: | :--- | :--- |
| $\mathrm{V}_{1}$ | $\pm 110 \mathrm{~V} \mathrm{rms} \mathrm{(cont)}$. | Withstand Voltage, Steady State |
| $\mathrm{V}_{2}$ | $\pm 1000 \mathrm{~V} \mathrm{pk}$ (cont.) | Isolation, Steady State, ac |
| $\mathrm{V}_{2}$ | $\pm 1500 \mathrm{~V} \mathrm{pk} \mathrm{(cont)}$. | Isolation, Steady State, dc |
| $\mathrm{V}_{2}$ | $\pm 1500 \mathrm{~V} \mathrm{rms} \mathrm{(1} \mathrm{min)}$ | Isolation, ac, 60 Hz |
| $\mathrm{~V}_{3}$ | $\pm 50 \mathrm{~V} \mathrm{pk}$ (cont.) | Isolation, dc |
| $\mathrm{Z}_{1}$ | $50 \mathrm{G} \Omega \\| 20 \mathrm{pF}$ | Isolation Impedance |.

Table 1. Isolation Ratings Between Terminals

## 

## THEORY OF OPERATION

The remarkable performance of models 290A and 292A are derived from the carrier isolation technique which is used to transfer both signal and power between the amplifier's guarded input stage and the rest of the circuitry. The block diagram for both models is shown in Figure 2 below.

The bipolar input preamplifier operates single-ended (noninverting). Only a difference bias current flows with zero net bias current. A third wire return path for input bias current is not required. Gain can be set from $1 \mathrm{~V} / \mathrm{V}$ to $100 \mathrm{~V} / \mathrm{V}$ by changing the gain resistor, $\mathrm{R}_{\mathbf{i}}$. To preserve high $C M R$, the gain resistor must be guarded. Best performance is achieved by shorting terminal 2 to terminal 1 and operating the isolator at a gain of $100 \mathrm{~V} / \mathrm{V}$.

For powering floating input circuitry such as buffer amplifiers, instrumentation amplifiers, calibration signals and transducers, dual isolated power is provided. High CMV isolation is achieved by the low-leakage transformer coupling between the input preamplifier, modulator section and the output circuitry. Only the 10 pF leakage capacitance between the floating input section and the rest of the circuitry keeps the CMR from being infinite.


Figure 2. Block Diagram - Models 290A and 292A

## GUIDELINES ON EFFECTIVE SHEILDING \& GROUNDING PRACTICES

- Use twisted shielded cable to reduce inductive and capacitive pickup.
- Drive the transducer cable shield, S, with the common mode signal source, $\mathrm{E}_{\mathrm{G}}$, to reduce the effective cable capacitance as shown in Figure 3. This is accomplished by connecting the shield point $S$, as close as possible to the transducer signal low point B. This may not always be possible. In some cases the shield may be separated from signal low by a portion of the medium being measured (e.g. pressure transducer). This will cȧuse a common mode signal, $\mathrm{E}_{\mathrm{M}}$, to be generated by the medium between the shield and the signal low. The 86dB CMR c̀apability of both models between the input terminals (HI IN and LO IN) and GUARD, will work to suppress the common mode signal, $\mathrm{E}_{\mathrm{M}}$.
- Dress unshielded leads short at the connection terminals and reduce the area formed by these leads to minimize inductive pickup.


Figure 3. Transducer - Amplifier Interface

## GAIN AND OFFSET TRIM PROCEDURE

In applying the isolation amplifier, highest accuracy is achieved by adjustment of gain and offset voltage to minimize the peak error encountered over the selected output voltage span. The following procedure illustrates a calibration technique which can be used to minimize output error. In this example, the output span is +5 V to -5 V and operation at Gain $=10 \mathrm{~V} / \mathrm{V}$ is desired.

1. Apply $\mathrm{E}_{\mathrm{IN}}=0$ volts and adjust $\mathrm{R}_{\mathrm{O}}$ for $\mathrm{E}_{\mathrm{O}}=0$ volts.
2. Apply $\mathrm{E}_{\mathrm{IN}}=+0.5 \mathrm{~V}$ dc and adjust $\mathrm{R}_{\mathrm{G}}$ for $\mathrm{E}_{\mathrm{O}}=+5.0 \mathrm{~V}$ dc.
3. Apply $\mathrm{E}_{\mathrm{IN}}=-0.5 \mathrm{~V} \mathrm{dc}$ and measure the output error (see curve a).
4. Adjust $\mathrm{R}_{\mathrm{G}}$ until the output error is one half that measured in step 3 (see curve b).
5. Apply +0.5 V dc and adjust $\mathrm{R}_{\mathrm{O}}$ until the output error is one half that measured in step 4 (see curve c).



GAIN RESISTOR, $\mathbf{R}_{\mathrm{i}}, \mathbf{1} \%, 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ METAL FILM TYPE IS RECOMMENDED.
FOR GAIN $=1 \mathrm{~V} / \mathrm{V}$, LEAVE TERMINAL 2 OPEN.
FOR GAIN $=100 \mathrm{~V} / \mathrm{V}$, SHORT TERMINAL 2 TO TERMINAL 1
GAIN $=1+\frac{100 \mathrm{k} \Omega}{1 \mathrm{k} \Omega+\mathrm{R} \Omega}$
OUTPUT FILTER, $10 \mathrm{k} \Omega$ RESISTOR AND CAPACITOR, C SELECT C TO ROLL.OFF NOISE AND OUTPUT RIPPLE:

$$
f=(-3 \mathrm{~dB})=\frac{1}{2 \pi \mathrm{C}(11 \mathrm{k} \Omega)}
$$

Figure 4. Gain and Offset Adjustment

## SELECTING BANDWIDTH

In low frequency signal measurements, such as thermocouple temperature measurements, strain gage measurements and geophysical instrumentation, an external filter is used to select bandwidth and minimize output noise.
When used with a buffer amplifier as shown in Figure 5a below, a series resistor ( $\mathrm{R}_{\mathrm{S}}$ ) is used to lower the effective value of the filter capacitor required to achieve very low frequency (under 200 Hz ) noise filtering.


Figure 5a. Selecting Bandwidth with External Capacitor and Buffer
An active filter, as illustrated in Figure 5b will significantly improve 60 Hz noise reduction at the output by providing a sharp roll-off characteristic. The 5 Hz 3 -pole active filter design illustrated in Figure 5b, will increase the 60 Hz noise reduction by 50 dB . Overall CMR performance of models 290 and 292 and the 5 Hz active filter approaches $150 \mathrm{~dB} @ 60 \mathrm{~Hz}$ and $1 \mathrm{k} \Omega$ imbalance.


Figure 5b. Selecting Bandwidth with a 3-Pole 5Hz Active Filter

## PERFORMANCE CHARACTERISTICS

Common Mode Rejection: Input-to-Output CMR is dependent on source impedance imbalance, signal frequency and amplifier gain. CMR is rated at $115 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}$ and $1 \mathrm{k} \Omega$ imbalance at a gain of $100 \mathrm{~V} / \mathrm{V}$. Figure 6 illustrates CMR performance as a function of signal frequency. CMR approaches 130 dB at dc with source imbalances as high as $1 \mathrm{k} \Omega$. As gain is decreased, CMR is reduced. At a gain of $1 \mathrm{~V} / \mathrm{V}, \mathrm{CMR}$ is typically 12 dB lower than at a gain of $100 \mathrm{~V} / \mathrm{V}$.


Figure 6. Typical Common Mode Rejection vs. Frequency
Figure 7 illustrates the effect of source imbalance on CMR performance at 60 Hz and Gain $=100 \mathrm{~V} / \mathrm{V}$. CMR is typically 110 dB at 60 Hz and a balanced source. CMR is maintained greater than 70 dB for source imbalances up to $100 \mathrm{k} \Omega$.


Figure 7. Typical Common Rejection vs. Source Impedance Imbalance

Gain Nonlinearity: Linearity error is defined as the deviation of the output voltage from the best straight line and is specifield as a \% of peak-to-peak output voltage span; e.g., nonlinearity of models 290A and 292A operating at an output span of 10 V pk-pk ( $\pm 5 \mathrm{~V}$ ) is $\pm 0.1 \%$ or $\pm 10 \mathrm{mV}$. Figure 8 illustrates gain nonlinearity for any output span to 20 V pk-pk ( $\pm 10 \mathrm{~V}$ ).


Figure 8. Typical Gain Nonlinearity vs. Output Voltage
Input Voltage Noise: Voltage noise, referred to input, is dependent on gain and bandwidth as illustrated in Figure 9. RMS voltage noise is shown in a bandwidth from 0.01 Hz to the frequency shown on the horizontal axis. The noise in a bandwidth from 0.01 Hz to 10 Hz is $1 \mu \mathrm{~V}$ pk-pk at a gain of $100 \mathrm{~V} / \mathrm{V}$. This value is derived by multiplying the rms value at $\mathrm{f}=10 \mathrm{~Hz}$ shown in Figure 9 by 6.6.
For best noise performance in particular applications, a low pass filter at the output should be used to selectively roll-off noise and undesired signal frequencies beyond the bandwidth of interest. Increasing gain will also reduce the input noise.


Figure 9. Typical Input Voltage Noise vs. Bandwidth

Input Offset Voltage Drift: Total input drift is composed of two sources, input and output stage drifts and is gain dependent. The curve of Figure 10 illustrates total input drift over the gain range of 1 to $100 \mathrm{~V} / \mathrm{V}$.


Figure 10. Typical Input Offset Voltage Drift vs. Gain

## REFERENCE EXCITATION OSCILLATOR, MODEL 281

When applying model 292A, the user has the option of building a low cost 100 kHz excitation oscillator, as shown in Figure 11, or purchasing a module from Analog Devices-model 281.


NOTES:

1. FREQ. ADJUST: ADJUST TRIM POT FOR OUTPUT FREQUENCY OF $100 \mathrm{kHz} \cdot 5 \%$. 2. FOR SLAVE OPERATION, REMOVE JUMPER FROM SYNC OUT AND SYNC IN PINS

Figure 11. 100 kHz Oscillator Interconnection Diagram
The block diagram of model 281 is shown in Figure 12. An internal +12 V dc regulator is provided to permit the user the option of operating over two, pin selectable, power input ranges; terminal 6 offers a range of +14 V dc to +28 V dc; terminal 7 offers an input range of +8 V dc to +14 V dc.

-LEAVE TERMINAL 6 OPEN, WHEN POWER IS APPLIED TO TERMINAL 7.

Figure 12. Model 281 Block Diagram
Model 281 oscillator is capable of driving up to 16 model 292A's. As shown in Figure 13, an additional model 281 may be driven in a slave-mode to expand the total system channels from 16 to 32. By adding additional model 281's in this manner, systems of over 1000 channels may be easily configured.


Figure 13. External Oscillator Interconnection

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ dc unless otherwise noted)

| MODEL | 281 |
| :---: | :---: |
| OUTPUT |  |
| Frequency | $100 \mathrm{kHz} \pm 5 \%$ |
| Waveform | Squarewave |
| Voltage ( $\phi$ and $\phi$ terminals) | 0 to +12 V pk |
| $\text { Fan-Out }{ }^{1,2}$ | 16 max |
| POWER SUPPLY RANEE ${ }^{3}$ |  |
| High Input, Pin 6 | $+(14$ to 28$) \mathrm{V} \mathrm{dc}$ |
| Quicscent Current, N.L. | $+5 \mathrm{~mA}$ |
| F.L. | $+16 \mathrm{~mA}$ |
| Low Input, Pin 7 | +(8 to 14) V dc |
| Quiescent Current, N.L. | $+12 \mathrm{~mA}$ |
| F.L. | $+33 \mathrm{~mA}$ |

TEMPERATURE
Rated Performance $\quad 0$ to $+70^{\circ} \mathrm{C}$
Storage $\quad-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
' Model 292A oscillator drive input represents unity oscillator load.
2For applications requiring more than 16 292A's, additional 281's may be used
in a master/slave mode. Refer to Figure 13.
${ }^{3}$ Full load consists of 16 model 292A's and 281 oscillator slave.
Spccifications subject to change without notice

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN TERMINAL IDENTIFICATION


## APPLICATIONS IN INDUSTRIAL MEASUREMENT AND CONTROL SYSTEMS

Remote Sensor Interface: In chemical, nuclear and metal processing industries, models 290A and 292A can be applied to measure and control off-ground millivolt signals in the presence $\pm 1500 \mathrm{~V}$ dc CMV signals. In interface applications such as pH control systems or ondine process measurement systems such as pollution monitoring, models 290A and 292A offer complete galvanic isolation to eliminate troublesome ground loop problems. Isolated power outputs and adjustable gain add to the application flexibility of these models.
Figure 14 illustrates how model 290A or 292A can be combined with a low drift, $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, front-end amplifier, model AD510K, to interface low level transducer signals. Both products provide isolated $\pm 13 \mathrm{~V}$ dc power and front-end guard in addition to eliminating ground loops and preserving high CMR (100dB @ 60 Hz ).


Figure 14. Input Signal Conditioning Using Isolated Power for Transducer Buffer Amplifier

Instrumentation Amplifier: Models 290A and 292A provide a floating guarded input stage capable of directly accepting isolated differential signals. The noninverting, single-ended input stage offers simple two wire interconnection with floating input signals.
In applications where the isolated power is applied to transducers such as bridges which generate differential input signals with common mode voltages measured with respect to the isolated power common, models 290A and 292A can be connected as shown in Figure 15. To achieve high CMR with respect to the ISO PWR COM, the following trim procedure is recommended.
CMR Trim Procedure

1) Connect a 1 V pk-pk oscillator between the $+\mathrm{IN} /-\mathrm{IN}$ and IN COM terminals as shown in Figure 15.
2) Set the input frequency at 0.5 Hz and adjust R 1 for minimum $E_{O}$.
3) Set the input frequency at 60 Hz and adjust $R 2$ for minimum $E_{O}$.
4) Repeat steps 2 and 3 for best CMR performance.


Figure 15. Application of 290A as Instrumentation Amplifier

Isolated Temperature Measurements: Industrial temperature measurements are often performed in harsh environments where line voltages or transients can sometimes be impressed on the temperature sensor. To provide protection for the delicate recording instrumentation, models 290A and 292A can be applied as shown in Figure 16. The Analog Devices' AC2626 probe is a temperature sensor whose output is a current directly proportional to absolute temperature. The isolation amplifier provides the isolated power ( $+13 \mathrm{~V} \mathrm{dc} \mathrm{)} \mathrm{as} \mathrm{well} \mathrm{as} \mathrm{the}$ input/output isolation. Zero calibration is performed by placing the AC2626 probe in a zero temperature bath and adjusting $\mathrm{R}_{\mathrm{O}}$ for $\mathrm{E}_{\mathrm{O}}$ to 0 volts. Full scale output adjustment is performed by placing the AC2626 probe in boiling water $\left(100^{\circ} \mathrm{C}\right)$ and adjusting $\mathrm{R}_{\mathrm{S}}$. for 1.000 V output.


Figure 16. Isolated Temperature Measurements

Current Loop Receiver: Model 290A and 292A can be applied to measurement of analog quantities transmitted via $4-20 \mathrm{~mA}$ current loops over substantial distances through harsh environments. Figure 17 shows an application of model 290 A or 292 A as a current loop receiver. A $25 \Omega$ resistor converts the $4-20 \mathrm{~mA}$ current input from a remote loop to a $100-500 \mathrm{mV}$ differential voltage input, which the isolator amplifies, isolates, and translates to a 0 to +5 V output level at local system ground.

Among the most-helpful characteristics of the isolator in this kind of measurement are the high common-mode rejection ( 100 dB minimum at 60 Hz with $1 \mathrm{k} \Omega$ source unbalance) and the high common-mode rating ( $\pm 1500$ volts dc). The former means low noise pickup; the latter means excellent isolation and protection against large transients. The high commonmode rejection, permitting relatively low input voltage to be used ( 0.4 V span, in this case), permits the use of a low currentmetering resistance, which in turn results in low compliancevoltage loading on the current loop, and therefore permits insertion into existing loops without encountering overrange problems. The gain of 12.5 provides a substantial output span, and the floating output permits biasing to a 0 to 5 V range.


Figure 17. Isolated Analog Interface; 4 to 20 mA is Converted to 0 to +5 V at the Output, with Up to $\pm 1500 \mathrm{~V}$ of Isolation

## Contents

Page
Selection Guide ..... 4-3
General Information and Definitions of Specifications ..... 4-4
AD532J/K/S General-purpose internally trimmed IC 4-quadrant multiplier/divider ..... 4-7
AD533J/K/L/S Lowest-cost IC 4-quadrant multiplier/divider ..... 4-13
AD534J/K/L/S/T Highest-performance internally trimmed IC 4-quadrant multiplier/divider ..... 4-17
AD535J/K High-performance internally trimmed IC 2-quadrant divider ..... 4-25
429A/B Wideband 4-quadrant multiplier module ..... 4-31
433J/B Multifunction device: $Y(Z / X)^{m}$ ..... 4-35
436A/B Highest-accuracy internally trimmed divider module ..... 4-39

In this Selection Guide, multiplier/divider products are partitioned into four categories:

1. General-purpose devices capable of optimization as multipliers or dividers
2. Internally trimmed devices optimized as multipliers
3. Internally trimmed devices optimized as dividers
4. Multifunction devices

Complete and detailed specifications, descriptions, and application information can be found in the data sheets. General information and definitions of important specifications can be found in the following pages. $\dagger$ Specifications are typical at rated supply voltage and load, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless noted otherwise.

## 1. GENERAL-PURPOSE EXTERNALLY TRIMMED DEVICES

| Type | Characteristics | Page |
| :---: | :---: | :---: |
| AD533J/K/L/S | Lowest cost general-purpose 4-quadrant IC, external trim to $0.5 \%$ max total error (L) | 4-13 |
| 2. INTERNALLY TRIMMED MULTIPLIERS |  |  |
| Type | Characteristics | Page |
| AD532J/K/S\# | General-purpose 4-quadrant IC, differential inputs, standard pinouts, internally trimmed to $1.0 \%$ max total error ( K ), $0.04 \% /{ }^{\circ} \mathrm{C} \max$ (S) | 4-7 |
| Model 435J/K | Highest-accuracy 4-quadrant, module, pretrimmed to $0.1 \%$ max total error (K), $0.01 \% /{ }^{\circ} \mathrm{C} \max (\mathrm{K})$ | * |
| Model 429A/B | Widest-bandwidth 4-quadrant, module, full-power response to 2 MHz min , slewing rate $120 \mathrm{~V} / \mu \mathrm{s}$ min, -3 dB bandwidth 10 MHz , small-signal, $1 \%$ settling-time 500 ns ; pretrimmed to $0.5 \%$ max error (B) | 4-31 |
| AD $534 \mathrm{~J} / \mathrm{K} / \mathrm{L} / \mathrm{S} / \mathrm{T} \#$ | High-accuracy internally trimmed 4-quadrant IC multiplier featuring $0.25 \%$ max total error (L), low noise ( $90 \mu \mathrm{~V}$ rms, $10 \mathrm{~Hz}-10 \mathrm{kHz}$ ), and versatile differential input configuration. | 4-7 |

## 3. INTERNALLY TRIMMED DIVIDERS

Type
Characteristics
Page
Model 436A/B

AD535J/K\#
High-accuracy 2-quadrant divider-only module, pretrimmed to $0.25 \% \max$ error ( $B$, denominator $\left[\mathrm{V}_{\mathbf{x}}\right]$ range from +0.1 V to $+10 \mathrm{~V}\left[\left|\mathrm{~V}_{\mathrm{z}}\right| \leqslant\left|\mathrm{V}_{\mathbf{x}}\right|\right]$ ), $2 \%$ max error over temperature (B), $1 \%$ max error 0 to $+70^{\circ} \mathrm{C}$.
IC 2-quadrant divider, pretrimmed for $0.5 \%$ max total error (K version)
for 10:1 denominator range. Differential inputs permit choice of denominator range. Differential inputs permit choice of denominator polarity.

## 4. MULTIFUNCTION DEVICES

| Type | Characteristics | Page |
| :--- | :--- | :--- |
| Model $433 \mathrm{~J} / \mathrm{B}$ | Programmable multifunction module, $\mathrm{Y}(\mathrm{Z} / \mathrm{X})^{\mathrm{m}}\left(10 \mathrm{~V} / \mathrm{E}_{\mathrm{REF}}\right)$, one- | $4-35$ |
|  | quadrant, m adjustable from 0.2 to $5, \max$ division error 25 mV |  |
|  | $\left(\mathrm{B}, \mathrm{V}_{\mathrm{z}}\right.$ from 0.01 V to $10 \mathrm{~V}, \mathrm{~V}_{\mathrm{x}}$ from 0.1 V to $\left.10 \mathrm{~V}, \mathrm{~V}_{\mathrm{Z}} \leqslant \mathrm{V}_{\mathrm{x}}\right), 1 \% \max$ |  |
|  | over temperature. |  |

[^13]
## Orimitation

## Multipliers \& Dividers

The devices catalogued in this section accept analog voltages and multiply, divide, square, and/or square-root them, depending on device properties and connections.
Multiplication For two inputs, $\mathrm{V}_{\mathbf{x}}$ and $\mathrm{V}_{\mathbf{y}}$, a multiplier will provide the output, $\mathrm{E}_{\text {out }}=\mathrm{V}_{\mathbf{x}} \mathrm{V}_{\mathrm{y}} / \mathrm{E}_{\text {ref }}$, where $\mathrm{E}_{\text {ref }}$ is a dimensional constant, usually of 10 V nominal value. If $\mathrm{E}_{\text {ref }}=10 \mathrm{~V}$, $\mathrm{E}_{\text {out }}=10 \mathrm{~V}$ when $\mathrm{V}_{\mathbf{x}}$ and $\mathrm{V}_{\mathrm{y}}$ are 10 V . Multipliers are used for modulation and demodulation, fixed and variable remote gain adjustment, power measurement, and mathematical operations in analog computing, curve fitting, and linearizing.
If the inputs may be of either positive or negative polarity, and the output polarity is in a correct relationship for multiplication, the device is called a "four-quadrant" multiplier, reflecting the 4 quadrants of the $\mathrm{X}-\mathrm{Y}$ plane.
Squaring If $\mathrm{V}_{\mathrm{x}}=\mathrm{V}_{\mathrm{y}}=\mathrm{V}_{\mathrm{in}}$, a multiplier's output will be $\mathrm{V}_{\text {in }}{ }^{2} / \mathrm{E}_{\text {ref }}$. A four-quadrant multiplier, used as a squarer, will have an output that is positive, whether $\mathrm{V}_{\text {in }}$ is positive or negative. Squarers are useful in frequency doubling, power measurement of constant loads, and mathematical operations.
Division For a numerator input, $\mathrm{V}_{\mathrm{z}}$, and a denominator input, $\mathrm{V}_{\mathbf{x}}$, an analog divider will provide the output, $\mathrm{E}_{\text {out }}=\mathrm{E}_{\text {ref }}\left(\mathrm{V}_{\mathrm{z}} / \mathrm{V}_{\mathrm{x}}\right)$. If $\mathrm{E}_{\text {ref }}=10 \mathrm{~V}, \mathrm{E}_{\text {out }}$ will be 10 V or less for $\mathrm{V}_{\mathbf{z}} \leqslant \mathrm{V}_{\mathbf{x}} . \mathrm{V}_{\mathbf{x}}$ is of a single polarity and will not provide meaningful results if it approaches zero too closely. If $\mathrm{V}_{\mathrm{z}}$ may be of either positive or negative polarity, the device is described as a "two-quadrant" divider, and the output will reflect the polarity of $\mathrm{V}_{\mathrm{z}}$. Analog dividers are used to compute ratios-such as efficiency, attenuation, or gain; they are also used for fixed and variable remote gain adjustment, ratiometric measurements, and for mathematical operations in analog computing.
Square rooting For a numerator input, $\mathrm{V}_{\mathrm{in}}$, and a denominator input, $\mathrm{E}_{\mathrm{O}}$ (the output fed back to the denominator input), the output of a divider is $\mathrm{E}_{\mathrm{O}}=\mathrm{E}_{\text {ref }}\left(\mathrm{V}_{\text {in }} / \mathrm{E}_{\mathrm{o}}\right)$; hence $\mathrm{E}_{\mathrm{o}}=\sqrt{\mathrm{E}_{\text {ref }} \mathrm{V}_{\text {in }}}$. A square-rooter works in one quadrant; some devices require external diode circuitry to prevent latchup if the input polarity changes, even momentarily. Square roots are used in vector and rms computation, to linearize flowmeters, and for mathematical operations in analog computing.

CHOOSING A MULTIPLIER, DIVIDER, etc. A number of devices are listed here, differing in internal architecture, external functional configuration, device technology, and performance specifications. Some have essentially fixed references; others have an actively variable or programmable reference as a third input (multifunction devices), and one type (model 433) performs the one-quadrant operation, $\mathrm{E}_{\mathrm{o}}=$ $\mathrm{V}_{\mathrm{z}}\left(\mathrm{V}_{\mathbf{y}} / \mathrm{V}_{\mathbf{x}}\right)^{\mathrm{m}}$, where m is an exponent adjustable from $1 / 5$ to 5. With one exception (model 436 precision 2 -quadrant divider), all of the devices listed here can be used for any of the functions defined above.

Considerable information on these functions, the nature of devices to perform them, and extensive discussions of their applications can be found in two publications available from Analog Devices. ${ }^{1,2}$ A wealth of information is also to be
found in the data sheets for the individual devices, published in this section. In addition to the products listed here, a number of popular earlier products are still available; data sheets are available upon request.

Internal Architecture All of the devices in this selection rely on the logarithmic properties of silicon P-N junctions. With the exception of models 433 and 436, the circuit employed is basically like that of the "Gilbert cell" (its 4-quadrant-multiplying circuitry and performance are described in (1) and (2), with further references to original sources). The input voltages are converted to currents, the currents are multiplied together and divided by a reference, and the net output current, $\mathrm{I}_{\mathrm{x}} \mathrm{I}_{\mathrm{y}} / \mathrm{I}_{\text {ref }}$, is converted to voltage by feedback around the output amplifier. The feedback terminals are available as inputs for applications involving division. In the AD531 ${ }^{3}$, the $\mathrm{I}_{\text {ref }}$ terminals are available for external programming or variation; thus, the AD5 31 is a 3 -variable "multifunction" IC which can divide without external feedback. This versatile feature offers greater bandwidth as a divider.


Basic 4-quadrant variable-transconductance multiplier circuit

$$
I_{0}=\left(I_{3}+I_{5}\right)-\left(I_{4}+I_{6}\right)=\frac{2 V_{x} V_{y}}{I R_{x} R_{y}}
$$



## Functional Block Diagram of Model 433.

In multifunction devices like Model 433, the feedback currents of the input op amps are used to develop logarithmic

[^14]voltages across transistor base-emitter junctions; these voltages are summed and differenced and produce an exponential current proportional to $\mathrm{V}_{\mathbf{y}} \mathrm{V}_{\mathbf{z}} / \mathrm{V}_{\mathbf{x}}$ via another transistor junction in the input path of the output amplifier. Thus, the output voltage is proportional to $\mathrm{V}_{\mathbf{y}} \mathrm{V}_{\mathbf{z}} / \mathrm{V}_{\mathbf{x}}$; an internally generated reference voltage is available as a fixed reference for the odd input in two-variable operations. In the 433, the internal emittervoltage difference proportional to $\log \left(\mathrm{V}_{\mathbf{z}} / \mathrm{V}_{\mathbf{x}}\right)$ can be amplified or attenuated by the appropriate connection of a resistive attenuator with an attenuation ratio, m ; since the antilog of $\mathrm{m}\left(\log \mathrm{V}_{\mathrm{z}} / \mathrm{V}_{\mathrm{x}}\right)$ is $\left(\mathrm{V}_{\mathrm{z}} / \mathrm{V}_{\mathrm{x}}\right)^{\mathrm{m}}$, the output of the 433 is proportional to $\mathrm{V}_{\mathrm{y}}\left(\mathrm{V}_{\mathrm{z}} / \mathrm{V}_{\mathrm{x}}\right)^{\mathrm{m}}$. In the model 436 divider, the inputs are scaled and linearly combined, before the log-antilog computation takes place; the result is that the numerator (of $\mathrm{V}_{\mathrm{z}} / \mathrm{V}_{\mathrm{x}}$ ) may have positive or negative values. The 436 circuit is optimized and trimmed for performance as a dedicated divider; it has a fixed reference. Its circuit principles are discussed in some detail on the data sheet.
External functional configuration As noted earlier, with the exception of the model 436 dedicated divider, all of the devices listed here can be used for multiplication, division, squaring, and/or square-rooting (MDSSR), by the appropriate connection of external jumpers. As an example, the AD534 is shown connected for multiplication, and the AD535, which has similar architecture but is optimized for division, is shown connected for division and square-rooting. Performance of pretrimmed devices is optimized in specified modes of operation, usually multiplication. The data sheets show how devices are connected for the various modes of operation; where appropriate, the trim circuits and procedures for optimizing performance are provided.
Some devices have differential inputs, which provide a great deal of flexibility. They permit polarity changes without external inversion, direct subtraction of inputs, insertion of bias voltages for additive constants, and direct multiplication of the results of differential measurements.

Tecbnologies The devices described here are either monolithic integrated circuits or high-performance modules. For any application, the user will evaluate a device on the basis of its performance in the desired mode(s). The modules provide the highest performance: speed (model 429), accuracy as a divider (436), and accuracy in multifunction applications (433). On the other hand, the IC's provide economy of cost and space, and the availability of "mil-temp" range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ versions. The pretrimmed IC's (AD534, AD535 and AD532) use
laser trimming of thin-film-on-silicon chips at the wafer stage and buried-Zener reference circuitry, as well as thermally balanced input stages and "core" circuitry, for overall maximum errors to $0.25 \%$, and linearities as yet unmatched in the industry.

Performance Multiplier performance, specifications and test circuitry are described in great detail in the NONLINEAR CIRCUITS HANDBOOK. Here is a brief digest of the factors relating to low-frequency performance.

In theory, a multiplier has an output which is ideally the product of two input variables, X and Y , divided by the 10 V scaling voltage. However, the practical multiplier is subject to various offset errors and nonlinearities, which must be accounted for in its application. This discussion is intended to assist the designer in understanding and interpreting multiplier and divider specifications and obtaining insight into device performance.

In practice (see the figure), the multiplier may be considered as having two parts, one ( $M$ ) contains the input circuitry and the multiplying cell; the other is the gain-conditioning op amp, A.


## Functional Block Diagram of Typical Multiplier/Divider

Also summed at the op-amp input is the feedback variable, $\mathbf{Z}$. In multiplication, Z is connected to the output circuit. In division, Z and X are the inputs, and Y is connected to the output. The figure shows a model used for considering errors. $X_{o}$ and $\mathrm{Y}_{\mathrm{O}}$ are input offset voltages, $\mathrm{Z}_{\mathrm{o}}$ is the offset-referred-to-the-input of the output amplifier, and $\mathrm{F}\left(\mathrm{X}^{\prime}, \mathrm{Y}^{\prime}\right)$ is the nonlinearity, viewed as the departure from the ideal multiplication, $\frac{\mathrm{X}^{\prime} \mathrm{Y}^{\prime}}{10 \mathrm{R}}$. The output equation, including the errors is of the form


$$
\mathrm{E}_{\mathrm{O}}=\frac{\mathrm{XY}}{10 \mathrm{~B}} \pm \begin{array}{l}
\text { Product }
\end{array} \underbrace{\left[\begin{array}{lll}
\frac{\mathrm{X}_{0} \mathrm{Y}}{10 \mathrm{~B}} & \mathrm{X}_{\text {offset }} & \frac{X Y_{\mathrm{O}}}{10 \mathrm{~B}} \\
\mathrm{Y}_{\text {offset }}
\end{array}\right.}_{\text {Linear Feedthrongh }} \pm \begin{array}{l}
\mathrm{Z}_{\mathrm{O}}+\mathrm{f}(\mathrm{X}, \mathrm{Y})
\end{array}]
$$

The errors are included in the bracketed term, except for gain error, which is the departure of " $B$ ", the gain-error term, from its nominal value of unity. The effects of input offsets (called "linear feedthrough") can be set to zero by applying external input biases, the output offset can be set to zero by biasing the output amplifier, and the gain can be externally calibrated by adjusting the reference or the feedback resistance. The remaining departure from the ideal output for any combination of input values is the irreducible linearity error, or nonlinearity, a function of $X$ and $Y$ that differs from device to device and, with temperature, within a given device. The component of nonlinearity for $\mathrm{X}=0$ is called " Y feedthrough" and for $Y=0$, it is called " $X$ feedthrough".

The "total error" specification includes the effects of all these errors. Although a guide to performance, it may produce an excessively conservative design in some applications. For example, output offset is not important if the output is to be capacitively coupled or the initial offset is nulled. Gain error is not important if system gain is to be adjusted elsewhere in the system or if gain is not a critical factor in system performance. If frequent calibration of offset and scale-factor errors is available (e.g., in a "smart" instrument, via software) nonlinearity becomes the limiting parameter. In such cases, improvements in predicted error can be achieved by using the approximate linearity equation:

$$
\mathrm{f}(\mathrm{X}, \mathrm{Y}) \cong\left|\mathrm{V}_{\mathrm{x}}\right| \epsilon_{\mathrm{x}}+\left|\mathrm{V}_{\mathrm{y}}\right| \epsilon_{\mathrm{y}}
$$

were $\epsilon_{\mathrm{X}}$ and $\epsilon_{\mathrm{y}}$ are the specified fractional linearity errors (\%/100) and $V_{x}$ and $V_{y}$ are the input signals.
When multipliers are fed back for use in division applications, it is important to recognize that maximum multiplication errors are increased approximately in proportion to the inverse of the denominator voltage $\left(10 \mathrm{~V} / \mathrm{V}_{\mathbf{x}}\right)$, and bandwidth is decreased in proportion to denominator voltage. Pretrimmed multipliers used in such applications, with wide dynamic range of $X$ (e.g., $10: 1$ ), will always benefit greatly by the trimming of offsets, especially $Z_{0}$ (affects offsets) and $X_{o}$ (affects gain), for small values of $\mathbf{X}$.

## DEFINITIONS OF SPECIFICATIONS*

Accuracy is defined in terms of total error of the multiplier at room temperature and constant nominal supply voltage. Total error includes the sum of the effects of input and output dc offsets, nonlinearity, and feedthrough. Temperature dependence and supply-voltage effects are specified separately.
Scale Factor. The scale-factor error (or gain error) is the difference between the average scale factor and the ideal scale

[^15]factor (e.g.; $\left.(10 \mathrm{~V})^{-1}\right)$. It is expressed in percent of the output signal. Temperature dependence is specified.

Output Offset refers to the offset voltage at the output-amplifier stage. This offset is usually minimized at manufacture and can be trimmed where high accuracy is desired. Output offset vs. temperature is also specified.

Linearity Error or Nonlinearity is the maximum difference between actual and "best-straight-line" theoretical output, for all pairs of input values, expressed as a percentage of full scale, with all other dc errors nulled. It is the irreducible minimum error. It is usually expressed in terms of X and Y nonlinearity, with the named input swinging over its full-scale range and the other input at ( $\pm$ ) 10 V . Y nonlinearity is considerably less than $\mathbf{X}$ nonlinearity in "Gilbert-cell" multipliers. This specification includes nonlinear feedthrough.
$X$ or $Y$ Feedtbrough is the signal at the output for any value of X or Y input in the rated range, when the other input is zero. It has two components, a linear one, corresponding to an input offset at the zero input, which can be trimmed out (but can drift and has a temperature specification), and a nonlinear one, which is irreducible. Feedthrough is usually specified at one frequency ( 50 Hz ) for a 20 V p-p sine wave input. It increases with frequency, and plots of typical feedthrough vs. frequency are provided on multiplier data sheets.

Noise is specified and measured with both inputs at zero signal and zero impedance (i.e., shorted). For low-frequency applications, filtering the output of the multiplier may improve smallsignal resolution significantly.

Dynamic Parameters include: small-signal bandwidth, fullpower response, slew(ing) rate, small-signal amplitude error, and settling time.

Small-signal bandwidth is the frequency at which the output is down 3 dB from its low-frequency value (i.e., by about 30\%) for a nominal output amplitude of $10 \%$ of full scale.

Full-power response is the maximum frequency at which the multiplier can produce full-scale voltage into its rated load without noticeable distortion.

Slew(ing) rate is the maximum rate of change of output voltage for the product of a full-scale dc voltage and a fullscale step input.

Small-signal amplitude error is defined in relation to the frequency at which the amplitude response, or scale factor, is in error by $1 \%$, measured with a small ( $10 \%$ of full-scale) signal.

Settling time, for the product of a $\pm 10 \mathrm{~V}$ step and 10 Vdc , is the total length of time the output takes to respond to an input change and stay within some specified error band of its final value. Settling time cannot be accurately predicted from any other dynamic specifications; it is specified in terms of a prescribed measurement.

Vector error is the most-sensitive measure of dynamic error. It is usually specified in terms of the frequency at which a phase error of 0.01 radians ( $0.57^{\circ}$ ) occurs.

# Internally Trimmed Integrated Circuit Multiplier 



## FEATURES

Pretrimmed To $\pm 1.0 \%$ (AD532K)<br>No External Components Required<br>Guaranteed $\pm 1.0 \%$ max 4-Quadrant Error (AD532K)<br>Diff Inputs For $\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right) / 10$ Transfer Function Monolithic Construction, Low Cost<br>APPLICATIONS<br>Multiplication, Division, Squaring, Square Rooting<br>Algebraic Computation<br>Power Measurements<br>Instrumentation Applications

## PRODUCT DESCRIPTION

The AD5 32 is the first pretrimmed single chip monolithic multiplier/divider. It guarantees a maximum multiplying error of $\pm 1.0 \%$ and a $\pm 10 \mathrm{~V}$ output voltage without the need for any external trimming resistors or output op amp. Because the AD532 is internally trimmed, its simplicity of use provides design engineers with an attractive alternative to modular multipliers, and its monolithic construction provides significant advantages in size, reliability and economy. Further, the AD5 32 can be used as a direct replacement for other IC multipliers that require external trim networks (such as the AD530).

## FLEXIBILITY OF OPERATION

The AD5 32 multiplies in four quadrants with a transfer function of $\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right) / 10$, divides in two quadrants with a $10 Z /\left(X_{1}-X_{2}\right)$ transfer function, and square roots in one quadrant with a transfer function of $\pm \sqrt{10 \mathrm{Z}}$. In addition to these basic functions, the differential $X$ and $Y$ inputs provide significant operating flexibility both for algebraic computation and transducer instrumentation applications. Transfer functions, such as $\mathrm{XY} / 10,\left(\mathrm{X}^{2}-\mathrm{Y}^{2}\right) / 10, \pm \mathrm{X}^{2} / 10$, and $10 \mathrm{Z} /\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)$ are easily attained, and are extremely useful in many modulation and function generation applications, as well as in trigonometric calculations for airborne navigation and guidance applications, where the monolithic construction and small size of the AD5 32 offer considerable system advantages. In addition, the high CMRR ( 75 dB ) of the differential inputs makes the AD5 32 especially well qualified for instrumentation applications, as it can provide an output signal that is the product of two transducergenerated input signals.


GUARANTEED PERFORMANCE OVER TEMPERATURE The AD5 32 J and AD5 32 K are specified for maximum multiplying errors of $\pm 2 \%$ and $\pm 1 \%$ of full scale, respectively at $+25^{\circ} \mathrm{C}$, and are rated for operation from 0 to $+70^{\circ} \mathrm{C}$. The AD532S has a maximum multiplying error of $\pm 1 \%$ of full scale at $+25^{\circ} \mathrm{C}$; it is also $100 \%$ tested to guarantee a maximum error of $\pm 4 \%$ at the extended operating temperature limits of $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$. All devices are available in either the hermetically-sealed TO-100 metal can or TO-116 ceramic DIP packages.

## ADVANTAGES OF ON-THE-CHIP TRIMMING OF THE MONOLITHIC AD532

1. True ratiometric trim for improved power supply rejection.
2. Reduced power requirements since no networks across supplies are required.
3. More reliable since standard monolithic assembly techniques can be used rather than more complex hybrid approaches.
4. High impedance $X$ and $Y$ inputs with negligible circuit loading.
5. Differential $X$ and $Y$ inputs for noise rejection and additional computational flexibility.

| PARAMETER | CON | AD532J | AD532K | AD532S |
| :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAX RATINGS |  |  |  |  |
| Supply Voltage |  | $\pm 18 \mathrm{~V}$ | * | $\pm 22 \mathrm{~V}$ |
| Internal Power Dissipation |  | $500 \mathrm{~mW}$ | * | * |
| Input Voitage (Note 1) |  |  |  |  |
| - $\mathrm{X}, \mathrm{Y}, \mathrm{V}_{\text {OS }}, \mathrm{Z}$ |  | $\pm \mathrm{V}_{\mathrm{S}}$ | * | ${ }^{*}$ |
| Rated Operating Temp Range |  | 0 to $+70^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temp Range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * |  |
| Lead Temperature |  | $+300^{\circ} \mathrm{C}$ | * | * |
| Output Short Circuit |  | Indefinite | * | * |
| MULTIPLIER SPECIFICATIONS |  |  |  |  |
| Transfer Function |  | $\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right) / 10$ | * ${ }^{\text {\% }}$, ${ }^{\text {a }}$ | * ${ }^{*}$ |
| Total Error (\% F.S.) |  | $\pm 2.0 \%$ max $[ \pm 1.5 \%$ typ] | $\pm 1.0 \%$ max $[ \pm 0.7 \%$ typ] | $\pm 1.0 \%$ max $[ \pm 0.5 \%$ typ] |
|  |  | $\pm 2.5 \%$ | $\pm 1.5 \%$ | $\pm 4.0 \%$ max |
| vs. Temperature |  | $\pm 0.04 \% /{ }^{\circ} \mathrm{C}$ | $\pm 0.03 \% /{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \pm 0.04 \% /{ }^{\circ} \mathrm{C} \text { max } \\ & {\left[ \pm 0.01 \% /{ }^{\circ} \mathrm{C} \text { typ }\right]} \end{aligned}$ |
| Nonlinearity |  |  |  |  |
| X lnput |  | $\pm 0.8 \%$ | $\pm 0.5 \%$ | ** |
| Y Input |  | $\pm 0.3 \%$ | $\pm 0.2 \%$ | ** |
| Feedthrough |  |  |  |  |
| X Input |  | $\begin{aligned} & 200 \mathrm{mV}(\mathrm{p}-\mathrm{p}) \max \\ & {[50 \mathrm{mV}(\mathrm{p}-\mathrm{p}) \operatorname{typ}]} \end{aligned}$ | $\begin{aligned} & 100 \mathrm{mV}(\mathrm{p}-\mathrm{p}) \max \\ & {[30 \mathrm{mV}(\mathrm{p}-\mathrm{p}) \text { typ] }} \end{aligned}$ | ** |
| Y Input |  | $150 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ max | $80 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ max |  |
|  |  | [ 30 mV (p-p) typ] | [ 25 mV (p-p) typ] | ** |
| vs. Temperature |  | $2.0 \mathrm{mV}(\mathrm{p}-\mathrm{p}) /^{\circ} \mathrm{C}$ | $1.0 \mathrm{mV}(\mathrm{p}-\mathrm{p}) /^{\circ} \mathrm{C}$ | ** |
| DIVIDER SPECIFICATIONS |  |  |  |  |
| Transfer Function <br> Total Error (Note 2) |  | $10 Z /\left(X_{1}-X_{2}\right)$ | , |  |
|  |  | $\pm 2 \%$ | $\pm 1 \%$ | ** |
|  |  | $\pm 4 \%$ | $\pm 3 \%$ | ** |
| SQUARER SPECIFICATIONS |  |  |  |  |
| Transfer Function |  | $\left(X_{1}-X_{2}\right)^{2} / 10$ | * | ** |
| Total Error |  | $\pm 0.8 \%$ | $\pm 0.4 \%$ | ** |
| SQUARE ROOTER SPECIFICATIONS |  |  |  |  |
| Transfer Function |  | $-\sqrt{10 \mathrm{Z}}$ | * | * |
| Total Error (Note 2) |  | $\pm 1.5 \%$ | $\pm 1.0 \%$ | ** |
| INPUT SPECIFICATIONS |  |  |  |  |
| Input Resistance |  | , |  |  |
| $X$, Y Inputs |  | $10 \mathrm{M} \Omega$ | * | * |
| Z Input |  | $36 \mathrm{k} \Omega$ | * | * |
| Input Bias Current |  |  |  |  |
| $X, Y$ Inputs |  | $3 \mu \mathrm{~A}$ | $4 \mu \mathrm{~A} \max [1.5 \mu \mathrm{~A}$ typ] | ** |
| Z Input |  | $\pm 10 \mu \mathrm{~A}$ | $\pm 15 \mu \mathrm{~A} \max [ \pm 5 \mu \mathrm{~A}$ typ] | ** |
| $\mathrm{X}, \mathrm{Y}$ Inputs | $\mathrm{T}_{\mathrm{A}}$ | $10 \mu \mathrm{~A}$ | $8 \mu \mathrm{~A}$ | ** |
| Z Input | $\mathrm{T}_{\mathrm{A}}$ | $\pm 30 \mu \mathrm{~A}$ | $\pm 25 \mu \mathrm{~A}$ | ** |
| Input Offset Current |  |  |  |  |
| $\mathrm{X}, \mathrm{Y}$ InputsInput Voltage Diff/CM |  | $\pm 0.3 \mu \mathrm{~A}$ | $\pm 0.1 \mu \mathrm{~A}$ | ** |
|  |  |  |  |  |
| X, Y, Z Inputs | For | $\pm 10 \mathrm{~V}$ | * | * |
| CMRR ( X or Y Inputs) | X or | 40 dB min | 50 dB min | ** |
| DYNAMIC SPECIFICATIONS |  |  |  |  |
| Small Signal, Unity Gain |  | 1.0 MHz | * | * |
| Full Power Bandwidth |  | 750 kHz | * | * |
| Slew Rate |  | $45 \mathrm{~V} / \mu \mathrm{s}$ | * | * |
| Small Signal Amplitude Error |  | $1 \%$ at 75 kHz | * | * |
| Small Signal 1\% Vector Error |  | 5 kHz | * | * |
| Settling Time |  | $1 \mu \mathrm{~s}$ to $2 \%$ | * | * |
| Overload Recovery |  | $2 \mu \mathrm{~s}$ to $2 \%$ | * | * |
| OUTPUT AMPLIFIER SPECIFICATIONS |  |  |  |  |
| Output Impedance | Clos | $1 \Omega$ | * | * |
| Output Voltage Swing |  |  |  |  |
|  |  | $\pm 10 \mathrm{~V}$ min $[ \pm 13 \mathrm{~V}$ typ] | * | * |
| Output Noise |  | 0.6 mV (rms) | * | * |
|  | $\mathrm{f}=5$ | 3.0 mV (rms) | * | * |
| Output Offser Voltage |  |  |  |  |
| Initial Offset vs. Temperature |  |  |  |  |
|  | $\mathrm{T}_{\mathrm{A}}$ | $0.7 \mathrm{mV} /^{\circ} \mathrm{C}$ | * | $2.0 \mathrm{mV} /{ }^{\circ} \mathrm{C} \max$ |
| POWER SUPPLY SPECIFICATIONS |  |  |  |  |
| Supply Voltage | Rate | $\pm 15 \mathrm{~V}$ | * | * |
|  | Ope | $\pm 10 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | * | $\pm 10 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ |
|  | Quie | $\pm 6 \mathrm{~mA} \max [ \pm 4 \mathrm{~mA}$ typ] | * | * |
| Power Supply Variation |  |  | * |  |
| Multiplier Accuracy |  | $\pm 0.05 \% / \%$ | * | * |
| Output Offset |  | $\pm 2.5 \mathrm{mV} / \%$ | * | * |
| Scale Factor |  | -0.03\%/\% | * | * ' |
| Feedthrough |  | $\pm 0.25 \mathrm{mV} / \%$ | * | * |

NOTE: 1. Max input voltage is zero when supplies are turned off. 2. With recommended external trim (see Applications).
${ }^{*}$ Specifications same as AD532J.
Specifications subject to change without notice.
**Specifications same as AD532K.

## 4-8 MULTIPLIERS \& DIVIDERS

## PIN CONFIGURATION \& DIMENSIONS

Dimensions shown in inches and ( mm ).


TO-100


AD5 32D


TO-116



Figure 1. Functional Block Diagram

## FUNCTIONAL DESCRIPTION

The functional block diagram for the AD5 32 is shown in Figure 1, and the complete schematic in Figure 2. In the multiplying and squaring modes, Z is connected to the output to close the feedback around the output op amp. (In the divide mode, it is used as an input terminal.)
The X and Y inputs are fed to high impedance differential amplifiers featuring low distortion and good common mode rejection. The amplifier voltage offsets are actively laser trimmed to zero during production. The product of the two inputs is resolved in the multiplier cell using Gilbert's linearized transconductance technique. The cell is laser trimmed to obtain $\mathrm{V}_{\text {out }}=\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right) / 10$ volts. The built-in op amp is used to obtain low output impedance and make possible self-contained operation. The residual output voltage offset can be zeroed at $\mathrm{V}_{\mathrm{os}}$ in critical applications . . . . otherwise the $\mathrm{V}_{\text {os }}$ pin should be grounded.


Figure 2. AD532 Schematic Diagram

## ORDERING GUIDE

## MODEL* MAX MULT ERROR TEMPERATURE RANGE

| $\mathrm{AD} 532 \mathrm{JH} / \mathrm{D}$ | $\pm 2.0 \%$ | 0 to $+70^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- |
| $\mathrm{AD} 532 \mathrm{KH} / \mathrm{D}$ | $\pm 1.0 \%$ | 0 to $+70^{\circ} \mathrm{C}$ |
| $\mathrm{AD} 532 \mathrm{SH} / \mathrm{D}$ | $\pm 1.0 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{AD} 532 \mathrm{SH} / 883$ | $\pm 1.0 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{AD} 532 \mathrm{SD} / 883$ | $\pm 1.0 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

- *Add suffix.....H for TO-100 package; D for TO-116 package.


## AD5 32 PERFORMANCE CHARACTERISTICS

Multiplication accuracy is defined in terms of total error at $+25^{\circ} \mathrm{C}$ with the rated power supply. The value specified is in percent of full scale and includes $X_{\text {in }}$ and $Y_{\text {in }}$ nonlinearities, feedback and scale factor error. To this must be added such application-dependent error terms as power supply rejection, common mode rejection and temperature coefficients (although worst case error over temperature is specified for the AD532S). Total expected error is the rms sum of the individual components, since they are uncorrelated.

Accuracy in the divide mode is only a little more complex. To achieve division, the multiplier cell must be connected in the feedback of the output op amp as shown in Figure 13. In this configuration, the multiplier cell varies the closed loop gain of the op amp in an inverse relationship to the denominator voltage. Thus, as the denominator is reduced, output offset, bandwidth and other multiplier cell errors are adversely affected. The divide error and drift are then $\epsilon_{\mathrm{m}} \cdot 10 / \mathrm{X}_{1}-\mathrm{X}_{2}$ ) where $\epsilon_{\mathrm{m}}$ represents multiplier full scale error and drift, and ( $\mathrm{X}_{1}-\mathrm{X}_{2}$ ) is the absolute value of the denominator.

## NONLINEARITY

Nonlinearity is easily measured in percent harmonic distortion. The curves of Figures 3 and 4 characterize output distortion as a function of input signal level and frequency respectively, with one input held at plus or minus 10 V dc. In Figure 4 the sine wave amplitude is 20 V (p-p).


Figure 3. Percent Distortion vs. Input Signal


Figure 4. Percent Distortion vs. Frequency

## AC FEEDTHROUGH

AC Feedthrough is a measure of the multiplier's zero suppression. With one input at zero, the multiplier output should be zero regardless of the signal applied to the other input. Feedthrough as a function of frequency for the AD5 32 is shown in Figure 5. It is measured for the condition $V_{x}=0, V_{y}=20 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ and $\mathrm{V}_{\mathrm{y}}=0, \mathrm{~V}_{\mathrm{x}}=20 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ over the given frequency range. It consists primarily of the second harmonic and is measured in millivolts peak-to-peak.


Figure 5. Feedthrough vs. Frequency

## COMMON MODE REJECTION

The AD5 32 features differential X and Y inputs to enhance its flexibility as a computational multiplier/divider. Common mode rejection for both inputs as a function of frequency is shown in Figure 6. It is measured with $X_{1}=X_{2}=20 V(p-p)$, $\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)= \pm 10 \mathrm{~V}$ dc and $\mathrm{Y}_{1}=\mathrm{Y}_{2}=20 \mathrm{~V}(\mathrm{p}-\mathrm{p}),\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)=$ $\pm 10 \mathrm{~V} \mathrm{dc}$.


Figure 6. CMRR vs. Frequency


Figure 7. Frequency Response, Multiplying

## DYNAMIC CHARACTERISTICS

The closed loop frequency response of the AD5 32 in the multiplier mode typically exhibits a 3 dB bandwidth of 1 MHz and rolls off at $6 \mathrm{~dB} /$ octave thereafter. Response through all inputs is essentially the same as shown in Figure 7. In the divide mode, the closed loop frequency response is a function of the absolute value of the denominator voltage as shown in Figure 8.

Stable operation is maintained with capacitive loads to 1000 pF in all modes, except the square root for which 50 pF is a safe upper limit. Higher capacitive loads can be driven if a $100 \Omega$ resistor is connected in series with the output for isolation.


Figure 8. Frequency Response, Dividing

## POWER SUPPLY CONSIDERATIONS

Although the AD532 is tested and specified with $\pm 15 \mathrm{~V}$ dc supplies, it may be operated at any supply voltage from $\pm 10 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ for the J and K versions and $\pm 10 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ for the $S$ version. The input and output signals must be reduced proportionately to prevent saturation, however, with supply voltages below $\pm 15 \mathrm{~V}$, as shown in Figure 9. Since power supply sensitivity is not dependent on external null networks as in the AD530 and other conventionally nulled multipliers, the power supply rejection ratios are improved from 3 to 40 times in the AD532.


Figure 9. Signal Swing vs. Supply

## NOISE CHARACTERISTICS

All AD532's are screened on a sampling basis to assure that output noise will have no appreciable effect on accuracy. Typical spot noise vs. frequency is shown in Figure 10.


Figure 10. Spot Noise vs. Frequency

## APPLICATIONS CONSIDERATIONS

The performance and ease of use of the AD5 32 is achieved through the laser trimming of thin film resistors deposited directly on the monolithic chip. This trimming-on-the-chip technique provides a number of significant advantages in terms of cost, reliability and flexibility over conventional in-package trimming of off-the-chip resistors mounted or deposited on a hybrid substrate.
First and foremost, trimming on the chip eliminates the need for a hybrid substrate and the additional bonding wires that are required between the resistors and the multiplier chip. By trimming more appropriate resistors on the AD532 chip itself, the second input terminals that were once committed to external trimming networks (e.g., AD530) have been freed to allow fully differential operation at both the $X$ and Y inputs. Further, the requirement for an input attenuator to adjust the gain at the Y input has been eliminated, letting the user take full advantage of the high input impedance properties of the input differential amplifiers. Thus, the AD532 offers greater flexibility for both algebraic computation and transducer instrumentation applications.
Finally, provision for fine trimming the output voltage offset has been included. This connection is optional, however, as the AD5 32 has been factory-trimmed for total performance as described in the listed specifications.

## REPLACING OTHER IC MULTIPLIERS

Existing designs using IC multipliers that require external trimming networks (such as the AD530) can be simplified using the pin-for-pin replaceability of the AD532 by merely grounding the $\mathrm{X}_{2}, \mathrm{Y}_{2}$ and $\mathrm{V}_{\mathrm{Os}}$ terminals. (The $\mathrm{V}_{\mathrm{os}}$ terminal should always be grounded when unused.)

## APPLICATIONS

## MULTIPLICATION



Figure 11. Multiplier Connection

For operation as a multiplier, the AD5 32 should be connected as shown in Figure 11. The inputs can be fed differentially to the X and Y inputs, or single-ended by simply grounding the unused input. Connect the inputs according to the desired polarity in the output. The Z terminal is tied to the output to close the feedback loop around the op amp (see Figure 1). The offset adjust $V_{\text {os }}$ is optional and is adjusted when both inputs are zero volts to obtain zero out, or to buck out other system offsets.

## SQUARE



Figure 12. Squarer Connection
The squaring circuit in Figure 12 is a simple variation of the multiplier. The differential input capability of the AD532 can be used, however, to obtain a positive or negative output response to the input,...a useful feature for control applications, as it might eliminate the need for an additional inverter somewhere else.

## DIVISION



Figure 13. Divider Connection
The AD5 32 can be configured as a two-quadrant divider by connecting the multiplier cell in the feedback loop of the op amp and using the Z terminal as a signal input, as shown in Figure 13. It should be noted, however, that the output error is given approximately by $10 \epsilon_{\mathrm{m}} /\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)$, where $\epsilon_{\mathrm{m}}$ is the total error specification for the multiply mode; and bandwidth by $f_{m} \cdot\left(X_{1}-X_{2}\right) / 10$, where $f_{m}$ is the bandwidth of the multiplier. Further, to avoid positive feedback, the $X$ input is restricted to negative values. Thus for single-ended negative inputs ( 0 V to -10 V ), connect the input to $\mathrm{X}_{1}$ and the offset null to $X_{2}$; for single-ended positive inputs ( $0 V{ }^{1}$ to +10 V ), connect the input to $X_{2}$ and the offset null to $X_{1}$. For optimum performance, gain (S.F.) and offset ( $\mathrm{X}_{\mathrm{O}}$ ) adjustments are recommended as shown and explained in Table I.
For practical reasons, the useful range in denominator input is approximately $500 \mathrm{mV} \leqslant\left|\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\right| \leqslant 10 \mathrm{~V}$. The voltage offset adjust ( $\mathrm{V}_{\mathrm{os}}$ ), if used, is trimmed with Z at zero and ( $\mathrm{X}_{1}-\mathrm{X}_{2}$ ) at full scale.

SQUARE ROOT


Figure 14. Square Rooter Connection

The connections for square root mode are shown in Figure 14. Similar to the divide mode, the multiplier cell is connected in the feedback of the op amp by connecting the output back to both the X and Y inputs. The diode $\mathrm{D}_{1}$ is connected as shown to prevent latch-up as $\mathrm{Z}_{\text {in }}$ approaches 0 volts. In this case, the $\mathrm{V}_{\mathrm{OS}}$ adjustment is made with $\mathrm{Z}_{\text {in }}=+0.1 \mathrm{~V} \mathrm{dc}$, adjusting $\mathrm{V}_{\text {os }}$ to obtain -1.0 V dc in the output, $\mathrm{V}_{\text {out }}=-\sqrt{10 \mathrm{Z}}$. For optimum performance, gain (S.F.) and offset ( $\mathrm{X}_{\mathrm{O}}$ ) adjustments are recommended as shown and explained in Table I.

## DIFFERENCE OF SQUARES



Figure 15. Difference of Squares Connection
The differential input capability of the AD532 allows for the algebraic solution of several interesting functions, such as the difference of squares, $\mathrm{X}^{2}-\mathrm{Y}^{2} / 10$. As shown in Figure 15, the AD532 is configured in the square mode, with a simple unity gain inverter connected between one of the signal inputs $(\mathrm{Y})$ and one of the inverting input terminals ( $-\mathrm{Y}_{\text {in }}$ ) of the multiplier. The inverter should use precision ( $0.1 \%$ ) resistors or be otherwise trimmed for unity gain for best accuracy.

TABLE I
ADJUST PROCEDURE (Divider or Square Rooter)

|  | DIVIDER |  | SQUARE ROOTER |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | With: |  | Adjust for: | With : Adjust for: |  |
| Adjust | X | Z | $\mathrm{V}_{\text {out }}$ | Z | $\mathrm{V}_{\text {out }}$ |
| Scale Factor | -10 V | $\pm 10 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | -10 V |
| $\mathrm{X}_{\mathrm{o}}$ (Offset) | -1 V | $\pm 1 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | $\pm 0.1 \mathrm{~V}$ | -1 V |

Repeat if required.

FEATURES
Low Cost
Simplicity of Operation: Only
Four External Adjustments
Max 4-Quadrant Error Below 0.5\% (AD533L)
Low Temperature Drift: $0.01 \% /{ }^{\circ} \mathrm{C}$ (AD533L)
Multiplies, Divides, Squares, Square Roots

## PRODUCT DESCRIPTION

The Analog Devices AD5 33 is a low cost integrated circuit multiplier comprised of a transconductance multiplying element, stable reference, and output amplifier on a monolithic silicon chip. Specified accuracy is easily achieved by the straight-forward adjustment of feedthrough, output zero, and gain trim pots. The AD533 multiplies in four quadrants with a transfer function of $X Y / 10$, divides in two quadrants with a 10Z/X transfer function, and square roces in one quadrant with a transfer function of -- $\sqrt{10 \mathrm{Z}}$. Several levels of accuracy are provided: the AD533J, AD533K, and AD533L, for 0 to $+70^{\circ} \mathrm{C}$ operation, are specified for maximum multiplying errors of $2 \%, 1 \%$, and $0.5 \%$ respectively at $+25^{\circ} \mathrm{C}$. The AD533S, for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, is guaranteed for a maximum $1 \%$ multiplying error at $+25^{\circ} \mathrm{C}$. The maximum error specification is a true measure of overall accuracy since it includes the effects of offset voltage, feedthrough, scale factor, and nonlinearity in all four quadrants.
The low drift design of the AD533 insures that high accuracy is maintained with variations in temperature. The op amp output provides $\pm 10$ volts at 5 mA , and is fully protected against short circuits to ground or either supply voltage: all inputs are fully protected against over-voltage transients with internal series resistors. The devices provide excellent ac performance, with typical small signal bandwidth of 1.0 MHz , full power bandwidth of 750 kHz , and slew rate of $45 \mathrm{~V} / \mu \mathrm{s}$.


The low cost and simplicity of operation of the AD5 33 make it especially well suited for use in such widespread applications as modulation and demodulation, autornatic gain control and phase detection. Other applications include frequency discrimination, rms computation, peak detection, voltage controlled oscillators and filters, function generation, and power measurements.
All models are available in the hermetically-sealed TO-100 metal can and TO-116 ceramic DIP packages.

| PARAMETER | CONDITIONS | AD533J | AD533K | AD533L | AD533S |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAX RATINGS |  |  |  |  |  |
| Internal Power Dissipation |  | 500 mW | * | * | * |
|  |  |  |  |  |  |
| $\mathrm{X}_{\text {in }}, \mathrm{Y}_{\text {in }}, \mathrm{Z}_{\text {in }}, X_{\mathrm{o}}, \mathrm{Y}_{\mathrm{o}}, \mathrm{Z}^{\text {}}$ |  | $\pm \mathrm{V}_{\text {S }}$ | * | * | * |
| Rated Operating Temp Range |  | 0 to $+70^{\circ} \mathrm{C}$ | * | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| * Storage Temp Range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * | * |
| Output Short Circuit | To Ground | Indefinite | * | * | * |
| MULTIPLIER SPECIFICATIONS |  |  |  |  |  |
| Transfer Function |  | XY/10 | * | * | * |
|  | Untrimmed | $\mathrm{XY} / 6 \mathrm{max}[\mathrm{XY} / 10 \mathrm{~min}]$ | * | * | * |
| Total Error (of full scale) |  | $\pm 2.0 \%$ max | $\pm 1.0 \%$ max | $\pm 0.5 \%$ max | $\pm 1.0 \%$ max |
|  | $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $\pm 3.0 \%$ | $\pm 2.0 \%$ | $\pm 1.0 \%$ | $\pm 1.5 \%$ |
| vs. Temperature | $\mathrm{T}_{\mathrm{A}}=$ min to $\max$ | $\pm 0.04 \% /{ }^{\circ} \mathrm{C}$ | $\pm 0.03 \% /{ }^{\circ} \mathrm{C}$ | $\pm 0.01 \% /{ }^{\circ} \mathrm{C}$ | $\pm 0.01 \% /{ }^{\circ} \mathrm{C}$ |
| Nonlinearity |  |  |  |  |  |
| X Input | $\mathrm{V}_{\mathrm{X}}=\mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ | $\pm 0.8 \%$ | $\pm 0.5 \%$ | ** | ** |
| Y Input | $V_{y}=V_{o}=20 V(p-p)$ | $\pm 0.3 \%$ | $\pm 0.2 \%$ | ** | ** |
| Feedthrough |  |  |  |  |  |
| X Input | $\begin{aligned} & V_{\mathrm{x}}=20 \mathrm{~V}(\mathrm{p}-\mathrm{p}), \mathrm{V}_{\mathrm{y}}=0, \\ & \mathrm{f}=50 \mathrm{~Hz} \end{aligned}$ | $150 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ max | $200 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ max | $50 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ max | 100 mV (p-p) max |
| Y Input | $\mathrm{V}_{\mathrm{y}}=20 \mathrm{~V}(\mathrm{p}-\mathrm{p}), \mathrm{V}_{\mathrm{x}}=0$, |  |  |  |  |
|  | $\mathrm{f}=50 \mathrm{~Hz}$ | $200 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ max | $150 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ max | $50 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ max | 100 mV (p-p) max |
| DIVIDER SPECIFICATIONS |  |  |  |  |  |
| Transfer Function |  | 10Z/X | * | * | * |
|  | Untrimmed | 10Z/X max"[6Z/X min] | * | * | * |
| Total Error (of full scale) | $\mathrm{V}_{\mathbf{x}}=-10 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{\mathrm{z}}= \pm 10 \mathrm{Vdc}$ | $\pm 1.0 \%$ | $\pm 0.5 \%$ | $\pm 0.2 \%$ | $\pm 0.5 \%$ |
|  | $\mathrm{V}_{\mathrm{X}}=-1 \mathrm{Vdc}, \mathrm{V}_{\mathrm{z}}= \pm 10 \mathrm{~V} \mathrm{dc}$ | $\pm 3.0 \%$ | $\pm 2.0 \%$ | $\pm 1.5 \%$ | $\pm 2.0 \%$ |
| SQUARER SPECIFICATIONS |  |  |  |  |  |
| Transfer Function |  | $\mathrm{X}^{2} / 10$ | * | * | * |
|  | Untrimmed | $\mathrm{X}^{2} / 6$ max $\left[\mathrm{X}^{2} / 10 \mathrm{~min}\right]$ | * | * | * |
| Total Error (of full scale) |  | $\pm 0.8 \%$ | $\pm 0.4 \%$ | $\pm 0.2 \%$ | $\pm .0 .4 \%$ |
| SQUARE ROOTER SPECIFICATIONS |  |  |  |  |  |
| Transfer Function |  | $-\sqrt{10 \mathrm{Z}}$ | * | * | * |
|  | Untrimmed | $-\sqrt{10 \mathrm{Z}} \max [-\sqrt{6 \mathrm{Z}} \mathrm{mi}$ | ${ }^{*}$ | * | * |
| Total Error (of full scale) |  | $\pm 0.8 \%$ | $\pm 0.4 \%$ | $\pm 0.2 \%$ | $\pm 0.4 \%$ |
| INPUT SPECIFICATIONS |  |  |  |  |  |
| Input Resistance |  |  |  |  |  |
| X Input |  | $10 \mathrm{M} \Omega$ | * | * | * |
| Y Input |  | $6 \mathrm{M} \Omega$ | * | * | * |
| Z Input |  | $36 \mathrm{k} \Omega$ | * | * . | * |
| Input Bias Current |  |  |  |  |  |
| X, Y Inputs |  | $3 \mu \mathrm{~A}$ | $7.5 \mu \mathrm{~A}$ max | $5 \mu \mathrm{~A}$ max | $7.5 \mu \mathrm{~A}$ max |
| Z Input |  | $\pm 25 \mu \mathrm{~A}$ | * | * | ${ }^{*}$ |
| X, Y Inputs | $\mathrm{T}_{\mathrm{A}}=\min$ to max | $12 \mu \mathrm{~A}$ | $10 \mu \mathrm{~A}$ | $7 \mu \mathrm{~A}$ | $7 \mu \mathrm{~A}$ |
| Z Input | $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | $\pm 35 \mu \mathrm{~A}$ | * | * | * |
| Input Voltage | $\mathrm{T}_{\mathrm{A}}=\min$ to max |  |  |  |  |
| $\mathrm{V}_{\mathrm{x}}, \mathrm{V}_{\mathrm{y}}, \mathrm{V}_{\mathrm{z}}$ | For Rated Accuracy | $\pm 10 \mathrm{~V}$ | * | * | * |
| DYNAMIC SPECIFICATIONS |  |  |  |  |  |
| Small Signal, Unity Gain |  | 1.0 MHz | * | * | * |
| Full Power Bandwidth |  | 750 kHz | * | * | * |
| Slew Rate |  | $45 \mathrm{~V} / \mu \mathrm{s}$ | * | * | * |
| Small Signal Amplitude Error |  | $1 \%$ at 75 kHz | * . | * | - * |
| Sm Sig 1\% Vector Error | $0.5{ }^{\circ}$ phase shift | 5 kHz | * | * . | * |
| Settling Time | $\pm 10 \mathrm{~V}$ step | $1 \mu$ s to $2 \%$ | * | * | * |
| Overload Recovery |  | $2 \mu$ s to $2 \%$ | * | * | * . |
| OUTPUT AMPLIFIER SPECIFICATIONS |  |  |  |  |  |
| Output Impedance |  | $100 \Omega$ | * | * | * |
| Output Voltage Swing | $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ |  |  |  |  |
|  | $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}} \leqslant 1000 \mathrm{pF}$ | $\pm 10 \mathrm{~V}$ min | * | * | * . |
| Output Noise | $\mathrm{f}=5 \mathrm{~Hz}$ to 10 kHz | 0.6 mV (rms) | * - | * | * |
|  | $\mathrm{f}=5 \mathrm{~Hz}$ to 5 MHz | 3.0 mV (rms) | * | * | * |
| Output Offset Voltage vs. Temperature | $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ | Trimmable To Zero $0.7 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ | * | * | * |
| POWER SUPPLY SPECIFICATIONS |  |  |  |  |  |
| Supply Voltage | Rated Performance | $\pm 15 \mathrm{~V}$ | * | * | * |
|  | Operating | $\pm 15 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ |
| Supply Current | Quiescent | $\pm 6 \mathrm{~mA}$ max | * * | * | * |
| Power Supply Variation | Includes Effects of <br> Recommended Null Pots |  |  | - |  |
| Multiplier Accuracy |  | $\pm 0.5 \%$ \% | * |  |  |
| Output Offset |  | $\pm 10 \mathrm{mV} / \%$ | * | * | * |
| Scale Factor |  | $\pm 0.1 \% / \%$ | * , | * . | * |
| Feedthrough |  | $\pm 10 \mathrm{mV} / \%$ | * | * | * |

Note 1: Max input voltage is zero when supplies are turned off.
*Specifications same as AD533J
**Specifications same as AD533K
Specifications subject to change without notice.

## MULTIPLIER

Multiplier operation is accomplished by closing the loop around the internal op amp with the Z input connected to the output. The $X_{o}$ null pot balances the X input channel to minimize Y feedthrough and similarly the $\mathrm{Y}_{\mathrm{O}}$ pot minimizes the X feedthrough. The $\mathrm{Z}_{\mathrm{O}}$ pot nulls the output op amp offset voltage and the gain pot sets the full scale output level.


## TRIM PROCEDURES

1. With $X=Y=0$ volts, adjust $Z_{O}$ for $O V$ dc output.
2. With $Y=20$ volts $p-p$ (at $f=50 \mathrm{~Hz}$ ) and $X=0 \mathrm{~V}$, adjust $X_{O}$ for minimum ac output.
3. With $\mathrm{X}=20$ volts $\mathrm{p}-\mathrm{p}$ (at $\mathrm{f}=50 \mathrm{~Hz}$ ) and $\mathrm{Y}=0 \mathrm{~V}$, adjust $\mathrm{Y}_{\mathrm{O}}$ for minimum ac output.
4. Readjust $Z_{O}$ for $0 V$ dc output.
5. With $X=+10 \mathrm{~V}$ dc and $Y=20$ volts p-p (at $f=50 \mathrm{~Hz}$ ), adjust gain for output $=Y_{\text {in }}$.
NOTE: For best accuracy over limited voltage ranges (e.g., $\pm 5 \mathrm{~V}$ ), gain and feedthrough adjustments should be optimized with the inputs in the desired range, as linearity is considerably better over smaller ranges of input.

## SQUARER

Squarer operation is a special case of multiplier operation where the X and Y inputs are connected together and two quadrant operation results since the output is always positive. When the X and Y inputs are connected together, a composite offset results which is the algebraic sum of the individual offsets which can be nulled using the $\mathrm{X}_{\mathrm{O}}$ pot alone.


## TRIM PROCEDURES

1. With $X=0$ volts, adjust $Z_{o}$ for $0 V$ de output.
2. With $X=+10 \mathrm{~V}$ de, adjust gain for +10 V dc output.
3. Reverse polarity of $X$ input and adjust $X_{O}$ to reduce the output error to $1 / 2$ its original value, readjust the gain to take out the remaining error.
4. Check the output offset with input grounded. If nonzero, repeat the above procedure until no errors remain.

## DIVIDER

The divide mode utilizes the multiplier in a fed-back configuration where the $Y$ input now controls the feedback factor. With $X=$ full scale, the gain $\left(V_{0} / Z\right)$ becomes unity after trimming. Reducing the X input reduces the feedback around the op amp by a like amount, thereby increasing the gain. This reciprocal relationship forms the basis of the divide mode. Accuracy and bandwidth decrease as the denominator decreases.


## TRIM PROCEDURES

1. Set all pots at mid-scale.
2. With $\mathrm{Z}=\mathrm{OV}$, trim $\mathrm{Z}_{\mathrm{O}}$ to hold the output constant, as X is varied from -10 V dc through -1 V dc.
3. With $\mathrm{Z}=0 \mathrm{~V}, \mathrm{X}=-10 \mathrm{~V}$ dc, trim $\mathrm{Y}_{\mathrm{O}}$ for 0 V dc .
4. With $\mathrm{Z}=\mathrm{X}$ or -X , $\operatorname{trim} \mathrm{X}_{\mathrm{O}}$ for the minimum worst-case variations as X is varied from -10 V dc to -1 V dc .
5. Repeat steps 2 and 3 if step 4 required a large initial adjustment.
6. With $Z=X$ or $-X$, trim the gain for the closest average approach to $\pm 10 \mathrm{~V}$ dc output as X is varied from -10 V dc to -3 V dc.

## SQUARE ROOTER

This mode is also a fed-back configuration with both the X and Y inputs tied to the op amp output through an external diode to prevent latchup. Accuracy, noise and frequency response are proportional to $\sqrt{Z}$, which implies a wider usable dynamic range than the divide mode.


## TRIM PROCEDURES

1. With $\mathrm{Z}=+0.1 \mathrm{~V} \mathrm{dc}$, adjust $\mathrm{Z}_{\mathrm{O}}$ for Output $=-1.0 \mathrm{~V}$ dc.
2. With $Z=+10.0 \mathrm{~V}$ dc, adjust gain for Output $=-10.0 \mathrm{~V}$ dc.
3. With $\mathrm{Z}=+2.0 \mathrm{~V}$ dc, adjust $\mathrm{X}_{\mathrm{o}}$ for Output $=-4.47 \pm 0.1 \mathrm{~V}$ dc.
4. Repeat steps 2 and 3 , if necessary. Repeat step 1 .

## TYPICAL PERFORMANCE CHARACTERISTICS



Allowable Signal Swing vs. Supply Voltage


Closed Loop Frequency and Phase Response


Feedthrough vs. Frequency


Divide Mode Frequency Response

PIN CONFIGURATION \& DIMENSIONS Dimensions shown in inches and (mm).

AD533H
TO-100



AD533D
TO-116

TOP VIEW


ORDERING GUIDE

| MODEL | MULT. ERROR <br> $\left(\right.$ Max @ $\left.+\mathbf{2 5}{ }^{\circ} \mathrm{C}\right)$ | TEMP. RANGE | ORDER <br> NUMBER |
| :--- | :---: | :--- | :--- |
| AD533J | $\pm 2.0 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | AD533JH* <br> AD533JD $\dagger$ |
| AD533K | $\pm 1.0 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | AD533KH <br> AD533L |
|  | $\pm 0.5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | AD533KD <br> AD533LH |
| AD533S | $\pm 1.0 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AD533LD <br> AD533SH <br> AD533SD |

[^16]+TO-116 ceramic DIP package

# Internally Trimmed Precision IC Multiplier 

24*)

## FEATURES

Pretrimmed to $\pm 0.25 \%$ max 4 -Quadrant Error (AD534L) All Inputs ( $X, Y$ and $Z$ ) Differential, High Impedance for $\left[\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right) / 10\right]+Z_{2}$ Transfer Function
Scale-Factor Adjustable to Provide up to X100 Gain
Low Noise Design: $\mathbf{9 0} \mu \mathrm{V}$ rms, $\mathbf{1 0 H z - 1 0 k H z}$
Low Cost, Monolithic Construction
Excellent Long Term Stability
APPLICATIONS
High Quality Analog Signal Processing
Differential Ratio and Percentage Computations
Algebraic and Trigonometric Function Synthesis
Wideband, High-Crest rms-to-dc Conversion
Accurate Voltage Controlled Oscillators and Filters

## PRODUCT DESCRIPTION

The AD534 is a monolithic laser trimmed four-quadrant multiplier divider having accuracy specifications previously found only in expensive hybrid or modular products. A maximum multiplication error of $\pm 0.25 \%$ is guaranteed for the AD 534 L without any external trimming. Excellent supply rejection, low temperature coefficients and long term stability of the on-chip thin film resistors and buried zener reference preserve accuracy even under adverse conditions of use. It is the first multiplier to offer fully differential, high impedance operation on all inputs, including the Z -input, a feature which greatly increases its flexibility and ease of use. The scaie factor is pretrimmed to the standard value of 10.00 ; by means of an external resistor, this can be reduced to values as low as 3 , with corresponding reductions in bias current and noise level.
The wide spectrum of applications and the availability of several grades commend this multiplier as the first choice for all new designs. The AD5 34 J ( $\pm 1 \%$ max error), AD5 $34 \mathrm{~K}( \pm 0.5 \%$ $\max$ ) and AD5 34L ( $\pm 0.25 \%$ rnax) are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. The AD5 $34 \mathrm{~S}( \pm 1 \%$ max $)$ and AD5 34T ( $\pm 0.5 \%$ max) are specified over the extended temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All grades are available in hermetically sealed TO-100 metal cans and TO-116 ceramic DIP packages.


PROVIDES GAIN WITH LOW NOISE
The AD5.34 is the first general purpose multiplier capable of providing gains up to X100, frequently eliminating the need for separate instrumentation amplifiers to precondition the inputs. The AD534 can be very effectively employed as a variable gain differential input amplifier with high common mode rejection. The gain option is available in all modes, and will be found to simplify the implementation of many functionfitting algorithms such as those used to generate sine and tangent. The utility of this feature is enhanced by the inherent low noise of the AD534: $90 \mu \mathrm{~V}$, rms (depending on the gain), a factor of 10 lower than previous monolithic multipliers. Drift and feedthrough are also substantially reduced over earlier designs.

## UNPRECEDENTED FLEXIBILITY

The precise calibration and differential Z-input provide a degree of flexibility found in no other currently available multiplier. Standard MDSSR functions (multiplication, division, squaring, square-rooting) are easily implemented while the restriction to particular input/output polarities imposed by earlier designs has been eliminated. Signals may be summed into the output, with or without gain and with either a positive or negative sense. Many new modes based on implicit-function synthesis have been made possible, usually requiring only external passive components. The output can be in the form of a current, if desired, facilitating such operations as integration.


## NOTES

*Specifications same as AD534].
**Specifications same as AD5 34 K
${ }_{2}^{1}$ Figures given are percent of full-scale, $\pm 10 \mathrm{~V}$ (i.e., $0.01 \%_{0}=1 \mathrm{mV}$ ).
${ }^{2}$ May be reduced down to 3 V using external resistor between $-\mathrm{V}_{\mathrm{S}}$ and SF
${ }^{3}$ Irreducible component due to nonlinearity: excludes effect of offeets.
${ }^{4}$ Using external resistor adjusted to give $\mathrm{SF}^{*}=3$
${ }^{5}$ See Functiona! Block Diagram, Figure 1, for definition of sections.
${ }^{6}$ The AD5 35 is a functional equivalent to the AD534, has guaranteed performance
in the divider and square rooter modes and is recommended for such applications.
${ }^{7}$ With external $Z$-offset adjustment, $Z \leqslant \pm X$.
Specifications subject to change without notice

PIN CONFIGURATION \& DIMENSIONS
Dimensions shown in inches and (mm).


H-PACKAGE
TO-100 (TOP VIEW)


D-PACKAGE
TO-116 (TOP VIEW)

TO-100


TO-116


CHIP DIMENSIONS \& PAD LAYOUT
Dimensions shown in inches and (mm).


THE AD534 IS AVAILABLE IN LASER-TRIMMED CHIP FORM; CONSULT THE CHIP CATALOG FOR DETAILS

## ABSOLUTE MAXIMUM RATINGS

|  | AD534J, K, L | AD534S, T |
| :--- | :--- | :--- |
| Supply Voltage | $\pm 18 \mathrm{~V}$ | $\pm 22 \mathrm{~V}$ |
| Internal Power Dissipation | 500 mW | $*$ |
| Output Short-Circuit to Ground | Indefinite | $*$ |
| Input Voltages, $\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{Y}_{1} \mathrm{Y}_{2} \mathrm{Z}_{1} \mathrm{Z}_{2}$ | $\pm \mathrm{V}_{\mathrm{S}}$ | $*$ |
| Rated Operating Temperature Range | 0 to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to |
|  |  | $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $*$ |
| Lead Temperature, 60 s soldering | $+300^{\circ} \mathrm{C}$ | $*$ |

*Same as AD5 34J specs.

OPTIONAL TRIMMING CONFIGURATION


## FUNCTIONAL DESCRIPTION

Figure 1 is a functional block diagram of the AD534. Inputs are converted to differential currents by three identical voltage-to-current converters, each trimmed for zero offset. The product of the X and Y currents is generated by a multiplier cell using Gilbert's translinear technique. An on-chip "Buried Zener"' provides a highly stable reference, which is laser trimmed to provide an overall scale factor of 10.000 V . The difference between $\mathrm{XY} / \mathrm{SF}$ and Z is then applied to the high gain output amplifier. This permits various closed loop configurations and dramatically reduces nonlinearities due to the input amplifiers, a dominant source of distortion in earlier designs. The effectiveness of the new scheme can be judged from the fact that under typical conditions as a multiplier the nonlinearity on the $Y$ input, with $X$ at full scale ( $\pm 10 \mathrm{~V}$ ), is $\pm 0.005 \%$ of F.S.; even at its worst point, which occurs when $X= \pm 6.4 \mathrm{~V}$, it is typically only $\pm 0.025 \%$ of F.S. Nonlinearity for signals applied to the X input, on the other hand, is determined almost entirely by the multiplier element and is parabolic in form. This error is a major factor in determining the overall accuracy of the unit and hence is closely related to the device grade.


Figure 1. AD534 Functional Block Diagram

The generalized transfer function for the AD534 is given by:

$$
\mathrm{V}_{\text {OUT }}=\mathrm{A} \frac{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)}{\mathrm{SF}}-\left(\mathrm{Z}_{1}-\mathrm{Z}_{2}\right)
$$

where $\quad \mathrm{A}=$ open loop gain of output amplifier, typically
70 dB at dc

$$
\begin{aligned}
\mathrm{X}, \mathrm{Y}, \mathrm{Z}= & \text { input voltages (full scale }= \pm \mathrm{SF}, \text { peak }= \\
& \pm 1.25 \mathrm{SF} \text { ) }
\end{aligned}
$$

$\mathrm{SF}=$ scale factor, pretrimmed to 10.00 but adjustable by the user down to 3 .
In most cases the open loop gain can be regarded as infinite, and SF will be 10 . The operation performed by the AD534, can then be described in terms of equation:

$$
\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)=10\left(\mathrm{Z}_{1}-\mathrm{Z}_{2}\right)
$$

The user may adjust SF for values between 10.00 and 3 by connecting an external resistor in series with a potentiometer between SF and $-\mathrm{V}_{\mathrm{S}}$. The approximate value of the total resistance for a given value of SF is given by the relationship:

$$
\mathrm{R}_{\mathrm{SF}}=5.4 \mathrm{~K} \frac{\mathrm{SF}}{10-\mathrm{SF}}
$$

Due to device tolerances, allowance should be made to vary $\mathrm{R}_{\mathrm{SF}}$ by $\pm 25 \%$ using the potentiometer. Considerable reduction in bias currents, noise and drift can be achieved by decreasing SF . This has the overall effect of increasing signal gain without the customary increase in noise. Note that the peak input signal is always limited to 1.25 SF (i.e., $\pm 5 \mathrm{~V}$ for $\mathrm{SF}=4$ ) so the overall transfer function will show a maximum gain of 1.25 . The performance with small input signals, however, is improved by using a lower SF since the dynamic range of the inputs is now fully utilized. Bandwidth is unaffected by the use of this option.

Supply voltages of $\pm 15 \mathrm{~V}$ are generally assumed. However, satisfactory operation is possible down to $\pm 8 \mathrm{~V}$ (see curve 1). Since all inputs maintain a constant peak input capability of $\pm 1.25 \mathrm{SF}$ some feedback attenuation will be necessary to achieve output voltage swings in excess of $\pm 12 \mathrm{~V}$ when using higher supply voltages.

## OPERATION AS A MULTIPLIER

Figure 2 shows the basic connection for multiplication. Note that the circuit will meet all specifications without trimming.


Figure 2. Basic Multiplier Connection
In some cases the user may wish to reduce ac feedthrough to a minimum (as in a suppressed carrier modulator) by applying an external trim voltage ( $\pm 30 \mathrm{mV}$ range required) to the X or Y input (see Optional Trimming Configuration, previous page). Curve 4 shows the typical ac feedthrough with this adjustment mode. Note that the $Y$ input is a factor of 10 lower than the X input and should be used in applications where null suppression is critical.

The high impedance $\mathrm{Z}_{2}$ terminal of the AD534 may be used to sum an additional signal into the output. In this mode the output amplifier behaves as a voltage follower with a 1 MHz small signal bandwidth and a $20 \mathrm{~V} / \mu \mathrm{s}$ slew rate. This terminal should always be referenced to the ground point of the driven system, particularly if this is remote. Likewise the differential inputs -should be referenced to their respective ground potentials to realize the full accuracy of the AD5 34.
A much lower scaling voltage can be achieved without any reduction of input signal range using a feedback attenuator as shown in Figure 3. In this example, the scale is such that $\mathrm{V}_{\text {OUT }}=\mathrm{XY}$, so that the circuit can exhibit a maximum gain of 10. This connection results in a reduction of bandwidth to about 80 kHz without the peaking capacitor $\mathrm{C}_{\mathrm{F}}=200 \mathrm{pF}$. In addition, the output offset voltage is increased by a factor of 10 making external adjustments necessary in some applications. Adjustment is made by connecting a $4.7 \mathrm{M} \Omega$ resistor between $\mathrm{Z}_{1}$ and the slider of a pot connected across the supplies to provide $\pm 300 \mathrm{mV}$ of trim range at the output.
Feedback attenuation also retains the capability for adding a signal to the output. Signals may be applied to the high imped-


Figure 3. Connections for Scale-Factor of Unity
ance $Z_{2}$ terminal where they are amplified by +10 or to the common ground connection where they are amplified by +1 . Input signals may also be applied to the lower end of the $10 \mathrm{k} \Omega$ resistor, giving a gain of -9 : Other values of feedback ratio, up to X 100 , can be used to combine multiplication with gain.
Occasionally it may be desirable to convert the output to a current, into a load of unspecified impedance or dc level. For example, the function of multiplication is sometimes followed by integration; if the output is in the form of a current, a simple capacitor will provide the integration function. Figure 4 shows how this can be achieved. This method can also be applied in squaring, dividing and square rooting modes by appropriate choice of terminals. This technique is used in the voltage-controlled low-pass filter and the differential-input voltage-tofrequency converter shown in the Applications Section.


Figure 4. Conversion of Output to Current

## OPERATION AS A SQUARER

Operation as a squarer is achieved in the same fashion as the multiplier except that the X and Y inputs are used in parallel. The differential inputs can be used to determine the output polarity (positive for $\mathrm{X}_{1}=\mathrm{Y}_{1}$ and $\mathrm{X}_{2}=\mathrm{Y}_{2}$, negative if either one of the inputs is reversed). Accuracy in the squaring mode is typically a factor of 2 better than in the multiplying mode, the largest errors occurring with small values of output for input below $1 \mathbf{V}$.
If the application depends on accurate operation for inputs that are always less than $\pm 3 \mathrm{~V}$, the use of a reduced value of SF is recommended as described in the FUNCTIONAL DESCRIPTION section (previous page). Alternatively, a feedback attenuator may be used to raise the output level. This is put to use in the difference-of-squares application to compensate for the factor of 2 loss involved in generating the sum term (see Figure 7).
The difference-of-squares function is also used as the basis for a novel rms-to-dc converter shown in Figure 14. The averaging filter is a true integrator, and the loop seeks to zero its input. For this to occur, $\left(\mathrm{V}_{\mathrm{IN}}\right)^{2}-\left(\mathrm{V}_{\mathrm{OUT}}\right)^{2}=0$ (for signals whose period is well below the averaging time-constant). Hence $V_{\text {OUT }}$ is forced to equal the rms value of $\mathrm{V}_{\mathrm{IN}}$. The absolute accuracy of this technique is very high; at medium frequencies, and for signals near full scale, it is determined almost entirely by the ratio of the resistors in the inverting amplifier. The multiplier scaling voltage affects only open loop gain. The data shown is typical of performance that can be achieved with an AD5 34K, but even usingan AD534J, this technique can readily provide better than $1 \%$ accuracy over a wide frequency range, even for crest-factors in excess of 10 .

## OPERATION AS A DIVIDER

The AD535, a pin for pin functional equivalent to the AD534, has guaranteed performance in the divider and square-rooter configurations and is recommended for such applications.
Figure 5 shows the connection required for division. Unlike earlier products, the AD5 34 provides differential operation on both numerator and denominator, allowing the ratio of two floating variables to be generated. Further flexibility results from access to a high impedance summing input to $\mathrm{Y}_{\mathbf{1}}$. As with all dividers based on the use of a multiplier in a feedback loop, the bandwidth is proportional to the denominator magnitude, as shown in curve 8.


Without additional trimming, the accuracy of the AD534K and L is sufficient to maintain a $1 \%$ error over a 10 V to 1 V denominator range. This range may be extended to $100: 1$ by simply reducing the X offset with an externally generated trim voltage (range required is $\pm 3.5 \mathrm{mV}$ max) applied to the unused X input (see Optional Trimming Configuration, page 4-19). To trim, apply a ramp of +100 mV to $+V$ at 100 Hz to both $\mathrm{X}_{1}$ and $\mathrm{Z}_{1}$ (if $\mathrm{X}_{2}$ is used for offset adjustment, otherwise reverse the signal polarity) and adjust the trim voltage to minimize the variation in the output.*
Since the output will be near +10 V , it should be ac-coupled for this adjustment. The increase in noise level and reduction in bandwidth preclude operation much beyond a ratio of 100 to 1 .
As with the multiplier connection, overall gain can be introduced by inserting a simple attenuator between the output and $\mathrm{Y}_{2}$ terminal. This option, and the differential-ratio capability of the AD534 are utilized in the percentage-computer application shown in Figure 11. This configuration generates an output proportional to the percentage deviation of one variable (A) with respect to a reference variable (B), with a scale of one volt per percent.

## OPERATION AS A SQUARE ROOTER

The operation of the AD5 34 in the square root mode is shown in Figure 6. The diode prevents a latching condition which could occur if the input momentarily changes polarity. As shown, the output is always positive; it may be changed to a negative output by reversing the diode direction and interchanging the X inputs. Since the signal input is differential, all combinations of input and output polarities can be realized, but operation is restricted to the one quadrant associated with cach combination of inputs.


Figure 6. Square-Rooter Connection
In contrast to earlier devices, which were intolerant of capacitive loads in the square root modes, the AD534 is stable with all loads up to at least 1000 pF . For critical applications, a small adjustment to the Z input offset (see Optional Trimming Configuration, page 4-19) will improve accuracy for inputs below 1 V .

[^17]Figure 5. Basic Divider Connection

## Applications Section

The versatility of the AD5 34 allows the creative designer to implement a variety of circuits such as wattmeters, frequency doublers and automatic gain controls to name but a few. These applications along with many other such "idea stimulators" are described in detail in the Multiplier Application Guide, available upon request from Analog Devices.


Figure 7. Difference-of-Squares


NOTES:
GAIN IS $\times 10$ PER VOLT OF EC, ZERO TO X50
2) WIDEBAND ( $10 \mathrm{~Hz}-30 \mathrm{kHz}$ ) OUTPUT NOISE IS 3 mV RMS, TYP

CORRESPONDING TO A F.S.S/N RATIO OF 70dB
3) NOISE REFERRED TO SIGNAL INPUT, WITH E $C= \pm 5 \mathrm{~V}$, IS $60 \mu \mathrm{~V}$ RMS, TYP
4) BANDWIDTH IS DC TO $20 \mathrm{kHz},-3 \mathrm{~dB}$, INDEPENDENT OF GAIN

Figure 8. Voltage-Controlled Amplifier


USING CLOSE TOLERANCE RESISTORS AND AD534L, ACCURACY OF FIT IS WITHIN $=0.5 \%$ AT ALL POINTS. $H$ IS IN RADIANS.


THE SF PIN OR A Z-ATTENUATOR CAN BE USED TO PROVIDE OVERALL SIGNAL AMPLIFICATION. OPERATION FROM A SINGLE SUPPLY IS POSSIBLE; BIAS $Y_{2}$ TO $V_{S} / 2$.

Figure 10. Linear AM Modulator


OTHER SCALES, FROM $10 \%$ PER VOLT TO $0.1 \%$ PER VOLT CAN BE OBTAINED BY AL.TERING THE FEEDBACK RATIO.

Figure 11. Percentage Computer


Figure 12. Bridge-Linearization Function


CALIBRATION PROCEDURE:
WITH $E_{C}=1.0 \mathrm{~V}$, ADJUST POT TO SET $f=1.000 \mathrm{kHz}$. WITH $E_{C}=8.0 \mathrm{~V}$, ADJUST TRIMMER CAPACITOR TO SET $f=8,000 \mathrm{kHz}$. LINEARITY WILL TYPICALLY BE WITHIN $\pm 0.1 \%$ OF F.S. FOR ANY OTHER INPUT

DUE TO DELAYS IN THE COMPARATOR, THIS TECHNIQUE IS NOT SUITABLE FOR MAXIMUM FREQUENCIES ABOVE 10 kHz . FOR FREQUENCIES ABOVE 10 kHz THE AD537 VOLTAGE TO FREQUENCY CONVERTER IS RECOMMENDED. AS AN OUTPUT, A VOLTAGE-FOLLOWER SHOULD BE INTERPOSED


CALIBRATION PROCEDURE:
WITH 'MODE' SWITCH IN 'RMS + DC' POSITION, APPLY AN INPUT OF +1.00VDC. ADJUST ZERO UNTIL OUTPUT READS SAME AS INPUT. CHECK FOR INPUTS OF $\pm 10 \mathrm{~V}$; OUTPUT SHOULD BE WITHIN $\pm 0.05 \%$ ( 5 mV )

ACCURACY IS MAINTAINED FROM 60 Hz to 100 kHz , AND IS TYPICALLY HIGH BY $0.5 \%$ AT 1 MHz FOR $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}$ RMS (SINE, SQUARE OR TRIANGULAR WAVE). PROVIDED THAT THE PEAK INPUT IS NOT EXCEEDED, CREST-FACTORS UP TO AT LEAST TEN HAVE NO APPRECIABLE EFFECT ON ACCURACY.
INPUT IMPEDANCE IS ABOUT $10 \mathrm{k} \Omega$; FOR HIGH ( $10 \mathrm{M} \Omega$ ) IMPEDANCE, REMOVE MODE SWITCH AND INPUT COUPLING COMPONENTS.
FOR GUARANTEED SPECIFICATIONS THE AD536A IS OFFERED AS A SINGLE PACKAGE RMS-TO-DC CONVERTER.

Figure 13. Differential-Input Voltage-to-Frequency Converter
Figure 14. Wideband, High-Crest Factor, RMS-to-DC Converter

## Typical Performance Curves (typical at $+25^{\circ} \mathrm{C}$, with $\mathrm{V}_{S}= \pm 15 \mathrm{~V} \mathrm{dc}$, unless otherwise stated)



Curve 1. Input/Output Signal Range Vs. Supply Voltages


Curve 2. Bias Currents Vs. Temperature ( $X, Y$ or $Z$ inputs)


Curve 3. Common-Mode-Rejection-Ratio Vs. Frequency


Curve 4. AC Feedthrough Vs. Frequency


Curve 5. Noise Spectral Density Vs. Frequency


Curve 6. Wideband Noise Vs. Scaling Voltage


Curve 7. Frequency Response as a Multiplier


Curve 8. Frequency Response Vs. Divider Denominator Input Voltage

## FEATURES

Pretrimmed to $\pm 0.5 \%$ max Error, $10: 1$ Denominator Range (AD535K)
$\pm 2.0 \%$ max Error, 50:1 Denominator Range (AD535K)
All Inputs ( $\mathrm{X}, \mathrm{Y}$ and Z ) Differential
Low Cost, Monolithic Construction
APPLICATIONS
General Analog Signal Processing Differential Ratio and Percentage Computations Precision AGC Loops
Square-Rooting

## PRODUCT DESCRIPTION

The AD535 is a monolithic laser-trimmed two-quadrant divider having performance specifications previously found only in expensive hybrid or modular products. A maximum divider error of $\pm 0.5 \%$ is guaranteed for the AD 535 K without any external trimming over a denominator range of $10: 1 ; \pm 2.0 \%$ max error over a range of $50: 1$. A maximum error of $\pm 1 \%$ over the $50: 1$ denominator range is guaranteed with the addition of two external trims. The AD535 is the first divider to offer fully differential, high impedance operation on all inputs, including the z-input, a feature which greatly increases its flexibility and ease of use. The scale factor is pretrimmed to the standard value of 10.00 ; by means of an external resistor, this can be reduced by any amount down to 3 .
The extraordinary versatility and performance of the AD535 recommend it as the first choice in many divider and computational applications. Typical uses include square-rooting, ratio computation, "pin-cushion" correction and AGC loops. The device is packaged in a hermetically sealed, 10-pin TO-100 can or 14-pin TO-116 DIP and made available in a $\pm 1 \%$ max error version ( J ) and a $\pm 0.5 \%$ max error version ( K ). Both versions are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range.


## PRODUCT HIGHLIGHTS

1. Laser trimming at the wafer stage enables the AD535 to provide high accuracies without the addition of external trims ( $\pm 0.5 \%$ max error over a $10: 1$ denominator range for the AD535K).
2. Improved accuracies over a wider denominator range are possible with only two external trims ( $\pm 0.5 \%$ max error over a $20: 1$ denominator range for the AD535K).
3. Differential inputs on the $\mathrm{X}, \mathrm{Y}$ and Z input terminals enhance the AD535's versatility as a generalized analog computational circuit.
4. Monolithic construction permits low cost and, at the same time, increased reliability.


TO-100
(TOP VIEW)


TO-116
(TOP VIEW)

SPECIFICATIONS $\left(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{T}_{A}=+25^{\circ} \mathrm{C}\right.$ unless otherwise stated)

| PARAMETER | CONDITIONS | AD535J | AD535K |
| :---: | :---: | :---: | :---: |
| TRANSFER FUNCTION | Figure 2 | $10 \frac{\left(\mathrm{Z}_{2}-\mathrm{Z}_{1}\right)}{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)}+\mathrm{Y}_{1}$ | * |
| TOTAL ERROR ${ }^{1}$ | No External Trims, Figure 2 <br> $1 \mathrm{~V} \leqslant \mathrm{X} \leqslant 10 \mathrm{~V}, \mathrm{Z} \leqslant\|\mathrm{X}\|$ <br> $0.2 \mathrm{~V} \leqslant \mathrm{X} \leqslant 10 \mathrm{~V}, \mathrm{Z} \leqslant\|\mathrm{X}\|$ | $\begin{aligned} & 1.0 \% \max \\ & 5.0 \% \max \end{aligned}$ | $0.5 \% \max$ $2.0 \% \max$ |
|  | With External Trims, Figure 5 $0.5 \mathrm{~V} \leqslant \mathrm{X} \leqslant 10 \mathrm{~V}, \mathrm{Z} \leqslant\|\mathrm{X}\|$ <br> $0.2 \mathrm{~V} \leqslant \mathrm{X} \leqslant 10 \mathrm{~V}, \mathrm{Z} \leqslant\|\mathrm{X}\|$ | 1.0\% max 2.0\% max | $\begin{aligned} & 0.5 \% \max \\ & 1.0 \% \max \end{aligned}$ |
| TEMPERATURE COEFFICIENT | $\begin{aligned} & 1 \mathrm{~V} \leqslant \mathrm{X} \leqslant 10 \mathrm{~V}, \mathrm{Z} \leqslant\|\mathrm{X}\| \\ & 0.5 \mathrm{~V} \leqslant \mathrm{X} \leqslant 10 \mathrm{~V}, \mathrm{Z} \leqslant\|\mathrm{X}\| \\ & 0.2 \mathrm{~V} \leqslant \mathrm{x} \leqslant 10 \mathrm{~V}, \mathrm{Z} \leqslant\|\mathrm{X}\| \end{aligned}$ | $0.01 \%{ }^{\circ} \mathrm{C}$ typ $0.02 \%{ }^{\circ} \mathrm{C}$ typ $0.05 \%{ }^{\circ} \mathrm{C}$ typ |  |
| SUPPLY RELATED Error $\mathrm{V}_{\mathrm{S}}= \pm 14 \mathrm{~V}$ to $\pm 16 \mathrm{~V}$ | $\begin{aligned} & 1 \mathrm{~V} \leqslant \mathrm{X} \leqslant 10 \mathrm{~V} \\ & 0.5 \mathrm{~V} \leqslant \mathrm{X} \leqslant 10 \mathrm{~V} \\ & 0.2 \mathrm{~V} \leqslant \mathrm{X} \leqslant 10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.1 \% / \mathrm{typ} \\ & 0.2 \% / \mathrm{Vtyp} \\ & 0.5 \% / \mathrm{V} \text { typ } \end{aligned}$ |  |
| SQUARE ROOTER TOTAL ERROR ${ }^{1}$ | No External Trims, Figure 11 $\begin{aligned} & 1 V \leqslant Z \leqslant 10 V \\ & 0.2 V \leqslant Z \leqslant 10 V \end{aligned}$ | $\begin{aligned} & 0.4 \% \text { typ } \\ & 0.7 \% \text { typ } \\ & \hline \end{aligned}$ |  |
| NOISE ${ }^{2}$ | $\mathrm{X}=0.2 \mathrm{~V}, \mathrm{f}=10 \mathrm{~Hz}$ to 10 kHz | 4.5 mV rms typ | * |
| BANDWIDTH | $\mathrm{X}=0.2 \mathrm{~V}$ | 20 kHz typ | * |
| INPUT AMPLIFIERS ${ }^{3}$ |  |  |  |
| CMRR | $\mathrm{f}=50 \mathrm{~Hz}, 20 \mathrm{~V} \mathrm{p}-\mathrm{p}$ | 60 dB min | * |
| Bias Current |  | $2.0 \mu \mathrm{~A}$ max | * |
| Offset Current |  | $0.1 \mu \mathrm{~A}$ typ | * |
| Differential Resistance |  | $10 \mathrm{~m} \Omega$ typ | * |
| OUTPUT AMPLIFIER ${ }^{3}$ |  |  |  |
| Open-Loop Gain | $\mathrm{f}=50 \mathrm{~Hz}$ | 70dB typ | * |
| Small Signal Gain-Bandwidth | $\mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V}$ rms | 1 MHz typ | * |
| 1\% Amplitude Error | $\mathrm{C}_{\text {LOAD }}=1000 \mathrm{pF}$ | 50 kHz typ | * |
| Output Voltage Swing | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 11 \mathrm{~V}$ min | * |
| Slew Rate | $\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}$ p-p | 20V/ $/$ s typ | * |
| Settling Time | $V_{\text {OUT }}=20 \mathrm{~V} \pm 1 \%$ | $2 \mu \mathrm{styp}$ | * |
| Output Impedance | Unity Gain, $\mathrm{f} \leqslant 1 \mathrm{kHz}$ | $0.1 \Omega$ typ | * |
| Wide-band Noise | $\mathrm{f}=10 \mathrm{~Hz}$ to 5 MHz <br> $\mathrm{f}=10 \mathrm{~Hz}$ to 10 kHz | $\begin{aligned} & 1 \mathrm{mV} \text { rms typ } \\ & 90 \mu \mathrm{~V} \text { rms typ } \end{aligned}$ | * |
| OUTPUT CURRENT | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}, \mathrm{R}_{1}=0$ | 30 mA max | * |
| POWER SUPPLIES |  |  |  |
| Rated Performance | . | $\pm 15 \mathrm{~V}$ | * |
| Operating |  | $\pm 8 \mathrm{~V}$ min, $\pm 18 \mathrm{~V}$ max | * |
| Supply Current | Quiescent | 6 mA max | * |

NOTES:
*Specifications same as AD535J.
${ }^{1}$ Figures are given as a percent of full scale (i.e. $1.0 \%=100 \mathrm{mV}$ ).
${ }^{2}$ Noise may be reduced as shown in Figure 14.
${ }^{3}$ See Figure 1 for definition of section.
Specifications subject to change without notice.

## PHYSICAL DIMENSIONS

Dimensions shown in inches and (mm).
TO-1 16


TO-100


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage
Internal Power Dissipation Output Short-Circuit to Ground
Input Voltages, $\mathrm{X}_{1}, \mathrm{X}_{2}, \mathrm{Y}_{1}, \mathrm{Y}_{2}, \mathrm{Z}_{1}, \mathrm{Z}_{2}$
Rated Operating Temp Range
Storage Temp Range
Lead Temp, 60s soldering
$\pm 18 \mathrm{~V}$ 500 mW Indefinite $\pm \mathrm{V}_{\mathrm{S}}$ 0 to $+70^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $+300^{\circ} \mathrm{C}$

## FUNCTIONAL DESCRIPTION

Figure 1 is a functional block diagram of the AD535. Inputs are converted to differential currents by three identical voltage to current converters, each trimmed for zero offset. The product of the X and Y currents is generated by a multiplier cell using Gilbert's translinear technique with an internal scaling voltage.
The difference between $\mathrm{XY} / \mathrm{SF}$ and Z is applied to the high gain output amplifier. The transfer function can then be expressed...

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{A}\left[\frac{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{V}_{\mathrm{OUT}}\right)}{\mathrm{SF}}-\left(\mathrm{Z}_{1}-\mathrm{Z}_{2}\right)\right]
$$

where $A=$ open loop gain of output amplifier, typically 70 dB at dc
$\mathrm{X}, \mathrm{Y}, \mathrm{Z}=$ input voltages
$\mathrm{SF}=$ scale factor, pretrimmed to 10.00 V but adjustable by the user down to 3 V .

In most cases the open loop gain can be regarded as infinite and SF will be 10 V . Dividing both sides of the equation by A and solving the VOUT, we get...

$$
\mathrm{V}_{\text {OUT }}=10 \mathrm{~V} \frac{\left(\mathrm{Z}_{2}-\mathrm{Z}_{1}\right)}{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)}+\mathrm{Y}_{1}
$$



Figure 1. AD535 Functional Block Diagram

## SOURCES OF ERROR

Divider error is specified as a percent of full scale (i.e. 10.00 V ) and consists primarily of the effects of $\mathrm{X}, \mathrm{Y}$ and Z offsets and scale factor (which are trimmable) as shown in the generalized equation....

$$
\mathrm{V}_{\mathrm{OUT}}=(\mathrm{SF}+\Delta \mathrm{SF})\left[\frac{\left(\mathrm{Z}_{2}-\mathrm{Z}_{1}\right)+\mathrm{Z}_{\mathrm{OS}}}{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)+\mathrm{X}_{\mathrm{OS}}}\right]+\mathrm{Y}_{1}+\mathrm{Y}_{\mathrm{OS}}
$$

Note especially that divider error is inversely proportional to X , that is, the error increases rapidly with decreasing denominator values. Hence, the AD5 35 divider error is specified over several denominator ranges on previous page. (See also Figure 12, AD535 Total Error as a function of denominator values.)
Overall accuracy of the AD5 35 can be significantly improved by nulling out X and Z offset as described in the applications sections. Figure 13 illustrates a factor of 2 improvement in accuracy with the addition of these external trims. The remaining errors stem primarily from scale factor error and Y offsets which can be trimmed out as shown in Figure 6.
Figure 14 illustrates the bandwidth and noise relationships versus denominator voltage. Whereas noise increases with decreasing denominator, bandwidth decreases, the net result given by the expression...

$$
\text { En OUT } \text { (wideband) }=\frac{1.26}{\sqrt{\left(-\frac{X}{10}\right)}} \mathrm{mV} \mathrm{rms}
$$

External filtering can be added to limit output voltage noise even further. In this case...

En OUT (B.W. externally limited) $=\frac{0.9 \sqrt{f}}{\left(\frac{X}{10}\right)} \mathrm{mV} \mathrm{rms}$ where $f=$ bandwidth in MHz of an external filter whose bandwidth is less than the noise bandwidth of the AD5 35. Table 1 provides calculated values of the typical output voltage noise, both filtered and unfiltered for several denominator values.

| Noise | Noise Limited by <br> External Filtering <br> $\mathbf{1 0 H z}$ |  |
| :---: | :---: | :---: |
| $\mathbf{X}$ | $\mathbf{1 0 H z}$ to 5 MHz | $\mathbf{1 0 H z} 10 \mathrm{kHz}$ |

Table 1. AD535 Calculated Voltage Noise

## APPLICATIONS

Figure 2 shows the standard divider connection without external trims. The denominator $X$, is restricted to positive values in this configuration. $\mathbf{X}, \mathbf{Y}$ and $\mathbf{Z}$ inputs are differential with high ( 80 dB typical) CMRR permitting the application of differential signals on $X$ and $Z$ (see Figure 3).


Figure 2. Divider Without External Trims


Figure 3. Differential Divider Connection


Figure 4. Divider Connection for Negative $X$ Inputs

Negative denominator inputs are handled as shown in Figure 4. Note that in either configuration, operation is limited to two quadrants (i.e. Z is bipolar, X is unipolar).
A factor of two improvements in accuracy is possible by trimming the X and Z offsets as illustrated in Figure 5. To trim, set X to the smallest denominator value for which accurate computation is required (i.e., $\mathrm{X}=0.2 \mathrm{~V}$ ). With $\mathrm{Z}=0$, adjust the $Z_{O}$ trim for $V_{O U T}=0$. Next, adjust the $X_{O}$ trim for the best compromise when $\mathrm{Z}=+\mathrm{X}\left(\mathrm{V}_{\mathrm{OUT}}=+10 \mathrm{~V}\right)$ and $Z=-X\left(V_{\text {OUT }}=-10 V\right)$. Finally, readjust $Z_{O}$ for the best compromise at $\mathbf{Z}=+\mathbf{X}, \mathbf{Z}=-\mathbf{X}$ and $\mathrm{Z}=\mathbf{O}$. The remaining error (Figure 13) consists primarily of scale factor error, output offset and an irreducible nonlinearity component.


Figure 5. Precision Divider Using Two Trims
In certain applications, the user may elect to adjust SF for values between 10.00 and 3 by connecting an external resistor in series with a potentiometer between SF and $-\mathrm{V}_{\mathrm{S}}$. The approximate value of the total resistance for a given value of SF is given by the relationship:

$$
\mathrm{R}_{\mathrm{SF}}=5.4 \mathrm{~K} \frac{\mathrm{SF}}{10-\mathrm{SF}}
$$

Due to device tolerances, allowance should be made to vary $\mathrm{R}_{\mathrm{SF}} \pm 25 \%$ using the potentiometer. Note that the peak signal is always limited to 1.25 SF (i.e. $\pm 5 \mathrm{~V}$ for $\mathrm{SF}=4$ ).

The scale factor may also be adjusted using a feedback attenuator between VOUT and Y2 as indicated in Figure 6. The input signal range is unaffected using this scheme.

Scale factor and output offset error can be minimized utilizing the four trim circuit of Figure 6. Adjustment is as follows:

1. Apply $\mathrm{X}=+0.2 \mathrm{~V}$ (or the smallest required denominator value), $Z=0$ and adjust $Z_{O}$ for $V_{O U T}=0$.
2. Apply $\mathbf{X}=0.2 \mathrm{~V}$. Then adjust the $\mathrm{X}_{\mathrm{O}}$ trim for the best compromise when $\mathrm{Z}=+\mathrm{X}\left(\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}\right)$ and $\mathrm{Z}=$ -X ( $\mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}$.)
3. Apply $\mathrm{X}=+10 \mathrm{~V}, \mathrm{Z}=0$ and adjust $\mathrm{Y}_{\mathrm{O}}$ for $\mathrm{V}_{\mathrm{OUT}}=0$.
4. Apply $\mathbf{X}=+10 \mathrm{~V}$. Then adjust the scale factor (SF) trim for the best compromise when $Z=+X\left(V_{\text {OUT }}=+10 \mathrm{~V}\right)$ and $Z=-X\left(V_{\text {OUT }}=-10 V\right)$.
5. Repeat steps 1 and 2.
6. Apply $\mathrm{X}=0.2 \mathrm{~V}$. Then adjust the Z trim for the best compromise when $\mathrm{Z}=\mathrm{X}\left(\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}\right), \mathrm{Z}=0\left(\mathrm{~V}_{\text {OUT }}=\right.$ $0)$ and $Z=-X\left(V_{\text {OUT }}=-10 V\right)$.


Figure 6. Precision Divider with Four External Adjustments These trim adjustments can be made either by using two calibrated voltage sources and a DVM, or by using a differential scope, a low frequency generator, a voltage source and a precision attenuator. As shown in Figure 7, the differential scope subtracts the expected ideal output and thus displays only errors. Set the attenuation to $\frac{X}{10}$.


Figure 7. Alternate Trim Adjustment Set-Up

## PIN-CUSHION CORRECTION

A pin-cushion corrector eliminates the distortion caused by flat screen CRT tubes. The correction equations are:
$\mathrm{V}_{\mathrm{OH}}$

$$
=\frac{V_{\mathrm{IH}}}{\sqrt{\mathrm{~V}_{\mathrm{IH}}{ }^{2}+\mathrm{V}_{\mathrm{IV}}{ }^{2}+\mathrm{L}^{2}}}
$$

and $V_{O V}$

$$
=\frac{V_{I V}}{\sqrt{V_{I H}{ }^{2}+V_{I V}{ }^{2}+L^{2}}}
$$

where: $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OV}}$ are the horizontal and vertical output signals, respectively.
$\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IV}}$ are the horizontal and vertical input signals, respectively.
$L$ is the length of the CRT tube.

In typical applications $L$ (expressed in voltage) is roughly equal to full scale $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IV}}$. The result is that the expression, $\sqrt{\left(\mathrm{V}_{\mathrm{IH}}{ }^{2}+\mathrm{V}_{\mathrm{IV}}{ }^{2}+\mathrm{L}^{2}\right)}$, varies less than 2:1 over the full range of values of $V_{I H}$ and $V_{I V}$.
Major sources of divider error associated with small denominator values can thereby the minimized.


Figure 8. Pin-Cushion Corrector
Figure 9 shows an AGC loop using an AD5 35 divider. The AD535 lends itself naturally in this application since it is configured to provide gain rather than loss. Overall gain varies from 1 to $\infty$ as the denominator is servoed to maintain VOUT at a constant level.


Figure 9. AGC Loop Using the AD536 rms/dc Converter as a Detector

Figure 10 shows a method for obtaining the time average as defined by:

$$
\bar{X}=\frac{1}{T} \int_{0}^{T} X d t
$$

where $T$ is the time interval over which the average is to be taken. Conventional techniques typically provide only a crude approximation to the true time average, and furthermore, require a fixed time interval before the average can be taken. In Figure 10, the AD535 is used to divide the integrator output by the ramp generator output. Since the ramp is proportional to time, the integrator is divided by the time interval, thus allowing continuous, true time processing of signals over intervals varying by as much as 50:1.


Figure 10. Time Average Computation Circuit


Figure 11. Square Rooter


Figure 12. AD535 Error with No External Trims


Figure 13. Errors with External Trims at $25^{\circ} \mathrm{C}$


Figure 14. $-3 d B$ Bandwidth and Noise vs. Denominator

# Accurate, Wideband, 

MOBE 428

## FEATURES:

1.0\%/0.5\% Accuracy without

Trimming (429A/B)
Low Drift to $1.0 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ max Wideband -10 MHz
$0.2 \%$ Nonlinearity max (429B) External Amplifiers not Required
MTBF: $\mathbf{7 7 5}, 194$ Hours @ $+25^{\circ} \mathrm{C}$
APPLICATIONS:
Fast Divider
Modulation and Demodulation Phase Detection Instrumentation Calculations Analog Computer Functions Adaptive Process Control Trigonometric Computations

## GENERAL DESCRIPTION

The model 429, an extremely fast multiplier/divider, should be considered if bandwidth, temperature coefficient, or accuracy are critical parameters. Based on the transconductance principle to achieve high speed, the model 429 offers a unique combination of features, those being $1 / 2 \%$ max error (429B) and 10 MHz small signal bandwidth.
Both models 429A and 429B are internally trimmed achieving max errors of $1.0 \%$ and $0.5 \%$ respectively. By fine trimming the offset and feedthrough with external trim potentiometers typical performance may be improved to $0.5 \%$ for the 429 A and $0.2 \%$ for the 429 B .
In addition to high accuracy and high bandwidth, the model 429 offers exceptionally good stability for changes in ambient temperature. Model 429B is $100 \%$ temperature tested in order to guarantee an overall accuracy temperature coefficient of only $0.04 \% /{ }^{\circ} \mathrm{C}$ max. Additionally, offset drift is held to only $1 \mathrm{mV} /{ }^{\circ} \mathrm{C} \max$. To satisfy OEM requirements of low cost, the 429 uses transconductance principles with the latest design techniques and components to achieve guaranteed performance at competitive prices.

## MULTIPLICATION ACCURACY

Multiplication accuracy is generally specified as a percentage of full scale output. This implies that error is independent of signal level. However, for signal levels less than $2 / 3$ of full scale, error tends to decrease roughly in proportion to the input signal. A good approximation of error behavior is:
$\mathrm{f}(\mathrm{X}, \mathrm{Y}) \cong|\mathrm{X}| \epsilon_{\mathrm{x}}+|\mathrm{Y}| \epsilon_{\mathrm{y}}$, where $\epsilon_{\mathrm{x}}$ and $\epsilon_{\mathrm{y}}$ are the fractional nonlinearities specified for the $X$ and $Y$ inputs


EXAMPLE: For Model 429A, $\epsilon_{\mathrm{x}}=0.5 \%, \epsilon_{\mathrm{y}}=0.3 \%$. What maximum error can one expect for $\mathrm{x}=5 \mathrm{~V}, \mathrm{y}=1 \mathrm{~V}$, providing the offset is zeroed out? Can one get less by interchanging inputs?

1. Nominal output is $X Y / 10=(5)(1) / 10=500 \mathrm{mV}$
2. Expected error is $(5)(0.5 \%)+(1)(0.3 \%)=$ $28 \mathrm{mV}, 5.6 \%$ of output ( $0.28 \%$ of F.S.)
3. Interchanging inputs (1) $(0.5 \%)+(5)(0.3 \%)=$ $20 \mathrm{mV}, 4.0 \%$ of output ( $0.20 \%$ of F.S.)
Compare this with the overly conservative error predicted by the overall $1 \%$ of full scale specification: 100 mV , or $20 \%$ of output.

## FREQUENCY RELATED SPECIFICATIONS

Accuracy, and its components, feedthrough, linearity, gain, (and phase shift) are frequency dependent. Feedthrough is constant up to 100 kHz for the Y input, and up to 400 kHz for the X input. Beyond these frequencies it rises at approximately a $6 \mathrm{~dB} /$ octave rate due to distributed capacitive coupling. A plot of typical feedthrough vs. frequency is shown in Figure 1. For this measurement one input is driven with a 20 V p-p sine wave while the other input is grounded and the feedthrough is measured at the output. This error will decrease roughly in proportion to the input signal, and will also vary with temperature (about $0.01 \% /{ }^{\circ} \mathrm{C}$ of the nonzero input). Low frequency feedthrough error can be further reduced from the internally trimmed limits by the use of optional external potentiometers.
Nonlinearity likewise increases with frequency at a 6 dB / octave rate above the break frequency. With the Y input driven
(continued on page 4-33)

| MODEL | 429A | 429B |
| :---: | :---: | :---: |
| MULTIPLICATION |  |  |
| CHARAC'ERISTICS |  |  |
| Output Function | XY/10 | * |
| Error, with Internal Trim, at $+25^{\circ} \mathrm{C}$ | $\pm 1 \%$ max | $\pm 0.5 \%$ max |
| Error, with External Trim, at $+25^{\circ} \mathrm{C}$ | $\pm 0.7 \%$ | $\pm 0.3 \%$ |
| Avg vs. Temp $\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ | $\pm 0.05 \% /{ }^{\circ} \mathrm{C}$ | $\pm 0.04 \% /{ }^{\circ} \mathrm{C}$ max |
| Avg vs. Supply | $\pm 0.05 \% / \%$ | * |
| SCALE FACTOR |  |  |
| Initial Error at $+25^{\circ} \mathrm{C}$ | 0.5\% | 0.25\% |
| Avg vs. Temp ( $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) | 0.03\%/ ${ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ |
| Avg vs. Supply | 0.03\%/\% | * |
| OUTPUT OFFSET |  |  |
| Initial at $+25^{\circ} \mathrm{C}$ (Adjustable to Zeru) | $\pm 20 \mathrm{mV}$ max |  |
| Avg vs. Temp $\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ | $\pm 2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{mV} /^{\circ} \mathrm{C} \max$ |
| Avg vs. Supply | $\pm 1 \mathrm{mV} / \%$ | * |
| NONLINEARITY |  |  |
| $X$ Input |  |  |
| $(\mathrm{X}=20 \mathrm{~V}$ p-p $50 \mathrm{~Hz}, \mathrm{Y}= \pm 10 \mathrm{~V})$ | . $0.5 \% \max$ | 0.2\% max |
| Y Input |  |  |
| ( $\mathrm{Y}=20 \mathrm{~V}$ p-p $50 \mathrm{~Hz}, \mathrm{X}= \pm 10 \mathrm{~V}$ ) | 0.3\% max | 0.2\% max |
| FEEDTHROUGH |  |  |
| $\mathrm{X}=0, \mathrm{Y}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, 50 \mathrm{~Hz}$ | 50 mV p-p, max | 20 mV p-p, max |
| With External Trim | 16 mV p-p | $10 \mathrm{mV} \mathrm{p}-\mathrm{p}$ |
| $\mathrm{Y}=0, \mathrm{X}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, 50 \mathrm{~Hz}$ | 100 mV p-p, max | 30 mV p-p, max |
| With External Trim | 50 mV p-p | 20 mV p-p |
| BANDWIDTH |  |  |
| -3dB | 10 MHz | * |
| Full Power Response | 2 MHz min | * |
| Slew Rate | $120 \mathrm{~V} / \mu \mathrm{s} \mathrm{min}$ | * |
| 1\% Amplitude Error | 300 kHz min | * |
| 1\% Vector Error (0.57 ${ }^{\circ}$ ) | 50 kHz min | * |
| Differential Phase Shift ( $\theta_{x}-\theta_{y}$ ) | $1^{\circ}$ @ 1 MHz | * |
| Small Signal Rise Time 10-90\% | 40 ns | * |
| Settling to $\pm 1 \%$ ( $\pm 10 \mathrm{~V}$ step) | 500 ns | * |
| Overload Recovery | $0.2 \mu \mathrm{~s}$ | * |
| OUTPUT NOISE |  |  |
| 5 Hz to 10 kHz | 0.6 mV rms | * |
| 5 Hz to 10 MHz | 3.0 mV rms | * |
| OUTPUT CHARACTERISTICS |  |  |
| Voltage, $1 \mathrm{k} \Omega$ load | $\pm 11 \mathrm{~V}$ min | * |
| Current | $\pm 11 \mathrm{~mA} \mathrm{~min}$ | * |
| Load Capacitance | $0.01 \mu \mathrm{~F}$ max | * |
| INPUT RESISTANCE |  |  |
| $X$ Input | $10 \mathrm{k} \Omega \pm 5 \%$ | * |
| Y Input | $11 \mathrm{k} \Omega \pm 2 \%$ | *, |
| Z Input | $27 \mathrm{k} \Omega \pm 10 \%$ | - * |
| INPUT BIAS CURRENT |  |  |
| Input X, Y, Z | $\pm 100 \mathrm{nA}$ | * |
| Z | $\pm 20 \mu \mathrm{~A}$ | * |
| MAXIMUM INPUT VOLTAGE |  |  |
| For Rated Accuracy | $\pm 10.5 \mathrm{~V}$ | * |
| Maximum Safe | $\pm 16 \mathrm{~V}$ | * |
| WARM UP |  |  |
| To Rated Specifications | 1 second | * |
| POWER SUPPLY ${ }^{1}$ |  |  |
| Rated Performance | $\pm(14.8$ to 15.3$) \mathrm{V} \mathrm{dc}$ | * |
| Operating | $\pm(14$ to 16$) \mathrm{V} \mathrm{dc}$ | * |
| Quiescent Current | $\pm 12 \mathrm{~mA}$ | * |
| TEMPERATURE RANGE |  |  |
| Rated Performance | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |
| Weight | 2 oz . | * |
| Socket | AC1023 | * |
| Case Dimensions | $1.5{ }^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$ | * |

[^18]OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN CONNECTIONS
Bottom View Shown in all Cases. Optional Trim Pots Shown are not Required for Rated Accuracy.
MULTIPLY MODE


DIVIDE MODE


SQUARE ROOT MODE


All trim pots $20 \mathrm{k} \Omega$; PN79PR20k

## Andying the Fast whitilia

(continued from page 4-31)
at 10 V p-p, and the X input anywhere between $\pm 10 \mathrm{~V} \mathrm{dc}$, the break frequency is 25 kHz . For corresponding X input conditions, the break occurs at 60 kHz . Figure 2 is a plot of the typical nonlinearity vs. frequency for the model 429.
Gain and input to output phase shift for the model 429 are shown in Figure 2. Naturally, no multiplier will maintain accuracy at frequencies approaching the small signal bandwidth. For the model 429, the $1 \%$ amplitude error will occur at 500 kHz . If input to output phase shift is a criterion, then the $1 \%$ "vector" error occurs at 50 kHz .


Figure 1. Feedthrough vs Frequency


Figure 2. Typical Amplitude and Phase vs Frequency

## OPTIONAL TRIM - MULTIPLY MODE

As shipped, the multiplier meets its listed specifications without use of any external trim potentiometers. Terminals are provided for optional feedthrough and offset adjustments. Using these adjustments overall static multiplication error may be reduced to only $0.2 \%$. The $20 \mathrm{k} \Omega$ trim potentiometers should be connected across the $\pm$ supply voltage terminals with the arm of each potentiometer connected to the desired balance terminal (see previous page).

## ADJUSTMENT PROCEDURE FOR OFFSET

1. Jumper $X$ input and $Y$ input to ground.
2. Adjust $\mathrm{R}_{0}$ for an output of zero volts.
3. Remove jumper from $X$ and $Y$ inputs.

## ADJ USTMENT PROCEDURE FOR FEEDTHROUGH

1. Jumper $Y$ input to ground and apply 20 VPP at 1 kHz to $\mathbf{X}$ input.
2. Adjust $\mathrm{R}_{\mathrm{Y}}$ for minimum output voltage.
3. Remove jumper from $Y$ input.
4. Jumper $X$ input to ground and apply 20 VPP at 1 kHz to $Y$ input.
5. Adjust $R_{X}$ for minimum output voltage.
6. Remove jumper from $X$ terminal.

## DIVISION

The high bandwidth and excellent linearity of model 429 allows it to be used in divider applications achieving high performance in the dc to 8 MHz region. Restrictions imposed on divide operation, and the contribution of error terms are illustrated in the error analysis below.


Figure 3. Divider Circuit
Shown in Figure 3 is a typical multiplier/divider which has been connected for divide operation by inserting the multiplier cell, M, in the op amp's feedback loop. Errors associated with the op amp, $A_{1}$, are incorporated in $\epsilon$, which represents all errors. In order to insure negative feedback, the X input range is restricted to negative values.
Summing currents at the op amp's summing junction:

$$
\frac{Z}{R}=\frac{\frac{X Y}{10}+\epsilon}{R}
$$

Solving for Y , which is also $\epsilon_{0}$ :

$$
Y=\frac{10(Z-\epsilon)}{X}
$$

or,

$$
\epsilon_{0}=\frac{10 Z}{X}-\frac{10 \epsilon}{X}
$$

And now breaking $\epsilon$ into its constituents

These errors can be broken down into two categories, static errors and signal dependent errors. All of the static errors associated with the divide mode are inversely proportional to the denominator signal level. The signal dependent errors are the X and Y nonlinearities. For model 429B nonlinearity errors are $0.2 \%$ for both the $X$ and $Y$ inputs. Substituting these values in the error terms yields:

$$
-\frac{10(0.2 \%) X}{X}-\frac{10(0.2 \%) Y}{X}
$$

The importance of using the terminal with largest nonlinearity for the denominator is revealed by the above expression. Effects of $X$ nonlinearity are virtually independent of signal level and may be trimmed out. Nonlinearities of Y typically contribute 200 mV for $\mathrm{X}=\mathrm{Z}=1 \mathrm{~V}$ i.e., $(10[0.2 \%] 10 \mathrm{~V})=$ 200 mV . This error can be reduced if external trims are used to optimize divider performance.
Bandwidth is also degraded with a decrease in denominator level, due to the increase in system gain;

$$
\begin{aligned}
& \text { i.e.) for } \mathrm{X}=\mathrm{Z}=1 \mathrm{~V}, \epsilon_{0}=10 \mathrm{~V} \\
& \text { and } \frac{\epsilon_{0}}{Z}=\frac{10}{1}=10
\end{aligned}
$$

Since the gain bandwidth product is constant, a bandwidth of $1 / 10$ of that obtained for full scale denominator levels will be obtained for division at 1 V levels.
For other denominator levels, bandwidth is determined by:

$$
\text { B. W. }=\frac{\text { Denominator Level }}{\text { Full Scale Denominator }} \times \text { (Multiplier B.W.) } \times K
$$

where K is a constant having a value less than unity. It is introduced due to a combination of stray capacitance paralleling the multiplier cell and effects of feedthrough. For model 429

$$
\text { B.W. }=\left(\frac{\mathrm{X}}{10}\right) 8 \mathrm{MHz}
$$

Before selecting a multiplier/divider for divide applications, errors resulting from the lowest anticipated denominator signal should be considered. After such considerations have been made, one can further appreciate the importance of starting with an accurate, high speed multiplier such as model 429. It is also highly recommended that the optional trim procedure for division be performed.

## OPTIONAL TRIMMING - DIVIDE MODE

Connections are made as shown previously.
The suggested trim procedure is (starting with centered adjust adjustments):
*1. With $\mathrm{Z}=0$, trim $\mathrm{R}_{0}$ to hold output constant, as X is varied from -10 V toward -1.0 V .
2. With $Z=0$, $\operatorname{trim} R_{Y}$ for zero at $X=-10 \mathrm{~V}$.
3. With $\mathbf{Z}=\mathbf{X}$ and/or $\mathbf{Z}=-\mathbf{X}$, trim $\mathbf{R}_{\mathbf{X}}$ for minimum worst-case variation as $X$ is varied from -10 V to -1.0 V .
4. Repeat 1 and 2 if step 3 required large initial adjustment.
*For best accuracy X should be allowed to vary from $\mathbf{- 1 0 V}$ to lowest expected denominator.

## SQUARE ROOTING

When connected as shown previously, the model 429 will provide the square root of $Z_{I N}$.
By summing currents at the op amp's summing junction:

$$
\frac{Z}{R}=\frac{X Y}{10 R}+\frac{\epsilon}{R}=\frac{Y^{2}}{10 R}+\frac{\epsilon}{R}
$$

where $\epsilon$ represents all errors associated with the multiplier. Solving for the output voltage, Y .

$$
\epsilon_{0}= \pm \sqrt{10(Z-\epsilon)}
$$

There are two values of $\epsilon_{0}$ for every value of $Z$. However, only negative values of $\epsilon_{0}$ will provide the negative feedback necessary for circuit stability. To restrict the output from going positive, a diode is connected as shown previously. The output is then:

$$
\epsilon_{0}=-\sqrt{10(\mathrm{Z}-\epsilon)}
$$

Errors, $\epsilon$, associated with the multiplier, are inside the square root and consequently their effect, for large values of $Z$, is
reduced. The reason for the improved performance can be seen by inspecting the circuit. The output is fed back to both the X and Z terminals, resulting in twice the feedback as would be obtained for the divide mode. An alternative method of considering error performance is to consider errors as being at the Z terminal. By differentiating the ideal transfer function with respect to $Z$, errors for various values of $Z$ may be determined:

$$
\frac{\mathrm{de}_{0}}{\mathrm{dZ}}=\frac{\mathrm{d}}{\mathrm{dZ}} \quad \sqrt{10 Z}=1 / 2 \sqrt{\frac{10}{Z}}
$$

The factor of $1 / 2$ has the advantage of reducing errors by a factor of 2 for $Z=10$, but also introduces the potential problem of instability. Since the feedback gain is the reciprocal of the forward gain, the slope of the forward gain is 2 . Additional phase margin is required to support the increased gain in the feedback path. Model 429 is optimized for phase margin in the multiply and divide modes producing minimum vector errors at high frequencies. To avoid the potential problem of instability, the RC network shown previously is recommended. This network restricts the bandwidth and guarantees stability for all positive values of Z .
OPTIONAL ADJUSTMENT PROCEDURE - SQUARE ROOT

1. Apply a voltage to the $Z$ terminal equal to the lowest anticipated input voltage.
2. Adjust $R_{0}$ such that $e_{0}=-\sqrt{10 Z}$, where $Z$ is the voltage applied in step 1.

## DIVISION SPECIFICATIONS (TYPICAL)

| OUTPUT FUNCTION....................... 10 (Z)/X |  |
| :---: | :---: |
| Numerator Range........................... $\pm 10 \mathrm{~V}$ |  |
| Denominator Range, 1\% Accuracy. .... . . | $-1 \text { to }-10 \mathrm{~V}$ |
| Denominator Range, 5\% Accuracy....... | $\text { . }-0.2 \mathrm{~V} \text { to }-10 \mathrm{~V}$ |
| Bandwidth Formula, $(\mathrm{Hz},-3 \mathrm{~dB})$ | $(8 \mathrm{MHz})(\mathrm{X}) / 10$ |
| SQUARE ROOTING SPECIFICATIONS <br> (TYPICAL) |  |
| OUTPUT FUNCTIO | $-\sqrt{10(\mathrm{Z})}$ |
| Dynamic Range................... | $\begin{aligned} & 1000 \text { to } 1 \\ & (+0.010 \mathrm{~V} \leqslant \mathrm{Z} \leqslant+10 \mathrm{~V}) \end{aligned}$ |
| Accuracy (\% of Full Scale). | 0.5\% |
| Bandwidth Formula, $(\mathrm{Hz},-3 \mathrm{~dB})$ $\qquad$ | $(5 \mathrm{MHz}) \sqrt{\|\mathrm{X}\| / 10}$ |

Table 1. Division \& Square Rooting Specifications


Figure 3. Typical Error Performance of Model 429 in Divide Mode for Worst Case of $\left|e_{0}\right|=10 \mathrm{~V}$


## FEATURES

## Versatility: Provides Transfer Characteristics of Several Function Modules

Divides Over a 100:1 Range With a Max Error of 0.25\% (433B)

Internal Voltage Reference
Hermetically Sealed Semiconductors
No External Trims Required
Low Noise

## APPLICATIONS

Transducer Linearization
Signal Processing
Raising to Arbitrary Powers
Vector Functions
Trigonometric Functions (Sine, Cosine, Arctangent)

## GENERAL DESCRIPTION

The model 433 is an extremely versatile function module which implements the transfer function:

$$
\begin{aligned}
\mathrm{e}_{\mathrm{o}} & =\frac{10}{\mathrm{~V}_{\text {REF }}} \mathrm{V}_{\mathrm{y}}\left(\frac{\mathrm{~V}_{z}}{\mathrm{~V}_{\mathrm{x}}}\right)^{\mathrm{m}}, 0.2 \leqslant \mathrm{~m} \leqslant 5.0 \\
\mathrm{~V}_{\mathrm{REF}} & =+9.0 \text { Volts }
\end{aligned}
$$

By either jumper connections on the pins, or selection of two external resistors the user can program the 433 to: multiply, divide, square, square root, root of a ratio, square of a ratio, or raise voltage ratios to an arbitrary power, $m$.

When used with a low cost op amp, such as AD741, the model 433 may be used to compute the true rms value of a varying signal. With two such op amps, the 433 can be used to perform accurate vector computations over wide ranges of the vector sum.
Due to its $\log$ /antilog circuit approach, signal levels of 100 mV to 10 V may be processed with a maximum output error of $0.25 \%$ F.S. (433B). The allowable input range for the three input variables is 0.01 to +10 V , for which there is a typical error of $\pm 5 \mathrm{mV} \pm 0.3 \%$ of the theoretical output voltage for model 433 J , and $\pm 1 \mathrm{mV} \pm 0.15 \%$ for 433 B .

Because of its small size, accuracy, versatility, and speed (and all at low cost), the model 433 will prove to be an essential component in equipment requring on-the-spot computations in real time, or for linearizing a wide range of transducer characteristics in medical, industrial, and process control equipment. Designed with the OEM's needs in mind, the model 433 is attractively priced for new equipment designs.

## PRINCIPLE OF OPERATION

The model 433 is comprised of $\log$ and antilog circuits interconnected as shown in Figure 1. The log ratio circuit provides


Figure 1. Functional Block Diagram
the $\log$ of $V_{x} / V_{z}$ to terminals $A, B, C$ where, for exponents other than unity, it is scaled by two external programming resistors (see hook-up diagrams for connection and values of these two resistors). The scaled log ratio from terminal C is subtracted from a signal proportional to the $\log$ of $\mathrm{V}_{\mathrm{y}}$. The resulting expression is operated on by the antilog circuit, yielding an output of

$$
e_{o}=\frac{10}{V_{R E F}} V_{y}\left(\frac{V_{z}}{V_{x}}\right)^{m}, V_{R E F}=+9.0 \text { Volts }
$$

The voltage reference circuit is a high stability $\left(0.005 \% /{ }^{\circ} \mathrm{C}\right)$ voltage source which is generated internally. It is provided as an output terminal for user convenience, and may be used as a constant at any of the input terminals.

## ONE-QUADRANT DIVIDER

When connected as a divider, the model 433B has less than $1 / 4 \%$ output error over an input signal range of 100:1. This performance is obtained with no external trims, and is nearly twenty times better than that attainable with a $0.1 \%$ multiplier/divider connected in a feedback loop.

## SPECIFICATIONS <br> (typical @ $+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ unless otherwise noted)

| Model | 433J | 433 B |
| :---: | :---: | :---: |
| Transfer Function | $\mathrm{e}_{0}=+\frac{10}{V_{\text {REF }}} \mathrm{V}_{\mathrm{y}}\left(\frac{\mathrm{V}_{\mathrm{z}}}{\mathrm{V}_{\mathrm{x}}}\right)^{\mathrm{m}}$ | * |
| Reference Terminal Voltage ${ }^{1}$ <br> $\mathrm{V}_{\text {ref }}$ (Internal Source) <br> vs Temp $\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ | $\begin{aligned} & +9.0 \mathrm{~V} \pm 5 \% @ 1 \mathrm{~mA} \\ & \pm 0.005 \% /^{\circ} \mathrm{C} \end{aligned}$ | * |
| Rated Output ${ }^{1}$ | +10.5V@ $5 \mathrm{~mA}, \mathrm{~min}$ | * |
| Input |  |  |
| Signal Range | $0 \leqslant \mathrm{~V}_{\mathrm{x}}, \mathrm{V}_{\mathrm{y}}, \mathrm{V}_{z} \leqslant+10 \mathrm{~V}$, | * |
| Max Safe Input | $\mathrm{V}_{\mathrm{x}}, \mathrm{V}_{\mathrm{y}}, \mathrm{V}_{\mathrm{z}} \leqslant \pm 18 \mathrm{~V}$ | * |
| Resistance |  |  |
| X Terminal | $100 \mathrm{k} \Omega \pm 1 \%$ | * |
| Y Terminal | $90 \mathrm{k} \Omega \pm 10 \%$ | * |
| Z Terminal | $100 \mathrm{k} \Omega \pm 1 \%$ | * |
| External Adjustment of the |  |  |
| Exponent, $m$ | 1/5 $\mathrm{R}_{2}$ |  |
| Range for $m<1$ (Root) | $1 / 5 \leqslant m<1, m=\frac{2}{R_{1}+R_{2}}$ | * |
| Range for $\mathrm{m}>1$ (Power) | $1 \leqslant m<5, m=\frac{R_{1}+R_{2}}{n}$ | * |
|  | ${ }^{\circ} \mathrm{R}_{2}$ |  |
| " | $\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \leqslant 200 \Omega$ | * |
| Accuracy (Divide Mode, $\left.\mathrm{m}=1, \mathrm{~V}_{\mathrm{y}}=\mathrm{V}_{\mathrm{REF}}\right)^{2,3}$ |  |  |
| Total Output Error @ $+25^{\circ} \mathrm{C}$ (for specified input range) |  |  |
| Typical (RTO) | $\pm 5 \mathrm{mV} \pm 0.3 \%$ of output | $\pm 1 \mathrm{mV} \pm 0.15 \%$ of output |
| Max Error (RTO) | $\pm 50 \mathrm{mV}$ | $\pm 25 \mathrm{mV}$ |
| Input Range ( $\mathrm{V}_{\mathrm{z}} \leqslant \mathrm{V}_{\mathrm{x}}$ ) | 0.01 V to $10 \mathrm{~V}, \mathrm{~V}_{\mathrm{z}}$ | * |
|  | 0.1 V to $10 \mathrm{~V}, \mathrm{~V}_{\mathrm{x}}$ | * |
| Over Specified Temp. Range | $\pm 1 \%$ | $\pm 1 \%$ max |
| Output Offset Voltage |  | - |
| (Not Adjustable) |  |  |
| Initial @ $+25^{\circ} \mathrm{C}$ | $\pm 5 \mathrm{mV}$ 。 | $\pm 2 \mathrm{mV}$ max |
| Offset vs Temp. | $\pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ max |
| Noise, 10 Hz to 1 kHz |  |  |
| $\mathrm{V}_{\mathbf{x}}=+10 \mathrm{~V}$ | $100 \mu \mathrm{~V}$ rms | * |
| $\mathrm{V}_{\mathbf{x}}=+0.1 \mathrm{~V}$ | $500 \mu \mathrm{~V} \mathrm{rms}$ | * |
| Bandwidth, $\mathrm{V}_{\mathrm{y}}, \mathrm{V}_{\mathrm{z}}$ |  |  |
| Small Signal ( -3 dB ), 10\% |  |  |
| of dc Level | $\mathrm{V}_{\mathrm{y}}$ or $\mathrm{V}_{\mathrm{z}}$ | * |
| $\because V_{y}=V_{z}=V_{x}=10 \mathrm{~V}$ | 100 kHz | * |
| $V_{y}=V_{z}=V_{x}=1 \mathrm{~V}$ | 20 kHz | * |
| $\mathrm{V}_{\mathrm{y}}=\mathrm{V}_{\mathrm{z}}=\mathrm{V}_{\mathrm{x}}=0.1 \mathrm{~V}$ | 1 kHz | * |
| $\mathrm{V}_{\mathrm{y}}=\mathrm{V}_{\mathrm{z}}=\mathrm{V}_{\mathrm{x}}=0.01 \mathrm{~V}$ | 400 Hz | * |
| Full Output ( $\mathrm{V}_{\mathrm{y}}$ or $\mathrm{V}_{\mathrm{z}}=5 \mathrm{~V}$ dc $\pm 5 \mathrm{Vac}$ ) | $\left(\mathrm{V}_{\mathrm{x}}\right) \times(5 \mathrm{kHz})$ | * |
| Power Supply Range |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ dc @ 10 mA | * |
| Operating | $\pm(12$ to 18$) \mathrm{V}$ dc | * |
| Temperature Range |  |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Mechanical |  |  |
| Case Size | 1.5 " $\times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$ | * |
| Mating Socket | AC1038 | * . |

[^19]OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


Mating Socket AC1038

WIRING CONNECTIONS Bottom View Shown in All Cases

DIVIDE MODE ( $m=1, v_{y}=\mathbf{V}_{\text {REF }}$ )


POWERS $\mathrm{m} \geqslant 1$


ROOTS $\mathbf{m} \leqslant \mathbf{1}$


## Aplyng the Multingtion Module

MODEL 433B - 0.25\% DIVIDER, WIDE DYNAMIC RANGE
Probably the most impressive performance improvement owing to model 433 's $\log$ /antilog circuit approach, is its ability to hold high divider accuracies over a wide 100:1 input signal range.
When using a conventional multiplier/divider as a divider, accuracy, offset drift, and noise performance are all degraded as the denominator is decreased.
For model 433, accuracy, offset drift, and noise performance are all virtually independent of denominator level as illustrated in Figure 2 and this performance is obtained with no external trims.


Figure 2. Comparison of Divider Error vs. Denominator Level for Model 433J and a Conventional Mult./Div.

## FREQUENCY RESPONSE

A curve of amplitude vs. bandwidth for model 433 is shown in Figure 3. For all input terminals, the small signal frequency response ( -3 dB point) is signal level dependent, decreasing from 100 kHz for a 10 V input to 400 Hz for a 10 mV input. These small signal measurements are made by superimposing a $10 \%$ small signal amplitude on the de level being characterized.

Full output for a $\pm 5$ volt signal superimposed on a 5 V dc level is 50 kHz for the multiplier, and $\mathrm{V}_{\mathrm{x}} \mathrm{x} 5 \mathrm{kHz}$ for the divider.


Figure 3. 433 Small Signal Bandwidth vs. Input Voltage

## VARYING THE EXPONENT, m

Presented in Figure 4 is a family of curves which illustrates the effect of varying the exponent, $m$. All curves have been scaled for the full scale output of 10 V by reducing the 433 's transfer equation to $\mathrm{e}_{\mathrm{O}}=10\left(\mathrm{~V}_{\mathrm{Z}} / \mathrm{V}_{\mathrm{X}}\right)^{\mathrm{m}}$. For applications where a continuous variation in $m$ is desired, connections should be made' as shown in Figure 5C. Model 433 features very small accuracy changes $(\approx 0.1 \%$ ) as $m$ is adjusted over the entire range from 0.2 to 5 .

Various values of $m$ are programmed by two external resistors, $\mathbf{R}_{1}$ and $\mathbf{R}_{\mathbf{2}}$. For values of $m<1$ resistor connections are made


Figure 4. Varying the Exponent, m
to terminals, $1,7,8$ as shown in Figure 5A. For values of $m$ $>1$, see Figure 5 B. For $m=1$, connect terminals 1,7 and 8 together.


Figure 5. Resistor Programming for the Exponent, m

## NOISE PERFORMANCE

The curves shown in Figure 6 are for output noise vs. signal level in a 1 kHz BW for worst case conditions. These conditions exist when $V_{X}$ is equal to $V_{Z}$ and is varied over the specified range. It should be noted that for 0.1 V inputs the effective gain is $\mathbf{1 0 0}$. To retain the full performance capability of model 433 , all external noise sources should be isolated from the input terminals.
An exceptional advantage of the 433 over other means of dividing is revealed by these curves. That feature being that noise is virtually independent of signal level. For a $100: 1$ signal level change of the denominator, the output noise is changed only 3:1. Division by using a multiplier in the feedback loop exhibits a $100: 1$ increase in output noise for a denominator signal level change of 100:1.


Figure 6. Model 433 Noise vs. Denominator for Various Exponents, $m$


Figure 7. Divider
When connected as a divider as shown above, the 433 has less than $1 / 2 \%$ error ( 50 mV ) for input signals from 100 mV to 10 V . Output noise, offset drift and accuracy are all virtually independent of signal level and no trims are required.


Figure 8. Transducer Linearization
A transducer's output may be linearized by utilizing the 433 as an exponentiator. In the example above, a transducer is used to convert a force, F , to a voltage, V . The desired relationship being V directly proportional to F ; i.e., $\mathrm{V}=\mathrm{CF}$ where C is constant.

The actual output for this example is proportional to F , but is a nonlinear relation which can be approximated by $\mathrm{CF}^{1 / 2.2}$. Connecting the 433 as shown with $m=2.2$ provides the desired relation of $\mathrm{e}_{\mathrm{O}}=\mathrm{CF}$.


Figure 9. Square Root
The square root of a single variable may be obtained with no external components when connected as shown above. Noise performance is even better than that for the multiply or divide mode.


Figure 10. True rms
By combining the 433 with a simple filter, using an external op amp as shown above, the true rms value of a one quadrant input signal may be computed. Accuracy is not degraded by crest factor, provided the maximum input is 10 V or less.

The 433 output is applied to an integrator to average the signal and is then fed back to the X input to obtain the square root of the mean square of the input.

Accuracy of $5 \mathrm{mV}+0.1 \%$ of reading may be achieved over an input range of $500: 1$.


Figure 11. Vector Computation $V_{C}=\sqrt{V_{A}{ }^{2}+V_{B}{ }^{2}}$
The vector computation circuit shown in Figure 11 illustrates the extreme versatility of model 433 . Used with two inexpensive op amps the 433 is used as a basic building block, which in this case, provides the square root of the sum of the squares.
This application is based on the identity for the difference of squares. The derivation is shown by the equations above and the final equation for $\mathrm{V}_{\mathrm{c}}$ is implemented.
Due to the excellent inherent accuracy of the above circuit (error $=0.1 \%$ of reading), matched resistors with a low T.C. should be used. Errors of only $0.1 \%$ of the theoretical output may be achieved over signal levels of +100 mV to +10 V .

The usefulness of model 433 extends beyond the illustrative examples shown above. Model 433 may also be used to generate basic trigonometric functions (sine, cosine, arctangent). Further detailed applications information on model 433 is provided in the Nonlinear Circuits Handbook, published by Analog Devices.

# High Accuracy, Two Quadrant Analog Divider MOOEL 436 

## FEATURES

Two Quadrant: Numerator Range: $\pm 10 \mathrm{~V}$
High Accuracy: 0.5\% max (436A), 0.25\% max (436B) over 100:1 Dynamic Range
No Trimming Required to Achieve Rated Accuracy
1000:1 Denominator Range: With External Trim
Low Nonlinearity: 0.05\% (436B)
Low Harmonic Distortion: -66dB (436B)
All Hermetically-Sealed Semiconductors
Wide Operating Temperature Range, $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
APPLICATIONS
Linear Gain Control (80dB Range)
Transducer Linearization Instrumentation Calculation
Adaptive Process Control

## GENERAL DESCRIPTION

Model 436 is a precision, two-quadrant variable transconductance analog divider featuring guaranteed accuracy of $\pm 0.5 \%$ (model 436A) and $\pm 0.25 \%$ (model 436B) over a $100: 1$ denominator signal range ( 100 mV to 10 V ) with no external adjustments. With the use of optional external trimming, accuracy may be improved to $\pm 0.05 \%$ (436B) over a $1000: 1$ denominator signal range ( 10 mV to 10 V ). In addition to this excellent accuracy, model 436 offers a small signal bandwidth ( -3 dB ) of 300 kHz and typical numerator nonlinearity of less than $\pm 0.05 \%$ $(5 \mathrm{~Hz}$ to 30 kHz ).

Through the use of hermetically-sealed semiconductors, the model 436 affords exceptional reliability over a wide operating temperature range $\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$. This compact $\left(1.5^{\prime \prime} \times 1.5^{\prime \prime}\right.$ $x 0.6^{\prime \prime}$ ) epoxy module provides further reliability by protecting the output against damage due to short circuits to ground. The model 436 is pin compatible with most modular multipliers. This allows the model 436 to replace inverted multiplier type dividers in existing sockets to give improved accuracy and increased dynamic range.

## TWO QUADRANT OPERATION

Dividers are generally available as single and two-quadrant devices. Dividers that are formed by closing the loop around a four-quadrant transconductance multiplier are capable of operating in two quadrants. Unfortunately, because of the feedback around the multiplier, these dividers suffer from errors which increase directly as the denominator decreases. Even using $0.1 \%$ multipliers, these errors become large as the denominator becomes small and high performance is possible only over a

limited range of input levels. This denominator dependency of divider errors can be greatly reduced by application of log-antilog techniques, as in the model 434 that has a $0.25 \%$ accuracy for denominators within 0.1 to 10 V . However, while dividers that use log-antilog circuits are inherently more accurate than inverted multiplier devices, they are limited to single-quadrant operation by the nature of the log function.

The model 436 employs a unique log-antilog circuit to provide two-quadrant operation with high accuracy over a very wide range of denominators.

## THEORY OF OPERATION

Model 436 is comprised of summing networks, log circuits and a transconductance differential amplifier as shown in Figure 1.


Figure 1. Functional Block Diagram

| MODEL | . | 436A | 436B |
| :---: | :---: | :---: | :---: |
| TRANSFER FUNCTION | $\left\|\mathrm{V}_{\mathbf{z}}\right\| \leqslant \mathrm{V}_{\mathrm{x}} ; \mathrm{V}_{\mathrm{x}}>0$ | $e_{0}=10 V_{z} / V_{X}$ | * |
| ACCURACY ${ }^{1}$ |  |  |  |
| Total Output Error, @ $+25^{\circ} \mathrm{C}$ \|V |  |  |  |
| No External Trim | $+0.1 \leqslant V_{x} \leqslant+10 \mathrm{~V}$ | $\pm 0.5 \%, \max$ | $\pm 0.25 \%$, max |
| External Trim | $+0.1 \leqslant V_{X} \leqslant+10 \mathrm{~V}$ | +0.3\%, max | $\pm 0.1 \%$, max |
| Over Temperature $\quad+0.1 \leqslant \mathrm{~V}_{\mathrm{X}} \leqslant+10 \mathrm{~V}$ |  |  |  |
| No External Trim | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 2.0 \%, \max$ | $\pm 1.0 \%$, max |
| No External Trim | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 4.0 \%$, max | $\pm 2.0 \%, \max$ |
| Vs. Supply Voltage |  | $\pm 0.02 \% / \%$ | * |
| Warm Up Time to Rated Performance |  | 5 Minutes | * |
| NONLINEARITY | $\left\|\mathrm{V}_{\mathrm{z}}\right\| \mathrm{V}_{\mathrm{x}},+0.1 \leqslant \mathrm{~V}_{\mathrm{x}} \leqslant+10 \mathrm{~V}$ | $\pm 0.15 \% \max (0.1 \%$ typ) $\pm 0.1 \% \max (0.05 \%$ typ) |  |
| RATED OUTPUT ${ }^{2}$ |  |  |  |
| Voltage |  | $\pm 10 \mathrm{~V}, \mathrm{~min}$ | * |
| Current |  | $\pm 5 \mathrm{~mA}$, min | * |
| Resistance |  | $0.1 \Omega$ | * |
| Capacitance Load |  | 0 to $1000 \mathrm{pF}, \mathrm{min}$ | * |
| INPUT SPECIFICATIONS |  |  |  |
| Voltage, Numerator Signal ( $\mathrm{V}_{\mathrm{z}}$ ) | $\left\|\mathrm{V}_{\mathrm{z}}\right\| \leqslant \mathrm{V}_{\mathrm{x}}$ | $\pm 10 \mathrm{~V}$ | * |
| Voltage, Denominator ( $\mathrm{V}_{\mathrm{X}}$ ) | $\mathrm{V}_{\mathrm{X}}>0$ | $+10 \mathrm{~V}$ | * |
| Safe Input Voltage, $\mathrm{V}_{\mathbf{Z}}$ and $\mathrm{V}_{\mathbf{x}}$ |  | $\pm \mathrm{V}_{\mathrm{s}}, \max$ | * |
| Offset Voltage, © $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Z}}$ and $\mathrm{V}_{\mathrm{X}}$ |  | $\pm 100 \mu \mathrm{~V}$ | * |
| vs. Temperature | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Z}}, \mathrm{V}_{\mathrm{X}}$ | $\pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | * |
| vs. Supply Voltage, $\mathrm{V}_{\mathbf{Z}}$ and $\mathrm{V}_{\mathbf{X}}$ |  | $\pm 30 \mu \mathrm{~V} / \%$ | * |
| External Trim Adjustment Range, |  | $\pm 4.5 \mathrm{mV}$ | * |
| External Trim Adjustment Kange, |  | $\pm 1.5 \mathrm{mV}$ | * |
| Voltage Noise, 10 Hz to $10 \mathrm{kHz}, \mathrm{V}_{\mathrm{x}}$ an |  | $15 \mu \mathrm{~V}, \mathrm{rms}$ | * |
| INPUT IMPEDANCE |  |  |  |
| Numerator, $\mathrm{V}_{\mathbf{z}}$ |  | $9 \mathrm{k} \Omega, \pm 2 \%$ | * |
| Denominator, $\mathrm{V}_{\mathbf{x}}$ | . | $25 \mathrm{k} \Omega, \pm 1 \%$ | * |
| OUTPUT SPECIFICATIONS ${ }^{3}$ |  |  |  |
| Offset Voltage, @ $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbf{x}}=+10 \mathrm{~V}$ |  | $\pm 10 \mathrm{mV}$ | * |
| vs. Temperature $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, | $V_{x}=+10 \mathrm{~V}$ | $\pm 500 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | * |
| vs. Supply Voltage |  | $\pm 50 \mu \mathrm{~V} / \%$ | * |
| External Trim Adjustment Range |  | $\pm 20 \mathrm{mV}$ | * . |
| Voltage Noise, 10 Hz to $10 \mathrm{kHz}, \mathrm{V}_{\mathrm{x}}=+1$ |  | $200 \mu \mathrm{~V}, \mathrm{rms}$ | * |
| 10 Hz to $300 \mathrm{kHz}, \mathrm{V}_{\mathrm{X}}=$ | +10V | $750 \mu \mathrm{~V}, \mathrm{rms}$ | * |
| FREQUENCY RESPONSE |  |  |  |
| Small Signal, $\mathbf{- 3 d B}$, | $+0.1 \leqslant \mathrm{~V}_{\mathrm{x}} \leqslant+10 \mathrm{~V}$ | 300 kHz | * |
| Full Power | $+0.1 \leqslant \mathrm{~V}_{\mathrm{x}} \leqslant+10 \mathrm{~V}$ | 30 kHz | * |
| Slew Rate | $+0.1 \leqslant V_{x} \leqslant+10 \mathrm{~V}$ | $2 \mathrm{~V} / \mu \mathrm{s}$ | * |
| Settling Time, to $\pm 0.5 \%, \pm 10$ Volt Ste | $\mathrm{p}, \mathrm{V}_{\mathrm{X}}=+10 \mathrm{~V}$ | $10 \mu \mathrm{~s}$ | * |
| Settling Time, to $\pm 0.5 \%, \pm 10$ Volt Ste | p, $\mathrm{V}_{\mathrm{x}}=+0.1 \mathrm{~V}$ | $10 \mu \mathrm{~s}$ | * |
| Overload Recovery, $+0.1 \leqslant \mathrm{~V}_{\mathrm{X}} \leqslant+10 \mathrm{~V}$ |  | $5 \mu \mathrm{~s}$ | * |
| POWER SUPPLY ${ }^{4}$ |  |  |  |
| Voltage, Rated Performance |  | $\pm 15 \mathrm{~V} \mathrm{dc}$ | * |
| - Voltage, Operating |  | $\pm(12$ to 18$) \mathrm{V}$ dc | * |
| Current, Quiescent |  | $\pm 9 \mathrm{~mA}$ | * |
| TEMPERATURE RANGE |  |  |  |
| Rated Performance |  | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | . | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |  |
| Case Size |  | $1.5{ }^{\prime \prime} \times 1.5{ }^{\prime \prime} \times 0.62^{\prime \prime}$ | * |
| Mating Socket |  | AC-1041 | * |
| Weight, grams |  | 36 | * |

*Specifications same as model 436A.
${ }^{1}$ Error is specified as a percentage of full scale output where full scale output is 10 volts.
${ }^{2}$ Output is protected for short circuits to ground, indefinite.
${ }^{3}$ Output offset is specified with no external trimming; optional $50 \mathrm{k} \Omega$ potentiometer may be connected to zero the output offset voltage.
${ }^{4}$ Recommended power supply; model $904, \pm 15 \mathrm{~V}$ @ 50 mA output. Specifications subject to change without notice.

## NONLINEAR CIRCUITS HANDBOOK

The Nonlinear Circuits Handbook, available from Analog Devices, is an invaluable source of information on principles, circuitry, performance specifications, testing and application of the class of devices designed for use in nonlinear applications. This text provides you with all the fundamentals and guidelines necessary for the proper selection and use of function modules.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


BOTTOM VIEW
MATING SOCKET AC-1041


WIRING CONNECTIONS Bottom View Shown in all Cases


Figure 2. Divide Mode Connections


Figure 3. Optional Trim Connections

## Applying the Two Quadrant Divider

The summing and log circuits provide signals to the input of the differential amplifier that are proportional to the sum and difference of the $\mathbf{X}$ and $\mathbf{Z}$ inputs. The difference between these two signals causes an imbalance current, $\Delta \mathbf{I}_{\mathbf{c}}$, in the differential amplifier. The resultant output currents of the differential amplifier are equal to $\mathrm{I}_{\mathrm{REF}} / 2+\Delta \mathrm{I}_{\mathrm{C}}$ and $\mathrm{I}_{\mathrm{REF}} / 2-\Delta \mathrm{I}_{\mathrm{C}}$, where $\mathrm{I}_{\text {REF }}$ is a stable reference current supply. These two output currents bear a relationship to the input signals that is expressed by:

$$
\frac{\mathrm{X}+\mathrm{Z} / 2}{\mathrm{X}-\mathrm{Z} / 2}=\frac{\mathrm{I}_{\mathrm{REF}} / 2+\Delta \mathrm{I}_{\mathrm{c}}}{\mathrm{I}_{\mathrm{REF}} / 2-\Delta \mathrm{I}_{\mathrm{c}}}
$$

The final amplifier stage of the model 436 processes these currents and yields an output voltage whose expression is,

$$
E_{O}=K I_{\text {REF }} \frac{Z}{X}=\frac{10 Z}{X}
$$

This ratio relationship between X and Z is very accurate even for small value of $X$. Also by virtue of the log-antilog nature of this technique, output errors remain reasonably constant over the specified range of denominator inputs. Beyond the specified denominator range, second order effects, due to input offsets, cause the output error to increase with decreasing denominator. In the model 436, these second order effects are minimized. Input offsets can be further reduced by means of external trims. Trimming allows the 436 to maintain rated accuracy over a 1000:1 range of denominator inputs. Therefore, model 436 provides excellent performance and stability over a wide range of input signals and operating conditions. For a detailed explanation of the design used in the 436, refer to Analog Devices' Nonlinear Circuits Handbook (\$5.95).

## ACCURACY VS. DENOMINATOR

By virtue of the nature of the log function, the errors associated with log-antilog type dividers can be expressed as a constant plus a constant fraction of the output over the specified input range. Therefore, unlike inverted multiplier type dividers which demonstrate an inverse relationship between accuracy and denominator, the model 436 has outstanding accuracy which is reasonably denominator independent over a 100:1 range. Model 436A and 436B are guaranteed to have maximum output error of $0.5 \%$ and $0.25 \%$ respectively for denominator values from 100 mV to 10 volts. A plot of typical output error vs. denominator for the 436 is shown in Figure 4.


Figure 4. Total Output Error vs. Denominator at Constant Ratio $V_{z} N_{X}=1$. Comparison of Model 436 with Model 435, 0.1\% Multiplier-Divider.

The accuracy of the 436 can be further improved by use of external trims (see Optional Adjustment Procedure). Figure 4 shows accuracy vs. denominator for a 436 with external trim. Optional trimming allows the 436B to maintain better than $0.1 \%$ accuracy over a 1000:1 range of the denominator signal.

## ACCURACY VS. TEMPERATURE

The output offset drift vs. temperature of the model 436 remains fairly constant over a 100:1 range of denominators. Total error drift is typically $1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ at $\mathrm{V}_{\mathrm{X}}=10 \mathrm{~V}$ and $2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ at $\mathrm{V}_{\mathrm{x}}=100 \mathrm{mV}$. Model 436 is therefore capable of maintaining outstanding accuracy over a wide range of temperature and denominator signal levei. Figure 5 shows total error drift vs. denominator for the 436.


Figure 5. Total Error Drift vs. Denominator

## NONLINEARITY

The symmetry of the type of circuit used in model 436 provides low numerator distortion independent of denominator level. Figure 6 shows nonlinearity vs. denominator.


Figure 6. Nonlinearity vs. Signal Level for Constant Output $=10 \sin \omega t(10 \mathrm{~Hz})$

## FREQUENCY RESPONSE

The bandwidth of any divider decreases with a decrease in denominator due to the increase in system gain. Figure 7 shows a typical plot of the small signal and full power bandwidth vs. denominator for the model 436.


Figure 7. Small Signal Bandwidth (-3dB) and Full Power Bandwidth vs. Denominator

## NOISE PERFORMANCE

Model 436 offers very good output noise performance in addition to its other excellent operating characteristics. Output noise can be an important parameter in dynamic computing. The model 436 typically has a $200 \mu \mathrm{~V} \mathrm{rms}$ output noise level in the 10 to 10 kHz band for $\mathrm{V}_{\mathrm{X}}=+10 \mathrm{~V}$.
Figure 8 shows output noise vs. denominator for model 436.


Figure 8. Output Noise vs. Denominator -5 Hz to 10 kHz

## OPTIONAL ADJUSTMENT PROCEDURE

One of model 436's features is high untrimmed accuracy. As shown in Figure 4, significant improvement in performance can be achieved with external trimming. Model 436 can be typically trimmed to less than $\pm 0.1 \%$ of full scale accuracy ( $\pm 10 \mathrm{mV}$ error) for a denominator signal range from +10 mV to +10 V (1000:1). To achieve this performance, the following adjustment procedure is recommended: (see Figure 3)

1) Allow unit to warm up for approximately 5 minutes. Let denominator $\left(\mathrm{V}_{\mathrm{X}}\right)=+10 \mathrm{~V}$ and numerator $\left(\mathrm{V}_{\mathrm{Z}}\right)=0 \mathrm{~V}$ (connect to common pin). Adjust OUTPUT OFFSET potentiometer ( $\mathrm{R}_{\mathrm{O}}$ ) for 0 mV output.
2) Let denominator $=+10 \mathrm{mV}$ and numerator $=0 \mathrm{~V}$ (connect to common pin). Adjust NUMERATOR OFFSET potentiometer ( $\mathrm{R}_{\mathrm{n}}$ ) for 0 mV output.
3) a. Let denominator $=$ numerator $=+10.000 \mathrm{~V}$ and adjust GAIN potentiometer ( $\mathrm{R}_{\mathrm{g}}$ ) for +10.000 V output. b. Reverse the polarity of numerator (to -10.000 V ), and note the output voltage error (error $=10.000-\left|\mathrm{e}_{\mathrm{o}}\right|$ ). The GAIN potentiometer $\mathrm{R}_{\mathrm{g}}$ should be readjusted to achieve the lowest error for both step a. and step b.
4) Connect both numerator/denominator together and apply a +10 mV input. Adjust DENOMINATOR OFFSET potentiometer ( $\mathrm{R}_{\mathrm{d}}$ ) for +10.000 V output.

## REPLACEMENT OF 0.1\% MULTIPLIERS

In divider applications requiring high accuracy over a wide range of denominators, the model 436 provides significant advantages over $0.1 \%$ multipliers used in the inverted multiplier divide mode. As shown in Figure 4, an untrimmed 436 yields better overall accuracy than the most accurate available multiplier ( 435 K ) for a $100: 1$ change in denominator. With external trimming, model 436 delivers vastly superior performance over an even wider spread of denominator levels. The inverted multiplier type dividers suffer from the magnification of errors by $10 / V_{X}$ whereas the errors of the variable transconductance circuit of model 436 are nearly independent of denominator. This advantage of the 436 design also is reflected in the reduced dependency of total error drift and bandwidth on the value of $V_{\mathbf{x}}$. Figure 9 shows small signal bandwidth vs. denominator for the 436 and for $0.1 \%$ multiplier-dividers.


Figure 9. Bandwidth (-3dB) vs. Denominator

## APPLICATIONS

## Ratiometric Measurements

Dividers are useful for direct readout of such ratios as efficiencies, losses or gains, \% distortion, impedance magnitudes, elasticity (stress/strain). Ratios may be taken of instantaneous, average, RMS or peak quantities. Furthermore, in conjunction with sample/hold devices, ratios may be taken of any of these measurements at different instants of time.
Ratiometric measurements are not new, but the low cost of precision analog dividers, like the model 436, should serve as an encouragement to designers to consider employment of the technique as a realistic alternative to expensive, tightly regulated reference sources for measurement. The divider output can profitably provide constant direct readout information on a DPM, such as the AD2026. In addition to eliminating the need for precise sources, the cost of calibration time required in systems currently depending on these sources can be reduced by ratiometric techniques employing the 436 divider.
A simple example involving the use of dividers in eliminating the effects of a common parameter is found in bridge measurements, where variations of the power supply directly affect the scale factor. But, if the output is divided by the bridge supply voltage, the scale factor depends only on the stability of the divider. The model 436 has the initial accuracy and stability which makes it useful in many ratio applications.
Compensation for reference-voltage variations is an example of reducing the effects of a common electrical parameter. However, ratios can also be used to eliminate the effects of a common physical parameter. For example, in light transmission measurements, it is common to compensate for variations in light intensity by transmitting two beams, one through a reference medium, the other through the medium being measured, and to take the ratio of the two measurements.


Figure 10. Ratio Measurements
The resultant output of ratiometric measurements may also be used as a feedback signal in adaptive process control networks. This technique facilitates accurate on-line monitoring and control of vital system parameters.

## Contents

Selection Guide ..... 5-3
General Information and Definitions of Specifications ..... 5-4
$755 \mathrm{~N} / \mathrm{P}$ High dc performance log-antilog amplifier module ..... 5-7
$757 \mathrm{~N} / \mathrm{P}$ Log-ratio amplifier module ..... 5-11
$759 \mathrm{~N} / \mathrm{P}$ Low-cost, widest-bandwidth log-antilog amplifier module ..... 5-15

## Selection Guide <br> Log/Antilog Amplifiers

This Selection Guide includes both log/antilog amplifiers and log-ratio modules. The suffixes " N " and " P " refer to the specified polarity of input current or voltage when connected as a log amplifier, or the polarity of output voltage as an antilog amplifier. " N " designates positive voltage, " P " negative.
General information and definitions of specifications can be found in the following pages. All specifications are typical at rated supply and load, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless noted otherwise.

| Model | Characteristics | Page |
| :---: | :---: | :---: |
| Model 755N/P Log-antilog amplifier | High performance: $\pm 1 \%$ max log-conformity error for 6 decades of current ( 1 nA to 1 mA ) and 4 decades of voltage ( 1 mV to 10 V ), and $0.5 \%$ max conformity error for 4 decades of current ( 10 nA to $100 \mu \mathrm{~A}$ ) and 3 decades of voltage ( 1 mV to 1 V ), $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ module. Antilog output range: 4 decades, 1 mV to $10 \mathrm{~V}, \mathrm{~K}=1,2,2 / 3 \mathrm{~V} /$ decade, $\mathrm{I}_{\text {ref }}=10 \mu \mathrm{~A}$ (externally adjustable). | 5-7 |
| Model 759N/P <br> Log-antilog amplifier | Small size and low cost: $1.13^{\prime \prime} \times 1.13^{\prime \prime} \times 0.4^{\prime \prime}$ module, wide bandwidth $200 \mathrm{kHz} @ 1 \mu \mathrm{~A}, \pm 2 \%$ max log-conformity error for 5 decades of current $(10 \mathrm{nA}$ to 1 mA$)$ or 4 decades of voltage ( 1.0 mV to 10 V ), and $\pm 1 \%$ max conformity error for 4 decades of current ( 20 nA to $200 \mu \mathrm{~A}$ ). Log operating range: 6 decades of current ( 1 nA to 1 mA ) and 4 decades of voltage ( 1 mV to 10 V ). Antilog output range: 4 decades ( 1 mV to 10 V ), $\mathrm{K}=1,2,2 / 3 \mathrm{~V} /$ decade, $\mathrm{I}_{\text {ref }}=10 \mu \mathrm{~A}$ (externally adjustable). | 5-15 |
| Model 757N/P Log-ratio module | Input dynamic range, 6 decades of current ( 1 nA to 1 mA ), either channel, $\log$ conformity error $\pm 1.0 \%$ max; for 4 decades ( 10 nA to $100 \mu \mathrm{~A}$ ), log conformity error $\pm 0.5 \%$ max. Log of voltage by using external resistors. $K=1 \mathrm{~V} /$ decade, $\pm 1 \%$, max, or externally programmable. Can be used for antilog operations. | 5-11 |

## Orientation

Log/Antilog Amplifiers

The devices catalogued in this section are complete, self-contained modules that provide output voltage proportional to the logarithm or the antilogarithm (exponential) of an input quantity. These modules operate on the instantaneous values of inputs from dc to an upper cutoff frequency below 1 MHz .

## LOGS AND LOG RATIOS

In the logarithmic mode, the ideal output equation is

$$
E_{o}=-K \log _{10}\left(\frac{I_{\mathrm{in}}}{\mathrm{I}_{\mathrm{ref}}}\right)
$$

$\mathrm{E}_{\mathrm{o}}$ can be positive or negative; it is zero when the ratio is unity, i.e., $\mathrm{I}_{\text {in }}=\mathrm{I}_{\text {ref }}$. K is the output scale constant; it is equal to the number of output volts corresponding to a decade* change of the ratio. In the 755 and 759 log amplifiers, K is pin-programmable to be either $1 \mathrm{~V}, 2 \mathrm{~V}$, or $2 / 3 \mathrm{~V}$, or externally adjustable to any value $\geqslant 2 / 3 \mathrm{~V}$; in the model 757 logratio amplifier, K may be either a preset value of 1 V , or an arbitrary value adjustable by an external resistance ratio.
$\mathrm{I}_{\text {in }}$ is a unipolar input current within a 6-decade range ( 1 nA to 1 mA ) ; it may be applied directly, as a current, or derived from an input voltage via an input resistor (in which case, the ratio becomes $\mathrm{E}_{\text {in }} /\left(\mathrm{R}_{\text {in }} \mathrm{I}_{\mathrm{ref}}\right)=\mathrm{E}_{\text {in }} / \mathrm{E}_{\text {ref }}$. In models 755 and 759 , the magnitude of $\mathrm{I}_{\text {ref }}$ is internally fixed at $10 \mu \mathrm{~A}$ ( $\mathrm{E}_{\text {ref }}=$ 0.1 V ) or externally adjusted; but model 757 is a log-ratio amplifier, in which both $\mathrm{I}_{\text {in }}$ and $\mathrm{I}_{\text {ref }}$ (or $\mathrm{E}_{\text {in }}$ and $\mathrm{E}_{\text {ref }}$, using external scaling resistors) are input variables.
Each of the log amplifiers is available as a " P " or " N " option, depending on the polarity of the input voltage. Logarithms may be computed only for positive arguments, therefore the reference current must be of appropriate polarity to make the ratio positive. " N " indicates that the input current (or voltage) for the log mode is positive; " P " indicates that only negative voltage or current may be applied in the log mode. The polarity of $K$ also differs: $K$ is positive for " $N$ " versions and negative for " P " versions. Thus, +10 V applied to model 759 N , with $\mathrm{K}=+1 \mathrm{~V}$, would produce an output voltage, $\mathrm{E}_{\mathrm{o}}=-1 \mathrm{~V} \log (100)=-2 \mathrm{~V}$; on the other hand, -10 V applied to model 759 P , with $\mathrm{K}=1 \mathrm{~V}$, would produce an output voltage, $\mathrm{E}_{\mathrm{O}}=-(-1 \mathrm{~V}) \log (100)=+2 \mathrm{~V}$. The figure shows, in condensed form, the outputs of P and N log-amps, with differing $K$ values, for voltage and current inputs.

Log amplifiers in the log mode are useful for applications requiring compression of wide-range analog input data, linearization of transducers having exponential outputs, and analog computing, ranging from simple translation of natural relationships in log form (e.g., computing absorbance as the logratio of input currents), to the use of logarithms in facilitating analog computation of terms involving arbitrary exponents and multi-term products and ratios.

[^20]

LOG OF CURRENT


Output vs. Input of Model 755N \& 755P in Log Connection (Log Input Scales), Showing Voltages, and Polarity Relationships

## ANTILOGS

In the antilogarithmic (exponential) mode, the ideal output equation is

$$
\mathrm{E}_{\mathrm{o}}=\mathrm{E}_{\text {ref }} \exp _{10}\left(-\mathrm{E}_{\text {in }} / \mathrm{K}\right)
$$

$\mathrm{E}_{\text {in }}$ can be positive or negative; when it is zero, $\mathrm{E}_{\mathrm{o}}=\mathrm{E}_{\text {ref }}$. However, $\mathrm{E}_{\mathrm{o}}$ is always of single polarity, positive for " N " versions, negative for " $P$ " versions. Thus, for 759P, connected for $K=-2 V$, if $E_{\text {in }}=+4 V$, and $E_{\text {ref }}=-0.1 V$, then
$E_{0}=-0.1 \mathrm{~V} \cdot 10^{-4 /-2}$, or -10 V ; if $\mathrm{E}_{\text {in }}=-4 \mathrm{~V}$, then $E_{0}=-0.1 \mathrm{~V} \cdot 10^{-(-4) /-2}=-1 \mathrm{mV}$. The figure on the next page shows, in condensed form, the outputs of P and $\mathrm{N} \log$ amps, connected for antilogarithmic operation, with different K values.
Antilog amplifiers are useful for applications requiring expansion of compressed data, linearization of transducers having logarithmic outputs, analog function fitting or function generation, to obtain relationships or generate curves having volt-age-programmable rates of growth or decay, and in analog computing, for such functions as compound multiplication and division of terms having differing exponents.


> Antilog Operator Response Curves, Semilog Scale $E_{O}=E_{R E F} 10 V_{I N} /-K$

## LOG-ANTILOG AMPLIFIER PERFORMANCE

Considerable information regarding log- and antilog-amplifier circuit design, performance, selection, and applications is to be found in the NONLINEAR CIRCUITS HANDBOOK ${ }^{1}$. Several salient points will be covered here, and specifications will be defined.
A log/antilog amplifier consists of an operational amplifier and an element with antilogarithmic transconductance (i.e., the voltage into the element produces a current that is an exponential function of the voltage). As the figure shows, for logarithmic operations, the input current is applied at the opamp summing point, and the feedback circuit causes the amplifier output to produce whatever voltage is required to provide a feedback current that will exactly balance the input current.
In antilog operation, the input voltage is applied directly to the input of the antilog element, producing an exponential input current to the op-amp circuit. The feedback resistance transduces it to an output voltage.

a) Log/Antilog Amplifier Connected in the Log Mode ( $K=1$ )

[^21]
b) Log/Antilog Amplifier Connected in the Exponential Mode

The wide range of log/exponential behavior is made possible by the exponential current-voltage relationship of transistor base-emitter junctions,

$$
\mathrm{I}=\mathrm{I}_{\mathrm{o}}(\epsilon \mathrm{qV} / \mathrm{kT}-1) \cong \mathrm{I}_{\mathrm{o}} \epsilon \mathrm{qV} / \mathrm{kT}
$$

and $\quad V=(k T / q) \ln \left(I / I_{0}\right)$
where $I$ is the collector current, $I_{0}$ is the extrapolated current for $\mathrm{V}=0, \mathrm{~V}$ is the base-emitter voltage, $\mathrm{q} / \mathrm{k}\left(11605^{\circ} \mathrm{K} / \mathrm{V}\right)$ is the ratio of charge of an electron to Boltzmann's constant, and $T$ is junction temperature kelvin. In log/antilog devices, two matched transistors are connected so as to subtract the junction voltages associated with the input and reference currents, making the ratio independent of $\mathrm{I}_{\mathrm{o}}$ 's variation with temperature.

$$
\begin{aligned}
\Delta \mathrm{V} & =(\mathrm{kT} / \mathrm{q}) \ln \left(\mathrm{I}_{\text {in }} / \mathrm{I}_{\mathrm{o}}\right)-(\mathrm{kT} / \mathrm{q}) \ln \left(\mathrm{I}_{\text {ref }} / \mathrm{I}_{\mathrm{o}}\right) \\
& =(\mathrm{kT} / \mathrm{q})\left(\ln \mathrm{I}_{\text {in }}-\ln \mathrm{I}_{\text {ref }}\right)+(\mathrm{kT} / \mathrm{q})\left(\ln \mathrm{I}_{\mathrm{o}}-\ln \mathrm{I}_{\mathrm{o}}\right) \\
& =(\mathrm{kT} / \mathrm{q}) \ln \left(\mathrm{I}_{\text {in }} / \mathrm{I}_{\text {ref }}\right)
\end{aligned}
$$

The temperature-dependence of gain is compensated for by a resistive attenuator that uses a temperature-sensitive resistor for compensation. The attenuator also produces amplification of K to the specified nominal values, e.g., from the basic $59 \mathrm{mV} /$ decade ( $\mathrm{kT} / \mathrm{q}$ ) $\ln 10$ at room temperature) to 1V/decade.
Errors are introduced by the offset current of the amplifier, and the offset voltage, for voltage inputs; by inaccuracy of the reference current (or the effective reference voltage, for voltage inputs) in fixed-reference devices; and by inaccuracy of setting K. Additional errors are introduced by drift of these parameters with temperature. At any temperature, if these parameters are nulled out, there remains a final irreducible difference between the actual output and the theoretical output, called log-conformity error, which is manifested as a "nonlinearity" of the input-output plot on semilog paper. Best log conformity is realized away from the extremities of the rated signal range. For example, ${ }^{+}$log-conformity error of model 755 is $\pm 1 \%$ maximum, referred to the input, over the entire 6 -decade range from 1 nA to 1 mA ; but it is only $\pm 0.5 \%$ maximum over the $4-$ decade range from 10 nA to $100 \mu \mathrm{~A}$. A plot of log conformity error for model 759 is shown here.
Errors occurring at the input, and log-conformity errors, can only be observed at the output, but it is useful to refer them to the input (RTI). Equal percentage errors at the input, at what-


Log Conformity Error for Models 759N and 759P
ever input level, produce equal incremental errors at the output, for a given value of K . For example, if $\mathrm{K}=1$, and the RTI $\log$-conformity error is $+1 \%$, the magnitude of the output error will be

$$
\begin{aligned}
\text { Error } & =\text { Actual output }- \text { ideal output } \\
& =1 \mathrm{~V} \cdot \log \left(1.01 \mathrm{I} / \mathrm{r}_{\text {ref }}\right)-1 \mathrm{~V} \cdot \log \left(\mathrm{I} / \mathrm{I}_{\text {ref }}\right) \\
& =1 \mathrm{~V} \cdot \log 1.01=0.0043 \mathrm{~V}=4.3 \mathrm{mV}
\end{aligned}
$$

If, in this example, the input range happens to be 5 decades, the corresponding output range will be 5 volts, and the 4.3 mV log-conformity error, as a percentage of total output range, will be less than $0.1 \%$. Because this ambiguity can prove confusing to the user, it is important that a manufacturer specify whether the error is referred to the input or the output. The table below indicates the conversion between RTI percentage and output error-magnitudes, for various percent errors, and various values of $K$.

## LOG OUTPUT ERROR (mV)

| \% ERROR RTI | $\mathrm{K}=1 \mathrm{~V}$ | $\mathrm{~K}=2 \mathrm{~V}$ | $\mathrm{~K}=(2 / 3) \mathrm{V}$ |
| :---: | :---: | :---: | :---: |
| 0.1 | 0.43 | 0.86 | 0.28 |
| 0.5 | 2.2 | 4.3 | 1.4 |
| 1.0 | 4.3 | 8.6 | 2.9 |
| 2.0 | 8.6 | 17. | 5.7 |
| 3.0 | 13. | 26. | 8.6 |
| 4.0 | 17. | 34. | 11. |
| 5.0 | 21. | 42. | 14. |
| 10.0 | 41. | 83. | 28. |

For antilog operations, input and output errors are interchanged.
To arrive at the total error, an error budget should be made up, taking into account each of the error sources, and its contribution to the total error, over the temperature range of interest.
Dynamic response of log amps is a function of the input level. Small-signal bandwidths of ac input signals biased at currents above $1 \mu \mathrm{~A}$ tend to be roughly comparable. However, below $1 \mu \mathrm{~A}$, bandwidth tends to be in rough proportion to current level. Similarly, rise time depends on step magnitude and direction - step changes in the direction of increasing current are responded to more quickly than step decreases of current.

## DEFINITIONS OF SPECIFICATIONS

Log-Conformity Error When the parameters have been adjusted to compensate for offset, scale-factor, and reference errors, the log-conformity error is the deviation of the resulting function from a straight line on a semilog plot over the range of interest.
Offset Current ( $\mathrm{I}_{\mathrm{os}}$ ) is the bias current of the amplifier, plus any stray leakage currents. This parameter can be a significant source of error when processing signals in the nanoampere region. Its contribution in antilog operation is negligible.
Offset Voltage ( $\mathrm{E}_{\mathrm{os}}$ ) depends on the operational amplifier used for the log operation. Its effect is that of a small voltage in series with the input resistor. For current-logging operations, with high-impedance sources, its error contribution is negligible. However, for voltage logging, it modifies the value of $\mathrm{V}_{\text {in }}$. Though it can be adjusted to zero at room temperature, its drift over the temperature range should be considered. In anti$\log$ operation, $\mathrm{E}_{\text {os }}$ appears at the output as an essentially constant voltage; its percentage effect on error is greatest for small outputs.
Reference Current ( $\mathrm{I}_{\mathrm{ref}}$ ) is the effective internally-generated current-source output to which all values of input current are compared. $\mathrm{I}_{\text {ref. }}$ tolerance appears as a dc offset at the output; it can be adjusted towards zero by adjusting the reference current, adding a voltage to the output by injecting a current into the scale-factor attenuator, or simply by adding a constant bias at the output's destination.

Reference Voltage ( $\mathrm{E}_{\mathrm{ref}}$ ) is the effective internally generated voltage to which all input voltages are compared. It is related to $I_{\text {ref }}$ by the equation: $E_{\text {ref }}=I_{\text {ref }} R_{\text {in }}$, where $R_{\text {in }}$ is the value of input resistance. Typically, $\mathrm{I}_{\text {ref }}$ is less stable than $\mathrm{R}_{\mathrm{in}}$; therefore, practically all the tolerance is due to $\mathrm{I}_{\text {ref }}$.
Scale Factor (K) is the voltage change at the output for a decade (i.e., 10:1) change at the input, when connected in the $\log$ mode. Error in scale factor is equivalent to a change in gain, or slope (on a semilog plot), and is specified in percent of the nominal value.

## 6-Decade, High Accuracy Log, Antilog Amplifiers

 MODELS 755N. 755 P
## FEATURES

Complete Log/Antilog Amplifier External Components Not Required; Internal Reference; Temperature Compensated
6 Decades Current Operation - 1 nA to 1 mA
1/2\% max Error - 10nA to $100 \mu \mathrm{~A}$
1\% max Error - 1nA to 1 mA
4 Decades Voltage Operation - 1 mV to 10 V
1/2\% max Error - 1 mV to 1 V
1\% max Error - 1 mV to 10 V

APPLICATIONS<br>Log Current or Voltage<br>Antilog Voltage<br>Data Compression or Expansion<br>Absorbence Measurements<br>Computing Powers and Log Ratios

## GENERAL DESCRIPTION

Model 755 is a complete dc logarithmic amplifier consisting of an accurate temperature compensated antilog element, and a low bias current FET amplifier. In addition to offering 120 dB of current logging ( 1 nA to 1 mA ) and 80 dB of voltage logging ( 1 mV to 10 V ), the 755 features exceptionally low bias currents of 10 pA and $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ voltage drift to satisfy most wide range applications. Conformance to ideal log operation is held to $\pm 1 \%$ over its total 120 dB current range ( 1 nA to 1 mA ), with $\pm 0.5 \%$ conformity guaranteed over an 80 dB range ( 10 nA to $100 \mu \mathrm{~A})$. Two models are available, model 755 N and model 755 P . The N version computes the $\log$ of positive input signals and the $P$ version computes the log of negative input signals.
Advanced design techniques and improved component selection are used to obtain exceptionally good performance. For example, the use of monolithic devices greatly reduces the influence of temperature variations. Offering both $\log$ and antilog operation, model 755 's price and performance are especially attractive as an alternative to in-house designs of OEM applications. This log design also improves significantly over competitive designs in price, performance, and package size.

## MAJOR IMPROVEMENTS IN I ${ }_{\text {os }}$

For most low level applications, the input bias current $\mathrm{I}_{\mathrm{os}}$, is especially critical, since it is the major source of error when processing low level currents. At 1 nA of input current there is an error contribution of $1 \%$ for every 10 pA of $\mathrm{I}_{\mathrm{os}}$. Recognizing the importance of this parameter, bias current of model 755 is maintained below 10 pA .

## APPLICATIONS

When connected in the current or voltage logging configuration, as shown in Figure 1, the model 755 may be used in several key applications. A plot of input current versus output

voltage is also presented to illustrate the log amplifier's transfer characteristics.



Figure 1. Functional Block Diagram and Transfer Function

| MODEL | 755N/P |
| :---: | :---: |
| TRANSFER FUNCTIONS Current Mode | $\mathrm{e}_{\mathrm{O}}=-\mathrm{K} \log _{10} \frac{\mathrm{I}_{\mathrm{SIG}}}{\mathrm{I}_{\mathrm{REF}}}$ |
| Voltage Mode | $e_{O}=-K \log _{10} \frac{E_{\mathrm{SIG}}}{E_{R E F}}$ |
| Antilog Mode | $\mathrm{e}_{\mathrm{O}}=\mathrm{E}_{\mathrm{REF}} 10 .\left(\frac{\mathrm{E}_{\text {SIG }}}{\mathrm{K}}\right)$ |
| TRANSTFER FUNCTION PARAMETERS |  |
| Scale Factor (K) Selections ${ }^{1,2}$ | 2, 1,2/3 Volt/Decade |
| Error @ $+25^{\circ} \mathrm{C}$ | $\pm 1 \%$ max |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 0.04 \% /{ }^{\circ} \mathrm{C}$ max |
| Reference Voltage ( $\mathrm{EREF}^{\text {) }}{ }^{2}$ | 0.1 V |
| Error (e) $+25^{\circ} \mathrm{C}$ | $\pm 3 \%$ max |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 0.1 \% /^{\circ} \mathrm{C}$ max |
| Reference Current ( $\left.\mathrm{I}_{\text {REF }}\right)^{2}$ | $10 \mu \mathrm{~A}$. |
| Error (3) $\mathbf{2 F 5}^{\circ} \mathrm{C}$ | $\pm 3 \%$ max |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 0.1 \% /^{\circ} \mathrm{C}$ max |
| LOG CONFORMITY ERROR |  |
| $\underline{1}_{\text {SIG }}$ Range $\quad E_{\text {SIG }}$ Range | R.T.I. $\quad$ R.T.O. $(K=1)$ |
| 1 nA to 10 nA - | $\pm 1 \%$ max $\quad \pm 4.3 \mathrm{mV}$ max |
| 10 nA to $100 \mu \mathrm{~A} \quad 1 \mathrm{mV}$ to 1 V | $\pm 0.5 \%$ max $\pm 2.17 \mathrm{mV}$ max |
| $100 \mu \mathrm{~A}$ to $1 \mathrm{~mA} \quad 1 \mathrm{~V}$ to 10 V | $\pm 1 \%$ max $\quad \pm 4.3 \mathrm{mV}$ max |
| 1 nA to 1 mA | $\pm 1 \%$ max $\quad \pm 4.3 \mathrm{mV}$ max |
| INPUT SPECIFICATIONS |  |
| Current Signal Range |  |
| Model 755N | $4 \mathrm{ln} A$ to +1 mA min |
| Model 755P | $-\ln A$ to -1 mA min |
| Max Safe Input Current | $\pm 10 \mathrm{~mA}$ max |
| Bias Current (3) $+25^{\circ} \mathrm{C}$ | $(0,+) 10 \mathrm{pA} \max$ |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) |  |
| Voltage Signal Range (Log Mode) |  |
| Model 755N | +1 mV to +10 V min |
| Model 755P | -1 mV to -10 V min |
| Voltage Signal Range, Antilog Mode Model 755N, 755P | $-2 \leqslant \frac{\mathrm{E}_{\mathrm{SIG}}}{\mathrm{~K}} \leqslant 2$ |
| Offset Voltage @ $+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ (Adjustable to 0 ) <br> vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) <br> vs. Supply Voltage | $\begin{aligned} & \pm 400 \mu \mathrm{~V} \max \\ & \pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \\ & \pm 15 \mu \mathrm{~V} / \% \end{aligned}$ |
| FREQUENCY RESPONSE, Sinewave |  |
| Small Signal Bandwidth, -3 dB |  |
| $\mathrm{I}_{\text {SIG }}=1 \mathrm{nA}$ | 80 Hz |
| ${ }_{\text {LIG }}=1 \mu \mathrm{~A}$ | 10 kHz |
| $\mathrm{S}_{\text {SIG }}=10 \mu \mathrm{~A}$ | 40 kHz |
| $\mathrm{I}_{\mathrm{SIG}}=1 \mathrm{~mA}$ | 100 kHz |
| RISE TIME |  |
| Increasing lnput Current |  |
| 10 nA to 100 nA | $100 \mu \mathrm{~s}$ |
| 100 nA to $1 \mu \mathrm{~A}$ | $7 \mu \mathrm{~s}$ |
| $1 \mu \mathrm{~A}$ to 1 mA | $4 \mu \mathrm{~s}$ |
| Decreasing Input Current |  |
| 1 mA to $1 \mu \mathrm{~A}$ | $7 \mu \mathrm{~s}$ |
| $1 \mu \mathrm{~A}$ to 100 nA | $30 \mu \mathrm{~s}$ |
| 100 nA to 10 nA | $400 \mu \mathrm{~s}$ |
| INPUT NOISE |  |
| Voltage, 10 Hz to 10 kHz | $2 \mu \mathrm{~V} \mathrm{rms}$ |
| Current, 10 Hz to 10 kHz | 2pA rms |
| OUTPUT SPECIFICATIONS ${ }^{3}$ |  |
| Rated Output |  |
| Voltage | $\pm 10 \mathrm{~V}$ min |
| Current |  |
| Log Mode | $\pm 5 \mathrm{~mA}$ |
| Antilog Mode | $\pm 4 \mathrm{~mA}$ |
| Resistance | $0.5 \Omega$ |
| POWER SUPPLY ${ }^{4}$ |  |
| Rated Performance | $\pm 15 \mathrm{Vdc}$ |
| Operating | $\pm(12$ to 18$) \mathrm{Vdc}$ |
| Current, Quiescent | $\pm 7 \mathrm{~mA}$ |
| TEMPERATURE RANGE |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| CASE SIZE | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ |

[^22]
## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

*Optional $100 \mathrm{k} \Omega$ external trim pot - ADI PN79PR100k. Input offset voltage may be adjusted to zero with trim pot connected as shown. With trim terminal 9 left open, input offset voltage will be $\pm 0.4 \mathrm{mV}$ maximum.

## MATING SOCKET AC1016

## TRANSFER CURVES



Plot of Output Voltage vs Input Current for Model 755 Connected in the Log Mode


Plot of Output Voltage vs Input Voltage for Model 755 Connected in the Log Mode

## PRINCIPLE OF OPERATION

Log operation is obtained by placing the antilog element in the feedback loop of the op amp as shown in Figure 1. At the summing junction, terminal 5 , the input signal current to be processed is summed with the output current of the antilog element. To attain a balance of these two currents, the op amp provides the required output voltage to the antilog feedback element. Under these conditions the ideal transfer equation ( $K=1$ ) is:

$$
e_{\text {OUT }}=1 \mathrm{~V} \log _{10} \mathrm{I}_{\mathrm{IIG}} / \mathrm{I}_{\text {REF }}
$$

The $\log$ is a mathematical operator which is defined only for numbers, which are dimensionless quantities. Since an input current would have the dimensions of amperes it must be referenced to another current, $\mathrm{I}_{\mathrm{REF}}$, the ratio being dimensionless. For this purpose a temperature compensated reference of $10 \mu \mathrm{~A}$ is generated internally.

The scale factor, K , is a multiplying constant. For a change in input current of one decade (decade = ratio of 10:1), the output changes by K volts. K may be selected as 1 V or 2 V by connecting the output to pin 1 or 2 , respectively. If the output is connected to both pins 1 and $2, \mathrm{~K}$ will be $2 / 3 \mathrm{~V}$.

A graph of the ideal transfer function for model 755 N is presented in Figure 2, for one decade of operation. Although specific values of $i_{\text {in }}$ and $e_{\text {out }}$ are presented for $n=1$, other values may be plotted by varying $n$.


Figure 2. Input vs. Output for Any One Decade of Operation

## REFERRING ERRORS TO INPUT

A unique property of log amplifiers is that a dc error of any given amount at the output corresponds to a constant percent of the input, regardless of input level. To illustrate this, consider the output effects due to changing the input by $1 \%$.

The output would be:

$$
\begin{aligned}
& \mathrm{e}_{\text {out }}=1 \mathrm{~V} \log _{10}\left(\mathrm{I}_{\text {SIG }} / \mathrm{I}_{\text {REF }}\right)(1.01) \text { which is equivalent to: } \\
& \mathrm{e}_{\text {out }}=\underbrace{1 \mathrm{~V} \log _{10} \mathrm{I}_{\text {SIG }} / \mathrm{I}_{\text {REF }}}_{\text {Initial Value }} \underbrace{ \pm 1 \mathrm{~V} \log _{10} 1.01}_{\text {Change }}
\end{aligned}
$$

The change in output, due to a $1 \%$ input change is a constant value of $\pm 4.3 \mathrm{mV}$. Conversely, a dc error at the output of $\pm 4.3 \mathrm{mV}$ is equivalent to a change at the input of $1 \%$. An abbreviated table is presented below for converting between errors referred to output (R.T.O.), and errors referred to input (R.T.I.).

TABLE 1

| Error R.T.I. <br> (N) | Error R.T.O. |  |  |
| :---: | :--- | :--- | :--- |
|  | $\mathrm{K}=1$ | $\mathrm{~K}=2$ | $\mathrm{~K}=2 / 3$ |
| $0.1 \%$ | 0.43 mV | 0.86 mV | 0.28 mV |
| 0.5 | 2.17 | 4.34 | 1.45 |
| 1.0 | 4.32 | 8.64 | 2.88 |
| 3.0 | 12.84 | 25.68 | 8.56 |
| 4.0 | 17.03 | 34.06 | 11.35 |
| 5.0 | 21.19 | 42.38 | 14.13 |
| 10.0 | 41.39 | 82.78 | 27.59 |

Table 1. Converting Output Error in $m V$ to Input Error in \% NOTE:
Data may be interpolated with reasonable accuracy, for small errors by adding various values of N and their corresponding R.T.O. terms. That is, for $\mathrm{N}=2.5 \%$ and $\mathrm{K}=1$, combine $2 \%$ and $0.5 \%$ terms to obtain 10.77 mV .

## SOURCES OF ERROR

When applying the model 755 , a firm understanding of error sources associated with log amplifiers is beneficial for achieving maximum performance. The definitions, limitations and compensation techniques for errors specified on log amplifiers will be discussed here.

Log Conformity Error - Log conformity in logarithmic devices is a specification similar to linearity in linear devices. Log conformity error is the difference between the value of the transfer equation and the actual value which occurs at the output of the log module, after scale factor, reference and offset errors are eliminated or taken into account. For model 755, the best linearity performance is obtained in the middle 4 decades ( 10 nA to $100 \mu \mathrm{~A}$ ). For this range, log conformity error is $\pm 0.5 \%$ R.T.I. or 2.17 mV R.T.O. To obtain optimum performance, the input data should be scaled to this range.
Offset Voltage ( $\mathbf{E}_{\mathbf{o s}}$ ) - The offset voltage, $\mathrm{E}_{\mathrm{os}}$, of model 755 is the offset voltage of the internal FET amplifier. This voltage appears as a small dc offset voltage in series with the input terminals. For current logging applications, its error contribution is negligible. However, for log voltage applications, best performance is obtained by an offset trim adjustment.

Offset Current ( $\mathrm{I}_{\mathrm{Os}}$ ) - The offset current, $\mathrm{I}_{\mathrm{OS}}$, of model 755 is the bias current of the internal FET amplifier. This parameter can be a significant source of error when processing signals in the nanoamp region. For this reason, $\mathrm{I}_{\mathrm{os}}$, for model 755 , is held within a conservative 10 pA max.
Reference Current ( $\mathbf{I}_{\text {REF }}$ ) $-I_{\text {REF }}$ is the internally generated current source to which all input currents are compared. $\mathrm{I}_{\text {REF }}$ tolerance errors appear as a dc offset at the output. The specified value of $I_{\text {REF }}$ is $\pm 3 \%$, referred to the input, and, from Table 1, corresponds to a dc offset of $\pm 12.84 \mathrm{mV}$, for $\mathrm{K}=1$. This offset is independent of input signal and may be removed by injecting a current into terminal 1 or 2.

Reference Voltage ( $\mathbf{E}_{\mathbf{R E F}}$ ) - $\mathrm{E}_{\mathrm{REF}}$ is the effective internally generated voltage to which all input voltages are compared. It is related to $\mathrm{I}_{\mathrm{REF}}$ through the equation:
$E_{R E F}=I_{R E F} \times R_{i n}$, where $R_{i n}$ is an internal $10 k \Omega$, precision resistor. Virtually all tolerance in $E_{\text {REF }}$ is due to $I_{R E F}$. Consequently, variations in $\mathrm{I}_{\text {REF }}$ cause a shift in $\mathrm{E}_{\text {REF }}$.
Scale Factor (K) - Scale factor is the voltage change at the output for a decade (i.e., 10:1) change at the input, when connected in the log mode. Error in scale factor is equivalent to a change in gain; or slope, and is specified in per cent of the nominal value. An external adjustment may be performed if fine trimming is desired for improved accuracy.

## EXTERNAL ADJUSTMENTS FOR LOG OPERATION (OPTIONAL)

Trimming $\mathbf{E}_{\mathbf{O s}}$ - The amplifier's offset voltage, $\mathrm{E}_{\mathrm{os}}$, may be trimmed for improved accuracy with the model 755 connected in its $\log$ circuit. To accomplish this, a $100 \mathrm{k} \Omega, 10$ turn pot is connected as shown in Figure 3, and the input terminal, pin 4, is connected to ground. Under these conditions the output voltage is:

$$
\mathrm{e}_{\text {out }}=-\mathrm{K} \log _{10} \mathrm{E}_{\mathrm{os}} / \mathrm{E}_{\mathrm{REF}}
$$

To obtain an offset voltage of $100 \mu \mathrm{~V}$ or less, for $\mathrm{K}=1$, the trim pot should be adjusted until the output voltage is between +3 and +4 volts for model 755 N , and -3 to -4 V for model 755 P .

For other values of $K$, the trim pot should be adjusted for an output of $e_{\text {out }}=3 \times \mathrm{K}$ to $4 \times \mathrm{K}$ where K is. the scale factor.


Figure 3. Trimming EOS in Log Mode

## REFERENCE CURRENT OR REFERENCE VOLTAGE

The reference current or voltage of model 755 may be shifted by injecting a constant current into the unused scale factor terminal (pin 1 or pin 2). Each $66 \mu \mathrm{~A}$ of current injected will shift the reference one decade, in accordance with the expression: $\mathrm{I}_{\mathrm{I}}=66 \mu \mathrm{~A} \log 10 \mu \mathrm{~A} / \mathrm{I}_{\text {REF }}$, where $\mathrm{I}_{\mathrm{I}}=$ current to be injected and $\mathrm{I}_{\mathrm{REF}}=$ the desired reference current.
By changing $\mathrm{I}_{\mathrm{REF}}$, there is a corresponding change in $\mathrm{E}_{\mathrm{REF}}$ since, $\mathrm{E}_{\text {REF }}=\mathrm{I}_{\text {REF }} \times \mathrm{R}_{\mathrm{in}}$. An alternate method for rescaling $\mathrm{E}_{\text {REF }}$ is to connect an external $\mathrm{R}_{\text {in }}$, at the $\mathrm{I}_{\text {in }}$ terminal (pin 5) to supplant the $10 \mathrm{k} \Omega$ supplied internally (leaving it unconnected). The expression for $E_{R E F}$ is then, $E_{R E F}=R_{\text {in }} I_{R E F}$. Care must be taken to choose $\mathrm{R}_{\mathrm{in}}$ such that $\left(\mathrm{e}_{\mathrm{in}} \mathrm{max}\right) / \mathrm{R}_{\mathrm{in}}$ $\leqslant 1 \mathrm{~mA}$.
Scale Factor (K) Adjustment - Scale factor may be increased from its nominal value by inserting a series resistor between the output terminal, pin 3 , and either terminal 1 or 2 . The table below should be consulted when making these scale factor changes.

TABLE 2

| Range of K |  |  |  |
| :--- | :---: | :--- | :--- |
|  | Connect Series <br> R to Pin | Value of R | Note |
| $2 / 3 \mathrm{~V}$ to 1.01 V | 1 | $15 \mathrm{k} \Omega \times(\mathrm{K}-2 / 3)$ | use pins 1,2 |
| 1.01 V to 2.02 V | 1 | $15 \mathrm{k} \Omega \times(\mathrm{K}-1)$ | use pin 1 |
| $>2.02 \mathrm{~V}$ | 2 | $15 \mathrm{k} \Omega \times(\mathrm{K}-2)$ | use pin 2 |

Table 2. Resistor Selection Chart for Shifting Scale Factor

## ANTILOG OPERATION

The model 755 may be used to develop the antilog of the input voltage when connected as shown in Figure 4. The antilog transfer function (an exponential), is:
$\mathrm{e}_{\text {out }}=\mathrm{E}_{\mathrm{REF}} 10^{-\mathrm{e}_{\text {in }} / \mathrm{K}}$


Figure 4. Functional Block Diagram
Principle of Operation - The antilog element converts the voltage input, appearing at terminal 1 or 2 , to a current which is proportional to the antilog of the applied voltage. The current-to-voltage conversion is then completed by the feedback resistor in a closed-loop op amp circuit.
A more complete expression for the antilog function is:

$$
\mathrm{e}_{\text {out }}=\mathrm{E}_{\text {REF }} 10^{-\mathrm{e}_{\mathrm{in}} / \mathrm{K}}+\mathrm{E}_{\mathrm{OS}}
$$

The terms $\mathrm{K}, \mathrm{E}_{\mathrm{OS}}$, and $\mathrm{E}_{\mathrm{REF}}$ are those described previously in the LOG section.

Offset Voltage ( $\mathbf{E}_{\mathbf{o s}}$ ) Adjustment - Although offset voltage of the antilog circuit may be balanced by connecting it in the log mode, and using the technique described previously, it may be more advantageous to use the circuit of Figure 5. In this configuration, offset voltage is equal to $e_{\text {out }} / 100$. Adjust for the desired null, using the 100 k trim pot. After adjusting, turn power off, remove the external $100 \Omega$ resistor, and the jumper from pin 1 to +15 V . For 755 P , use the same procedure but connect pin 1 to -15 V .


Figure 5. Trimming EOS in Antilog Mode
Reference Voltage ( $\mathbf{E}_{\text {REF }}$ ) Adjustment - In antilog operation, the voltage reference appears as a multiplying constant. $\mathrm{E}_{\text {REF }}$ adjustment may be accomplished by connecting a resistor, R , from pin 5 to pin 3 , in place of the internal $10 \mathrm{k} \Omega$. The value of $R$ is determined by:

$$
\mathrm{R}=\mathrm{E}_{\mathrm{REF}} \text { desired } / 10^{-5} \mathrm{~A}
$$

Scale Factor (K) Adjustment - The scale factor may be adjusted for all values of K greater than $2 / 3 \mathrm{~V}$ by the techniques described in the log section. If a value of $K$, less than $2 / 3 \mathrm{~V}$ is desired for a given application, an external op amp would be required as shown in Figure 6. The ratio of the two resistors is approximately:

$$
R 1 / R_{G}=(1 / K-1) \text { where } K=\text { desired scale factor }
$$



Figure 6. Method for Adjusting $K<2 / 3 V$ 6-Decade, High Accuracy
Log Ratio Module

## MODE 757 N . 757 P

FEATURES<br>6 Decade Operation - 1nA to 1 mA<br>$1 / 2 \%$ Log Conformity - 10nA to $100 \mu \mathrm{~A}$<br>Symmetrical FET Inputs<br>Voltage or Current Operation<br>Temperature Compensated<br>Antilog Operation<br>\section*{APPLICATIONS}<br>Absorbence Measurements<br>Log/Antilog Ratios of Voltages or Currents<br>Data Compression<br>Transducer Linearization

## GENERAL DESCRIPTION

Model 757 is a complete, temperature compensated, dc-coupled $\log$ ratio module. It is comprised of two input channels for processing signals spanning up to 6 decades in dynamic range ( 1 nA to 1 mA ). By virtue of its symmetrical FET input stages, the 757 can accommodate this 6 decade signal range at either channel. Log conformity is maintained to within $1 / 2 \%$ over 4 decades of input $(10 \mathrm{nA}$ to $100 \mu \mathrm{~A})$ and to within $1 \%$ over the full input range. Unlike other log ratio designs, model 757 does not restrict the relative magnitude of the two signal inputs to achieve rated performance. Either input can be operated within the specified range regardless of the signal level at the other channel.

The model 757 log-ratio module design makes available both input amplifier summing junctions. As a result, it can directly interface with photo diodes operating in the short-circuit current mode without the need of additional input circuitry.
The excellent performance of model 757 can be further improved by means of external scale factor and output offset adjustments. A significant feature of model 757 not found on competing devices is that, when the offset adjustment is used to establish a fixed bias at the output, the output offset level does not vary as a function of input signal magnitude. On other designs, the sensitivity of output offset to input levels results in output effects resembling log conformity errors.
Model 757 can operate with either current or voltage inputs. Its excellent performance makes it ideally suited for log ratio applications such as blood analysis, chromatography, chemical analysis of liquids and absorbence measurements.


Figure 1. Functional Block Diagram of Model 757

## CURRENT LOG RATIO

Current log ratio is accomplished by model 757 when two currents, $\mathrm{I}_{\text {SIG }}$ and $\mathrm{I}_{\text {REF }}$, are applied directly to the input terminals (see Figure 1). The two log amps process these signals providing voltages which are proportional to the log of their respective inputs. These voltages are then subtracted and applied to an output amplifier. The scale factor, when connected as shown, is $1 \mathrm{~V} / \mathrm{dec}$. However, higher scale factors may be achieved by connecting external scale factor adjusting resistors. (See section on optional adjustments and trims.)

## VOLTAGE LOG RATIO

The principle of operation for voltage log ratio is identical to that of current log ratio after the voltage signal has been converted to a current. To accomplish this conversion, an external

| MODEL | 757N/P |
| :---: | :---: |
| TRANSFER FUNCTION ${ }^{1}$ <br> Current Mode $\mathrm{e}_{\mathrm{O}}=-\mathrm{K} \log _{10} \frac{1_{\mathrm{SIG}}}{1_{\mathrm{lWNO}}}$ |  |
| Voltage Mode | $e_{o}=-K \log _{10}\left[\frac{e_{1}}{e_{2}} \times \frac{R_{2}}{R_{1}}\right]$ |
| ACCURACY |  |
| Log Conformity ${ }^{2}$ |  |
| $\mathrm{I}_{\text {SIG }}, \mathrm{I}_{\text {REF }}=10 \mathrm{nA}$ to $100 \mu \mathrm{~A}$ | $\pm 0.5 \%$, max |
| $\mathrm{l}_{\text {SIG }}, \mathrm{I}_{\text {REF }}=1 \mathrm{nA}$ to 1 mA | $\pm 1 \%$, max |
| Scale Factor (1V/Dec) | ( $+0,-2 \%$ ) max |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 0.04 \% /{ }^{\circ} \mathrm{C}$ max |
| INPUT SPECIFICATIONS - Both Input Channels Current |  |
|  |  |
| Signal Range, Rated Performance |  |
| Model 757N | $+\operatorname{lnA}$ to +1 mA |
| Model 757P | $-\ln A$ to -1 mA . |
| Max Safe | $\pm 10 \mathrm{~mA}$ |
| Bias Current, © $+25^{\circ} \mathrm{C}$ <br> vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\begin{aligned} & -10 \mathrm{pA} \\ & \times 2 /+10^{\circ} \mathrm{C} \end{aligned}$ |
| Offset Voltage, @ $+25^{\circ} \mathrm{C}$ <br> vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 1 \mathrm{mV}$ max |
| $\therefore$ ISIG Channel | $\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| $\mathrm{I}_{\text {REF }}$ Channel | $\pm 85 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply Voltage | $\pm 5 \mu \mathrm{~V} / \%$ |
| FREQUENCY RESPONSE, Sinewave |  |
| Small Signal Response (-3dB) |  |
| Signal Channel |  |
| $\mathrm{I}_{\text {SIG }}=1 \mathrm{nA}$ | 300 Hz |
| $\mathrm{I}_{\text {SIG }}=1 \mu \mathrm{~A}$ | 25 kHz |
| $\mathrm{I}_{\text {SIG }}=100 \mu \mathrm{~A}$ | 50 kHz |
| Reference Channel |  |
| $\mathrm{I}_{\text {REF }}=\ln \mathrm{A}$ | 3 kHz |
| $\mathrm{I}_{\text {REF }}=1 \mu \mathrm{~A}$ | 25 kHz |
| $\mathrm{I}_{\text {REF }}=100 \mu \mathrm{~A}$ | 50 kHz |
| RISE TIME Signal Channel | Reference Channel |
| Increasing Input Current $\quad\left(\mathrm{I}_{\text {REF }}=10 \mu \mathrm{~A}\right)$ | ( $\mathrm{ISIG}=10 \mu \mathrm{~A}$ ) |
| 1 nA to $10 \mathrm{nA} \quad 250 \mu \mathrm{~s}$ | $80 \mu \mathrm{~s}$ |
| 10 nA to 100 nA , $50 \mu \mathrm{~s}$ | $40 \mu \mathrm{~s}$ |
| 100 nA to $1 \mu \mathrm{~A} \quad 30 \mu \mathrm{~s}$ | $30 \mu \mathrm{~s}$ |
| $1 \mu \mathrm{~A}$ to $100 \mu \mathrm{~A} \quad 25 \mu \mathrm{~s}$ | $25 \mu \mathrm{~s}$ |
| Decreasing Input Current |  |
| $100 \mu \mathrm{~A}$ to $1 \mu \mathrm{~A} \quad 25 \mu \mathrm{~s}$ | $25 \mu \mathrm{~s}$ |
| $1 \mu \mathrm{~A}$ to $100 \mathrm{nA} \quad 30 \mu \mathrm{~s}$ | $30 \mu \mathrm{~s}$ |
| 100 nA to 10 nA . $100 \mu \mathrm{~s}$ | $40 \mu \mathrm{~s}$ |
| 10 nA to $\operatorname{lnA} \quad 600 \mu \mathrm{~s}$ | $70 \mu \mathrm{~s}$ |
| INPUT NOISE |  |
| Voltage ( 10 Hz to 10 kHz ) | $3 \mu \mathrm{~V} \mathrm{rms}$ |
| Current ( 10 Hz to 10 kHz ) | 0.1 pA rms |
| OUTPUT SPECIFICATIONS |  |
| Rated Output |  |
| Voltage | $\pm 10 \mathrm{~V}$ min |
| Current |  |
| Log Mode | $\pm 5 \mathrm{~mA}, \mathrm{~min}$ |
| Antilog Mode | $\pm 4 \mathrm{~mA}, \mathrm{~min}$ |
| Resistance | $0.1 \Omega$ |
| Offset Voltage ${ }^{3}$ ( $\mathrm{K}=1 \mathrm{~V} /$ Decade ) | $\pm 10 \mathrm{mV}$ max |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 0.3 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| vs. Supply | $\pm 5 \mu \mathrm{~V} / \mathrm{V}$ |
| POWER SUPPLY ${ }^{4}$ |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ dc |
| Operating | $\pm(12$ to 18$) \mathrm{V}$ dc |
| Current, Quiescent | $\pm 8 \mathrm{~mA}$ |
| TEMPERATURE RANGE |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MECHANICAL |  |
| Case Size Mating Socket | $\begin{aligned} & 1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime} \\ & \mathrm{AC} 1048 \end{aligned}$ |
| Weight | 21 grams |
| ${ }^{1}$ For model $757 \mathrm{~N}, \mathrm{~K}=+1 \mathrm{~V} /$ Decade and input currents must be positive. For model 757P, $K=-1 \mathrm{~V} /$ Decade and input currents must be negative. (Input currents are defined as positive when flowing into the input terminals, 4 and 5. Refer to TRANSFER CURVES.) |  |
| ${ }^{2}$ The $\log$ conformity error is referred to input (RTI). $1 \%$ error RTI is equivalent to 4.3 mV of error at the output for $\mathrm{K}=1 \mathrm{~V} / \mathrm{Dec}$. |  |
| ${ }^{3}$ Externally adjustable to zero. |  |
| ${ }^{4}$ Recommended power supply: Analog Devices model $904, \pm 1.5 \mathrm{~V}$ @ 50 mA . Specifications subject to change without notice. |  |
|  |  |

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


Mating Socket AC1048
TRANSFER CURVES


Log mode output voltage vs. input current for $I_{\text {REF }}=10 \mu \mathrm{~A}$. For voltage input calculate $I_{\text {SIG }}$ as $\mathrm{e}_{1} / \mathbf{R}_{1}$ (see Figure 1).


Figure 2. Scale Factor Adjustment


Figure 3. Output Voltage Offset Adjustments

resistor is attached from the voltage signal to the appropriate input current terminal of the 757 . Input currents are then determined by:

$$
I_{\text {SIG }}=\frac{e_{1}}{R_{1}}, I_{\text {REF }}=\frac{e_{2}}{R_{2}}
$$

## OPTIONAL ADJUSTMENTS AND TRIMS

Scale Factor - A one volt per decade scale factor is available when pin 1 is tied to 3 and pin 7 is connected to 9 . Higher scale factors are possible by using a potentiometer, $\mathrm{R}_{1}$, between pins 1 and 3 and a resistor, $\mathrm{R}_{2}$, between pins 7 to 9 as shown in Figure 2. The value of the required resistor is ( $15 \mathrm{k} \Omega$ ) ( $\mathrm{K}-1$ ) where K is the desired scale factor. The approximate potentiometer value is also $(15 \mathrm{k} \Omega)(\mathrm{K}-1)$. The scale factor adjustment procedure is as follows:

1. Connect the appropriate value of resistor between pins 7 and 9
2. Set $\mathrm{I}_{\text {REF }}=1 \mu \mathrm{~A}, \mathrm{I}_{\text {SIG }}=10 \mu \mathrm{~A}$. Measure $\mathrm{e}_{\mathrm{O}}$.
3. Set $\mathrm{I}_{\mathrm{REF}}=1 \mu \mathrm{~A}, \mathrm{I}_{\text {SIG }}=100 \mu \mathrm{~A}$. Adjust $\mathrm{R}_{1}$ until the difference in $\mathrm{e}_{\mathrm{O}}$ corresponding to steps 2 and 3 is K volts.
4. Repeat steps 2 and 3 until the change in $\mathrm{e}_{\mathrm{O}}=\mathrm{K}$ volts.

Output Voltage Offset - Output voltage offset must be adjusted after the desired scale factor is established as indicated above. To adjust the offset, inject equal dc input currents into the reference and signal channels. The value of the input currents should approximate the average input current levels expected to be encountered in normal operation. Adjust the potentiometer shown in Figure 3 until the output voltage is zero.

## INTERCHANGEABILITY WITH MODEL 756

Model 757 is a functional, pin compatible replacement for model 756 in applications that do not require external trims. The user need only short pin 7 to pin 9 in order to establish a scale factor of $1 \mathrm{~V} /$ decade. In applications requiring external adjustments, the scale factor and offset trims should be configured to the model 757 requirements as outlined above.

## LOG CONFORMITY

Log conformity in logarithmic devices is a specification similar to linearity in linear devices. Log conformity error is the difference between the theoretical value of the $\log$ of a ratio and the actual value that appears at the output of the log-ratio module after scale factor errors have been eliminated. Measurement of this error is made after initially zeroing the module at unityratio and adjusting the desired scale factor.


Figure 4. Log Conformity Error for Model 757. Curve is for Either Input Channel with Current Held Constant at 10 A On Other Channel.

Figure 4 shows the log conformity performance of model 757 over a 6 decade input range. Log conformity for each channel does not vary noticeably as the current is varied in the other channel.

## FREQUENCY CHARACTERISTICS

Figure 5 shows a plot of small signal response ( -3 dB ) as a function of input signal current. The graph demonstrates the frequency response performance for each input channel over the range of 1 nA to 1 mA , independent of current on the other channel.
As shown in the graph, the reference channel is faster than the signal channel at low input levels. If an application requires higher speed in the input signal channel than in the reference channel, then the channels can be interchanged with a resulting polarity reversal of the output signal

$$
\left(\log \frac{\mathrm{I}_{\mathrm{SIG}}}{\mathrm{I}_{\mathrm{REF}}}=\log \mathrm{I}_{\mathrm{SIG}}-\log \mathrm{I}_{\mathrm{REF}}=-\log \frac{\mathrm{I}_{\mathrm{REF}}}{\mathrm{I}_{\mathrm{SIG}}}\right) .
$$



Figure 5. Small Signal Bandwidth ( $-3 d B$ ) vs. Input Signal Level

## OUTPUT OFFSET VOLTAGE DRIFT

The curves of Figure 6 illustrate the output offset voltage changes over the operating temperature range of 0 to $+70^{\circ} \mathrm{C}$, at $\mathrm{K}=1 \mathrm{~V} / \mathrm{decade}$. Since output offset voltage changes are minimum at $+25^{\circ} \mathrm{C}$, best accuracy operation is obtained over the range of $+25^{\circ} \mathrm{C} \pm 20^{\circ} \mathrm{C}$.


Figure 6. Output Offset Voltage vs. Temperature

## ANTILOG OPERATION

The antilogarithm is the inverse of the logarithm. It is by definition the exponential in which the logarithmic base (B) is raised to a power ( Y ). That is,

$$
\mathrm{X}=\log ^{-1} \mathrm{~B}_{\mathrm{B}}(\mathrm{Y})=\mathrm{B}^{\mathrm{Y}}
$$

The model 757 log ratio module with the transfer function

$$
E_{O}=-K \log _{10} \frac{E_{S I G}}{E_{R E F}} \quad\left(R_{1}=R_{2}\right)
$$

can be connected as shown in Figure 7 to compute

$$
\dot{\mathrm{E}}_{\mathrm{O}}=\mathrm{E}_{\mathrm{REF}} \times 10^{\left(\mathrm{E}_{\mathrm{SIG}} /-\mathrm{K}\right)}
$$



Figure 7. Model 757 Antilog Connection
Thus, when $K=1$, the $\log$ ratio operation provides an output of 1 volt per decade of input ratio, while the antilog mode yields an output that changes 1 decade per volt of input.
In antilog operation, $\mathrm{E}_{\text {REF }}$ is the normalized value of the exponential and each volt of increase of the input multiplies $\mathrm{E}_{\text {REF }}$ by an additional factor of 10 .
Exponential devices can be used when:

1. Compound multiplications involving roots and powers are performed.
2. Devices with logarithmic responses must be linearized.
3. Function fitting and generation is required to obtain relationships or generate curves having voltage-programmable rates of growth or decay. (e.g. if $\mathrm{E}_{\text {SIG }}$ is a ramp, $\mathrm{E}_{\mathrm{O}}$ will be a widely varying exponential function of time that can be further modified by varying $\mathrm{E}_{\mathrm{REF}}$ and K ).

## APPLICATIONS

Data Compression - Processing signals with wide dynamic range is a common problem in instrumentation and data transmission. For example, digitizing an analog signal with a range of 10 nA to $100 \mu \mathrm{~A}$ with $1 \%$ accuracy requires a $20 \mathrm{bit} \mathrm{A} / \mathrm{D}$ converter. (Required resolution $=1 / 100 \times 1 / 10,000=1 / 10^{6} \cong$ $1 / 2^{20}$ ).
By using the 757 with $\mathrm{I}_{\text {REF }}$ adjusted to 10 nA and K set for $5 / 4 \mathrm{~V} /$ decade, the input data can be compressed into a 5 volt output range. For a $1 \%$ resolution of any signal, the allowable output error is $4.32 \mathrm{mV} \times \mathrm{K}$. Log conformity contributes $2.17 \mathrm{mV} \times \mathrm{K}(0.5 \%)$ over this range. The remaining error with $\mathrm{K}=5 / 4$ is 2.69 mV and should correspond to less than the LSB of the converter. With a 5 volt output range 2.69 mV corresponds just over the LSB of an 11-bit converter. Thus the 757 module can compress the data for use with a 12 bit A/D (such as Analog Devices ADC-12QZ) to obtain the desired 1\% resolution.

Absorbence Measurements - Critical properties of materials, which are of particular interest in the fields of chemistry, medicine, spectrometry and pollution control are characterized by absorbence. The relationship between absorbence, $A$, and light intensity, I , is: $\mathrm{A}=\log \mathrm{I}_{\mathrm{O}} / \mathrm{I}_{\mathrm{T}}$ where $\mathrm{I}_{\mathrm{O}}=$ intensity of incident light, and $\mathrm{I}_{\mathrm{T}}=$ intensity of transmitted light.
Figure 8 shows the 757 log-ratio module used in such a photometer application. Two inputs represent the intensities of light
transmitted through space and through a medium that absorbs light. The absorbence of the medium is given by the formula

$$
A=\log \frac{I_{\text {SIGNAL }}}{I_{\text {REFERENCE }}}
$$

where ISIGNAL and I REFERENCE are the currents representing the light intensities.
The transducers used in this application are photodiodes, which provide a short-circuit current proportional to the intensity of applied light. The lowest value of absorbence is determined by the value of $I_{\text {REF }}$, since when $I_{\text {SIG }}=I_{\text {REF }}, A=0$. The output of the log-ratio module is externally trimmed to $1 \mathrm{~V} /$ decade and applied to the input of a $31 / 2$-digit DPM through the scaling network R1 and R2.
Model 757 was chosen for this design because it makes available both amplifier summing junctions. When the photodiodes are connected to the summing junctions, they are operated in the short-circuit mode, that is, with zero volts across the diodes. Short-circuit loading is necessary, because accuracy of the photodiodes can be degraded several percent when operated with as little as 100 mV across the diode junction.


Figure 8. Model 757N Applied to Absorbance Measurements

## INTERCONNECTION GUIDELINES

Model 757 is a complete log ratio module that requires no additional frequency compensation for proper operation.

Input Capacitance - Model 757 is able to operate with 1000 pF at both input terminals. Therefore, the 757 can be used in applications requiring long cable lengths between the module and the signal transducers.

Input-to-Output Capacitance - When using a log ratio module the user should take care in system configurations to avoid excessive stray capacitance between input and output terminals. Such precautions include avoiding running input and output signal lines close together. If long cable runs are required where inputs and output are closely bundled together, it is advisable to enclose the inputs and/or output in separate, grounded electrostatic shields. By observing simple rules of good circuit layout, problems with oscillations that may result from excessive input-to-output capacitance can easily be avoided. Model 757 can accommodate up to 150 pF of input-to-output capacitance without oscillation.

Leakage Resistance - Since model 757 can operate at extremely low input current levels, precautions must be taken to prevent current leakage into the input terminals. Such leakage can cause errors when small input or reference currents are used. This problem may arise on printed circuit layouts if the inputs are run too close to the power supply busses. Providing an etched guard around the input lines, connected to analog signal ground will also reduce unwanted current leakage.

# Economy, Wideband Log/Antilog Amplifiers <br> MODELS T59N, 759P 

FEATURES<br>Low-Cost, Complete Log/Antilog Amplifier<br>External Components Not Required;<br>Internal Reference; Temperature Compensated<br>Small Size: $1.1^{\prime \prime} \times 1.1^{\prime \prime} \times 0.4^{\prime \prime}$<br>Fast Response: 200kHz Bandwidth ( $\mathrm{I}_{\text {SIG }}=1 \mu \mathrm{~A}$ )<br>6 Decades Current Operation - 1nA to 1mA<br>$1 \%$ max Error - 20nA to $200 \mu \mathrm{~A}$<br>2\% max Error - 10nA to 1 mA<br>4 Decades Voltages Operation - 1 mV to 10 V<br>1\% max Error - 1 mV to 2 V<br>$2 \%$ max Error -1 mV to 10 V<br>Log Current or Voltage<br>Antilog Voltage<br>Data Compression or Expansion

## GENERAL DESCRIPTION

Models 759 N and 759 P are low cost, fast response, dc logarithmic amplifiers offering $1 \%$ conformance to ideal log operation over four decades of current operation - 20 nA to $200 \mu \mathrm{~A}$, as well as $2 \%$ conformance over four decades of voltage operation -1 mV to 10 V . Featuring 200 kHz bandwidth at $I_{\text {IIG }}=1 \mu \mathrm{~A}$, these new economy designs are the industry's fastest $\log$ /antilog amplifiers and offer an attractive alternative to in-house designs.
Designed for ease of use, models $759 \mathrm{~N} / \mathrm{P}$ are complete, temperature compensated, log or antilog amplifiers packaged in a small $1.1^{\prime \prime} \times 1.1^{\prime \prime} \times 0.4^{\prime \prime}$ epoxy encapsulated module. External components are not required for logging currents over the complete six decade operating range from 1 nA to 1 mA . Both the scale factor ( $K=2,1,2 / 3$ volt/decade) and log/antilog operation can be selected by simple pin interconnection. In addition both the internal $10 \mu \mathrm{~A}$ reference current as well as the offset voltage may be externally adjusted to improve overall accuracy performance.

## MODEL SELECTION

Model 759N computes the log of positive input signals (voltage or current), while model 759P computes the log of negative input signals (voltage or current). In the antilog mode of operation, both models accept bipolar voltage input signals $\left(-2 \mathrm{~V} \leqslant \mathrm{E}_{\mathrm{SIG}} /\right.$ $\mathrm{K} \leqslant 2 \mathrm{~V}$ ), with model 759 N producing a positive output signal and model 759 P producing a negative output signal.

## APPLICATIONS

Model 759 N and 759 P can operate with either current or voltage inputs when connected as shown in Figure 1. To illustrate the logarithmic transfer characteristics, a plot of input current versus output voltage is also presented. Model 759 is ideally

suited for log applications whenever low cost implementation of logarithmic natural relationships is advantages. Examples are absorbence measurements, data compression and expansion, chemical analysis of liquids, computing powers, roots and ratios and conversion of exponential quantities to linear form.

*POSITIVE INPUT SIGNALS, AS SHOWN; USE MODEL 759N NEGATIVE INPUT SIGNALS, USE MODEL 759P


Figure 1. Functional Block Diagram and Transfer Function

' Use terminal 1 for $K=1 \mathrm{~V} /$ decade ; terminal 2 for $K=2 \mathrm{~V} /$ decade ; terminals 1 and 2
${ }_{2}$ (shorted together) for $K=2 / 3 \mathrm{~V} /$ decade.
${ }^{2}$ Specification is + for model 759 N ; - for model 759 P
${ }^{3}$ No damage due to any pin being shorted to ground.
${ }^{4}$ Recommended power supply, model $904, \pm 15 \mathrm{~V}$ (a) $\pm 50 \mathrm{~mA}$ output.
Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


WEIGHT: 10 GRAMS
MATING SOCKET AC1016
${ }^{1}$ Optional $100 \mathrm{k} \Omega$ external trim pot. Input offset voltage may be
adjusted to zero with trim pot connected as shown. With trim terminal
9 left open, input offset voltage will be $\pm 2 \mathrm{mV}$ maximum.

TRANSFER CURVES


Plot of Output Voltage vs Input Current for Model 759 Connected in the Log Mode


Plot of Output Voltage vs Input Voltage for Model 759 Connected in the Log Mode

## Understaning the $\log$ Ampliar Peromance:

## PRINCIPIE OF OPERATION

Log operation is obtained by placing the antilog element in the feedback loop of the op amp as shown in Figure 1. At the summing junction, terminal 5 , the input signal current to be processed is summed with the output current of the antilog element. To attain a balance of these two currents, the op amp provides the required output voltage to the antilog feedback element. Under these conditions the ideal transfer equation ( $K=1$ ) is:

$$
\mathrm{e}_{\mathrm{OUT}}=1 \mathrm{~V} \log _{10} \mathrm{I}_{\mathrm{SIG}} / \mathrm{I}_{\mathrm{REF}}
$$

The log is a mathematical operator which is defined only for numbers, which are dimensionless quantities. Since an input current would have the dimensions of amperes it must be referenced to another current, $\mathrm{I}_{\mathrm{REF}}$, the ratio being dimensionless. For this purpose a temperature compensated reference of $10 \mu \mathrm{~A}$ is generated internally.
The scale factor, K , is a multiplying constant. For a change in input current of one decade (decade = ratio of $10: 1$ ), the output changes by K volts. K may be selected as 1 V or 2 V by connecting the output to pin 1 or 2 , respectively. If the output is connected to both pins 1 and $2, \mathrm{~K}$ will be $2 / 3 \mathrm{~V}$.

## REFERRING ERRORS TO INPUT

A unique property of log amplifiers is that a dc error of any given amount at the output corresponds to a constant percent of the input, regardless of input level. To illustrate this, consider the output effects due to changing the input by $1 \%$.
The output would be:

$$
\begin{aligned}
& \mathrm{e}_{\mathrm{OUT}}=1 \mathrm{~V} \log _{10}\left(\mathrm{I}_{\mathrm{SIG}} / \mathrm{I}_{\mathrm{REF}}\right)(1.01) \text { which is equivalent to: } \\
& \mathrm{e}_{\mathrm{OUT}}=\underbrace{1 \mathrm{~V} \log _{10}\left(\mathrm{I}_{\mathrm{SIG}} / \mathrm{I}_{\mathrm{REF}}\right)}_{\text {Initial Value }} \underbrace{ \pm 1 \mathrm{~V} \log _{10}(1.01)}_{\text {Change }}
\end{aligned}
$$

The change in output, due to a $1 \%$ input change is a constant value of $\pm 4.3 \mathrm{mV}$. Conversely, a dc error at the output of $\pm 4.3 \mathrm{mV}$ is equivalent to a change at the input of $1 \%$. An abbreviated table is presented below for converting between errors referred to output (R.T.O.), and errors referred to input (R.T.I.).

| ERROR R.T.I. | ERROR R.T.O. |  |  |
| :---: | :--- | :--- | :--- |
|  | $\mathbf{K}=\mathbf{1}$ | $\mathbf{K}=\mathbf{2}$ | $\mathbf{K}=\mathbf{2 / 3}$ |
| $0.1 \%$ | 0.43 mV | 0.86 mV | 0.28 mV |
| 0.5 | 2.17 | 4.34 | 1.45 |
| 1.0 | 4.32 | 8.64 | 2.88 |
| 3.0 | 12.84 | 25.68 | 8.56 |
| 4.0 | 17.03 | 34.06 | 11.35 |
| 5.0 | 21.19 | 42.38 | 14.13 |
| 10.0 | 41.39 | 82.78 | 27.59 |

Table 1. Converting Output Error in $m V$ to Input Error in \%

## SOURCES OF ERROR

Log Conformity Error - Log conformity in logarithmic devices is a specification similar to linearity in linear devices. Log conformity error is the difference between the value of the transfer equation and the actual value which occurs at the output of the log module, after scale factor, reference and offset errors are eliminated or taken into account. Figure 2 below illustrates the log conformity performance of model 759 over a 6 decade input range. The best linearity performance is obtained in the 5 decades from 10 nA to 1 mA . To obtain optimum performance, the input data should be scaled to this range.


Figure 2. Log Conformity Error for Models 759 N and 759P

Offset Voltage - The offset voltage, $\mathrm{E}_{\mathrm{os}}$, of model 759 is the offset voltage of the internal FET amplifier. This voltage appears as a small dc offset voltage in series with the input terminals. For current logging applications, its error contribution is negligible. However, for log voltage applications, best performance is obtained by an offset trim adjustment.
Bias Current - The bias current of model 759 is the bias current of the internal FET amplifier. This parameter can be a significant source of error when processing signals in the nanoamp region. For this reason, the bias current for model 759 is 200 pA , maximum.

Reference Current - $\mathrm{I}_{\text {REF }}$ is the internally generated current source to which all input currents are compared. $\mathrm{I}_{\text {REF }}$ tolerance errors appear as a dc offset at the output. The specified value of $\mathrm{I}_{\mathrm{REF}}$ is $\pm 3 \%$ referred to the input, and, from Table 1 , corresponds to a dc offset of $\pm 12.84 \mathrm{mV}$ for $\mathrm{K}=1$. This offset is independent of input signal and may be removed by injecting a current into terminal 1 or 2 .
Reference Voltage $-\mathrm{E}_{\mathrm{REF}}$ is the effective internally generated voltage to which all input voltages are compared. It is related to $I_{\text {REF }}$ through the equation:
$E_{\text {REF }}=I_{\text {REF }} \times R_{\text {IN }}$, where $R_{\text {IN }}$ is an internal $10 k \Omega$, precision resistor. Virtually all tolerance in $\mathrm{E}_{\mathrm{REF}}$ is due to $\mathrm{I}_{\mathrm{REF}}$. Consequently, variations in $\mathrm{I}_{\text {REF }}$ cause a shift in $\mathrm{E}_{\text {REF }}$.
Scale Factor - Scale factor is the voltage change at the output for a decade (i.e., 10:1) change at the input, when connected in the $\log$ mode. Error in scale factor is equivalent to a change in gain, or slope, and is specified in per cent of the nominal value. An external adjustment may be performed if fine trimming is desired for improved accuracy.

## OPTIONAL EXTERNAL ADJUSTMENTS FOR LOG OPERATION

Trimming $\mathbf{E}_{\mathbf{O S}}$ - The amplifier's offset voltage, $\mathrm{E}_{\mathrm{OS}}$, may be trimmed for improved accuracy with the model 759 connected in its $\log$ circuit. To accomplish this, a $100 \mathrm{k} \Omega, 10$ turn pot is connected as shown in Figure 3. The input terminal, Pin 4, is connected to ground. Under these conditions the output voltage is:

$$
\mathrm{e}_{\text {OUT }}=-\mathrm{K} \log _{10} \mathrm{E}_{\mathrm{OS}} / \mathrm{E}_{\mathrm{REF}}
$$

To obtain an offset voltage of $100 \mu \mathrm{~V}$ or less, for $\mathrm{K}=1$, the trim pot should be adjusted until the output voltage is between +3 and +4 volts for model 759 N , and -3 to -4 V for model 759 P .
For óther values of $K$, the trim pot should be adjusted for an output of $\mathrm{e}_{\text {OUT }}=3 \times \mathrm{K}$ to $4 \times \mathrm{K}$ where K is the scale factor.


Figure 3. Trimming $E_{O S}$ in Log Mode
Reference Current or Reference Voltage - The reference current or voltage of model 759 may be shifted by injecting a constant current into the unused scale factor terminal (Pin 1 or Pin 2). Each $330 \mu \mathrm{~A}$ of current injected will shift the reference one decade, in accordance with the expression: $\mathrm{I}_{\mathrm{I}}=$ $330 \mu \mathrm{~A} \log 10 \mu \mathrm{~A} / \mathrm{I}_{\mathrm{REF}}$, where $\mathrm{I}_{\mathrm{I}}=$ current to be injected and $\mathrm{I}_{\text {REF }}=$ the desired reference current.
By changing $\mathrm{I}_{\mathrm{REF}}$, there is a corresponding change in $\mathrm{E}_{\mathrm{REF}}$ since, $E_{\text {REF }}=I_{\text {REF }} \times R_{\text {IN }}$. An alternate method for rescaling $\mathrm{E}_{\mathrm{REF}}$ is to connect an external $\mathrm{R}_{\mathrm{IN}}$, at the $\mathrm{I}_{\mathbb{I}}$ terminal (Pin 5) to supplant the $10 \mathrm{k} \Omega$ supplied internally (leaving it unconnected). The expression for $\mathrm{E}_{\mathrm{REF}}$ is then, $\mathrm{E}_{\text {REF }}=\mathrm{R}_{\mathrm{IN}} \mathrm{I}_{\mathrm{REF}}$. Care must be taken to choose $\mathrm{R}_{\text {IN }}$ such that $\left(\mathrm{e}_{\text {SIG }} \max \right) / \mathrm{R}_{\mathrm{IN}}$ $\leqslant 1 \mathrm{~mA}$.
Scale Factor (K) Adjustment - Scale factor may be increased from its nominal value by inserting a series resistor between the output terminal, Pin 3, and either terminal 1 or 2 . The table below should be consulted when making these scale factor changes.

## CONNECT

| RANGE OF K | SERIES <br> R TO PIN | VALUE OF R | NOTE |
| :--- | :---: | :--- | :--- |
| $2 / 3 \mathrm{~V}$ to 1.01 V | 1 | $3 \mathrm{k} \Omega \times(\mathrm{K}-2 / 3)$ use pins 1,2 |  |
| 1.01 V to 2.02 V | 1 | $3 \mathrm{k} \Omega \times(\mathrm{K}-1)$ | use pin 1 |
| $>2.02 \mathrm{~V}$ | 2 | $3 \mathrm{k} \Omega \times(\mathrm{K}-2)$ | use pin 2 |

Table 2. Resistor Selection Chart for Shifting Scale Factor

## ANTILOG OPERATION

The model 759 may be used to develop the antilog of the input voltage when connected as shown in Figure 4. The antilog transfer function (an exponential), is:

$$
e_{\text {OUT }}=E_{\text {REF }} 10^{-e_{\text {IN }} / K} \quad\left[-2 \leqslant e_{\mathbb{I N}} / K \leqslant 2\right]
$$



Figure 4. Functional Block Diagram
Principle of Operation - The antilog element converts the voltage input, appearing at terminal 1 or 2 , to a current which is proportional to the antilog of the applied voltage. The cur-rent-to-voltage conversion is then completed by the feedback resistor in a closed-loop op amp circuit.
A more complete expression for the antilog function is:

$$
\mathrm{e}_{\mathrm{OUT}}=\mathrm{E}_{\mathrm{REF}} 10^{-\mathrm{e}} \mathrm{IN} / \mathrm{K}+\mathrm{E}_{\mathrm{OS}}
$$

The terms $\mathrm{K}, \mathrm{E}_{\mathrm{OS}}$, and $\mathrm{E}_{\text {REF }}$ are those described previously in the LOG section.
Offset Voltage ( $\mathbf{E}_{\mathbf{O S}}$ ) Adjustment - Although offset voltage of the antilog circuit may be balanced by connecting it in the log mode, and using the technique described previously, it may be more advantageous to use the circuit of Figure 5. In this configuration, offset voltage is equal to $\mathrm{e}_{\mathrm{OUT}} / 100$. Adjust for the desired null, using the 100 k trim pot. After adjusting, turn power off, remove the external $100 \Omega$ resistor, and the jumper from Pin 1 to +15 V . For 759 P use the same procedure but connect Pin 1 to -15 V .


Figure 5. Trimming EOS in Antilog Mode
Reference Voltage ( $\mathbf{E}_{\mathrm{REF}}$ ) Adjustment - In antilog operation, the voltage reference appears as a multiplying constant. $\mathrm{E}_{\mathrm{REF}}$ adjustment may be accomplished by connecting a resistor, R , from Pin 5 to Pin 3, in place of the internal $10 \mathrm{k} \Omega$. The value of $R$ is determined by:

$$
\mathrm{R}=\mathrm{E}_{\mathrm{REF}} \operatorname{desired} / 10^{-5} \mathrm{~A}
$$

Scale Factor (K) Adjustment - The scale factor may be adjusted for all values of K greater than $2 / 3 \mathrm{~V}$ by the techniques described in the $\log$ section. If a value of $K$, less than $2 / 3 \mathrm{~V}$. is desired for a given application, an external op amp would be required as shown in Figure 6. The ratio of the two resistors is approximately:

$$
R 1 / R_{G}=(1 / K-1) \text { where } K=\text { desired scale factor }
$$



Figure 6. Method for Adjusting $K<2 / 3 V$

## RMS-to-DC Converters

## Contents

Page
Selection Guide ..... 6-3
General Information and Definitions of Specifications ..... 6-4
AD536AJ/AK/AS Monolithic IC true rms-to-dc and dB converter ..... 6-7

## Selection Guide RMS-to-DC Converters

| Model | Characteristics | Page |
| :--- | :--- | ---: |
| AD536AJ/AK/AS | Monolithic IC rms/dB converter. Laser-wafer-trimmed for total max error $\pm 2 \mathrm{mV}$ | $6-7$ |
|  | $\pm 0.2 \%$ of reading (AD536AK), sine waves at $1 \mathrm{kHz}(20 \mathrm{kHz}$ typ), 0 to $7 \mathrm{~V} \mathrm{rms}$. |  |
|  | Crest factor of 7 for $1 \%$ additional error. |  |
|  | $\pm 3 \mathrm{~dB}$ bandwidth $2 \mathrm{MHz}\left(1 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}} \leqslant 7 \mathrm{~V}\right)$. Averaging time constant per $\mu \mathrm{F}$ of $\mathrm{C}_{e x t}$, |  |
|  | $25 \mathrm{~ms} / \mu \mathrm{F}$. Total-error tempco $( \pm 50 \mu \mathrm{~V} \pm 0.005 \% \mathrm{rdg}) /{ }^{\circ} \mathrm{C}$ max (AK). Additional |  |
|  | features include dB output with 60 dB range, single-or dual-supply operation, and |  |
|  | low power consumption -1 mA. |  |
|  | AD536AJ $/ \mathrm{K}$ are specified for 0 to $+70^{\circ} \mathrm{C}, \mathrm{AD} 536 \mathrm{AS}$ for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. |  |
|  | Monolithic chips with guaranteed specifications are available for precision hybrids. |  |
|  | A 120 -page chip catalog is available upon request. |  |

## Orimatition RMS-to-DC Converters

The devices catalogued here are high-accuracy true-rms-to-dcconversion ICs. Devices of this class compute the instantaneous square of the input signal, average it, and take the square root of the result, to provide a dc voltage that is proportional to the rms of the input (and, in the case of the AD536A, an auxiliary dc voltage that is proportional to the $\log$ of the rms, for $d B$ measurements).

Excellent pre-trimmed performance, improvable by simple optional trims, makes these devices ideal for all types of laboratory and OEM rms instrumentation where amplitude measurements must be made with high accuracy, independently of waveshape.
An alternative to rms that has been widely used in the past, principally for measurements on sine waves, is mean absolutedeviation, or "ac average." It is performed by taking the absolute value of (i.e., full-wave or half-wave rectifying) a signal, filtering it, and scaling it by the ratio of rms to m.a.d. for sine waves, 1.111 , so that it reads correctly (for undistorted sine waves). Unfortunately, this ratio varies widely as a function of the waveform and will give grossly incorrect results in many cases. The table shows a few representative examples comparing rms with m.a.d.

Examples of applications include noise measurement - for example, thermal noise, transistor noise, and switch-contact noise. True-rms measurement is a technique that provides consistent theoretically valid measurements of noise amplitude (standard deviation) from different sources having different properties.

True-rms devices are also useful for measuring electrical signals derived from mechanical phenomena, such as strain, stress,
vibration, shock, expansion, bearing noise, and acoustical noise. The electrical signals produced by these mechanical actions are often noisy, non-periodic, nonsinusoidal, and superimposed on dc levels, and require true-rms for consistent, valid, accurate measurements. RMS converters are also useful for accurate measurements on low-repetition-rate pulse-trains having high crest factors (ratio of peak to rms), and for measurements of the energy content of SCR waveforms at differing firing angles.
The basic approach used in these converters for computing the rms is to take the absolute value, square it, and divide by the fed-back output (using the logarithmic characteristics of transistor junctions), and filter the result. The resulting approximation

$$
\mathrm{E}_{\mathrm{o}}=\operatorname{Avg} \cdot\left[\frac{\mathrm{V}_{\mathrm{in}}{ }^{2}}{\mathrm{E}_{\mathrm{o}}}\right] \cong \sqrt{\text { Avg. }\left(\mathrm{V}_{\mathrm{in}}{ }^{2}\right)}
$$

is valid if the averaging time-constant is sufficiently long compared with the periods of the lowest-frequency ac components of the signal.

The simplest form of averaging involves a single-pole filter, using an external filtering capacitance. Increased values of capacitance for filtering will improve the accuracy for low frequency rms measurements and provide reduced ripple at the output, but at the cost of increased settling time. For fastest settling and minimum ripple, the data sheets show how an additional stage of 2-pole filtering is useful (the internal buffer amplifier of the AD536A permits this to be accomplished without external active elements). The additional filtering permits improvement of settling time or reduction of ripple (or both) because of substantial reduction of $\mathrm{C}_{\text {ext }}$.

| WAVEFORM |  |  | $\frac{\text { RMS }}{\frac{\mathrm{V}_{\mathrm{m}}}{\sqrt{2}}}$$0.707 \mathrm{~V}_{\mathrm{m}}$ | $$ | $\frac{\text { RMS }}{\text { MAD }}$$\frac{\pi}{2 \sqrt{2}}=1.111$ | CREST <br> FACTOR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SINE WAVE |  |  |  |  | $\sqrt{2}=$ | 414 |
|  | SYMMETRICAL sQuare wave OR DC |  | $\mathrm{V}_{\mathrm{m}}$ | $\mathrm{V}_{\mathrm{m}}$ | 1 |  |  |
|  | triangular wave OR SAWTOOTH |  | $\frac{V_{m}}{\sqrt{3}}$ | $\frac{\mathrm{V}_{\mathrm{m}}}{2}$ | $\frac{2}{\sqrt{3}}=1.155$ | $\sqrt{3}=$ | . 732 |
|  | GAUSSIAN NOISE <br> CREST FACTOR IS THEORETICALLY UNLIMITED. q IS THE FRACTION OF TIME DURING WHICH GREATER PEAKS CAN BE EXPECTED TO OCCUR |  | RMS | $\begin{aligned} & \sqrt{\frac{2}{\pi}} \mathrm{RMS} \\ & =0.798 \mathrm{RMS} \end{aligned}$ | $\begin{aligned} & \sqrt{\frac{\pi}{2}} \\ & 1.253 \end{aligned}$ | C.F. <br> 1 2 3 <br> 3 3 3 <br> 3.3 <br> 4 <br> 4.4 <br> 4.9 6 <br> 6 | q <br> 32\% <br> 4.6\% <br> 0.37\% <br> 0.1\% <br> 0.01\% <br> 63ppm <br> 10ppm <br> $2 \times 10^{-9}$ |
| ๆ: "duty cycle" | PULSE  <br> $\eta$  <br> 1  <br> 0.25  <br> 0.0625  <br> 0.0156  <br> 0.01  | MARK/SPACE <br> $\infty$ <br> 0.3333 <br> 0.0667 <br> 0.0159 <br> 0.0101 | $\begin{aligned} & V_{m} \sqrt{\eta} \\ & V_{m} \\ & 0.5 V_{m} \\ & 0.25 V_{m} \\ & 0.125 V_{m} \\ & 0.1 v_{m} \end{aligned}$ | $\begin{gathered} V_{m} \eta \\ V_{m} \\ 0.25 V_{m} \\ 0.025 V_{m} \\ 0.0156 V_{m} \\ 0.01 V_{m} \end{gathered}$ | $\begin{array}{r} 1 \\ \hline \sqrt{7} \\ 1 \\ 2 \\ 4 \\ 8 \\ 10 \end{array}$ |  |  |

## PERFORMANCE SPECIFICATIONS

Considerable information regarding rms-to-dc converter circuit design, performance, selection, and applications is to be found in the NONLINEAR CIRCUITS HANDBOOK. ${ }^{1}$ In addition, useful applications information on auxiliary filtering can be found in the article "Measure RMS with Less Ripple in Less Time," ${ }^{2}$ and a discussion of the design of the AD536A can be found in the 1976 IEEE International Solid-State Circuits Conference Digest of Technical Papers, page 10.
The most-salient feature of a true rms-to-dc converter is that it ideally has no error due to an indirect approximation to the rms. Static errors are due only to scale-factor, linearity, and offset errors; dynamic errors are due to insufficient averaging time at the low end and finite bandwidth and slewing rate at the upper end. Linearity errors affect crest factor in midband. Dynamic errors are also a function of signal amplitude, due in part to the variation of bandwidth of the "log" transistors with signal level.
Total Error A specification for quick reference, this is the maximum deviation of the dc component of the output voltage from the theoretical output value over a specified range of signal amplitude and frequency. It is shown as the sum of a fixed error and a component proportional to the theoretical output ("\% of reading"). It is specified for a sinusoidal input in a given frequency and amplitude range. The fixed error-component includes all offset errors and irreducible nonlinearities; the \%-of-reading component includes the linear scale-factor error.

Total Error, external trim (adjustment) is the amount by which the output may differ from the theoretical value when the output offset and scale factor have been trimmed. Note that the fixed error-component cannot be reduced to zero, even though the output offset can be nulled at zero input. This is because of residual input offsets and inherent nonlinearities in the converter.
Total Error vs. Temperature is the average change of \%-of-full-
scale error component plus the average change of percent of reading error component per degree Celsius, over the rated temperature range.
Frequency for 1\%-of-Reading Error is the minimum value of frequency (at the high end) at which the error increases from the midband value by $1 \%$ of reading. It is a function of peak-to-peak input amplitude.
Frequency for $\pm 3 d B$ Reading Error is the minimum value of frequency (at the high end) at which the error may equal $30 \%$ of reading. It is a function of amplitude.
Crest Factor (a property of the signal) is the ratio of peak signal voltage to the ideal value of rms; the specified value of crest factor is that for which the error is maintained within specified limits at a given rms level for a worst-case rectangular pulse - input signal.

Filter Time Constant and External Capacitor: The time constant of the internal averaging filter, and the increase of time constant per $\mu \mathrm{F}$ of added external capacitance.
Input: The voltage range over which specified operation is obtained, the maximum voltage for which the unit operates, the maximum safe input voltage, and the effective input resistance.
Output: The maximum output range for rated performance, the minimum current guaranteed available at full-scale output voltage, and the source resistance of the output circuit.

Power Supply: Power-supply range for specified performance, power-supply range for operation, and quiescent current drain. Note that the AD536 can be operated from single or dual supplies.
Temperature Range: The range of temperature variation for operation within specifications. Temperature coefficients are determined by three-point measurements ( $\mathrm{T}_{\mathrm{H}}-25^{\circ} \mathrm{C}$ ), $\left(25^{\circ} \mathrm{C}-\mathrm{T}_{\mathrm{L}}\right)$, when measured.

[^23]
## Integrated Circuit True rms-to-dc Converter

FEATURES<br>True rms-to-dc Conversion<br>Laser-Trimmed to High Accuracy<br>0.2\% max Error (AD536AK)<br>0.5\% max Error (AD536AJ)<br>Wide Response Capability: Computes rms of ac and dc Signals<br>300 kHz Bandwidth: $\mathrm{V}_{\mathrm{rms}}>100 \mathrm{mV}$<br>2 MHz Bandwidth: $\mathrm{V}_{\mathrm{rms}}>1 \mathrm{~V}$<br>Signal Crest Factor of 7 for 1\% Error<br>dB Output with 60dB Range<br>Low Power: 1mA Quiescent Current<br>Single or Dual Supply Operation<br>Monolithic Integrated Circuit<br>$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operation (AD536AS)<br>Low Cost

## PRODUCT DESCRIPTION

The AD536A is a complete monolithic integrated circuit which performs true rms-to-dc conversion. It offers performance which is comparable or superior to that of hybrid or modular units costing much more. The AD536A directly computes the true rms value of any complex input waveform containing ac and dc components. It has a crest factor compensation scheme which allows measurements with $1 \%$ error at crest factors up to 7. The wide bandwidth of the device extends the measurement capability to 300 kHz with 3 dB error for signal levels above 100 mV .
An important feature of the AD536A not previously available in rms converters is an auxiliary dB output. The logarithm of the rms output signal is brought out to a separate pin to allow the dB conversion, with a useful dynamic range of 60 dB . Using an externally supplied reference current, the 0 dB level can be conveniently set by the user to correspond to any input level from 0.1 to 2 volts rms.

The AD536A is laser trimmed at the wafer level for input and output offset, positive and negative waveform symmetry (dc reversal), and full scale accuracy. As a result, no external trims are required to achieve the rated accuracy of the unit.
There is full protection for both inputs and outputs. The input circuitry can take overload voltages well beyond the supply levels. Loss of supply voltage with inputs connected will not cause unit failure. The output is short-circuit protected.
The AD536A is available in two accuracy grades ( $\mathrm{J}, \mathrm{K}$ ) for commercial temperature range ( 0 to $+70^{\circ} \mathrm{C}$ ) applications, and one grade (S) rated for the full $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military range. The AD536AK offers a maximum total error of $\pm 2 \mathrm{mV}$

$\pm 0.2 \%$ of reading and the AD536AJ and AD536AS have maximum errors of $\pm 5 \mathrm{mV} \pm 0.5 \%$ of reading. All three versions are available in either a hermetically sealed 14 -pin DIP or a 10 -pin TO-100 metal can.

## PRODUCT HIGHLIGHTS

1. The AD536A computes the true root-mean-square level of a complex ac (or ac plus dc) input signal and gives an equivalent dc output level. The true rms value of a waveform is a more useful quantity than the average rectified value since it relates directly to the power of the signal. The rms value of a statistical signal also relates to its standard deviation.
2. The crest factor of a waveform is the ratio of the peak signal swing to the rms value. The crest factor compensation scheme of the AD536A allows measurement of highly complex signals with wide dynamic range.
3. The only external component required to perform measurements to the fully specified accuracy is the capacitor which sets the averaging period. The value of this capacitor determines the low frequency ac accuracy, ripple level and settling time.
4. The AD536A will operate equally well from split supplies or a single supply with total supply levels from 5 to 36 volts. The one milliampere quiescent supply current makes the device well-suited for a wide variety of remote controllers and battery powered instruments.
5. The AD536A directly replaces the AD536, and provides improved bandwidth and temperature drift specifications.

| MODEL | AD536AJ | AD536AK | AD536AS |
| :---: | :---: | :---: | :---: |
| TRANSFER EQUATION | $\mathrm{V}_{\text {OUT }}=\sqrt{\text { avg. }\left(\mathrm{V}_{\mathrm{IN}}\right)^{2}}$ | * | *: 1. |
| CONVERSION ACCURACY |  |  |  |
| Total Error, Internal Trim ${ }^{1}$ (Fig. ${ }^{1}$ ) | $\pm 5 \mathrm{mV} \pm 0.5 \%$ of Reading, max | $\pm 2 \mathrm{mV} \pm 0.2 \%$ of Reading, max |  |
| vs. Temperature, $\mathrm{T}_{\min }$ to $+70^{\circ} \mathrm{C}$ | $\pm(0.1 \mathrm{mV} \pm 0.01 \%$ Reading $){ }^{\circ} \mathrm{C}$ max | $\pm(0.05 \mathrm{mV} \pm 0.005 \% \text { of Reading) })^{\circ} \mathrm{C}$ max | $\pm(0.1 \mathrm{mV} \pm 0.005 \%$ of Reading $){ }^{\circ}{ }^{\circ} \mathrm{C}$ max $\pm(0.3 \mathrm{mV}+0.005 \%$ of Reading $)\rangle^{\circ} \mathrm{C}$ max |
| vs. Supply Voltage ${ }^{+70 \mathrm{C}}$ to $+125^{\circ} \mathrm{C}$ | $\pm(0.1 \mathrm{mV}+0.01 \%$ Reading) V " |  |  |
| vs. Supply Voltage dc Reversal Error | $\pm(0.1 \mathrm{mV} \pm 0.01 \%$ Reading $) / \mathrm{V}$ <br> $\pm 0.05 \%$ of Reading | * |  |
| Total Error, External Trim ${ }^{1}$ (Fig. 2) | $\pm 3 \mathrm{mV} \pm 0.3 \%$ of Reading | $\pm 2 \mathrm{mV} \pm 0.1 \%$ of Reading | * |
| ERROR vs CREST FACTOR ${ }^{2}$ |  |  |  |
| Crest Factor 1 to 2 | Specified Accuracy | * | * |
| Crest Factor $=3$ | -0.1\% of Reading | * | * |
| Crest Factor $=7$ | -1\% of Reading | * | * |
| FREQUENCY RESPONSE ${ }^{3}$ |  |  |  |
| Bandwidth for $1 \%$ additional error ( 0.1 dB ) |  |  |  |
| $10 \mathrm{mV}<\mathrm{V}_{\text {IN }} \leqslant 100 \mathrm{mV}$ | 6 kHz | * | * |
| $100 \mathrm{mV}<\mathrm{V}_{\text {IN }} \leqslant 1 \mathrm{~V}$ | 40 kHz | * | * . |
| $1 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}} \leqslant 7 \mathrm{~V}$ | 100 kHz | * | * . |
| $\pm 3 \mathrm{~dB}$ Bandwidth |  | , - |  |
| $10 \mathrm{mV}<\mathrm{V}_{\mathrm{IN}} \leqslant 100 \mathrm{mV}$ | 50 kHz | * | * * |
| $100 \mathrm{mV}<\mathrm{V}_{\text {IN }} \leqslant 1 \mathrm{~V}$ | 300 kHz | * | * |
| $1 \mathrm{~V}<\mathrm{V}_{\text {IN }} \leqslant 7 \mathrm{~V}$ | 2 MHz | * | * |
| AVERAGING TIME CONSTANT (Fig. 5) | $25 \mathrm{~ms} / \mu \mathrm{F} \mathrm{C} \mathrm{C}_{\text {AV }}$ | * | * |
| INPUT CHARACTERISTICS |  |  |  |
| Signal Range, $\pm 15 \mathrm{~V}$ Supply | $\pm 20 \mathrm{~V}$ Peak | * | * |
| Signal Range, +5 V Supply | $\pm 5 \mathrm{~V}$ Peak | * | * |
| Safe Input, All Supply Voltages | $\pm 25 \mathrm{~V}$ max | * - | * |
| Input Resistance | $16.7 \mathrm{k} \Omega \pm 25 \%$ | * ${ }^{\text {* }}$ | * |
| Input Offset Voltage | $\pm 2 \mathrm{mV}$ max | $\pm 1 \mathrm{mV}$ max | , |
| OUTPUT CHARACTERISTICS |  |  |  |
| Offset Voltage | $\pm 2 \mathrm{mV}$ max | $\pm 1 \mathrm{mV}$ max |  |
| vs. Temperature | $\pm 0.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ | * | $\pm 0.2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply Voltage | $\pm 0.1 \mathrm{mV} / \mathrm{V}$ | * | $\pm 0.2 \mathrm{mV} / \mathrm{V}$ max |
| Voltage Swing, $\pm 15 \mathrm{~V}$ Supplies | 0 to +10 V min | * | * |
| $\pm 5 \mathrm{~V}$ Supply | 0 to +2 V min | * | * |
| Output Current | $(+5 \mathrm{~mA},-130 \mu \mathrm{~A}) \mathrm{min}$ | * | * |
| Short Circuit Current | $+20 \mathrm{~mA}$ | * - | * |
| Resistance | $0.5 \Omega$ max | * | * |
| dB OUTPUT (Fig. 13) |  |  | * - |
| Error, $\mathrm{V}_{\text {IN }} 7 \mathrm{mV}$ to $7 \mathrm{~V} \mathrm{rms}, 0 \mathrm{~dB}=1 \mathrm{~V} \mathrm{rms}$ | $\pm 0.5 \mathrm{~dB}$ | $\pm{ }_{*} 0.2 \mathrm{~dB}$ | * ${ }_{*}$ |
| Scale Factor | $-3 \mathrm{mV} / \mathrm{dB}$ | * | * |
| Scale Factor TC (Uncompensated, see Fig. 13 for Temperature Compensation) | $-0.3 \%$ Reading $/{ }^{\circ} \mathrm{C}\left(-0.03 \mathrm{~dB} /{ }^{\circ} \mathrm{C}\right)$ | * | * |
| $\mathrm{I}_{\text {REF }}$ for $0 \mathrm{~dB}=1 \mathrm{Vrms}$ | $20 \mu \mathrm{~A}(5 \mu \mathrm{~A} \min , 80 \mu \mathrm{~A} \max )$ | * | * |
| IREF Range | $1 \mu \mathrm{~A}$ to $100 \mu \mathrm{~A}$ | * | * |
| Lout TERMINAL | , |  |  |
| Iout Scale Factor | $40 \mu \mathrm{~A} / \mathrm{Volt} \mathrm{rms}$ | * | * . |
| Iout Scale Factor Tolerance | $\pm 25 \%$ | * | * - |
| Output Resistance | $10^{8} \Omega$ | * | * |
| Voltage Compliance | $-\mathrm{V}_{\mathrm{S}}$ to $\left(+\mathrm{V}_{\text {S }}-2.5 \mathrm{~V}\right)$ | * | * |
| BUFFER AMPLIFIER |  |  |  |
| Input and Output Voltage Range | $-\mathrm{V}_{\mathrm{S}}$ to $\left(+\mathrm{V}_{\mathrm{S}}-2.5 \mathrm{~V}\right.$ ) min | * | * |
| Input Offset Voltage, $\mathrm{R}_{\mathrm{S}}=25 \mathrm{k}$ | $\pm 4 \mathrm{mV}$ max | * . | *, - |
| Input Current | 100 nA typ, 300 nA max | * | * |
| Input Resistance | $10^{8} \Omega$ | * | * |
| Output Current | $(5 \mathrm{~mA},-130 \mu \mathrm{~A}) \mathrm{min}$ | * | * |
| Short Circuit Current | $+20 \mathrm{~mA}$ | * | * |
| Small Signal Bandwidth | 1 MHz | * - - | * . |
| Slew Rate ${ }^{4}$ | $5 \mathrm{~V} / \mu \mathrm{s}$ | * | * * |
| POWER SUPPLY |  |  |  |
| Voltage, Rated Performance |  |  |  |
| Dual Supply | $\pm 3.0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | * | * - . |
| Single Supply | +5 V to +36 V | * | * |
| Quiescent Current |  |  |  |
| Total $\mathrm{V}_{\mathrm{S}} 5 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 2 mA max ( 1 mA typ) | * . | * . |
| TEMPERATURE RANGE Rated Performance Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ | * |  |

${ }^{1}$ Accuracy is specified for 0 to 7 V rms , dc or 1 kHz sinewave input with
the AD536A connected as in the figure referenced.
${ }^{2}$ Error vs crest factor is specified as an additional error for 1 V rms
rectangular pulse input, pulse width $=200 \mu \mathrm{~s}$.
${ }^{3}$ Input voltages are expressed in volts rms, and error is percent of reading.
${ }^{4}$ With $2 k$ external pulldown resistor.
*Specifications same as AD536AJ.
Specifications subject to change without notice.

## STANDARD CONNECTION

The AD536A is simple to connect for the majority of high accuracy rms measurements, requiring only an external capacitor to set the averaging time constant. The standard connection is shown in Figure 1. In this configuration, the AD536A will measure the rms of the ac and dc level.present at the input, but will show an error for low frequency inputs as a function of the filter capacitor, $\mathrm{C}_{\mathrm{AV}}$, as shown in Figure 5. Thus, if a $4 \mu \mathrm{~F}$ capacitor is used, the additional average error at 10 Hz will be $0.1 \%$, at 3 Hz it will be $1 \%$. The accuracy at higher frequencies will be according to specification. If it is desired to reject the dc input, a capacitor is added in series with with the input, as shown in Figure 3 ; the capacitor must be non-polar. If the AD536A is driven with power supplies with a considerable amount of high frequency ripple, it is advisable to bypass both supplies to ground with $0.1 \mu \mathrm{~F}$ ceramic discs as near the device as possible.
The input and output signal ranges are a function of the supply voltages; these ranges are shown in Figure 17. The AD536A can also be used in an unbuffered voltage output mode by disconnecting the input to the buffer. The output then appears unbuffered across the 25 k resistor. The buffer amplifier can then be used for ocher purposes. Further the AD536A can be used in a current output mode by disconnecting the 25 k resistor from ground. The output current is available at pin 8 (pin 10 on the " H " package) with a nominal scale of $40 \mu \mathrm{~A}$ per volt rms input, positive out.


Figure 1. Standard rms Connection

## OPTIONAL EXTERNAL TRIMS FOR HIGH ACCURACY

If it is desired to improve the accuracy of the AD536A, the external trims shown in Figure 2 can be added. $\mathrm{R}_{4}$ is used to trim the offset. Note that the offset trim circuit adds $249 \Omega$ in series with the internal $25 \mathrm{k} \Omega$ resistor. This will cause a $1 \%$ increase in scale factor, which is trimmed out by using $\mathrm{R}_{1}$ as shown.
The trimming procedure is as follows:

1. Ground the input signal, $\mathrm{V}_{\mathrm{IN}}$, and adjust $\mathrm{R}_{4}$ to give zero volts output from pin 6. Alternatively, $\mathrm{R}_{\mathbf{4}}$ can be adjusted to give the correct output with the lowest expected value of $V_{I N}$. 2. Connect the desired full scale input level to $\mathrm{V}_{\mathrm{IN}}$, either dc or a calibrated ac signal ( 1 kHz is the optimum frequency); then trim $\mathrm{R}_{1}$ to give the correct output from pin 6, i.e., 1.000 V dc input should give 1.000 V dc output. Of course, a $\pm 1.000 \mathrm{~V}$ peak-to-peak sinewave should give a 0.707 V dc output. The remaining errors, as given in the specifications, are due to the nonlinearity.

The major advantage of external trimming is to optimize device performance for a reduced signal range; the AD536A is internally trimmed for a 7 V rms full scale range.


Figure 2. Optional External Gain and Output Offset Trims

## SINGLE SUPPLY CONNECTION

The applications in Figures 1 and 2 require the use of approximately symmetrical dual supplies. The AD536A can also be used with only a single positive supply down to +5 volts, as shown in Figure 3. The major limitation of this connection is that only ac signals can be measured since the differential input stage must be biased off ground for proper operation. This biasing is done at pin 10; thus it is critical that no extraneous signals be coupled into this point. Biasing can be accomplished by using a resistive divider between $+V_{S}$ and ground. The values of the resistors can be increased in the interest of lowered power consumption, since only 5 microamps of current flows into pin 10 (pin 2 on the " H " package). AC input coupling requires only capacitor $\mathrm{C}_{2}$ as shown; a dc return is not necessary as it is provided internally. $\mathrm{C}_{2}$ is selected for the proper low frequency break point with the input resistance of $16.7 \mathrm{k} \Omega$; for a cut-off at $10 \mathrm{~Hz}, \mathrm{C}_{2}$ should be $1 \mu \mathrm{~F}$. The signal ranges in this connection are slightly more restricted than in the dual supply connection. The input and output signal ranges are shown in Figure 17. The load resistor, $\mathrm{R}_{\mathrm{L}}$, is necessary to provide output sink current.


Figure 3. Single Supply Connection

## CHOOSING THE AVERAGING TIME CONSTANT

The AD536A will compute the rms of both ac and de signals. If the input is a slowly-varying de, the output of the AD536A will track the input exactly. At higher frequencies, the average output of the AD536A will approach the rms value of the input signal. The actual output of the AD536Ã will differ from the ideal output by an average (or dc) error and some amount of ripple, as demonstrated in Figure 4.


Figure 4. Typical Output Waveform for Sinusoidal Input
The dc error is dependent on the input signal frequency and the value of $\mathrm{C}_{\mathrm{Av}}$. Figure 5 can be used to determine the minimum value of $\mathrm{C}_{\mathrm{AV}}$ which will yield $1 \%$ or $0.1 \%$ dc error above a given frequency. For example, if a 60 Hz waveform is to be measured with a dc error of less than $0.1 \%, \mathrm{C}_{\mathrm{AV}}$ must be greater than $0.65 \mu \mathrm{~F}$. If a $1 \%$ error can be tolerated, the minimum value of $\mathrm{C}_{\mathrm{AV}}$ is $0.22 \mu \mathrm{~F}$.

The ac component of the output signal is the ripple. There are two ways to reduce the ripple. The first method involves using a large value of $\mathrm{C}_{\mathrm{AV}}$. Since the ripple is inversely proportional to $\mathrm{C}_{\mathrm{AV}}$, a tenfold increase in this capacitance will effect a tenfold reduction in ripple. When measuring waveforms with high crest factors, (such as low duty cycle pulse trains), the averaging time constant should be at least ten times the signal period. For example, a 100 Hz pulse rate requires a 100 ms time constant, which corresponds to a $4 \mu \mathrm{~F}$ capacitor (time constant $=25 \mathrm{~ms}$ per $\mu \mathrm{F}$ ).

The primary disadvantage in using a large $\mathrm{C}_{\mathrm{AV}}$ to remove ripple is that the settling time for a step change in input level is increased proportionately. Figure 5 shows that the relationship between $\mathrm{C}_{\mathrm{AV}}$ and settling time is 100 milliseconds for each microfarad of $\mathrm{C}_{\mathrm{AV}}$. The settling time is twice as great for decreasing signals as for increasing signals (the values in Figure 5 are for decreasing signals). Settling time also increases for low signal levels, as shown in Figure 6.


Figure 5. Lower Frequency for Stated \% of Reading Error and Settling Time for Circuit Shown in Figure 1


Figure 6. Settling Time vs Input Level
A better method for reducing output ripple is the use of a "post-filter". Figure 7 shows a suggested circuit. If a singlepole filter is used ( $C_{3}$ removed, $R_{X}$ shorted), and $C_{2}$ is approximately twice the value of $\mathrm{C}_{\mathrm{AV}}$, the ripple is reduced as shown in Figure 8, and settling time is increased. For example, with $\mathrm{C}_{\mathrm{AV}}=1 \mu \mathrm{~F}$ and $\mathrm{C}_{2}=2.2 \mu \mathrm{~F}$, the ripple for a 60 Hz input is reduced from $10 \%$ of reading to approximately $0.3 \%$ of reading. The settling time, however, is increased by approximately a factor of 3 . The values of $\mathrm{C}_{\mathrm{AV}}$ and $\mathrm{C}_{2}$ can therefore be reduced to permit faster settling times while still providing substantial ripple reduction.
The two-pole post-filter uses an active filter stage to provide even greater ripple reduction without substantially increasing the settling times over a circuit with a one-pole filter. The values of $\mathrm{C}_{\mathrm{AV}}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$ can then be reduced to allow extremely fast settling times for a constant amount of ripple. Caution should be exercised in choosing the value of $\mathrm{C}_{\mathrm{AV}}$, since the dc error is dependent upon this value and is independent of the post filter.


Figure 7. 2 Pole "Post" Filter


Figure 8. Performance Features of Various Filter Types

## ins Measirguents

## AD536A PRINCIPLE OF OPERATION

The AD536A embodies an implicit solution of the rms equation that overcomes the dynamic range as well as other limitations inherent in a straight-forward computation of rms. The actual computation performed by the AD536A follows the equation:

$$
\mathrm{V}_{\mathrm{rms}}=\operatorname{Avg} . \quad\left[\frac{\mathrm{V}_{\mathrm{IN}}^{2}}{\mathrm{~V}_{\mathrm{rms}}}\right]
$$

Figure 9 is a simplified schematic of the AD536A; it is subdivided into four major sections: absolute value circuit (active rectifier), squarer/divider, current mirror, and buffer amplifier. The input voltage, $\mathrm{V}_{\mathrm{IN}}$, which can be ac or dc , is converted to a unipolar current $\mathrm{I}_{1}$, by the active rectificr $\mathrm{A}_{1}, \mathrm{~A}_{2}$. $I_{1}$ drives one input of the squarer/divider, which has the transfer function:

$$
\mathrm{I}_{4}=\mathrm{I}_{1}{ }^{2} / \mathrm{I}_{3}
$$

The output current, $I_{4}$, of the squarer/divider drives the current mirror through a low pass filter formed by $\mathrm{R}_{1}$ and the externally connected capacitor, $\mathrm{C}_{\mathrm{AV}}$. If the $\mathrm{R}_{1}, \mathrm{C}_{\mathrm{AV}}$ time constant is much greater than the longest period of the input signal, then $I_{4}$ is effectively averaged. The current mirror returns a current $I_{3}$, which equals Avg. [ $\mathrm{I}_{4}$ ], back to the squarer/ divider to complete the implicit rms computation. Thus:

$$
I_{4}=\text { Avg. }\left[I_{1}{ }^{2} / I_{4}\right]=I_{1} \mathrm{rms}
$$

The current mirror also produces the output current, $\mathrm{I}_{\text {OUT }}$, which equals $2 \mathrm{I}_{4}$. $\mathrm{I}_{\text {OUT }}$ can be used directly or converted to a voltage with $\mathrm{R}_{2}$ and buffered by $\mathrm{A}_{4}$ to provide a low impedance voltage output. The transfer function of the AD536A thus results:

$$
\mathrm{V}_{\mathrm{OUT}}=2 \mathrm{R}_{2} \mathrm{I}_{\mathrm{rms}}=\mathrm{V}_{\mathrm{IN} \mathrm{rms}}
$$

The $d B$ output is derived from the emitter of $Q_{3}$, since the voltage at this point is proportional to $-\log V_{\mathbf{I N}}$. Emitter follower, $\mathrm{Q}_{5}$, buffers and level shifts this voltage, so that the dB output voltage is zero when the externally supplied emitter current ( $I_{\text {REF }}$ ) to $Q_{5}$ approximates $I_{3}$.


Figure 9. Simplified Schematic
"D" PACKAGE (TO-116)


Figure 10. Physical Dimensions Dimensions shown in inches and (mm).


PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO. 11614 PIN CERAMIC DIP PACKAGE.
NOTE:
BOTH PADS SHOWN MUST BE CONNECTED TO $V$ in
THE AD536A IS AVAILABLE IN LASER-TRIMMED CHIP FORM. CONSULT ANALOG DEVICES CHIP SATALOG FOR
SPECIFICATIONS AND APPLICATION DETAILS.

Figure 11. Chip Dimensions and Pad Layout. Dimensions shown in inches and (mm).


Figure 12. AD536A Pin Connections and Functional Diagram

## CONNECTIONS FOR dB OPERATION

A powerful feature added to the AD536A, which is not available in any other computing rms circuit, is the logarithmic or decibel output. The internal circuit which computes dB is very accurate and works well over a 60 dB range. The connection for dB measurements is shown in Figure 13. The user selects the 0 dB level by setting $\mathrm{R}_{1}$ for the proper 0 dB reference current (which is set to exactly cancel the log output current from the squarer-divider at the desired 0 dB point). The external op amp is used to provide a more convenient scale and to allow compensation of the $0.3 \% /{ }^{\circ} \mathrm{C}$ temperature drift of the dB circuit. The special T.C. resistor, $\mathbf{R}_{\mathbf{3}}$, is available from Tel Labs, Londonderry, NH , type number Q-81. The linear rms output is available at pin 8 with an output impedance of $25 \mathrm{k} \Omega$; thus some applications may require an additional buffer amplifier if this output is desired.
dB Calibration:

1. Set $\mathrm{V}_{\mathrm{IN}}=1.00 \mathrm{~V}$ dc
2. Adjust $R_{1}$ for $d B$ out $=0.00 \mathrm{~V}$
3. Set $\mathrm{V}_{\mathrm{IN}}=+0.1 \mathrm{~V} \mathrm{dc}$
4. Adjust $R_{2}$ for $d B$ out $=-2.00 \mathrm{~V}$

Any other desired 0 dB reference level can be used by setting $\mathrm{V}_{\mathbf{I N}}$ and adjusting $\mathrm{R}_{1}$ accordingly. Note that adjusting $\mathrm{R}_{2}$ for the proper gain automatically gives the correct temperature compensation.


Figure 13. $d B$ Connection

## FREQUENCY RESPONSE

The AD536A utilizes a logarithmic circuit in performing the implicit rms computation. As with any log circuit, bandwidth is proportional to signal level. The solid lines in the graph below represent the frequency response of the AD536A at input levels from 10 millivolts to 1 volt rms. The dashed lines indicate the upper frequency limits for $1 \%, 10 \%$, and 3 dB of reading additional error. For example, note that a 1 volt rms signal will produce less than $1 \%$ of reading additional error up to 100 kHz . A 10 millivolt signal can be measured with $1 \%$ of reading additional error $(100 \mu \mathrm{~V})$ up to only 6 kHz .


Figure 14. High Frequency Response

## AC MEASUREMENT ACCURACY AND CREST FACTOR

Crest factor is often overlooked in determining the accuracy of an ac measurement. Crest factor is defined as the ratio of the the peak signal amplitude to the rms value of the signal (C.F. = $\mathrm{V}_{\mathrm{p}} / \mathrm{V}_{\mathrm{rms}}$ ). Most common waveforms, such as sine and triangle waves, have relatively low crest factors ( $<2$ ). Waveforms which resemble low duty cycle pulse trains, such as those occurring in switching power supplies and SCR circuits, have high crest factors. For example, a rectangular pulse train with a $1 \%$ duty cycle has a crest factor of $10($ C.F. $=1 / \sqrt{\eta})$.

Figure 15 is a curve of reading error for the AD536A for a 1 volt rms input signal with crest factors from 1 to 10 . A rectangular pulse train (pulse width $100 \mu \mathrm{~s}$ ) was used for this test since it is the worst-case waveform for rms measurement (all the energy is contained in the peaks). The duty cycle and peak amplitude were varied to produce crest factors from 1 to 10 while maintaining a constant 1 volt rms input amplitude.


$$
\begin{aligned}
& \eta=\text { DUTY CYCLE }=\frac{100 \mu \mathrm{~s}}{T} \\
& C F=1 / \sqrt{\eta} \\
& \text { OIN (rms) }=1 \text { Volt rms }
\end{aligned}
$$



Figure 15. Error vs. Crest Factor


Figure 16. AD536A Error vs. Pulse Width Rectangular Pulse


Figure 17. AD536A Input and Output Voltage Ranges vs. Supply

## Contents

Page
Selection Guide ..... 7-2
Orientation, Definitions of Specifications ..... 7-4
AD580JH/KH/LH/MH/SH/TH/UH 2.5V Monolithic IC Positive Voltage References ..... 7-5
AD581J/K/L/S/T/U 10V Pretrimmed Monolithic IC Voltage References ..... 7-9
AD584J/K/L/S/T/U Pretrimmed 10V, $7.5 \mathrm{~V}, 5 \mathrm{~V}, 2.5 \mathrm{~V}$ Monolithic.IC Multiple-Voltage References ..... 7-15
AD589JH/KH/LH/MH/SH/TH/UH• Two-Terminal IC 1.2V References ..... 7-21
AD1403/AD1403A• +2.5V Monolithic IC Voltage References in Mini-DIP Package ..... 7-25
AD2700J/L/S +10V Precision Hybrid IC Positive Voltage References ..... 7-29
AD2701J/L/S -10V Precision Hybrid IC Negative Voltage References ..... 7-29
AD2702J/L/S $\pm 10$ V Precision Hybrid Dual Voltage References ..... 7-29

## Selection Guide <br> Voltage References

In this Selection Guide, Voltage-Reference families are divided into four categories:

1. Pin-Programmable Multiple-Voltage Monolithic References
2. 10V Monolithic and Hybrid References
3. 2.5 V Monolithic References
4. 1.2 V Monolithic References

The specifications and features are key for each device. Complete and detailed descriptions, specifications, and application information can be found on the data sheets. Definitions of important specifications can be found below and on the next page.

All specifications are typical at 15 V supply, connected for the voltage-in, voltage-out mode, and $+25^{\circ} \mathrm{C}$, unless noted otherwise-except for the two-terminal AD589 ( $500 \mu \mathrm{~A},+25^{\circ} \mathrm{C}$ ). J/K/L/M suffixes denote 0 to $+70^{\circ} \mathrm{C}$ operation, $\mathrm{S} / \mathrm{T} / \mathrm{U}-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## 1. PIN-PROGRAMMABLE MULTIPLE-VOLTAGE MONOLITHIC REFERENCES

| Voltage | Device Family | Characteristics | Page |
| :---: | :---: | :---: | :---: |
| 10, 7.5, 5, 2.5 | AD584J/K/L/S/T/U\# | Monolithic, laser-trimmed to provide four programmable values of output voltage: $10.000 \mathrm{~V}, 7.500 \mathrm{~V}, 5.000 \mathrm{~V}$, 2.500 V , with max error of $\pm 5 \mathrm{mV}, \pm 4 \mathrm{mV}, \pm 3 \mathrm{mV}, \pm 2.5 \mathrm{mV}$ ( $L$ version) and max tempco of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ( L version on $10 \mathrm{~V}, 7.5 \mathrm{~V}, 5 \mathrm{~V}$ ranges). Other values of voltage available by connection of external resistors. Can be used in 2terminal connection as high-performance "Zener Diode" for negative reference $(>\|5 \mathrm{~V}\|)$ or as a current limiter. Simultaneous outputs available with external buffering. | 7-15 |

## 2. 10V MONOLITHIC AND HYBRID REFERENCES

| Voltage | Device Family | Characteristics | Page |
| :---: | :---: | :---: | :---: |
| 10 | AD581J/K/L/S/T/U \# | Monolithic 3-terminal laser-trimmed $10.000 \mathrm{~V} \pm 5 \mathrm{mV}$ ( $\mathrm{L}, \mathrm{U}$ ) @ 10 mA voltage reference. Tempcos trimmed to within $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left(0\right.$ to $+70^{\circ} \mathrm{C}-\mathrm{L}$ ), and $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\max \left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}-\mathrm{U}\right)$. Can be used in 2-terminal connection as high-performance "Zener Diode" for positive or negative reference voltage. | 7-9 |
|  | AD2700J/L/S | Hybrid high-accuracy $+10 \mathrm{~V} \pm 2.5 \mathrm{mV}$ (L, U) @ 10 mA , $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (L, S, U) | 7-29 |
|  | AD2701J/L/S | Hybrid high-accuracy $-10 \mathrm{~V} \pm 2.5 \mathrm{mV}$ (L, U) @ 10 mA , $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (L, S, U) | 7-29 |
|  | AD2702J/L/S | Hybrid high-accuracy dual $\pm 10 \mathrm{~V} \pm 2.5 \mathrm{mV}$ (L, U) @ 10 mA , $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (U) | 7-29 |

## 3. 2.5V MONOLITHIC REFERENCES

| Voltage | Device Family |  |
| :--- | :--- | :--- |
| +2.5 | AD $580 \mathrm{JH} / \mathrm{KH} / \mathrm{LH} / \mathrm{MH} / \mathrm{SH} / \mathrm{TH} / \mathrm{UH} \#$ |  |

## Characteristics <br> Page

Monolithic 3-terminal 2.5 V @ 10mA reference. Output 7-5 voltage to within $\pm 0.4 \%$ ( $\mathrm{M}, \mathrm{U}$ ), better than 3 mV line regulation ( 4.5 V to $30 \mathrm{~V}-\mathrm{L}, \mathrm{M}, \mathrm{T}, \mathrm{U}$ ), 10 mV max load regulation ( 10 mA change), and $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ change with temperature ( $\mathrm{M}, \mathrm{U}$ ).

AD1403/AD1403A \# •
Monolithic 3-terminal 2.5 V @ 10 mA reference; Improved low-cost replacement for standard 1403/1403A; Lasertrimmed to $2.500 \mathrm{~V} \pm 10 \mathrm{mV}$ ( $\max -1403 \mathrm{~A}$ ); Temperature stability to within $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left(1403 \mathrm{~A}-0\right.$ to $70^{\circ} \mathrm{C}$ ); Quiescent current 1.5 mA max; Mini-DIP package.

## 4. 1.2V MONOLITHIC REFERENCES

Voltage

## Device Family

1.2

> AD589JH/KH/LH/MH SH/TH/UH \#

## Characteristics

Monolithic two-terminal 1.23V bandgap "Zener Diode";
Superior replacement for other 1.2 V references; Operating range $50 \mu \mathrm{~A}$ to 5 mA ; Tempco $10 \mathrm{ppm} / /^{\circ} \mathrm{C} \max , 0$ to $70^{\circ} \mathrm{C}$ ( $\overline{\mathrm{M}}), 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max ,-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (U); Low output impedance, $0.6 \Omega$, low dissipation, $60 \mu \mathrm{~W}$ total at $50 \mu \mathrm{~A}$; No frequency compensation required.
\#Monolithic chips with guaranteed specs available for precision hybrids. Information available upon request. All but AD1403/A and the AD589 family can be found in the 1979 chip catalog, available upon request.

- New product since the 1979 Data Acquisition Products Catalog Supplement.


# Orientation <br> Voltage References 

A voltage reference is used to provide an accurately known voltage which can be utilized in a circuit or system. For example, measurement systems rely on precision references in order to establish a basis for absolute measurement accuracy. Any reference inaccuracy will undermine the accuracy of the overall system. Thus, ideal references are characterized by accurately set (and traceable to recognized fundamental standards) constant output voltage, independent of temperature, load changes, input voltage variation, and time.

## Types of References

The majority of available IC reference circuits use the bandgap principle: the $\mathrm{V}_{\mathrm{BE}}$ of any silicon transistor has a negative tempco of about $2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$, which can be extrapolated to approximately 1.2 volts at absolute zero (the bandgap voltage of silicon). Since identical transistors operating at constant current densities will have predictably different temperature coefficients of base-emitter voltage, it is possible to arrange circuit elements so as to null out the temperature coefficients associated with the two phenomena and produce a constant voltage (usually 1.2 volts). This temperature-invariant voltage can be amplified and buffered to produce a standard voltage value, such as 2.5 V or 10.0 V . The bandgap types catalogued here include the AD1403 and the AD580 (2.5V), the AD581 ( 10.0 V ), and the multi-output AD584 (2.5, 5.0, 7.5, and/or 10.0V).

Another popular form of reference circuit uses a selected lowdrift Zener diode, followed by a buffer-amplifier-and-precisiongain stage to provide a standard output voltage. The AD2700/ $\mathrm{AD} 2701 / \mathrm{AD} 2702$ families provide $+10 \mathrm{~V},-10 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$ (dual output) using this technique. Laser-trimmed thin-film resistors are essential to secure $\pm 2.5 \mathrm{mV}$ accuracy and $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max drift in these hybrid devices.
The AD589 family are two-terminal 1.2 V bandgap ICs used like Zener diodes. They are ideally suited to battery-powered instruments or portable equipment where low power consumption (and often low supply voltages) are essential. Power requirements as low as $60 \mu \mathrm{~W}$, combined with low temperature drift, provide precision performance at low cost.

## Definitions of Specifications

Line regulation. The change in output voltage due to a specified change in input voltage. It is usually expressed in percent per volt or microvolts per volt of input change.
Load regulation. The change in output voltage for a specified change in load current. It is generally expressed in microvolts per milliampere, or ohms of dc output resistance. This specification includes the effect of self-heating due to increased power dissipation at higher load currents.

Output voltage tolerance. The deviation from the nominal output voltage at $25^{\circ} \mathrm{C}$ and specified input voltage as measured by a device traceable to a recognized fundamental voltage standard.
Output voltage change with temperature. The change in output voltage from the value at $25^{\circ} \mathrm{C}$ ambient; it is independent of variations in the other operating conditions. Analog Devices specifies both an error band and an equivalent temperature coefficient (in ppm $/{ }^{\circ} \mathrm{C}$ ) for most references. The error band (e.g., $\pm 5 \mathrm{mV},-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ), is defined graphically in terms of a box (voltage vertically, temperature horizontally) whose diagonals extend from $25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\max }$ and $25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {min }}$, with a slope equal to the stated temperature coefficient. Thus, the total absolute error for a particular reference over its specified temperature range is equal to the output voltage tolerance at $25^{\circ} \mathrm{C}$ plus the error band.
Turn-on settling time. The time, from a cold start, for the reference output to settle within a specified error band. This definition relates only to the electrical turn-on of the chip, and does not include thermal settling time, which depends on the package, heat-sinking, and load-current change.

FEATURES<br>Laser Trimmed to Higher Accuracy: 2.500V $\pm 0.4 \%$, Improved from $\pm 1.0 \%$ (AD580M)<br>3-Terminal Device: Voltage In/Voltage Out<br>Excellent Temperature Stability: $10 \mathrm{ppm} / \mathrm{C}$ (AD580M, U)<br>Excellent Long Term Stability: $250 \mu \vee(25 \mu \mathrm{~V} /$ Month)<br>Low Quiescent Current: 1.0 mA max<br>Small, Hermetic IC Package: TO-52 Can<br>10 mA Current Output Capability<br>Low Cost

3 MIL Temperature Grades ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) with MIL-STDं-883, Class B Processing Available

## PRODUCT DESCRIPTION

The AD580 is an improved three-terminal, low cost, temperature compensated, bandgap voltage reference which provides a fixed 2.5 V output voltage for inputs between 4.5 V and 30 V . A unique combination of advanced circuit design and laser-wafer-trimmed thin-film resistors provide the AD580 with an improved initial tolerance of $\pm 0.4 \%$, a temperature stability of better than $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and long term stability of better than $250 \mu \mathrm{~V}$. In addition, the low quiescent current drain of 1.0 mA max offers a clear advantage over classical zener techniques.
The AD580 is recommended as a stable reference for all 8-, 10 - and 12 -bit D-to-A converters that require an external reference. In addition, the wide input range of the AD580 allows operation with 5 yolt logic supplies making the AD5 80 ideal for digital panel meter applications or whenever only a single logic power supply is available.

The AD580J, K, L and $M$ are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range; the AD580S, $T$ and $U$ are specified for operation over the extended temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


## PRODUCT HIGHLIGHTS

1. Laser-trimming the thin-film resistors has reduced the AD580 output error. For example, AD580K output tolerance is now $\pm 10 \mathrm{mV}$, improved from $\pm 50 \mathrm{mV}$.
2. The three-terminal voltage in/voltage out operation of the AD580 provides regulated output voltage without any external components.
3. The AD580 provides a stable 2.5 V output voltage for input voltages between 4.5 V and 30 V . The capability to provide a stable output voltage using a 5 -volt input makes the AD580 an ideal choice for systems that contain a single logic power supply.
4. Thin film resistor technology and tightly controlled bipolar processing provide the AD580 with temperature stabilities to $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and long term stability better than $250 \mu \mathrm{~V}$.
5. The low quiescent current drain of the AD580 makes it ideal for CMOS and other low power applications.
6. The three grades of AD580 rated for operation over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ "military"' temperature range are available with processing to MIL-STD-883, Class B.

## OTHER ANALOG DEVICES REFERENCES

AD1403/AD1403A
AD581
AD584
AD589
AD2700
AD2701
AD2702

AD2702

Industry Standard 2.5 Volt IC Reference High Precision 10 Volt IC Reference Pin Programmable Precision IC Voltage Reference
Two Terminal 1.2 Volt IC Reference High Performance +10.000 Volt Reference
High Performance $\mathbf{- 1 0 . 0 0 0}$ Volt Reference High Performance Tracking $\pm 10.000$ Volt Reference

| MODEL | AD580JH | AD580KH | AD580LH | AD580MH |
| :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAXIMUM RATINGS |  |  |  |  |
| Input Voltage | $40 \mathrm{~V} \mathrm{E}_{\text {IN }}$ | * | * | * |
| Power Dissipation @ $+25^{\circ} \mathrm{C}$ |  |  |  |  |
| Ambient Temperature | 350 mW | * | * | * |
| Derate Above $+25^{\circ} \mathrm{C}$ | $2.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | * | * | * |
| Operating Junction Temperature Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * | * |
| Storage Temperature Range $\quad \therefore$ Ras | $-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ | * | * | * |
| Lead Temperature (Soldering, 10 sec ) | $+300^{\circ} \mathrm{C}$ | * | * | * |
| Thermal Resistance | $100^{\circ} \mathrm{C} / \mathrm{W}$ | * | * - | * |
| Junction-to-Ambient | $360^{\circ} \mathrm{C} / \mathrm{W}$ | * | * | * |
| Specified Operating Temperature Range | 0 to $+70^{\circ} \mathrm{C}$ | * | * | * |
| OUTPUT VOLTAGE TOLERANCE |  |  |  |  |
| OUTPUT VOLTAGE CHANGE |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 15 mV max <br> ( $85 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) | $\begin{aligned} & 7 \mathrm{mV} \text { max } \\ & \left(40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ | 4.3 mV max <br> (25ppm/ $/{ }^{\circ} \mathrm{C}$ ) | $\begin{aligned} & 1.75 \mathrm{mV} \max \\ & \left(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |
| LINE REGULATION |  |  |  |  |
| $\therefore 7 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 30 \mathrm{~V}$ | 6 mV max | 4 mV max | 2 mV max | 2 mV max |
|  | (1.5mV typ) | (1.5mV typ) |  |  |
| $4.5 \leqslant \mathrm{~V}_{\mathrm{LN}} \leqslant 7 \mathrm{~V}$ | 3 mV max | 2 mV max | 1 mV max | 1 mV max |
|  | (0.3mV typ) | (0.3mV ryp) |  |  |
| LOAD REGULATION |  |  |  |  |
| $\Delta \mathrm{I}=10 \mathrm{~mA}$ | 10 mV max | * | * | * |
| QUIESCENT CURRENT 1.5 mA max |  |  |  |  |
|  | (1.0mA typ) | * | * | * |
| NOISE ( 0.1 Hz to 10 Hz ) | $60 \mu \mathrm{~V}$ (p-p) | * | * | * |
| STABILITY |  |  |  |  |
| Long Term | $250 \mu \mathrm{~V}$ | * | * | * |
| Per Month | $25 \mu \mathrm{~V}$ | * | * | * |

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


BOTTOM VIEW
CHIP DIMENSIONS AND PAD LAYOUT
Dimensions shown in inches and (mm).


The AD580 is also available in chip form. Consult the factory for specifications and applications information.

## THEORY OF OPERATION

Most precision IC references use complex multichip hybrid designs based on expensive temperature-compensated zener diodes. Others are monolithic with on-chip zener diodes; these often require more than one power supply and, with the zener breakdown occuring near 6.3 volts, will not operate from a low voltage logic supply.
The AD580 family (AD580, AD581, AD584, AD589) uses the "bandgap" concept to produce a stable, low-temperaturecoefficient voltage reference suitable for high accuracy dataacquisition components and systems. The device makes use of the underlying physical nature of a silicon transistor baseemitter voltage in the forward-biased operating region. All such transistors have approximately a $-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ temperature coefficient, unsuitable for use directly as a low TC reference; however, extrapolation of the temperature characteristic of any one of these devices to absolute zero (with emitter current proportional to absolute temperature) reveals that it will go to a $\mathrm{V}_{\mathrm{BE}}$ of 1.205 volts $0^{\circ} \mathrm{K}$, as shown in Figure 1. Thus, if a voltage could be developed with an opposing temperature coefficient to sum with $\mathrm{V}_{\mathrm{BE}}$ to total 1.205 volts, a zero-TC reference would result and operation from a single, low-voltage supply would be possible. The AD580 circuit provides such a compensating voltage, $\mathrm{V}_{1}$ in Figure 2, by driving two transistors at different current densities and amplifying the resulting $\mathrm{V}_{\mathrm{BE}}$ difference ( $\Delta \mathrm{V}_{\mathrm{BE}}$ - which now has a positive TC); the $\operatorname{sum}\left(V_{\mathbf{Z}}\right)$ is then buffered and amplified up to 2.5 volts to provide a usable reference-voltage output. Figure 3 is the schematic diagram of the AD580.
The AD580 operates as a three-terminal reference, that means that no additional components are required for biasing or current setting. The connection diagram, Figure 4 is quite simple.


Figure 1. Extrapolated Variation of Base-Emitter Voltage with Temperature (IEaT), and Required Compensation, Shown for Two Different Devices


Figure 2. Basic Bandgap-Reference Regulator Circuit


Figure 3. AD580 Schematic Diagram


Figure 4. AD580 Connection Diagram
VOLTAGE VARIATION VS. TEMPERATURE
Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references are characterized using a maximum deviation per degree Centigrade; i.e., $10 \mathrm{ppm} / /^{\circ} \mathrm{C}$. However, because of the inconsistent nonlinearities in zener references (butterfly or " S " type characteristics), most manufacturers use a maximum limit error band approach to characterize their references. This technique measures the output voltage at 3 to 5 different temperatures and guarantees that the output voltage deviation will fall within the guaranteed error band at these discrete temperatures. This approach, of course, makes no mention or guarantee of performance at any other temperature within the operating temperature range of the device.
The consistent Voltage vs. Temperature performance of a typical AD580 is shown in Figure 5. Note that the characteristic is quasi-parabolic, not the possible " S " type characteristics of classical zener references. This parabolic characteristic permits a maximum output deviation specification over the device's full operating temperature range, rather than just at 3 to 5 discrete temperatures.


Figure 5. Typical AD580K Output Voltage vs. Temperature

The AD580M guarantees a maximum deviation of 1.75 mV over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. This can be shown to be equivalent to $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ average maximum; i.e. . .
$\frac{1.75 \mathrm{mV} \max }{70^{\circ} \mathrm{C}} \times \frac{1}{2.5 \mathrm{~V}}=10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max average
The AD580 typically exhibits a variation of 1.5 mV over the power supply range of 7 to 30 volts. Figure 6 is a plot of AD580 line rejection versus frequency.

## NOISE PERFORMANCE

Figure 7 represents the peak-to-peak noise of the AD580 from 1 Hz ( 3 dB point) to a 3 dB high end shown on the horizontal axis. Peak-to-peak noise from 1 Hz to 1 MHz is approximately $600 \mu \mathrm{~V}$.

## THE AD580 AS A CURRENT LIMITER

The AD580 represents an excellent alternative to current limiter diodes which require factory-selection to achieve a desired current. This approach often results in temperature coefficients of $1 \% /{ }^{\circ} \mathrm{C}$. The AD580 approach is not limited


Figure 6. AD580 Line Rejection Plot


Figure 7. Peak-to-Peak Output Noise vs. Frequency


Figure 8. Input Current vs. Input Voltage (Integral Loads)
to a specially selected factory set current limit; it can be programmed from 1 to 10 mA with the insertion of a single external resistor. The approximate temperature coefficient of current limit for the AD580 used in this mode is $0.13 \% /{ }^{\circ} \mathrm{C}$ for $\mathrm{I}_{\text {LIM }}=1 \mathrm{~mA}$ and $0.01 \% /{ }^{\circ} \mathrm{C}$ for $\mathrm{I}_{\text {LIM }}=13 \mathrm{~mA}$ (see Figure 9). Figure 8 displays the high output impedance of the AD580 used as a current limiter for $\mathrm{I}_{\mathrm{LIM}}=1,2,3,4,5 \mathrm{~mA}$.


Figure 9. A Two-Component Precision Current Limiter

## THE AD580 AS A LOW POWER, LOW VOLTAGE PRECISION REFERENCE FOR DATA CONVERTERS

The AD580 has a number of features that make it ideally suited for use with A/D and D/A data converters used in complex microprocessor-based systems. The calibrated 2.500 volt output minimizes user trim requirements and allows operation from a single low voltage supply. Low power consumption ( 1 mA quiescent current) is commensurate with that of CMOS-type devices, while the low cost and small package complements the decreasing cost and size of the latest converters.

Figure 10 shows the AD580 used as a reference for the AD7542 12-bit CMOS DAC with complete microprocessor interface. The AD580 and the AD7542 are specified to operate from a single 5 volt supply; this eliminates the need to provide $\mathrm{a}+15$ volt power supply for the sole purpose of operating a reference. The AD7542 includes three 4-bit data registers, a 12 -bit DAC register, and address decoding logic; it may thus be interfaced directly to a 4 -, 8 - or 16 -bit data bus. Only 8 mA of quiescent current from the single +5 volt supply is required to operate the AD7542 which is packaged in a small. 16-pin DIP. The AD544 output amplifier is also low power, requiring only 2.5 mA quiescent current. Its lasertrimmed offset voltage preserves the $\pm 1 / 2$ LSB linearity of the AD7542KN without user trims and it typically settles to $\pm 1 / 2$ LSB in less than $3 \mu \mathrm{~s}$. It will provide the 0 to -2.5 volt output swing from $\pm 5$ volt supplies.


Figure 10. Low Power, Low Voltage Reference for the AD7542 Microprocessor-Compatible 12-Bit DAC


FEATURES<br>Laser-Trimmed to High Accuracy: 10.000 Volts $\pm 5 \mathrm{mV}$ (L and U) Trimmed Temperature Coefficient: $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max, 0 to $+70^{\circ} \mathrm{C}$ (L) $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (U) Excellent Long-Term Stability: 25ppm/1000 hrs. (Non-Cumulative)<br>Negative 10 Volt Reference Capability<br>Low Quiescent Current: 1.0mA max 10mA Current Output Capability 3-Terminal TO-5 Package Low Cost



## PRODUCT HIGHLIGHTS

1. Laser trimming of both initial accuracy and temperature cocfficient results in very low errors over temperature without the use of external components. The AD581L has a maximum deviation from 10.000 volts of $\pm 7.25 \mathrm{mV}$ from 0 to $+70^{\circ} \mathrm{C}$, while the AD581U guarantees $\pm 15 \mathrm{mV}$ maximum total error without external trims from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
2. Since the laser trimming is done on the wafer prior to separation into individual chips, the AD581 will be extremely valuable to hybrid designers for its ease of use, lack of required external trims, and inherent high performance.
3. The AD581 can also be operated in a two-terminal "Zener" mode to provide a precision negative 10 volt reference with just orie external resistor to the unregulated supply. The performance in this mode is nearly equal to that of the standard three-terminal configuration.
4. Advanced circuit design using the band-gap concept allows the AD581 to give full performance with an unregulated input voltage down to 12 volts. With an external resistor, the device will operate with a supply as low as 11.4 volts.
5. Every AD581 receives a 24 hour stabilization bake at $+150^{\circ} \mathrm{C}$, a gross leak test and a 48 hour burn-in at $+125^{\circ} \mathrm{C}$ to ensure reliability and long-term stability.

| MODEL | AD581J | AD581K | AD581L | AD581S | AD581T | AD581U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAX RATINGS |  |  |  |  |  |  |
| Input Voltage $\mathrm{V}_{\mathrm{IN}}$ to Ground | 40 V | * | * | * | * | * |
| Power Dissipation @ $+25^{\circ} \mathrm{C}$ | 600 mW | * | * | * | * | * |
| Operating Junction Temp. Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * | * | * | * |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ | * | * - | * | * . | * |
| Lead Temperature (Soldering, 10sec) | $+300^{\circ} \mathrm{C}$ | * | * | * . | * | * |
| Thermal Resistance |  |  |  |  |  |  |
| Junction-to-Ambient | $150^{\circ} \mathrm{C} /$ Watt $\quad \therefore$ | $*$ | * | * | * - | * |
| Operating Temperature Range | 0 to $+70^{\circ} \mathrm{C}$ | * | * | $-55^{\circ} \mathrm{C}$ to +12 |  | ** |
| OUTPUT VOLTAGE TOLERANCE |  |  |  |  |  |  |
| (Error from nominal 10:000V output) | $\pm 30 \mathrm{mV}$ max | $\pm 10 \mathrm{mV}$ max | $\pm 5 \mathrm{mV}$ max | $\pm 30 \mathrm{mV}$ max | $\pm 10 \mathrm{mV}$ max | $\pm 5 \mathrm{mV}$ max |
| OUTPUT VOLTAGE CHANGE <br> Maximum Deviation from $+25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Value } T_{\min } \text { to } T_{\max } \\ & \text { (Temperature Coefficient) } \end{aligned}$ | $\begin{aligned} & \pm 13.5 \mathrm{mV} \\ & \left(30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ | $\begin{gathered} \pm 6.75 \mathrm{mV} \\ \cdot\left(15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{aligned} & \pm 2.25 \mathrm{mV} \\ & \left(5 \mathrm{ppm} / /^{\circ} \mathrm{C}\right) \end{aligned}$ | $\begin{aligned} & \pm 30 \mathrm{mV} \\ & \left(30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ | $\begin{aligned} & \pm 15 \mathrm{mV} \\ & \left(15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ | $\begin{aligned} & \pm 10 \mathrm{mV} \\ & \left(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |
| LINE REGULATION |  |  |  |  |  |  |
| $15 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant 30 \mathrm{~V}$ | $\begin{aligned} & 3 \mathrm{mV} \max \\ & (0.002 \% / \mathrm{V}) \end{aligned}$ | * | * | * | * | * |
| $13 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant 15 \mathrm{~V}$ | $\begin{aligned} & 1 \mathrm{mV} \max \\ & (0.005 \% / \mathrm{V}) \end{aligned}$ | * | * | * | * | * |
| LOAD REGULATION |  |  |  |  |  |  |
| $\mathrm{Q} \leqslant \mathrm{I}_{\text {OUT }} \leqslant 5 \mathrm{~mA}$ | $500 \mu \mathrm{~V} / \mathrm{mA}$ max | * | * | * | * | * |
|  | $200 \mu \mathrm{~V} / \mathrm{mA}$ typ | * | * | * | * | * |
| QUIESCENT CURRENT | 1.0 mA max | * | * | * | * | * |
|  | $750 \mu \mathrm{~A}$ typ | * | * | * | * | * |
| TURN-ON SETTLING TIME TO $0.1 \%{ }^{1}$ | $200 \mu \mathrm{~s}$ | * | * . | * | * | * |
| NOISE |  |  |  |  |  |  |
| (0.1 to 10Hz) | $50 \mu \mathrm{~V}$ p-p | * | * | * | * | * |
| LONG-TERM STABILITY | $25 \mathrm{ppm} / 1000 \mathrm{Hrs}$. <br> (Non-Cumulative) | * | * | * | * | * |
| SHORT CIRCUIT CURRENT | 30 mA | * | * | * | * * | * |
| OUTPUT CURRENT |  |  |  |  |  |  |
| Source @ $+25^{\circ} \mathrm{C}$ | 10 mA min | * | * | * | * | * |
| Source $\mathrm{T}_{\min }$ to $\mathrm{T}_{\text {max }}$ | 5 mA min | * | * | * | * | * |
| Sink $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 5 mA min | * | * | $200 \mu \mathrm{~A}$ min | ** | ** |
| Sink $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | - | - | 5 mA min | ** | ** |

*Specifications same as AD581J.
**Specifications same as AD581S.
${ }^{1}$ See Figure 8.
Specifications subject to change without notice.

## APPLYING THE AD581

The AD581 is easy to use in virtually all precision reference applications. The three terminals are simply primary supply, ground, and output, with the case grounded. No external components are required even for high precision applications; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The AD581 requires less than 1 mA quiescent current from an operating supply range of 12 to 40 volts.


Figure 1. AD581 Pin Configuration (Top View)
An external fine trim may be desired to set the output level to exactly 10.000 volts within less than a millivolt (calibrated to a main system reference). System calibration may also require a reference slightly different from 10.00 volts. In either case, the optional trim circuit shown in Figure 2 can offset the output by up to $\pm 30$ millivolts (with the $22 \Omega$ resistor), if needed, with minimal effect on other device characteristics.


Figure 2. Optional Fine Trim Configuration


THE AD58 1 IS ALSO AVAILABLE IN LASER-TRIMMED CHIP FORM WITH ALL SPECIFICATIONS GUARANTEED TO J.GRADE. THE CHIP HAS ADDITIONAL APPLICATION FLEXIBILITY NO FURTHER DETAILS.


Figure 4. Outline Dimensions and Pin Designations. Dimensions shown in inches and (mm).


Figure 5. Simplified Schematic

Figure 3. AD581 Bonding Diagram

## VOLTAGE VARIATION vs. TEMPERATURE

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. However, because of nonlinearities in temperature characteristics, which originated in standard zener references (such as "S"' type characteristics) most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves measurement of the output at 3,5 or more different temperatures to guarantee that the output voltage will fall within the given error band. The temperature characteristic of the AD581 consistently follows the S-curve shown in Figure 6. Five-point measurement of each device guarantees the error band over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range; three-point measurement guarantees the error band from 0 to $+70^{\circ} \mathrm{C}$.
The error band which is guaranteed with the AD581 is the maximum deviation from the initial value at $+25^{\circ} \mathrm{C}$; this error band is of more use to a designer than one which simply guarantees the maximum total change over the entire range (i.e., in the latter definition, all of the changes could occur in the positive direction). Thus, with a given grade of the AD581, the designer can easily determine the maximum total error from initial tolerance plus temperature variation (e.g., for the AD581T, the initial tolerance is $\pm 10 \mathrm{mV}$, the temperature error band is $\pm 15 \mathrm{mV}$, thus the unit is guaranteed to be $10: 000$ volts $\pm 25 \mathrm{mV}$ from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ).


Figure 6. Typical Temperature Characteristic

## OUTPUT CURRENT CHARACTERISTICS

The AD581 has the capability to either source or sink current and provide good load regulation in either direction, although it has better characteristics in the source mode (positive current into the load). The circuit is protected for shorts to either positive supply or ground. The output voltage vs. output current characteristics of the device are shown in Figure 7. Source current is displayed as negative current in the figure; sink cur-


Figure 7. AD581 Output Voltage vs. Sink and Source Current
rent is positive. Note that the short circuit current (i.e., zero volts output) is about 28 mA ; when shorted to +15 volts, the sink current goes to about 20 mA .

## DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 8 displays the turn-on characteristic of the AD581. This characteristic is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within $\pm 1$ millivolt is about $180 \mu \mathrm{~s}$, and there is no long thermal tail appearing after the point.


Figure 8. Output Settling Characteristic


Figure 9. Spectral Noise Density and Total rms Noise vs. Frequency


Figure 10. Quiescent Current vs. Temperature

## PRECISION HIGH CURRENT SUPPLY

The AD581 can be easily connected with power pnp or power darlington pnp devices to provide much greater output current capability. The circuit shown in Figure 11 delivers a precision 10 volt output with up to 4 amperes supplied to the load. The $0.1 \mu \mathrm{~F}$ capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high frequency supply rejection results from removing the capacitor.


Figure 11. High Current Precision Supply

## CONNECTION FOR REDUCED PRIMARY SUPPLY

While line regulation is specified down to 13 volts, the typical AD581 will work as specified down to 12 volts or below. The current sink capability allows even lower supply voltage capability such as operation from $12 \mathrm{~V} \pm 5 \%$ as shown in Figure 12. The $560 \Omega$ resistor reduces the current supplied by the AD581 to a manageable level at full 5 mA load. Note that other bandgap references, without current sink capability, may be damaged by use in this circuit configuration.


Figure 12. 12 Volt Supply Connection

## THE AD581 AS A CURRENT LIMITER

The AD581 represents an alternative to current limiter diodes which require factory selection to achieve a desired current. This approach often results in temperature coefficients of $1 \%{ }^{\circ} \mathrm{C}$. The AD581 approach is not limited to a defined set current limit; it can be programmed from 0.75 to 5 mA with the insertion of a single external resistor. Of course, the minimum voltage required to drive the connection is 13 volts: The AD580, which is a 2.5 volt reference, can be used in this type of circuit with compliance voltage down to 4.5 volts.


Figure 13. A Two-Component Precision Current Limiter

## NEGATIVE 10-VOLT REFERENCE

The AD581 can also be used in a two-terminal "zener" mode to provide a precision -10.00 volt reference. As shown in Figure 14 , the $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ terminals are connected together to the high supply (in this case, ground). The ground pin is connected through a resistor to the negative supply. The output is now taken from the ground pin instead of $\mathrm{V}_{\text {OUT }}$. With 1 mA flowing through the AD581 in this mode, a typical unit will show a 2 mV increase in output level over that produced in the three-terminal mode. Note also that the effective output impedance in this connection increases from $0.2 \Omega$ typical to 2 ohms. It is essential to arrange the output load and the supply resistor, $\mathrm{R}_{\mathrm{S}}$, so that the net current through the AD581 is always between 1 and 5 mA . The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard three-terminal mode. The operating temperature range is limited to $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

The AD581 can also be used in a two-terminal mode to develop a positive reference. $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ are tied together and to the positive supply through an appropriate supply resistor. The performance characteristics will be similar to those of the negative two-terminal connection. The only advantage of this connection over the standard three-terminal connection is that a lower primary supply can be used, as low as 10.5 volts. This type of operation will require considerable attention to load and primary supply regulation to be sure the AD581 always remains within its regulating range of 1 to 5 mA .


Figure 14. Two-Terminal -10 Volt Reference

## 10 VOLT REFERENCE WITH MULTIPLYING CMOS D/A OR A/D CONVERTERS

The AD581 is ideal for application with the entire AD7520 series of 10 - and 12 -bit multiplying CMOS D/A converters, especially for low power applications. It is equally suitable for the AD7574 8-bit A/D converter. In the standard hook-up, as shown in Figure 15, the +10 volt reference is inverted by the amplifier/DAC configuration to produce a 0 to -10 volt range. If an AD308 amplifier is used, total quiescent supply current will typically be 2 mA . If a 0 to +10 volt full scale range is desired, the AD581 can be connected to the CMOS DAC in its -10 volt "zener" mode, as shown in Figure 14 (the $-10 \mathrm{~V}_{\text {REF }}$ output is connected directly to the $\mathrm{V}_{\text {REF IN }}$ of the CMOS DAC). The AD581 will normally be used in the -10 volt mode with the AD7574 to give a 0 to +10 volt ADC range. This is shown in Figure 16. Bipolar output applications and other operating details can be found in the data sheets for the CMOS products.

## PRECISION 12-BIT D/A CONVERTER REFERENCE

The AD562, like most $\mathrm{D} / \mathrm{A}$ converters, is designed to operate with a +10 volt reference element. In the AD562, this 10 volt reference voltage is converted into a reference current of approximately 0.5 mA via the internal $19.95 \mathrm{k} \Omega$ resistor (in series with the external $100 \Omega$ trimmer). The gain temperature coefficient of the AD562 is primarily governed by the temperature tracking of the $19.95 \mathrm{k} \Omega$ resistor and the $5 \mathrm{k} / 10 \mathrm{k}$ span resistors; this gain T.C. is guaranteed to $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Thus, using the $\mathrm{AD} 581 \mathrm{~L}\left(\right.$ at $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) as the 10 volt reference guarantees a maximum full scale temperature coefficient of $8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ over the commercial range. The 10 volt reference also supplies the normal 1 mA bipolar offset current through the 9.95 k bipolar offset resistor. The bipolar offset T.C. thus depends only on the T.C. matching of the bipolar offset resistor to the input reference resistor and is guaranteed to $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.


Figure 15. Low Power 10-Bit CMOS DAC Application


Figure 16. AD581 as Negative 10 Volt Reference for CMOS ADC


Figure 17. Precision 12-Bit D/A Converter

# Pin Programmable Precision Voltage Reference 



## FEATURES

Four Programmable Output Voltages: $10.000 \mathrm{~V}, 7.500 \mathrm{~V}, 5.000 \mathrm{~V}, 2.500 \mathrm{~V}$
Laser-Trimmed to High Accuracies
No External Components Required
Trimmed Temperature Coefficient: $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max, 0 to $+70^{\circ} \mathrm{C}$ (AD584LH) $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (AD584UH)
Zero Output Strobe Terminal Provided
Two Terminal Negative Reference Capability (5V \& Above)
Output Sources or Sinks Current
Low Quiescent Current: 1.0mA max
10 mA Current Output Capability
Low Cost

## PRODUCT DESCRIPTION

The AD584 is an eight-terminal precision voltage reference offering pin-programmable selection of four popular output voltages: $10.000 \mathrm{~V}, 7.500 \mathrm{~V}, 5.000 \mathrm{~V}$ and 2.500 V . Other output voltages, above, below or between the four standard outputs, are available by the addition of external resistors. Input voltage may vary between 4.5 and 40 volts.
Laser Wafer Trimming (LWT) is used to adjust the pin-programmable output levels and temperature coefficients, resulting in the most flexible high precision voltage reference available in monolithic form.
In addition to the programmable output voltages, the AD584 offers a unique strobe terminal which permits the device to be turned on or off. When the AD584 is used as a power supply reference, the supply can be switched off with a single, lowpower signal. In the "off" state the current drain by the AD 584 is reduced to about $100 \mu \mathrm{~A}$. In the "on" state the total supply current is typically $750 \mu \mathrm{~A}$ including the output buffer amplifier.
The AD584 is recommended for use as a reference for 8 -, $10-$ or 12 -bit D/A converters which require an external precision reference. The device is also ideal for all types of A/D converters of up to 14 bit accuracy, either successive approximation or integrating designs, and in general can offer better performance than that provided by standard self-contained references.
The AD584J, $K$, and $L$ are specified for operation from 0 to $+70^{\circ} \mathrm{C}$; the AD584S, T, and U are specified for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range. The AD581S, T , and U grades are also available processed to MIL-STD-883B, Level B. All grades are packaged in a hermetically-sealed eight-terminal TO-99 metal cañ.


## PRODUCT HIGHLIGHTS

1. The flexibility of the AD584 eliminates the need to designin and inventory several different voltage references. Furthermore one AD584 can serve as several references simultaneously when buffered preperly.
2. Laser trimming of both initial accuracy and temperature coefficient results in very low errors over temperature without the use of external components. The AD584LH has a maximum deviation from 10.000 volts of $\pm 7.25 \mathrm{mV}$ from 0 to $+70^{\circ} \mathrm{C}$, while the AD584UH guarantees $\pm 15 \mathrm{mV}$ maximum total error without external trims from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
3. The AD584 can be operated in a two-terminal "Zener" mode at 5 volts output and above. By connecting the input and the output, the AD584 can be used in this "Zener" configuration as a negative reference.
4. The output of the AD584 is configured to sink or source currents. This means that small reverse currents can be tolerated in circuits using the AD584 without damage to the reference and without disturbing the output voltage ( $10 \mathrm{~V}, 7.5 \mathrm{~V}$ and 5 V outputs).
5. Every AD584 receives a 24 hour stabilization bake at $150^{\circ} \mathrm{C}$ and a gross leak test to ensure reliability and long-term stability.

SPEGTFATIONS (typical @ $\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V}$ and $+25^{\circ} \mathrm{C}$ unless otherwise noted)

${ }^{*}$ Specifications same as AD584JH.

- ${ }^{\text {-S }}$ Specifications same as AD584SH.
${ }^{1}$ At Pin 1.
${ }^{2}$ Calculated as average over the operating temperature range:
Specifications subject to change without notice.
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
TO-99 CAN



## APPLYING THE AD584

With power applied to pins 8 and 4 and all other pins open the AD5 84 will produce a buffered nominal 10.0 V output between pins 1 and 4 (see Figure 1). The stabilized output voltage may be reduced to $7.5 \mathrm{~V}, 5.0 \mathrm{~V}$ or 2.5 V by connecting the programming pins as follows:

## OUTPUT VOLTAGE PIN PROGRAMMING

7.5 V
5.0V Connect the 5.0 V pin (2) to the output pin (1).
2.5 V Connect the 2.5 V pin (3) to the output pin (1).

The options shown above are available without the use of any additional components. Multiple outputs using only one AD584, are also possible by simply buffering each voltage programming pin with a unity-gain noninverting op amp.


Figure 1. Variable Output Options
The AD584 can also be programmed over a wide range of output voltages, including voltages greater than 10 V , by the addition of one or more external resistors. Figure 1 illustrates the general adjustment procedure, with approximate values given for the internal resistors of the AD584. The AD584 may be modeled as an op amp with a noninverting feedback connection, driven by a high stability 1.215 volt bandgap reference (see Figure 5 for schematic).
When the feedback ratio is adjusted with external resistors, the output amplifier can be made to multiply the reference voltage by almost any convenient amount, making popular outputs of $10.24 \mathrm{~V}, 5.12 \mathrm{~V}, 2.56 \mathrm{~V}$ or 6.3 V easy to obtain. The most general adjustment (which gives the greatest range and poorest resolution) uses R1 and R2 alone (see Figure 1). As R1 is adjusted to its upper limit the 2.5 V pin 3 will be connected to the output, which will reduce to 2.5 V . As R1 is adjusted to its lower limit, the output voltage will rise to a value limited by R2. For example, if R 2 is abaut $6 \mathrm{k} \Omega$, the upper limit of the output range will be about 20 V even for large values of R1. R2 should not be omitted; its value should be chosen to limit the output to a value which car be tolerated by the load circuits. If R2 is zero, adjusting R1 to its lower limit will result in a loss of control over the output voltage. If precision voltages are required to be set at levels other than the standard outputs, the $20 \%$ absolute tolerance in the internal resistor ladder must be accounted for.

Alternatively, the output voltage can be raised by loading the
2.5V tap with R3 alone. The output voltage can be lowered by connecting R4 alone. Either of these resistors can be a fixed resistor selected by test or an adjustable resistor. In all cases the resistors should have a low temperature coefficient to match the AD584 internal resistors, which have a negative T.C. less than $60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. If both R3 and R4 are used, these resistors should have matched temperature coefficients.
When only small adjustments or trims are required, the circuit of Figure 2 offers better resolution over a limited trim range. The circuit can be programmed to $5.0 \mathrm{~V}, 7.5 \mathrm{~V}$ or 10 V and adjusted by means of R1 over a range of about $\pm 200 \mathrm{mV}$. To trim the 2.5 V output option, R2 (Figure 2) can be reconnected to the bandgap reference (pin 6). In this configuration, the adjustment should be limited to $\pm 100 \mathrm{mV}$ in order to avoid affecting the performance of the AD584.

## PIN DESIGNATION



Figure 2. Output Trimming


Figure 3. Pin Designations


Figure 4. Bonding Diagram


Figure 5. Schematic Diagram

## Performance of the AD584

## PERFORMANCE OVER TEMPERATURE

Each AD584 is tested at five temperatures over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range to ensure that each device falls within the Maximum Error Band (see Figure 6) specified for a particular grade (i.e., $\mathrm{S}, \mathrm{T}$, or U grades); three-point measurement guarantees performance within the error band from 0 to $+70^{\circ} \mathrm{C}$ (i.e., $\mathrm{J}, \mathrm{K}$, or L grades). The error band guaranteed for the AD584 is the maximum deviation from the initial value at $+25^{\circ} \mathrm{C}$. Thus, given the grade of the AD584, the designer can easily determine the maximum total error from initial tolerance plus temperature variation. For example, for the AD584T, the initial tolerance is $\pm 10 \mathrm{mV}$ and the error band is $\pm 15 \mathrm{mV}$. Hence, the unit is guaranteed to be 10.000 volts $\pm 25 \mathrm{mV}$ from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


Figure 6. Typical Temperature Characteristic

## OUTPUT CURRENT CHARACTERISTICS

The AD584 has the capability to either source or sink current and provide good load regulation in either direction, although it has better characteristics in the source mode (positive current into the load). The circuit is protected for shorts to either positive supply or ground. The output voltage vs. output current characteristics of the device is shown in Figure 7. Source current is displayed as negative current in the figure; sink current is positive. Note that the short circuit current (i.e., zero volts output) is about 28 mA ; when shorted to +15 volts, the sink current goes to about 20 mA .


Figure 7. AD5,84 Output Voltage vs. Sink and Source Current

## DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 8 displays the turn-on characteristic of the AD584. Figure 8A is generated from cold-start operation
and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within $\pm 1$ millivolt is about $180 \mu \mathrm{~s}$, and there is no long thermal tail appearing after the point. Figure 8B demonstrates the settling characteristics using the strobe input (see Figure 11). Without compensation, the output of the AD584 typically settles within $225 \mu \mathrm{~s}$. With a 90 pF capacitor across pins (5) and (3), critical damping is approximated, as shown in Figure 8B, with settling times $<5 \mu \mathrm{~s}$.


Figure 8a. Output Settling Characteristic


Figure 8b. Output Settling Characteristic

## NOISE FILTERING

The bandwidth of the output amplifier in the AD5 84 can be reduced to filter the output noise. A capacitor ranging between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ connected between the Cap and $\mathrm{V}_{\mathrm{BG}}$ terminals will further reduce the wideband and feedthrough noise in the output of the AD584, as shown in Figure 10.


Figure 9. Additional Noise Filtering with an External Capacitor


Figure 10. Spectral Noise Density and Total rms Noise vs. Frequency

USING THE STROBE TERMINAL
The AD584 has a strobe input which can be used to zero the output. This unique feature permits a variety of new applications in signal and power conditioning circuits.
Figure 11 illustrates the strobe connection. A simple NPN switch can be used to translate a TTL logic signal into a strobe of the output. The AD584 operates normally when there is no current drawn from pin 5 . Bringing this terminal low, to less than 200 mV , will allow the output voltage to go to zero. In this mode the AD584 should not be required to source or sink current (unless a 0.7 V residual output is permissible). If the AD584 is required to sink a transient current while strobed off, the strobe terminal input current should be limited by a $100 \Omega$ resistor as shown in Figure 11.

The strobe terminal will tolerate up to $5 \mu \mathrm{~A}$ leakage and its driver should be capable of sinking $500 \mu \mathrm{~A}$ continuous. A low leak age open collector gate can be used to drive the strobe terminal directly, provided the gate can withstand the AD584 output voltage plus one volt.


Figure 11. Use of the Strobe Terminal

## PRECISION HIGH CURRENT SUPPLY

The AD584 can be easily connected to a power PNP or power Darlington PNP device to provide much greater output current capability. The circuit shown in Figure 12 delivers a precision 10 volt output with up to 4 amperes supplied to the load. The $0.1 \mu \mathrm{~F}$ capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high frequency supply rejection results from removing the capacitor.


Figure 12. High Current Precision Supply
The AD584 can also use an NPN or Darlington NPN transistor to boost its output current. Simply connect the 10 V output terminal of the AD584 to the base of the NPN booster and take the output from the booster emitter as shown in Figure 13. The 5.0 V or 2.5 V pin must connect to the actual output in this configuration. Variable or adjustable outputs (as shown in Figures 1 and 2) may be combined with +5.0 V connection to obtain outputs above +5.0 V .

## THE AD584 AS A CURRENT LIMITER

The AD584 represents an alternative to current limiter diodes which require factory selection to achieve a desired current.

Use of current limiting diodes often results in temperature coefficients of $1 \% /{ }^{\circ} \mathrm{C}$. Use of the AD584 in this mode is not limited to a set current limit; it can be programmed from 0.75 to 5 mA with the insertion of a single external resistor (see Figure 14). Of course, the minimum voltage required to drive the connection is 5 volts.


Figure 13. NPN Output Current Booster


Figure 14. A Two-Component Precision Current Limiter


Figure 15. Two-Terminal -5 Volt Reference

## NEGATIVE REFERENCE VOLTAGES FROM AN AD584

The AD584 can also be used in a two-terminal "zener" mode to provide a precision $-10,-7.5$ or -5.0 volt reference. As shown in Figure 15, the VIN and VOUT terminals are connected together to the positive supply (in this case, ground). The AD584 common pin is connected through a resistor to the negative supply. The output is now taken from the common pin instead of VOUT. With 1 mA flowing through the AD584 in this mode, a typical unit will show a 2 mV increase in output level over that produced in the three-terminal mode. Note also that the effective output impedance in this connection increases from $0.2 \Omega$ typical to $2 \Omega$. It is essential to arrange the output load and the supply resistor, $\mathbf{R}_{\mathbf{S}}$, so that the net current through the AD584 is always between 1 and 5 mA . The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard three-terminal mode. The operating temperature range is limited to $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
The AD584 can also be used in a two-terminal mode to develop a positive reference. $V_{\text {IN }}$ and $V_{\text {OUT }}$ are tied together and to the positive supply through an appropriate supply resistor. The performance characteristics will be similar to those of the negative two-terminal connection. The only advantage of this connection over the standard three-terminal connection is that a lower primary supply can be used, as low as 0.5 volts above the desired output voltage. This type of operation will require considerable attention to load and primary supply regulation to be sure the AD584 always remains within its regulating range of 1 to 5 mA .

## 10 VOLT REFERENCE WITH MULTIPLYING CMOS D/A OR A/D CONVERTERS

The AD584 is ideal for application with the entire AD7520 series of 10 - and 12 -bit multiplying CMOS D/A converters, especially for low power applications. It is equally suitable for the AD7574 8-bit A/D converter. In the standard hook-up as shown in Figure 16, the standard output voltages are inverted by the amplifier/DAC configuration to produce converted voltage ranges. For example, a +10 V reference produces a 0 to -10 V range. If an AD 308 amplifier is used, total quiescent supply current will typically be 2 mA . The AD584 will normally be used in the -10 volt mode with the AD7574 to give a 0 to +10 volt ADC range. This is shown in Figure 18. Bipolar output applications and other operating details can be found in the data sheets for the CMOS products.


Figure 16. Low Power 10-Bit CMOS DAC Application

## PRECISION D/A CONVERTER REFERENCE

The AD562, like many D/A converters, is designed to operate with a +10 volt reference element (Figure 17). In the AD562, this 10 volt reference voltage is converted into a reference current of approximately 0.5 mA via the internal $19.95 \mathrm{k} \Omega$ resistor (in series with the external $100 \Omega$ trimmer). The gain temperature coefficient of the AD562 is primarily governed by the - temperature tracking of the $19.95 \mathrm{k} \Omega$ resistor and the $5 \mathrm{k} / 10 \mathrm{k}$ span resistors; this gain T.C. is guaranteed to $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Thus, , using the AD584L (at $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) as the 10 volt reference


NOTE 1: R1 AND R2 CAN BE OMITTED IF GAIN TRIM IS NOT REQUIRED

## Figure 18. AD584 as Negative 10 Volt Reference for

 CMOS ADCguarantees a maximum full scale temperature coefficient of $8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ over the commercial range. The 10 volt reference also supplies the normal 1 mA bipolar offset current through the 9.95 k bipolar offset resistor. The bipolar offset T.C. thus depends only on the T.C. matching of the bipolar offset resistor to the input reference resistor and is guaranteed to $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Figure 19 demonstrates the flexibility of the AD584 applied to another popular D/A configuration.


Figure 19. Current Output 8-Bit D/A


Figure 17. Precision 12-Bit D/A Converter

## FEATURES

Superior Replacement for Other 1.2V References
Wide Operating Range: $50 \mu \mathrm{~A}$ to 5 mA
Low Power: $60 \mu \mathrm{~W}$ Total $\mathrm{PD}_{\mathrm{D}}$ at $50 \mu \mathrm{~A}$
Low Temperature Coefficient:
10ppm/ ${ }^{\circ} \mathrm{C}$ max, 0 to $+70^{\circ} \mathrm{C}$ (AD589M)
25ppm/ ${ }^{\circ} \mathrm{C}$ max, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (AD589U)
Two Terminal "Zener" Operation
Low Output Impedance: $0.6 \Omega$
No Frequency Compensation Required
Low Cost

## PRODUCT DESCRIPTION

The AD589 is a two-terminal, low cost, temperature compensated bandgap voltage reference which provides a fixed 1.23 V output voltage for input currents between $50 \mu \mathrm{~A}$ and 5.0 mA .

The high stability of the AD589 is primarily dependent upon the matching and thermal tracking of the on-chip components. Analog Devices' precision bipolar processing and thin-film technology combine to provide excellent performance at low cost.

Additionally, the active circuit produces an output impedance ten times lower than typical low-TC zener diodes. This feature allows operation with no external components required to maintain full accuracy under changing load conditions.
The AD589 is available in seven versions. The AD589J, K, L and M grades are specified for 0 to $+70^{\circ} \mathrm{C}$ operation, while the $\mathrm{S}, \mathrm{T}$ and U grades are rated for the full $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. Processing to MIL-STD-883B is available on the three military grades.


## PRODUCT HIGHLIGHTS

1. The AD589 is a two-terminal device which delivers a a constant reference voltage for a wide range of input current.
2. Output impedance of $0.6 \Omega$ and temperature coefficients as low as $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ insure stable output voltage over a wide range of operating conditions.
3. The AD589 can be operated as a positive or negative reference. "Floating" operation is also possible.
4. The AD589 will operate with total current as low as $50 \mu \mathrm{~A}$ ( $60 \mu \mathrm{~W}$ total power dissipation), ideal for battery powered instrument applications.
5. The AD589S, T, and U grades are available $100 \%$ screened to the requirements of MIL-STD-883, Method 5004, Level B.
6. The AD589 is an exact replacement for other 1.2 V references, offering superior temperature performance and reduced sensitivity to capacitive loading.

| Model | AD589JH | AD589KH | AD589LH | AD589MH | AD589SH | AD589TH | AD589UH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAXIMUM RATINGS |  |  |  |  |  |  |  |
| Current | 10 mA | * | * | * | * | * | * |
| Reverse Current | 10 mA | * | * | * | * | * | * |
| Power Dissipation ${ }^{1}$ | 125 mW | * | * | * . | * | * | * |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ | * | * | * | * | * | * |
| Operating Junction Temperature Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * | * | * | * | * |
| Lead Temperature (Soldering, 10sec) | $300^{\circ} \mathrm{C}$ | * - | * | * | * | * | * |
| Operating Temperature Range | 0 to $+70^{\circ} \mathrm{C}$ | * | * | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | ** | ** |
| OUTPUT VOLTAGE | 1.200 V min | * | * | * | * | * | * |
|  | 1.235 V typ | * | * | * | * | * | * |
|  | 1.250 V max | * | * | * | * | * | * |
| $\qquad$ | 5 mV max | * | * | * | * | * | * |
| DYNAMIC OUTPUT IMPEDANCE | $0.6 \Omega$ typ | * | * | * | * | * | * |
|  | $2 \Omega$ max | * | * | * | * | * | * |
| RMS NOISE VOLTAGE $10 \mathrm{~Hz}<f<10 \mathrm{kHz}$ | $5 \mu \mathrm{~V}$ | * | * | * | * | * | * |
| TEMPERATURE COEFFICIENT ${ }^{2}-\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 100 max | 50 max | 25 max | 10 max | 100 max | 50 max | 25 max |
| TURN-ON SETTLING TIME TO 0.1\% | $25 \mu \mathrm{~s}$ | * | * | * | * | * | * |
| OPERATING CURRENT ${ }^{3}$ | $50 \mu \mathrm{~A}$ min | * . | * | * | * | * | * |
|  | 5 mA max | * | * | * | * | * | * |

NOTES
${ }^{1}$ Absolute maximum power dissipation is limited by maximum current through the
device. Maximum rating at elevated temperatures must be computed assuming
$\mathrm{T}_{\mathrm{J}} \leqslant 150^{\circ} \mathrm{C}$, and $\theta_{\mathrm{JA}}=400^{\circ} \mathrm{C} / \mathrm{W}$.
${ }^{2}$ See following page for explanation of temperature coefficient measurement method.
${ }^{3}$ Optimum performance is obtained at currents below $500 \mu \mathrm{~A}$.
Stray shunt capacitances should be minimized. If strays cannot be avoided, a shunt capacitor of at least 1000 pF is recommended.
*Specifications same as AD589 J.
**Specifications same as AD589S
Specifications subject to change without notice.

## AD589 BONDING DIAGRAM



THE AD589 IS AVAILABLE IN CHIP FORM WITH
FULLY TESTED AND GUARANTEED SPECIFI.
FULLY TESTED AND GUARANTEED SPECIFI.
CATIONS. CONSULT FACTORY FOR AVAILABLE CATIONS. CONSULT FAC
GRADES AND PRICING.

OUTLINE DIMENSIONS AND PIN DESIGNATIONS Dimensions shown in inches and ( mm ).


## Vhiderkining the MDre STemitatims

## VOLTAGE VARIATION vs. TEMPERATURE

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., $10 \mathrm{ppm} /{ }^{\circ}$ C. However, because of nonlinearities in temperature characteristics, which originated in standard zener references (such as "S" type characteristics) most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves measurement of the output at 3,5 or more different temperatures to guarantee that the output voltage will fall within the given error band. The temperature characteristic of the AD589 consistently follows the curve shown in Figure 1. Three-point measurement guarantees the error band over the specified temperature range. The temperature coefficients specified on page 2 represent the slopes of the diagonals of the error band from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\min }$ and $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\max }$.


Figure 1. Typical AD589 Temperature Characteristics


Figure 2. Noise Spectral Density

## DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 3 displays the turn-on characteristic of the AD589. This characteristic is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within $\pm 1$ millivolt is about $25 \mu \mathrm{~s}$, and there is no long thermal tail appearing after that point.


Figure 3. Output Settling Characteristics


Figure 4. Schematic Diagram

## APPLICATION INFORMATION

The AD589 functions as a two-terminal shunt-type regulator. It provides a constant 1.23 V output for a wide range of input current from $50 \mu \mathrm{~A}$ to 5 mA . Figure 5 shows the simplest configuration for an output voltage of 1.2 V or less. Note that no frequency compensation is required. If additional filtering is desired for ultra low noise applications, minimum recommended capacitance is 1000 pF .


Figure 5. Basic Configuration for 1.2V or Less

The AD589 can also be used as a building block to generate other values of reference voltage. Figure 6 shows a circuit which produces a buffered 10 V output. Total supply current for this circuit is approximately 2 mA .


Figure 6. Single-Supply Buffered 10V Reference

The low power operation of the AD589 makes it ideal for use in battery operated portable equipment. It is especially useful as a reference for CMOS analog-to-digital converters. Figure 7 shows the AD589 used in conjunction with two popular integrating type CMOS A/D converters.

a. With 7109 12-Bit Binary A/D

b. With 7107 Panel Meter $A / D$

Figure 7. AD589 Used as Reference for CMOS A/D Converters
The AD589 also is useful as a reference for CMOS multiplying DACs such as the AD7533. These DACs require a negative reference voltage in order to provide a positive output range. Figure 8 shows the AD589 used to supply an equivalent -1.0 V reference to an AD7533.


Figure 8. AD589 as Reference for 10-Bit CMOS DAC

Low Cost, Precision 2.5 Volt IC Reference AD1403/AD1403A

FEATURES<br>Improved, Lower Cost, Replacements for Standard 1403, 1403A 3-Terminal Device: Voltage In/Voltage Out<br>Laser Trimmed to High Accuracy: $2.500 \mathrm{~V} \pm 10 \mathrm{mV}$ (AD1403A)<br>Excellent Temperature Stability: 25ppm/ ${ }^{\circ} \mathrm{C}$ (AD1403A)<br>Low Quiescent Current: 1.5 mA max<br>10mA Current Output Capability<br>Low Cost<br>Convenient MINI-DIP Package

## PRODUCT DESCRIPTION

The AD1403 and AD1403A are improved three-terminal, low cost, temperature compensated, bandgap voltage references that provide a fixed 2.5 V output voltage for inputs between 4.5 V and 40 V . A unique combination of advanced circuit design and laser-wafer-trimmed thin-film resistors provides the AD1403/AD1403A with an initial tolerance of $\pm 10 \mathrm{mV}$ and a temperature stability of better than $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. In addition, the low quiescent current drain of 1.5 mA ( max ) offers a clear advantage over classical zener techniques.
The AD1403 or AD1403A is recommended as a stable reference for all 8 -, 10 - and 12 -bit D-to-A converters that require an external reference. In addition, the wide input range of the AD1403/AD1403A allows operation with 5 volt logic supplies, making these devices ideal for digital panel meter applications and when only a single logic supply is available.
The AD1403 and AD1403A are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. The AD580 series of 2.5 volt precision IC references is recommended for applications where operation over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range is required.

## OTHER ANALOG DEVICES REFERENCES

AD580 . High Precision 2.5 Volt IC Reference
AD581 High Precision 10.0 Volt IC Reference
AD584 Pin Programmable Precision IC Voltage Reference
AD589 Two Terminal 1.2 Volt IC Reference
AD2700 High Performance +10.000 Volt Reference
AD2701 High Performance - 10.000 Volt Reference
AD2702 High Performance Tracking $\pm 10.000$ Volt Reference


## PRODUCT HIGHLIGHTS

1. The AD1403A offers improved initial tolerance over the industry-standard $1403 \mathrm{~A}: \pm 10 \mathrm{mV}$ versus $\pm 25 \mathrm{mV}$ at a lower cost.
2. The three-terminal voltage in/voltage out operation of the AD1403/AD1403A provides a regulated output voltage without any external components.
3. The AD1403/AD1403A provides a stable 2.5 V output voltage for input voltages between 4.5 V and 40 V making these devices ideal for systems that contain a single logic supply.
4. Thin film resistor technology and tightly controlled bipolar processing provide the AD1403A with temperature stabilities of $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
5. The low 1.5 mA maximum quiescent current drain of the AD1403 and AD1403A makes them ideal for CMOS and other low power applications.

## SPECIFICATIONS

( $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage $\begin{aligned} & \left(\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}\right) \\ & \mathrm{AD} 1403 \\ & \mathrm{AD} 1403 \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{0}$ | $\begin{aligned} & 2.475 \\ & 2.49 .0 \end{aligned}$ | $\begin{aligned} & 2.500 \\ & 2.500 \end{aligned}$ | $\begin{aligned} & 2.525 \\ & 2.510 \end{aligned}$ | V |
| ```Temperature Coefficient of Output Voltage AD1403 AD1403A``` | $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{T}$ | - | $\begin{aligned} & 10 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { Output Voltage Change, } 0 \text { to }+70^{\circ} \mathrm{C} \\ & \text { AD1403 } \\ & \text { AD1403A } \\ & \hline \end{aligned}$ | $\Delta \mathrm{V}_{\mathrm{O}}$ | - | - | $\begin{aligned} & 7.0 \\ & 4.4 \end{aligned}$ | mV |
| $\begin{array}{\|c\|} \hline \text { Line Regulation } \\ \left(15 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 40 \mathrm{~V}\right) \\ \left(4.5 \leqslant \mathrm{~V}_{\text {IN }} \leqslant 15 \mathrm{~V}\right) \\ \hline \end{array}$ | $\mathrm{Reg}_{\text {in }}$ | - | $\begin{aligned} & 1.2 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.0 \\ & \hline \end{aligned}$ | mV |
| Load Regulation $\left(0 \mathrm{~mA}<\mathrm{I}_{\mathrm{O}}<10 \mathrm{~mA}\right)$ | Regload | - | - | 10 | mV |
| Quiescent Current $\left(I_{O}=0 \mathrm{~mA}\right)$ | $\mathrm{I}_{\text {I }}$ | - | 1.2 | 1.5 | mA |

MAXIMUM RATINGS ( $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Rating | Symbol | Value | Unit |
| :--- | :--- | :--- | :--- |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ | 40 | V |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -25 to 100 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | +175 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient <br> Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |

ORDERING INFORMATION

| Device | Initial Tolerance |
| :--- | :---: |
| AD1403N | $\pm 25 \mathrm{mV}$ |
| AD1403AN | $\pm 10 \mathrm{mV}$ |

Specifications subject to change without notice.


Figure 2. AD1403/AD1403A Schematic Diagram

## TDite Perfomanco fives



Figure 3. Typical Change in VOUT vs. VIN
(Normalized to VOUT @ VIN = 15V @ $T_{C}=25^{\circ} \mathrm{C}$ )


Figure 4. Change in Output Voltage vs. Load Current (Normalized to $V_{\text {OUT }}$ @ $V_{I N}=15 \mathrm{~V}$, IOUT $=O \mathrm{~mA}$ )


Figure 5. Quiescent Current vs. Temperature $\left(V_{I N}=15 \mathrm{~V}, \mathrm{IOUT}=0 \mathrm{~mA}\right.$ )


Figure 6. Change in VOUT vs. Temperature (Normalized to VOUT@ VIN = 15V)


Figure 7. Change in VOUT vs. Temperature (Normalized to $V_{O U T} @ V_{I N}=15 \mathrm{~V}, \mathrm{IOUT}=0 \mathrm{~mA}$ )


N PACKAGE (MINI-DIP)

Figure 8. AD 1403/1403A Package Specifications (Dimensions shown in inches and (mm))

## Applying the AD1403/AD1403A

VOLTAGE VARIATION VS. TEMPERATURE AND LINE
Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references are characterized using a maximum deviation per degree Centigrade; i.e., $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. However, because of the inconsistent nonlinearities in zener refertaces (butterfly or " S " type characteristics), most manufacturers use a maximum limit error band approach to characterize their references. This technique measures the output voltage at 3 to 5 different temperatures and guarantees that the output voltage deviation will fall within the guaranteed error band at these discrete temperatures. This approach, of course, makes no mention or guarantee of performance at any other temperature within the operating temperature range of the device.
The consistent Voltage vs. Temperature performance of a typical AD1403 is shown in Figure 6. Note that the characteristic is quasi-parabolic, not the possible " S " type characteristics of classical zener references. This parabolic characteristic permits a maximum output deviation specification over the device's full operating temperature range, rather than just at 3 to 5 discrete temperatures.
The AD1403 exhibits a worst-case shift of 7.5 mV over the entire range of operating input voltage, 4.5 volts to 40 volts. Typically, the shift is less than 1 mV as shown in Figure 3.

## THE AD1403A AS A LOW POWER, LOW VOLTAGE PRECISION REFERENCE FOR DATA CONVERTERS

The AD1403A has a number of features that make it ideally suited for use with A/D and D/A data converters used in complex microprocessor-based systems. The calibrated 2.500 volt output minimizes user trim requirements and allows operation from a single low voltage supply. Low power consumption ( 1.5 mA quiescent current) is commensurate with that of CMOS-type devices, while the low cost and small package complements the decreasing cost and size of the latest converters.


Figure 9. Low Power, Low Voltage Reference for the AD7524 Microprocessor-Compatible 8-Bit DAC

Figure 9 shows the AD1403A used as a reference for the AD7524 low-cost 8-bit CMOS DAC with complete microprocessor interface. The AD1403A and the AD7524 are specified to operate from a single 5 volt supply; this eliminates the need to provide a +15 volt power supply for the sole purpose of operating a reference. The AD7524 includes an 8 -bit data register, and address decoding logic; it may thus be interfaced directly to an 8 - or 16 -bit data bus. Only $300 \mu \mathrm{~A}$ of quiescent current from the single +5 volt supply is required to operate the AD7524 which is packaged in a small 16 pin DIP. The AD542 output amplifier is also low power, requiring only 1.5 mA quiescent current. Its laser-trimmed offset voltage preserves the $\pm 1 / 2$ LSB linearity of the AD 7524 KN without user trims and it typically settles to $\pm 1 / 2 \mathrm{LSB}$ in less than 5 microseconds. It will provide the 0 volt to -2.5 volt output swing from $\pm 5$ volt supplies.

## THE AD1403 AS A PRECISION PROGRAMMABLE CURRENT SOURCE

The AD1403 is an excellent building block for precision current sources. Its wide range of operating voltages, 4.5 V to 40 V along with excellent line regulation over that range $(7.5 \mathrm{mV})$ result in high insensitivity to varying load impedances. The low quiescent current $\left(\mathrm{I}_{\mathrm{I}}\right)$ of $1.5 \mathrm{~mA}(\max )$ and the maximum specified maximum load current of 10 mA allows the user to program current to any value between 1.5 mA and 10 mA .

Figure 10a shows the AD1403 connected as a current source. Total current is equal to the quiescent current plus the load current. Most of the temperature coefficient comes from the quiescent current term $\mathrm{I}_{\mathrm{I}}$, which has a typical TC of $+0.13 \% /{ }^{\circ} \mathrm{C}$ ( $1300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ). The load voltage (and hence current) TC is much lower at $\pm 40 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$ (AD1403). Therefore, the overall temperature coefficient decreases rapidly as the load current is increased. Figure 10 b shows the typical temperature coefficient for currents between 1.5 mA and 10 mA . Use of an AD1403A will not improve the TC appreciably.


Figure 10a. The AD1403 as a Precision Programmable Current Source


Figure 10b. Typical Temperature Coefficient of Current Source

## A12700, D2701. 112702

FEATURES<br>Very High Accuracy: 10.000 Volts $\pm 2.5 \mathrm{mV}$ ( L and U)<br>Low Temperature Coefficient: 3ppm/ ${ }^{\circ} \mathrm{C}$<br>Performance Guaranteed $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$<br>10 mA Output Current Capability<br>Low Noise<br>Short Circuit Protected



All three devices are offered in " J " and " L " grades for operation from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and " S " and " U " grades for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. All units are packaged in a 14-pin dual-in-line welded metal package which offers excellent reliability, hermeticity, as well as EMI/RFI shielding.

| Model | Output |
| :--- | :--- |
| AD2700 | +10.000 V |
| AD2701 | -10.000 V |
| AD2702 | $\pm 10.000 \mathrm{~V}$ |


| MODEL | J | L | $\mathbf{S}^{1}$ | $\mathrm{U}^{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAX RATINGS |  |  |  |  |
| Input Voltage (for applicable supply) | $\pm 20 \mathrm{~V}$ | * | * | * |
| Power Dissapation @ +25 ${ }^{\circ} \mathrm{C}-\mathrm{AD} 2700,01$ | 300 mW | * | * | * |
| - AD2702 | 450 mW | * | * | * |
| Operating Temperature Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | *** |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * ${ }^{\text {c }}$ | * |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ | * | * | * |
| Short Circuit Protection (to GND) | Continuous | * | * | * |
| OUTPUT VOLTAGE |  |  |  |  |
| AD2700 | $10.000 \mathrm{~V} \pm 0.005 \mathrm{~V}$ | $\pm 0.0025 \mathrm{~V}$ | * | ** |
| AD2701 | $-10.000 \mathrm{~V} \pm 0.005 \mathrm{~V}$ | $\pm 0.0025 \mathrm{~V}$ | * | ** |
| AD2702 | $\pm 10.000 \mathrm{~V} \pm 0.005 \mathrm{~V}$ | $\pm 0.0025 \mathrm{~V}$ | * | ** |
| OUTPUT CURRENT - @ $+25^{\circ} \mathrm{C}$ | $\pm 10 \mathrm{~mA}$ | * | * | * |
| $\left(\mathrm{V}_{\text {IN }}= \pm 13\right.$ to $\pm 18 \mathrm{~V}$ ) over op. range | $\pm 5 \mathrm{~mA}$ | $+5 \mathrm{~mA},-2 \mathrm{~mA}$ | ** | ** |
| OUTPUT VOLTAGE CHANGE ${ }^{2}$ - AD2700, 01 | $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | ** | ** |
|  | $\pm 11.0 \mathrm{mV}$ | $\pm 4.3 \mathrm{mV}$ | $\pm 8 \mathrm{mV}$ | $\pm 5.5 \mathrm{mV}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }} \quad \mathrm{AD} 2702$ | $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | $\pm 11.0 \mathrm{mV}$ | $\pm 5.5 \mathrm{mV}$ | $\pm 10.0 \mathrm{mV}$ | $\pm 5.5 \mathrm{mV}$ |
| LINE REGULATION |  |  |  |  |
| $\mathrm{V}_{\text {IN }}= \pm 13.5$ to $\pm 16.5 \mathrm{~V}$ | $300 \mu \mathrm{~V} / \mathrm{V}$ | * | * | * |
| LOAD REGULATION |  |  |  |  |
| - 0 to $\pm 10 \mathrm{~mA}$ | $50 \mu \mathrm{~V} / \mathrm{mA}$ | * | * | * |
| OUTPUT RESISTANCE | $0.05 \Omega$ | * | * | * |
| INPUT VOLTAGE, OPERATING | $\pm 13 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | * | * | * |
| QUIESCENT CURRENT - AD2700, 01 | $\pm 14 \mathrm{~mA}$ | * | * | * |
| - AD2702 | $+17 \mathrm{~mA},-3 \mathrm{~mA}$ | * | * | * |
| NOISE <br> ( 0.1 to 10 Hz ) |  | * | * | * |
| (0.1 to 10 Hz ) | 50 10 p p-p typ |  |  |  |
| LONG TERM STABILITY (@ $+55^{\circ} \mathrm{C}$ ) | 100ppm/1000 Hrs. typ | * | * | * |
| OFFSET ADJUST RANGE (See Diagrams) | $\pm 20 \mathrm{mV}$ (min) | * | * | * |
| OFFSET ADJUST TEMP DRIFT EFFECT | $\begin{gathered} \pm 4 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { per } \mathrm{mV} \\ \text { of Adjust typ } \\ \hline \end{gathered}$ | * | * | * |

[^24]Specifications subject to change without notice.


Pin Designations


Fine Trim Connections

PACKAGE DIMENSIONS
Dimensions shown in inches and (mm).


Hermetically sealed 14 Pin Dual-In-Line (Fine \& Gross leak tested per MILSTD-883A, Method 1014) Pin 7 is electrically connected to the case. Case has metal bottom surface.

14-Pin Dual-In-Line


## USING AD2700 REFERENCE WITH THE AD7520

## AND AN IC AMPLIFIER TO BUILD A DAC

The AD2700 series is ideal for use with the AD7520 series of CMOS D/A converters. A CMOS converter in a unipolar application as shown below performs an inversion of the voltage reference input. Thus, use of the +10 volt AD2700 reference will result in a 0 to -10 volt output range. Alternatively, using the -10 volt AD2701 will result in a 0 to +10 volt range. Two operational amplifiers are used to give a bipolar output range of -10 volt to +10 volt, as shown in the lower figure. Either the AD2700 or AD2701 can be used, depending on the transfer code characteristic desired. For more detailed applications information, refer to the AD7520 data sheet.


Unipolar Binary Operation

| DIGITAL INPUT | ANALOG OUTPUT |
| :---: | :---: |
| 1111111111 | $-\mathrm{V}_{\text {REF }}\left(1-2^{-10}\right)$ |
| 1000000001 | $-\mathrm{V}_{\text {REF }}\left(1 / 2+2^{-10}\right)$ |
| 1000000000 | $\frac{-\mathrm{V}_{\text {REF }}}{2}$ |
| 0111111111 | $-\mathrm{V}_{\text {REF }}\left(1 / 2-2^{-10}\right)$ |
| 0000000001 | $-\mathrm{V}_{\text {REF }}\left(2^{-10}\right)$ |
| 0000000000 | 0 |
| NOTE: 1 LSB $=2^{-10} \mathrm{~V}_{\text {REF }}$ |  |

Table 1. Code Table - Unipolar Binary Operation


Bipolar Operation (4-Quadrant Multiplication)

| DIGITAL INPUT | ANALOG OUTPUT |
| :--- | :--- |
| 1111111111 | $-\mathrm{V}_{\text {REF }}\left(1-2^{-9}\right)$ |
| 1000000001 | $-\mathrm{V}_{\text {REF }}\left(2^{-9}\right)$ |
| 1000000000 | 0 |
| 0111111111 | $\mathrm{~V}_{\text {REF }}\left(2^{-9}\right)$ |
| 0000000001 | $\mathrm{~V}_{\text {REF }}\left(1-2^{-9}\right)$ |
| 0000000000 | $\mathrm{~V}_{\text {REF }}$ |

NOTE: 1 LSB $=2^{-9} \mathrm{~V}_{\text {REF }}$
Table 2. Code Table - Bipolar (Offset Binary) Operation

USING THE AD2700 VOLTAGE REFERENCE WITH D/A CONVERTER
An AD2700 Voltage Reference can be used with an inverting operational amplifier and an R-2R ladder network. If all bits but the MSB are off (i.e., grounded), the output voltage is $(-R / 2 R) E_{R E F}$. If all bits but Bit 2 are off, it can be shown that the output voltage is $1 / 2(-\mathrm{R} / 2 \mathrm{R}) \mathrm{E}_{\mathrm{REF}}=1 / 4 \mathrm{E}_{\mathrm{REF}}$ : The lumped resistance of all the less-significant-bit circuitry (to the left of Bit 2 ) is $2 R$; the Thevenin equivalent looking back from the MSB towards Bit 2 is the generator, $\mathrm{E}_{\mathrm{REF}} / 2$, and the series resistance 2 R ; since the grounded MSB series resistance, $2 R$, has virtually no influence - because the amplifier summing point is at virtual ground - the output voltage is therefore $-\mathrm{E}_{\mathrm{REF}} / 4$. The same line of thinking can be employed to show that the nth bit produces an increment of output equal to $2^{-n} \mathrm{E}_{\mathrm{REF}}$.

a. Basic Circuit

b. Example: Contribution of Bit 2; All Other Bits " 0 "

c. Simplified Equivalent of Circuit (b.)

# Transtucers, Conditioners \& Instrumentation 

## Contents

Page
Selection Guide ..... 8-2
AC2626J/K/L/M Stainless-Steel Temperature Probe (AD590) ..... 8-5
AD590I/J/K/L/M Temperature-to-Current Converter IC ..... 8-7
AD2036 6-Channel Scanning Digital(Thermocouple) Thermometer ..... 8-15
AD2037 6-Channel Scanning Digital Voltmeter ..... 8-21
AD2038 6-Channel Scanning Digital Thermometer (AD590) ..... 8-21
AD2040 Low-Cost Temperature Indicator (AD590) ..... 8-29
2B20A/B Voltage ( 0 to +10 V ) to Current ( $4-$ to -20 mA ) Converter ..... 8-33
2B22J/K/L Isolated Voltage ( 0 to +1 V to 0 to +10 V ) to Current (4-to-20mA) Converter ..... 8-37
2B30J/K/L Strain Gage/RTD Signal Conditioner ..... 8-41
2B31J/K/L Self-Powered Strain Gage/RTD Signal Conditioner ..... 8-41
2B35 Triple-Output Transducer/Conditioner Power Supply ..... 8-47
2B54A/B• Four-Channel Isolated Low-Level Thermocouple/mV Conditioners/Multiplexers ..... 8-49
2B55A - Four-Channel Isolated High- or Low-Level Signal Conditioner/Multiplexer ..... 8-49
2B56A $\bullet$ Four-Function Thermocouple Cold-Junction Compensation ..... 8-55
2B57A - 4-to-20mA Current Transmitter for AD590 Temperature Transducer ..... 8-59

[^25]
## Selection Guide

## Transducers, Conditioners \& Instrumentation

In this Selection Guide, the families of Transducers, Signal Conditioners, and transducer-readout Panel Instruments are divided into the following categories:

1. TEMPERATURE TRANSDUCERS: Current-Output IC Devices Frequency-Output IC Devices
2. SIGNAL CONDITIONERS:

Single-Channel Modules Multichannel Isolated Multiplexed Modules Transducer Power Supply Modules
3. $4-\mathrm{TO}-20 \mathrm{~mA}$ LOOP TRANSMITTERS: Analog-to-Current Modules Digital-to-Current Modules
4. PANEL INSTRUMENTS:

Single-Channel Digital Meters
Scanning Multichannel Digital Meters
Descriptions, complete specifications, and application information can be found in the data sheets. For new devices having 2-page short-form data, additional information can be obtained by getting in touch with Analog Devices. A useful source of information on the applications of products in this section is the Transducer Interfacing Handbook-A guide to analog signal conditioning, (1980), available for $\$ 14.50$ from Analog Devices, P.O. Box 796, Norwood MA 02062.

The DAC1420, DAC1422 and DAC1423 are catalogued in the $\mathrm{d} /$ a converter section (9), at the pages indicated; the AD5 37 is catalogued in the V/F/V converter section (11), at the indicated location. 4-to-20mA current-loop transmission is also available on RTI computer-interface boards (Section 17).
All specifications indicated here are typical at rated supply voltage and load, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless noted otherwise.

## 1. TEMPERATURE TRANSDUCERS

|  | Model | Characteristics | Page |
| :---: | :---: | :---: | :---: |
|  | [ $\mathrm{AD} 590 \mathrm{I} / \mathrm{J} / \mathrm{K} / \mathrm{L} / \mathrm{M} \#$ | IC, 2-terminal, TO-52 can or miniature flatpack, $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ ( 218 K to 423 K ) operating range, linear current output, $1 \mu \mathrm{~A} / \mathrm{K}$, lasertrimmed for high accuracy; Output current independent of supply voltage. | 8-7 |
| Current Output | AC2626J/K/L/M | Stainless-steel temperature probe using AD590, same temperature range and electrical characteristics as the AD590, 3/16" outside diameter, 6 - or 4 -inch standard lengths, includes 3 feet of Tefloncoated lead wire, 2 s response in stirred water, sensor electrically isolated from sheath ( $\pm 200 \mathrm{~V}$ breakdown-case to leads). | 8-5 |
| Frequency Output | $\left[\begin{array}{c} \mathrm{AD} 537 \mathrm{JH} / \mathrm{KH} / \mathrm{SH} / \\ \mathrm{JD} / \mathrm{KD} / \mathrm{SD} \end{array}\right.$ | IC V/f converter with 1.0 V voltage reference and $1.0 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ absolute temperature sensing; Frequency range to 150 kHz , frequency nonlinearity from $0.07 \% \max \left(\mathrm{KH}, \mathrm{KD}, 10 \mathrm{kHz}\right.$ full scale), tempco $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$; Calibrated $25^{\circ} \mathrm{C}$ temperature output $298 \mathrm{mV} \pm 5 \mathrm{mV}, 0.02 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ slope error, $\pm 0.1^{\circ} \mathrm{C}$ slope nonlinearity; Output a symmetrical square wave; Packaged in 14 -pin DIP or 10-pin hermetic TO-100 can. | 11-7 |
| 2. SIGNAL CONDITIONERS |  |  |  |
|  | Model | Characteristics | Page |
| Single Channel | [ $2 \mathrm{~B} 31 \mathrm{~J} / \mathrm{K} / \mathrm{L}$ | Module ; complete signal conditioning function at low cost for bridge transducers, such as strain gages and RTD's; provides programmable excitation, amplification, and 3 -pole low pass filter; CMR is 140 dB $\min (60 \mathrm{~Hz}, \mathrm{G}=1000)$; low offset drift, $\pm 0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max; nonlinearity $\pm 0.0025 \%$ max. | 8-41 |
|  | 2B30J/K/L | Modular conditioner with same performance as 2B31, but without transducer excitation supply. | 8-41 |

[^26]

4-channel low-level isolated amplifier/multiplexer for thermocouples,
8-49 strain gages, RTDs, etc.; Input span adjustable from $\pm 5 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$; Isolation $\pm 1000 \mathrm{~V} \mathrm{dc}$, channel-to-channel or to output, $\mathrm{CMR}=156 \mathrm{~dB}$ $\min$ at 60 Hz ; Input drift $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (\mathrm{B}), \pm 0.02 \% \max$ nonlinearity; Normal-mode filtering and protection to 130 V rms included; All-solidstate multiplexing permits scanning speeds up to 400 channels per second minimum; easily expandable to 64 -channel system
4-channel multiplexer-amplifier, similar to 2B54, but input span adjustable from $\pm 50 \mathrm{mV}$ to $\pm 5 \mathrm{~V}$ for medium to high level signals.
Cold-junction thermocouple compensator (CJC); 4 compensating functions:
J, K, T and a user-determined function (E, R, S, B or none); When used with output of 2B54/2B55, multiplexer channel selection logic also chooses CJC function, allowing each input to be from a different device; Error is less than $\pm 0.8^{\circ} \mathrm{C}$ max over ambients from $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$.

Module; precision triple-output transducer power supply; provides $\pm 15 \mathrm{~V}$ amplifier power and programmable excitation output: voltage ( +1 V to
$+15 \mathrm{~V} \mathrm{dc})$ or current $(100 \mu \mathrm{~A}$ to 10 nA$)$; provides excitation for transducers and signal conditioners.
3. 4-TO-20mA LOOP TRANSMITTERS
Analog to Current $\left[\begin{array}{l}\text { Model } \\ 2 \mathrm{~B} 20 \mathrm{~A} / \mathrm{B} \\ 2 \mathrm{~B} 22 \mathrm{~J} / \mathrm{K} / \mathrm{L} \\ 2 \mathrm{~B} 57 \mathrm{~A} \cdot\end{array}\right.$
Digital to Current $\left[\begin{array}{l}\mathrm{DAC} 1422 \\ \mathrm{DAC} 1420 \bullet \\ \mathrm{DAC} 1423 \bullet\end{array}\right.$

## Characteristics <br> Page

Modular voltage to current converter; provides $4-20 \mathrm{~mA}$ output current for $\quad 8-33$ 0 to +10 V input; low drift and nonlinearity, single supply operation.

Modular isolated voltage to current converter; 4-20mA output; 1500 V dc $\quad 8-37$ input to output isolation; internal isolated loop power supply.
Module. AD590 output ( 1 microampere per kelvin, from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ ) to $\quad 8-59$ 4 -to- 20 mA two-wire output, remotely powered via output lines; operating ambient temperature range $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
10 -bit latched digital input to 4 -to-20mA output; Totally powered from loop supply; Guaranteed monotonic from 0 to $+70^{\circ} \mathrm{C}$; Auxiliary analog input for backup if the computer power fails.
Same as DAC1422, for 8-bit applications 9-161

10 -bit isolated latched digital to 4 -to- 20 mA converter; 8 - or 16 -bit bus 9-165

- New product since 1979 Data Acquisition Products Catalog Supplement.


## 4. PANEL INSTRUMENTS $\dagger$

|  | Model | Characteristics | Page |
| :---: | :---: | :---: | :---: |
| Single Channel Readout | $\left[\begin{array}{c}\text { AD2040 } \\ \end{array}\right.$ | 3 digit low cost temperature indicator for use with AD590 or AC2626 temperature transducers; accurate to $\pm 1^{\circ} \pm 1$ digit; user programmable to read out in Celsius, Kelvin, Fahrenheit or Rankine; single +5 V and line ( $120 \mathrm{~V}, 240 \mathrm{~V} \mathrm{ac}$ ) power-supply options, terminal block interface, small size, panel mount. | 8-29 |
| * | [ AD2036 | 6 Channel Scanning Digital Thermometer for use with J, K or T type thermocouples; provides automatic, manual or logic controlled scan, self-contained cold-junction compensation and linearization; ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ readout; has isolated analog input, parallel BCD output, analog output; either line powered, +5 V de or +12 V dc powered. | 8-15 |
| Multichannel Readout | AD2037 | 6 Channel $31 / 2$ digit scanning voltmeter with differential inputs and full scale programmability from $\pm 200 \mathrm{mV}$ to 6 V ; designed to interface printers, computers, transmitters, etc. for display, control, logging, etc.; has isolated analog input, parallel BCD output, analog output; line powered. | 8-21 |
|  | $\underbrace{\text { AD2038 }}$ | 6 Channel Scanning Digital Thermometer for use with the AD590 and AC2626 temperature transducers; provides automatic, manual or logic controlled scan of the 6 inputs, high accuracy, $0.1^{\circ}$ resolution; has isolated analog input, parallel BCD output, analog output; line powered. | 8-21 |

[^27]
# General Purpose Temperature Probe 

 AC2626FEATURES
Linear Current Output: $1 \mu \mathrm{~A} / \mathrm{K}$
Wide Range: $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Laser Trimmed Sensor (AD590) to $\pm 0.5^{\circ} \mathrm{C}$ Calibration Accuracy (AC2626M)
Excellent Linearity: $\pm 0.3^{\circ} \mathrm{C}$ Over Full Range (AC2626M)
6 Inch or 4 Inch Standard, Stainless Steel Sheath
3/16 Inch in Outside Diameter
3 Feet Teflon Coated Lead Wire
Wide Power Supply Range +4 V to +30 V
Low Cost
Fast Response: 2 Seconds (In Stirred Water)
Sensor Isolated From Sheath

and the AD2040, low cost temperature indicator, were designed to be used in conjunction with the AC2626.

1. The AD2038 is a low cost, ac line powered 6 channel digital scanning thermometer designed to interface to printers, computers, serial data transmitters, etc., for display, control, logging or transmission of multi-point temperature data. Channel selection is made via three methods: manual, using the switch provided on the front; auto/scan, where the AD2038 cycling on an internal clock can continually scan the six input channels or external selection, where control inputs provided on the rear connector enable channel selection via external BCD coding.
2. The AD2040 is a low cost, 3 digit temperature indicator. An internal precision voltage reference, resistor network and span and zero adjusts allow the AD2040 to read out directly in ${ }^{\circ} \mathrm{C},{ }^{\circ} \mathrm{F}, \mathrm{K}$ or R . User selectable readout as well as all other connection, i.e., +5 V dc power and AC2626 interface are all made via the terminal block on the rear.

## APPLICATION HINTS

1. Under all operating conditions, a minimum 4 V dc must be present across the AC2626.
2. Use of twisted pair wiring is recommended, particularly for remote applications or in high noise environments. Shielded wire is desirable in severe noise environments.
3. For the lowest cost impact, the J and K grades are recommended. Where probe interchangeability is desired, grades $L$ and $M$ are recommended.

| MODEL | AC2626J | AC2626K | AC2626L | AC2626M |
| :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAXIMUM RATINGS |  |  |  |  |
| Forward Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) | +44V | * | * | * |
| Reverse Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) | -20V | * | * | * |
| Breakdown Voltage (Case to Leads) | $\pm 200 \mathrm{~V}$ | * | * | * |
| Rated Performance Temp. Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * | * |
| Storage Temperature Range | $-60^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ | * | * | * |
| POWER SUPPLY |  |  |  |  |
| Operating Voltage Range | +4 V to +30 V | * | * | * . |
| OUTPUT |  |  |  |  |
| Nominal Current Output @ $+25^{\circ} \mathrm{C}$ $\left(298.2^{\circ} \mathrm{K}\right)$ | $298.2 \mu \mathrm{~A}$ | * | * | * |
|  | $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}$ | * | * ${ }^{\circ}$ | * ${ }^{\circ}$ |
| Calibration Error © $+25^{\circ} \mathrm{C}$ | $\pm 5.0^{\circ} \mathrm{C}$ max | $\pm 2.5{ }^{\circ} \mathrm{C}$ max | $\pm 1.0^{\circ} \mathrm{C}$ max | $\pm 0.5^{\circ} \mathrm{C}$ max |
| Absolute Error (over rated performance temperature range) |  |  |  |  |
| Without External Calibration Adjustment | $\pm 10.0^{\circ} \mathrm{C}$ max | $\pm 5.5^{\circ} \mathrm{C}$ max | $\pm 3.0^{\circ} \mathrm{C}$ max | $\pm 1.7^{\circ} \mathrm{C}$ max |
| With $+25^{\circ} \mathrm{C}$ Calibration Error |  |  |  |  |
| Set to Zero | $\pm 3.0{ }^{\circ} \mathrm{C}$ max | $\pm 2.0^{\circ} \mathrm{C}$ max | $\pm 1.6{ }^{\circ} \mathrm{C}$ max | $\pm 1.0^{\circ} \mathrm{C}$ max |
| Nonlinearity | $\pm 1.5{ }^{\circ} \mathrm{C}$ max | $\pm 0.8^{\circ} \mathrm{C}$ max | $\pm 0.4^{\circ} \mathrm{C}$ max | $\pm 0.3{ }^{\circ} \mathrm{C}$ max |
| Repeatability ${ }^{1}$ | $0.1{ }^{\circ} \mathrm{C}$ | * | *. | * |
| Long Term Drift ${ }^{2}$ | $0.1{ }^{\circ} \mathrm{C}$ max | * | * | * |
| Time Constant ${ }^{3}$ (in stirred water) | 2 sec . | * | * | * |
| Current Noise | $40 \mathrm{pA} \sqrt{\mathrm{Hz}}$ | * |  | * |
| Power Supply Rejection |  |  |  |  |
| $+4 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant+5 \mathrm{~V}$ | $0.5 \mu \mathrm{~A} / \mathrm{V}$ | * | * | * |
| $+5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant+15 \mathrm{~V}$ | $0.2 \mu \mathrm{~A} / \mathrm{V}$ | * | * | * |
| $+15 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant+30 \mathrm{~V}$ | $0.1 \mu \mathrm{~A} / \mathrm{V}$ | * | * | * |
| Electrical Turn-On Time | $20 \mu \mathrm{~s}$ | oran | blue |  |
| + Lead Color | yellow | orange | blue | green |

## ORDERING GUIDE

AC2626
GRADE

LENGTH
AC2629
BRASS
TYPE 316


STAINLESS

## NOTES

${ }^{1}$ Maximum deviation between $+25^{\circ} \mathrm{C}$ readings after temperature cycling between $-55^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$; guaranteed, not tested.
${ }^{2}$ Conditions: constant +5 V , constant $+125^{\circ} \mathrm{C}$; guaranteed, not tested.
${ }^{3}$ The time constant is defined as the time required to reach $63.2 \%$ of an instantaneous temperature change.
Specifications subject to change without notice.
CALIBRATION


For most applications, a single point calibration is
sufficient. With the probe at a known temperature,
adjust $R_{T}$ so that $V_{O}$ corresponds to the known
temperature.
If more detailed information is desired, see the AD590 data sheet and application note.

MECHANICAL OUTLINE
(Dimensions shown in inches and (mm)


NOTE 1 Probes are available in 4 -inch or 6 -inch lengths.
NOTE 2 + lead wire is color coded: $J$, yellow; $K$, orange; $L$, blue; $M$, green.
NOTE 3 When assembling compression fitting (AC2629) to probe, tighten the $1 / 2^{\prime \prime}$ nut $3 / 4^{\prime}$ 's of a turn from finger tight.

The AD2036, AUTO-SCAN DIGITAL THERMOMETER


## UNIQUE COMBINATION OF FEATURES

Automatic Scan, Manual Selection, or Remote BCD Selection of 6 Thermocouples.
J, K, or T Thermocouples - ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ Display
One Degree Resolution, Tenth Degree Optional
Internal Linearization \& Cold Junction Compensation
Isolated Analog Input - Parallel BCD Output
Designed for Interface with Computers, Printers and Microprocessors
AD590

## FEATURES

Linear Current Output: $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$
Wide Range: $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Probe Compatible Ceramic Sensor Package
Two-Terminal Device: Voltage In/Current Out Laser Trimmed to $\pm 0.5^{\circ} \mathrm{C}$ Calibration Accuracy (AD590M)
Excellent Linearity: $\pm 0.3^{\circ} \mathrm{C}$ Over Full Range Range (AD590M)
Wide Power Supply Range: +4 V to +30 V

## Sensor Isolation from Case

Low Cost

## PRODUCT DESCRIPTION

The AD590 is a two-terminal integrated circuit temperature transducer which produces an output current proportional to absolute temperature. For supply voltages between +4 V and +30 V the device acts as a high impedance, constant current regulator passing $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$. Laser trimming of the chip's thin film resistors is used to calibrate the device to $298.2 \mu \mathrm{~A}$ output at $298.2^{\circ} \mathrm{K}\left(+25^{\circ} \mathrm{C}\right)$.
The AD5 90 should be used in any temperature sensing application below $+150^{\circ} \mathrm{C}$ in which conventional electrical temperature sensors are currently employed. The inherent low cost of a monolithic integrated circuit combined with the elimination of support circuitry makes the AD590 an attractive alternative for many temperature measurement situations. Linearization circuitry, precision voltage amplifiers, resistance measuring circuitry and cold junction compensation are not needed in applying the AD590.
In addition to temperature measurement, applications include temperature compensation or correction of discrete components, biasing proportional to absolute temperature, flow rate measurement, level detection of fluids and anemometry. The AD590 is available in chip form making it suitable for hybrid circuits and fast temperature measurements in protected environments.
The AD590 is particularly useful in remote sensing applications. The device is insensitive to voltage drops over long lines due to its high impedance current output. Any well-insulated twisted pair is sufficient for operation hundreds of feet from the receiving circuitry. The output characteristics also make the AD590 easy to multiplex: the current can be switched by a CMOS multiplexer or the supply voltage can be switched by a logic gate output.


## PRODUCT HIGHLIGHTS

1. The AD590 is a calibrated two terminal temperature sensor requiring only a dc voltage supply ( +4 V to +30 V ). Costly transmitters, filters, lead wire compensation and linearization circuits are all unnecessary in applying the device.
2. State-of-the-art laser trimming at the wafer level in conjunction with extensive final testing insures that AD590 units are easily interchangeable.
3. Superior interference rejection results from the output being a current rather than a voltage. In addition, power requirements are low ( 1.5 mW 's @ 5 V @ $+25^{\circ} \mathrm{C}$ ). These features make the AD590 easy to apply as a remote sensor.
4. The high output impedance ( $>10 \mathrm{M} \Omega$ ) provides excellent rejection of supply voltage drift and ripple. For instance, changing the power supply from 5 V to 10 V results in only a $1 \mu \mathrm{~A}$ maximum current change, or $1^{\circ} \mathrm{C}$ equivalent error.
5. The AD590 is electrically durable: it will withstand a forward voltage up to 44 V and a reverse voltage of 20 V . Hence, supply irregularities or pin reversal will not damage the device.
6. The device is hermetically sealed in both a ceramic sensor package and in to TO-52 package. MIL-STD-883 processing to level B is available and, for large unit volumes, special accuracy requirements over limited temperature ranges can be satisfied by selections at final test. The device is also available in chip form.

| MQDEL | AD590I | AD590J | AD590K |  | AD590L | AD590M |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAXIMUM RATINGS |  |  |  |  |  |  |
| Forward Voltage (E+ to E-) | +44V | * | * |  | * | * |
| Reverse Voltage ( $\mathrm{E}+$ to $\mathrm{E}-$ ) | -20V | * - | * |  | * | * |
| Breakdown Voltage (Case to $\mathrm{E}+$ or E -) | - $\pm 200 \mathrm{~V}$ | * | * |  | * | * |
| Rated Performance Temperature Range ${ }^{1}$ | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * |  | * | * |
| Storage Temperature Range ${ }^{1}$ | $-65^{\circ} \mathrm{C}$ to $+155^{\circ} \mathrm{C}$ | * | * |  | * | * |
| Lead Temperature (Soldering, 10 sec ) | $+300^{\circ} \mathrm{C}$ | * | * |  | * | * |
| POWER SUPPLY |  |  |  |  |  |  |
| Operating Voltage Range | +4 V to +30 V | * | * |  | * | * |
| OUTPUT |  |  |  |  |  |  |
| Nominal Current Output @ $+25^{\circ} \mathrm{C}\left(298.2^{\circ} \mathrm{K}\right)$ | $298.2 \mu \mathrm{~A}$ | * • | * |  | * |  |
| Nominal Temperature Coefficient | $1 \mu \mathrm{~A} /{ }^{\prime} \mathrm{K}$ |  |  |  |  |  |
| Calibration Error @ $+25^{\circ} \mathrm{C}$ | $\pm 10.0^{\circ} \mathrm{C}$ max | $\pm 5.0^{\circ} \mathrm{C}$ max | $\pm 2.5^{\circ} \mathrm{C}$ max | * | $\pm 1.0^{\circ} \mathrm{C}$ max | $\pm 0.5{ }^{\circ} \mathrm{C}$ max |
| Absolute Error ${ }^{2}$ (over rated performance temperature range) |  |  |  |  |  |  |
| Without External Calibration Adjustment | $\pm 20.0^{\circ} \mathrm{C}$ max | $\pm 10.0^{\circ} \mathrm{C} \max$ | $\pm 5.5^{\circ} \mathrm{C} \text { max }$ |  | $\pm 3.0^{\circ} \mathrm{C} \max$ | $\pm 1.7^{\circ} \mathrm{C} \text { max }$ |
| With $+25^{\circ} \mathrm{C}$ Calibration Error Set to Zero | $\pm 5.8^{\circ} \mathrm{C} \text { max }$ | $\pm 3.0^{\circ} \mathrm{C} \text { max }$ | $\pm 2.0^{\circ} \mathrm{C} \text { max }$ |  | $\pm 1.6^{\circ} \mathrm{C} \text { max }$ | $\pm 1.0^{\circ} \mathrm{C} \text { max }$ |
| Nonlinearity | $\pm 3.0^{\circ} \mathrm{C} \mathrm{max}$ | $\pm 1.5^{\circ} \mathrm{C}$ max | $\pm 0.8^{\circ} \mathrm{C}$ max |  | $\pm 0.4^{\circ} \mathrm{C} \text { max }$ | $\pm 0.3^{\circ} \mathrm{C} \text { max }$ |
| Repeatability ${ }^{3}$ | $\pm 0.1{ }^{\circ} \mathrm{C}$ max | * | * |  | * |  |
| Long Term Drift ${ }^{4}$ | $\pm 0.1^{\circ} \mathrm{C} /$ month $\max$ | * | * |  | * | * |
| Current Noise | $40 \mathrm{pA} \sqrt{\mathrm{Hz}}$ | * | * |  | * | * |
| Power Supply Rejection |  |  |  |  |  |  |
| $+4 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant+5 \mathrm{~V}$ | $0.5 \mu \mathrm{~A} / \mathrm{V}$ | * | * |  | * | * |
| , $+5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant+15 \mathrm{~V}$. | $0.2 \mu \mathrm{~A} / \mathrm{V}$ | * | * |  | * | * |
| $+15 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant+30 \mathrm{~V}$ | $0.1 \mu \mathrm{~A} / \mathrm{V}$ | * | * |  | * | * |
| Case Isolation to Either Lead | $10^{10} \mathrm{~S} 2$ | * | * |  | * | * |
| Effective Shunt Capacitance | 100 pF | * | * |  | * | * |
| Electrical Turn-On Time ${ }^{5}$ | $20 \mu \mathrm{~s}$ | * | * |  | * | * |
| Reverse Bias Leakage Current ${ }^{6}$ $($ Reverse Voltage $=10 \mathrm{~V})$ | $10 \mathrm{pA}$ | * | * |  | * | * |

*Specifications same as AD590I
${ }^{1}$ The AD590 has been used at $-100^{\circ} \mathrm{C}$ and $+200^{\circ} \mathrm{C}$ for short periods of measurement with no physical damage to the device. However, the absolute errors specified apply to only the rated performance temperature rangc.
${ }^{2}$ See page $8-10$ for explanation of error components. Note that $\pm 1^{\circ} \mathrm{C}$ error is the equivalent of $\pm 1 \mu \mathrm{~A}$ error.
${ }^{3}$ Maximum deviation between $+25^{\circ} \mathrm{C}$ readings after temperature cycling between $-55^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$; guaranteed not tested.
${ }^{4}$ Conditions: constant +5 V , constant $+125^{\circ} \mathrm{C}$; guaranteed,
not tested.
${ }^{5}$ Does not include self heating effects; see page 8-11 for explanation of these effects.
${ }^{6}$ Leakage current doubles every $10^{\circ} \mathrm{C}$.

Specifications subject to change without notice.

TEMPERATURE SCALE CONVERSION EQUATIONS

$$
\begin{array}{ll}
{ }^{\circ} \mathrm{C}=\frac{5}{9}\left({ }^{\circ} \mathrm{F}-32\right) & { }^{\circ} \mathrm{K}={ }^{\circ} \mathrm{C}+273.15 \\
{ }^{\circ} \mathrm{F}=\frac{9}{5}{ }^{\circ} \mathrm{C}+32 & { }^{\circ} \mathrm{R}={ }^{\circ} \mathrm{F}+459.7
\end{array}
$$



The 590 H has $60 \mu$ inches of gold plating on its Kovar leads and Kovar header. A resistance welder is used to seal the nickel cap to the header. The AD590 chip is eutectically mounted to the header and ultrasonically bonded to with 1 MIL aluminum wire. Kovar composition: $53 \%$ iron nominal; $29 \% \pm 1 \%$ nickel; $17 \% \pm 1 \%$ cobalt; $0.65 \%$ manganese max; $0.20 \%$ silicon max; $0.10 \%$ aluminum max; $0.10 \%$ magnesium max; $0.10 \%$ zirconium max $; 0.10 \%$ titanium max; $0.06 \%$ carbon max.


## FLAT-PACK PACKAGE: DESIGNATION "F"

The 590F is a ceramic package with gold plating on its Kovar leads, Kovar lid, and chip cavity. Solder of 80/20 Au/Sn composition is used for the 1.5 mil thick solder ring under the lid. The chip cavity has a nickel underlay between the metalization and the gold plating. The AD590 chip is eutectically mounted in the chip cavity at $410^{\circ} \mathrm{C}$ and ultrasonically bonded to with 1 mil aluminum wire. Note that the chip is in direct contact with the ceramic base, not the metal lid.


## CIRCUIT DESCRIPTION ${ }^{1}$

The AD590 uses a fundamental property of the silicon transistors from which it is made to realize its temperature proportional characteristic: if two identical transistors are operated at a constant ratio of collector current densities, $r$, then the difference in their base-emitter voltages will be (kT/q)(In r). Since both $k$, Boltzman's constant and $q$, the charge of an electron, are constant, the resulting voltage is directly proportional to absolute temperature (PTAT).

In the AD590, this PTAT voltage is converted to a PTAT current by low temperature coefficient thin film resistors. The total current of the device is then forced to be a multiple of this PTAT current. Referring to Figure 1, the schematic diagram of the AD590, Q8 and Q11 are the transistors that produce the PTAT voltage. R5 and R6 convert the voltage to current. Q10, whose collector current tracks the collector currents in Q9 and Q11, supplies all the bias and substrate leakage current for the rest of the circuit, forcing the total current to be PTAT. R5 and R6 are laser trimmed on the wafer to calibrate the device at $+25^{\circ} \mathrm{C}$.

Figure 2 shows the typical V-I characteristic of the circuit at $+25^{\circ} \mathrm{C}$ and the temperature extremes.

`igure 1. Schematic Diagram


Figure 2. $V-1$ Plot

[^28]
## EXPLANATION OF TEMPERATURE SENSOR SPECIFICATIONS

The way in which the AD590 is specified makes it easy to apply in a wide variety of different applications. It is important to understand the meaning of the various specifications and the effects of supply voltage and thermal environment on accuracy.
The AD590 is basically a PTAT (proportional to absolute temperature ${ }^{1}$ current regulator. That is, the output current is equal to a scale factor times the temperature of the sensor in degrees Kelvin. This scale factor is trimmed to $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$ at the . factory, by adjusting the indicated temperature (i.e. the output current) to agree with the actual temperature. This is done with 5 V across the device at a temperature within a few degrees of , $25^{\circ} \mathrm{C}\left(298.2^{\circ} \mathrm{K}\right)$. The device is then packaged and tested for accuracy over temperature.

## CALIBRATION ERROR

At final factory test the difference between the indicated temperature and the actual temperature is called the calibration error. Since this is a scale factor error, its contribution to the total error of the device is PTAT. For example, the effect of the $1^{\circ} \mathrm{C}$ specified maximum error of the AD590L varies from $0.73^{\circ} \mathrm{C}$ at $-55^{\circ} \mathrm{C}$ to $1.42^{\circ} \mathrm{C}$ at $150^{\circ} \mathrm{C}$. Figure 3 shows how an exaggerated calibration error would vary from the ideal over temperature.


Figure 3. Calibration Error vs. Temperature
The calibration error is a primary contributor to maximum total error in all AD590 grades. However, since it is a scale factor error, it is particularly easy to trim. Figure 4 shows the most elementary way of accomplishing this. To trim this circuit the temperature of the AD590 is measured by a reference temperature sensor and R is trimmed so that $\mathrm{V}_{\mathrm{T}}=1 \mathrm{mV} /^{\circ} \mathrm{K}$ at that temperature. Note that when this error is trimmed out at one temperature, its effect is zero over the entire temperature range. In most applications there is a current to voltage conversion resistor (or, as with a current input ADC, a reference) that can be trimmed for scale factor adjustment.


Figure 4. One Temperature Trim

[^29]
## ERROR VERSUS TEMPERATURE: WITH CALIBRATION

 ERROR TRIMMED OUTEach AD590 is also tested for error over the temperature range with the calibration error trimmed out. This specification could also be called the "variance from PTAT" since it is the maximum difference between the actual current over temperature and a PTAT multiplication of the actual current at $25^{\circ} \mathrm{C}$. This error consists of a slope error and some curvature, mostly at the temperature extremes. Figure 5 shows a typical AD590K temperature curve before and after calibration error trimming.


Figure 5. Effect of Scale Factor Trim on Accuracy

## ERROR VERSUS TEMPERATURE: NO USER TRIMS

Using the AD590 by simply measuring the current, the total error is the "variance from PTAT" described above plus the effect of the calibration error over temperature. For example the AD590L maximum total error varies from $2.33^{\circ} \mathrm{C}$ at $-55^{\circ} \mathrm{C}$ to $3.02^{\circ} \mathrm{C}$ at $150^{\circ} \mathrm{C}$. For simplicity, only the larger figure is shown on the specification page.

## NONLINEARITY

Nonlinearity as it applies to the AD590 is the maximum deviation of current over temperature from a best-fit straight line. The nonlinearity of the AD590 over the $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ range is superior to all conventional electrical temperature sensors such as thermocouples, RTD's and thermistors. Figure 6 shows the nonlinearity of the typical AD590K from Figure 5.


Figure 6. Nonlinearity

Figure 7A shows'a circuit in which the nonlinearity is the major contributor to error over temperature. The circuit is trimmed by adjusting $\mathrm{R}_{1}$ for a 0 V output with the AD590 at $0^{\circ} \mathrm{C} . \mathrm{R}_{2}$ is then adjusted for 10 V out with the sensor at $100^{\circ} \mathrm{C}$. Other pairs of temperatures may be used with this procedure as long as they are measured accurately by a reference sensor. Note that for +15 V output $\left(150^{\circ} \mathrm{C}\right)$ the $V+$ of the op amp must be greater than 17 V . Also note that V - should be at least -4 V : if V - is ground there is no voltage applied across the device.


Figure 7A. Two Temperature Trim


Figure 7B. Typical Two-Trim Accuracy

## VOLTAGE AND THERMAL ENVIRONMENT EFFECTS

The power supply rejection specifications show the maximum expected change in output current versus input voltage changes. The insensitivity of the output to input voltage allows the use of unregulated supplies. It also means that hundreds of ohms of resistance (such as a CMOS multiplexer) can be tolerated in series with the device.

It is important to note that using a supply voltage other than 5 V does not change the PTAT nature of the AD590. In other words, this change is equivalent to a calibration error and can be removed by the scale factor trim (see previous page).
The AD590 specifications are guaranteed for use in a low thermal resistance environment with 5 V across the sensor. Large changes in the thermal resistance of the sensor's environment will change the amount of self-heating and result in changes in the output which are predictable but not necessarily desirable.

The thermal environment in which the AD590 is used determines two important characteristics: the effect of self heating and the response of the sensor with time.


Figure 8. Thermal Circuit Model
Figure 8 is a model of the AD590 which demonstrates these characteristics. As an example, for the TO-52 package, $\theta_{\mathrm{JC}}$ is the thermal resistance between the chip and the case, about
$26^{\circ} \mathrm{C} /$ watt. $\theta_{\mathrm{CA}}$ is the thermal resistance between the case and its surroundings and is determined by the characteristics of the thermal connection. Power source $P$ represents the power dissipated on the chip. The rise of the junction temperature, $\mathrm{T}_{\mathrm{J}}$, above the ambient temperature $\mathrm{T}_{\mathrm{A}}$ is:

$$
\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}=\mathrm{P}\left(\theta_{\mathrm{JC}}+\theta_{\mathrm{CA}}\right)
$$

Eq. 1
Table 1 gives the sum of $\theta_{\mathrm{JC}}$ and $\theta_{\mathrm{CA}}$ for several common thermal media for both the " $H$ " and " $F$ " packages. The heatsink used was a common clip-on. Using Equation 1, the temperature rise of an AD590 "H" package in a stirred bath at $+25^{\circ} \mathrm{C}$, when driven with a 5 V supply, will be $0.06^{\circ} \mathrm{C}$. However, for the same conditions in still air the temperature rise is $0.72^{\circ} \mathrm{C}$. For a given supply voltage, the temperature rise varies with the current and is PTAT. Therefore, if an application circuit is trimmed with the sensor in the same thermal environment in which it will be used, the scale factor trim compensates for this effect over the entire temperature range.

| MEDIUM | $\theta_{\mathrm{JC}}+\theta_{\mathrm{CA}}\left({ }^{\circ} \mathrm{C} /\right.$ watt $)$ |  | $\tau \quad(\mathrm{sec})($ Note 3) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | H | F | H | F |
| Aluminum Block | 30 | 10 | 0.6 | 0.1 |
| Stirred Oil ${ }^{1}$ | 42 | 60 | 1.4 | 0.6 |
| Moving Air ${ }^{2}$ |  |  |  |  |
| With Heat Sink | 45 | - | 5.0 | - |
| Without Heat Sink | 115 | 190 | 13.5 | 10.0 |
| Still Air |  |  |  |  |
| With Heat Sink | 191 | - | 108 | - |
| Without Heat Sink | 480 | 650 | 60 | 30 |

${ }^{1}$ Note: $\tau$ is dependent upon velocity of oil; average of several velocities listed above.
${ }^{2}$ Air velocity $\cong 9 \mathrm{ft} / \mathrm{sec}$.
${ }^{3}$ The time constant is defined as the time required to reach $63.2 \%$ of an instantaneous temperature change.

## Table 1. Thermal Resistances

The time response of the AD590 to a step change in temperature is determined by the thermal resistances and the thermal capacities of the chip, $\mathrm{C}_{\mathrm{CH}}$, and the case, $\mathrm{C}_{\mathrm{C}} . \mathrm{C}_{\mathrm{CH}}$ is about $0.04 \mathrm{watt}-\mathrm{sec} /{ }^{\circ} \mathrm{C}$ for the AD590. $\mathrm{C}_{\mathrm{C}}$ varies with the measured medium since it includes anything that is in direct thermal contact with the case. In most cases, the single time constant exponential curve of Figure 9 is sufficient to describe the time response, $\mathrm{T}(\mathrm{t})$. Table 1 shows the effective time constant, $\tau$, for several media.


Figure 9. Time Response Curve

## GENERAL APPLICATIONS



Figure 10. Variable Scale Display

Figure 10 demonstrates the use of a low-cost Digital Panel Meter for the display of temperature on either the Kelvin, Celsius or Fahrenheit scales. For Kelvin temperature Pins 9, 4 and 2 are grounded; and for Fahrenheit temperature Pins 4 and 2 are left open.
The above configuration yields a 3 digit display with $1^{\circ} \mathrm{C}$ or $1^{\circ} \mathrm{F}$ resolution, in addition to an absolute accuracy of $\pm 2.0^{\circ} \mathrm{C}$ over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range if a one-temperature calibration is performed on an AD590K, L, or M.


Figure 11. Series \& Parallel Connection

Connecting several AD590 units in series as shown in Figure 11 allows the minimum of all the sensed temperatures to be indicated. In contrast, using the sensors in parallel yields the average of the sensed temperatures.

The circuit of Figure 12 demonstrates one method by which differential temperature measurements can be made. $\mathrm{R}_{1}$ and $\mathrm{R}_{\mathbf{2}}$ can be used to trim the output of the op amp to indicate


Figure 12. Differential Measurements
a desired temperature difference. For example, the inherent offset between the two devices can be trimmed in. If $\mathrm{V}+$ and V - are radically different, then the difference in internal dissipation will cause a differential internal temperature rise. This effect can be used to measure the ambient thermal resistance seen by the sensors in applications such as fluid level detectors or anemometry.


Figure 13. Cold Junction Compensation Circuit for Type J Thermocouple

Figure 13 is an example of a cold junction compensation circuit for a Type J Thermocouple using the AD590 to monitor the reference junction temperature. This circuit replaces an ice-bath as the thermocouple reference for ambient temperatures between $+15^{\circ} \mathrm{C}$ and $+35^{\circ} \mathrm{C}$. The circuit is calibrated by adjusting $\mathrm{R}_{\mathrm{T}}$ for a proper meter reading with the measuring junction at a known reference temperature and the circuit near $+25^{\circ} \mathrm{C}$. Using components with the T.C.'s as specified in Figure 13, compensation accuracy will be within $\pm 0.5^{\circ} \mathrm{C}$ for circuit temperatures between $+15^{\circ} \mathrm{C}$ and $+35^{\circ} \mathrm{C}$. Other thermocouple types can be accommodated with different resistor valucs. Note that the T.C.'s of the voltage reference and the resistors are the primary contributors to error.


Figure 14. 4 to 20 mA Current Transmitter
Figure 14 is an example of a current transmitter designed to be used with $40 \mathrm{~V}, 1 \mathrm{k} \Omega$ systems; it uses its full current range of 4 mA to 20 mA for a narrow span of measured temperatures. In this example the $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$ output of the AD590 is amplified to $1 \mathrm{~mA} / /^{\circ} \mathrm{C}$ and offset so that 4 mA is equivalent to $17^{\circ} \mathrm{C}$ and 20 mA is equivalent to $33^{\circ} \mathrm{C} . \mathrm{R}_{\mathrm{T}}$ is trimmed for proper reading at an intermediate reference temperature. With a suitable choice of resistors, any temperature range within the operating limits of the AD590 may be chosen.


Figure 15. Simple Temperature Control Circuit
Figure 15 is an example of a variable temperature control circuit (thermostat) using the AD590. $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ are selected to set the high and low limits for $\mathrm{R}_{\mathrm{SET}}$. $\mathrm{R}_{\mathrm{SET}}$ could be a simple pot, a calibrated multi-turn pot or a switched resistive divider. Powering the AD5 90 from the 10 V reference isolates the AD590 from supply variations while maintaining a reasonable voltage ( $\sim 7 \mathrm{~V}$ ) across it. Capacitor $\mathrm{C}_{1}$ is often needed to filter extraneous noise from remote sensors. $\mathrm{R}_{\mathrm{B}}$ is determined by the $\beta$ of the power transistor and the current requirements of the load.

Figure 16 shows how the AD590 can be configured with an 8 bit DAC to produce a digitally controlled setpoint. This


Figure 16. DAC Setpoint
particular circuit operates from 0 (all inputs high) to $+51^{\circ} \mathrm{C}$ (all inputs low) in $0.2^{\circ} \mathrm{C}$ steps. The comparator is shown with $1^{\circ} \mathrm{C}$ hysteresis which is usually necessary to guard-band for extraneous noise; omitting the $5.1 \mathrm{M} \Omega$ resistor results in no hysteresis.


Figure 17. AD590 Driven from CMOS Logic
The voltage compliance and the reverse blocking characteristic of the AD590 allows it to be powered directly from +5 V CMOS logic. This permits easy multiplexing, switching or pulsing for minimum internal heat dissipation. In Figure 17 any AD590 connected to a logic high will pass a signal current through the current measuring circuitry while those connected to a logic zero will pass insignificant current. The outputs used to drive the AD590's may be employed for other purposes, but the additional capacitance due to the AD590 should be taken into account.


Figure 18. Matrix Multiplexer
CMOS Analog Multiplexers can also be used to switch AD590 current. Due to the AD590's current mode, the resistance of such switches is unimportant as long as 4 V is maintained across the transducer. Figure 18 shows a circuit which combines the principal demonstrated in Figure 17 with an 8 channel CMOS Multiplexer. The resulting circuit can select one of eighty sensors over only 18 wires with a 7 bit binary word. The inhibit input on the multiplexer turns all sensors off for minimum dissipation while idling.


Figure 19. 8-Channel Multiplexer
Figure 19 demonstrates a method of multiplexing the AD590 in the two-trim mode (Figure 7). Additional AD590's and their associated resistors can be added to multiplex up to 8 channels of $\pm 0.5^{\circ} \mathrm{C}$ absolute accuracy over the temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The high temperature restriction of $+125^{\circ} \mathrm{C}$ is due to the output range of the op amps; output to $+150^{\circ} \mathrm{C}$ can be achieved by using a +20 V supply for the op amp.

FEATURES
Automatic Scan of 6 Thermocouples (TC's)
Manual Selection of Individual TC's
External Channel Selection by BCD Code J, K, or T Thermocouple
${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ Readout
Self-Contained Linearization
Isolated Analog Input
Parallel BCD Output
$1^{\circ}$ Resolution
+5 V dc at 10 mA for External Logic
APPLICATIONS
Multi-Point Temperature Measurements for Remote Data Acquisition and Data Logging
Temperature Monitoring in Design, Laboratory, Manufacturing and Quality Control

## GENERAL DESCRIPTION

The AD2036 is a low cost $3^{11 / 2}$ digit, ac line powered digital readout temperature meter. Inputs for six thermocouples of identical types, either $\mathrm{J}, \mathrm{K}$, or T and calibrated temperature ranges in ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$, make up a total of six available models.
Cycling on an internal clock, the AD2036 can continually scan 6 input channels. Individual channels can be manually selected via a small switch on the front. Channel selection can also be made via an external BCD input at the rear connector. A separate channel select output identifies the selected channel independent of selection mode. The channel select output together with the BCD Output provides complete information for automatic data collection. The Isolated Parallel BCD Output provides an easy interface to conventional recording and controlling instruments. For applications where there are high common mode voltages (CMV) present, the AD2036 has as a standard feature a floating opto isolated analog front end that will withstand CMV's up to 250 V rms.
The AD2036 displays readings on large $0.5^{\prime \prime}(13 \mathrm{~mm})$ high LED displays. Both ( + ) and ( - ) polarities are indicated. Controls are provided for blanking the display.

## AUTO/SCAN

The AD2036, while in the Auto/Scan mode, will permit unattended scanning of all six input channels. The rate of the channel select is 3.2 seconds, 1.6 seconds or 0.8 seconds. The AD2036 can be used as a stand-alone instrument and with the


Scan input held high will continually scan six channels. When the Scan input is brought low the AD2036 will continue to cycle and stop at channel 0 . When used with a printer the channel select number in addition to the converted BCD value can be recorded.

## MANUAL CHANNEL SELECTION

A switch on the front enables the user to manually select an individual thermocouple. As in the Auto/Scan mode, the BCD Output of the selected channel and the channel number are available. Selection of an individual TC channel automatically disables Scan and external channel selection is overridden. The Mode Output pin indicates when the switch is in this condition. On special order, meters can be supplied with card edge control for disabling the switch.

## EXTERNAL CHANNEL SELECTION

For remote control of channel selection the AD2036 provides an input for an external BCD code selection. This feature enables external BCD switch, automatic microprocessor or computer control.

## STANDARD PACKAGING

The AD2036 is packaged in Analog Devices' ac line powered DPM case which uses the same panel cutout as most other ac line powered DPMs from other manufacturers. In addition, the pin connections for the AD2036 converter board are the same as for the AD2022, AD2009, AD2016 and DPM's available from several other manufacturers.

## SPECIFICATIONS

TYPES OF THERMOCOUPLE (TCs): J, K, or T ACCURACY ${ }^{1}$

| ${ }^{\circ} \mathrm{C}$ |  | $\begin{gathered} \text { Error } \\ \pm 1 / 2 L S B \end{gathered}$ | ${ }^{\circ} \mathrm{F}$ |  | $\begin{gathered} \text { Error } \\ \pm 1 / 2 L S B \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| J | -60 to 0 | $\pm 1.4$ | J | -76 to 32 | $\pm 2.5$ |
|  | 0 to 500 | $\pm 1.4$ |  | 32 to 932 | $\pm 2.5$ |
|  | 500 to 760 | $\pm 2.2$ |  | 932 to 1400 | $\pm 4.0$ |
| K | -60 to 0 | $\pm 1.4$ | K | -76 to 32 | $\pm 2.5$ |
|  | 0 to 150 | $\pm 1.4$ |  | 32 to 302 | $\pm 2.5$ |
|  | 150 to 1350 | $\pm 2.6$ |  | 302 to 2000 | $\pm 4.7$ |
| T | -100 to 0 | $\pm 1.3$ | T | -148 to 32 | $\pm 2.3$ |
|  | 0 to 250. | $\pm 1.5$ |  | 32 to 450 | $\pm 2.7$ |
|  | 250 to 400 | $\pm 2.0$ |  | 450 to. 752 | $\pm 3.6$ |

## DISPLAY OUTPUT

- Light emitting diode (LED), seven segment display readouts, $0.5^{\prime \prime}$ ( 13 mm ) high for 3 data digits, $100 \%$ overrange and polarity indication. Overload $>1999$ indicated by flashing display, polarity remains valid. There is no overload indication for out of range readings.
- Decimal points (3) selectable at input connector.
- Display Blanking

SIGNAL INPUT

- Input Impedance: $100 \mathrm{M} \Omega$
- Bias Current: 10 nA
- Overvoltage Protection Between Channels: $\pm 18 \mathrm{~V}$ peak max
- Common Mode Voltage: $\pm 350 \mathrm{~V}$ peak max
- CMV Between Channels: $\pm 6 \mathrm{~V}$ peak max
- Temperature Coefficient: Span: +temp, 100ppm;-temp, 120ppm Zero: 0.03 degrees/degree $C$ or $F$
- Settling Time to Rated Accuracy: 2.0 seconds (full span step input)
- Normal Mode Rejection: 60dB at $50-400 \mathrm{~Hz}$
- Common Mode Rejection: 120 dB @ 250 V rms max CMV (Between TC's and digital gnd), $\mathrm{dv}_{\mathrm{cm}} / \mathrm{dt}<10^{6} \mathrm{~V} / \mathrm{sec}, 250 \Omega$ imbalance
CONVERSION RATE
- 5 conversions per second
- Hold and read on command

CONTROL INPUTS
Display Blanking (TTL Compatible, 3 LSTTL Load) - Logic " 0 " or grounding blanks entire display except for decimal points; Logic " 1 " or open circuit for normal operation. Display blanking has no effect on output data. Display is valid immediately upon removal of blanking input.
Converter Hold (CMOS, TTL Compatible, 1 LSTTL Load) - Logic " 0 " or grounding causes DPM to cease conversions and display data from last conversion; Logic " 1 " or open circuit for normal operation. After "Converter Hold" is removed, one or two conversions are needed before reading and $B C D$ are valid.
Decimal Points (Not TTL Compatible) - Logic " 0 " or grounding illuminates desired decimal point. External drive circuitry must sink 35 mA peak at a $25 \%$ duty cycle, when decimal point is illuminated.
Data Hold (TTL Compatible, 1 TTL Load) - Logic " 0 " or grounding inhibits updating of latched parallel output data of AD2036. Logic " 1 " or open circuit allows data to be updated after each DPM conversion. This input has no effect on the normal conversion of the DPM and its display.
Scanner Enable (CMOS/TTL Compatible 1 LSTTL Load) - Logic " 1 " will enable Scanner to control the channel selection. External channel input BCD lines can remain connected. A Logic " 0 " enables external channel selection.
Scan ( $\overline{\text { Scan }}$ )(CMOS/TTL Compatible, 1 LSTTL Load) - A Logic " 1 " ("0") for $<4$ seconds will initiate a scan of six channels. To use Scan input, the Scan input must be a Logic " 0 ". Both inputs have debounce circuitry. A momentary scan pulse while in the switch or external selection mode will initiate a sequence of six readings of the channel that is addressed then stop.
Channel BCD Input (CMOS/TTL Compatible 1 LSTTL Load) - Logic " 0 " on Scanner Enable will allow use of external control. All other control inputs remain the same.
Channel Increment (CMOS/TTL Compatible 1 LSTTL Load) - Positive going edge will initiate sequence to the next channel.
Spare Inverter Input (CMOS. TTL Compatible 1 LSTTL Load) - Spare inverter supplied for customer convenience.

## DATA OUTPUTS

Isolated Parallel $B C D$ Outputs - 3 BCD digits, Overrange, $\overline{\text { Overload }}$ and Data Ready Outputs (TTL Compatible, 4 TTL Loads). BCD data outputs are latched positive true logic. Overload Output is Logic " 0 " for inputs greater than full scale range, Logic " 1 " when other data outputs are valid. Polarity Output (TTL Compatible, 4 TTL Loads latched) indicates positive polarity when high (Logic " 1 "). Digital outputs are fully isolated from input circuitry; all logic levels are referenced to digital ground.

Channel BCD Outputs (CMOS/TTL Compatible 2 TTL Loads) - BCD Channel number data outputs are positive true.
Mode Output (CMOS/TTL Compatible 2 TTL Loads) - Logic " 1 " indicates channel selection is by switch. Logic " 0 " indicates selection is by scanner or external control, useful in microcomputer interface.
Data Ready (Data Ready) (CMOS/TTL Compatible 2 TTL Loads) - Logic " 1 " (" 0 ") indicates data from Temperature Card is ready. Data remains valid until next clock pulse ( 198 ms ).
Spare Inverter Output (CMOS/TTL Compatible 2 TTL Loads) - Spare inverter supplied for customer convenience.
Clock OUT (CMOS, TTL Compatible, 2 TTL Loads) - Indicates E.O.C. When Clock pulse is high latches are being updated, data is invalid. Data is valid on negative going edge. Clock OUT pulse is disabled when DATA $\overline{\mathrm{HOLD}}$ line is low.
Analog Output - Nonlinear Error $\pm 0.5 \% \pm 1 \mathrm{mV}$
$V_{\text {OUT }},{ }^{\circ} \mathrm{C}=\left(1.784 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)$ Temperature
$\mathrm{V}_{\text {OUT }},{ }^{\circ} \mathrm{F}=\left(0.991 \mathrm{mV} /{ }^{\circ} \mathrm{F}\right)(\mathrm{T}-32)$
TEMPERATURE RANGE ${ }^{2}$

- 0 to $+50^{\circ} \mathrm{C}$ Operating
- $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage

POWER OUTPUT

- +5 V dc @ 10 mA

POWER INPUT

- AC line $50-400 \mathrm{~Hz}$, See Voltage Options below
- Power Consumption-5.8W @ $50-400 \mathrm{~Hz}$
- $12 \mathrm{~V} \mathrm{dc}+20 \%-10 \%, 4.8 \mathrm{~W}$
- $5 \mathrm{~V} \mathrm{dc} \pm 5 \%, 4 \mathrm{~W}$

CALIBRATION ADJUSTMENTS

- Span
- Zero
- Recommended Recalibration Interval: six months

SIZE

- $3.92^{\prime \prime} \times 1.67^{\prime \prime} \mathrm{H} \times 5.80^{\prime \prime} \mathrm{D}(100 \times 42 \times 147 \mathrm{~mm})$
- Panel cutout $3.930^{\prime \prime} \times 1.682^{\prime \prime}(99.8 \times 42.7 \mathrm{~mm})$

WEIGHT

- 1.25 pounds ( 0.568 kg )

DISPLAY LENS ${ }^{4}$
Lens 22-1: Red, ${ }^{\circ} \mathrm{C}$ with ADI Logo
Lens 22-2: Red, ${ }^{\circ} \mathrm{F}$ with ADI Logo
Lens 23-1: Red, ${ }^{\circ} \mathrm{C}$ without ADI Logo
Lens 23-2: Red, ${ }^{\circ} \mathrm{F}$ without ADI Logo
CONNECTORS(2)
2 each, 30 pin, $0.156^{\prime \prime}$ spacing card edge connector
Viking 2VK15D/1-2 or equivalent.
Optional: Order AC1501
ORDERING GUIDE


Notes
${ }^{1}$ For $0.1^{\circ}$ resolution accuracy remains the same. Range is limited to $200.0^{\circ}$.
${ }^{2}$ Guaranteed
${ }^{3}$ Only one option may be specified.
${ }^{4}$ Lens 22 is supplied if no lens option is specified.
Specifications subject to change without notice.


Figure 1. Block Diagram

## DESIGNED AND BUILT FOR RELIABILITY

Even beyond the inherent advantages of the LSI IC design and LED displays, the AD2036 has had extreme care taken in its design and manufacture to insure reliability. Manufacturing processes are monitored by continual quality assurance inspections to insure proper workmanship and testing. Automatic equipment is used to test each DPM, both at the board level and at final assembly, to assure fault free performance. And, prior to shipment, each AD2036 must pass one full week of failure-free $+50^{\circ} \mathrm{C}$ cycled power burn-in.

## APPLYING THE AD2036

## Description of Operation

The AD2036 Block Diagram is shown in Figure 1. Thermocouple selection is made by the CMOS Multiplexer which is comprised of two sets of six switches. The output of the Multiplexer is on two lines. One is connected to Analog Ground. The other is fed into an Amplifier that provides for Cold-Junction Compensation. The signal is then filtered and linearized and processed by the Analog to Digital Converter.

The converter drives the Display and the Parallel BCD Output circuitry.
BCD Channel Selection is obtained from the Switch or the output of the Tri-State Multiplexer. In standard units, switch selection of individual TC Channels always takes precedence over the Tri-State Multiplexer. On special order, units can be wired for card edge enable/disable of the Switch. Under control of the Scanner Enable input, the Tri-State Multiplexer switches between channel selection from the Digital Scanner and the external Channel BCD Input. A logic low enables external selection. A logic high enables input from the Scanner.

As shown in the Timing Diagram of Figure 2, a Channel Scan is initiated by a logic high on the Scan input (pin S). The conclusion of the previous scan cycle will have resulted in Channel " 0 " already being selected. Conversions take place 5 times per second but 3.2 seconds are allowed to elapse before the Data Ready output indicates the data is valid. A minimum of 2 seconds is required for worst case settling


Figure 2. SCAN Timing Diagram
time of a full span step change as could take place in switching channel selection. Where conditions do not warrant the 3.2 second delay, units can be provided with Data Ready occurring after 1.6 seconds or 0.8 seconds. Data can actually be taken up to the maximum 5 per second conversion rate.
In the standard unit, the Data Ready line switches high 16 clock pulses after Scan initiation (approximately 3.2 seconds). The Data Hold input can then be switched low if it is desired to retain the data unchanged for more than the minimum interval of 200 ms . Upon releasing the Hold, it is necessary to produce a positive going pulse change on the Channel Increment input in order to step the Channel Selection. In many cases the Data Hold and Channel Increment inputs can be tied together so that release of the Hold will automatically step the Channel Selection.
In this fashion (and as shown in Figure 2) a complete cycle of the six channels can be obtained with the AD2036 stopping on Channel " 0 " and awaiting another Scan input pulse to signal the start of another cycle.

## Operation with Printer

Input and output connections for operating with a printer are shown in Figure 3. A scan of the channels is initiated via push button or other pulse source. When Data Ready goes high, Busy from the printer goes low. This "holds" the Data and Channel Number Outputs until the printer raises the Busy. When Busy goes high the "hold" is released and the channel counter is incremented. After 3.2 seconds (in the standard unit), the Data Ready again goes high and the interlocking of signals repeat 5 times until data has been printed for all six channels. Each automatic or manual initiation of the scan causes the sequence to repeat.
To continuously scan all six channels with a printer, set up



Figure 3. AD2036 with Printer
For continuous printing of a single channel set up as in Figure 3 except fix $\overline{\text { Scan }}$ at Logic " 0 ". Channel can be selected by switch or externally.
For external Channel Selection, the Scanner Enable line should be held low. Under external BCD control, Channel Selection occurs immediately. If the Scan line is pulsed to a logic low, the printer will print the selected channel data 6 times and stop. If held low, a continuous printout of the selected channel will result. +5 V power is provided at the rear connector to power external control logic.

## Stand-Alone Operation

The AD2036 can at any time under switch control be operated so as to allow examination of individual channels. When used as a stand-alone instrument, it may also be desirable to be able to initiate a single scan of all six inputs. Figure 4 shows the necessary interconnections to obtain this operation. As before, the cycle is initiated via a pulse from a push button or other source. In this case, however, the Data Hold and Channel Increment inputs are controlled by the Data Ready. Each time Data Ready goes from low to high, the channel is incremented and conversions are made on the newly selected channel. The process continues until the meter is back on channel " 0 ". The meter then waits for another scan initiation. During a scan each channel is displayed for 3.2 seconds (the whole scan takes approximately 20 seconds). Simultaneous display of channel number and converted value requires implementation of a separate display for channel number.


Figure 4. Stand-Alone Operation

To continuously scan, set up as per Figure 4 except fix the $\overline{S c a n}$ input at Logic " 0 ".

## Opto Isolation

The AD2036 has as a standard feature Opto Isolation. This prevents external digital load currents from entering the analog circuitry via common ground paths and also enables safe temperature monitoring of equipment where there is no isolation from ac. As shown in the block diagram, Figure 1, digital and analog circuitry as well as the ac are isolated.

## Wiring Connections

Power connections, thermocouple connections and control and digital connections are accessible at the rear. All but the thermocouple connections are via card edge (see Figures 6 and 7). Thermocouple wires are connected to a barrier strip on the top board (see Figure 5).
To install thermocouple wires, remove shroud from rear of unit by removing the screw. Feed thermocouple wires through slots in the shroud (see Figure 9). Thermocouple input wires are attached directly to the barrier strip. For easy access turn AD2036 upside down. (+) and (-) polarities are designated on the P.C.B. Care must be taken when connecting input wires to insure correct polarity. Figure 5 shows proper polarity and channel designations. Replace shroud after connecting TC's.


Figure 5. Thermocouple Connections
Power connections, control inputs and digital connections are contained in the pin out diagrams in Figures 6 and 7.


## Calibration Procedure

A precision voltage source and pure water Ice Bath are required. Location of the calibration adjusts are shown in Figure 8.


Figure 8. Calibration Diagram

With the voltage source set to zero, adjust the Zero control (top left) for a reading of 000 for Celsius or 032 for Fahrenheit units.

Using Table 1 for the proper thermocouple, set the calibrated voltage source to the appropriate number of millivolts and set span adjust (outer bottom right) for a correct reading.

Figure 6. Converter Card Pin Designations, P1

| PIN REF | PIN FUNCTION |
| :---: | :--- |
| A | ANALOG OUTPUT |
| K | DATA READY |
| C | CHANNEL INCREMENT |
| D | CHANNEL OUTPUT BCD 1 |
| E | FACTORY UUSE |
| F | SPARE INVERTER INPUT |
| H | CHANNEL INPUT BCD 2 |
| J | RESERVED FOR FUTURE FUNCTION |
| K | CHANNEL OUTPUT BCD 2 |
| L | SCANNER ENABLE |
| M | RESERVED FOR FUTURE FUNCTION |
| N | CHANNEL INPUT BCD 4 |
| P | SCAN |
| R | T5V dC (REF. TO DIG. GRD I |
| S | SCAN |

Figure 7. Temperature Card
Pin Designations, P2

|  |  |  | Zero Adjust |  |  |  | Span Adjust |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| TC | Sensor Type | Color Code | Polarity | Input | Reading | Input/mV | Reading |  |
| J | Iron | White | + | 0.0 mV | $0^{\circ} \mathrm{C}$ | 41.013 | $730^{\circ} \mathrm{C}$ |  |
|  | Constantan | Red | - | 0.0 mV | $32^{\circ} \mathrm{F}$ | 41.013 | $1346^{\circ} \mathrm{F}$ |  |
| K | Chromel | Yellow | + | 0.0 mV | $0^{\circ} \mathrm{C}$ | 52.049 | $1290^{\circ} \mathrm{C}$ |  |
|  | Alumel | Red | - | 0.0 mV | $32^{\circ} \mathrm{F}$ | 42.303 | $1880^{\circ} \mathrm{F}$ |  |
| T | Copper | Blue | + | 0.0 mV | $0^{\circ} \mathrm{C}$ | 19.516 | $373^{\circ} \mathrm{C}$ |  |
|  | Constantan | Red | - | 0.0 mV | $32^{\circ} \mathrm{F}$ | 19.536 | $713^{\circ} \mathrm{F}$ |  |

Table 1. Calibration Chart


Figure 9. AD2036 Mechanical Outline
(Dimensions shown in inches and (mm))


Figure 10. AD2036 Mounting Instructions (Dimensions shown in inches and ( mm ))

FEATURES
Automatic Scan of 6 Channel Inputs
Manual Selection of Individual Channel
External Channel Selection by BCD Code
$\pm 199.9 \mathrm{mV}$ or $\pm 1.999 \mathrm{~V}$ dc Full Scale Range
Isolated Analog Input
Parallel BCD Output
Accessible Gain Points for Implementation of Selectable Gain, to 6V dc F.S.
$\pm 12 \mathrm{~V}$ dc and +5 V dc for External Use
AD2038: High Accuracy Temperature Measurements Used with AD590 Transducer $0.1^{\circ}$ Resolution; 6 Channels $-55.0^{\circ} \mathrm{C}$ to $+150.0^{\circ} \mathrm{C}\left(-67.0^{\circ} \mathrm{F}\right.$ to $\left.+199.9^{\circ} \mathrm{F}\right)$

## APPLICATIONS

## AD2037: Multi-point Measurements for Data Acquisition,

 Logging and ControlData Processing from: Pressure and Flow Transducers; RTD and Thermistor Transducers; AD590 Temperature Transducers; LVDT and Level Transducers; Voltage and Current Sources.
AD2038: Temperature Monitoring in Laboratory, Manufacturing, and Quality Control

## AD2037 GENERAL DESCRIPTION

The AD2037 is a low-cost $31 / 2$ digit, ac line powered, 6 channel digital scanning voltmeter designed to interface to printers, computers, serial data transmitters, telephone lines, etc., for display, control, logging or transmission of multichannel analog data. With appropriate external signal conditioning on each channel, the AD2037 becomes a versatile building block for a broad range of data acquisition, data logging, or control applications.
Channel selection is made via three methods: manual, using the switch provided on the front; Auto/Scan, where the AD2037 cycling on an internal clock can continually scan the 6 input channels; or External selection, where control inputs provided on the rear connector enables channel selection via external BCD code.

A separate channel select output identifies the selected channel independent of selection mode. The channel select output together with converted BCD output provides complete information for automatic data collection. For applications where there are high common mode voltages (CMV) present, the

AD2037 has as a standard feature, a floating opto isolated analog front end that will withstand CMV's up to 250 V rms. The $\pm 199.9 \mathrm{mV}$ full scale range or $\pm 1.999 \mathrm{~V}$ dc full scale range are user selectable via a jumper on the rear connector. Other full scale ranges, to 6 V dc, are programmable, via one (1) external resistor.

## AD2038 GENERAL DESCRIPTION

The AD2038 is a dedicated 6 channel digital scanning thermometer. Based on the AD2037 and designed to be used in conjunction with Analog Devices' AD590 Temperature Transducer, the AD2038 retains all of the input/output features of the AD2037 as well as the channel selection methods.

The AD2038 and AD590 will measure and display temperatures to $\pm 1.3^{\circ} \mathrm{C}$ accuracy over the temperature range of $-55.0^{\circ} \mathrm{C}$ to $+150.0^{\circ} \mathrm{C}\left(-67.0^{\circ} \mathrm{F}\right.$ to $\left.200.0^{\circ} \mathrm{F}\right)$, over limited temperature ranges around a calibration point, accuracies approach a few tenths of a degree.

The AD590 is a laser trimmed, two terminal IC Temperature Sensor. Its output is a current ( $1 \mu \mathrm{~A}$ per ${ }^{\circ} \mathrm{K}$ ) linearly proportional to absolute temperature thus eliminating the need for

DISPLAY OUTPUT

- Light emitting diode (LED), seven segment display readouts, $0.5^{\prime \prime}(13 \mathrm{~mm})$ high for 3 data digits, $100 \%$ overrange and polarity indication. Overlead indicated by flashing display, polarity remains valid. There is no indication of out of sensor range on AD2038.
- Decimal Points (3) Selectable at Input Connector
- Display Blanking
- Sensor Disconnect Indication same as overload.

ANALOG INPUT

- Opto/Transformer Isolated
- Configuration: Differential, isolated
- $\pm 1.999 \mathrm{~V}$ dc and $\pm 199.9 \mathrm{mV}$ dc Full Scale Range
- Full Scale Range Programmable to 6 V dc
- Input Impedance: $250 \mathrm{M} \Omega$
- Bias Current: 1.5 nA
- Overvoltage Protection: (Continuous Without Damage)

Normal Mode: $\pm 30 \mathrm{~V}$ pk
Channel to Channel: $\pm 30 \mathrm{~V}$ pk

## ACCURACY

AD2037

- $\pm 0.05 \%$ Reading $\pm 1$ digit $^{1}$
- Resolution: Programmable
- Temperature Range: $\mathbf{0}$ to $+50^{\circ} \mathrm{C}$ operating; $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ storage
- Temperature Coefficient: Gain: $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$

Zero: $1.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$

- Warm-up Time to Rated Accuracy: Less than 5 minutes
- Settling Time to Rated Accuracy: 0.6 seconds ( - full
scale to + full scale)
- Max Voltage Between Channels: $\pm 199.9 \mathrm{mV}$ FS; $\pm 6: 1 \mathrm{~V}$ pk $\pm 1.999 \mathrm{~V}_{4}$ FS $; \pm 2.5 \mathrm{~V} \mathrm{pk}$


## ACCURACY <br> AD2038 <br> - Resolution $0.1^{\circ}$ <br> - Range $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ <br> $-67^{\circ} \mathrm{F}$ to $+200^{\circ} \mathrm{F}$

- Accuracy: $\left( \pm 0.1^{\circ} \text { digitizing error }\right)^{2}$

Sensor calibrated at $+25^{\circ} \mathrm{C}$ (over range) Uncalibrated Error at $+25^{\circ} \mathrm{C}$ Uncalibrated Error (over range) Nonlinearity (over range)

- Temperature Coefficient:

Span: $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Offset: 0.01 degrees/degree

## NORMAL MODE REJECTION

- 50 dB at $50-60 \mathrm{~Hz}$ (Additional capacitor filtering may be added between pins $A$ and 4 with degradation of response time)
COMMON MODE REJECTION
- Floated on Power Supply: 120 dB at 250 V rms max CMV, $\mathrm{dV}_{\mathrm{cm}} / \mathrm{dt} 10^{6} \mathrm{~V} / \mathrm{sec} \max , 1 \mathrm{k} \Omega$ Imbalance


## CONVERSION RATE

- 5 Conversion/se
- Hold and Read on Command


## POWER INPUT

- AC Line $50 \cdot 400 \mathrm{~Hz}$, see Voltage Options Below
- Power Consumption - 5.8 W @ $50 \cdot 400 \mathrm{~Hz}$


## ANALOG OUTPUTS

- $\pm 12 \mathrm{~V} \mathrm{dc} \pm 10 \%$ © 10 mA (Referenced to Isolation Analog Grd.)
- +5 V dc $\pm 5 \%$ © 30 mA
- Reference Voltage $+6.4 \mathrm{~V} \pm 1 \%$ (Referred to Analog Grd.) $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ @ $50 \mu \mathrm{~A}$ max output

DATA OUTPUTS
Isolated Paraliel BCD Outputs - 3 BCD digits, overrange, overload outputs (TTL Compatible, 4 TTL Loads). BCD data outputs are latched positive true logic. Overload output is Logic " 0 " for inputs greate than full scale range, Logic " 1 " when other data outputs are valid. Polarity output (TTL compatible,
4 TTL Loads latched) indicates positive polarity when high (Logic " 1 "). Digital outputs are fully isolated from input circuitry; all Logic levels reference to digital ground.
Channel Address Outputs (CMOS/TTL Compatible 2 TTL Loads) - BCD Channel number data outputs are positive true.
Mode Outpur (CMOS/TTL Compatible 2 TTL Loads) - Logic " 1 " indicates channel selection is by switch. Logic " 0 " indicates selection is by scanner or external control, useful in Microcomputer Interface.
Data Ready (Data Ready) CMOS/TTL Compatible 2 TTL Loads) - Logic " 1 " (" 0 ") indicates data from Scan Card is ready. Data remains valid until next clock pulse.
Spare Inverter Output (CMOS/TTL Compatible 2 TTL Loads) - Spare inverter supplied for customer convenience.
Clock Out (CMOS/TTL Compatible, 2 TTL Loads) - Indicates EOC. When clock pulse is high; latches are being updated, data is invalid. Data is valid on negative going edge for 198 ms . Clock Out pulse is disabled when Data Hold line is low.
ANALOG OUTPUT (P2 Pin A): 1 mA max output
AD2037: $\mathrm{V}_{\mathrm{O}}=\mathrm{K} \mathrm{V}_{\mathbf{I N}}$
Where $K$ is gain of programmable input amplifier. ( $K=1$ for 1.999 V F.S. and $K=10$ for 199.9 mV )

AD2038: $\mathrm{V}_{\mathrm{O}}=\left(18.95 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right) \mathrm{T}$ for $\mathrm{T}={ }^{\circ} \mathrm{C}$ $V_{\mathrm{O}}=\left(10.53 \mathrm{mV} /{ }^{\circ} \mathrm{F}\right)(\mathrm{T}-32)$ for $\mathrm{T}={ }^{\circ} \mathrm{F}$ error $= \pm 6 \mathrm{mV}$

CONTROL INPUTS
Display Blanking (TTL Compatible, 3 LSTTL Load) - Logic " 0 " or grounding blanks entire display except for decimal points; Logic " 1 " or open circuit for normal operation. Display blanking has no effect on output data. Display is valid immediately upon removal of blanking input.
Converter Hold (CMOS/TTL Compatible, 1 LSTTLL Load) - Logic " 0 " or grounding causes DPM to cease conversions and display data from last conversion; Logic " 1 " or open circuit for normal operation. After "Converter Hold" is removed, one or two conversions are needed before reading and BCD are valid.
Decimal Points (Not TTL Compatible) - Logic " 0 " or grounding illuminates desired decimal point. External drive circuitry must sink 35 mA peak at a $25 \%$ duty cycle, when decimal point is illuminated. Data Hold (TTL Compatible, 1 TTL Load) - Logic " 0 " inhibits updating of latched parallel output data. Logic " 1 " or open circuit allows data to be updated after each DPM conversion. This input has no effect on normal conversion of the DPM and its display.
Scanner Enable (CMOS/TTL Compatible 1 LSTTL Load) - Logic " 1 " will enable Scanner to control the channel selection. External channel input BCD lines can remain connected. A Logic " 0 " enables external channel selection.
Scan ( $\overline{\text { Scan }})(C M O S / T T L$ Compatible, 1 LSTTL Load) - A Logic " 1 " (" 0 ") for $<4$ seconds will initiate a scan of six channels. To use Scan input, the Scan input must be a Logic " 0 ". Both inputs have debounce circuitry. A momentary scan pulse while in the switch or external mode will initiate a sequence of six readings of the channel that is addressed then stop/
Channel Address Input (CMOS/TTL Compatible 1 LSTTL Load) - Logic " 0 " on Scanner Enable will allow use of external control. All other control inputs remain the same.
Channel Address Increment (CMOS/TTL Compatible 1 LSTTL Load) - Positive going edge will initiate sequence to the next channel.
Spare Inverter Input (CMOS/TTL Compatible 1 LSTTL Load) - Spare inverter supplied for customer convenience.
CALIBRATION ADJUSTMENTS

- Gain
- Offset, Course
- Offset, Fine
- Span/per Channel (AD2038 only)
- Recommended Recalibration Interval: Six Months

SIZE

- $3.92^{\prime \prime} \times 1.67^{\prime \prime} \mathrm{H} \times 5.80^{\prime \prime} \mathrm{D}(100 \times 42 \times 147 \mathrm{~mm})$
- Panel Cutout $3.930^{\prime \prime} \times 1.682^{\prime \prime}(99.8 \times 42.7 \mathrm{~mm})$

WEIGHT

- 1.25 pounds ( 0.563 kg )

OPTIONS ${ }^{3}$
AD2037 Lens: 28 Red with ADI Logo Lens: 27 Red without ADI Logo

AD2038 Lens 22-1, Red ${ }^{\circ} \mathrm{C}$ with AD1 Logo Lens 22-2, Red ${ }^{\circ} \mathrm{F}$ with ADI Logo Lens 23-1, Red ${ }^{\circ} \mathrm{C}$ without ADI Logo Lens 23-2, Red ${ }^{\circ} \mathrm{F}$ without ADI Logo

CONNECTORS (2)
2 each, 30 pin. $0.156^{\prime \prime}$ Spacing Card Edge Connector
Viking 2Vk 15/1-2 or Equivalent
Optional: Order AC1501
ORDERING GUIDE
AD2037 or AD2038.
POWER INPUT ${ }^{4}$
117 V ac $\pm 10 \%$
220 V ac $\pm 10 \%$
100 V ac $\pm 10 \%$
240 V ac $\pm 10 \%$

SCAN RATE ${ }^{4}$
3.2 sec
1.6 se
0.8 sec


TEMPERATURE SCALE READOUT (AD2038 Only) ${ }^{4}$ ${ }^{\circ} \mathrm{C}$

Notes:
${ }^{1}$ Guaranteed at 200 mV full scale at $+25^{\circ} \mathrm{C}$ and nominal power supply.
Overall accuracy of meter plus sensor over entite sensor range (guaranteed max) Meter
is factory calibrated for ideal sensor.
(AD2038) Lens 28 (AD2037) supplied if no lens option is specificed.
'Only one option may be specified.
Specifications subject to change without notice.


Figure 1. AD2037 Block Diagram
linearization and cold junction compensation. Just connect the sensors to the rear terminal block, calibrate them if necessary, and the AD2038 is ready to make measurements.
Due to the AD590's high impedance current output, it is insensitive to voltage drops over long lines thus enabling remote monitoring with no need for costly transmitters or special wire.
For normal applications the AD590J can be used and calibrated at a single temperature point. Where better linearity or sensor interchangeability is needed, the " $K$ " and " $L$ " versions are available. All versions are available to MIL-STD-883A Class B processing. In addition, the AC2626 (an AD590JF mounted in a 3/16 inch diameter, by 6 inch long stainless steel probe) will soon be available. The probe will be supplied with 3 feet of wire for easy interface to the AD2038.

## AUTO/SCAN

The AD2037/38 while in the Auto/Scan mode, will permit unattended scanning of all six input channels. The rate of the channel select is 3.2 seconds, 1.6 seconds or 0.8 seconds per channel. The AD2037 or AD2038 can be used as a stand-alone instrument and with the Scan input held high will continually scan six channels. When the Scan input is brought low the AD2037/38 will continue to cycle and stop at Channel " 0 ".

## MANUAL CHANNEL SELECTION

A switch on the front enables the user to manually select an individual channel input. As in the Auto/Scan mode, the BCD output of the selected channel and the channel number are available. Selection of an individual channel automatically disables scan and external channel selection is overridden. The Mode Output pin indicates when the switch is in this condition. On special order, meters can be supplied with card edge control for disabling the switch.


Figure 2. Scan Timing Diagram

## EXTERNAL CHANNEL SELECTION

For remote control of channel selection, the AD2037/38 provides inputs for an external BCD code selection. This feature allows external switch, microprocessor or computer control.

## CIRCUIT DESCRIPTION, AD2037

The AD2037 Block Diagram is shown in Figure 1. Channel selection is made by the CMOS Multiplexer which is comprised of two sets of six switches. The output of the multiplexer is on two lines. One is connected to Analog Ground, the other is fed into an amplifier, where the Gain, when desirable, is selectable. The AD2037 is supplied from the factory with all Gain Points open and Gain equal to 10 (ten) for 199.9 mV Full Scale. The 1.999 V dc Full Scale (VFS) setting is accomplished via a jumper from Pin A to Pin 4 of P2. To select Full Scales less than 199.9 mV (Gain $>10$ ) place a resistor, computed from formula in Table 1, between Pins 1 and 4 of P2. Similarly for Full'Scale settings greater than 1.999 V place the resistor between Pins 10 and 2 of P1 and jumper Pin A to Pin 4 of P2. In each case the signal is then filtered and processed by the Analog to Digital Converter. The converter drives the Display and the Parallel BCD Output.

| FULL SCALE RANGE |  |
| :--- | :--- |
| Less than 200 mV | $\mathrm{R}_{\mathrm{y}}=\frac{203 \mathrm{~K}}{\left(\frac{2}{\mathrm{VFS}}\right)-10}$ |
| 200 mV to 2 Volts | $\mathrm{R}_{\mathrm{x}}=\frac{203 \mathrm{~K}(2-\mathrm{VFS})}{10 \mathrm{VFS}-2}$ |
| 2 Volts to 6 Volts | $\mathrm{R}_{\mathrm{z}}=\frac{30 \mathrm{~K}}{(\mathrm{VFS}-2)}$ |

Table 1.

## CIRCUIT DESCRIPTION, AD2038

The AD2038 simplified Block Diagram is shown in Figure 3. The AD2037 together with a dedicated signal conditioning card, make up the AD2038. The selected sensor will transmit a current to the AD2038. The signal conditioning card converts the current from the appropriate AD590 to a voltage which is then measured and displayed. AD590 connection is accomplished at the terminal block on the rear.


NOTE:
ATTACH SENSOR POLARITY INVERSELY TO THE METER CHANNEL - INPUT; - OF SENSOR TO CHANNEL + INPUT.

## CHANNEL SELECTION

As shown in Figure 1, Channel Selection is obtained by one of the three methods via the Channel Multiplexer. In method A, Channel selection is under external BCD logic control, in Method B , control is via the digital scanning circuitry. In Method C control is by the Front Panel Switch.

The method of channel selection is under control of the Scanner Enable input. A logic low enables external BCD logic control (Method A). A logic high enables internal scanning circuitry selection (Method B). In standard units, Front Panel switch selection (Method C) overrides selection by Methods A or B.
On special order, units can be wired for card edge enable/ disable control of the switch.
The three methods allow the user to select his mode of operations: (See Figures 4 and 5).

- Continuous scan of 6 Channels
- Single scan of 6 Channels
- Continuous scan of an individual Channel
- Single scan of an individual Channel
- Individual Channel selection


## SCAN TIMING

As shown in the Timing Diagram of Figure 2, a Channel Scan is initiated by a logic high on the Scan input (pin S). The conclusion of the previous scan cycle will have resulted in Channel " 0 " already being selected. Conversions take place 5 times per second but 3.2 seconds are allowed to elapse before the Data Ready output indicates the data is valid. 0.6 seconds is required for worst case settling time of a full span step change as could take place in switching channels. Where conditions do not warrant the 3.2 second delay, units can be provided with Data Ready occurring after 1.6 seconds or 0.8 seconds.
In the standard unit, the Data Ready line switches high 16 clock pulses after Scan initiation (approximately 3.2 seconds). The Data Hold input can then be switched low if it is desired to retain the data unchanged for more than the minimum interval of 198 ms . Upon releasing the Hold, it is necessary to produce a positive going pulse change on the Channel Increment input in order to step the Channel Selection. In many cases the Data Hold and Channel Increment inputs can be tied together so that release of the Hold will automatically step the Channel Selection.

In this fashion (and as shown in Figure 2) a complete cycle of the six channels can be obtained with the AD2037/38 stopping on Channel " 0 " and awaiting another Scan input pulse to signal the start of another cycle.

## OPERATION WITH PRINTER

Input and output connections for operating with a printer are shown in Figure 4. A scan of the channels is initiated via push button or other pulse source. When Data Ready goes high, Busy output from the printer goes low. This "holds" the Data and Channel Number Outputs until the printer raises the Busy. When Busy goes high the "hold" is released and the channel counter is incremented. After 3.2 seconds (in the standard unit), the Data Ready again goes high and the interlocking of signals repeat 5 times until data has been printed for all six channels. Each automatic or manual initiation of the scan causes the sequence to repeat.
To continuously scan all six channels with a printer, set up as in Figure 4 except Scan must be held at Logic " 0 ".

Figure 3. AD2038 Diagram


Figure 4. Operation with Printer

For continuous printing of a single channel set up as in Figure 4 except fix Scan at Logic " 0 ". Channel can be selected by Front Panel switch or externally.
For external Channel Selection, the Scanner Enable line should be held low. Under external BCD control, Channel Selection occurs immediately. If the Scan line is pulsed to a logic low, the printer will print the selected channel data 6 times and stop. If held low, a continuous printout of the selected channel will result. +5 V power is provided at the rear connector to power external control logic.

## STAND-ALONE OPERATION

The AD2037/AD2038 can at any time, under Front Panel switch control, be operated so as to allow examination of individual channels. When used as a stand-alone instrument, it may also be desirable to initiate a single scan of all six inputs. Figure 5 shows the necessary interconnections to obtain this operation. As before, the cycle is initiated via a pulse from a


Figure 5. Stand-Alone Operation
push button or other source. In this case, however, the Data Hold and Channel Address Increment inputs are controlled by the Data Ready. Each time $\overline{\text { Data Ready }}$ goes from low to high, the channel is incremented and conversions are made on the
newly selected channel. The process continues until the meter is back on Channel " 0 ". The meter then waits for another scan initiation. During a scan each channel is displayed for 3.2 seconds (the whole scan takes approximately 20 seconds). Simultaneous display of channel number and converted value requires implementation of a separate display for channel number (see Figure 11).

To continuously scan, set up as per Figure 5 except fix the Scan input at Logic " 0 ".

## AD2037 CALIBRATION PROCEDURE

A precision voltage reference is needed for the calibration of the AD2037. The location of the calibration potentiometers is shown in Figure 14.

Offset adjustment - with Front Panel switch on Channel " 0 ", short Channel " 0 " input and adjust offset potentiometer until the meter reads 000 .

Gain adjustment - remove jumper from Channel " 0 " and apply an input of 0.9 times the programmed Full Scale Voltage. Vary gain adjust potentiometer until the meter reads 1800 exactly.

## AD2038 CALIBRATION PROCEDURE

The AD2038 is factory calibrated in either ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ using an ideal sensor, and can be used directly if sensor accuracy is adequate. For maximum accuracy with any grade sensor, the calibration procedure is as follows:

## Initial Calibration:

1. Attach sensors to Channel inputs. Polarity of the sensor must be connected inversely to the meter, + of sensor to Channel - input; - of sensor to Channel + input.
2. Set Front Panel Switch to Channel " 0 ".
3. With sensor at a known temperature adjust the appropriate Span Adjust potentiometer on the rear (See Figure 14) for a reading on the AD2038 equal to the temperature.
4. Repeat step 3 for each sensor on each Channel making sure to turn Front Panel Switch to the appropriate Channel.

## 6 Month Calibration ${ }^{\circ} \mathrm{C}\left({ }^{\circ} \mathrm{F}\right)$

A $41 / 2$ Digit precision DVM and a resistance decade box are needed. The location of the calibration potentiometers are shown in Figure 14.

1. Set Front Panel Switch on Channel "Zero."
2. With sensor disconnected adjust Course Offset pot on the front for $\mathrm{V}_{\mathrm{A}}=($ between Pin A and Pin 1 of P 2$)=$ -5.1764 Volts.
3. Attach resistance decade box to sensor input (Channel " 0 ").
4. Adjust resistance box until $\mathrm{V}_{\mathrm{A}}=0.000 \mathrm{~V}(-0.3368 \mathrm{~V})$.
5. Adjust Fine Offset Adjust until the meter reading $=00.0$.
6. Adjust resistance box until $\mathrm{V}_{\mathrm{A}}=+3.6000 \mathrm{~V}(+1.6632 \mathrm{~V})$.
7. Adjust Gain Adjust on the front until the meter reading $=+190.0$.
8. Attach AD590 Sensors. Polarity of the sensor must be connected inversely to the meter, + of sensor to Channel

- Input; - of sensor to Channel + Input.

9. With sensors at a known temperature (Front Panel Switch still on Channel " 0 "), adjust the appropriate Span Adjust on the rear for that temperature readout on the AD2038.
10. Repeat step 9 for each sensor on each Channel making sure to turn Front Panel Switch to the appropriate Channel.

## WIRING CONNECTIONS

All connections are accessible at the read. All but the signal input connections are via card edge (see Figures 7 and 8). Signal Inputs are connected to a terminal block on the top board (see Figure 6).


Power connections, control inputs and digital connections are contained in the pin out diagrams in Figures 7 and 8.

BOTTOM VIEW
P2
Figure 6.

| PIN REF | PIN FUNCTION | PIN REF | PIN FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | DATA HOLD | A | +12V dc (REF. TO ANALOG GRD) |
| 2 | PROGRAMMABLE GAIN | B | -12V dc (REF. TO ANALOG GRD) |
| 3 | CLOCK OUT | C | OVERLOAD |
| 4 | POLARITY | D | CONVERTER HOLD |
| 5 | BCD 8 | E | BCD 1 |
| 6 | BCD 2 | F | BCD 4 |
| 7 | BCD 80 | H | BCD 10 |
| 8 | BCD 20 | J | BCD 40 |
| 9 | BCD 800 | K | BCD 100 |
| 10 | ANALOG GROUND | L | DP3 XX.X |
| 11 | BCD 400 | M | DP2 X.XX |
| 12 | BCD 200 | N | DIGITAL GROUND |
| 13 | DISPLAY BLANK | P | DP1 XXX |
| 14 | OVERRANGE | R | SHIELD (EARTH GROUND) |
| 15 | AC LINE HIGH | S | AC LINE LOW |

Figure 7. Converter Card
Pin Designations, P1

| PIN REF | PIN FUNCTION |
| :---: | :--- |
| 1 | ANALOG GND |
| 2 | DATA READY |
| 3 | SPARE INVERTER OUTPUT |
| 4 | SELECTABLE GAIN AND OFFSET |
| 5 | FACTORY USE |
| 6 | MODE OUTPUT |
| 7 | CHANNEL ADDRESS INPUT BCD 1 |
| 8 | NC |
| 9 | NC |
| 10 | NC |
| 11 | NC |
| 12 | CLOCK IN |
| 13 | CHANNEL ADDRESS OUTPUT BCD 4 |
| 14 | DIGITAL GND |
| 15 | VREF |


| PIN REF | PIN FUNCTION |
| :---: | :--- |
| A | ANALOG OUTPUT |
| K | DATA READY |
| C | CHANNEL ADDRESS INCREMENT |
| D | CHANNEL ADDRESS OUTPUT BCD 1 |
| E | FACTORY USE |
| F | SPARE INVERTER INPUT |
| H | CHANNEL ADDRESS INPUT BCD 2 |
| J | RESERVED FOR FUTURE FUNCTION |
| K | CHANNEL ADDRESS OUTPUT BCD 2 |
| L | SCANNER ENABLE |
| M | RESERVED FOR FUTURE FUNCTION |
| N | CHANNEL ADDRESS INPUT BCD 4 |
| P | SCAN |
| R | +5V dc (REF. TO DIG. GRD I |
| S | SCAN |

Figure 8. P2


## PRESSURE METER

The pressure meter shown in Figure 9 is programmed for 0 100.0 PSI. The Programmable Gain and Offset features allow readout in any engineering units.


Figure 9. Pressure Meter
The signal voltage appearing across the output leads of the transducer is both a function of the applied pressure and the excitation voltage. At no load, a small residual output voltage will be present. This voltage can be nulled out using the Zero Balance potentiometer. Transducer span inaccuracies are calibrated via the Span Adjust potentiometer. The differential, isolated front end of the AD2037 rejects the 2.5 V CMV of the strain gauge. At no time should the Analog Ground be connected to any portion of the pressure transducer circuitry.

## RTD THERMOMETER

Figure 10 shows a 3 wire, $0.1^{\circ}$ resolution, nonlinearized RTD circuit. For many applications where repeatability is required linearization is not necessary. The transistor, resistor (R1) and potentiometer on each Channel form a 1.5 mA current source.
This current through the RTD resistive element is converted to a voltage which is proportional to absolute temperature and measured by the AD2037. Conversion from absolute temperature to ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ requires on offset which is produced by the reference of the AD2037 and $\mathrm{R}_{\mathrm{O}}$.


Figure 10. RTD Thermometer
NOTE: More detailed applications assistance available from factory.

## REMOTE CHANNEL INDICATOR

The Channel number is displayed on a three tenth inch ( $0.3^{\prime \prime}$ ) high efficiency, common cathode Hewlett Packard Display. The Channel BCD output feeds a seven segment decoder driver which in turn drives the LED. Power is supplied from Pin $\mathrm{R}(+5 \mathrm{~V})$ on P 2 .


Figure 11. Remote Channel Indicator

## LINEAR THERMISTOR THERMOMETER

For applications where the user is committed to or desires thermistor type sensors, the AD2037 is easily interfaced. The Linear Thermistor Thermometer, shown in Figure 12, uses the YSI42201. Linear Thermistors are available in various type probes for many medical, scientific and industrial applications.


Figure 12. Linear Thermistor Thermometer

## PROCESS MONITOR

As shown in Figure 13, the AD2037 provides scanning and digital readout for six (6) standard $4-20 \mathrm{~mA}$ current loops. The AD2037 is programmed for $0-100.0 \%$ Readout. Other readout ranges can be accommodated by changing the Gain and Offset programming resistors.


Figure 13. Process Monitor


Figure 14. AD2037/38 Mechanical Outline
(Dimensions shown in inches and (mm))


Figure 15. AD2037/38 Mounting Instructions
(Dimensions shown in inches and (mm))

## Low Cost Temperature Indicator

## FEATURES

Low Cost<br>Direct Interface to AD590 or AC2626<br>Large $0.56^{\prime \prime}$ Red Orange LED Display<br>Accuracy to $\pm 1.0^{\circ} \pm 1$ Digit<br>Either ac Line or +5 V dc Powered<br>Temperature Range: $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$<br>$-67^{\circ} \mathrm{F}$ to $+302^{\circ} \mathrm{F}$<br>1000 V rms Isolation (ac)

Terminal Block Interface
Small Size, Panel Mount

APPLICATIONS<br>Temperature Monitoring in Design, Laboratory, Manufacturing and Quality Control for Both +5 V dc or Line Powered Applications



## GENERAL DESCRIPTION

The AD2040 is a low-cost 3 digit temperature indicator. Based on the highly successful AD2026 low-cost DPM and designed to be used in conjunction with Analog Devices' AC2626 general purpose probe or the AD590 temperature transducer, the AD2040 is available in both 5 V logic-powered, or ac linepowered versions.
The 5V AD2040 reads out directly in ${ }^{\circ} \mathrm{C},{ }^{\circ} \mathrm{F},{ }^{\circ} \mathrm{R}$ or K. A precision voltage reference, resistor network, and span and zero adjusts, needed to implement display of the different temperature scales, are all self-contained. User selectable degree readout, as well as all other connections, i.e., +5 V power and sensor or probe interface, are all made via a terminal block on the rear.
For many stand-alone temperature measurement applications, i.e., in factories, labs, ovens, inspection stations, etc., +5 V dc power is not available. For these applications, the AD2040 is available in an ac version. The ac-powered version retains all of the features of the 5 V version, with exception of the user selectable degree readout. ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ must be specified when ordering (see Ordering Guide).
If required, calibration adjustments are easily accessible. No mounting hardware of any kind is used.
The AD2040 and AC2626 or AD590 will measure and display temperatures on large $0.56^{\prime \prime}$ orange LED displays from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}\left(-67^{\circ} \mathrm{F}\right.$ to $\left.+302^{\circ} \mathrm{F}\right)$ with accuracy to $\pm 1.0^{\circ} \pm 1$ digit. Reliability is assured with the inherent simplicity and accuracy of the sensor, combined with the highly efficient design of the AD2040.
THE SENSOR
The AD590 is a laser-calibrated, two terminal IC temperature
transducer. Its output is a current ( $1 \mu \mathrm{~A}$ per K ) linearly proportional to absolute temperature, thus eliminating the need for costly linearization and cold junction compensation.
Due to the AD590's high impedance current output, it is insensitive to voltage drops over long lines thus enabling remote monitoring with no need for costly transmitters or special wire.


Above is a block diagram of the AD2040, showing the AD2026 DPM input, the current-to-voltage conversion resistors (R1, R2, R3), the offsetting resistance network (R4, R5, R6, R7), and the connections to the terminal strip. Attenuated voltage from the AD580, 2.5 V reference, provides the offsets for readout on the F and $\dot{C}$ scales. On the AD2040 dc version, jumpers are connected by the user at the terminal strip to select the appropriate units of temperature for display. ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ must be specified when ordering the ac version (see Ordering Guide).


- Resolution: $1^{\circ}$
- Range: $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $-67^{\circ} \mathrm{F}$ to $302^{\circ} \mathrm{F}$ 218 K to 423 K $425^{\circ} \mathrm{R}$ to $793^{\circ} \mathrm{R}$
${ }^{2}$
ation Error @
Without External Calibration Adjustment
With $+25^{\circ} \mathrm{C}$ Calibration Error Set to Zero Nonlinearity

| AD590J | AD590K | AD590L | M |
| :---: | :---: | :---: | :---: |
| $\pm 5.0^{\circ} \mathrm{C}$ max | $\pm 2.5^{\circ} \mathrm{C} \mathrm{ma}$ | $\pm 1.0^{\circ} \mathrm{C}$ max | $\pm 0.5^{\circ} \mathrm{C}$ ma |
| $\pm 10.0^{\circ} \mathrm{C}$ | $\pm 5.5{ }^{\circ} \mathrm{C}$ | $\pm 3.0^{\circ} \mathrm{C}$ | x |
| $\pm 3.0{ }^{\circ} \mathrm{C}$ | $\pm 2.0^{\circ} \mathrm{C}$ ma | $\pm 1.6^{\circ} \mathrm{C}$ max | $1.0^{\circ} \mathrm{C}$ max |
| $\pm 1.5{ }^{\circ} \mathrm{C}$ | $\pm 0.8^{\circ} \mathrm{C} \mathrm{m}$ | $\pm 0.4{ }^{\circ} \mathrm{C}$ | $\pm 0.3^{\circ} \mathrm{C}$ max |


| POWER INPUT (ac Line Power) |
| :--- |
| - AC Line Power, $50-60 \mathrm{~Hz}, 1.5$ Watts |
| CALIBRATION ADJUSTMENT |
| - Span $\quad$ - Gain |
| - Zero |
| - Recommended Recalibration Interval: Six Months |

- $3.43^{\prime \prime} \mathrm{W} \times 2.0^{\prime \prime} \mathrm{H} \times 1.65^{\prime \prime} \mathrm{D}(87 \times 52 \times 42 \mathrm{~mm})$
- Panel Cutout Required: $3.175 \pm 0.015^{\prime \prime} \times 1.810 \pm 0.015^{\prime \prime}$ ( $80.65 \pm 0.38 \times 45.97 \pm 0.38 \mathrm{~mm}$ )


## WEIGHT

- 3 ounces ( 88 grams ) ( +5 V dc )
- 7 ounces ( 198 grams) (ac Line Powered)


## NOTES:

${ }^{1}$ Overall accuracy of meter plus sensor over entire range.
${ }^{2}+5 \mathrm{~V}$ dc power input is calibrated in ${ }^{\circ} \mathrm{F}$. Temperature scales are user selectable. Enter 2, e.g., AD2040-12.
Specifications subject to change without notice.


Figure 1. Manual Switching
Expansion to multiple sensors via manual switching is shown in Figure 1. The sensor selected will pass a signal current through the current measuring circuitry, internal to the AD2040. Similarly automatic switching, shown in Figure 2 is accomplished. A low level input on an inverter input will allow selection of the appropriate AD590.


Figure 2. Automatic Switching

| SCALE | TERMINAL <br> $\mathbf{2}$ | TERMINAL <br> $\mathbf{3}$ | TERMINAL <br> $\mathbf{4}$ | TERMINAL <br> $\mathbf{9}$ |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\circ} \mathrm{C}$ | x | x | x |  |
| ${ }^{\circ} \mathrm{F}$ |  |  |  |  |
| K |  | x | x | x |
| ${ }^{\circ} \mathrm{R}$ |  | x |  | x |

Table 1. Temperature Scale Selection ( $+5 \mathrm{~V} d c$ Only)

As shown in Table 1 any of the standard temperature scales may be displayed.
The AD2040 dc version is factory calibrated in degrees Fahrenheit. Readout in degrees Celsius, Rankine or Kelvin are achieved via simple jumper connections on the terminal block, listed in the above table. (Connect terminals marked X.)

Figure 3 shows how the AD2040, in conjunction with 4 resistors, 2 trim pots, and a dual comparator, can be used to control as well as monitor particular applications via high and low set points. When the voltage at the AD590 sense terminal (terminal 5) goes higher than the Hi Limit Set Voltage, the


Figure 3. Hi and Low Set Points
output of A1 goes low and D1 is illuminated. Similarly when the voltage at terminal 5 goes below the Lo Limit Set Voltage, the output of A2 goes low illuminating D2.
To set the high limit, replace the AD590 with a variable resistor. Adjust the resistor until the desired high temperature set point is displayed on the meter. Adjust R1 until D1 is just turning on. Repeat procedure for R2 (Lo Limit Set).

## CALIBRATION PROCEDURE

The AD2040 is factory calibrated using an ideal sensor. The dc version is calibrated in ${ }^{\circ} \mathrm{F}$ and the ac version is calibrated to order. If sensor accuracy is adequate, no calibration is required (see note). If a lower grade sensor is used (i.e., J) and calibration is required, adjust Span Adjust on the rear with sensor at a known temperature for that temperature, e.g. for ${ }^{\circ} \mathrm{F}$ place sensor in Ice Bath at $32^{\circ} \mathrm{F}$ and adjust span for reading of 32 .

Recalibration may be required after six (6) months; if so, proceed as follows:

1. With AD590 disconnected, short input of AD2040 (terminal 5 to 9 on dc version, or 1 to 3 on ac version). Remove AD2040 lens and adjust Front Panel Zero Adjust to display 000 .
2. Attach AD590 sensor and stabilize at a known Reference Temperature; i.e., Ice Bath. Connect terminal 9 to terminal 3 (on dc version) or terminal 1 to access port (on ac version) and adjust Rear Span Adjust for a display of 273 plus Reference Temperature for ${ }^{\circ} \mathrm{C}$ or 460 plus Reference Temperature for ${ }^{\circ} \mathbf{F}$.
3. Remove jumper between terminals 9 and 3 or 1 and access port. Adjust the Rear Offset Adjust for Reference Temperature. (For K or ${ }^{\circ} \mathrm{R}$ omit step 3.)
For optimum linearity calibration, for ${ }^{\circ} \mathrm{C}$, repeat steps two (2) and three (3) with Reference Temperature at 0 . Then with sensor at $100^{\circ} \mathrm{C}$ adjust Front Panel Gain Adjust for a meter display of 100 . Other high end temperatures may be used with this procedure as long as they are known to be accurate.
For ${ }^{\circ}$ F repeat steps two and three with Reference Temperature at $32^{\circ} \mathrm{F}$. Then with sensor at the high temperature, adjust Front Panel Gain. Adjust for readout equal to high temperature. The above temperature can be selected for optimum linearity over users temperature range.
NOTE: If other than ${ }^{\circ} \mathrm{F}$ readout on the dc version is desired, follow step 2 and 3 of Recalibration Procedure.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## THE AC2626

The AC2626 is a stainless steel tubular probe measuring $3 / 16$ inch ( 4.76 mm ) in outside diameter and is available in 6 inch ( 152.4 mm ) or 4 inch ( 101.6 mm ) lengths. Based on the new AD 590 F , the probe is available in linearity grades of $0.3^{\circ} \mathrm{C}$. $0.4^{\circ} \mathrm{C}, 0.8^{\circ} \mathrm{C}$ or $1.5^{\circ} \mathrm{C}$.
The probe is designed for both liquid and gaseous immersion applications as well as temperature measurements in refrigeration or any general temperature monitoring application.
For taking measurements in pipes or other closed vessels, the AD2629 compression fitting is available. The AC2629 may be applied anywhere along the probe and is supplied in two materials. The low cost AC2629B is constructed of brass and the higher priced AC2629SS is made of stainless steel.

AC2626


NOTE 1 Probes are available in 4 -inch or 6 -inch lengths.
NOTE 2 + lead wire is color coded: J, yellow; K, orange; L, blue; M, green. NOTE 3 When assembling compression fitting (AC2629) to probe, tighten the $1 / 2^{\prime \prime}$ nut $3 / 4$ 's of a turn from finger tight.

The AD590 temperature transducer is available in two pack-ages-the " H " package (TO-52) and the " $F$ " package (ceramic flat pack).



## High Performance, 4-20mA Output Voltage-to-Current Converter



FEATURES
Complete, No External Components Needed
Small Size: $1.1^{\prime \prime} \times 1.1^{\prime \prime} \times 0.4^{\prime \prime}$ Module
Input: 0 to +10 V ; Output: 4 to 20 mA
Low Drift: $\mathbf{0 . 0 0 5 \%} /{ }^{\circ} \mathrm{C}$ max; Nonlinearity: $\mathbf{0 . 0 0 5 \%}$ max (2B20B)
Wide Temperature Range: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Single Supply: +10 V to +32 V
Meets ISA Std 50.1 for Type 3, Class L and U, Nonisolated Current Loop Transmitters
Economical
APPLICATIONS
Industrial Instrumentation and Control Systems
D/A Converter - Current Loop Interface
Analog Transmitters and Controllers
Remote Data Acquisition Systems

## GENERAL DESCRIPTION

Model 2B20 is a complete, modular voltage-to-current converter providing the user with a convenient way to produce a current output signal which is proportional to the voltage input. The nominal input voltage range is 0 to +10 V . The output current range is 4 to 20 mA into a grounded load.
Featuring low drift $\left(0.005 \% /{ }^{\circ} \mathrm{C}\right.$ max, 2B20B) over the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range and single supply operation ( +10 V to +32 V ), model 2 B 20 is available in two accuracy grades. The 2B20B offers precision performance with nonlinearity error of $0.005 \%$ ( $\max$ ) and guaranteed low offset error of $\pm 0.1 \%$ $\max$ and span error of $\pm 0.2 \%$ max, without external trims. The 2B20A is an economical solution for applications with lesser accuracy requirements, featuring nonlinearity error of $0.025 \%$ (max), offset error of $\pm 0.4 \%$ (max), span error of $\pm 0.6 \%$ (max), and span stability of $0.01 \% /{ }^{\circ} \mathrm{C}$ max.
The 2B20 is contained in a small ( $1.1^{\prime \prime} \times 1.1^{\prime \prime} \times 0.4^{\prime \prime}$ ), rugged, epoxy encapsulated package. For maximum versatility, two signal input ( $\mathrm{V}_{\mathrm{IN} 1}$ and $\mathrm{V}_{\mathrm{IN} 2}$ ) and two reference input ( $\mathrm{REF}_{\mathrm{IN} 1}$ and $\mathrm{REF}_{\mathrm{IN} 2}$ ) terminals are provided. Utilizing terminals $\mathrm{V}_{\mathrm{IN} 1}$ and $R E F_{\text {IN } 1}$ eliminates the need for any external components, since offset and span are internally calibrated. If higher accuracy (up to $\pm 0.01 \%$ ) is required, inputs $\mathrm{V}_{\mathrm{IN} 2}$ and $\mathrm{REF}_{\mathrm{IN} 2}$ with series trim potentiometers may be utilized.

## APPLICATIONS

Model 2B20 has been designed for applications in process control and monitoring systems to transmit information between subsystems or separated system elements. The 2B20 can serve as a transmission link between such elements of process con-

trol system as transmitters, indicators, controllers, recorders, computers, actuators and signal conditioners.
In a typical application, model 2B20 may act as an interface between the D/A converter output of a microcomputer based system and a process control device such as a variable position valve. Another typical application of the 2B20 may be as a current output stage of a proportional controller to interface devices such as current-to-position converters and current-topneumatic transducers.

## DESIGN FEATURES AND USER BENEFITS

Process Signal Compatibility: To provide output signal compatibility, the 2B20 meets the requirements of the Instrument Society of America Standard S50.1, "Compatibility of Analog Signals for Electronic Industrial Process Instruments" for Type 3, Class L and U, nonisolated current loop transmitters.
External Reference Use: For increased flexibility, when ratiometric operation is desired, the 2B20 offers a capability of connecting an external reference (i.e., from multiplying D/A converter) to the $\mathrm{REF}_{\mathrm{IN} 2}$ terminal.
Wide Power Supply Range: A wide power supply range ( +10 V to +32 V dc ) allows for operation with either a +12 V battery, $\mathrm{a}+15 \mathrm{~V}$ powered data acquisition system, or a +24 V powered process control instrumentation.

| Model | 2B20A | 2B20B |
| :---: | :---: | :---: |
| INPUT SPECIFICATIONS |  |  |
| Voltage Signal Range | 0 to +10 V | * |
| Input Impedance | $10 \mathrm{k} \Omega$ | * |
| OUTPUT SPECIFICATIONS |  |  |
| Current Output Range ${ }^{1}$ | 4 to 20 mA | * |
| Load Resistance Range ${ }^{2}$ |  |  |
| $\mathrm{V}_{\mathrm{S}}=+12 \mathrm{~V}$ | 0 to $350 \Omega$ max | * |
| $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ | 0 to $500 \Omega$ max | * |
| $\mathrm{V}^{ \pm} \mathrm{F}+24 \mathrm{~V}$ | 0 to $950 \Omega$ max | * |
| NONLINEARITY (\% of Span) | $\pm 0.025 \%$ max | $\pm 0.005 \%$ max |
| ACCURACY ${ }^{3}$ |  |  |
| Warm-Up Time to Rated Specs | 1 minute | * |
| Total Output Error @ $+25^{\circ} \mathrm{C}^{3,4}$ |  |  |
| Offset ( $\mathrm{V}_{\text {IN }}=0 \mathrm{volts}$ ) | $\pm 0.4 \%$ max | $\pm 0.1 \%$ max |
| Span ( $\mathrm{V}_{\text {IN }}=+10$ volts) | $\pm 0.6 \%$ max | $\pm 0.2 \%$ max |
| vs. Temperature ( $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) |  |  |
| Offset ( $\mathrm{V}_{\text {IN }}=0$ volts) | $\pm 0.01 \% /{ }^{\circ} \mathrm{C}$ max | $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ max |
| Span ( $\mathrm{V}_{\text {IN }}=+10$ volts) | $\pm 0.01 \% /{ }^{\circ} \mathrm{C}$ max | $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ max |
| DYNAMIC RESPONSE |  |  |
| Settling Time - to $0.1 \%$ of F.S. for 10 V Step | $25 \mu \mathrm{~s}$ | * |
| Slew Rate | $2.5 \mathrm{~mA} / \mu \mathrm{s}$ | * |
| REFERENCE INPUT ${ }^{5}$ |  |  |
| Voltage | $+2.5 \mathrm{~V} \mathrm{dc}$ | * |
| Input Impedance | $10 \mathrm{k} \Omega$ | * |
| POWER SUPPLY |  |  |
| Voltage, 'Rated Performance | +15 V dc | * |
| Voltage, Operating | +10 V to +32 V dc max | * |
| Supply Change Effect (\% of Span) ${ }^{6}$ |  |  |
| on Offset | $\pm 0.005 \% / \mathrm{V}$ | * |
| on Span | $\pm 0.005 \% / \mathrm{V}$ | * |
| Supply Current | $6 \mathrm{~mA}+\mathrm{I}_{\text {LOAD }}$ | * |
| TEMPERATURE RANGE |  |  |
| Rated Performance | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * , |
| CASE SIZE | $\begin{gathered} 1.125^{\prime \prime} \times 1.125^{\prime \prime} \\ \times 0.4^{\prime \prime} \end{gathered}$ | * |

*Specifications same as 2B20A.
${ }^{1}$ Current output sourced into a grounded load over a supply voltage range of +10 V to +32 V .
${ }^{2}$ See Figure 1 for the maximum load resistance value over the power supply range.
${ }^{3}$ Accuracy is guaranteed with no external trim adjustments when REFIN is connected to REFOUT.
${ }^{4}$ All accuracy is specified as $\%$ of output span where output span is $16 \mathrm{~mA}( \pm 0.1 \%= \pm 0.016 \mathrm{~mA}$ output error).
${ }^{5}$ Reference input is normally connected to the reference output $(+2.5 \mathrm{~V} \mathrm{dc})$.
${ }^{6}$ Optional trim pots may be used for calibration at each supply voltage.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


## MATING SOCKET: AC1016

## LOAD RESISTANCE RANGE

The load resistance is the sum of the resistances of all connected receivers and the connection lines. The 2B20 operating load resistance is power supply dependent and will decrease by 50 ohms for each 1 volt reduction in the power supply. Similarly, it will increase by 50 ohms per volt increase in the power supply, but must not exceed the safe voltage capability of the unit.


Figure 1. Maximum Load Resistance vs. Power Supply

[^30]
## PRINCIPLE OF OPERATION

The design of the 2B20 is comprised of high performance op amps, precision resistors and a high stability voltage reference to develop biasing and output drive capability. The 2B20 is designed to operate from a single positive power supply over a wide range of +10 V to +32 V dc and accepts a single ended, 0 to +10 V voltage input. The internal reference has nominal output voltage of +2.5 V (REF RUT ) and is used to develop 4 mA output current for a zero volts input when REF $_{\text {IN }}$ is connected to REFout.
The output stage of the 2 B 20 utilizes a sensing resistor in the feedback loop, so the output current is linearly related to the voltage input and independent of the load resistance. There is no minimum resistance for the loads driven by the 2 B 20 ; it can drive even a short circuit with no damage to the unit. The maximum resistance of the load as seen by the unit (resistance of the load plus the resistance of the connecting wire) is limited. The maximum external loop resistance, $\mathrm{R}_{\mathrm{L}}$, is given by:

$$
\mathrm{R}_{\mathrm{L}}(\Omega) \max =\left(\frac{+\mathrm{V}_{\mathrm{S}}-5 \mathrm{~V}}{20 \mathrm{~mA}}\right)
$$

Figure 1 shows the operating region of the 2B20. The load must be returned to power supply common. The voltage appearing between IOUT (pin 5) and COM (pin 2) should not exceed $\mathrm{V}_{\max }=+\mathrm{V}_{\mathrm{S}}-5 \mathrm{~V}$. Exceeding this value (up to +32 V dc) will not damage the unit, but it will result in a loss of linearity.
The basic connections of the 2B20 are shown in Figure 2.


Figure 2. Basic Connections Diagram

## OPTIONAL CALIBRATION AND TRIM PROCEDURE

Model 2B20's factory trimmed offset error is $\pm 0.1 \%$ max and span error is $\pm 0.2 \% \max (2 \mathrm{~B} 20 \mathrm{~B}$ ). In most applications, further trimming will not be required. If it is necessary to obtain calibrated accuracy of up to $\pm 0.01 \%$, or, if a high signal source resistance (with respect to $10 \mathrm{k} \Omega$ ) introduces calibration error, inputs $\mathrm{V}_{\mathrm{IN} 2}$ and $\mathrm{REF}_{\mathrm{IN} 2}$ and optional trim pots should be used with $\mathrm{V}_{\mathrm{IN} 1}$ and $\mathrm{REF}_{\mathrm{IN} 1}$ open. To perform external trims, connect $500 \Omega$ potentiometers in series with $\mathrm{V}_{\mathrm{IN} 2}$ (span trim) and $\mathrm{REF}_{\mathrm{IN} 2}$ (offset trim) as shown in Figure 3. Adjust span pot, monitoring voltage drop across $\mathrm{R}_{\text {LOAD }}$, to obtain an output voltage of 5.000 V ( $\mathrm{I}_{\text {OUT }}=20 \mathrm{~mA}$ ) for a +10 V input. Next, with 0 volts input, adjust offset pot to obtain 1.000 V output ( $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}$ ). Check both offset and span and retrim if necessary after each adjustment.


Figure 3. Model 2 B20 Connections Using Optional Offset and Span Trims

## CONNECTING THE 2B20 FOR 0 TO 10 mA OUTPUT

The 2B20 may be utilized in applications requiring 0 to 10 mA current output for a 0 to 10 V input voltage range. To obtain 0 mA output for 0 V input, $\mathrm{REF}_{\mathrm{IN} 1}$ (pin 6) and $\mathrm{REF}_{\mathrm{IN} 2}$ (pin 8). terminals should be left open. A typical output current error for a zero volts input (without trimming) is 0.1 mA . The 2B20 span calibration may be adjusted by a $1 \mathrm{k} \Omega$ potentiometer in series with the $\mathrm{V}_{\mathrm{IN} 2}$ input. Basic connections of the 2B20 used to obtain a 0 to 10 mA output are shown in Figure 4.


Figure 4. Model 2 B20 Connected for 0 to 10 mA Output Range

## OUTPUT PROTECTION

In many industrial applications, it may be necessary to protect the 4 to 20 mA output from accidental shorts to ac line voltages. The circuit shown in Figure 5 can be used for this purpose. The maximum permissible load resistance will be lowered by a fuse resistance value when protection circuitry is utilized.


Figure 5. Output Protection Circuitry Connections

## APPLICATIONS

Interfacing Voltage Output D/A Converters: The 2B20 is well suited in applications requiring 4 to 20 mA output from D/A converters. The voltage necessary to power the current loop can be derived from the same +15 V supply that is used to power the converter. The D/A converter, such as the 12 -bit AD DAC80, should be connected for operation on the unipolar 0 to +10 V output range. This is shown in Figure 6. After the load resistor connection has been made, the current loop can be calibrated using the offset and span adjustment potentiometers associated with the 2B20 (or the AD DAC80). First, a digital input code of all one's is loaded into the D/A, and the offset adjustment potentiometer is adjusted for a current output of exactly 4 mA . Then, a digital code of all 0 's is loaded into the D/A, and the span adjustment potentiometer is adjusted for a voltage across the load that corresponds to a current of $20 \mathrm{~mA}-1 \mathrm{LSB}=19.9961 \mathrm{~mA}$.


Figure 6. AD DAC8O-4 to 20mA Current Loop Interface
Interfacing Current Output D/A Converters: To interface current output D/A converters, such as the AD562, a circuit configuration illustrated in Figure 7 should be used. Since the AD562 is designed to operate with an external +10 V reference, the same external reference may be utilized by the 2B20 for ratiometric operation. The output of the AD562 is used to drive the summing junction of an operational amplifier to produce an output voltage. Using the internal feedback resistor of, the AD562 provides a 0 to +10 V output voltage range suitable to drive the 2B20.


Figure 7. 12-Bit - 4 to 20mA Current Loop Interface

Microcomputer - Current Loop Interface: Figure 8 shows a typical application of the 2B20 in a multichannel microcomputer analog output system. When a microcomputer is to control a final control element, such as a valve positioner, servomechanism or motor, an analog output board with 4 to 20 mA outputs is often necessary. The output boards typically have from one to eight channels, each with its own D/A converter. The 2B20, in a compact package, allows for an easy installation without any additional components and offers a 12 -bit system compatible performance.


Figure 8. Microcomputer Analog Output Subsystem

Pressure Control System: In Figure 9, model 2B20 is used in a proportional pressure control system. The $3-15$ psi working pressure of a system is monitored with a pressure transducer interfaced by the model 2B31 signal conditioner. The high level voltage output of the 2 B 31 is converted to a 4 to 20 mA to provide signal to the limit alarm and proportional control circuitry. A current-to-position converter controlling a motorized valve completes the pressure-control loop.


Figure 9. Proportional Pressure Control System

Isolated 4 to 20 mA Output: For applications requiring up to $\pm 1500 \mathrm{~V}$ dc input to output isolation, consider using Analog Devices' model 2B22 isolated voltage-to-current converter.

# High Performance, Isolated Voltage-to-Current Converter 

FEATURES
Wide Input Range: 0 to +1 V to 0 to +10 V
Standard Output Range: 4 to 20 mA
High CMV Input/Output Isolation: 1500V dc Continuous
Low Nonlinearity: 0.05\% max, 2B22L
Low Span Drift: $0.005 \%{ }^{\circ} \mathrm{C}$ max, 2B22L
Single Supply: +14 V to +32 V
Meets IEEE Std 472: Transient Protection (SWC)
Meets ISA Std 50.1: Isolated Current Loop Transmitters

## APPLICATIONS

Industrial Instrumentation and Process Control Ground Loop Elimination High Voltage Transient Protection
D/A Converter - Current Loop Interface
Analog Transmitters and Controllers
Remote Data Acquisition Systems

## GENERAL DESCRIPTION

Model 2B22 is a high performance, compact voltage-to-current converter offering 1500 V dc input to output isolation in interfacing standard process signals. The input stage of the model 2B22 is single resistor programmable to accept voltage ranges from 0 to +1 V to 0 to +10 V . The isolated output current range is 4 to 20 mA , and the 2 B 22 can be operated with 0 to $1000 \Omega$ grounded or floating loads.
Using modulation techniques with transformer isolation for reliable performance, the 2B22 is available in three accuracy selections offering guaranteed nonlinearity error (2B22L: $\pm 0.05 \%$ max, $2 \mathrm{~B} 22 \mathrm{~K}: \pm 0.1 \%$ max, and $2 \mathrm{~B} 22 \mathrm{~J}: \pm 0.2 \% \mathrm{max}$ ) and guaranteed low span drift: $\pm 0.005 \% /{ }^{\circ} \mathrm{C} \max , \pm 0.01 \% /{ }^{\circ} \mathrm{C}$ $\max$, and $\pm 0.015 \% /{ }^{\circ} \mathrm{C}$ max, respectively. The internally trimmed span and offset errors are $\pm 0.1 \%$ max for the 2 B 22 L and $\pm 0.25 \%$ max for the $2 \mathrm{~B} 22 \mathrm{~J} / 2 \mathrm{~B} 22 \mathrm{~K}$. Both span and offset are adjustable by the optional external potentiometers.

Featuring a wide range, single supply operation ( +14 V to +32 V ), the 2 B 22 provides isolated +28 V loop power and is capable of delivering rated current into an external 0 to $1000 \Omega$ load resistance. The unique output stage configuration also allows the user to utilize an optional external loop power supply to interface systems designed for a two-wire operation.

## APPLICATIONS

Model 2B22 has been specifically designed for high accuracy applications in process control and monitoring systems to offer complete galvanic isolation and protection against damage from transients and fault voltages in transmitting information

between subsystems or separated system elements. The 2B22 meets the requirements of the Instrument Society of America Std. 50.1 "Compatibility of Analog Signals for Electronic Industrial Process Instruments" for Type 4, Class U isolated current loop transmitters.
In the industrial environment, model 2B22 can serve as a transmission link between such system elements as transmitters, indicators, controllers, recorders, computers, actuators and signal conditioners. In data acquisition and control systems, the 2B22 may act as an isolated interface between the D/A converter output of a microcomputer and standard 4 to 20 mA analog loops.

## DESIGN FEATURES AND USER BENEFITS

High Reliability: Model 2B22 is a conservatively designed, compact, epoxy encapsulated module capable of reliable operation in harsh environments. To assure high reliability, the 2B22 has been designed to meet the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability).
Process Signal Compatibility: The versatile input stage design with a single resistor gain adjustment enables the 2B22 to accept any one of the standard inputs $-0-1 \mathrm{~V}, 0-10 \mathrm{~V}, 1-5 \mathrm{~V}$; or $1-5 \mathrm{~mA}, 4-20 \mathrm{~mA}, 10-50 \mathrm{~mA}$; and provide standard, isolated $4-20 \mathrm{~mA}$ output.
Isolated Loop Power: Internal 28 V dc loop supply, completely isolated from the input power terminals ( $\pm 1500 \mathrm{~V}$ dc isolation), provides the capability to drive 0 to $1000 \Omega$ loads and eliminates the need for an external dc/dc converter.


Warm Up Time to Rated Performance 5 Minutes
Total Output Error @ $+25^{\circ} \mathrm{C}^{1,2}$

| Offset $\left(V_{I N}=0 \mathrm{~V}\right)$ | $\pm 0.25 \% \max$ | $\pm 0.25 \% \max$ | $\pm 0.1 \% \max$ |
| :--- | :--- | :--- | :--- |
| Span $\left(V_{I N}=+10 \mathrm{~V}\right)$ | $\pm 0.25 \% \max$ | $\pm 0.25 \% \max$ | $\pm 0.1 \% \max$ |
| s. Temperature $\left(0\right.$ to $\left.+70^{\circ} \mathrm{C}, \mathrm{G}=1.6 \mathrm{~mA} / \mathrm{V}\right)$ |  |  |  |
| Offset $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right)^{\circ}$ | $\pm 0.01 \% /{ }^{\circ} \mathrm{C} \max$ | $\pm 0.005 \% /^{\circ} \mathrm{C} \max$ | $\pm 0.0025 \% /{ }^{\circ} \mathrm{C} \max$ |
| Span $\left(\mathrm{V}_{\mathrm{IN}}=+10 \mathrm{~V}\right)$ | $\pm 0.015 \% /{ }^{\circ} \mathrm{C} \max$ | $\pm 0.01 \% /{ }^{\circ} \mathrm{C} \max$ | $\pm 0.005 \% /{ }^{\circ} \mathrm{C} \max$ |

Span ( $\mathrm{V}_{\mathrm{IN}}=+10 \mathrm{~V}$ )
$\pm 0.015 \% /{ }^{\circ} \mathrm{C} \max$
$\pm 0.01 \% /{ }^{\circ} \mathrm{C} \max$
$\pm 0.005 \% /{ }^{\circ} \mathrm{C} \max$
vs. Temperature $\left(0\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Offset $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{G}=1.6 \mathrm{~mA} / \mathrm{V}\right.$ to
$\operatorname{span}(\mathrm{G}=1.6 \mathrm{~mA} / \mathrm{V} \text { to } 16 \mathrm{~mA} / \mathrm{V})^{3}$
$\pm 0.01 \% /{ }^{\circ} \mathrm{C} \quad \pm 0.005 \% /{ }^{\circ} \mathrm{C} \quad \pm 0.0025 \% /{ }^{\circ} \mathrm{C}$
$\operatorname{Span}(\mathrm{G}=1.6 \mathrm{~mA} / \mathrm{V} \text { to } 16 \mathrm{~mA} / \mathrm{V})^{3}$
$\pm 0.015 \% /{ }^{\circ} \mathrm{C}$
$\pm 0.01 \% /{ }^{\circ} \mathrm{C}$
$\pm 0.005 \% /{ }^{\circ} \mathrm{C}$

*Specifications same as 2B22J.

## NOTES

${ }^{1}$ Accuracy is guaranteed at $\mathrm{G}=1.6 \mathrm{~mA} / \mathrm{V}$ with no external trim
adjustments when connected as shown in Figure 1.
${ }^{2}$ All accuracy is $\%$ of span where span is $16 \mathrm{~mA}( \pm 0.1 \%= \pm 0.016 \mathrm{~mA}$ error $)$.
${ }^{3}$ Span T.C. for gains higher than $1.6 \mathrm{~mA} / V$ is $R_{G}$ dependent - a low T.C.
( $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) $\mathrm{R}_{\mathrm{G}}$ is recommended for best performance.
Specifications subject to change without notice.

Figure 1. Basic Connections

## Dpilying the solated Votege to Curat Bonvater

## FUNCTIONAL DESCRIPTION

The high performance of model 2B22 is derived from the carrier isolation technique which is used to transfer both signal and power between the V/I converter's input circuitry and the output stage. High CMV isolation is achieved by the transformer coupling between the input amplifier, modulator section and the current output circuitry. The block diagram for model 2B22 is shown in Figure 2 below.
The 2B22 produces an isolated 4 to 20 mA output current which is proportional to the voltage input and independent of the load resistance. The input amplifier operates single-ended and accepts a positive voltage within 0 to +10 V range. Gain can be set from $1.6 \mathrm{~mA} / \mathrm{V}$ to $16 \mathrm{~mA} / \mathrm{V}$ by changing the gain resistor $\mathrm{R}_{\mathrm{G}}$ to accommodate input ranges from 0 to $+1 \mathrm{~V}(\mathrm{G}=$ $16 \mathrm{~mA} / \mathrm{V}$ ) to 0 to $+10 \mathrm{~V}(\mathrm{G}=1.6 \mathrm{~mA} / \mathrm{V})$. The transfer function is $I_{\text {OUT }}=\left(4 \mathrm{~mA}+G \times \mathrm{V}_{\mathrm{IN}}\right)$.
An internal, high stability reference has nominal output voltage of +2.5 V (REF OUT) and is used to develop a 4 mA output current for a 0 volts input. The terminals REF OUT (pin 1) and REF IN (pin 2) should be connected via the offset setting resistor $\mathrm{R}_{\mathrm{O}}$. For ratiometric operation, an external reference voltage can be connected to the REF IN terminal.
The 2B22 is designed to operate from a single positive power supply over a wide range of +14 V to +32 V dc . An internal dc -dc converter provides isolated +28 V loop power which is independent of $+\mathrm{V}_{\mathrm{S}}$. The maximum resistance of the load $\mathrm{R}_{\mathrm{L}}$ (resistance of the receivers plus the resistance of the connecting wire) is $1000 \Omega$. Since the loop power is derived from the input side, the current capability of the power supply ( $+\mathrm{V}_{\mathrm{S}}$ ) must be 100 mA min to supply full output signal current.


Figure 2. Block Diagram - Model 2 B22

## OPTIONAL TRIM ADJUSTMENTS

Model 2B22 is factory calibrated for a 0 to +10 V input range ( $G=1.6 \mathrm{~mA} / \mathrm{V}$. As shipped, the 2B22 meets its listed specifications without use of any external trim potentiometers. Additional trim adjustment capability, to reduce span and offset errors to $\pm 0.05 \%$ max, is easily provided as shown in Figure 3. The span and offset trim pots are adjusted while monitoring the voltage drop across a precision (or known) load resistor. The following trim procedure is recommended:

1. Connect model 2B22 as shown in Figure 3.
2. Apply $\mathrm{V}_{\mathrm{IN}}=0$ volts and adjust $\mathrm{R}_{\mathrm{O}}$ (Offset Adjust) for VOUT $=+2 \mathrm{~V} \pm 4 \mathrm{mV}$.
3. Apply $\mathrm{V}_{\mathrm{IN}}=+10.00 \mathrm{~V}$ and adjust $\mathrm{R}_{\mathrm{G}}$ (Span Adjust) for $V_{\text {OUT }}=+10 \mathrm{~V} \pm 4 \mathrm{mV}$.


Figure 3. Optional Span and Offset Adjustment

## GAIN AND OFFSET SETTING

The gain of the 2B22 is a scale factor setting that establishes the nominal conversion relationship to accommodate +1 V to +10 V full scale inputs $\left(\mathrm{V}_{\mathrm{IN}}\right)$. The value of the gain setting resistor $\mathrm{R}_{\mathrm{G}}$ is determined by: $\mathrm{R}_{\mathrm{G}}(\mathrm{k} \Omega)=6.314 \mathrm{SF} /(10.1-\mathrm{SF})$ where SF is a scale factor equal to the value of $\mathrm{V}_{\mathbf{N}}$ F.S. Example: to convert a 0 to +1 V input to the 4 to 20 mA output, $\mathrm{SF}=1$ and $\mathrm{R}_{\mathrm{G}}=693 \Omega$. Due to device tolerances, allowance should be made to vary $\mathrm{R}_{\mathrm{G}}$ by $\pm 5 \%$ using the potentiometer.
The value of the offset resistor $\mathrm{R}_{\mathrm{O}}$ is independent from the gain setting and given by the relationship: $\mathrm{R}_{\mathrm{O}}(\mathrm{k} \Omega)=2.5$ ( $\mathrm{V}_{\text {REF }}-2.4$ ) where $\mathrm{V}_{\text {REF }}$ is the reference voltage applied. For example, the reference provided by the 2 B 22 is +2.5 V and therefore $\mathrm{R}_{\mathrm{O}}=250 \Omega$. The accuracy of the $\mathrm{R}_{\mathrm{O}}$ calculation from from the above formula is $\pm 5 \%$. When an external reference operation is desired (i.e. for ratiometric operation), connect the reference voltage via $R_{O}$ to pin 2 and leave pin 1 open.

## EXTERNAL LOOP POWER OPERATION

For maximum versatility, the 2B22's output stage is designed to operate from the optional, isolated external loop power supply. This feature allows the user to interface systems wired for a two-wire operation. As shown in Figure 4, the same wiring is used for loop power and output. The load resistance is connected in series with an external dc power supply ( +6 V to +32 V ), and the current drawn from the supply is the 4 to 20 mA output signal. The input stage of the 2 B 22 still requires $+V_{S}$ power, but the current drain from $+V_{S}$ is limited to 50 mA . Use of an external loop power may require gain and offset trimming to obtain specified accuracy. The maximum series load resistance depends on the loop supply voltage as shown in Figure 4.



Figure 4. Optional External Loop Power Operation

## SYNCHRONIZING MULTIPLE 2B22'S

In applications where multiple 2B22's are used in close proximity, radiated individual oscillator frequencies may cause "beat frequency" related output errors. These errors can be eliminated by synchronizing multiple units by connecting the SYNC OUT (pin 10) terminal to the SYNC IN (pin 9) terminal of the adjacent 2B22. The SYNC OUT terminal of this "slaved" unit can be used to drive another adjacent 2B22 ' (Figure 5). For best accuracy, each 2B22 should be retrimmed when synchronizing connections are used.


Figure 5. Multiple 2B22's Synchronization

## OUTPUT PROTECTION

The current output terminals (pins 11 and 12) are protected from shorts up to +32 V dc but in many industrial applications, it may be necessary to protect the 4 to 20 mA output from ${ }^{-}$ accidental shorts to ac line voltages. The circuit shown in Figure 6 can be used for this purpose. The maximum permissible load resistance will be lowered by a fuse resistance value when protection circuitry is utilized.


Figure 6. Output Protection Circuitry Connections

## APPLICATIONS IN INDUSTRIAL MEASUREMENT AND CONTROL SYSTEMS

Process Signal Isolator: In process control applications, model 2B22 can be applied to interface standard process signals (e.g. 1 to $5 \mathrm{~mA}, 4$ to $20 \mathrm{~mA}, 10$ to $50 \mathrm{~mA}, 1$ to 5 V ) and convert them to isolated 4 to 20 mA output. A typical hook-up of model 2B22 is illustrated in Figure 7, showing input resistor

*RG EQUATION ACCURACY IS $\pm 5 \%$
Figure 7. Process Signal Current Isolator
$\mathbf{R}_{\mathrm{C}}$ converting the current from a remote loop to a voltage input, and a span adjustment resistor $\mathrm{R}_{\mathrm{G}}$. A value of $\mathrm{R}_{\mathrm{C}}$ should be selected to develop a minimum of +1 V signal with full scale input current applied. For example, a $50 \Omega$ resistor converts the 4 to 20 mA current input to a 200 mV to 1 V voltage input, which the 2 B 22 isolates and converts to a 4 to 20 mA output. The reference input (pin 2 ) is not connected since the process signal provides a desired offset.

Isolated D/A Converter: Model 2B22 offers total ground isolation and protection from high voltage transients in interfacing D/A converters to standard 4 to 20 mA current loops. This requirement is common in a microcomputer-based control system. The voltage necessary to power the current loop can be derived from the same +15 V supply that is used to power the $\mathrm{D} / \mathrm{A}$ converter. The $\mathrm{D} / \mathrm{A}$ converter, such as the 12 -bit AD DAC80, should be connected for operation on the unipolar 0 to +10 V output range. This is shown in Figure 8. After the load resistor connection has been made, the current loop can be calibrated using the offset and span adjustment potentiometers associated with the 2B22. First, a digital input code of all one's is loaded into the D/A, and the offset adjustment potentiometer is adjusted for a current output of exactly 4 mA . Then, a digital code of all zero's is loaded into the D/A, and the span adjustment potentiometer is adjusted for a voltage across the load that corresponds to a current of 20 mA less 1 LSB $(19.9961 \mathrm{~mA})$.


Figure 8. D/A Converter - Isolated 4 to 20 mA Interface
Pressure Transmitter: In Figure 9, model 2B22 is used in a pressure transmitter application to provide complete inputoutput isolation and avoid signal errors due to ground loop currents. The process pressure is monitored with a strain gage type pressure transducer interfaced by the Analog Devices' model 2B30 transducer conditioner. The bridge excitation and system power is provided by the model 2B35 triple output power supply. The high level voltage output of the 2B30 is converted to the isolated 4 to 20 mA current for transmission to a remote recorder or indicator.


Figure 9. Isolated Pressure Transmitter

# High Performance, Economy 

 MODLIS 2830 AND 2331
## FEATURES

Low Cost<br>\section*{Complete Signal Conditioning Function}<br>Low Drift: $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left({ }^{\prime \prime} \mathrm{L}^{\prime \prime}\right)$; Low Noise: $1 \mu \mathrm{~V}$ p-p max Wide Gain Range: 1 to 2000V/V<br>Low Nonlinearity: $0.0025 \%$ max ("L')<br>High CMR: $140 \mathrm{~dB} \min (60 \mathrm{~Hz}, \mathrm{G}=1000 \mathrm{~V} / \mathrm{V})$<br>Input Protected to 130 V rms<br>Adjustable Low Pass Filter: 60dB/Decade Roll-Off (from $\mathbf{2 H z}$ )<br>Programmable Transducer Excitation: Voltage ( 4 V to 15 V @<br>100 mA ) or Current ( $100 \mu \mathrm{~A}$ to 10 mA )<br>APPLICATIONS<br>\section*{Measurement and Control of:}<br>Pressure, Temperature, Strain/Stress, Force, Torque Instrumentation: Indicators, Recorders, Controllers<br>Data Acquisition Systems<br>Microcomputer Analog 1/O

## GENERAL DESCRIPTION

Models 2B30 and 2B31 are high performance, low cost, compact signal conditioning modules designed specifically for high accuracy interface to strain gage-type transducers and RTD's (resistance temperature detectors). The 2B31 consists of three basic sections: a high quality instrumentation amplifier; a three-pole low pass filter, and an adjustable transducer excitation. The 2B30 has the same amplifier and filter as tine 2B31, but no excitation capability.
Available with low offset drift of $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \mathrm{m}_{\mathrm{dx}}(\mathrm{RTI}, \mathrm{G}=$ $1000 \mathrm{~V} / \mathrm{V}$ ) and excellent linearity of $0.0025 \%$ max, both models feature guaranteed low noise performance $1 \mu \mathrm{~V}$ p-p max, and outstanding 140 dB common mode rejection $(60 \mathrm{~Hz}$, $\mathrm{CMV}= \pm 10 \mathrm{~V}, \mathrm{G}=1000 \mathrm{~V} / \mathrm{V}$ ) enabling the $2 \mathrm{~B} 30 / 2 \mathrm{~B} 31$ to maintain total amplifier errors below $0.1 \%$ over a $20^{\circ} \mathrm{C}$ temperature range. The low pass filter offers $60 \mathrm{~dB} /$ decade roll-off from 2 Hz to reduce normal-mode noise bandwidth and improve system signal-to-noise ratio. The 2B31's regulated transducer excitation stage features a low output drift $\left(0.015 \% /{ }^{\circ} \mathrm{C} \max \right)$ and a capability of either constant voltage or constant current operation.
Gain, filter cutoff frequency, output offset level and bridge excitation (2B31) are all adjustable, making the 2B30/2B31 the industry's most versatile high-accuracy transducer-interface modules. Both models are offered in three accuracy selections, $\mathrm{J} / \mathrm{K} / \mathrm{L}$, differing only in maximum nonlinearity and offset drift specifications.

## APPLICATIONS

The 2B30/2B31 may be easily and directly interfaced to a wide variety of transducers for precise measurement and control of pressure, temperature, stress, force and torque. For ap-

plications in harsh industrial environments, such characteristics as high CMR, input protection, low noise, and excellent temperature stability make 2B30/2B31 ideally suited for use in indicators, recorders, and controllers.
The combination of low cost, small size and high performance of the $2 \mathrm{~B} 30 / 2 \mathrm{~B} 31$ offers also exceptional quality and value to the data acquisition system designer, allowing him to assign a conditioner to each transducer channel. The advantages of this approach over low level multiplexers include significant improvements in system noise and resolution, and elimination of crosstalk and aliasing errors.

## DESIGN FEATURES AND USER BENEFITS

High Noise Rejection: The true differential input circuitry with high CMR ( 140 dB ) eliminating common-mode noise pickup errors, input filtering minimizing KFI/EMI effects, output low pass filtering ( $\mathrm{f}_{\mathrm{c}}=2 \mathrm{~Hz}$ ) rejecting $50 / 60 \mathrm{~Hz}$ line frequency pickup and series-mode noise.
Input and Output Protection: Input protected for shorts to power lines ( 130 V rms), output protected for shorts to ground and either supply.
Ease of Use: Direct transducer interface with minimum external parts required, convenient offset and span adjustment capability.
Programmable Transducer Excitation: User-programmable adjustable excitation source-constant voltage ( 4 V to 15 V @ 100 mA ) or constant current ( $100 \mu \mathrm{~A}$ to 10 mA ) to optimize transducer performance.
Adjustable Low Pass Filter: The three-pole active filter ( $\mathrm{f}_{\mathrm{c}}=2 \mathrm{~Hz}$ ) reducing noise bandwidth and aliasing errors with provisions for external adjustment of cutoff frequency.

## SPECIFICATIONS


*Specifications same as $2 \mathrm{~B} 30 \mathrm{~J} / 2 \mathrm{~B} 31 \mathrm{~J}$

- Specifications referred to output at pin 7 with $\mathbf{3 . 7 5 k}, 1 \%, 25 \mathrm{ppm} / /^{\circ} \mathrm{C}$
fine span resistor installed and internally set 2 Hz filter cutoff


## frequency.

${ }_{3}^{2}$ Specifications referred to the unfiltered output at pin 1.
${ }_{4}^{3}$ Protected for shorts to ground and/or either supply voitage.
Recommended power supply ADl mo
transducer power supply (for 2 B 30 )
Specifications subject to change without notice.

The AC1211/AC1213 mounting card is available for the 2B30/2B31. The AC1211/AC1213 is an edge connector card with pin receptacles for plugging in the 2B30/2B31 In addition, it has provisions for installing the gain resistors and the bridge excitation, offset adjustment and filter cutoff programming components. The AC1211/ AC1213 mates with a Cinch 251-22-30-160 (or equivalent) edge connector. The AC1213 includes the adjustment pots; no pots are provided with the AC1211.

## FUNCTIONAL DESCRIPTION

Models 2B30 and 2B31 accept inputs from a variety of full bridge strain gage-type transducers or RTD sensors and convert the inputs to conditioned high level analog outputs. The primary transducers providing direct inputs may be $60 \Omega$ to $1000 \Omega$ strain gage bridges, four-wire RTD's or two- or threewire RTD's in the bridge configuration.
The 2B30 and 2B31 employ a multi-stage design, shown in Figure 1, to provide excellent performance and maximum versatility. The input stage is a high input impedance $\left(10^{8} \Omega\right)$, low offset and drift, low noise differential instrumentation amplifier. The design is optimized to accurately amplify low level ( mV ) transducer signals riding on high common mode voltages ( $\pm 10 \mathrm{~V}$ ), with wide ( $1-2000 \mathrm{~V} / \mathrm{V}$ ), single resistor $\left(\mathrm{R}_{\mathrm{G}}\right)$, programmable gain to accommodate $0.5 \mathrm{mV} / \mathrm{V}$ to $36 \mathrm{mV} / \mathrm{V}$ transducer spans and $5 \Omega$ to $2000 \Omega$ RTD spans. The input stage contains protection circuitry for accidental shorts to power line voltage ( 130 V rms ) and RFI filtering circuitry.
The inverting buffer amplifier stage provides a convenient means of fine gain trim ( 0.8 to 1.2 ) by using a $10 \mathrm{k} \Omega$ potentiometer ( $\mathrm{R}_{\mathrm{F}}$ ); the buffer also allows the output to be offset by up to $\pm 10 \mathrm{~V}$ by applying a voltage to the noninverting input (pin 29). For dynamic, high bandwidth measurements-the buffer output (pin 1) should be used.
The three-pole active filter uses a unity-gain configuration and provides low-pass Bessel-type characteristics-minimum overshoot response to step inputs and a.fast rise time. The cutoff frequency $(-3 \mathrm{~dB})$ is factory set at 2 Hz , but may be increased up to 5 kHz by addition of three external resistors ( $\mathrm{R}_{\mathrm{SEL}_{1}}$ $\mathrm{R}_{\mathrm{SEL}}$ ).

## INTERCONNECTION DIAGRAM AND SHIELDING TECHNIQUES

Figure 1 illustrates the 2B31 wiring configuration when used in a typical bridge transducer signal conditioning application. A recommended shielding and grounding technique for preserving the excellent performance characteristics of the 2B30/ 2B31 is shown.
Because models 2B30/2B31 are direct coupled, a ground return path for amplifier bias currents must be provided either by direct connection (as shown) or by an implicit ground path having up to $1 \mathrm{M} \Omega$ resistance between signal ground and conditioner common (pin 28). The sensitive input and gain setting
terminals should be shielded from noise sources for best performance, especially at high gains. To avoid ground loops, signal return or cable shield should never be grounded at more than one point.
The power supplies should be decoupled with $1 \mu \mathrm{~F}$ tantalum and 1000 pF ceramic capacitors as close to the amplifier as possible.

## TYPICAL APPLICATION AND ERROR BUDGET ANALYSIS

Models 2B30/2B31 have been conservatively specified using min-max values as well as typicals to allow the designer to develop accurate error budgets for predictable performance. The error calculations for a typical transducer application, shown in Figure 1 ( $350 \Omega$ bridge, $1 \mathrm{mV} / \mathrm{V}$ F.S., 10 V excitation), are illustrated below.
Assumptions: 2 B 31 L is used, $\mathrm{G}=1000, \Delta \mathrm{~T}= \pm 10^{\circ} \mathrm{C}$, source imbalance is $100 \Omega$, common mode noise is $0.25 \mathrm{~V}(60 \mathrm{~Hz})$ on the ground return.
Absolute gain and offset errors can be trimmed to zero. The remaining error sources and their effect on system accuracy (worst case) as a \% of Full Scale (10V) are listed:

| Error Source | Effect on <br> Absolute Accuracy <br> \% of F.S. | Effect on <br> Resolution <br> \% of F.S. |
| :--- | :--- | :--- |
| Gain Nonlinearity | $\pm 0.0025$ | $\pm 0.0025$ |
| Gain Drift | $\pm 0.025$ |  |
| Voltage Offset Drift | $\pm 0.05$ |  |
| Offset Current Drift | $\pm 0.004$ | $\pm 0.00025$ |
| CMR | $\pm 0.00025$ | $\pm 0.01$ |
| Noise (0.01 to 2Hz) | $\pm 0.01$ | $\pm 0.01275 \mathrm{max}$ |
| Total Amplifier Error | $\pm 0.09175 \mathrm{max}$ |  |
| Excitation Drift | $\pm 0.15( \pm 0.03 \mathrm{typ})$ |  |
| Total Output Error $\pm 0.24175 \mathrm{max}$ <br> $\quad$ (Worst Case) $( \pm 0.1 \mathrm{typ})$ | $\pm 0.0127 \mathrm{max}$ |  |

The total worst case effect on absolute accuracy over $\pm 10^{\circ} \mathrm{C}$ is less than $\pm 0.25 \%$ and the 2 B 31 is capable of $1 / 2 \mathrm{LSB}$ resolution in a 12 bit, low input level system. Since the 2B31 is conservatively specified, a typical overall accuracy error would be lower than $\pm 0.1 \%$ of F.S.

In a computer or microprocessor based system, automatic recalibration can nullify gain and offset drifts leaving noise, nonlinearity and CMR as the only error sources. A transducer excitation drift error is frequently eliminated by a ratiometric operation with the system's A/D converter.


Figure 1. Typical Bridge Transducer Application Using 2B31

BRIDGE EXCITATION (2B31)
The bridge excitation stage of the model 2B31 is an adjustable output, short circuit protected, regulated supply with internally provided reference voltage $(+7.15 \mathrm{~V})$. The remote sensing inputs are used in the voltage output mode to compensate for the voltage drop variations in long leads to the transducer. The regulator circuitry input (pin 24) may be connected to $+V_{S}$ or some other positive dc voltage (pin 28 referenced) within specified voltage level and load current range. User-programmable constant voltage or constant current excitation mode may be used. Specifications are listed below in Table 1.

| MODEL | 2B31J | 2B31K | 2B31L |
| :---: | :---: | :---: | :---: |
| Constant Voltage Output Mode | . |  |  |
| Regulator Input Voltage Range | +9.5 V to +28 V | * | * |
| Output Voltage Range | +4 V to +15 V | * | * |
| Regulator Input/Output Voltage Differential | 3 V to 24 V | * | * |
| Output Current ${ }^{1}$ | 0 to 100 mA max | * | * |
| Regulation, Output Voltage vs. Supply | 0.05\%/V | * | * |
| Load Regulation, $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$ to $\mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA}$ | 0.1\% | * |  |
| Output Voltage vs. Temperature $\left(0 \text { to }+70^{\circ} \mathrm{C}\right)$ | $\begin{aligned} & 0.015 \% /^{\circ} \mathrm{C} \max \\ & 0.003 \% /{ }^{\circ} \mathrm{C} \text { typ } \end{aligned}$ | * | * |
| Output Noise | 1 mV rms | * | * |
| Reference Voltage (Internal) | $7.15 \mathrm{~V} \pm 3 \%$ | * | * |
| Constant Current Output Mode |  |  |  |
| Regulator Input Voltage Range | +9.5 V to +28 V | * | * |
| Output Current Range | $100 \mu \mathrm{~A}$ to 10 mA | * | * |
| Compliance Voltage | 0 to 10 V | * | * |
| Load Regulation | 0.1\% | * | * |
| Temperature Coefficient ( 0 to $+70^{\circ} \mathrm{C}$ ) | $0.003 \% /{ }^{\circ} \mathrm{C}$ | * | * |
| Ourput Noise | $1 \mu \mathrm{Arms}$ | * | * |

' Output Current derated to $33 \mathrm{~mA} \max$ for 24 V regulator input/output voltage differential.

## Table 1. Bridge Excitation Specifications

## OPERATING INSTRUCTIONS

Gain Setting: The differential gain, G, is determined according to the equation:

$$
\mathrm{G}=\left(1+94 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{G}}\right)\left[20 \mathrm{k} \Omega /\left(\mathrm{R}_{\mathrm{F}}+16: 2 \mathrm{k} \Omega\right)\right]
$$

where $\mathrm{R}_{\mathrm{G}}$ is the input stage resistor shown in Figure 1 and $\mathrm{R}_{\mathrm{F}}$ is the variable $10 \mathrm{k} \Omega$ resistor in the output stage. For best performance, the input stage gain should be made as large as possible, using a low temperature coefficient ( $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) $\mathrm{R}_{\mathrm{G}}$, and the output stage gain can then be used to make a $\pm 20 \%$ linear gain adjustment by varying $\mathrm{R}_{\mathrm{F}}$.
Input Offset Adjustment: To null input offset voltage, an optional $100 \mathrm{k} \Omega$ potentiometer connected between pins 13 and 14 (Figure 1) can be used. With gain set at the desired value, connect both inputs (pins 12 and 15) to the system common (pin 28), and adjust the $100 \mathrm{k} \Omega$ potentiometer for zero volts at pin 3. The purpose of this adjustment is to null the internal amplifier offset and it is not intended to compensate for the transducer bridge unbalance.
Output Offset Adjustment: The output of the 2B30/2B31 can be intentionally offset from zero over the $\pm 10 \mathrm{~V}$ range by applying a.voltage to pin 29, e.g., by using an external potentiometer or a fixed resistor. Pin 29 is normally grounded if output offsetting is not desired. The optional filter amplifier offset null capability is also provided as illustrated in Figure 1.
Filter Cutoff Frequency Programming: The low pass filter cutoff frequency may be increased from the internally set 2 Hz by the addition of three external resistors connected as shown in Figure 1. The values of resistors required for a desired cutoff frequency, $\mathrm{f}_{\mathrm{c}}$, above 5 Hz are obtained by the equation below:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{SEL}_{1}}=11.6 \times 10^{6} /\left(2.67 \mathrm{f}_{\mathrm{c}}-4.34\right) ; \\
& \mathrm{R}_{\mathrm{SEL}_{2}}=27.6 \times 10^{6} /\left(4.12 \mathrm{f}_{\mathrm{c}}-7\right) \\
& \mathrm{R}_{\mathrm{SEL}_{3}}=1.05 \times 10^{6} /\left(0.806 \mathrm{f}_{\mathrm{c}}-1.3\right)
\end{aligned}
$$

where $R_{\text {SEL }}$ is in ohms and $f_{c}$ in Hz . Table 2 gives the nearest $1 \% R_{\text {SEL }}$ for several common filter cutoff ( -3 dB ) frequencies.

| $\mathbf{f}_{\mathrm{c}}(\mathrm{Hz})$ | $\mathbf{R}_{\text {SEL1 }}(\mathrm{k} \Omega)$ <br> $($ Pin 1 to 9) | $\mathbf{R}_{\text {SEL2 }}(\mathrm{k} \Omega)$ <br> (Pin 9 to 8) | $\mathbf{R}_{\text {SEL2 }}(\mathrm{k} \Omega)$ <br> (Pin 8 to 6) |
| :---: | :---: | ---: | :--- |
| $\mathbf{2}$ | Open | Open | Open |
| 5 | 1270.000 | 2050.00 | 383.000 |
| 10 | 523.000 | 806.00 | 154.000 |
| 50 | 90.000 | 13.00 | 26.700 |
| 100 | 44.200 | 68.10 | 13.300 |
| 500 | 8.660 | 13.30 | 2.610 |
| 1000 | 4.320 | 6.65 | 1.300 |
| 5000 | 0.866 | 1.33 | 0.261 |

## Table 2. Filter Cutoff Frequency vs. RSEL

Voltage Excitation Programming: Pin connections for a constant voltage output operation are shown in Figure 2. The bridge excitation voltage, $\mathrm{V}_{\mathrm{EXC}}$, is adjusted between +4 V to +15 V by the $20 \mathrm{k} \Omega\left(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \mathrm{R}_{\text {VSEL }}$ potentiometer. For ratiometric operation, the bridge excitation can be adjusted by applying an external positive reference to pin 25 of the 2B31. The output voltage is given by: $\mathrm{V}_{\text {EXC }}$ OUT $=3.265 \mathrm{~V}_{\mathrm{REF}}$ IN. The remote sensing leads should be externally connected to the excitation leads at the transducer or jumpered as shown in Figure 2 if sensing is not required.


Figure 2. Constant Voltage Excitation Connections
Current Excitation Programming: The constant current excitation output can be adjusted between $100 \mu \mathrm{~A}$ to 10 mA by two methods with the 2B31. Figure 3 shows circuit configuration for a current output with the maximum voltage developed across the sensor (compliance voltage) constrained to +5 V . The value of programming resistor $\mathrm{R}_{\text {ISEL }}$ may be calculated from the relationship: $\mathrm{R}_{\text {ISEL }}=\left(\mathrm{V}_{\text {REG IN }}-\mathrm{V}_{\text {REF IN }}\right) / \mathrm{I}_{\text {EXC OUT }}$.


Figure 3. Constant Current Excitation Connections (VCOMPL $=0$ to +5 V )

A compliance voltage range of 0 to +10 V can be obtained by connecting the 2 B 31 as shown in Figure 4 . The $2 \mathrm{k} \Omega$ potentiometer $\mathrm{R}_{\text {ISEL }}$ is adjusted for desired constant current excitation output.


Figure 4. Constant Current Excitation Connections (VCOMPL $=0$ to +10 V )

## APPLICATIONS

Strain Measurement: The 2B30 is shown in Figure 5 in a strain measurement system. A single active gage ( $120 \Omega, G F=2$ ) is used in a bridge configuration to detect small changes in gage resistance caused by strain. The temperature compensation is provided by an equivalent dummy gage and two high precision $120 \Omega$ resistors complete the bridge. The 2B35 adjustable power supply is set to a low +3 V excitation voltage to avoid the self-heating error effects of the gage and bridge elements. System calibration produces a 1 V output for an input of 1000 microstrains. The filter cutoff frequency is set at 100 Hz .


Figure 5. Interfacing Half-Bridge Strain Gage Circuit
Pressure Transducer Interface: A strain gage type pressure transducer (BLH Electronics, DHF Series) is interfaced by the 2B31 in Figure 6. The 2B31 supplies regulated excitation $(+10 \mathrm{~V})$ to the transducer and operates at a gain of 333.3 to achieve $0-10 \mathrm{~V}$ output for $0-10,000$ p.s.i. at the pressure transducer. Bridge Balance potentiometer is used to cancel out any offset which may be present and the Fine Span potentiometer adjustment accurately sets the full scale output. Depressing the calibration check pushbutton switch shunts a system calibration resistor ( $\mathrm{R}_{\mathrm{CAL}}$ ) across the transducer bridge to give an instant check on system calibration.


Figure 6. Pressure Transducer Interface Application

Platinum RTD Temperature Measurement: In Figure 7 model 2B31 provides complete convenient signal conditioning in a wide range $\left(-100^{\circ} \mathrm{C}\right.$ to $\left.+600^{\circ} \mathrm{C}\right)$ RTD temperature measurement system. YSI - Sostman four-wire, $100 \Omega$ platinum RTD (PT139AX) is used. The four wire sensor configuration, combined with a constant current excitation and a high input impedance offered by the 2B31, eliminates measurement errors resulting from voltage drops in the lead wires. Offsetting may be provided via the 2B31's offset terminal. The gain is set by the gain resistor for a +10 V output at $+600^{\circ} \mathrm{C}$.


Figure 7. Platinum RTD Temperature Measurement
Interfacing Three-Wire Sensors: A bridge configuration is particularly useful to provide offset in interfacing to a platinum RTD and to detect small, fractional sensor resistance changes. Lead compensation is employed, as shown in Figure 8, to maintain high measurement accuracy when the lead lengths are so long that thermal gradients along the RTD leg may cause changes in line resistance. The two completion resistors ( R 1 , R 2 ) in the bridge should have a good ratio tracking ( $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) to eliminate bridge error due to drift. The single resistor (R3) in series with the platinum sensor must, however, be of very high absolute stability. The adjustable excitation in the 2B31 controls the power dissipated by the RTD itself to avoid self-heating errors.


Figure 8. Three-Wire RTD Interface
Linearizing Transducer Output: To maximize overall system linearity and accuracy, some strain gage-type and RTD transducer analog outputs may require linearization. A simple circuit may be used with the 2B31 to correct for the curvature in the input signal. Consult factory for the application assistance.

Data Acquisition System: Figure 9 shows a typical application of the 2B30/2B31 in a low level, high speed microcomputer based data acquisition system. The advantages of this configyration are improvement in CMR enhanced by a low pass filter/channel provided by the 2B31, elimination of aliasing errors and crosstalk noise between input channels, improvement in system noise and resolution, and optimized, individual bridge excitation source for each channel.


Figure 9. Use of the 2B30/2B31 in Data Acquisition System

## PERFORMANCE CHARACTERISTICS

Input Offset Voltage Drift: Models 2B30/2B31 are available in three drift selections: $\pm 0.5, \pm 1$ and $\pm 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (max, RTI, G = $1000 \mathrm{~V} / \mathrm{V}$ ). Total input drift is composed of two sources (input and output stage drifts) and is gain dependent. Figure 10 is a graph of the worst case total voltage offset drift vs. gain for all versions.


Figure 10. Total Input Offset Drift (Worst Case) vs. Gain

Gain Nonlinearity and Noise: Nonlinearity is specified as a percent of full scale (10V), e.g. 0.25 mV RTO for $0.0025 \%$. Three maximum nonlinearity selections offered are: $\pm 0.0025 \%$, $\pm 0.005 \%$ and $\pm 0.01 \%$ ( $\mathrm{G}=1$ to $2000 \mathrm{~V} / \mathrm{V}$ ). Models $2 \mathrm{~B} 30 / 2 \mathrm{~B} 31$ offer also an excellent voltage noise performance by guaranteeing maximum RTI noise of $1 \mu \mathrm{~V}$ p-p $\left(\mathrm{G}=1000 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{S}} \leqslant\right.$ $5 \mathrm{k} \Omega$ ) with noise bandwidth reduced to 2 Hz by the low pass filter.

Low Pass Filter: The three pole Bessel-type active filter attenuates unwanted high-frequency components of the input signal above its cutoff frequency $(-3 \mathrm{~dB})$ with $60 \mathrm{~dB} /$ decade rolloff. With a 2 Hz filter, attenuation of 70 dB at 60 Hz is obtained, settling time is 600 ms to $0.1 \%$ of final value with less than $1 \%$ overshoot response to step inputs. Figure 11 shows the filter response.


Figure 11. Filter Amplitude Response vs. Frequency
Common Mode Rejection: CMR is rated at $\pm 10 \mathrm{~V}$ CMV and $1 \mathrm{k} \Omega$ source imbalance. The CMR improves with increasing gain. As a function of frequency, the CMR performance is enhanced by the incorporation of low pass filtering, adding to the 90 dB minimum rejection ratio of the instrumentation amplifier. The effective CMR at 60 Hz at the output of the filter ( $f_{c}=2 \mathrm{~Hz}$ ) is 140 dB min. Figure 12 illustrates a typical CMR vs. Frequency and Gain.


Figure 12. Common Mode Rejection vs. Frequency and Gain

Bridge Excitation (2B31): The adjustable bridge excitation is specified to operate over a wide regulator input voltage range $(+9.5 \mathrm{~V}$ to $+28 \mathrm{~V})$. However, the maximum load current is a function of the regulator circuit input-output differential voltage, as shown in Figure 13. Voltage output is short circuit protected and its temperature coefficient is $\pm 0.015 \% \mathrm{~V}_{\text {OUT }} /{ }^{\circ} \mathrm{C}$ $\max \left( \pm 0.003 \% /{ }^{\circ} \mathrm{C}\right.$ typ). Output temperature stability is directly dependent on a temperature coefficient of a reference and for higher stability requirements, a precision external reference may be used.


Figure 13. Maximum Load Current vs. Regulator Input-Output Voltage Differential

# Precision, Triple Output Transducer Power Supply 



## FEATURES

> Resistor Programmable Voltage or Current Output Voltage: +1 V dc to +15 V dc $@ 125 \mathrm{~mA} \max$ Current: $100 \mu \mathrm{~A}$ to $10 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{COMPL}}=+10 \mathrm{~V}\right)$
> Dual Fixed Output: $\pm 15 \mathrm{~V}$ dc $@ \pm 65 \mathrm{~mA} \max$
> Excellent Regulation: Line $\pm 0.01 \% \max$; Load $\pm 0.02 \% \max$ Low Drift: $0.006 \% /^{\circ} \mathrm{C} \max (2 \mathrm{~B} 35 \mathrm{~K})$
> No Derating Over $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ Operating Range

## APPLICATIONS

Measurement and Control Instruments and Systems Excitation Source For:

Strain Gages, Pressure Transducers, Load Cells, Torque Transducers, RTD's

## GENERAL DESCRIPTION

The 2B35 is a triple output modular power supply designed to provide regulated excitation to a wide variety of transducers as well as $\pm 15 \mathrm{~V}$ power for amplifiers and other analog circuits of an instrumentation system. The single-resistor programmable transducer excitation output may be operated in two modes: constant voltage, providing a +1 V to +15 V output or a constant current, adjustable from $100 \mu \mathrm{~A}$ to 10 mA .
The programmable output in the voltage mode features current rating of 0 to 125 mA , suitable to excite four $350 \Omega$ transducers at 10 V . Current limiting protects the output against accidental overload and remote sensing corrects for the transducer cable resistance variations. In the constant current mode, externally set $100 \mu \mathrm{~A}$ to 10 mA output offers a 0 to +10 V compliance voltage range. The $\pm 15 \mathrm{~V}$ outputs feature $0.5 \%$ tracking accuracy and current rating of 0 to $\pm 65 \mathrm{~mA}$ max.
Two accuracy selections are available offering guaranteed low temperature coefficient; $2 \mathrm{~B} 35 \mathrm{~K}: 0.006 \% /{ }^{\circ} \mathrm{C} \max$ and 2 B 35 J : $0.05 \% /{ }^{\circ} \mathrm{C}$ max. Line and load regulation are also guaranteed; $2 \mathrm{~B} 35 \mathrm{~K}: 0.01 \%$ and $0.02 \%$, and $2 \mathrm{~B} 35 \mathrm{~J}: 0.08 \%$ and $0.1 \%$, max, respectively.

## APPLICATIONS

The 2B35 is designed for ac powered signal conditioning instrumentation applications used for data acquisition, control, indication or recording. This compact module may be applied as a power source for the model 2B30 strain gage transducer/ RTD signal conditioner in a high accuracy transducer interface application. Some typical applications involve strain gages for stress/strain measurements, pressure transducers, load cells, torque transducers and RTD's.


BRIOGE TRANSDUCER SIGNAL CONDIMONNG:

## OPERATION

Figure 1 illustrates operation of the 2 B 35 K providing an adjustable voltage output and dual 15 V dc outputs. The resistor programmable output ( $+\mathrm{V}_{\text {OUT }}$ ) is set between +1 V to +15 V by the $\mathrm{R}_{\text {TRIM }}$. $\mathrm{R}_{\text {TRIM }}$ may be determined by using either the table shown in Figure 1 or the graph shown in Figure 2. For example, to provide an adjustable range from +1 V to +6 V , $\mathrm{R}_{\text {TRIM }}$ should be a $5 \mathrm{k} \Omega$ pot.
The remote sensing inputs (pins 5 and 8 ) are connected at the transducer (load) to the voltage output (SENSE HIGH to $+V_{\text {OUT }}$ and SENSE LOW to COMMON).


Figure 1. Model 2B35K Connection Diagram for Dual 15 V dc and Adjustable +1 V to +15 V Output

| Model | 2B35J | 2B35K |
| :---: | :---: | :---: |
| INPUT |  |  |
| Input Voltage Range ${ }^{1}$ | 105 V ac to 125 V ac | * |
| Input Frequency Range | 50 Hz to 400 Hz | * |
| ADJUSTABLE OUTPUT |  |  |
| Voltage Mode |  |  |
| Output Voltage Range | +1 V to +15 V dc |  |
| Output Voltage Stability |  |  |
| vs. Temperature - \% V $\mathrm{VOUT} /{ }^{\circ} \mathrm{C}$ max | $\pm 0.05$ | $\pm 0.006$ |
| vs. Time - \% V ${ }_{\text {OUT }} /$ month | $\pm 0.01$ |  |
| Output Current $\left(-25^{\circ} \mathrm{C} \text { to }+71^{\circ} \mathrm{C}\right)^{2}$ | 0 to 125 mA max | * |
| Output Impedance - @ dc, max | $0.1 \Omega$ | * |
| Noise and Ripple (dc to 1 MHz ) - mV p-p max | 1 | * |
| $-\mathrm{mV} \mathrm{rms} \mathrm{max}$ | 0.25 | * |
| Regulation |  |  |
| Line (full range) - \% Vout max | $\pm 0.08$ | $\pm 0.01$ |
| Load (no load to full load) - \% V ${ }_{\text {OUT }}$ max | $\pm 0.1$ | $\pm 0.02$ |
| Kemote Sensing Impedance | $30 \mathrm{k} \Omega$ | * |
| Short Circuit Current Limit ${ }^{3}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+71^{\circ} \mathrm{C}\right)$ | 200 mA | * |
| Current Mode |  |  |
| Output Current Range | $100 \mu \mathrm{~A}$ to 10 mA | * |
| Output Current Stability |  |  |
| vs. Temperature - \% Iout $/{ }^{\circ} \mathrm{C} \max$ | $\pm 0.05$ | $\pm 0.006$ |
| vs. Time - \% IOUT/month | $\pm 0.01$ | * |
| Compliance Voltage Range | 0 to +10 V | * |
| Noise and Ripple (dc to 1 MHz ) - $\mu \mathrm{A}$ p-p | 0.1 | * |
| Line Regulation (full range) - \% $\mathrm{I}_{\text {OUT }}$ max | $\pm 0.08$ | $\pm 0.01$ |
| DUAL FIXED OUTPUTS |  |  |
| Output Voltage | $\pm 15 \mathrm{~V}$ dc | * |
| Voltage Error - mV max | -0, +300 | * |
| Accuracy Tracking ( -15 V Ref to +15 V ) $-\%$ max | $\pm 0.5$ | * |
| Stability vs. Temperature $-\% /{ }^{\circ} \mathrm{C} \max$ | $\pm 0.02$ | $\pm 0.006$ |
| Output Current ${ }^{4}$ | 0 to $\pm 65 \mathrm{~mA}$ max | * |
| Output Impedance - @ dc, max | $0.1 \Omega$ | * |
| Noise and Ripple (dc to 1 MHz ) -mV p-p | 1 | * |
| $-\mathrm{mV} \mathrm{rms}$ | 0.25 | * |
| Regulation |  |  |
| Line (full range - \% max | $\pm 0.08$ | $\pm 0.01$ |
| Load (no load to full load) - \% max | $\pm 0.1$ | $\pm 0.02$ |
| Snort Circuit Current Limit ${ }^{3}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+71^{\circ} \mathrm{C}\right)$ | $\pm 180 \mathrm{~mA}$ | * |
| INPUT TO OUTPUT ISOLATION |  |  |
| Breakdown Voltage - Continuous, ac or dc | $\pm 500 \mathrm{~V}$ pk max | * |
| Isolation Resistance | $50 \mathrm{M} \Omega$ | * |
| TEMPERATURE RANGE |  |  |
| Operating, Rated Performance | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ | * |
| Storage | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |
| Case Dimensions - Inches | $2.5 \times 3.5 \times 1.25$ | * |
| Weight - Grams | 550 | * |
| Mating Socket | AC1212 | * |

## NOTES

*Specifications same as model 2B35J.
${ }^{1}$ Optional input voltage ranges: "E" Option; 205-240V ac, 50 to 400 Hz " $F$ " Option; $90-110 \mathrm{~V}$ ac, 50 to 400 Hz "H" Option; 220-260V ac, 50 to 400 Hz
Order option desired as a suffix to model number.
${ }^{2}$ Maximum output current available over the entire output voltage and temperature range without derating.
${ }^{3}$ Output protected for continuous short circuit over the temperature range.
${ }^{4}$ Unbalanced load operation is permissible for any combination of $+I_{O}$ and
$\mathrm{HI}_{\mathrm{O}} \mid$ which does not exceed a total of 130 mA .
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## MATING SOCKET: AC1212



Figure 2. Voltage Output vs. RTRIM

## ADJUSTABLE CURRENT OUTPUT

 WITH DUAL 15 V dc OUTPUTSPin connections to provide dual 15 V dc and a constant current output are shown in Figure 3. The current output is adjusted from $100 \mu \mathrm{~A}$ to 10 mA via $\mathrm{R}_{\text {TRIM. }}$. The value of programming resistor $\mathrm{R}_{\text {TRIM }}$ may be calculated from the relationship: $\mathrm{R}_{\text {TRIM }}=2.46 / \mathrm{I}_{\text {OUT }}$ where $\mathrm{R}_{\text {TRIM }}$ is in $\mathrm{k} \Omega$ and IOUT in mA .


Figure 3. Model 2 B35 Connection Diagram to Provide Dual 15V dc and Adjustable $100 \mu \mathrm{~A}$ to 10 mA Current Output

# Four-Channel, Isolated Thermocouple/mV Conditioners 

- HODIS 2854 MND 2853.


## FEATURES

Low Cost
Wide Input Span Range: $\pm 5 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$ (2B54) $\pm 50 \mathrm{mV}$ to $\pm 5 \mathrm{~V}$ (2B55)
12-Bit Systems Compatible
High CMV Isolation: $\pm 1000 \mathrm{~V}$ dc; CMR $=156 \mathrm{~dB} \min @ 60 \mathrm{~Hz}$
Low Input Offset Voltage Drift: $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (2B54B)
Low Gain Drift: $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max (2B54B)
Low Nonlinearity: $\pm 0.02 \% \max ( \pm 0.012 \%$ typ)
Normal Mode Input Protection (130V rms) and Filtering
Channel Multiplexing: $\mathbf{4 0 0}$ chan/sec Scanning Speed
Solid State Reliability
APPLICATIONS
Multichannel Thermocouple Temperature Measurements
Low and High Level Data Acquisition Systems
Industrial Measurement and Control Systems

## GENERAL DESCRIPTION

Models 2B54 and 2B55 are low cost, high performance, fourchannel signal conditioners. Both models are functionally complete, providing input protection, isolation and common mode rejection, multiplexing, filtering and amplification.
The 2B54 has been designed to condition low level signals ( $\pm 5 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$ ), like those generated by thermocouples or strain gages, in the presence of high common mode voltages. The 2 B 55 is optimized to condition $\pm 50 \mathrm{mV}$ to $\pm 5 \mathrm{~V}$ or 4 to 20 mA transmitter signals as inputs. The four-channel structure of both models results in significant cost and size reduction.

The high performance of the 2B54 and 2B55 is accomplished by the use of reliable transformer isolation techniques and an amplifier-per-channel architecture. Each of the input channels is galvanically isolated ( $\pm 1000 \mathrm{~V} \mathrm{dc}$ ) from the other input channels and from output ground. The amplifier-per-channel structure is used to obtain low input drift $\left( \pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max\right.$, 2B54B), high common mode rejection ( 156 dB @ 60 Hz ), and very stable gain ( $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max). Other key features include low input noise ( $0.6 \mu \mathrm{~V}$ p-p), low nonlinearity ( $\pm 0.02 \% \mathrm{max}$ ) and open-thermocouple detection (2B54).

## APPLICATIONS

Models 2B54 and 2B55 were designed to serve as a superior alternative to the relay multiplexing circuits used in multichannel data acquisition systems, computer interface systems, process signal isolators, and temperature measurement and control instrumentation. Advantages over relay circuits include functional versatility, superior performance, and solid state reliability.


TEMPERATURE MEASUREMENT SYSTEM
In thermocouple temperature measurement applications, outstanding low drift, high noise rejection, high throughput and 1000 V isolation make the 2B54 a natural choice over flying capacitor multiplexers in conditioning any thermocouple type. When cold junction compensation is required in measurement of temperature with thermocouples, the 2B54 may be used directly with the model 2B56 Universal Cold Junction Compensator.

## DESIGN FEATURES AND USER BENEFITS

High Reliability: To assure high reliability and provide isolation protection to electronic instrumentation, reliable transformer isolation and solid state switching are used. Both models have been conservatively designed to meet the IEEE standard for Transient Voltage Protection (472-1974:SWC) and offer 130 V rms normal mode input protection.

High Noise Rejection: To preserve high system accuracy in electrically noisy industrial environments, the 2B54 and 2B55 provide excellent common mode noise rejection, RFI/EMI immunity, and low pass filtering for rejection of series mode noise and $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ pickup.
Ease of Use: The multichannel, functionally complete design in a compact ( $2^{\prime \prime} \times 4^{\prime \prime} \times 0.4^{\prime \prime}$ ) module, assures ease of use, conserves board space and eliminates the need for a number of discrete components necessary in relay multiplexing circuits.
Low Cost: The 2B54 and 2B55 offer the lowest cost per channel for isolated, solid state, low level signal conditioners.

| Model | 2B54A | 2B54B | 2B55A |
| :---: | :---: | :---: | :---: |
| ANALOG INPUTS |  |  |  |
| Number of Channels | 4 | * . - | * |
| Input Span Range | $\pm 5 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$ | * | $\pm 50 \mathrm{mV}$ to $\pm 5 \mathrm{~V}$ |
| Gain Equation | $\mathrm{G}=1+10 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{G}}$ | * |  |
| Gain Error | $\begin{aligned} & \pm 0.2 \% \max (G=50 \text { to } 300) \\ & \pm 1 \% \max (G=1000) . \end{aligned}$ | * | $\begin{aligned} & \pm 0.2 \% \max (G=1 \text { to } 100) \\ & \mathrm{NA} \end{aligned}$ |
| Gain Temperature Coefficient | $\pm 35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| Gain Nonlinearity ${ }^{1}$ | $\pm 0.03 \%$ max ( $\mathrm{G}=50$ to 300 ) | $\pm 0.02 \% \max ( \pm 0.012 \%$ typ) | $\pm 0.02 \% \max (\mathrm{G}=1$ to 100 ) |
|  | $\pm 0.03 \%(G=1000)$ | - | NA |
| Offset Voltage : NA |  |  |  |
| Input Offset, Initial (Adj. to Zero) | $\pm 20 \mu \mathrm{~V}$ max |  | $\pm 50 \mu \mathrm{~V}$ max |
| vs. Temperature $\quad$ vs. | $\pm 2.5 \mu \mathrm{~V} f^{\circ} \mathrm{C} \text { max }$ | $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left( \pm 0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ | $\pm 5 \mu \mathrm{~V} \rho^{\circ} \mathrm{C} \text { max }$ |
| vs. Tıme | $\pm 1.5 \mu \mathrm{~V} /$ month |  | * |
| Output Offset (Adjustable to Zero) vs. Temperature | $\begin{aligned} & \pm 12 \mathrm{mV} \text { max } \\ & \pm 50 \mu \mathrm{~V} /^{\circ} \mathrm{C} \text { max } \end{aligned}$ | * |  |
| Total Offset Drift (RTI), max | $\pm\left(2.5+\frac{50}{\mathrm{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\pm\left(1+\frac{50}{\mathrm{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\pm\left(5 \mu \mathrm{~V}+\frac{50}{\mathrm{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Noise Voltage |  |  |  |
| CMV, Channel-to-Channel or |  |  |  |
| Channel-to-Ground |  |  |  |
| Continuous, ac, 60 Hz | 750 V rms | * | * |
| Continuous, ac or dc | $\pm 1000 \mathrm{~V} \mathrm{pk}$ max | * | * |
| Common Mode Rejection |  |  |  |
| $\mathrm{R}_{\mathrm{S}} \leqslant 100 \Omega, f \geqslant 50 \mathrm{~Hz}$ | $156 \mathrm{~dB} \min (\mathrm{G}=1000)$ | * | $145 \mathrm{~dB} \min (\mathrm{G}=100)$ |
| $\mathrm{R}_{\mathrm{S}} \leqslant 100 \Omega, f \geqslant 50 \mathrm{~Hz}$ | 128 dB min ( $\mathrm{G}=50$ ) | * | $110 \mathrm{~dB} \min (\mathrm{G}=1)$ |
| Normal Mode Input, Without Damage | 130 V rms, 60 Hz | * | + |
| Normal Mode Rejection, @ 60Hz | 55 dB min $(\mathrm{G}=1000)$ | * | $55 \mathrm{~dB} \min (\mathrm{G}=100)$ |
| Input Resistance, Power On | $100 \mathrm{M} \Omega$ | * |  |
| - Power Off | $35 \mathrm{k} \Omega$ min | * | $74 \mathrm{k} \Omega$ min |
| Input Bias Current | +8 nA max | * |  |
| Open Input Detection Time ${ }^{2}$ | $6 \mathrm{sec}(\mathrm{G}=1000)$ | * | NA |
|  | $120 \mathrm{sec}(\mathrm{G}=50)$ | * | NA |
| Open Input Response | Negative Overscale | * | NA |
| ANALOG OUTPUT |  |  |  |
| Output Voltage Swing ${ }^{3}$ | $\pm 5 \mathrm{~V} @ \pm 5 \mathrm{~mA}$ | * |  |
| Output Noise, dc - 100 kHz | $0.8 \mathrm{mV} \mathrm{p}-\mathrm{p}$ | * . | * |
| Output Resistance |  |  |  |
| Direct Output | $0.1 \Omega$ | * | * |
| Switched Output | $35 \Omega$ | * | * |
| CHANNEL SELECTION |  |  |  |
| Channel Selection Time to $\pm 0.01 \%$ FS | 2.5 ms max | * | * |
| Channel Scanning Speed | 400 chan $/ \mathrm{sec} \mathrm{min}$ | * - | * |
| Channel Select Input Reverse Voltage |  |  | - |
| Rating | 3 V max | * | * |
| POWER SUPPLY |  |  |  |
| Voltage |  |  |  |
| Output $\pm \mathrm{V}_{\mathbf{S}}$ (Rated Performance) | $\pm 15 \mathrm{~V} \mathrm{dc} \pm 10 \%$ | * | * |
| (Operating) | $\pm 12 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ de max | * | * ${ }^{\text {* }}$ |
| Oscillator $+V_{\text {OSC }}$ (Rated Performance) | +13.5 V to +24 V | * | * |
| Absolute max $+\mathrm{V}_{\text {OSC }}$ | $+26 \mathrm{~V}$ | * : | * |
| Current |  |  |  |
| Output $\pm \mathrm{V}_{S}= \pm 15 \mathrm{~V}$ | $\pm 4 \mathrm{~mA}$ max | * | * |
| Oscillator $+\mathrm{V}_{\text {OSC }}=+15 \mathrm{~V}$ | 40 mA max | * * | * |
| Supply Effect on Offset |  |  |  |
| Output $\pm \mathrm{V}_{\text {S }}$ | $100 \mu \mathrm{~V} / \mathrm{V}$ R TO | * | * |
| Oscillator $+\mathrm{V}_{\text {OSC }}$ | $1 \mu$ V/V RTI | * | * |
| ENVIRONMENTAL |  |  |  |
| Temperature |  | - |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | * : |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | * . |
| 'Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | * |
| Relative Humidity |  |  |  |
| Non-Condensing to $+40^{\circ} \mathrm{C}$ | 0 to 85\% | * | * |
| CASE SIZE | $2^{\prime \prime} \times 4^{\prime \prime} \times 0.4^{\prime \prime}$ | * | * |

- Specifications same as 2B54A.
${ }^{1}$ Gain nonlinearity is specified as a percentage of output signal span representing peak deviation
from the best straight line; e.g. nonlinearity at an output span of 10 V pk-pk ( $\pm 5 \mathrm{~V}$ ) is $\pm 0.02 \%$ or $\pm 2 \mathrm{mV}$.
${ }_{2}$ from the best straight line; e.g. nonlinearity at an output span of 10 V pk-pk ( $\pm \mathrm{PV}$ ) is $\pm 0.02 \%$ or
${ }^{2}$ Response time can be reduced by additio
cause output to saturate on all channels.
${ }^{3}$ Protected for shorts to ground and/or either supply voltage.
Specifications subject to change without notice.


## MOUNTING CARDS <br> -AC1215, AC1216

The AC1215 and AC1216 mounting cards are available to assist in evaluation of the 2B54 and 2B55. These $41 / 2^{\prime \prime} \times 6^{\prime \prime}$ printed circuit edge connector cards have sockets that allow a 2B54/2B55 and 2B56 to be plugged directly onto them, as well as offset adjustment pots, and address decoding circuitry. The AC1215 and AC1216 differ only in input signal connections: the AC1215 includes a screw terminal block and AC1216 has an edge connector.


2B54/2B55 PIN DESIGNATIONS


AC1215 OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## Mating Connector:

Cinch 251-22-30-160 or equivalent.

## 

## FUNCTIONAL DESCRIPTION

The internal structure of the 2B54/2B55 is shown in Figure 1. Four individually isolated input channels are multiplexed into a single output buffer, with the desired channel selected by control inputs SELECT A through SELECT D. Isolated power and timing signals for the input channels are provided by an internal oscillator.
Each channel contains an input protection and filtering network and a low-drift amplifier whose gain is set by a usersupplied resistor ( $\mathrm{R}_{\mathrm{G}}$ ). Additional filtering is provided in the amplifier circuit. This structure preserves signal integrity by taking all signal gain ahead of the isolation and multiplexing circuits. The isolated power supply for each channel is brought out to permit convenient fine adjustment of the input offset voltage if desired.
Transformer coupling is used to achieve stable, reliable galvanic isolation of each channel from all other channels and from output ground. Although the bandwidth of the input channels is small ( $<2 \mathrm{~Hz}$ at high gains) to provide immunity to normalmode noise, the multiplexing technique allows the channels to be scanned at a high rate ( 400 channels $/ \mathrm{sec}$ ). Thus a high revisitation rate is maintained even in systems with a large number of input channels.

The output buffer amplifier operates at unity gain with feedback provided by an external connection from the DIRECT output to the SENSE input. The DIRECT output provides a $\pm 5 \mathrm{~V}$ swing with low source resistance to permit error-free operation with heavy loads. In addition, a separate seriesswitched output with an active-low enable control is provided so that multiple modules may be combined without the use of external analog multiplexers. An offset trim point which does not affect drift is also provided on the output channel.


Figure 1. 2B54/2B55 Functional Diagram
The internal oscillator has its own power supply pins for enhanced application flexibility, and a sync mechanism is provided to eliminate beat-frequency errors when multiple 2B54/

2B55's are used or when a system clock is present.
The 2B54 and 2B55 share the same design, differing only in input specifications and filter characteristics.

## OPERATING INSTRUCTIONS

The connections shown in Figure 2 are common to most applications of the 2B54/2B55, and in many cases will be all that is required. The following sections describe this basic application and also detail some optional connections which enhance the module's utility in more complex applications.


Figure 2. Basic 2B54/2B55 Application

## Interconnection Guidelines

In any high accuracy isolator application it is important to minimize coupling between input and output, and the 2B54/ 2B55 pinout has been designed to make this easy to do. For best results, keep all leads associated with signals on the input edge as far as possible from signals on the output edge. This will minimize the effects of board leakage and capacitance. The use of a guard track on both sides of the board (Figure 2) can also be helpful.

The power supplies should be decoupled with tantalum capacitors as close to the unit as possible. For lowest noise, the output grounding scheme should be as shown in Figure 2. The output signal common is connected directly to pin 12 , with power supply returns brought separately to that pin so that power supply currents do not flow in the low lead of the signal output.

Since most of the power taken by the 2B54/2B55 is supplied to the internal oscillator which requires only a positive supply and can accommodate a wide range of supply voltages, it is sometimes desirable to power the oscillator from a convenient source of unregulated power (such as +24 V ). The $0.1 \mu \mathrm{~F}$ capacitor should be then connected directly from pin 12 to pin 31. Since the output and oscillator circuits are not fully isolated, a de path must exist between the two power supply commons. A small one or two volts potential difference between OUT COM and OSC COM will not affect operation.

## Gain Setting

The gain of each channel is independently set by a usersupplied resistor $\left(\mathrm{R}_{\mathrm{G}}\right)$ connected as shown in Figure 2. Channel gain will normally be selected so that the maximum output of the signal source will result in a plus or minus full scale $\left( \pm 5 \mathrm{~V}\right.$ ) output swing. The resistor value required is $\mathrm{R}_{\mathrm{G}}=$ $10 \mathrm{k} \Omega /(\mathrm{G}-1)$. Thus if $\mathrm{R}_{\mathrm{G}}=101 \Omega$, the gain will be 100 , and an input signal swing of $\pm 50 \mathrm{mV}$ will yield an output span of $\pm 5 \mathrm{~V}$.
A parallel trim on the gain-setting resistor can be used to trim out the resistor's tolerance and the module's gain error (Figure 3). Since a parallel trim will always increase the gain, the value of the gain-setting resistor should be chosen to give an untrimmed gain somewhat lower than the desired trimmed gain. Good quality metal-film resistors should be used for $\mathrm{R}_{\mathrm{G}}$ since gain accuracy and drift are a direct function of $\mathrm{R}_{\mathrm{G}}$ 's characteristics. Cermet pots are suitable for the trim.


Figure 3. Input Offset and Gain Adjustments

## Optional Offset Adjustment

The 2B54/2B55 has provision for fine adjustment of the input offset of each channel and the output offset of the entire module. None of the offset adjustments affect offset drift, and there is no need to make any adjustment unless the application calls for tighter offsets than those specified for the module type.

Connections for input offset adjustment are shown in Figure 3. This is a fine trim with a limited range ( $\pm 250 \mu \mathrm{~V}$ referred to the input), and in most applications can be used to adjust each channel for zero offset while operating at the desired gain. Since the range of the input offset trim is small, it will usually be necessary to adjust output offset first. This can be conveniently done by operating one channel with zero input at unity gain (by disconnecting the gain resistor) and adjusting the output offset control for zero output. Connections for output offset adjustment are shown in Figure 4.


Figure 4. Output Offset and Master Gain Adjustments
An alternative offset adjustment procedure is appropriate in applications where the channel gains are field-selected by switching the gain-setting resistor. Here it is desirable to set the input offset so that there is no zero shift at the output when the gain is changed. To make the adjustment, switch back and forth from low to high gain with zero input and adjust the input offset control until no shift occurs at the output when changing gains. Then adjust the output offset control for zero output at the lower gain.

Stable components (a metal film resistor and a cermet pot) should be used for the input offset adjustment to avoid compromising drift. Output offset adjustment components are not critical and may be omitted altogether when a single 2B54/ 2B55 is followed by an A to D Converter that has a zero adjustment.

## Channel Selection

Each channel in the 2B54/2B55 is turned on and off by a SELECT input. As indicated in Figure 1, each SELECT input consists of an L.ED in series with a resistor, and is not connected to any other circuits in the module. Turning the LED on ( $1 \geqslant 2.5 \mathrm{~mA}$ ) turns the channel on, and turning the LED off ( $\mathrm{I} \leqslant 50 \mu \mathrm{~A}$ ) turns the channel off. This allows considerable flexibility of connection, but the easiest way to use the SELECT inputs is to tie all four SELECT + pins to +5 V and drive the SELECT-inputs from TTL logic (either open-collector or totem-pole outputs can be used), as shown in Figure 2.
It is also possible to use CMOS logic to drive the SELECT inputs (Figure 5 ). With a +15 V logic supply a standard CMOS decoder or gate can supply enough current to drive the SE-
LECT inputs directly, but at lower supply voltages it is advisable to use a buffer such as that shown in Figure 5b. The power taken by the SELECT inputs is small, since only one is on at a time, but at the higher CMOS supply voltages more current than the required 2.5 mA will flow. This does not affect operation, but if desired the current can be brought back to the minimum value with series resistors as shown in Figure 5. Use $2 \mathrm{k} \Omega$ for 10 V operation, and $3.9 \mathrm{k} \Omega$ at 15 V .
The maximum reverse voltage applied to any SELECT input must be limited to 3 V to avoid damage to the LED. Maximum forward current should be kept below 25 mA . Each SELECT input is isolated from all other circuits in the module and may be operated up to $\pm 50 \mathrm{~V}$ away from output and power ground.
Channels may be selected in any order, and there are no restrictions on rate or duty cycle except the 2.5 ms settling time for access to a channel. It should be noted, however, that selecting two or more channels simultaneously for more than a few microseconds will result in a very long settling time when the conflict is resolved. Timing overlaps should therefore be avoided.


Figure 5 a.


Figure 5 b.
Figure 5. CMOS Channel Selection

## Channel Expansion

The 2B54/2B55 has provision for directly interconnecting several modules when more than four channels are needed. The series-switched outputs of a group of modules are connected together, the SELECT inputs are driven in parallel, and the output of the desired module is selected using the Output Enable pin. This is shown in Figure 6. A single 74LS139 decoder is used to drive the SELECT inputs of up to four modules, and also provides address expansion so that the binary coded channel address word selects the appropriate module output via the Output Enable pins. The overall operation of the series-switched outputs is analogous to three-state logic, and the output rail is thus an analog bus.
It is possible to operate up to sixteen modules in parallel, for a total of 64 input channels. Note that it will be necessary to break up the SELECT inputs into several groups to avoid overloading the decoder when many modules are used. The settling time of the output switches is $<50 \mu$ s to $\pm 0.01 \%$ and is thus negligible in comparison to the channel selection times.

The Output Enable signal is active low, and is compatible with both TTL and CMOS logic. The switching threshold is +1.8 V ; input current at 0 V is typically -0.4 mA .
The output resistance of the Switched Output (typically $35 \Omega$ $+0.5 \% /{ }^{\circ} \mathrm{C}$ ) is low enough to provide fast switching times but will cause gain errors when driving a heavy load. A single buffer isolating the Switched Outputs from the load will solve this problem in an "analog bus"' application (Figure 6). In single-module applications the DIRECT (low impedance) output should be used. Note that in all cases the SENSE pin must be connected to the DIRECT output to provide feedback for the output amplifier.


Figure 6. Expansion to More than Four Channels

## Synchronization

In applications where multiple 2B54/2B55's are used in close proximity or when system clock signals are present near the isolator, differences in individual oscillator frequencies may cause "beat frequency" related output errors. To eliminate these errors, multiple units may be synchronized by connecting the SYNC OUT (pin 33) terminal to the SYNC IN (pin
32) terminal of the adjacent 2B54/2B55 (Figure 7). The first of a group of modules may be synchronized to an external source via the SYNC IN pin. To minimize noise pickup, sync wiring should be separated from analog signal runs.
The frequency of the external sync source, when used, will have a small effect on the gain and output offset of the 2B54/ 2B55. Thus any adjustments should be made with the module synchronized.


Figure 7. Synchronization

## Open Input Detection

The 2B54 always responds to an open-circuit condition on a channel input by presenting a negative overscale (typically -7 V ) at the output when the affected channel is selected. The response time to detect an open input can be in the tens of seconds, since only a few nA of input bias current is available to charge the input filter. If shorter response times are desired, or if a positive overscale is the desired response, one of the circuits shown in Figure 8 can be used to augment or reverse the input bias current. Either circuit will produce a bias current of approximately 20 nA which can be used to aid or oppose the $3 n A$ typically supplied by the module, as shown. The circuit of Figure 8A has the advantage of simplicity, but the highvalue resistor may not be readily available. Figure 8B shows how to solve the problem at the expense of complexity. The values shown may be modified to give an optimum trade of bias current for response time in a given application. A 2 to 5 second response is typichl for the values shown.
The same circuits may be used to get open input detection with the 2B55, which is not specified for stand-alone open input response.


Figure 8. High Speed or Reversed Open Input Detection

## Output Filtering

In most applications, no output filtering will be required since the effect of the small carrier-related noise spikes on the output ( $<1 \mathrm{mV}$ p-p, 100 kHz B.W.) drops off rapidly as bandwidth decreases and in many cases will be negligible. In some applications (e.g., when driving a successive-approximation A to D) the effective system bandwidth may be large enough to pass the noise. To eliminate the carrier noise (without any effect on switching times), a simple R-C filter may be used at the output (Figure 9A). Only one filter is needed even when multiple modules are used, as shown in Figure 9B. If the load to be driven has an input resistance of less than $10 \mathrm{M} \Omega$, a buffer will be needed.


Figure 9. Output Filtering

## CMR AND NMR PERFORMANCE

Common mode rejection is a result of both isolation and filtering and indicates ability to reject common mode inputs while amplifying differential signal inputs. CMR is dependent on source impedance imbalance, signal frequency and conditioner gain.
Normal mode rejection is also a function of the 2B54/2B55 gain. Figures 10 and 11 illustrate typical CMR and NMR performance. Note that any additional low pass filtering (e.g., an integrating A to D converter) at the output of the 2B54/ 2B55 will further improve both CMR and NMR performance.


Figure 10. Common Mode and Normal Mode Response Model 2B54


Figure 11. Common Mode and Normal Mode Response Model 2B55

## APPLICATIONS

Thermocouple Temperature Measurement: Figure 12 shows a four-channel thermocouple input system with isolation, amplification, and multiplexing provided by the 2B54. Several different thermocouple types are used, and the gain-setting resistors on each channel have been chosen to take the standard ANSI range for each type to a 5 V output span. Since
thermocouples must be compensated for the temperature of the reference junction which is formed where the thermocouple leads are terminated, the 2B56 Universal Cold Junction Compensator is used. The 2B56 monitors the temperature of the reference junction (terminal block) via an external sensor and corrects the signal at the output of the 2B54 for reference temperature. Compensation for several thermocouple types is selectable via digital control inputs. Thermocouple linearization, if neeeded, would be typically performed in system's software.


Figure 12. Four-Channel Thermocouple Temperature Measurement with Cold Junction Compensation
Process Signals Interface: In Figure 13, the 2B55 is used to provide floating inputs for four $4-20 \mathrm{~mA}$ process signal loops. The use of floating inputs in this type of application gives protection from common-mode voltages and greatly simplifies system configuration, since additional loads in series with the loop can be connected on either side of the isolator input.
Each current input is converted into a 1 to 5 volt signal by a $250 \Omega$ resistor. The 2 B 55 is operated at unity gain (no gainsetting resistors) so that a 1 to 5 volt signal appears at the output. Since no gain-setting resistors are used, gain adjustment, if required, is done by connecting trims directly across the input resistors. Other current ranges can be accommodated by changing the value of the input resistors.
When there are several loads on the loop, compliance voltage at the transmitter may be at a premium. In this case it will be advantageous to reduce the voltage swing at the isolator inputs by using smaller resistors (perhaps $25 \Omega$ ) and scaling the output back to a 5 V span by taking an appropriate gain in the isolator.


Figure 13. Isolated 4-20mA Loop Signals Interface

High Accuracy, Thermocouple Cold Junction Compensator

## - O. M002 2356

FEATURES
Universal Thermocouple Compensation: Internally Provided: Types J, K, T
User Configurable: Types E, R, S, B Digitally Programmable
High Accuracy: $\pm 0.8^{\circ} \mathrm{C}$ max over $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$
High Ambient Rejection: 50 to 1 min
Low Cost
Small Size: $1.5^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$
APPLICATIONS
Thermocouple Signal Conditioning
Temperature Measurement and Control Systems
Temperature Data Acquisition and Logging
Temperature Controllers

correction to the thermocouple output signal. The first method, accomplished by immersing the reference junction in an ice bath maintained at $0^{\circ} \mathrm{C}$ is not very practical. The 2B56 employs the second method and has been specifically designed to eliminate the need for ice baths by electronically simulating the desired reference point. Digital programmability, high accuracy and low cost make the 2B56 ideal for single or multichannel thermocouple temperature measurement, indication or control systems.

## FUNCTIONAL DESCRIPTION

The 2B56 compensates for cold junction temperature by adding a correction signal at the output of the user's thermocouple amplifier, as shown in Figure 1. The value of the correction signal is determined by the cold junction temperature, as measured by a sensor, and the thermocouple type in use, as specified by two digital TYPE SELECT inputs. Since compensation is done at the output of the thermocouple amplifier it is also necessary to scale the correction signal for the gain of the amplifier. This is done by a scaling circuit which has provision for a user-supplied gain-setting resistor for each thermocouple type in use.
Compensating networks for thermocouple types J, K, and T are built into the 2B56. A fourth compensation (X) can be programmed with two external resistors for any other thermocouple type. The $X$ compensation can also be used without programming resistors to obtain an uncompensated output when sensors other than thermocouples are in use.

| MODEL | 2B56A |
| :---: | :---: |
| COLD JUNCTION COMPENSATION Thermocouple Types: |  |
|  |  |
| Internally Compensated | J, K, T |
| Externally Programmable | B, E, R, S, None |
| - Reference Temperature | $0^{\circ} \mathrm{C}$ |
| Compensation Accuracy |  |
| Total Output Error @ $+25^{\circ} \mathrm{C}^{1}$ | $\pm 0.2{ }^{\circ} \mathrm{C}$ |
| vs. Ambient Temperature ( $+5^{\circ} \mathrm{C}$ to $\left.+45^{\circ} \mathrm{C}\right)^{1}$ | $\pm 0.8^{\circ} \mathrm{C}$ max |
| Compensation Error |  |
| vs. Sensor Temperature ( $+5^{\circ} \mathrm{C}$ to $\left.+45^{\circ} \mathrm{C}\right)^{2}$ | $\pm 0.4^{\circ} \mathrm{C} \max \left( \pm 0.15^{\circ} \mathrm{C}\right.$ typ) |
| vs. Compensator Module Temperature $\left(0 \text { to }+70^{\circ} \mathrm{C}\right)^{3}$ | $\pm 0.02{ }^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C} \max \left(0.01{ }^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}\right.$ typ) |
| Cold Junction Temperature Sensing Element | AD590 or 2 N 2222 |
| INPUT SPECIFICATIONS |  |
| Voltage Signal Range | $\pm 10 \mathrm{~V}$ |
| Input Impedance | $100 \mathrm{k} \Omega$ |
| Signal Gain ${ }^{4}$ | +1V/V |
| vs. Temperature | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Voltage | $\pm 1 \mathrm{mV}$ max |
| vs. Temperature | $\pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| OUTPUT SPECIFICATIONS ${ }^{5}$ |  |
| Output Voltage | $\pm 10 \mathrm{~V}$ @ $\pm 5 \mathrm{~mA}$ |
| Output Impedance | $0.1 \Omega$ |
| DYNAMIC RESPONSE |  |
| Selection Settling Time | 0.5 ms |
| Signal Settling Time, to $\pm 0.01 \%$ | $50 \mu \mathrm{~s}$ |
| DIGITAL INPUTS |  |
| POWER SUPPLY |  |
| Analog, Rated Performance | $\pm 15 \mathrm{~V}$ dc $\pm 10 \%$ @ $\pm 5 \mathrm{~mA}$ |
| Operating | $( \pm 12 \mathrm{~V}$ to $\pm 18 \mathrm{~V} \mathrm{dc})$ |
| Digital, $\mathrm{V}_{\mathrm{DD}}$ | +5 V to +15 V dc (e) 2 mA max |
| TEMPERATURE RANGE |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| CASE SIZE | $1.5^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$ |

${ }^{1}$ Total compensation error composed of errors of temperature sensor and module at the same ambient temperacure.
${ }^{2}$ Compensation error contributed by ambient temperature changes at temperature sensor.
${ }^{3}$ Compensation error contributed by ambient temperature changes at the module.
${ }_{5}^{4}$ Signal gain of 2 is also available by jumper selection.
${ }^{5}$ Protected for shorts to ground or either supply voltage.
Specifications subject to change without notice.

| a <br> Type | Max Gain for Sensor Temp |  |
| :--- | :---: | :---: |
| to $+\mathbf{4 5 ^ { \circ }} \mathrm{C}$ | to $+\mathbf{7 0}{ }^{\circ} \mathrm{C}$ |  |
| J | 1000 | 650 |
| K, T | 1300 | 820 |
| E | 870 | 550 |
| R,S | 9000 | 5500 |
| B | Any | Any |

Table I. Maximum Gain vs. Sensor Temperature and Thermocouple Type

| T Type | RX1 | RX2 |
| :--- | :---: | :--- |
| E | $412 \mathrm{k} \Omega$ | $1.43 \mathrm{k} \Omega$ |
| R, S | $412 \mathrm{k} \Omega$ | $121 \Omega$ |

Table II. Resistor for Compensating Types $E, R$ and $S$

| Type Sel. Logic |  | Compensation |
| :---: | :---: | :---: |
| B | A |  |
| 0 | 0 | J |
| 0 | 1 | K |
| 1 | 0 | T |
| 1 | 1 | X |

Table III. Digital Selection
of Compensation Type

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


NOTE:
TERMINAL PINS INSTALLED ONLY IN SHADED HOLE LOCATION


PIN DESIGNATIONS

| PIN | FUNCTION | PIN | F UNCTION |
| :---: | :--- | :---: | :--- |
| 1 | SIGNAL INPUT | 18 | ANALOG COMMON |
| 2 | SENSOR SELECT | 19 | Z TYPE SELECT |
| 3 | SENSOR SELECT | 20 | T TYPE SELECT |
| 4 | SENSOR INPUT | 21 | +VDD |
| 5 | SENSOR SELECT | 22 | DIGITAL COMMON |
| 6 | SENSOR SELECT | 23 | +V |
| 7 |  | 24 |  |
| 8 | VREF | 25 |  |
| 9 |  | 26 |  |
| 10 |  | 27 | $-V_{S}$ |
| 11 | "X" COMPENSATION | 28 |  |
| 12 | TYPE J | 29 |  |
| 13 | TYPE K GAIN | 30 |  |
| 14 | TYPE T | GELECT | 31 |
| 15 | TYPE "X" |  | 32 |
| 16 |  | 33 | OUTPUT |
| 17 | ANALOG COMMON | 34 | SCALE |

MATING SOCKET: AC1217

A buffer amplifier is provided at the output of the 2B56 to preserve accuracy when driving heavy loads. The gain from $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUT }}$ will be +1 when SCALE is connected to VOUT (see Figure 1). Input and output signal swings of up to $\pm 10 \mathrm{~V}$ can be accommodated with this connection. When the SCALE pin is left open, the gain from $V_{\text {IN }}$ to $V_{\text {OUT }}$ is +2 . This is useful when interfacing a thermocouple amplifier with a $\pm 5 \mathrm{~V}$ output swing (such as the 2B54) to an A to D converter with a $\pm 10 \mathrm{~V}$ input range.


Figure 1. $2 B 56$ Functio.al Block Diagram
It should be noted that the 2B56 is designed for use with noninverting thermocouple amplifiers. Thus a positive voltage change at the input of the 2B56 must indicate increasing temperature.

## OPERATING INSTRUCTIONS

Temperature Sensors: The temperature sensor used with the 2B56 can be either the Analog Devices AD590 temperature transducer or the popular 2N2222 transistor. Either sensor type can be used without loss of accuracy, but each has advantages in different applications. The 2 N 2222 (the metal can version must be used) is widely available at very low cost. However, an adjustment must be made whenever the sensor is replaced. The AD590 is available in several precalibrated accuracy grades, but at somewhat higher cost.
Connections are shown for both sensor types in Figure 2. Resistor $\mathrm{R}_{\mathrm{CAL}}$ is the calibration adjustment point. It is used only to adjust for unit-to-u nit variations in the sensors. All other adjustments have been made internal to the 2B56.


Figure 2. Sensor Connections and Calibration
With either sensor type, proper placement of the sensor is important. Close thermal contact of the sensor and the thermocouple termination point (reference junction) is necessary, particularly when nearby heat sources are present, since these could cause the sensor temperature to differ from the reference junction temperature. In multichannel applications, care should be taken to keep all input terminals at the same temperature to avoid channel-to-channel errors. The sensor may be placed at any distance from the 2B56. When the sensor leads are more than ten feet long, or where strong noise sources are present, shielded cable should be used with the 2 N 2222 sensor. The AD590 will operate properly with twisted-pair leads at distances up to a few hundred feet.
Gain Selection: Since the 2B56 performs cold junction compensation at the output of the user's thermocquple amplifier, it must take the gain of that amplifier into account. For this purpose, four gain-programming pins are provided: one each for the J, K, and T compensations and one for the $X$ (userselected) compensation. Thus the user's thermocouple amplifiers can have different gains for each thermocouple type in use, and the 2B56 gain will be selected automatically when the thermocouple type is selected at the digital TYPE SELECT inputs. Gain-programming resistors are connected as shown in Figure 1. The value of each resistor is $\mathrm{R}=10 \mathrm{k} \Omega /(\mathrm{G}-1)$ where $G$ is the gain of the user's thermocouple amplifier from the thermocouple terminals to the input of the 2B56. As an example, if the thermocouple amplifiers in use have a gain of 110 for type J, 90 for type K , and 220 for type T , then $\mathrm{R}_{\mathrm{J}}=$ $91.7 \Omega, \mathrm{R}_{\mathrm{K}}=112 \Omega$, and $\mathrm{R}_{\mathrm{T}}=45.7 \Omega$. Gain resistor pins for unused thermocouple types must be grounded. The resistors used to set gain should have a tolerance of $1 \%$ or better. A $1 \%$ error in setting gain will result in a $0.01^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}$ slope error.
The gain of the thermocouple amplifier will normally be determined by the thermocouple type, temperature measurement range, and $A$ to $D$ converter input range, but there are some practical limits imposed by the 2B56. The minimum
allowable gain for proper operation is 40 . The maximum gain which can be used is limited by the dynamic range of the compensation circuits in the 2B56, and is a function of thermocouple type and the temperature range (at the sensor) over which compensation is to be effective. Table I lists the maximum gain for each thermocouple type both for the specified $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ sensor temperature range and for a wider (reduced accuracy) 0 to $+70^{\circ} \mathrm{C}$ range.


Figure 3. Error Due to Thermocouple Nonlinearity
Compensation of Other Thermocouple Types: Compensation for type J, K, and T thermocouples is built into the 2B56. A fourth compensation can be added by installing two resistors ( $\mathrm{R}_{\mathrm{X} 1}$ and $\mathrm{R}_{\mathrm{X} 2}$ ) as shown in Figure 1. Table II gives the values needed for proper compensation of type $E, R$, and $S$ thermocouples. Type B thermocouples are a special case, in that they have almost no output in the $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ range, and therefore, do not need cold junction compensation at all. To accommodate a type B thermocouple, select No Compensation (described in the next section). Errors due to cold junction temperature will be less than $\pm 1^{\circ} \mathrm{C}$ for any measurement temperature above $260^{\circ} \mathrm{C}$. In the measurement range beyond $1000^{\circ} \mathrm{C}$ (where type B thermocouples are normally used) the error will be less than $\pm 0.3^{\circ} \mathrm{C}$.
No Compensation Operation: In some instances it may be desirable to disable the compensation function of the 2B56, so that it functions as a straight-through amplifier with a gain of one (or two, if the output scaling feature is used). This might be done, for example, in a multichannel system with a mixture of thermocouples and strain gage signals or other sources requiring no compensation. It is also necessary when using the type B thermocouple, as described above. The X compensation can be programmed to provide no compensation by grounding pin 11 (X COMP), Figure 1. A $200 \Omega$ resistor should be used for $\mathrm{R}_{\mathrm{X}}$ (at any gain). Selecting X compensation with this connection will give an uncompensated output.
Digital Inputs: The TYPE SELECT inputs are compatible with TTL or CMOS logic, or may be used with jumpers or switches. Table III shows the truth table for these inputs. Each input has an internal $22 \mathrm{k} \Omega$ pullup resistor to $V_{D D}$ and drives a single CMOS gate. For use with TTL signals, $V_{D D}$ should be connected to the +5 V logic supply. When CMOS logic is used, connect $V_{D D}$ to the CMOS logic power supply (which must be in the +5 V to +15 V range). If jumpers or switches are used, connect $V_{D D}$ to the +15 V analog power supply. Grounding a SELECT input will give a logic " 0 "; an open input will be at logic " 1 " due to the action of the internal pullups.

A separate pin is provided for logic ground to minimize ground loop problems. However, for proper operation logic ground at the module must be within $\pm 0.3 \mathrm{~V}$ of analog common. Failure to observe this restriction may result in damage to the module.
Calibration: Only one adjustment is necessary to get proper operation of the 2B56. This is shown in Figure 2 for both sensor types. $\mathrm{R}_{\mathrm{CAL}}$ is adjusted to obtain the correct voltage at $V_{\text {CAL }}$ for the appropriate sensor type and temperature, as listed in Table IV. Use a high-impedance voltmeter to measure $\mathrm{V}_{\mathrm{CAL}}$ to prevent loading errors.
The tolerance to which the calibration adjustment must be made depends on the requirements of the application. For either sensor type, and for all thermocouple types, each millivolt of calibration error will result in a temperature offset error at the 2B56 output of $0.44^{\circ} \mathrm{C}$, accompanied by a slope error of $0.0015^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}$.
Curvature Error: The voltage output of thermocouples is a nonlinear function of temperature, so the reference junction output which is compensated by the 2B56 is also nonlinear. The correction signal generated by the 2B56, however, is approximately linear. The 2B56 is adjusted internally to give the best fit of its linear correction to the nonlinear reference junction output over the $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ range. The remaining error, which is included in the specifications given on page 2 , is shown for each thermocouple type in Figure 3. Note that as a result of thermocouple nonlinearity the error at $+25^{\circ} \mathrm{C}$ will not be zero after calibration is done. The error for a particular thermocouple type could be adjusted to zero at $+25^{\circ} \mathrm{C}$ by appropriate adjustment of the thermocouple amplifier offset, but the improvement will be at the expense of increased errors over the $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ range.

## APPLICATIONS

The application of the 2B56 to a single-channel system is shown in Figure 1. Because the 2B56 compensates at the output of the thermocouple amplifier, it is also very attractive for use in multiplexed multichannel systems. Three typical applications are shown in Figure 4. The amplifier-per-channel structure shown in Figure 4a is one example of a system which could have a different gain for each thermocouple type in use, with channels preassigned or switchable for thermocouple type. The model 2B30 may be used as an amplifier for applications not requiring isolation.
In systems of this type, it is important that the ON resistance of the multiplex switches be less than 100 ohms, since larger values can create slope errors in the 2B56. If switches with higher resistance are used, a unity-gain buffer should be placed between the multiplexer and the 2B56. An AD741 or AD301type amplifier will suffice unless the system is very fast.
Figure 4b shows an input-multiplexed system. Different gains for different channels in this type of system are sometimes provided by software control of the amplifier gain. The 2B56 can also accommodate this situation, since it can accept a different gain for each thermocouple type.

Figure 4 c shows a somewhat different application of the 2B56. Here the signal input is grounded, so that the output is simply the correction signal rather than a corrected version of the input. In this case the actual summation is done elsewhere, usually in the processor following the A to D converter. The advantage of such a structure is that it allows somewhat simpler calibration of the individual channels because the compensator can be bypassed.
There is no electrical limit to the number of channels that can be served by a single 2B56 in these applications or the

4a.

$4 b$.

$4 c$.


Figure 4. Model $2 B 56$ in Various Multichannel Applications many others that are possible. There is, however, a thermal limit in that a single temperature sensor must accurately monitor the temperature of a number of sets of input terminals. The actual channel limit will thus be determined by the allowable error and the degree to which all the inputs can be held at the same temperature.
Figure 5 shows the application of the 2B56 to the output of the 2B54 Four-Channel Isolator. More than one 2B54 can be served by the same 2B56 by using the built-in output switches of the 2B54 to connect several isolators to one output line. Note that the values of the gain-setting resistors for the 2B54 and 2B56 are the same, since both have the same gain formula. This permits very simple reconfiguration when the system must be tailored for new applications.


Figure 5. Four-Channel Thermocouple Temperature Measurement with Cold Junction Compensation

## MODE 2357

## PRELIMINARY TECHNICAL DATA

FEATURES
Low Cost
Compatible with Standard $4-20 \mathrm{~mA}$ Loops
Low Span Drift: $\pm 0.005 \%{ }^{\circ} \mathrm{C}$ max
Low Nonlinearity: $\pm 0.05 \%$ max
RFI Immunity
Small Size: $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$
APPLICATIONS
Temperature Monitoring and Control
Remote Temperature Sensing
Process Control Systems
Energy Management Systems

## GENERAL DESCRIPTION

The model 2B57 is a low cost, two-wire temperature transmitter designed to interface with Analog Devices' AD590 temperature transducer and produce a standard 4 to 20 mA output current proportional to the measured temperature. The 2B57 features a low span drift of $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ max, a high linearity ( $\pm 0.05 \% \mathrm{max}$ ) and high noise immunity to assure measurement accuracy in harsh industrial environments.

The transmitter accommodates the AD590 temperature measurement range of $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$. Both zero and span adjustments are provided to trim the range for input measurement spans between $20^{\circ} \mathrm{C}$ and $205^{\circ} \mathrm{C}$. The transmitter output of 4 to 20 mA and a wide range of power supply voltages make the 2B57 compatible with standard two-wire control loops.
The basic package is a small $\left(1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}\right)$, rugged, epoxy encapsulated module. For applications requiring protective housing, the 2B57 is available in a versatile metal case.

## APPLICATIONS

The 2B57 has been specifically designed to provide low cost, accurate and reliable temperature measurement in any applications below $+150^{\circ} \mathrm{C}$ in which conventional electrical temperature sensors and transmitters are currently employed.
Industrial applications in process control and monitoring systems include chemical, petroleum, food processing, power generation and a wide variety of other industries.

In multipoint energy management applications, low cost and small size combine to make the AD590 and 2B57 ideal for mounting in standard utility or thermostat boxes for remote temperature sensing.


## DESIGN FEATURES AND USER BENEFITS

RFI Noise Immunity: The transmitter incorporates RFI filtering circuitry to assure protection against radio frequency interference.

Low Cost: The low cost of the 2B57 transmitter and two-wire operation reduce total system installation cost.
Linear Output: The transmitter output is linear with temperature, thus eliminating the need for linearizing circuitry.
Standard Loop Compatibility: The two-wire output structure conforms to the Instrument Society of America Standard ISA-S50.1 "Compatibility of Analog Signals for Electronic Industrial Process Instruments."

| MODEL | 2B57A |
| :---: | :---: |
| INPUT SPECIFICATIONS |  |
| Sensor Type ${ }^{1}$ | AD590 |
| Maximum Temperature Measurement Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Minimum Input Span (for a 4-20mA Output) | $20^{\circ} \mathrm{C}$ |
| Zero Adjustment Range | $-55^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ |
| Input Protection ${ }^{2}$ | $+50 \mathrm{Vdc}$ |
| Open Input Detection | Upscale |
| OUTPUT SPECIFICATIONS |  |
| Output Span | 4 to 20 mA |
| Minimum Output Current | 2.5 mA |
| Maximum Output Current | 26 mA |
| Load Resistance Range |  |
| Equation | $\mathrm{R}_{\text {LMAX }}=\left(\mathrm{V}_{\text {SUPPLY }}-12 \mathrm{~V}\right) / 20 \mathrm{~mA}$ |
| @ +24V Supply | 0 to $600 \Omega$ max |
| Output Protection ${ }^{2}$ | +50 V dc |
| NONLINEARITY (\% of Span) | $\pm 0.02 \%$ typ ( $\pm 0.05 \%$ max) |
| ACCURACY |  |
| Warm-Up Time to Rated Performance | 1 min |
| Total Output Error, without External Trims ${ }^{3}$ |  |
| Zero | $\pm 0.2 \%$ typ ( $\pm 0.5 \%$ max $)$ |
| vs. Ambient Temperature ( $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) | $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ typ $\left( \pm 0.01 \%{ }^{\circ} \mathrm{C}\right.$ max) |
| Span | $\pm 0.2 \%$ typ ( $\pm 0.5 \% \mathrm{max}$ ) |
| vs. Ambient Temperature ( $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) | $\pm 0.001 \% /{ }^{\circ} \mathrm{C}$ typ $\left( \pm 0.005 \% /{ }^{\circ} \mathrm{C}\right.$ max) |
| RESPONSE TIME, to $90 \%$ of Span | 0.15 sec |
| POWER SUPPLY |  |
| Voltage, Rated Performance | $+24 \mathrm{Vdc}$ |
| Voltage, Operating | +12 V to +50 Vdc |
| Supply Change Effect, \% of Span |  |
| on Zero | $\pm 0.005 \% / \mathrm{V}$ |
| on Span | $\pm 0.001 \% / \mathrm{V}$ |
| ENVIRONMENTAL |  |
| Temperature Range, Rated Performance | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Relative Humidity, to $+40^{\circ} \mathrm{C}$ | 0 to 90\% |
| RFI Effect ( 5 W @ 420MHz @ 3 ft ) |  |
| Error, \% of Span | $\pm 0.5 \%$ max |
| CASE SIZE | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ |
| NOTES |  |
| ${ }^{1} \mathrm{AD} 590$ produces an output current proportional to absolute temperature ( $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$ ). |  |
| ${ }^{3}$ Accuracy is specified as a percent of output span ( 16 mA ) for an input range of $-55^{\circ} \mathrm{C}$ to $+150^{\circ}$ C. Accuracy spec includes combined effects of transmitter repeatability, hysteresis, and linearity. Does not include sensor error. |  |
| Specifications subject to change without notice. |  |

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## MOUNTING CARD AC1583

AC1583 OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


The AC1583 mounting card is available to assist in applying the 2B57. The AC1583 is suitable for mounting in a standard $2^{\prime \prime} \times 4^{\prime \prime}$ thermostat box. It includes screw terminals for field wiring, provisions for plugging in the 2B57 and AD590, and span and zero adjustment pots.

## FUNCTIONAL DESCRIPTION

The 2B57 transmitter converts the output of an AD590 temperature transducer to a current output within a span of 4 to 20 mA . The transmitter includes input protection and filtering circuitry, an amplifier, voltage regulator, precision voltage reference and an output current generator.
A precision voltage reference, resistor network, and span and zero adjusts are used in conjunction with a low current drain amplifier to scale output signal of the AD590. The amplifier drives a current generator which controls output current (Figure 1 ).


Figure 1. Model 2 B57 Functional Block Diagram
Input power and output signal are transmitted over the same two leads. The load resistance is connected in series with a dc power supply, and the current drawn from the supply is the 4 to 20 mA output signal. The maximum series load resistance depends on the supply voltage and is given by $\mathrm{R}_{\text {LMAX }}=\left(+\mathrm{V}_{\mathrm{S}}\right.$ $-12 \mathrm{~V}) / 20 \mathrm{~mA}$. A wide range of power supply voltages may be used (see Figure 2).


Figure 2. Maximum Load Resistance vs. Power Supply

## THE SENSOR

The AD590 is a calibrated two terminal temperature sensor producing a current in microamperes ( $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$ ) that is linearly proportional to absolute temperature for temperatures from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$. The AD590 sensor is available in a hermetically sealed TO-52 transistor package, a miniature flat-pack, chip form and stainless steel probes (AC2626). The sensor construction assures reliable isolation from ground.

The AD590 is available in several accuracy grades, as shown in Table 1. The grade selection will depend on whether the device is used uncalibrated or with calibration at a single value. For greater accuracy (in any grade), the device may be calibrated at two points.

TABLE 1. AD590 ACCURACY SPECIFICATIONS (MAX ERROR)

| Conditions |  | Max Error ( $\pm^{\circ} \mathbf{C}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Grade | I | J | K | L | M |
| Error at $25^{\circ} \mathrm{C}$, as delivered | 10.0 | 5.0 | 2.5 | 1.0 | 0.5 |
| Errors over the $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ range: |  |  |  |  |  |
| Without erternal calibration | 20.0 | 10.0 | 5.5 | 3.0 | 1.7 |
| With error nulled at $25^{\circ} \mathrm{C}$ only | 5.8 | 3.0 | 2.0 | 1.6 | 1.0 |
| Nonlinearity | 3.0 | 1.5 | 0.8 | 0.4 | 0.3 |

## OPERATING INSTRUCTIONS

Model 2B57 is factory calibrated to $\pm 0.5 \%$ accuracy for a maximum sensor measurement range of $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ ( $205^{\circ} \mathrm{C}$ span) with $\mathrm{R}_{\text {SPAN }}$ and $\mathrm{R}_{\text {ZERO }}$ resistor values as shown in Figure 3. For this input range 4 mA output corresponds to an AD590 temperature of $-55^{\circ} \mathrm{C}$ and 20 mA to $+150^{\circ} \mathrm{C}$. The span and zero adjustments can be used to accommodate other input ranges.


Figure 3. Model $2 B 57$ Basic Application
Span Adjustment: The value of the span setting resistor $\mathrm{R}_{\text {SPAN }}$ is determined by:

$$
\mathrm{R}_{\mathrm{SPAN}}(\Omega)=\left(\frac{1.2 \mathrm{~V}}{10^{-6} \mathrm{~A} \times \mathrm{SPAN}}\right)-5810 \Omega
$$

where SPAN is a desired measurement span in ${ }^{\circ} \mathrm{C}$. For example, for a measurement span of $100^{\circ} \mathrm{C} R_{\text {SPAN }}=$ $\left(\frac{1.2 \mathrm{~V}}{10^{-6} \mathrm{~A} \times 100}\right)-5810 \Omega=6.19 \mathrm{k} \Omega$. If a span accuracy of $\pm 0.5 \%$ if desired, the value of the $\mathrm{R}_{\text {SPAN }}$ resistor should be accurate to $\pm 0.1 \%$.

Zero Adjustment: Zero adjustment must be performed after installation of the $\mathrm{R}_{\text {SPAN }}$ resistor. To select $\mathrm{R}_{\text {ZERO }}$ an AD590 or a calibrated current source may be used as an input to the 2B57. If an AD590 is used, it must be maintained at the desired reference temperature. A resistance decade box is inserted between pins 1 and 2 of the 2B57. The decade box is adjusted to produce an output corresponding to the selected reference temperature. For example, for a sensor measurement range of 0 to $100^{\circ} \mathrm{C}$ and an AD590 at $0^{\circ} \mathrm{C}$, the R ZERO is adjusted for an output current of 4 mA . If a current source is used, its output must equal the AD590 output at the selected reference temperature. For example, at $0^{\circ} \mathrm{C}$ the current source output must equal $273.2 \mu \mathrm{~A}$.
Sensor Calibration Trim: The sensor calibration error is the major contributor to maximum total error in all AD590 grades. To trim this error the temperature of the AD590 is measured by a reference temperature sensor and $\mathrm{R}_{\text {ZERO }}$ is trimmed to the calculated value of the 2B57 output current at that temperature. A reference temperature at the midpoint in the span should be selected.

For best measurement accuracy over temperature, R ZERO and $\mathrm{R}_{\text {SPAN }}$ should be trimmed with the AD590 at two known temperatures. For example, with the R $\mathrm{R}_{\text {SPAN }}$ selected for a $100^{\circ} \mathrm{C}$ span and with the AD590 at $0^{\circ} \mathrm{C} \mathrm{R}_{\text {ZERO }}$ is adjusted for a 4 mA output. $\mathrm{R}_{\text {SPAN }}$ is then trimmed for a 20 mA output with the sensor at $100^{\circ} \mathrm{C}$. Figure 4 illustrates a typical two-trim system accuracy.


Figure 4. Typical Two-Trim Accuracy (AD590 and 2B57)

## OPTIONAL PACKAGING CONFIGURATION (2B57A-1)

The 2B57 is available mounted in an aluminum case including screw terminals for connecting an external scnsor and power. This versatile housing may be surface mounted in racks, cabinets, NEMA enclosures, etc., or snapped onto standard relay tracks. The 2B57 in a metal housing is calibrated for a $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ measurement range and may be ordered by specifying model 2B57A-1.

## TRANSMITTER HOUSING OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


AC2626 PROBE (AD590 PACKAGING OPTION)
The AC2626 is a stainless steel tubular probe measuring 3/16 inch $(4.76 \mathrm{~mm})$ in outside diameter and is available in 6 inch $(152.4 \mathrm{~mm})$ or 4 inch $(101.6 \mathrm{~mm})$ lengths. Based on the AD 590 F , the probe is available in linearity grades of $0.3^{\circ} \mathrm{C}$, $0.4^{\circ} \mathrm{C}, 0.8^{\circ} \mathrm{C}$ or $1.5^{\circ} \mathrm{C}$ and is compatible with the 2 B 57 transmitter. The mechanical outline of the AC2626 is shown below.

The probe is designed for both liquid and gaseous immersion applications as well as temperature measurements in refrigeration or any general temperature monitoring applications.

AC2626 MECHANICAL OUTLINE
Dimensions shown in inches and (mm).
$3 / 16$ STAINLESS STEEL TUBING FILLED WITH THERMALLY CONDUCTIVE EPOXY


NOTE 1 Probes are available in 4 -inch or 6 -inch lengths. Other lengths are available; consult factory for rrice and delivery.
NOTE 2 + lead wire is color coded: J, yellow; K, orange; L, blue; $M$, green.
NOTE 3 When assembling compression fitting (AC2629) to probe, tighten the $1 / 2^{\prime \prime}$ nut $3 / 4^{\prime}$ 's of a turn from finger tight.

## Digital-to-Analog Converters

Contents
Page
Selection Guide ..... 9-2
General Information ..... 9-4
Specifications and Terms ..... 9-5
AD370/AD371• Complete Low-Power 12-Bit Hybrid-IC DACs ..... 9-9
AD558• Low-Cost Complete $\mu$ P-Compatible 8-Bit IC DACs ..... 9-13
AD561 Low-Cost 10-Bit IC Complete Current-Output DACs ..... 9-21
AD562 High-Performance IC 12-Bit Current-Output DACs with Multiplying Capability ..... 9-29
AD563 High-Performance IC 12-Bit Current-Output DACs with Reference ..... 9-29
AD565 High-Performance Monolithic 12-Bit Current-Output DACs Including Reference ..... 9-35
AD566 High-Performance Monolithic 12-Bit Current-Output DACs with Multiplying Capability ..... 9-43
AD1408/1508 8-Bit Monolithic Multiplying DACs ..... 9-51
AD7110• CMOS IC Digitally Controlled Audio Attenuator ..... 9-55
AD7520/AD7521 CMOS 10- and 12-Bit Multiplying DACs ..... 9-61
AD7522 CMOS 10-Bit Double-Buffered Multiplying DACs ..... 9-69
AD7523 CMOS 8-Bit Multiplying DACs ..... 9-75
AD7524 CMOS 8-Bit Buffered Multiplying DACs ..... 9-79
AD7525 CMOS 3 1/2-Digit BCD Digitally Controlled Potentiometer ..... 9-85
AD7530/AD7531 CMOS 10- and 12-Bit Monolithic Multiplying DACs ..... 9-91
AD7533 CMOS Low-Cost 10-Bit Multiplying DACs ..... 9-95
AD7541 CMOS 12-Bit Monolithic Multiplying DACs ..... 9-101
AD7542• CMOS 12-Bit Microprocessor-Compatible DACs ..... 9-107
AD7543- CMOS 12-Bit Serial-Input DACs ..... 9-115
AD DAC-08 8-Bit Monolithic High-Speed Multiplying DACs ..... 9-123
AD DAC80 Low-Cost 12-Bit Hybrid IC DACs ..... 9-129
AD DAC85 High-Performance 12-Bit Hybrid IC DACs ..... 9-137
AD DAC87 Wide-Temperature-Range 12-Bit Hybrid IC DACs ..... 9-145
DAC1106/DAC1108 High-Speed Digital-to-Analog Converter Modules ..... 9-149
DAC1136/DAC1137/DAC1138 High-Resolution 16- and 18-Bit DAC Modules ..... 9-153
DAC1420•/DAC1422 4-to-20mA Output 8- and 10-Bit DAC Modules ..... 9-161
DAC1423• $4-20 \mathrm{~mA}$ Output 10 -Bit Isolated DAC (ISO-DAC ${ }^{\text {TM }}$ ) Modules ..... 9-165
HDH/HDS 8-, 10-, and 12-Bit Video-Speed Hybrid Current-and Voltage-Output DACs ..... 9-171
HDS-E Ultra-High-Speed ECL 8- and 10-Bit Hybrid DACs ..... 9-177
MDD Ultra-High-Speed Deglitched 8- and 10-Bit DAC Modules ..... 9-181
MDH/MDS/MDSL 8-, 10-, and 12-Bit Video-Speed Current- and Voltage-Output DAC Modules ..... 9-187
MDMS Ultra-High-Speed 8-, 10-, and 11-Bit Multiplying DACs ..... 9-185

[^31]
# Selection Guide <br> Digital-to-Analog Converters 

The converter families catalogued in this section are divided into seven overlapping categories:

## 1. General Purpose, Low Cost

2. High Performance (Speed and Accuracy)
3. High Speed
4. High Resolution
5. Low Power and Multiplying
6. Digitally Buffered (Data-Bus Compatible)
7. Special-Purpose

The specifications and features are key for each device. Complete and detailed descriptions, specifications, and application information can be found on the data sheets. General information and definitions of important specifications can be found in the pages that follow.
In general, the devices catalogued here are available in various performance and temperature grades, and packages, as specified on the data sheets. All specifications are typical at rated supply voltage and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless noted otherwise. Devices are listed in order of resolution.

## 1. GENERAL PURPOSE, LOW COST

| Model | Resolution (Bits) | Features | Page |
| :---: | :---: | :---: | :---: |
| AD558 \# - | 8 | IC, complete, including $\mu \mathrm{P}$-compatible digital buffering, on-chip voltage reference, and op amp (voltage output); Requires single supply, +5 V to $+15 \mathrm{~V}, 75 \mathrm{~mW}$ | 9-13 |
| AD7523 \# | 8 | CMOS IC, 4-quadrant multiplying, low cost | 9-75 |
| AD1408 \# | 8 | IC, replaces standard 1408/1508 directly | 9-51 |
| AD559 \# | 8 | IC, high-performance alternative to 1408/1508 |  |
| AD7524 \# | 8 | CMOS IC, 4-quadrant multiplying with $\mu \mathrm{P}$ interface | 9-79 |
| AD DAC-08 \# | 8 | IC, direct replacement for industry-standard DAC-08 85 ns settling time, $\pm 1 / 4 \mathrm{LSB}$ guaranteed linearity over temperature (A, H) | 9-123 |
| AD7533 \# | 10 | CMOS IC, 4-quadrant multiplying, low cost | 9-95 |
| AD7530 \# | 10 | CMOS IC, 4-quadrant multiplying | 9-91 |
| AD561 \# | 10 | IC, internal reference, 250 ns current settling | 9-21 |
| AD7531 \# | 12 | CMOS IC, 4-quadrant multiplying, low cost | 9-91 |
| AD DAC80 | 12 | IC, 3-chip improved replacement for standard DAC80, I and V versions | 9-129 |
| AD DAC85 | 12 | IC, improved replacement for standard DAC85 over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 9-137 |
| AD DAC87 | 12 | IC, improved replacement for standard DAC87, monotonic over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range | 9-145 |
| AD370 ${ }^{\circ}$ | 12 | Hybric IC, superior replacement for standard 370 ; $\pm 10 \mathrm{~V}$ output, low power -150 mW | 9-9 |
| AD371 | 12 | Hybrid IC, superior replacement for standard 371; 0 to +10 V output | 9,-9 |

## 2. HIGH PERFORMANCE (SPEED AND ACCURACY)

| Model | Resolution (Bits) | Features | Page |
| :---: | :---: | :---: | :---: |
| HDS-1250 | 12 | 24-pin DIP, 30ns current settling to 0.025\% | 9-171 |
| MDS-1240 | 12 | Module, TTL/ECL input, 40ns current settling to 0.025\% | 9-187 |
| MDSL-1250 | 12 | Module, 50 ns current settling to $0.025 \%$ | 9-187 |
| AD565 | 12 | IC, fast monolithic, current-output, internal reference, replacement for AD563, current settling time 200 ns | 9-35 |
| AD566 | 12 | IC, fast monolithic, current-output, multiplying; replacement for AD562, current settling time 200 ns | 9-43 |
| MDH-1202 | 12 | Module, 200ns voltage settling to $0.025 \%$ | 9-187 |
| HDH-1205 | 12 | 24 -pin DIP, 500 ns voltage settling to $0.025 \%$ | 9-171 |
| AD7541 \# | 12 | CMOS IC, 4-quadrant multiplying, pretrimmed | 9-101 |
| AD563 | 12 | High-performance, current output, internal reference | 9-29 |
| AD562 | 12 | High-performance, current-output, multiplying capability | 9-29 |

3. HIGH SPEED

| Model | Resolution <br> (Bits) |
| :--- | :--- |
| AD DAC-08 | 8 |
| AD561 \# | 10 |
| HDS-E | 10,8 |
| HDS | $12,10,8$ |
| DAC1108/1106 | $12,10,8$ |
| MDSL | $12,10,8$ |


| Features | Page |
| :--- | :--- |
| IC, 85 ns current settling | $9-123$ |
| IC, 250 ns current settling, internal reference | $9-21$ |
| Hybrid ICs, ultra-high-speed ECL; Voltage settling $15 / 10 \mathrm{~ns}$ to $0.1 \% / 0.2 \%$ | $9-177$ |
| $24-$ pin DIP, $30 / 25 / 20$ ns current settling to $0.025 \% / 0.1 \% / 0.4 \%$ | $9-171$ |
| Module, $150 / 50 / 25$ ns current settling to $0.01 \% / 0.05 \% / 0.2 \%$ | $9-149$ |
| Module, $50 / 25 / 25$ ns current settling to $0.025 \% / 0.1 \% / 0.1 \%$ | $9-187$ |


| MDS | 12, 10, $8^{\prime}$ | Module, TTL/ECL input, 40/20/1 5 ns current settling to $0.025 \% / 0.1 \% / 0.4 \%$ | 9-187 |
| :---: | :---: | :---: | :---: |
| MDD | 10, 8 | Module, deglitched, voltage output, 20 MHz word rate | 9-181 |
| MDH | 12, 10, 8 | Module, 200/100/70ns voltage settling to 0.025\%/0.1\%/0.4\% | 9-187 |
| HDH | 12, 10, 8 | 24-pin DIP, $500 / 300 / 200 \mathrm{~ns}$ voltage settling to $0.025 \% / 0.1 \% / 0.4 \%$ | 9-171 |
| AD565 | 12 | IC, monolithic replacement for AD563, current settling time 200ns | 9-35 |
| AD566 | 12 | IC, monolithic replacement for AD562, current settling time 200ns | 9-43 |
| 4. HIGH RESOLUTION |  |  |  |
| Model | Resolution (Bits) | Features | Page |
| DAC1136 $\dagger$ | 16 | Module, voltage or current output | 9-153 |
| DAC1137 $\dagger$ | 18 (16) | Module, voltage or current output | 9-153 |
| DAC1138 $\dagger$ | 18 (18) | Module, voltage or current output | 9-153 |
| 5. LOW POWER AND MULTIPLYING § |  |  |  |
| Model | Resolution (Bits) | Features | Page |
| AD7523 \# | 8 | CMOS IC, 4-quadrant multiplying, low cost | 9-75 |
| AD7524 \# | 8 | CMOS IC, 4 -quadrant multiplying, $\mu \mathrm{P}$-compatible | 9-79 |
| AD558 \# - | 8 | IC, complete, including $\mu \mathrm{P}$-compatible digital buffering, on-chip voltage reference, and op amp (voltage output); requires single supply +5 V to $+15 \mathrm{~V}, 75 \mathrm{~mW}$ | 9-13 |
| AD7533 \# | 10 | CMOS IC, 4-quadrant multiplying, low cost | 9-95 |
| AD7530 \# | 10 | CMOS IC, 4-quadrant multiplying | 9-91 |
| AD7520 \# | 10 | CMOS IC, 4-quadrant multiplying | 9-61 |
| AD7522 \# | 10 | CMOS IC, 4-quadrant multiplying, double-buffered serial-parallel, with $\mu \mathrm{P}$ interface | 9-69 |
| MDMS | 11, 10, 8 | Module, multiplying, 100 ns current settling to $\pm 0.1 \%$ | 9-185 |
| AD7525 \# | $31 / 2$ | CMOS IC, multiplying (2-quadrant analog) "digital pot" | 9-85 |
| AD7542 ${ }^{\circ}$ | 12 | CMOS IC, 4 -quadrant multiplying, 4 - or 8 -bit $\mu \mathrm{P}$-compatible, double buffered, 3 4-bit nybbles | 9-107 |
| AD7543 | 12 | CMOS IC, 4-quadrant multiplying, double-buffered, serial loading | 9-115 |
| AD370/371 | 12 | Hybrid IC, superior replacements for standard $370 / 371 \mathrm{~s}$, low power -150 mW | 9-9 |
| AD7531\# | 12 | CMOS IC, 4-quadrant multiplying, low cost | 9-91 |
| AD7541 \# | 12 | CMOS IC, 4 -quadrant multiplying | 9-101 |
| AD7521 \# | 12 | CMOS IC, 4-quadrant multiplying | 9-61 |
| 6. DIGITALLY BUFFERED (DATA-BUS COMPATIBLE) |  |  |  |
| Model | Resolution (Bits) | Features | Page |
| AD558 \# - | 8 | IC, complete, including $\mu$ P-compatible digital buffering, on-chip voltage reference, and op amp (voltage output); requires single supply, +5 V to $+15 \mathrm{~V}, 75 \mathrm{~mW}$ | 9-13 |
| AD7524 \# | 8 | CMOS IC, 4-quadrant multiplying, with $\mu \mathrm{P}$ interface | 9-79 |
| DAC1420 ${ }^{\circ}$ | 8 | Module, 4-to-20mA output, loop-powered, buffered digital input | 1-161 |
| MDD | 10, 8 | Module, deglitched, voltage output, 20 MHz word rate | 9-181 |
| AD7522 | 10 | CMOS IC, 4-quadrant multiplying, double-buffered | 9-69 |
| DAC1422 | 10 | Module, 4-to-20mA output, loop-powered, buffered digital input | 9-161 |
| DAC1423 - | 10 | Module, ISO-DAC ${ }^{\text {TM }}, 1500 \mathrm{~V}$ dc isolation, 4 -to- 20 mA output, loop-powered, buffered digital input | 9-165 |
| AD7542• | 12 | CMOS IC, 4 -quadrant multiplying, 4 - or 8 -bit- $\mu \mathrm{P}$-compatible, double-buffered 3 4-bit nybbles | 9-107 |
| AD7543 ${ }^{\circ}$ | 12 | CMOS IC, 4-quadrant multiplying, double buffered, serial loading | 9-115 |
| 7. SPECIAL-PURPOSE |  |  |  |
| Model | Resolution (Bits) | Features | Page |
| DAC1420 ${ }^{\circ}$ | 8 | Module, 4-to-20mA output, loop-powered, buffered digital input | 9-161 |
| DAC1422 | 10 | Module, 4-to-20mA output, loop-powered, buffered digital input | $9-161$ |
| DAC1423 ${ }^{\circ}$ | 10 | Module, ISO-DACTM, 1500 V dc isolation, 4 -to- 20 mA output, loop-powered, buffered digital input | 9-165 |
| AD7525 | $31 / 2 \mathrm{BCD}$ | CMOS IC, multiplying (2-quadrant analog), "digital pot", digitally controlled attenuator, can be manually operated with thumbwheel switches | 9-85 |
| AD7110 ${ }^{\circ}$ | 14+ | CMOS IC, digitally controlled audio attenuator with logarithmic taper, 591.5 dB steps ( $=88.5 \mathrm{~dB}$ or 14.7 bits of gain range) and full muting; Includes swtiches for loudness compensation | 9-55 |
| $\dagger$ Card mounted assembly with deglitcher (Deglitcher IV) and high-performance output amplifier available. See data sheet. <br> §All CMOS IC's have low power dissipation. <br> =Monolithic chips available with guaranteed performance for precision hybrids; information available upon request. <br> All but AD558 can be found in the 1979 Chip Catalog, available upon request. <br> - New product since the 1979 Data Acquisition Products Catalog Supplement. <br> *Data sheet available upon request. |  |  |  |

## Orientation

## Digital-to-Analog Converters

## FACTORS IN CHOOSING A D/A CONVERTER

In the current issue of this catalog, there are listed some 32 different families of digital-to-analog converters (DACs). If one were to consider all the variations, there would be more than 100 types to choose among. The reason for so many different types is the number of degrees of freedom in selectiontechnological, functional, and performance. Complete information on converters may be found in the 250 -page book, ANALOG-DIGITAL CONVERSION NOTES, published by Analog Devices and available for $\$ 5.95$ from P.O. Box 796, Norwood MA 02062.

## TECHNOLOGICAL FACTORS

The technologies represented here include modules (cards and potted circuits) and integrated circuits-monolithic and hybrid. Modules historically have provided the extremes of performance and arbitrary levels of functional completeness (e.g., the 18 -bit DAC1138, the 10 -bit 20 MHz -word-rate deglitched MDD-1020, and the isolated 10-bit DAC1423 loop DAC), although ICs are catching up rapidly. ICs are small and high in performance per dollar. IC technologies now make possible complete monolithic 12-bit current-output self-referenced DACs (AD565), complete monolithic 8-bit $\mu \mathrm{P}$-compatible single-supply DACs including voltage reference, output amplifier and digital buffer on-chip (AD558), and wide-dynamicrange CMOS digital audio attenuators (AD7110: 88.5 dB in 1.5 dB steps). When combined with hybrid technologies, highperformance low-cost voltage-output (AD DAC85) and ultrafast ( 10 -bit 15 ns HDS-E) DACs become available.
The three most-important IC technologies in current use at Analog Devices are thin-film-on-CMOS, thin-film on bipolar, and hybrid. Hybrid provides the most-complete high-performance devices. Tbin-film-on-bipolar provides stable references, high-performance current switches, compatible $I^{2}$ L logic, and laser-wafer-trimmed resistance networks; an outstanding example is the $\mu \mathrm{P}$-compatible AD558, mentioned above. Thin-film-on-CMOS uses voltage switches in a current-steering mode for full four-quadrant multiplying operation. In addition, the inherent high-density logic-capability and low dissipation of CMOS make possible such devices as the 10-bit AD7542, a microprocessor-compatible double-buffered DAC that can also be used as a digital gain-control with very low analog feedthrough and high linearity for bipolar analog signals.

## FUNCTIONAL CHARACTERISTICS

The basic structure of all conventional D/A converters involves a network of precision resistors, a set of switches, and some form of level-shifting to adapt the switch drives to the specified logic levels. In addition, the device may contain outputconditioning circuitry, an output amplifier, a reference amplifier, an on-board reference, on-board buffer-registers (single- or dual-rank), configuration conditioning, and even high-voltage isolation.

## Basic DAC

This form, which supplies a current, and consequently a small voltage across its internal impedance or an external low-imped-
ance load, is used principally for high speed, for example, the 10 ns HDS-0810E. Basic current-output DACs, such as AD566, are inherently fast, but additional elements (such as an output op amp), furnished by the user to meet overall system specs, slow down the conversion. Some popular CMOS IC devices, such as the AD7523 and the AD7533, are quite simple (and correspondingly low in cost), but they usually require a buffering op amp.
While the basic DAC function is almost always linear, there are exceptions. For example, the AD7110 audio attenuator, which has linear two-quadrant analog response, has a digitally controlled exponential gain function, i.e., 1.5 dB per bit; thus, its gain at the input code, 001000 (binary 8 ), is $-12 \mathrm{~dB}(8 \times$ $1.5)$, and the analog output swing for 10 V p-p input is 2.512 V p-p (10 exp (10) (-12/20)).

## Output Conditioning

The analog quantity that is the "output" of a DAC, representing the input digital data, may be a "gain" (multiplying DAC), a current, and/or a voltage. In order to obtain a substantial voltage output at low impedance, an op amp is required. It is generally provided on-board in modular and hybrid DACs (and in the monolithic AD558), but there are many ICs and other types that permit the user to choose an external op amp that will meet the particular needs of the application in stability, speed, and cost.
Almost all types of DACs provide one or more feedback resistors; they are matched to, and thermally track, resistances in the network, so that an external op amp, if used, will not require an external feedback resistor that might introduce tracking errors. If more than one feedback resistor is provided, a choice of analog output voltage ranges becomes available, e.g., $0-5 \mathrm{~V}$ full-scale or $0-10 \mathrm{~V}$ full-scale. If bipolar output-voltage ranges are specified, a bipolar-offset output is provided to subtract a half-scale value from the current flowing through the op amp summing point; it is usually derived from the DACs reference (or analog) input to avoid additional tracking error. Multiplying DACs use an internal or external op amp for bipolar offset.
In addition to the usual zero-based current and voltage outputs, DACs are available with 4-to-20mA ISA-standard loopcurrent outputs, both direct-coupled (DAC1420/22) and high-voltage-isolated (DAC1423), with some additional features that are specifically useful in digital control of analog processes. In order to avoid difficulties, the user must pay especial attention to the specified output polarity, its relationship to the reference (if external) and to the input digital code. This can be especially tricky if the output is bipolar and the input requires a complementary (negative-true) digital coding. Another such case is where a current-output DAC, specified for a particular output-voltage polarity when used with an inverting op amp, is used in a mode that develops an output voltage passively (without the op amp) across an external resistive load. In addition to polarity, in this case, the user should be aware of the output-compliance constraint and the specified resistive component of output impedance.

## Reference Input

The reference may be specified as external or internal, fixed or variable, single-polarity or bipolar. If internal, it may be permanently connected (as in the AD561) or optionally connectible (as in the AD565). If the DAC is a 4-quadrant multiplying type, the reference (or "analog input") is external, variable, and bipolar (e.g., AD7533, 7541, etc.) The user should check a converter's specifications to determine whether the full-scale accuracy specifications are overall or subdivided into a con-verter-gain spec and a reference spec.

## Digital Data

There are a number of ways in which converters differ in regard to the input data: First, the coding must be appropriate (binary, offset-binary, two's-complement, BCD, arbitrary, etc.), and its sense should be understood (positive-true, negative-true). The resolution (number of bits) must be sufficient; in addition, the specifications must be checked to ascertain that the $2^{n}$ distinct binary input codes will not only be accepted, but that also they will (if necessary) correspond to $2^{\mathrm{n}}$ output values in a monotonic progression at any temperature in the operating range, with sufficient accuracy. The data levels accepted by the converter must be checked (TTL, ECL, low-voltage CMOS, high-voltage CMOS), as must the input loading imposed by the converter, and the supply conditions under which the converter will respond to the data. Check the data notation (is the MSB Bit 1 or Bit ( $\mathrm{n}-1$ )? )-misinterpretation can lead to connecting the data bits in backward order.
If buffer registers are desired, the converter should have an appropriate buffer configuration (for example, the AD558 has a set of TTL buffers, the AD7542 and AD7543 have two ranks of CMOS buffering). The 12 -bit AD7542 is loaded via three 4-bit nybbles, and the AD7543 via a bit-serial input. The AD7522, also double-buffered, will accept either serial or parallel data, and the parallel data can be loaded in two bytes ( 2 MSBs and 8 LSBs). The data can be clocked in, while the DAC output remains unchanged.

## Controls

If the DAC has external digital controls-for example, register strobes- their drive levels, digital sense (true or false), loading, and timing must be considered. The function and use of configuration controls (where present), such as serial/parallel, short-cycle, or chip-select decoding should be understood, and the appropriate ways of disabling them when not needed should be employed.

## Power Supplies

Appropriate power supplies should be made available, considering the logic levels and analog output signals to be employed in the system. The appropriate degree of power-supply stability to meet the accuracy specs should be employed. Any recommended external protection circuitry (e.g., Schottky diodes, to ensure that $\mathrm{V}_{\mathrm{CC}}$ is never more than 0.4 V above $\mathrm{V}_{\mathrm{DD}}$ in the AD7522) should be planned for. In many cases separate analog and digital grounds are required; ground wiring should follow best practice to minimize digital interference with high-accuracy analog signals, while ensuring that a connection between
the grounds can always exist at one point, even if the "mecca" point is inadvertently unplugged from the system.

## SPECIFICATIONS AND TERMS

Definitions of the performance specifications, and related information, are provided on the next few pages, in alphabetical order.

## Accuracy, Absolute

Error of a D/A converter is the difference between the actual analog output and the output that is expected when a given digital code is applied to the converter. Sources of error include gain (calibration) error, zero error, linearity errors, and noise. Error is usually commensurate with resolution, i.e., less than $2-(n+1)$, or " $1 / 2$ LSB" of full scale. However, accuracy may be much better than resolution in some applications; for example, a 4-bit reference supply having only 16 discrete digitally chosen levels would have a resolution of $1 / 16$, but it might have an accuracy to within $0.01 \%$ of each ideal value.
Absolute-accuracy measurements should be made under a set of standard conditions with sources and meters traceable to an internationally accepted standard.

## Accuracy, Relative

Relative accuracy error, expressed in \%, ppm, or fractions of 1 LSB , is the deviation of the analog value at any code (relative to the full analog range of the device transfer characteristics) from its theoretical value (relative to the same range), after the full-scale range (FSR) has been calibrated. Since the discrete analog output values corresponding to the digital input values ideally lie on a straight line, the relative-accuracy error of a linear DAC can be interpreted as a measure of nonlinearity (see Linearity).

## Compliance-Voltage Range

For a current-output DAC, the maximum range of (output) terminal voltage for which the device will provide the specified current-output characteristics.

## Common-Mode Rejection (CMR)

The ability of an amplifier to reject the effect of voltage applied to both input terminals simultaneously. Usually a logarithmic expression representing a "common-mode rejection ratio" e.g., 1,000,000:1 (CMRR) or 120dB (CMR). A CMRR of $10^{6}: 1$ means that a 1 V common-mode voltage passes through the device as though it were a differential input signal of 1 microvolt.

## Common-Mode Voltage

An undesirable signal picked up in a circuit by both wires making up the circuit, with reference to an arbitrary "ground." Amplifiers differ in their ability to amplify a desired signal accurately in the presence of a common-mode voltage.

## Deglitcher

As the input code to a DAC is increased or decreased by small changes, it passes through what is known as major and minor transitions. The most major transition is at half-scale, when the DAC switches around the MSB, and all switches change state, i.e., 01111111 to 10000000 . If, at major transitions, the
switches are faster (or slower) to switch off than on, this means that, for a short time, the D/A will give a zero (or fullscale) output, and then return to the required 1 LSB above the previous reading. Such large transient spikes which differ widely in amplitude and are extremely difficult to filter out, are commonly known as "glitches", hence, a deglitcher is a device which removes these glitches or reduces them to a set of small, uniform pulses. It normally consists of a fast samplehold circuit, which holds the output constant until the switches reach equilibrium. Glitch energy is smallest in fast-switching DACs driven by fast logic gates that have little time-skew between $0-1$ and 1-0 transitions.


## Feedthrough

Undesirable signal coupling around switches or other devices that are supposed to be turned off or provide isolation, e,g,. feedthrough error in a multiplying DAC. It is variously specified in \%, ppm, fractions of 1 LSB, or fractions of 1 volt, with a given set of inputs, at a specified frequency.

## Four-Quadrant

In a multiplying DAC, "four quadrant" refers to the fact that both the reference signal and the number represented by the digital input may be of either positive or negative polarity. A four-quadrant multiplier is expected to obey the rules of multiplication for algebraic sign.

## Gain

The "gain" of a converter is that analog scale-factor setting that provides the nominal conversion relationship, e.g., 10 V span for a full-scale code change, in a fixed-reference converter For fixed-reference converters where the use of the internal reference is optional, the converter gain and the reference may be specified separately. Gain- and zero-adjustment are discussed under Zero.

## Least-Significant Bit (LSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the LSB is that bit that carries the smallest value, or weight. For example, in the natural-binary number 1101 (decimal 13 , or $2^{3}+2^{2}+0+2^{0}$ ), the rightmost digit is the LSB. Its analog weight, relative to full scale, is $2^{-n}$, where $n$ is the number of binary digits. It represents the smallest analog change that can be resolved by an n-bit converter.

## Linearity

Linearity error of a converter (also, integral nonlinearity, see Linearity, Differential), expressed in \% or ppm of full-scale range, or (sub)multiples of 1 LSB , is a deviation of the analog values, in a plot of the measured conversion relationship, from a straight line. The straight line can be either a "best straight
line", determined empirically by manipulation of the gain and/or offset to equalize maximum positive and negative deviations of the actual transfer characteristics from this straight line; or it can be a straight line passing through the end points of the transfer characteristic after they have been calibrated (sometimes referred to as "end-point" linearity). End-point linearity error is similar to relative-accuracy error.


For multiplying D/A converters, the analog linearity error, at a specified digital code, is defined in the same way as for multipliers, i.e., by deviation from a "best straight line" through the plot of the analog output-input response.

## Linearity, Differential

Any two adjacent digital codes should result in measured output values that are exactly 1 LSB apart ( $2^{-\mathrm{n}}$ of full scale for an n -bit converter). Any deviation of the measured "step" from the ideal difference is called differential nonlinearity, expressed in (sub)multiples of 1 LSB. It is an important specification, because a differential linearity error greater than 1 LSB can lead to non-monotonic response in a D/A converter and missed codes in an A/D converter (see Differential Linearity in the A/D converter section for an illustration).

## Monotonic

A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases, with the result that the output will always be a single-valued function of the input. The specification "monotonic" (over a given temperature range) is sometimes substituted for a differential nonlinearity specification, since differential nonlinearity less than 1 LSB is a sufficient condition for monotonic behavior.'

## Most-Significant Bit (MSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the MSB is that digit (or bit) that carries the largest value of weight. For example, in the natural-binary number 1101 (decimal 13, or $2^{3}+2^{2}+0+2^{0}$ ), the leftmost " 1 " is the MSB, with a weight of $2^{\mathrm{n}-1}$, or 8 LSBs. Its analog weight, relative to a DAC's full-
scale span, is $1 / 2$. In bipolar DACs, the MSB indicates the polarity of the number represented by the rest of the bits.

## Multiplying DAC

A multiplying DAC differs from a fixed-reference DAC in being designed to operate with varying (or ac) reference signals. The output signal of such a DAC is proportional to the product of the "reference" (i.e., analog input) voltage and the fractional equivalent of the digital input number (see also four-quadrant).
Noise, Peak and rms
Internally generated random noise is not a major factor in D/A converters, except at extreme resolutions (e.g., DAC1138) and dynamic ranges (AD7110). Random noise is characterized by rms specifications for a given bandwidth, or as a spectral density (current or voltage per root hertz); if the distribution is Gaussian, the probability of peak-to-peak values exceeding $7 x$ the rms value is less than $0.1 \%$ (see the waveform table in Section 6).
Of much greater importance in DACs is interference in the form of high-amplitude low-energy (hence low-rms) spikes appearing at the DAC's output, caused by coupling of digital signals in a surprising variety of ways; they include coupling via stray capacitance, via power supplies, via inadequate ground systems, via feedthrough, and by glitch-generation. Their presence underscores the necessity for maximum application of the designer's art, including layout, shielding, guarding, grounding, bypassing, and deglitching.

## Offset

For almost all bipolar converters (e.g., $\pm 10$-volt output), instead of actually generating negative currents to correspond to negative numbers, a unipolar DAC is used, and the output is offset by half full scale ( 1 MSB ). For best results, this offset voltage or current is derived from the same reference supply that determines the gain of the converter.
This makes the zero point of the converter independent of thermal drift of the reference, because the $1 / 2$ scale offset cancels the weight of the MSB at zero, independently of the amplitude of both.

## Power-Supply Sensitivity

The sensitivity of a converter to changes in the power-supply voltages is normally expressed in terms of percent-of-full-scale change in analog output value (or fractions of 1 LSB) for a $1 \%$ dc change in the power supply, e.g., $0.05 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ ). Power supply sensitivity may also be expressed in relation to a specified dc shift of supply voltage. A converter may be considered "good" if the change in reading at full scale does not exceed $\pm 1 / 2$ LSB for a $3 \%$ change in power supply. Even better specs are necessary for converters designed for battery operation.

## Quantizing Uncertainty (or "Error")

The analog continuum is partitioned into $2^{n}$ discrete ranges for n -bit processing. All analog values within a given range of output (of a DAC) are represented by the same digital code, usually assigned to the nominal midrange value. For applications in which an analog continuum is to be restored, there is
an inherent quantization uncertainty of $\pm 1 / 2$ LSB, due to limited resolution, in addition to the actual conversion errors. For applications in which discrete output levels are desired (e.g., digitally controlled power supplies or digitally controlled gains), this consideration is not relevant.

## Resolution

An n-bit binary converter should be able to provide $2^{n}$ distinct and different analog output values corresponding to the set of n-bit binary words. A converter that satisfies this criterion is said to have a resolution of $n$ bits. The smallest output change that can be resolved by a linear DAC is $2^{-n}$ of the fullscale span. However, a nonlinear device, such as the AD7110 audio attenuator has a logarithmic gain resolution of $1.5 /$ $88.5 \mathrm{~dB}=1: 59 \mathrm{~dB}$, which corresponds to a gain increment of $18.9 \% /$ step, or $26,600: 1$.

## Settling Time

The time required, following a prescribed data change, for the output of a DAC to reach and remain within a given fraction (usually $\pm 1 / 2$ LSB) of the final value. Typical prescribed changes are full-scale, 1 MSB, and 1 LSB at a major carry. Settling time of current-output DACs is quite fast. The major share of settling time of a voltage-output DAC is usually contributed by the settling time of the output op-amp circuit.

## Slew Rate (or Slewing Rate)

Slew rate of a device or circuit is a limitation in the rate of change of output voltage, usually imposed by some basic circuit consideration, such as limited current to charge a capacitor. Amplifiers with slew rate of a few $\mathrm{V} / \mu \mathrm{s}$ are common, and moderate in cost. Slew rates greater than about 75 volts $/ \mu \mathrm{s}$ are usually seen only in more sophisticated (and expensive) devices. The output slewing speed of a voltage-output D/A converter is usually limited by the slew rate of the amplifier used at its output (if one is used).

## Stability

Stability of a converter usually applies to the insensitivity of its characteristics to time, temperature, etc. All measurements of stability are difficult and time consuming, but stability vs. temperature is sufficiently critical in most applications to warrant universal inclusion of temperature coefficients in tables of specifications (see "Temperature Coefficient").

## Staircase

A voltage or current, increasing in equal increments as a function of time and having the appearance of a staircase (in a time plot), generated by applying a pulse train to a counter, and the output of the counter to the input of a DAC.
A very simple $A / D$ converter can be built by comparing a staircase from a DAC with the unknown analog input. When the DAC output exceeds the analog input by a fraction of 1 LSB , the count is stopped, and the code corresponding to the count is the digital output.

## Switching Time

In a DAC, the switching time is the time it takes for the switch to change from one state to the other ("delay time" plus "rise time" from $10 \%-90 \%$ ), but does not include settling time, e.g. to $<1 / 2$ LSB.

## Temperature Coefficients

In general, temperature instabilities are expressed as $\% /{ }^{\circ} \mathrm{C}$, $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$, as fractions of $1 \mathrm{LSB} /{ }^{\circ} \mathrm{C}$, or as a change in a parameter over a specified temperature range. Measurements are usually made at room temperature and at the extremes of the specified range, and the temperature coefficient (tempco, T.C.) is defined as the change in the parameter, divided by the corresponding temperature change. Parameters of interest include gain, linearity, offset (bipolar), and zero.

Gain Tempco: Two factors principally affect converter gain stability with temperature.
a) In fixed-reference converters the reference source will vary with temperature. For example, the tempco of an AD 581 L is generally less than $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
b) The reference circuitry and switches may add another $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ in good 12 -bit converters (e.g. AD566K/T). High-resolution converters require much better tempcos for accuracy commensurate with the resolution.
Linearity Tempco: Sensitivity of linearity ("integral" and/ or differential linearity) to temperature (in $\% \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ or ppm FSR $/{ }^{\circ} \mathrm{C}$ ) over the specified range. Monotonic behavior is achieved if the differential nonlinearity is less than 1 LSB at any temperature in the range of interest. The differential
nonlinearity temperature coefficient may be expressed as a ratio, as a maximum change over a temperature range, and/or implied by a statement that the device is monotonic over the specified temperature range.
Offset Tempco: The temperature coefficient of the all-DAC-switches-off (minus full scale) point of a bipolar converter (in $\% \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ or ppm FSR $/{ }^{\circ} \mathrm{C}$ ) depends on three major factors:
a) The tempco of the reference source
b) The voltage zero-stability of the output amplifier
c) The tracking capability of the bipolar-offset resistors and the gain resistors
Unipolar Zero Tempco (in \% FSR $/{ }^{\circ} \mathrm{C}$ or ppm FSR $/{ }^{\circ} \mathrm{C}$ ): The temperature stability of a unipolar fixed-reference DAC is principally affected by current leakage (current-output DAC), and offset voltage and bias current of the output op-amp (voltage-output DAC).

## Zero- and Gain-Adjustment Principles

The output of a unipolar DAC is set to zero volts in the all-bits-off condition. The gain is set for F.S. $\left(1-2^{-n}\right)$ with all bits on. The "zero" of an offset-binary bipolar DAC is set to - F.S. with all bits off, and the gain is set for + F.S. $\left(1-2^{(n-1)}\right)$ with all bits on. The data sheet instructions should be followed.

# Complete-Low Power 12-Bit D/A Converter AD370/AD371 

PRELIMINARY TECHNICAL DATA<br>FEATURES<br>Bipolar Voltage Output: AD370<br>Unipolar Voltage Output: AD371<br>Low Power: 150mW max<br>Linearity: $\pm 1 / 2 \mathrm{LSB},-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (S Version)<br>TTL/CMOS Compatible<br>Compatible with Standard 18-Pin DAC Configurations Hermetic 18-Pin DIP<br>Factory Trimmed Gain and Offset<br>Guaranteed Monotonic Over Specified Temperature Range



## PRODUCT DESCRIPTION

The AD370/AD371 is a complete 12 -bit digital-to-analog converter fabricated with the most advanced monolithic and hybrid technologies. The design incorporates a low power monolithic CMOS DAC, precision high speed FET-input operational amplifiers and a low dirft reference available in a hermetically sealed package. This innovative design results in significant performance advantages over conventional designs. The integral package-substrate combined with a lower chip count improves reliability over the standard low power hybrids of this type.

The converters come in two versions: AD370 with a bipolar output voltage range $(-10 \mathrm{~V}$ to $+10 \mathrm{~V})$ and AD371 with a unipolar output voltage range ( 0 to +10 V ). Each device is internally laser trimmed for gain and offset to provide adjustment free operation with only $\pm 0.05 \%$ absolute error. The FET input operational amplifiers optimize the speed vs. power trade-off by settling to $1 / 2 \mathrm{LSB}$ from a full scale transition in $35 \mu \mathrm{~s}$ with maximum total power dissipation of only 150 mW . The low power monolithic CMOS DAC employs a current switched silicon-chromium R-2R ladder to ensure that monotonicity is maintained over the full temperature range.

The AD370/AD371 " $K$ " and " $S$ " features $\pm 1 / 2 L S B$ maximum nonlinearity error. Its rated temperature ranges are 0 to $+70^{\circ} \mathrm{C}$ for the " J " and " K " versions and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the " S " version.

## PRODUCT HIGHLIGHTS

1. The AD370/AD371 directly replaces other devices of this type with significant increases in performance.
2. Reduced power consumption requirements ( 150 mW max) result in improved stability and shorter warm-up time.
3. The precision output amplifiers and CMOS DAC have been optimized to settle within 1/2LSB for a full scale transition in $35 \mu \mathrm{~s}$.
4. Reduced chip count and integral package-subsrate improve reliability.
5. System performance upgrading is possible without redesign.
6. Internally laser trimmed-no gain or offset adjustments are required for specified accuracy.
7. The device is packaged in a hermetically-sealed ceramic 18 lead dual-in-line package. Processing to MIL-STD-883 Class $B$ is available.
8. The AD370/AD371 is a second-source for 18 -pin 12 -bit DAC's of the same configuration.

## SPECIFICATIONS

(typical at $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}= \pm 15$ Volts unless otherwise noted)

| Model | AD370J | AD370K | AD371J | AD371K | AD370 ${ }^{1}$ | AD371S ${ }^{1}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RANGE | -10 to +10 | * | 0 to +10 | ** | * | ** | Volts |
| CODE | OCBI | * | CBI | ** | * | ** | . |
| LINEARITY ERROR $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\text {min }}-\mathrm{T}_{\text {max }} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 / 2 \\ & 1 / 2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 / 2 \\ & 1 / 2 \end{aligned}$ | $1 / 2$ $1 / 2$ | $\begin{aligned} & 1 / 2 \\ & 1 / 2 \end{aligned}$ | $\begin{aligned} & \mathrm{LSB}^{2} \text { max } \\ & \mathrm{LSB}^{2} \text { max } \end{aligned}$ |
| $\begin{aligned} & \text { ABSOLUTE ACCURACY } \\ & +25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\min }-\mathrm{T}_{\max } \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.2 \end{aligned}$ | * | * | * | $0.3$ | $0.3$ | $\%$ of $\mathrm{FSR}^{3}$ max <br> $\%$ of $\mathrm{FSR}^{3}$ max |
| FULL SCALE SETTLING TIME TO 1/2LSB | 25(35 max) | * | * | * | * | * | $\mu \mathrm{s}$ |
| INTERNAL REFERENCE | +10.0 | * | * | * | * | * | Volts |
| DIGITAL INPUTS <br> $V_{\text {INH }}$ <br> $V_{\text {INL }}$ | 2.10 0.8 | * | * | * - | * | * | Volts min <br> Volts max |
| INPUT LEAKAGE CURRENT | $\pm 1.0$ | * | * | * | * | * | $\mu \mathrm{A}$ |
| INPUT CAPACITANCE | 8 | * | * | * | * | * | pF |
| POWER SUPPLY REJECTION RATIO <br> +15 V Supply <br> -15V Supply' | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | * | * | * | * | * | $\% \mathrm{FSR}^{3} / \% \mathrm{~V}_{\mathrm{S}}$ max $\% \mathrm{FSR}^{3} / \% \mathrm{~V}_{\mathrm{S}} \max$ |
| POWER SUPPLY CURRENTS <br> +15 V Supply <br> -15V Supply | $\begin{aligned} & 3.5(5 \max ) \\ & 2.5(4 \max ) \end{aligned}$ | * | * | * | * | * | $m A \max$ <br> $m A \max$ |
| POWER DISSIPATION | 105(150 max) | * | * | * | * | * | mW |
| TEMPERATURE RANGE | 0 to +70 | * | * | * | -55 to +125 | *** | ${ }^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1}$ Also available to MIL-STD-883, Level B.
${ }^{2}$ LSB: Least Significant Bit
${ }^{3}$ FSR: Full Scale Range
*Specifications same as AD370J.
**Specifications same as AD371J.
***Specifications same as AD370S.
Specifications subject to change without notice.


Figure 1. Hermetically-Sealed Ceramic Package
Dimensions shown in inches and ( mm ).

ABSOLUTE MAXIMUM RATINGS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
VDD (to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . +17V
VEE (to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . -17V
Digital Input Voltage Range . . . . . . . . . . . . . . VDD to GND
Storage Temperature . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## CAUTION - ELECTROSTATIC SENSITIVE DEVICES

The digital control inputs are zener protected; however permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.


Figure 2. Pin Designations


Figure 3. Power Supply Decoupling


Figure 4. Burn-In Circuit

## MIL-STD-883B

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD370/AD371 with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the chip from hazardous environments. To further insure reliability, the AD370/AD371 is offered with $100 \%$ screening to MIL-STD883 , method 5008.

Table 1 details the test procedures of MIL-STD-883. Analog Devices subjects each part ordered with 883 screening to the following tests on a $100 \%$ basis.

| TEST | METHOD |
| :--- | :--- |
| 1. Internal Visual <br> (Pre cap) | 2017, Test Condition B |
| 2. Stabilization Bake | Method 1008,24 hours @ $+150^{\circ} \mathrm{C}$ |
| 3. Temperature Cycling | Method 1010, Test Condition C, <br> 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| 4. Constant Acceleration | Method 2001, Test Condition B, <br> Y1 plane, 10 kg |
| 5. Seal, Fine and Gross | Method 1014, Test Condition A <br> and C |
| 6. Burn-in Test | Method 1015, Test Condition B, <br> 160 hours @ $+125^{\circ} \mathrm{C}$ |
| 7. Final Electrical Tests | Performed $100 \%$ to all min and <br> max dc specifications on data pages |
| 8. External Visual | Method 2009 |

Table 1.

| DIGITAL INPUT | NOMINAL ANALOG OUTPUT |
| :---: | :---: |
| 111111111111 | 0 |
| 100000000000 | 4.9975 Volts |
| 011111111111 | 5.0000 Volts |
| 000000000000 | 9.9975 Volts |

Table 2. Code Table for the AD371 (CBI)

| DIGITAL INPUT | NOMINAL ANALOG OUTPUT |
| :---: | :---: |
| 111111111111 | -10.000 Volts |
| 100000000001 | -0.0097 Volt |
| 100000000000 | -0.0048 Volt |
| 011111111111 | 0 |
| 000000000000 | 9.9952 Volts |

Table 3. Code Table for the AD370 (OCBI)

## ACCURACY

Accuracy error of a D/A converter is defined as the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error or linearity error. The initial accuracy of the AD370/AD371 is trimmed to within $0.05 \%$ of full scale by laser trimming the gain and zero errors. Of the error specifications, the linearity error specification is the most important since it cannot be corrected by the user. The linearity error of the AD370/AD371 is specified over its entire temperature range. This means that the analog output will not vary by more than $\pm 1 / 2$ LSB maximum from an ideal straight line drawn between the end points (inputs all " 1 ' $s$ " and all " 0 's") over the specified operating temperature range of of 0 to $+70^{\circ} \mathrm{C}$ for the " K " version and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the " S " version.
The absolute accuracy of the AD370/AD371 has been guaranteed to $\pm 0.05 \%$ of full scale by internal factory trim of the gaip and offset. External gain and offset adjustment terminals have been made available to allow fine adjustment to the $\pm 0.012 \%$ accuracy level. The measurement system used to calibrate the ou tput should be capable of stable resolution of $1 / 4 \mathrm{LSB}$ in the region of zero and full scale. The adjustment procedure, described below, should be carefully followed to assure optimum converter performance.

The proper connections for the offset and gain adjustments are shown in Figure 5. For the AD371, apply a digital input of all " 1 's" and adjust the offset potentiometer until a 0.000 V output is obtained. For the full-scale calibration apply a digital input of all " 1 's" and adjust the gain potentiometer to +9.9975 volts (see Table 2 ).
The offset adjustment of the AD370 is made at the half-scale code. Adjust the offset potentiometer until 0.000 V is obtained on the output. The full-scale adjustment is made at the nega-
tive endpoint or a code of all " 1 's". Adjust the gain potentiometer until -10.000 volts is obtained on the output.


Figure 5. Optional External Trims

## SETTLING TIME

Settling time for each AD370/AD371 model is the total time required for the output to settle within an 1/2LSB band around its final value after a change in input (including slew time). The settling time specification is given for a full scale step which is 20 V for the AD3 70 and 10 V for the AD371.

## IMPROVED SECOND SOURCE

The substrate design of the AD370/AD371 provides for complete pin-for-pin compatibility with other 18 -pin DAC's. The AD370/AD371 is a superior direct replacement for these devices where the function of pins 7 and 8 allow. The versatility designed into the AD370/AD371 allows the function of pin 7 and 8 to be modified to exactly second source each of the other units. Information on other second source devices with 4 quadrant multiplying capability is available from Analog Devices.

Analog Devices

| AD370KD | DAC346C-12BPG |  |  | MN360 | MN370 | MN3211 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD371KD | DAC346C-12VP |  |  | MN362 | MN371 | MN3210 |
| AD370SD | DAC347LPC-12G | DAC356C-12 | DAC356LPC-12 | MN360H | MN370H |  |
| AD370SD/883B | DAC347LPS-12G | DAC356B-12 | DAC356LPB-12 |  |  |  |
| AD371SD | DAC347LPC-12U |  |  | MN362H | MN371H |  |
| AD371SD/883B | DAC347LPB-12U |  |  |  |  |  |

Table 4. Cross Reference

## AD370/AD371 ORDERING GUIDE

| Model | Package | Linearity | Output Voltage <br> Range | Operating Temperature <br> Range |
| :--- | :--- | :--- | :--- | :--- |
| AD370JN | Polymer Seal | 1 LSB | -10 V to +10 V | 0 to $+70^{\circ} \mathrm{C}$ |
| AD370JD | Hermetic | 1 LSB | -10 V to +10 V | 0 to $+70^{\circ} \mathrm{C}$ |
| AD371JN | Polymer Seal | 1 LSB | 0 to +10 V | 0 to $+70^{\circ} \mathrm{C}$ |
| AD371JD | Hermetic | 1 LSB | 0 to +10 V | 0 to $+70^{\circ} \mathrm{C}$ |
| AD370KN | Polymer Seal | $1 / 2 \mathrm{LSB}$ | -10 V to +10 V | 0 to $+70^{\circ} \mathrm{C}$ |
| AD370KD | Hermetic | $1 / 2 \mathrm{LSB}$ | -10 V to +10 V | 0 to $+70^{\circ} \mathrm{C}$ |
| AD371KN | Polymer Seal | $1 / 2 \mathrm{LSB}$ | 0 to +10 V | 0 to $+70^{\circ} \mathrm{C}$ |
| AD371KD | Hermetic | $1 / 2 \mathrm{LSB}$ | 0 to +10 V | 0 to $+70^{\circ} \mathrm{C}$ |
| AD370SD | Hermetic | $1 / 2 \mathrm{LSB}$ | -10 V to +10 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD370SD/883B | Hermetic | $1 / 2 \mathrm{LSB}$ | -10 V to +10 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD371SD | Hermetic | $1 / 2 \mathrm{LSB}$ | 0 to +10 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD371SD/883B | Hermetic | $1 / 2 \mathrm{LSB}$ | 0 to +10 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |



## FEATURES

Complete 8-Bit DAC
Voltage Output - 2 Calibrated Ranges
Internal Precision Band-Gap Reference
Single-Supply Operation: +5 V to +15 V
Full Microprocessor Interface
Fast: $1 \mu$ s Voltage Settling to $\pm 1 / 2$ LSB
Low Power: 75mW
No User Trims
Guaranteed Monotonic Over Temperature
All Errors Specified $T_{\text {min }}$ to $T_{\text {max }}$
Small 16-Pin DIP Package
Single Laser-Wafer-Trimmed Chip for Hybrids
Low Cost

## PRODUCT DESCRIPTION

The AD558 DACPORT is a complete voltage-output 8 -bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. No external components or trims are required to interface, with full accuracy, an 8 -bit data bus to an analog system.
The performance and versatility of the DACPORT is a result of several recently-developed monolithic bipolar technologies. The complete microprocessor interface and control logic is implemented with integrated injection logic ( $\mathrm{I}^{2} \mathrm{~L}$ ), an extremely dense and low-power logic structure that is process-compatible with linear bipolar fabrication. The internal precision voitage reference is the patented low-voltage band-gap circuit* which permits full-accuracy performance on a single +5 V to +15 V power supply. Thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range (all grades), while recent advances in laser-wafer-trimming of these thinfilm resistors permit absolute calibration at the factory to within $\pm 1$ LSB; thus no user-trims for gain or offset are required. A new circuit design provides voltage settling to $\pm 1 / 2 \mathrm{LSB}$ for a full-scale step in $1 \mu \mathrm{~s}$.
The AD558 is available in four performance grades and two package types. The AD558J and K are specified for use over the 0 to $+70^{\circ} \mathrm{C}$ temperature range and are available in either a 16-pin hermetically-sealed side-brazed ceramic DIP or a lowercost 16 -pin plastic DIP. The AD558S and T grades are specified for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation and the hermeticallysealed ceramic package is standard. Processing to MIL-STD-

- 883, Class B is optional on S and T grades.


## PRODUCT HIGHLIGHTS

1. The 8 -bit $\mathrm{I}^{2} \mathrm{~L}$ input register and fully microprocessorcompatible control logic allows the AD558 to be directly connected to 8 - or 16 -bit data buses and operated with standard control signals. The latch may be disabled for direct DAC interfacing.
2. The laser-trimmed on-chip SiCr thin-film resistors are calibrated for absolute accuracy and linearity at the factory. Therefore, no user trims are necessary for full rated accuracy over the operating temperature range.
3. The inclusion of a precision low-voltage band-gap reference eliminates the need to specify and apply a separate reference source.
4. The voltage-switching structure of the AD558 DAC section along with a high-speed output amplifier and laser-trimmed resistors give the user a choice of 0 V to +2.56 V or 0 V to +10 V output ranges, selectable by pin-strapping. Circuitry is internally compensated for minimum settling time on both ranges; typically settling to $\pm 1 / 2$ LSB for a full-scale 2.55 volt step in 700 ns .
5. The AD558 is designed and specified to operate from a single +4.5 V to +16.5 V power supply.
6. Low digital input currents, $100 \mu \mathrm{~A}$ max, minimize bus loading. Input thresholds are TTL/low voltage CMOS compatible over the entire operating $\mathrm{V}_{\mathrm{CC}}$ range.
(continued on page 9-16)
[^32]SPECIFICATIONS
(typical @ $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ to +15 V unless otherwise specified)

| MODEL | AD558J | AD558K | AD558S ${ }^{1}$ | AD558T ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| RESOLUTION | 8 Bits | * | * | * |
| RELATIVE ACCURACY ${ }^{2}$ |  |  |  |  |
| 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ max | $\pm 1 / 4 \mathrm{LSB}$ max | * | ** |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - . | $\pm 3 / 4 \mathrm{LSB}$ max | $\pm 3 / 8 \mathrm{LSB}$ max |
| OUTPUT |  |  |  |  |
| Ranges | 0 V to +2.56 V | * | * | * |
|  | 0 V to $+10 \mathrm{~V}^{3}$ | * | * | * |
| Current, Source | $+5 \mathrm{~mA}$ | * | $+5 \mathrm{~mA} \mathrm{~min}$ | *** |
| Sink | Internal Passive | * | * | * |
|  | Pull-Down to Ground ${ }^{4}$ |  |  |  |
| OUTPUT SETTLING TIME ${ }^{5}$ |  |  |  |  |
| 0 to 2.56 volt range | $0.8 \mu \mathrm{~s}(1.5 \mu \mathrm{~s}$ max $)$ | * | * | * |
| 0 to 10 volt range ${ }^{3}$ | $2.0 \mu \mathrm{~s}(3.0 \mu \mathrm{~s} \mathrm{max})$ | * | * - | * |
| FULL SCALE ACCURACY |  |  |  |  |
| (a) $25^{\circ} \mathrm{C}$ | $\pm 1.5 \mathrm{LSB}( \pm 0.6 \%) \mathrm{max}$ | $\pm 0.5 \mathrm{LSB}( \pm 0.2 \%) \mathrm{max}$ | * | ** |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 2.5 \mathrm{LSB}( \pm 1.0 \%) \mathrm{max}$ | $\pm 1$ LSB ( $\pm 0.4 \%$ ) max | * | ** |
| ZERO ERROR |  |  |  |  |
| (8) $25^{\circ} \mathrm{C}$ | $\pm 1$ LSB max | $\pm 1 / 2$ LSB max | * | ** |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 2 \mathrm{LSB}$ max | $\pm 1$ LSB max | * | ** |
| MONOTONICITY ${ }^{6}$ |  |  |  |  |
| $\mathrm{T}_{\min }$ to $\mathrm{T}_{\text {max }}$ | Guaranteed | * | * | * |
| DIGITAL INPUTS |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  |  |  |
| Input Current | $\pm 100 \mu \mathrm{~A}$ max | * | * | * |
| Data Inputs, Voltage |  |  |  |  |
| Bit On - Logic " 1 " | 2.0 V min | * ; | * | * |
| Bit Off - Logic "0" | 0.8 V max | * . | * | * |
| Control Inputs, Voltage |  |  |  |  |
| On - Logic " 1 " | 2.0 V min | * | * | * |
| Off - Logic " 0 " | 0.8 V max | * . | * | * |
| TIMING ${ }^{7}$ |  |  |  |  |
| $\mathrm{T}_{\min }$ to $\mathrm{T}_{\text {max }}$. | - ${ }^{\text {b }}$ |  |  |  |
| ${ }^{\text {W }}$ (Strobe Pulse Width) | 100 ns min | * | * | * |
| $\mathrm{t}_{\mathrm{DH}}$ (Data Hold Time) | 10 ns max | * | * | * |
| $\mathrm{t}_{\text {DS }}$ (Data Set-Up Time) | 100 ns min | * | * | * |

POWER SUPPLY
Operating Voltage Range ( $\mathrm{V}_{\mathrm{CC}}$ )

| 2.56 Volt Range | +4.5 V to +16.5 V | $*$ | $*$ | $*$ |
| :--- | :--- | :--- | :--- | :--- |
| 10 Volt Range | +11.4 V to +16.5 V | $*$ | $*$ | $*$ |
| Current $\left(\mathrm{I}_{\mathrm{CC}}\right)$ | 15 mA typ, $25 \mathrm{~mA} \max$ | $*$ | $*$ | $*$ |
| Rejection Ratio | $0.03 \% / \% \max$ | $*$ | $*$ | $*$ |
| POWER DISSIPATION, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $75 \mathrm{~mW}(125 \mathrm{~mW} \max )$ | $*$ | $*$ | $*$ |
|  | $\mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}$ | $225 \mathrm{~mW}(375 \mathrm{~mW} \max )$ | $*$ | $*$ |

## OPERATING TEMPERATURE <br> \section*{RANGE}

| $0^{\circ} \mathrm{C}$ | $*$ | $-55^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- |
| $+70^{\circ} \mathrm{C}$ | $*$ | $+125^{\circ} \mathrm{C}$ |

*Specifications same as AD558J.
**Specifications same as AD558K.
***Specifications same as AD558S.
Specifications subject to change without notice.

## NOTES

${ }^{1}$ The AD558S and AD558T are available fully processed and screened to the requirements of MIL-STD-883, Class B. A complete description is given on page 9-16 of this data sheet. Order AD558SD/883B or AD558TD/883B.
${ }^{2}$ Relative Accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.
${ }^{3}$ Operation of the 0 to 10 volt output range requires a minimum supply voltage of +11.4 volts.
${ }^{4}$ Passive pull-down resistance is $2 \mathrm{k} \Omega$ for 2.56 volt range, $10 \mathrm{k} \Omega$ for 10 volt range.
${ }^{5}$ Settling time is specified for a positive-going full-scale step. Negative-going steps to zero are slower, but can be improved with an external pull-down. See page 9-19 of this data sheet for details.
${ }^{6} \mathrm{~A}$ monotonic converter has a maximum differential linearity error of $\pm 1$ LSB.
${ }^{7}$ See Figure 8, page 9-18.

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V}_{\mathrm{CC}}$ to Ground. . . . . . . . . . . . . . . . . . . . . . . . 0 V to +18 V
Digital Inputs (Pins 1-10) . . . . . . . . . . . . . . . . . . . 0 to V $_{\text {CC }}$
VOUT . . . . . . . . . . . . . . . . . . . Indefinite Short to Ground Momentary Short to $\mathrm{V}_{\mathrm{CC}}$
Power Dissipation 450 mW
Storage Temperature Range
N (plastic) Package . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
D (ceramic) Package. . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10 second). . . . . . . . . $300^{\circ} \mathrm{C}$
Thermal Resistance
Junction to Ambient (Junction to Case)
N (plastic) Package . . . . . . . . . . . . . . $140(55)^{\circ} \mathrm{C} / \mathrm{W}$
D (ceramic) Package. . . . . . . . . . . . . . . . $100(30)^{\circ} \mathrm{C} / \mathrm{W}$


## CHIP AVAILABILITY

The AD558 is available in laser-trimmed, passivated chip form. Figure 2 shows the AD558 metalization pattern bonding pads and dimensions. All four grades are available with guaranteed temperature specifications from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\max }$. Consult the factory for details.


Figure 2. AD558 Chip Bonding Diagram (Dimensions shown in inches and (mm))

Figure 1. AD558 Pin Configuration

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## AD5 58 ORDERING GUIDE

|  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: |
| Model | Package | Temperature | Relative Accuracy <br> Error Max | Full-Scale <br> Error, Max |
| AD558JN | Plastic | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 2.5 \mathrm{LSB}$ |
| AD558KN | Plastic | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ |
| AD558JD | Ceramic | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 2.5 \mathrm{LSB}$ |
| AD558KD | Ceramic | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ |
| AD558SD | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 3 / 4 \mathrm{LSB}$ | $\pm 2.5 \mathrm{LSB}$ |
| AD558SD/883B | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 3 / 4 \mathrm{LSB}$ | $\pm 2.5 \mathrm{LSB}$ |
| AD558TD | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 3 / 8 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ |
| AD558TD/883B | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 3 / 8 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ |

## (continued from page 9-13)

7. The single-chip, low power $I^{2} \mathrm{~L}$ design of the AD558 is inherently more reliable than hybrid multi-chip or conventional single-chip bipolar designs. The AD558S and T grades, which are specified over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range, are available fully processed to MIL-STD-883, Class B.
8. All AD558 grades are available in chip form with guaranteed specifications from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {max }}$. MIL-STD-883, Class B processing is standard on Analog Devices bipolar chips. Contact the factory for additional chip information.

## CIRCUIT DESCRIPTION

The AD588 consists of four major functional blocks, fabricated on a single monolithic chip (see Figure 3). The main D to A converter section uses eight equally-weighted laser-trimmed current sources switched into a silicon-chromium thinfilm $\mathrm{R} / 2 \mathrm{R}$ resistor ladder network to give a direct but unbuffered 0 mV to 400 mV output range. The transistors that form the DAC switches are PNPs; this allows direct positive-voltage logic interface and a zero-based output range.


Figure 3. AD558 Functional Block Diagram

The high-speed output buffer amplifier is operated in the noninverting mode with gain determined by the user-connections at the output range select pin. The gain-setting application resistors are thin-film laser-trimmed to match and track the DAC resistors and to assure precise initial calibration of the two output ranges, 0 V to 2.56 V and 0 V to 10 V . The amplifier output stage is an NPN transistor with passive pull-down for zero-based output capability with a single power supply.

The internal precision voltage reference is of the patented band-gap type. This design produces a reference voltage of 1.2 volts and thus, unlike 6.3 volt temperature-compensated zeners, may be operated from a single, low-voltage logic power supply.
The microprocessor interface logic consists of an 8-bit data latch and control circuitry. Low-power, small geometry and high-speed are advantages of the $I^{2} \mathrm{~L}$ design as applied to this section. $\mathrm{I}^{2} \mathrm{~L}$ is bipolar process compatible so that the performance of the analog sections need not be compromised to provide on-chip logic capabilities. The control logic allows the latches to be operated from a decoded microprocessor address and write signal. If the application does not involve a $\mu \mathrm{P}$ or data bus, wiring $\overline{\mathrm{CS}}$ and $\overline{\mathrm{CE}}$ to ground renders the latches "transparent" for direct DAC access.

## MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD558, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The available hermetically-sealed, low profile DIP package (" $D$ " suffix) takes up a fraction of the space required by equivalent modular designs and protects the chip from hazardous environments. To further ensure reliability, military-temperature range AD558 grades S and T are available $100 \%$ screened to MIL-STD-883, Class B, method 5004. Table 1 details the test procedure.

## TEST

1) Internal Visual (Pre cap)
2) Stabilization Bake
3) Temperature Cycling
4) Constant Acceleration
5) Seal, Fine and Gross
6) Burn-in Test
7) Final Electrical Tests
8) External Visual

## METHOD

Method 2010, Test Condition B
Method 1008, 24 hours @ $+150^{\circ} \mathrm{C}$
Method 1010, Test Condition C, 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Method 2001, Test Condition E, Y1 plane, 30 kg
Method 1014, Test Condition A and C
Method 1014, Test Condition B, 160 hours @ $+125^{\circ} \mathrm{C}$ min
Performed $100 \%$ to all min and $\max$ de specifications on data pages. Method 2009

Table 1. MIL-STD-883, Class B Test Procedures

## CONNECTING THE AD558

The AD558 has been configured for ease of application. All reference, output amplifier and logic connections are made internally. In addition, all calibration trims are performed at the factory assuring specified accuracy without user trims. The only connection decision that must be made by the user is a single jumper to select output voltage range. Clean circuitboard layout is facilitated by isolating all digital bit inputs on one side of the package; analog outputs are on the opposite side.
Figure 4 shows the two alternative output range connections. The 0 V to 2.56 V range may be selected for use with any power supply between +4.5 V and +16.5 V . The 0 V to 10 V range requires a power supply of +11.4 V to +16.5 V .
Because of its precise factory calibration, the AD5 58 is intended to be operated without user trims for gain and offset; therefore no provisions have been made for such user-trims. If a small increase in scale is required, however, it may be accomplished by slightly altering the effective gain of the output buffer. A resistor in series with VOUT SENSE will increase the output range.
For example if a 0 V to 10.24 V output range is desired ( 40 mV $=1 \mathrm{LSB}$ ), a nominal resistance of $850 \Omega$ is required. It must be remembered that, although the internal resistors all ratiomatch and track, the absolute tolerance of these resistors is typically $\pm 20 \%$ and the absolute TC is typically $-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ( 0 to $-100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ). That must be considered when re-scaling is performed. Figure 5 shows the recommended circuitry for a full-scale output range of 10.24 volts. Internal resistance values shown are nominal.
NOTE: Decreasing the scale by putting a resistor in series with GND will not work properly due to the code-dependent currents in GND. Adjusting offset by injecting dc at GND is not recommended for the same reason.

a. OV to 2.56 V Output Range

b. OV to 10 V Output Range

Figure 4. Connection Diagrams


Figure 5. 10.24V Full-Scale Connection

## GROUNDING AND BYPASSING*

All precision converter products require careful application of good grounding practices to maintain full rated performance. Because the AD558 is intended for application in microcomputer systems where digital noise is prevalent, special care must be taken to assure that its inherent precision is realized.
The AD558 has two ground (common) pins; this minimizes ground drops and noise in the analog signal path. Figure 6 shows how the ground connections should be made.
It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common in one place only. If the common tie-point is remote and accidental disconnection of that one common tie-point occurs due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the AD558, it is recommended that common ground tie-points should be provided at each such device. If only one system ground can be connected directly to the AD558, it is recommended that analog common be selected.


Figure 6. Recommended Grounding and Bypassing

## POWER SUPPLY CONSIDERATIONS

The AD558 is designed to operate from a single positive power supply voltage. Specified performance is achieved for any supply voltage between +4.5 V and +16.5 V . This makes the AD558 ideal for battery-operated, portable, automotive or digital main-frame applications.
The only consideration in selecting a supply voltage is that, in order to be able to use the 0 V to 10 V output range, the power supply voltage must be between +11.4 V and +16.5 V . If, however, the 0 V to 2.56 V range is to be used, power consumption will be minimized by utilizing the lowest available supply voltage (above +4.5 V ).

[^33]TIMING AND CONTROL
The AD558 has data input latches that simplify interface to 8 - and 16 -bit data buses. These latches are controlled by Chip Enable ( $\overline{\mathrm{CE}}$ ) and Chip Select ( $\overline{\mathrm{CS}}$ ) inputs, pins 9 and 10 respectively. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ are internally "NORed" so that the latches transmit input data to the DAC section when both $\overline{\mathbf{C}} \overline{\mathrm{E}}$ and $\overline{\mathrm{CS}}$ are at Logic " 0 ". If the application does not involve a data bus, a " 00 " condition allows for direct operation of the DAC. When either $\overline{\mathrm{CE}}$ or $\overline{\mathrm{CS}}$ go to Logic " 1 ", the input data is latched into the registers and held until both $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ return to " 0 ". (Unused $\overline{\mathrm{CE}}$ or $\overline{\mathrm{CS}}$ inputs should be tied to ground.) Thestruth table is given in Table II. The logic function is also shown in Figure 7.

| Input Data | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{C S}}$ | DAC Data | Latch <br> Condition |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | "transparent" |
| 1 | 0 | 0 | 1 | "transparent" |
| 0 | 5 | 0 | 0 | latching |
| 1 | 5 | 0 | 1 | latchi'g |
| 0 | 0 | 5 | 0 | latching |
| 1 | 0 | 5 | 1 | latching |
| $\mathbf{X}$ | 1 | $\mathbf{X}$ | previous data | latched |
| $\mathbf{X}$ | $\mathbf{X}$ | 1 | previous data | latched |
| Notes: | $\mathrm{X}=$ = Does not matter |  |  |  |
|  | $\mathcal{S}=$ Logic Threshold at Positive-Going Transition |  |  |  |

Table II. AD558 Control Logic Truth Table


Figure 7. AD558 Control Logic Function

Figure 8 shows the timing for the data and control signals; $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ are identical in timing as well as in function.

$t_{w}=$ Strobe puise width
$t_{D H}=$ Data hold time
$t_{D S}=$ Data setup time
$t_{\text {settling }}=$ DAC output settling time to $\pm 1 / 2 \mathrm{LSB}$

Figure 8. AD558 Timing

## USE OF VOUT SENSE

Separate access to the feedback resistor of the output amplifier allows additional application versatility. Figure 9a shows how I $\times$ R drops in long lines to remote loads may be cancelled by putting the drops "inside the loop". Figure 9 b shows how the separate sense may be used to provide a higher output current by feeding back around a simple current booster.

a. Compensation for $I \times R$ Drops in Output Lines

b. Output Current Booster

Figure 9. Use of VOUT sense

## OPTIMIZING SETTLING TIME

In order to provide single-supply operation and zero-based output voltage ranges, the AD558 output stage has a passive "pull-down" to ground. As a result, settling time for negativegoing output steps may be longer than for positive-going output steps. The relative difference depends on load resistance and capacitance. If a negative power supply is available, the negative-going settling time may be improved by adding a pulldown resistor from the output to the negative supply as shown in Figure 10. The value of the resistor should be such that, at zero voltage out, current through that resistor is 0.5 mA max.


Figure 10. Improved Settling Time

## BIPOLAR OUTPUT RANGES

The AD558 was designed for operation from a single power supply and is thus capable of providing only unipolar ( 0 V to +2.56 and 0 V to 10 V ) output ranges. If a negative supply is available, bipolar output ranges may be achieved by suitable output offsetting and scaling. Figure 11 shows how a $\pm 1.28$ volt output range may be achieved when a -5 volt power supply is available. The offset is provided by the AD589 precision 1.2 volt reference which will operate from a +5 volt supply. The AD544 output amplifier can provide the necessary $\pm 1.28$ volt output swing from $\pm 5$ volt supplies. Coding is complementary offset binary.


Figure 11. Bipolar Operation of $A D 558$ from $\pm 5 \mathrm{~V}$ Supplies

## INTERFACING THE AD5 58 TO MICROPROCESSOR DATA BUSES*

The AD558 is configured to act like a "write only" location in memory that may be made to coincide with a read only memory location or with a RAM location. The latter case allows data previously written into the DAC to be read back later via the RAM. Address decoding is partially complete for either ROM or RAM. Figure 12 shows interfaces for three popular microprocessor systems.

a. 6800/AD558 Interface

b. 8080A/AD558 Interface


CDP 1802: MWR $\rightarrow \overline{\mathrm{CE}}$
DECODED ADDRESS SELECT PULSE $\rightarrow$ CS
c. 1802/AD558 Interface

Figure 12. Interfacing the AD558 to Microprocessors

[^34]

Figure 13. Full Scale Accuracy vs. Temperature Performance of AD558


Figure 14. Zero Drift vs. Temperature Performance of AD558

ICC


Figure 15. Quiescent Current vs. Power Supply Voltage for AD558


Figure 16. AD558 Settling Characteristic Detail OV to 2.56 V Output Range Full-Scale Step


Figure 17. AD558 Settling Characteristic Detail OV to 10 V Output Range Full-Scale Step


Figure 18. AD558 Logic Timing

# Low Cost 10-Bit Monolithic D/A Converter 

FEATURES<br>Low Cost<br>Complete Current Output Converter<br>High Stability Buried Zener Reference<br>Laser Trimmed to High Accuracy (1/4LSB Max Error, AD561K, T)<br>Trimmed Output Application Resistors for 0 to $+10, \pm 5$ Volt Ranges<br>Fast Settling - 250ns to 1/2LSB<br>Guaranteed Monotonicity Over Full Operating Temperature Range<br>TTL/DTL and CMOS Compatible (Positive True Logic)<br>Single Chip Monolithic Construction<br>Hermetically-Sealed Ceramic DIP (All Grades)

## PRODUCT DESCRIPTION

The AD561 is an integrated circuit 10-bit digital-to-analog converter combined with a high stability voltage reference fabricated on a single monolithic chip. Using 10 precision highspeed current-steering switches, a control amplifier, voltage reference, and laser-trimmed thin-film SiCr resistor network, the device produces a fast, accurate analog output current. Laser trimmed output application resistors are also included to facilitate accurate, stable current-to-voltage conversion; they are trimmed to $0.1 \%$ accuracy, thus eliminating external trimmers in many situations.
Several important technologies combine to make the AD561 the most accurate and most stable 10 -bit DAC available. The low temperature coefficient, high stability thin-film network is trimmed at the wafer level by a fine resolution laser system to $0.01 \%$ typical linearity. This results in an accuracy specification of $\pm 1 / 4 \mathrm{LSB}$ max for the K and T versions, and $1 / 2 \mathrm{LSB}$ $\max$ for the J and S versions.

The AD561 also incorporates a low noise, high stability subsurface zener diode to produce a reference voltage with excellent long term stability and temperature cycle characteristics which challenge the best discrete zener references. A temperature compensation circuit is laser-trimmed to allow custom correction of the temperature coefficient of each device. This results in a typical full-scale temperature coefficient of $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$; the T.C. is tested and guaranteed to $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$ for the K and T versions, $60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max for the S , and $80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for the J.
All grades are packaged in a 16 -pin hermetically-sealed ceramic dual-in-line package. The AD561J and K versions are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range, the AD561S and T for operation over the full military temperature range from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


## PRODUCT HIGHLIGHTS

1. Advanced monolithic processing and laser trimming at the wafer level have made the AD561 the most accurate 10-bit converter available while keeping costs consistent with large volume integrated circuit production. The AD561K and T have $1 / 4 \mathrm{LSB}$ max relative accuracy and $1 / 2 \mathrm{LSB}$ max differential nonlinearity. The low T.C. R-2R ladder guarantees that all AD561 units will be monotonic over the entire operating temperature range.
2. Digital system interfacing is simplified by the use of a positive true straight binary code. The digital input voltage threshold is a function of the positive supply level; connecting $\mathrm{V}_{\mathrm{CC}}$ to the digital logic supply automatically sets the threshold to the proper level for the logic family being used. Logic sink current requirement is only $25 \mu \mathrm{~A}$.
3. The high speed current steering switches are designed to settle in less than 250 ns for the worst case digital code transition. This allows construction of successive-approximation A/D converters in the 3 to $5 \mu$ s range.
4. The AD561 has an output voltage compliance range from -2 to +10 volts, thus allowing direct current-to-voltage converșion with just an output resistor, omitting the op amp. The $40 \mathrm{M} \Omega$ open collector output impedance results in negligible errors due to output leakage currents.
5. Every AD561 is subjected to a 24 hour stabilization bake at $150^{\circ} \mathrm{C}$, a gross leak test and a 24 hour burn-in at $125^{\circ} \mathrm{C}$ to ensure reliability and long term stability.

*Specifications same as AD561J specs.
Specifications subject to change without notice.


- "Specifications same as AD561S specs.

Specifications subject to change without notice.

## DIGITAL LOGIC INTERFACE

All standard positive supply logic families interface easily with the AD561. The digital code is positive true binary (all bits high, Logic " 1 ", gives positive full scale output). The logic input load factor ( 100 nA max at Logic " 1 ", $-25 \mu \mathrm{~A}$ max at Logic " 0 ", 3 pF capacitance), is less than one equivalent digital load for all logic families, including unbuffered CMOS. The digital threshold is set internally as a function of the positive supply, as shown in Figure 1. For most applications, connecting $\mathrm{V}_{\mathrm{CC}}$ to the positive logic supply will set the threshold at the proper level for maximum noise immunity. For nonstandard applications, refer to Figure 1 for threshold levels. Uncommitted bit input lines will assume a " 1 " state (similar to TTL), but they are high impedance and subject to noise pickup. Unused digital inputs should be connected directly to ground or $\mathrm{V}_{\mathbf{C C}}$, as desired.


Figure 1. Digital Threshold Vs. Positive Supply


OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
Figure 2.

## THE AD561 OFFERS TRUE 10-BIT RESOLUTION OVER FULL TEMPERATURE RANGE

ACCURACY: Analog Devices defines accuracy as the maximum deviation of the actual, adjusted DAC output (see following page) from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. The AD561 is laser trimmed to $1 / 4 \mathrm{LSB}$ ( $0.025 \%$ of $F$.S.) maximum error at $+25^{\circ} \mathrm{C}$ for the K and T versions - $1 / 2 \mathrm{LSB}$ for the J and S .
MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a single-valued function of the input. All versions of the AD561 are monotonic over their full operating temperature range.
DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential nonlinearity error be less than 1 LSB both at $+25^{\circ} \mathrm{C}$ and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scale output, a change of 1LSB in digital input code should result in a 9.8 mV change in the analog output (1LSB $=10 \mathrm{~V} \mathrm{x}$ $1 / 1024=9.8 \mathrm{mV}$ ). If in actual use, however, a 1 LSB change in the input code results in a change of only $2.45 \mathrm{mV}(1 / 4 \mathrm{LSB})$ in analog output, the differential nonlinearity error would be 7.35 mV , or $3 / 4 \mathrm{LSB}$. The AD561K and T have a max differential linearity error of $1 / 2 \mathrm{LSB}$.
The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of $2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ could under worst case conditions for a temperature change of $+25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ add $0.025 \%\left(100 \times 2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ of error). The resulting error could then be as much as $0.025 \%+0.025 \%=0.05 \%$ of $F$.S. ( $1 / 2 \mathrm{LSB}$ represents $0.05 \%$ of F.S.). To be sure of accurate performance all versions of the AD561 are therefore $100 \%$ tested to be monotonic over the full operating temperature range.


THE AD561 IS AVAILABLE IN A LASER TRIMMED CHIP FORM. THE CHIP OFFERS MORE APPLICATION FLEXIBILITY THAN THE 16-PIN PACKAGED DEVICE. PLEASE CONSULT CHIP CATALOG FOR

Figure 3. Chip Bonding Diagram

## AD561 ORDERING GUIDE

| MODEL | TEMP RANGE | $\begin{aligned} & \text { ACCURACY } \\ & @+25^{\circ} \mathrm{C} \end{aligned}$ | GAIN T.C. (of F.S. $I^{\circ} \mathrm{C}$ ) |
| :---: | :---: | :---: | :---: |
| AD561J | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 L S B$ max | 80ppm max |
| AD561K | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB max | 30ppm max |
| AD561S | -55 to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB max | 60 ppm max |
| AD561S/883B* | -55 to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB max | 60 ppm max |
| AD561T | -55 to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB max | 30 ppm max |
| AD561T/883B* | -55 to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB max | 30ppm max |

[^35]
## CONNECTING THE AD561 FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510, AD741L, AD301AL) is used, excellent performance can be obtained in many situations without trimming. (A 5 mV op amp offset is equivalent to $1 / 2$ LSB on a 10 volt scale). If a $25 \Omega$ fixed resistor is substituted for the $50 \Omega$ trimmer, unipolar zero will typically be within $\pm 1 / 10$ LSB (plus op amp offset), and full scale accuracy will be within $\pm 1$ LSB. Substituting a $10 \Omega$ resistor for the $20 \Omega$ bipolar offset trimmer will give a bipolar zero error typically within $\pm 1 \mathrm{LSB}$.
The AD509 is recommended for buffered voltage-output applications which require a settling time to $\pm 1 / 2$ LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

## FIGURE 5. UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range.

## STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust op amp trimmer, $\mathrm{R}_{1}$, until the output reads 0.000 volts ( $1 \mathrm{LSB}=9.76 \mathrm{mV}$ ).

## STEP II . . . GAIN ADJUST

Turn all bits ON and adjust $50 \Omega$ gain trimmer, $\mathrm{R}_{2}$, until the output is 9.990 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.23 V full scale is desired (exactly $10 \mathrm{mV} / \mathrm{bit}$ ), insert a $120 \Omega$ resistor in series with $\mathbf{R}_{2}$.

## FIGURE 6. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.990 volts, with positive full scale occurring with all bits ON (all 1's).

## STEP I . . . ZERO ADJUST

Turn ON MSB only, turn OFF all other bits. Adjust $20 \Omega$ trimmer $R_{3}$, to give 0.000 output volts.

## STEP II . . . GAIN ADJUST

Turn OFF all bits, adjust $50 \Omega$ gain trimmer to give a reading of -5.000 volts.
Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, the op amp trimmer is unnecessary unless the untrimmed offset drift of the op amp is excessive.

## FIGURE 7. $\pm 10$ VOLT BUFFERED BIPOLAR OUTPUT

The AD5 61 can also be connected for a $\pm 10$ volt bipolar range with an additional external resistor as shown in Figure 7. A larger value trimmer is required to compensate for tolerance in the thin film resistors (which are trimmed to match the full scale current). For best full scale temperature coefficient performance, the external resistors should have a T.C. of $-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. For applications requiring optimum performance, a $\pm 10$ volt bonding option is available on special order.

## PIN CONFIGURATION TOP VIEW



Figure 4.


Figure 5. 0 to +10 V Unipolar Voltage Output


Figure 6. $\pm 5 \mathrm{~V}$ Buffered Bipolar Voltage Output


Figure 7. $\pm 10 \mathrm{~V}$ Buffered Voltage Output

## CIRCUIT DESCRIPTION

A simplified schematic with the essential circuit features of the AD561 is shown in Figure 8. The voltage reference, CR1, is a buried zener (or subsurface breakdown diode). This device exhibits far better all-around performance than the NPN baseemitter reverse-breakdown diode (surface zener), which is in nearly universal use in integrated circuits as a voltage reference. Greatly improved long term stability and lower noise are the major benefits the buried zener derives from isolating the breakdown point from surface stress and mobile oxide charge effects. The nominal 7.5 volt device (including temperature compensation circuitry) is driven by a current source to the negative supply so that the positive supply can be allowed to go as low as 4.5 volts. The temperature coefficient of each diode is determined individually; this data is then used to laser trim a compensating circuit to balance the overall T.C. to zero. The typical resulting T.C. is 0 to $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
The negative reference level is inverted and scaled by $A_{1}$ to give $a+2.5$ volt reference (which can be driven by the low positive supply). The AD561, packaged in the 16 -pin DIP, has the +2.5 volt reference (REF OUT) connected directly to the input of the control amplifier (REF IN). The buffered reference is not directly available externally except through the $2.5 \mathrm{k} \Omega$ bipolar offset resistor; it can still be used as a voltage reference as shown below in Figure 9.

The $2.5 \mathrm{k} \Omega$ scaling resistor and control amplifier $\mathrm{A}_{2}$ then force a 1 mA reference current to flow through reference transistor

Q1, which has a relative emitter area of 8 A . This is accomplished by forcing the bottom of the ladder to the proper voltage. Since $Q_{1}$ and $Q_{2}$ have equal emitter areas and have equal $5 \mathrm{k} \Omega$ emitter resistors, $Q_{2}$ also carries 1 mA . The ladder voltage drop constrains $Q_{7}$ (with area $4 A$ ) to carry only $0.5 \mathrm{~mA} ; \mathrm{Q}_{8}$ carries 0.25 mA , etc.

The first four significant bit cells are scaled exactly in emitter area to match $Q_{1}$ for optimum $V_{B E}$ and $V_{B E}$ drift match, as well as for beta match. These effects are insignificant for the lower order bits, which account for a total of only $1 / 16$ of full scale. However, the $18 \mathrm{mV} \mathrm{V}_{\mathrm{BE}}$ difference between two matched transistors carrying emitter currents in a ratio of $2: 1$ must be corrected. This is done by forcing $120 \mu \mathrm{~A}$ through the $150 \Omega$ interbase resistors. These resistors and the R-2R ladder resistors are actively laser-trimmed at the wafer level to bring total device accuracy to better than $1 / 4$ LSB. Sufficient ratio accuracy in the last two bits is obtained by simple emitter area ratio such that it is unnecessary to use additional area for ladder resistors. The current in $\mathrm{Q}_{16}$ is added to the ladder to balance it properly but is not switched to the output; thus full scale is $1023 / 1024 \times 2 \mathrm{~mA}$.
The switching cell of $Q_{3}, Q_{4}, Q_{5}$ and $Q_{6}$ serves to steer the cell current either to ground (BIT 1 low) or to the DAC output (BIT 1 high). The entire switching cell carries the same current whether the bit is on or off, thus minimizing thermal transients and ground current errors. The logic threshold, which is generated from the positive supply (see Digital Logic Interface) is applied to one side of each cell.


Figure 8. Circuit Diagram Showing Reference, Control Amplifier, Switching Cell, R-2R Ladder, and Bit Arrangement of AD561

## PRECISION LOW-NOISE REFERENCE

The precision reference of the AD561 can be brought out separately from the DAC to serve as a master system reference. Since the reference is connected through the $2.5 \mathrm{k} \Omega$ bipolar offset resistor, it must be buffered externally, as shown here in Figure 9. The DAC section can still be operated independently in a unipolar mode, but internal thermal and ground loop effects will create crosstalk of about $0.01 \%$ with an ideal ground. The long term stability of this reference will be especially good, typically $\pm 0.01 \%$ per year or better. If the filter capacitor, C is not used, wideband output noise will be about 120 ppm p-p ( 1.2 mV p-p for 10 volts). If C is $4.7 \mu \mathrm{~F}$, wideband noise will be about $25 \mu \mathrm{~V}$ p-p ( 10 volts out) and $15 \mu \mathrm{~V}$ p-p from 0.1 to 10 Hz .


Figure 9. Precision Ultra Low Noise Reference

## SETTLING TIME

The high speed NPN current steering switching cell and internally compensated reference amplifier of the AD561 are specifically designed for fast settling operation. The typical settling time to $\pm 0.05 \%$ ( $1 / 2 \mathrm{LSB}$ ) for the worst case transition (major carry, 0111111111 to 1000000000 ) is less than 250 ns ; the lower order bits all settle in less than 200ns. (Worst case settling occurs when all bits are switched, especially the MSB.) But full realization of this high speed performance requires strict attention to detail by the user in all areas of application and testing.
The settling time for the AD561 is specified in terms of the current output, an inherently high speed DAC operating mode. However, most DAC applications require a current-to-voltage conversion at some point in the signal path, although an unbuffered voltage level (not using an op amp) is suitable for use in a successive-approximation A/D converter (see next page), or in many display applications. This form of conversion can give very fast operation if proper design and layout is done. The fastest voltage conversion is achieved by connecting a low value resistor directly to the output, as shown in Figure 12. In this case, the settling time is primarily determined by the cell switching time and by the RC time constant of the AD561 output capacitance of 25 picofarads (plus stray capacitance) combined with the output resistor value. Settling to $0.05 \%$ of full scale (for a full scale transition) requires 7.6 time constants. This effect is important for $R>1 \mathrm{k} \Omega$.

If an op amp must be used to provide a low impedance output signal, some loss in settling time will be seen due to op amp dynamics. The normal current-to-voltage converter op amp circuits are shown in the applications circuits using the fast settling AD509. The circuits shown settle to $\pm 1 / 2 \mathrm{LSB}$ in 600 ns unipolar and $1.1 \mu \mathrm{~s}$ bipolar. The DAC output capacitance, which acts as a stray capacitance at the op amp inverting input, must be compensated by a feedback capacitor, as shown. The value should be chosen carefully for each application and each op amp type.
Fastest operation will be obtained by minimizing lead lengths, stray capacitance and impedance levels. Both supplies should be bypassed near the devices; $0.1 \mu \mathrm{~F}$ will be sufficient since the AD561 runs at constant supply current regardless of input code.

## POWER SUPPLY SELECTION

The AD561 will operate over a wide range of power supply voltages, with a total supply from 15.3 to 33 volts. Symmetrical supplies are not required, and in many applications not recommended.

The positive supply level determines the digital threshold level, as explained previously and shown in Figure 1. It is therefore recommended that $\mathrm{V}_{\mathbf{C C}}$ be connected directly to the digital supply for best threshold match.
Positive output voltage compliance range is unaffected by the positive supply level because of the open collector output stage design; thus the full +10 volt compliance is available even with a +5 volt $V_{\mathrm{CC}}$ level. Power supply rejection is excellent, so that digital supply noise will not be reflected to the output. but use of a $0.1 \mu \mathrm{~F}$ bypass capacitor near the AD561 is recommended for decoupling.
The nominal negative supply level is -15 volts, with an allowable range of -10.8 to -16.5 volts. The negative supply level affects the negative compliance range, as shown in Figure 10.

## OUTPUT VOLTAGE COMPLIANCE

The AD561 has a typical output compliance range from -3 to +10 volts. The output current is unaffected by changes in the output terminal voltage over that range. This results from the use of open collector output switching stages in a cascode configuration, and gives an output impedance of $40 \mathrm{M} \Omega$. Positive compliance range is limited only by collector breakdown (and is independent of positive supply level), but the negative range is limited by the required bias levels and resistor ladder voltage. Negative compliance varies with negative supply, as shown in Figure 10. The compliance range is guaranteed to be -2 to +10 volts with $\mathrm{V}_{\mathrm{EE}}=-15$ volts.


Figure 10. Typical Negative Compliance Range Vs. Negative Supply.

## DIRECT UNBUFFERED VOLTAGE OUTPUT

The wide compliance range allows direct current-to-voltage conversion with just an output resistor. Figure 1 shows a connection using the gain and bipolar output resistors to give a $\pm 1.66$ volt bipolar swing. In this situation, the digital code is complementary binary. Other combinations of internal and external output resistors ( $\mathrm{R}_{\mathrm{X}}$ ) can be used to scale to alternate voltage ranges, simply by appropriately scaling the 0 to $-2 m A$ unipolar output current and using the 2.5 volt reference voltage for bipolar offset. For example, setting $\mathrm{R}_{\mathrm{X}}=2.5 \mathrm{k} \Omega$ gives a $\pm 1$ volt range with a $1 \mathrm{k} \Omega$ equivalent output impedance. A 0 to +10 volt output can be obtained by connecting the $5 \mathrm{k} \Omega$ gain resistor to 9.99 volts; again the digital code is complementary binary.


Figure 11. Unbuffered Bipolar Voltage Output

## HIGH SPEED 10-BIT A/D CONVERTERS

The fast settling characteristics of the AD561 make it ideal for high speed successiye approximation $A / D$ converters. The internal reference and trimmed application resistors allow a 10-bit converter system to be constructed with a minimum parts count. Shown here is a configuration using standard components; this system completes a full 10 -bit conversion in $5.5 \mu$ s unipolar or $12 \mu \mathrm{~s}$ bipolar. This converter will be accurate to $\pm 1 / 2$ LSB of 10 bits and have a typical gain T.C. of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
In the unipolar mode, the system range is 0 to 9.99 volts, with each bit having a value of 9.76 mV . For true conversion accuracy, an A/D converter should be trimmed so that a given bit code output results from input levels from 1/2LSB below to 1/2LSB above the exact voltage which that code represents. Therefore, the converter zero point should be trimmed with an input voltage of +4.9 mV ; trim $\mathrm{R}_{1}$ until the LSB just begins to appear in the output code (all other bits " 0 "). For full scale, use an input voltage of +9.9985 volts ( 10 volts -1 LSB $-1 / 2 \mathrm{LSB}$ ); then trim $\mathbf{R}_{\mathbf{2}}$ again until the LSB just begins to appear (all other bits " 1 ").

The bipolar signal range is -5.0 to +4.99 volts. Bipolar offset trimming is done by applying a +4.9 mV input signal and trimming $R_{1}$ for the LSB transition (MSB " 1 ", all other bits " 0 ").

Full scale is set by applying -4.995 volts and trimming $\mathbf{R}_{\mathbf{2}}$ for the LSB transition (all other bits " 0 '). In many applications; the pretrimmed application resistors are sufficiently accurate that external trimmers will be unnecessary, especially in situations requiring less than full 10 -bit $\pm 1 / 2$ LSB accuracy.
For fastest operation, the impedance at the comparator summing node must be minimized, as mentioned in the section on settling time. However, lowering the impedance will reduce the voltage signal to the comparator (at an equivalent impedance of $1 \mathrm{k} \Omega, 1 \mathrm{LSB}=2 \mathrm{mV}$ ) to the point that comparator performance will be sacrificed. A $1 \mathrm{k} \Omega$ resistor is the optimum value for this application for 10-bit accuracy. The chart shown in the figure gives the speed of the ADC for $\pm 1 / 2$ LSB accuracy (and no missing codes) for 6, 8 and 10-bit resolution.
A much faster converter can be constructed by using higher performance external components. Each individual high-order bit settles in less than 250 ns ; the low-order bits less than 200 ns . Because of this, a staged clock which speeds up for lower bits will improve the speed. Also, a faster comparator and Schottky TTL or ECL logic would be necessary. 10-bit converters in the 3 to $5 \mu \mathrm{~s}$ range could be built around the AD561 with these techniques.


Figure 12. Fast Precision Analog to Digital Converter

## DIGITAL 4 TO 20 mA OR 1 TO 5 VOLT CONVERTER

A direct digital 4 to 20 mA or 1 to 5 volt line driver can be built with the AD561 as shown in Figure 13. The 2.5 volt reference is divided to provide 1 volt at the op amp noninverting input - thus a zero input code results in a 1 volt output at the Darlington emitter ( $\mathrm{V}_{\text {OUT }}$ ). The 2 k feedback resistance converts the nominal $2 \mathrm{~mA}( \pm 20 \%)$ full scale output from the AD561 to 4 volts, for a total output of 5 volts F.S. The voltage at the emitter forces a proportional current through the $250 \Omega$ (which appears at the collector as IOUT). The AD561 current is added to the $4-20 \mathrm{~mA}$ line; thus 5 volts full scale gives 22 mA in the current loop. For exactly 20 mA , trim the 1 k pot for 4.5 V F.S. (A single op amp circuit will not produce both 1 to 5 volt and 4 to 20 mA outputs simultaneously.)


Figure 13. Digital 4 to 20 mA or 1 to 5 Volt Line Driver

## DIGITALLY PROGRAMMABLE SETPOINT COMPARATOR

Figure 15 demonstrates a high accuracy systems-oriented setpoint comparator. The 2.5 volt reference is buffered and amplified by the AD741K to produce an exact 10.000 volt reference which could be used as a primary system reference for several such circuits. The +10 volt compliance of the AD561 then allows it to generate a zero to +10 volt output swing through the $5 \mathrm{k} \Omega$ application resistor without an additional op amp. The digital code for this system will be complementary binary (all 1 's give 0.00 volts out).


Figure 14. Digitally Programmable Set Point Comparator

FEATURES
Low Cost
True 12-Bit Accuracy
Guaranteed Monotonicity Over Full Temperature Range
Hermetic 24-Pin DIP
TTL/DTL and CMOS Compatibility
Positive True Logic


## PRODUCT HIGHLIGHTS

1. The AD562 multiplies in two quadrants when a varying reference voltage is applied. When multiplication is not required, the AD563 is recommended with its internal low drift voltage reference.
2. True 12-bit resolution is achieved with guaranteed monotonicity over the full operating temperature range. Voltage outputs are easily implemented by using an external operational amplifier and the AD562/AD563's internally provided feedback resistors.
3. The devices incorporate a newly developed and fully differential, non-saturating precision current switching cell structure which provides increased immunity to supply voltage variation and also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation.
4. The thin film resistor network contains gain, range, and bipolar offset resistors so that various output voltage ranges can be programmed by changing connections to the device terminal leads. Thin film resistors are laser trimmed while the device is powered to accurately calibrate all scale factors. The scale factors are dependent upon the tracking coefficient ( $< \pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) of these resistors, rather than upon their absolute temperature coefficients.
5. TTL or CMOS inputs can be accommodated for supply voltages from +5 V to +15 V .
6. Positive true logic eliminates the need for additional inverter components.


[^36]

## THE AD562/AD563 OFFERS TRUE 12-BIT RESOLUTION OVER FULL TEMPERATURE RANGE

Accuracy: Analog Devices defines accuracy as the maximum deviation of the actual DAC output from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. The AD563, for example, is laser trimmed to $1 / 4$ LSB ( $0.006 \%$ of F.S.) maximum error at $+25^{\circ} \mathrm{C}$ for $K, S$ and $T$ versions . . $1 / 2 \mathrm{LSB}$ for the J version.

Monotonicity: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a single-valued function of the input. All versions of the AD562/AD563 are monotonic over their full operating temperature range.

Differential Nonlinearity: Monotonic behavior requires that the differential nonlinearity error be $<1$ LSB both at $25^{\circ} \mathrm{C}$ and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a one LSB change in digital input code. For example, for a 10 V full-scale output, a change of one LSB in the digital input code should result in a 2.4 mV change in the analog output ( $10 \mathrm{~V} \times 1 / 4096=$ 2.4 mV ). If in actual use, however, a one LSB change in the input code results in a change of 1.3 mV in analog output, the differential nonlinearity would be 1.1 mV , or $0.011 \%$ of F.S. The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ could, under worst case conditions for a temperature change of $+25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, add $0.01 \%\left(100^{\circ} \mathrm{C} \times 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ of error. The resulting error could then be as much as $0.006 \%+0.01 \%=0.016 \%$ of F.S. ( 1 LSB represents $0.024 \%$ of F.S.). All versions of the AD563 are $100 \%$ tested to be monotonic over the full operating temperature range.

## UNIPOLAR DAC's

## STEP I . . . OUTPUT RANGE

Determine the output range required. For +10 V F.S., connect the external operational amplifier output to Pin 10 and leave Pin 11 unconnected. For +5 V F.S., connect the external op amp output to Pin 10 and short Pin 11 to Pin 9.

## STEP II . . . ZERO ADJUST

Turn all bits OFF and adjust $R_{1}$ until op amp output is 0 volts.
STEP III . . . GAIN ADJUST
Turn all bits ON for binary DAC's (bits $1,4,5,8,9$ and 12
ON for BCD DAC's). Adjust $\mathbf{R}_{2}$ until op amp output is:

| BINARY | BCD |
| :--- | :--- |
| 4.9988V for +5 V Range | 4.9950 for +5 V Range |
| 9.9976 for +10 V Range | 9.9900 for +10 V Range |

## BIPOLAR DAC's

Figure 1 b is a typical connection scheme for the AD563 used in bipolar operation.

## STEP I . . . OUTPUT RANGE

Determine the output range required. For $\pm 10 \mathrm{~V}$ F.S., connect the external op amp output to Pin 11 and leave Pin 10 unconnected. For $\pm 5 \mathrm{~V}$ F.S., connect the external op amp output to Pin 10 and leave Pin 11 unconnected. For $\pm 2.5 \mathrm{~V}$ F.S., connect the external op amp output to Pin 10 and short Pin 11 to Pin 9.

## STEP II . . . OFFSET ADJUST

Turn all bits OFF and adjust $R_{3}$ until op amp output is:

$$
-2.5000 \mathrm{~V} \text { for } \pm 2.5 \mathrm{~V} \text { Range }
$$

-5.0000 V for $\pm 5 \mathrm{~V}$ Range
-10.0000 V for $\pm 10 \mathrm{~V}$ Range
STEP III . . . GAIN ADJ UST (Bipolar Zero)
Turn bit 1 ON for Binary DAC's (bits 2 and 4 ON for BCD DAC's). Adjust $R_{2}$ until op amp output is 0 volts.
chips from hazardous environments. To further ensure reliability, the AD563 is offered with $100 \%$ screening to MIL-STD883, method 5004.

Table I details the test procedures of MIL-STD-883. Analog Devices subjects each part ordered with 883 screening to these tests on a $100 \%$ basis.

## MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD563, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the switch, resistor and reference

| TABLE 1 |  | 1 |
| :---: | :---: | :---: |
| TEST | METHOD | PURPOSE |
| 1) Internal Visual (Pre cap) | 2010, Test Condition B | Removes potentially defective parts with respect to bonding, metalization, etc. |
| 2) Stabilization Bake | Method 1008, 24 hours @ $+150^{\circ} \mathrm{C}$ | Stabilizes circuit elements, thin film resistors. |
| 3) Temperature Cyycling | Method 1010, Test Condition C, 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Removes potential failures due to weak wire or chip bonding. |
| 4) Constant Acceleration | Method 2001, Test Condition E, Y1 plane, 30 kg | Removes potential failures due to weak wire or chip bonding. |
| 5) Seal, Fine and Gross | Method 1014, Test Condition A and C | Verifies integrity of hermetic package. |
| 6) Burn-in Test | Method 1015, Test Condition B, 160 hours @ $+125^{\circ} \mathrm{C}$ | Removes potential electrical failures |
| 7) Final Electrical Tests | Performed at maximum and minimum operating temperatures | Removes any failures from the above tests and verifies electrical specifications. |
| 8) External Visual | Method 2009 | Insures physical condition of package and branding. |



AD562 in Typical Unipolar and Bipolar Connection Scheme


AD563 in Typical Unipolar Connection Scheme


AD563 in Typical Bipolar Connection Scheme

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


24 Lead Dual-in-Line Package
PIN CONFIGURATIONS
TOP VIEW


ORDERING GUIDE

MODEL

| AD562KD/BIN | Binary |
| :--- | :--- |
| AD562KD/BCD | Binary Coded Decimal |
| AD562AD/BIN | Binary |
| AD562AD/BCD | Binary Coded Decimal |
| AD562SD/BIN | Binary |
| AD562SD/BCD | Binary Coded Decimal |
| AD563J/BIN | Binary |
| AD563J/BCD | Binary Coded Decimal |
| AD563K/BIN | Binary |
| AD563K/BCD | Binary Coded Decimal |
| AD563S/BIN | Binary |
| AD563S/BCD | Binary Coded Decimal |
| AD563T/BIN | Binary |
| AD563T/BCD | Binary Coded Decimal |

TEMP.
RANGE
0 to $+70^{\circ} \mathrm{C}$
0 to $+70^{\circ} \mathrm{C}$
$-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
0 to $+70^{\circ} \mathrm{C}$
0 to $+70^{\circ} \mathrm{C}$
0 to $+70^{\circ} \mathrm{C}$
0 to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

ACCURACY
@ $+25^{\circ} \mathrm{C}$
$\pm 1 / 2$ LSB $\max$
$\pm 1 / 2$ LSB max
$\pm 1 / 2$ LSB $\max$
$\pm 1 / 2$ LSB max
$\pm 1 / 4$ LSB max $\pm 1 / 10$ LSB $\max$
$\pm 1 / 2$ LSB max
$\pm 1 / 2$ LSB $\max$
$\pm 1 / 4$ LSB max
$\pm 1 / 4$ LSB
$\pm 1 / 4$ LSB max $\quad 30 \mathrm{ppm} \max$
$\pm 1 / 4$ LSB max $\quad 30 \mathrm{ppm} \max$
$\pm 1 / 4$ LSB $\max \quad 10 \mathrm{ppm} \max$
$\pm 1 / 4$ LSB max $\quad 10 \mathrm{ppm} \max$

GAIN T.C.
(of F.S. $/^{\circ} \mathrm{C}$ )
3 ppm max
3ppm max
3ppm max
3ppm max
3 ppm max
3 ppm max
30ppm max
$30 \mathrm{ppm} \max$
20 ppm max
20ppm max

# Complete High Speed 12-Bit Monolithic D/A Converter 

## FEATURES

Single Chip Construction
Very High Speed: Settles to $\mathbf{1 / 2 L S B}$ in 200ns
Full Scale Switching Time: 30ns
High Stability Buried Zener Reference on Chip
Monotonicity Guaranteed Over Temperature
Linearity Guaranteed Over Temperature: 1/2LṢB max (AD565K, T)
Low Power: 225mW Including Reference
Pin-Out Compatible with AD563
Low Cost

## PRODUCT DESCRIPTION

The AD565 is a fast 12-bit digital-to-analog converter combined with a high stability voltage reference on a single monolithic chip. The AD565 chip uses 12 precision, high speed bipolar current steering switches, control amplifier, laser-trimmed thin film resistor network, and buried Zener voltage reference to produce a very fast, high accuracy analog output current.
The combination of performance and flexibility in the AD565 has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD565 has a $10-90 \%$ full scale transition time under 35 nanoseconds and settles to within $\pm 1 / 2 \mathrm{LSB}$ in 200 nanoseconds. AD565 chips are laser-trimmed at the wafer level to $\pm 1 / 8 \mathrm{LSB}$ typical linearity and are specified to $\pm 1 / 4 \mathrm{LSB}$ max error ( K and T grades) at $+25^{\circ} \mathrm{C}$. This high speed and accuracy make the AD565 the ideal choice for high speed display drivers as well as fast analog-to-digital converters.
The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity is also used to trim both the absolute value of the reference as well as its temperature coefficient. The AD565 is thus well suited for wide temperature range performance with maximum linearity error $\pm 1 / 2 \mathrm{LSB}$ and guaranteed monotonicity over the full temperature range. Typical full scale gain T.C. is $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

The AD565 is available in four performance grades and two package types. The AD565J and K are specified for use over the 0 to $70^{\circ} \mathrm{C}$ temperature range and are both available in either a 24 -pin, hermetically-sealed, side-brazed ceramic DIP, or a 24 pin plastic DIP. The AD565S and T grades are specified for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range and are available in the ceramic package.

[^37]

## PRODUCT HIGHLIGHTS

1. The AD565 is a self-contained current output DAC and voltage reference fabricated on a single IC chip.
2. The device incorporates a newly developed* fully differential, non-saturating precision current switching cell structure which combines the dc accuracy and stability first developed in the AD562 with very fast switching times and an opti-mally-damped settling characteristic.
3. The internal buried zener reference is laser-trimmed to 10.00 volts with a $\pm 1 \%$ maximum error. The reference voltage is available externally and can supply up to 1.5 mA beyond that required for the reference and bipolar offset resistors.
4. The chip also contains SiCr thin film application resistors which can be used either with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.
5. The pin-out of the AD565 is compatible with the industrystandard AD563 so that a system can easily be upgraded to higher speed performance without board changes.
6. The single-chip construction makes the AD565 inherently more reliable than hybrid multi-chip designs. The AD565S and T grades with guaranteed linearity and monotonicity over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range are especially recommended for high reliability needs in harsh environments. These units are available fully processed to MIL-STD-883, Level B.

## SDESEAGATONS $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C} C}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}\right.$, unless otherwise specified)




Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V}_{\mathrm{CC}}$ to Power Ground . . . . . . . . . . . . . . . . . . . 0 V to +18 V
$V_{\text {EE }}$ to Power Ground .0 V to -18 V
Voltage on DAC Output (Pin 9) . . . . . . . . . . . . -3 V to +12 V
Digital Inputs (Pins 13 to 24 ) to Power Ground . . . . -1.0 V to
Ref In to Reference Ground . . . . . . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
Bipolar Offset to Reference Ground . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
10V Span R to Reference Ground . . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
20V Span R to Reference Ground . . . . . . . . . . . . . . . $\pm 24 \mathrm{~V}$
Ref Out. . . . . . . . . . . . . . Indefinite short to power ground Momentary Short to $V_{C C}$
Power Dissipation
1000 mW

## THE AD565 OFFERS TRUE 12-BIT PERFORMANCE OVER THE FULL TEMPERATURE RANGE

ACCURACY: Analog Devices defines accuracy as the maximum deviation of the actual, adjusted DAC output (see next page) from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. The AD565 is laser trimmed to $1 / 4$ I ${ }^{\text {CB }}$ ( $0.006 \%$ of F.S.) maximum error at $+25^{\circ} \mathrm{C}$ for the $K$ and $T$ Versions-1/2LSB for the $J$ and $S$.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a non-decreasing
function of the input. All versions of the AD565 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 1 LSB both at $+25^{\circ} \mathrm{C}$ and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scale output, a change of 1LSB in digital input code should result in a 2.44 mV change in the analog output ( $1 \mathrm{LSB}=10 \mathrm{~V} \mathrm{x}$ $1 / 4096=2.44 \mathrm{mV}$ ). If in actual use, however, a 1 LSB change in the input code results in a change of only $0.61 \mathrm{mV}(1 / 4 \mathrm{LSB})$ in analog output, the differential linearity error would be 1.83 mV , or $3 / 4 \mathrm{LSB}$. The AD565K and T have a max differential linearity error of $1 / 2 \mathrm{LSB}$, which is a tighter specification than to simply guarantee monotonicity.
The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of $1.0 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ could under worst case conditions for a temperature change of $+25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ add $0.01 \%$ ( $100 \times 1.0 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of error). The resulting error could then be as much as $0.01 \%+0.006 \%=0.016 \%$ of F.S. ( $1 / 2$ LSB represents $0.012 \%$ of F.S.). To be sure of accurate performance all versions of the AD565 are therefore $100 \%$ tested for monotonicity over the full operating temperature range.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


Figure 1. Molded Plastic Package (Type N) 24-Lead Dual-In-Line


Figure 2. Hermetically-Sealed Ceramic Side-Brazed Package (Type D) 24-Lead Dual-In-Line

## AD565 ORDERING GUIDE

## LINEARITY

ERROR MAX MAX GAIN T.C.

MODEL
AD565JN/BIN
AD565JD/BIN
AD565KN/BIN
AD565KD/BIN
AD565SD/BIN
AD565SD/BIN/883B
AD565TD/BIN
AD565TD/BIN/883B

## PACKAGE TEMP RANGE

$\begin{array}{ll}\text { Plastic } & 0 \text { to }+70^{\circ} \mathrm{C} \\ \text { Ceramic } & 0 \text { to }+70^{\circ} \mathrm{C} \\ \text { Plastic } & 0 \text { to }+70^{\circ} \mathrm{C} \\ \text { Ceramic } & 0 \text { to }+70^{\circ} \mathrm{C} \\ \text { Ceramic } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { Ceramic } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { Ceramic } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { Ceramic } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\end{array}$
@ $25^{\circ} \mathrm{C}$
$\pm 1 / 2 \mathrm{LSB}$
(ppm of F.S. $/{ }^{\circ} \mathbf{C}$ )
$\pm 1 / 2$ LSB 30
$\pm 1 / 4$ LSB $\quad 20$
$\pm 1 / 4$ LSB 20
$\pm 1 / 2$ LSB 30
$\pm 1 / 2$ LSB $\quad 30$
$\pm 1 / 4 \mathrm{LSB}$
$\pm 1 / 4 \mathrm{LSB}$

15
15

## CONNECTING THE AD565 FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510L, AD517L, AD741L, AD301AL) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV max offset voltage should be used to keep offset errors below $1 / 2 \mathrm{LSB}$ ). If a $50 \Omega$ fixed resistor is substituted for the $100 \Omega$ trimmer, unipolar zero will typically be within $\pm 1 / 2$ LSB (plus op amp offset), and full scale accuracy will be within $0.1 \%$ ( $0.25 \%$ max). Substituting a $50 \Omega$ resistor for the $100 \Omega$ bipolar offset trimmer will give a bipolar zero error typically within $\pm 2$ LSB (0.05\%).

The AD509 is recommended for buffered voltage-output applications which require a settling time to $\pm 1 / 2$ LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.
FIGURE 4. UNIPOLAR CONFIGURATION
This configuration will provide a unipolar 0 to +1.0 volt output range. In this mode, the bipolar terminal, pin 8 , should be grounded if not used for trimming.

## STEP I . . . ZERO ADJ UST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts ( $1 \mathrm{LSB}=2.44 \mathrm{mV}$ ). In most cases this trim is not needed, but pin 8 should then be connected to pin 12 .

## STEP II . . . GAIN ADJ UST

Turn all bits ON and adjust $100 \Omega$ gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375 V full scale is desired (exactly $2.5 \mathrm{mV} /$ bit), insert a $120 \Omega$ resistor in series with the gain resistor at pin 10 to the op amp output.

## FIGURE 5. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).
STEP I . . . OFFSET ADJ UST
Turn OFF all bits. Adjust $100 \Omega$ trimmer R1 to give -5.000 volts output.
STEP II . . . GAIN ADJUST
Turn ON All bits. Adjust $100 \Omega$ gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

## FIGURE 6. OTHER VOLTAGE RANGES

The AD565 can also be easily configured for a unipolar 0 to +5 volt range or $\pm 2.5$ volt and $\pm 10$ volt bipolar ranges by using the additional 5 k application resistor provided at the 20 volt span $R$ terminal, pin 11. For a 5 volt span ( 0 to +5 or $\pm 2.5$ ), the two 5 k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the $\pm 10$ volt range ( 20 volt span) use the 5 k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The $\pm 10$ volt option is shown in Figure 6.


Figure 3.


Figure 4. 0 to +10 V Unipolar Voltage Output


Figure 5. $\pm 5 \mathrm{~V}$ Bipolar Voltage Output


Figure 6. $\pm 10 \mathrm{~V}$ Völtage Output

## INTERNAL/EXTERNAL REFERENCE USE

The AD565 has an internal low-noise búried zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to the best discrete zener reference diodes. The performance of the AD565 is specified with the internal reference driving the DAC since all trimming and testing (especially for full scale and bipolar) is done in this configuration.
The AD565 can be used with an external reference, but may not have sufficient trim range to accommodate a reference which does not match the internal reference. For external reference applications, the AD566 series is recommended.
The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5 mA to Ref In and 1.0 mA to Bipolar Offset, if used). A minimum of 1.5 mA is available for driving external circuits. The reference is typically trimmed to $\pm 0.2 \%$, then tested and guaranteed to $\pm 1.0 \%$ max error. The temperature coefficient is comparable to that of the full scale TC for a particular grade.

## DIGITAL INPUT CONSIDERATIONS

The AD565 uses a standard positive true straight binary code for unipolar outputs (all 1's give.full scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all 0 's on the inputs, the output will go to negative full scale; with $100 \ldots 00$ (only the MSB on), the output will be 0.00 volts; with all 1 's, the output will go to positive full scale.
The threshold of the digital input circuitry is set at 1.4 volts and does not vary with supply voltage. The input lines can interface with any type of 5 volt logic, TTL/DTL or CMOS, and have sufficiently low input currents to interface easily with unbuffered CMOS logic. The configuration of the input circuit is shown in Figure 7. The input line can be modeled as a $30 \mathrm{k} \Omega$ resistance connected to a -0.7 V rail.


Figure 7. Equivalent Digital Input Circuit

## GROUNDING RULES

The AD565 brings out separate reference and power grounds to allow optimum connections for low noise and high speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths. In this way, logic return currents are not summed into the same return path with analog signals.

The reference ground at pin 5 is the ground point for the internal reference and is thus the "high quality" ground for the AD565; it should be connected directly to the analog reference point of the system. The power ground at pin 12
can be connected to the most convenient ground point; analog power return is preferred. If power ground contains high frequency noise beyond 200 mV , this noise may feed through the converter, thus some caution will be required in applying these grounds.

## OUTPUT VOLTAGE COMPLIANCE

The AD565 has a typical output compliance range from -2 to +10 volts. The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, there is an equivalent output impedance of 8 k in parallel with 25 pF at the output terminal which produces an equivalent error current if the voltage deviates from analog common. This is a linear effect which does not change with input code. Operation beyond the compliance limits may cause either output stage saturation or breakdown which results in nonlinear performance. Compliance limits are not affected by the positive power supply, but are a function of output current and negative supply, as shown in Figure 8.


Figure 8. Typical Negative Compliance Range vs. Negative Supply

## MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD565, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the chip from hazardous environments. To further insure reliability, the AD565 is offered with $100 \%$ screening to MIL-STD-883, method 5004, Class B.

Table 1 details the test procedures of MIL-STD-883. Analog Devices subjects each part ordered with 883 screening to these tests on a $100 \%$ basis.

TABLE I

| TEST | METHOD |
| :--- | :--- |
| 1) Internal Visual <br> (Pre cap) | Method 2010, Test Condition B |
| 2) Stabilization Bake | Method 1008, 24 hours @ $+150^{\circ} \mathrm{C}$ |
| 3) Temperature Cycling | Method 1010, Test Condition C, <br> $10 \mathrm{Cycles},-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | Method 2001, Test Condition E, <br> Y1 plane, 30 kg |
| 4) Constant Acceleration | Method 1014, Test Condition A <br> and C |
| 5) Seal, Fine and Gross | Method 1015, Test Condition B, <br> 160 hours @ $+125^{\circ} \mathrm{C}$ min |
| 6) Burn-in Test | Performed $100 \%$ to all min and <br> max dc specifications on data pages |
| 7) Final Electrical Tests | Method 2009 |

## SETTLING TIME

The high speed NPN current steering switching cell and internally compensated reference amplifier of the AD565 are specifically designed for fast settling operation. The typical settling time to $\pm 0.01 \%$ ( $1 / 2 \mathrm{LSB}$ ) for the worst case transition (major carry or full scale step) is about 200 ns ; the lower order bits all settle in less than 200 ns . (Worst case settling occurs when all bits are switched, especially the MSB).
The excellent high speed performance of the AD565 is demonstrated in these oscilloscope photographs. The measurements are made with the AD565 driving directly into an equivalent $50 \Omega$ load, and amplified with a low capacitance MOS-input, UHF amplifier. Both figures show the worst case situation, which is full scale transition from switching all bits OFF to ON.

INPUT DRIVE 0 TO 5 VOLTS

OUTPUT SIGNAL 1 DIVISION $=1 \mathrm{~mA}$

HORIZONTAL SCALE 10ns/DIV.


Figure 9. Full Scale Transition
The full transition characteristic is shown in Figure 9. There is about a $6-8 \mathrm{~ns}$ delay, followed by a 10 ns rise time and minimal overshoot. The transition in the other direction shows approximately a 20 ns delay prior to a 10 ns rise time. The slewing characteristics for smaller transitions show a similar characteristic.


Figure 10. Settling Characteristic Detail
The fine detail of the full scale settling characteristic is shown in Figure 10. The equipment and circuitry used to make the measurements adds about 50 ns to the actual device performance. The final portion of the signal slews to within 10LSB's in less than 150 ns , reaches and stays within $1 / 2 \mathrm{LSB}$ in about 200 ns , and shows less than $1 / 2 \mathrm{LSB}$ overshoot. The characteristic is completely settled out in less than 400 ns .

## HIGH SPEED SYSTEM DESIGN

Full realization of this high speed performance requires strict attention to detail by the user in all areas of application and testing.
The settling time for the AD565 is specified in terms of the current output, an inherently high speed DAC operating mode.

However, most DAC applications require a current-to-voltage conversion at some point in the signal path, although an unbuffered voltage level (not using an op amp) is suitable for use in a successive-approximation A/D converter (see the next page), or in many display applications. This form of current-to-voltage conversion can give very fast operation if proper design and layout is done. The fastest voltage conversion is achieved by connecting a low value resistor directly to the output, as shown in Figure 11. In this case, the settling time is primarily determined by the cell switching time and by the RC time constant of the AD565 output capacitance of 25 picofarads (plus stray capacitance) combined with the output resistor value. Settling to $0.01 \%$ of full scale (for a full scale transition) requires 9 time constants. This effect is important for an equivalent resistance over $1 \mathrm{k} \Omega$.
If an op amp must be used to provide a low impedance output signal, some loss in settling time will be seen due to op amp dynamics. The normal current-to-voltage converter op amp circuits are shown in the applications circuits using the fast settling AD509. The circuits shown settle to $\pm 1 / 2$ LSB in $1 \mu \mathrm{~s}$ unipolar or bipolar. The DAC output capacitance, which acts as a stray capacitance at the op amp inverting input, must be compensated by a feedback capacitor, as shown. The value should be chosen carefully for each application and each op amp type.
Fastest operation will be obtained by minimizing lead lengths, stray capacitance and impedance levels. Both supplies should be bypassed near the devices; $0.1 \mu \mathrm{~F}$ will be sufficient since the AD565 runs at constant supply current regardless of input code.

## DIRECT UNBUFFERED VOLTAGE OUTPUT FOR CABLE DRIVING

The wide compliance range allows direct current-to-voltage conversion with just an output resistor. Figure 11 shows a connection using the gain and bipolar output resistors to give a $\pm 1.60$ volt bipolar swing. In this situation, the digital code is complementary binary. Other combinations of internal and external output resistors ( $\mathrm{R}_{\mathrm{X}}$ ) can be used to scale to alternate voltage ranges, simply by appropriately scaling the 0 to -2 mA unipolar output current and using the 10.0 volt reference voltage for bipolar offset. For example, setting $\mathrm{R}_{\mathrm{X}}=2.67 \mathrm{k} \Omega$ gives a $\pm 1$ volt range with a $1 \mathrm{k} \Omega$ equivalent output impedance.
This connection is especially useful for directly driving a long cable at high speed. Using a $50 \Omega$ resistor for $\mathrm{R}_{\mathrm{X}}$ would allow interface to a $50 \Omega$ cable with a $\pm 50 \mathrm{mV}$ full scale swing. Settling time would be very fast, as discussed in the section above.


Figure 11. Unbuffered Bipolar Voltage Output

## HIGH SPEED 12-BIT A/D CONVERTERS

The fast settling characteristics of the AD565 make it ideal for high speed successive approximation A/D converters. The internal reference and trimmed application resistors allow a 12-bit converter system to be constructed with a minimum parts count. Shown in Figure 12 is a configuration using standard components; this system completes a full 12-bit conversion in $10 \mu \mathrm{~s}$ unipolar or bipolar. This converter will be accurate to $\pm 1 / 2$ LSB of 12 bits and have a typical gain T.C. of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
In the unipolar mode, the system range is 0 to 9.9976 volts, with each bit having a value of 2.44 mV . For true conversion accuracy, an A/D converter should be trimmed so that a given bit code output results from input levels from 1/2LSB below to $1 / 2$ LSB above the exact voltage which that code represents. Therefore, the converter zero point should be trimmed with an input voltage of +1.22 mV ; trim R1 until the LSB just begins to appear in the output code (all other bits " 0 "). For full scale, use an input voltage of +9.9963 volts ( 10 volts -1 LSB 1/2LSB) ; then trim R2 until the LSB just begins to appear (all other bits " 1 ").
The bipolar signal range is -5.0 to +4.9976 volts. Bipolar offset trimming is done by applying a -4.9988 V input signal and trimming R1 for the LSB transition (all other bits " 0 ").


Figure 12. Fast Precision Analog to Digital Converter
Full scale is set by applying +4.9963 volts and trimming R 2 for the LSB transition (all other bits " 1 "). In many applications, the pretrimmed application resistors are sufficiently accurate that external trimmers will be unnecessary, especially in situations requiring less than full 12 -bit $\pm 1 / 2$ LSB accuracy.
For fastest operation, the impedance at the comparator summing node must be minimized, as mentioned in the section on settling time. However, lowering the impedance will reduce the voltage signal to the comparator (at an equivalent impedance at the summing node of $1 \mathrm{k} \Omega, 1 \mathrm{LSB}=0.5 \mathrm{mV}$ ), to the point that comparator performance will be sacrificed. The contribution to this impedance from the DAC will vary with the input configuration, as shown in the input range table. *
To prevent dynamic errors, the input signal should have a low dynamic source impedance, such as that of the AD509 high speed op amp.

## HIGH-RESOLUTION CIRCUITS

16-bit resolution digital-to-analog converters can be built by cascading an AD565 12-bit DAC with an AD559 or AD1408 8 -bit DAC. This technique can be used either to provide a 16 bit binary DAC or a 4-digit BCD DAC. By using an AD565K with $\pm 1 / 8$ LSB typical linearity to 12 bits, the total circuit will typically achieve $\pm 1 / 2 \mathrm{LSB}$ accuracy for 14 binary bits, and $\pm 1 / 2$ least significant digit to 4 digits BCD. The binary configuration is shown in Figure 13. The AD559, with its thin film ladder network similar to the AD565, is preferred for good performance over temperature.


Figure 13. 16-Bit Binary DAC

## COMPLEMENTARY BINARY CODE CIRCUITS

The AD565 can be used in circuits where only a complementary binary code is available. This is done by connecting the 10 volt span resistor to the 10 volt reference and connecting the DAC output to a noninverting amplifier as shown in Figure 14. The $8 \mathrm{k} \Omega$ DAC output impedance and the $5 \mathrm{k} \Omega$ span resistor will form a divider which will give a full scale output voltage (with all bits off) to the amplifier of about 6.15 volts. To obtain a 10 volt full scale, the amplifier is shown with a gain network back to the inverting input.


Figure 14. Complementary Output DAC

## Low Cost High Speed 12-Bit Monolithic D/A Converter

AD AD56

## FEATURES

Single Chip Construction
Very High Speed: Settles to 1/2LSB in 200ns
Full Scale Switching Time: 30ns
Single Supply Operation
Monotonicity Guaranteed Over Temperature
Linearity Guaranteed Over Temperature: 1/2LSB max (AD566K, T)
Low Power: 180 mW
Pin-Out Compatible with AD562
Low Cost

## PRODUCT DESCRIPTION

The AD566 is a fast 12-bit digital-to-analog converter which incorporates the latest advances in analog circuit design into a low power monolithic chip.

The AD566 chip uses 12 precision, high speed bipolar current steering switches, control amplifier and a laser-trimmed thin film resistor network to produce a very fast, high accuracy analog output current.

The combination of performance and flexibility in the AD566 has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD566 has a 10-90\% full scale transition time less than 35 nanoseconds and settles to within $\pm 1 / 2$ LSB in 200 nanoseconds. AD566 chips are laser-trimmed at the wafer level to $\pm 1 / 8 \mathrm{LSB}$ typical linearity and are specified to $\pm 1 / 4 \mathrm{LSB}$ max error ( K and T grades) at $+25^{\circ} \mathrm{C}$. High speed and accuracy make the AD566 the ideal choice for high speed display drivers as well as fast analog-to-digital converters.
The AD566 is available in four performance grades and two package types. The AD566J and K are specified for use over the 0 to $+70^{\circ} \mathrm{C}$ temperature range and are available in either a 24 -pin, hermetically-sealed, side-brazed ceramic DIP, or a 24 -pin plastic DIP. The AD566S and T grades are specified for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range and are available in the ceramic package.


## PRODUCT HIGHLIGHTS

1. The combination of single supply operation with wide output compliance range is idealy suited for fast, low noise, accurate voltage output configurations without an output amplifier.
2. The device incorporates a newly developed*, fully differential, non-saturating precision current switching cell structure which combines the dc accuracy and stability first developed in the AD562 with very fast switching times and an opti-mally-damped settling characteristic.
3. The chip also contains SiCr thin film application resistors which can be used with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.
4. The pin-out of the AD566 is compatible with the industrystandard AD562 so that a system can easily be upgraded to provide higher speed performance.
5. The single-chip construction makes the AD566 inherently more reliable than hybrid multi-chip designs. The AD566S and T grades, with guaranteed linearity and monotonicity over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range, are especially recommended for high reliability needs in harsh environments. These units are available fully processed to MIL-STD-883, Level B.

[^38]

[^39]| MODEL | MIN | $\begin{aligned} & \text { AD566S } \\ & \text { TYP } \end{aligned}$ | MAX | MIN | AD566T TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA INPUTS (Pins 13 to 24) |  |  |  |  |  |  |  |
| TTL or 5 Volt CMOS ( $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ ) |  |  |  |  |  |  |  |
| Bit ON Logic " 1 " | +2.0 |  | +5.5 | +2.0 |  | +5.5 | v |
| Bit OFF Logic "0" | 0 |  | +0.8 | 0 |  | +0.8 | V |
| L.ogic Current (each bit) |  |  |  |  |  |  |  |
| Bit ON Logk " 1 " |  | +120 | +300 |  | +120 | +300 | $\mu \mathrm{A}$ |
| Bit OHF Logic "0" |  | +35 | +100 |  | +35 | +100 | $\mu \mathrm{A}$ |
| RESOLUTION |  |  | 12 |  |  | 12 | Bits |
| OUTPUT |  |  |  |  |  |  |  |
| Current |  |  |  |  |  |  |  |
| Unipolar (all bits on) | -1.6 | -2.0 | -2.4 | -1.6 | -2.0 | -2.4 | mA |
| Bipolar (all bits on or off) | $\pm 0.8$ | $\pm 1.0$ | $\pm 1.2$ | $\pm 0.8$ | $\pm 1.0$ | $\pm 1.2$ | mA |
| Resistance (exclusive of span resistors) | 6k | 8k | 10k | 6k | 8k | 10k | $\Omega$ |
| Offset |  |  |  |  |  |  |  |
| Unipolar (adjustable to |  |  |  |  |  |  |  |
| Bipolar (Figure $6 \mathrm{R}_{1}$ and |  |  |  |  |  |  |  |
| Capacitance |  | 25 |  |  | 25 |  | pF |
| Compliance Voltage |  |  |  |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | -1.5 |  | $+10$ | -1.5 |  | +10 | V |
| ACCURACY (error relative to |  |  |  |  |  |  |  |
| full scale) $+25^{\circ} \mathrm{C}$ |  | $\pm 1 / 4$ | $\pm 1 / 2$ |  | $\pm 1 / 8$ | $\pm 1 / 4$ | LSB |
|  |  | (0.006) | (0.012) |  | (0.003) | (0.006) | \% of F.S. |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  | $\pm 1 / 2$ | $\pm 3 / 4$ |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
|  |  | (0.012) | (0.018) |  | (0.006) | (0.012) | \% of F.S. |
| DIFFERENTIAL NONLINEARITY |  |  |  |  |  |  |  |
| $+25^{\circ} \mathrm{C}$ |  | $\pm 1 / 2$ | $\pm 3 / 4$ |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | MO | ICITY GU | Anteed |  | OnicITY | RANTEE |  |
| TEMPERATURE COEFFICIENTS |  |  |  |  |  |  |  |
| Unipolar Zero |  | 1 | 2 |  | 1 | 2 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Bipolar Zero |  | 5 | 10 |  | 5 | 10 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Gain (Full Scale) |  | 7 | 10 |  | 2 | 3 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Differential Nonlinearity |  | 2 |  |  | 2 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| SETTLING TIME TO 1/2LSB |  |  |  |  |  |  |  |
| All Bits ON-to-OFF or OFF-to-ON |  | 200 | 400 |  | 200 | 400 | ns |
| FULL SCALE TRANSITION |  |  |  |  |  |  |  |
| 10\% to 90\% Delay plus R ise Tine |  | 15 | 30 |  | 15 | 30 | ns |
| 90\% to 10\% Delay plus Fall Time |  | 30 | 50 |  | 30 | 50 | ns |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| $V_{\text {EE }, ~-13.5 ~ t o ~}^{\text {- }} 16.5 \mathrm{~V}$ dc |  | -12, | -20 |  | -12 | -20 | mA |
| POWER SUPPLY GAIN SENSITIVITY |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{EE}}=-15 \mathrm{~V}, \pm 10 \%$ |  | 15 | 25 |  | 15 | 25 | ppm of F.S./\% |
| PROGRAMMABLE OUTPUT |  |  |  |  |  |  |  |
| RANGE (see Figures 5, 6, 7) |  | 0 to +5 |  |  | 0 to +5 |  | V |
|  |  | -2.5 to |  |  | -2.5 to |  | V |
|  |  | 0 to +10 |  |  | 0 to +10 |  | V |
|  |  | -5 to +5 |  |  | -5 to +5 |  | V |
|  |  | -10 to + |  |  | -10 to |  | V |
| EXTERNAL ADJUSTMENTS |  |  |  |  |  |  |  |
| Gain Error with Fixed $50 \Omega$ |  |  |  |  |  |  |  |
| Resistor for R2 (Fig. 5) |  | $\pm 0.1$ | $\pm 0.25$ |  | $\pm 0.1$ | $\pm 0.25$ | \% of F.S. |
| Bipolar Zero Error with Fixed |  |  |  |  |  |  |  |
| $50 \Omega$ Resistor for R1 (Fig. 6) |  | $\pm 0.05$ | $\pm 0.15$ |  | $\pm 0.05$ | $\pm 0.1$ | \% of F.S. |
| Gain Adjustment Range (Fig. 5) | $\pm 0.25$ |  |  | $\pm 0.25$ |  |  | \% of F.S. |
| Bipolar Zero Adjustment Range | $\pm 0.15$ |  |  | $\pm 0.15$ |  |  | \% of F.S. |
| REFERENCE INPUT |  |  |  |  |  |  |  |
| Input Impedance | 15k | 20k | 25k | 15k | 20k | 25k | $\Omega$ |
| POWER DISSIPATION |  | 180 | 300 |  | 180 | 300 | mW |
| MULTIPLYING MODE PERFORMANCE (All Models) |  |  |  |  |  |  |  |
| Quadrants Two (2): Bipolar Operation at Digital Input Only |  |  |  |  |  |  |  |
| Reference Voltage $\quad+1 \mathrm{~V}$ to +10 V , Unipolar |  |  |  |  |  |  |  |
| AccuracyReference Feedthrough (unipolar mode, $\quad 10$ Bits ( $\pm 0.05 \%$ of Reduced F.S.) for 1 V de Reference Voltage |  |  |  |  |  |  |  |
| Reference Feedthrough (unipolar mo all bits OFF, and 0 to +10 V ( $\mathrm{p}-\mathrm{p}$ ) frequency for 1/2LSB [p-p] feed |  | 40 kHz t |  |  |  |  |  |
| Output Slew Rate 10\%-90\% |  | $5 \mathrm{~mA} / \mathrm{\mu s}$ |  |  |  |  |  |
| 90\%-10\% |  | $1 \mathrm{~mA} / \mu \mathrm{s}$ |  |  |  |  |  |
| Output Settling Time (all bits on and a $0-10 \mathrm{~V}$ |  |  |  |  |  |  |  |
| CONTROL AMPLIFIER |  |  |  |  |  |  |  |
| Full Power Bandwidth 300 kHz |  |  |  |  |  |  |  |
| Small-Signal Closed-Loop Bandwidth $\quad 1.8 \mathrm{MHz}$ |  |  |  |  |  |  |  |

## ABSOLUTE MAXIMUM RATINGS

VEE to Power Ground . . . . . . . . . . . . . . . . . . . $0 V$ to 18 V
Voltage on DAC Output (Pin 9) . . . . . . . . . . . . -3 V to +12 V
Digital Inputs (Pins 13 to 24) to Power Ground . . . -1.0 V to
$+7.0 \mathrm{~V}$
Ref In to Reference Ground . . . . . . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
Bipolar Offset to Reference Ground . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
10V Span R to Reference Ground . . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
20V Span R to Reference Ground . . . . . . . . . . . . . . . $\pm 24 \mathrm{~V}$
Power Dissipation
.1000 mW

PIN CONFIGURATION
TOP VIEW


## MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD566, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the chip from hazàrdous environments. To further insure reliability, the AD566 is offered with $100 \%$ screening to MIL-STD-883, method 5004.
Table 1 details the test procedures of MIL-STD-883. Analog Devices subjects each part ordered with 883 screening to these tests on a $100 \%$ basis.

## TABLE I

TEST

1) Internal Visual (Pre cap)
2) Stabilization Bake
3) Temperature Cycling
4) Constant Acceleration
5) Seal, Fine and Gross
6) Burn-in Test
7) Final Electrical Tests
8) External Visual

METHOD

Method 2010, Test Condition B

Method 1008, 24 hours @ $+150^{\circ} \mathrm{C}$
Method 1010, Test Condition C, 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Method 2001, Test Condition E, Y1 plane, 30 kg
Method 1014, Test Condition A and C
Method 1015, Test Condition B, 160 hours @ $+125^{\circ} \mathrm{C}$ min
Performed $100 \%$ to all min and $\max$ dc specifications on data pages.

Method 2009

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


Figure 1. Molded Plastic Package (Type N) 24-Lead Dual-In-Line


Figure 2. Hermetically-Sealed Ceramic Side-Brazed Package (Type D) 24-Lead Dual-In-Line

## AD566 ORDERING GUIDE

|  |  |  | LINEARITY <br> ERRORMAX | MAX GAIN T.C. |
| :--- | :--- | :--- | :---: | :---: |
| MODEL | PACKAGE | TEMP RANGE | @ $25^{\circ} \mathrm{C}$ |  | | (ppm of F.S. $\circ^{\circ} \mathrm{C}$ ) |
| :--- |

THE AD566 OFFERS TRUE 12-BIT PERFORMANCE
ACCURACY: Analog Devices defines accuracy as the maximum deviation of the actual, adjusted DAC output (see the next page) from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. The AD566 is laser trimmed to $1 / 4 \mathrm{LSB}\left(0.025 \%\right.$ of $\mathrm{F} . \mathrm{S}$.) maximum error at $+25^{\circ} \mathrm{C}$ for the $K$ and $T$ version and to $1 / 2 L S B$ for the $J$ and $S$ versions.
MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a non-decreasing function of the input. All versions of the AD566 are monotonic over their entire operating temperature range.
DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential nonlinearity error be less than 1 LSB both at $+25^{\circ} \mathrm{C}$ and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, if a 1 LSB change in the input code results in a change of only $0.61 \mathrm{mV}(1 / 4 \mathrm{LSB})$ in analog output, the differential nonlinearity error would be 1.83 mV , or $3 / 4 \mathrm{LSB}$. The AD566K and T have a max differential linearity error of $1 / 2 \mathrm{LSB}$, which is a tighter specification than simply guaranteed monotonicity.

## ANALYZING DEVICE ACCURACY OVER THE TEMPERATURE RANGE

For the purposes of temperature drift analysis, the major device components are shown in Figure 3.

The input reference current to the DAC, $\mathrm{I}_{\text {REF }}$, is developed from the external reference and will show the same drift rate as the reference voltage. The DAC output current, $I_{\text {DAC }}$ which is a function of the digital input code, is designed to track $\mathrm{I}_{\text {REF }}$; if there is a slight mismatch in these currents over temperature, it will contribute to the gain T.C. The bipolar offset resistor, $\mathrm{R}_{\mathrm{BP}}$, and gain setting resistor, $\mathrm{R}_{\mathrm{GAIN}}$, also have temperature coefficients which contribute to system drift errors.

There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.
Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full scale. A specification for total error over temperature assumes that both the zero and full scale points have been trimmed for zero error at $+25^{\circ} \mathrm{C}$. Total error is normally expressed a percentage of the full scale range. In the bipolar situation, this means the total range from $-\mathrm{V}_{\mathrm{FS}}$ to $+\mathrm{V}_{\mathrm{FS}}$.


Figure 3. Bipolar Configuration

## MONOTONICITY AND LINEARITY

The initial linearity error of $\pm 1 / 2$ LSB max and the differential linearity error of $\pm 3 / 4$ LSB max guarantee monotonic performance over the range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. It can, therefore, be assumed that linearity errors are insignificant in computation of total temperature errors.

## UNIPOLAR ERRORS

Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift of $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$ (which comes from leakage currents) causes a linear shift in the transfer curve as shown in Figure 4. The gain drift causes a change in the slope of the curve which results from reference drift and the device gain drift. The device gain drift is the DAC drift and drift in $\mathrm{R}_{\text {GAIN }}$ relative to the DAC resistors for a total of $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$ (AD566K, T). Total absolute error due to all of these effects is guaranteed to be less than $\pm 0.05 \%$ of full scale from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## BIPOLAR RANGE ERRORS

The analysis is slightly more complex in the bipolar mode. In this mode $\mathrm{R}_{\mathrm{BP}}$ is connected to $\mathrm{V}_{\mathrm{REF}}$ (see Figure 3) to generate a current which exactly balances the current of the MSB so that the output voltage is zero with the MSB on.
Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in $I_{\text {REF }}$ and thus $I_{\text {DAC }}$, so that $I_{\text {DAC }}$ will always be exactly balanced by $I_{B P}$ with the MSB turned on. This effect is shown in Figure 4. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of $\mathrm{R}_{\mathrm{BP}}$ to the DAC resistors is usually the largest component of bipolar drift, but in the AD566 this error is held to 10 ppm max. The total of all these errors is held to $\pm 0.15 \%$ of full scale from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (AD566T). Note that, in the bipolar ranges, full scale is defined as the total range from $-\mathrm{V}_{\cdot \mathrm{FS}}$ to $+\mathrm{V}_{\mathrm{FS}}$.



Figure 4. Unipolar and Bipolar Drifts

## CONNECTING THE AD566 FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier
(AD510L, AD517L, AD741L, AD301AL) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV max offset voltage should be used to keep offset errors below $1 / 2 \mathrm{LSB}$ ). If a $50 \Omega$ fixed resistor is substituted for the $100 \Omega$ trimmer, unipolar zero will typically be within $\pm 1 / 2$ LSB (plus op amp offset), and full scale accuracy will be within $0.1 \%$ ( $0.25 \%$ max) . Substituting a $50 \Omega$ resistor for the $100 \Omega$ bipolar offset trimmer will give a bipolar zero error typically within $\pm 2$ LSB (0.05\%).

The AD509 is recommended for buffered voltage-output applications which require a settling time to $\pm 1 / 2$ LSB. of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

## FIGURE 5 UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 7, should be grounded if not used for trimming.

## STEP I . . . ZERO ADJ UST

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000 volts ( $1 \mathrm{LSB}=2.44 \mathrm{mV}$ ). In most cases this trim is not needed, but pin 7 should then be connected to pin 12 .

## STEP II . . . GAIN ADJ UST

Turn all bits ON and adjust $100 \Omega$ gain trimmer, R2, until the output is 9.9976 volts. (Full scale is adjusted to 1 LSB less than nominal full scale of 10.000 volts.) If a 10.2375 V full scale is desired (exactly $2.5 \mathrm{mV} / \mathrm{bit}$ ), insert a $120 \Omega$ resistor in series with the gain resistor at pin 10 to the op amp output.

## FIGURE 6. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring. with all bits ON (all 1's).

## STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust $100 \Omega$ trimmer R1 to give -5.000 output volts.

## STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust $100 \Omega$ gain trimmer R2 to give a reading of +4.9976 volts.
Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

## FIGURE 7. OTHER VOLTAGE RANGES

The AD566 can also be easily configured for a unipolar 0 to +5 volt range or $\pm 2.5$ volt and $\pm 10$ volt bipolar ranges by using the additional 5 k application resistor provided at the 20 volt span $R$ terminal, pin 11 . For a 5 volt span ( 0 to +5 V or +2.5 V ), the two 5 k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset resistor either to ground for unipolar or to $\mathrm{V}_{\text {REF }}$ for the bipolar range. For the $\pm 10$ volt range ( 20 volt span) use the 5 k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The $\pm 10$ volt option is shown in Figure 7.

DIGITAL INPUT

| MSB | LSB | Straight Binary | Offset Binary |
| :--- | :--- | :--- | :--- |
|  | Two's Compl.* |  |  |
| 000000000000 | Zero | -Full Scale | Zero |
| 011111111111 | Mid Scale-1LSB | FS -1LSB | +FS -1LSB |
| 100000000000 | +1/2 FS | Zero | -FS |
| 111111111111 | +FS-1LSB | + Full Scale -1LSB | +FS -1LSB |

*Invert the MSB of the offset binary code with an external
inverter to obtain two's complement.
Table 2. Digital Input Codes


Figure 5. 0 to +10 V Unipolar Voltage Output


Figure 6. $\pm 5 \mathrm{~V}$ Bipolar Voltage Output


Figure 7. $\pm 10 \mathrm{~V}$ Voltage Output

## DIGITAL INPUT CONSIDERATIONS

The threshold of the digital input circuitry is set at 2.0 volts and does not vary with supply voltage. The input lines can interface with any type of 5 volt logic, TTL/DTL or CMOS, and have sufficiently low input currents to interface easily with unbuffered CMOS logic. The configuration of the input circuit is shown in Figure 8. The input line can be modelled as a $30 \mathrm{k} \Omega$ resistance connected to a -0.7 V rail.


Figure 8. Equivalent Digital Input Circuit

## GROUNDING RULES

The AD566 brings out separate reference and power grounds to allow optimum connections for low noise and high speed performance. These grounds must be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize the current flow in low-level signal paths. In this way, logic gate return currents are not summed into the same return path with analog signals.
The reference ground at pin 3 is the ground point for the internal reference and is thus the "high quality" ground for the AD566; it should be connected directly to the analog reference point of the system. The power ground at pin 12 can be connected to the most convenient ground point; analog power return is preferred. If the power ground contains high frequency noise in excess of 200 mV ; this noise may feed through to the output of the converter, thus some caution is required in applying these grounds.

## OUTPUT VOLTAGE COMPLIANCE

The AD566 has a typical output compliance range of -2 to +10 volts. The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, there is an equivalent output impedance of $8 \mathrm{k} \Omega$ in parallel with 25 pF at the output terminal which produces an equivalent error current if the voltage deviates from analog common. This is a linear effect which does not change with input code. Operation beyond the compliance limits may cause either output stage saturation or breakdown which results in nonlinear performance. Compliance limits are a function of output current and negative supply, as shown in Figure 9.


Figure 9. Typical Neg. Compliance Range vs. Neg. Supply

## HIGH SPEED SYSTEM DESIGN

Full realization of the AD566 high speed capabilities requires strict attention to detail by the user in all areas of application and testing.

The settling time for the AD566 is specified for the current output, an inherently high speed DAC operating mode. However, most DAC applications require a current-to-voltage conversion at some point in the signal path, although an unbuffered voltage level (not using an op amp) is suitable for use in a successive-approximation A/D converter (see next page), or in many display applications. With proper design this form of current-to-voltage conversion can give very fast operation. The fastest voltage conversion is achieved by connecting a low value resistor directly to the output, as shown in Figure 10. In this case, the settling time is primarily determined by the cell switching time and by the RC time constant of the AD566 output capacitance of 25 picofarads (plus stray capacitance) combined with the output resistor value. Settling to $0.01 \%$ of full scale (for a full scale transition) requires 9 time constants. This effect is important for an equivalent resistance over $1 \mathrm{k} \Omega$.
If an op amp is used to provide a low impedance output signal, some loss in settling time will be seen due to op amp dynamics. The normal current-to-voltage converter op amp circuits, based on the fast settling AD509 are shown in the applications circuits on Performance page. The unipolar or bipolar circuits shown settle to $\pm 1 / 2 \mathrm{LSB}$ in $1 \mu \mathrm{~s}$. The DAC output capacitance, which acts as a stray capacitance at the op amp inverting input, must be compensated by a feedback capacitor, as shown. The value should be chosen carefully for each application and each op amp type.

Fastest operation will be obtained by minimizing lead lengths, stray capacitance and impedance levels. The supply should be bypassed near the device; $0.1 \mu \mathrm{~F}$ will be sufficient since the AD566 runs at constant supply current regardless of input code. Output capacitance effects can be minimized by grounding pin 11 in 10 V span applications.

## DIRECT UNBUFFERED VOLTAGE OUTPUT FOR CABLE DRIVING

The wide compliance range allows direct current-to-voltage conversion with just an output resistor. Figure 10 shows a connection using the gain and bipolar output resistors to give a $\pm 1.60$ volt bipolar swing. In this situation, the digital code is complementary binary. Other combinations of internal and external output resistors ( $\mathrm{R}_{\mathrm{X}}$ ) can be used to scale to alternate voltage ranges, simply by appropriately scaling the 0 to -2 mA unipolar output current and using the 10.0 volt reference voltage for bipolar offset. For example, setting $\mathrm{R}_{\mathrm{X}}=2.67 \mathrm{k} \Omega$ gives a $\pm 1$ volt range with a $1 \mathrm{k} \Omega$ equivalent output impedance.
This connection is especially useful for directly driving a long cable at high speed. A $50 \Omega R_{X}$ resistor drives a $50 \Omega$ cable with a $\pm 50 \mathrm{mV}$ full scale swing; settling time is very fast as discussed in the section above.


Figure 10. Unbuffered Bipolar Voltage Output

## MICROPROCESSOR CONTROL FOR A 12-BIT DAC

A common I/O interface is the Digital-to-Analog Converter output, which provides a voltage corresponding to a data word from a microprocessor.


Figure 11.
Interfacing is more complex when the DAC needs more bits of resolution than the system data bus can carry in 1 byte. For example, applications using an 8-bit microprocessor to drive a 12-bit DAC are common. Several hardware formats are possible; the most convenient one depends on the desired data format. If the least significant 8 bits are in one byte of memory, they can be transferred into an 8-bit latch in one memory-or I/O-write cycle. An adjacent cycle can be used to transfer the 4 least-significant bits of another data word into a latch controlling the 4 most-significant bits of the DAC. The least-significant bits of the data bus drive two 4-bit latches which are controlled by two separate addresses. The Hi Byte address allows the microprocessor to write in the 4 most significant data bits and the Lo Byte address allows the microprocessor to write in the 8 remaining bits. When all 12 bits are latched, the DAC output will assume its proper new value. An intermediate value will be momentarily present at the DAC terminals between Hi and Lo Byte write cycles. For applications such as CRT displays where this intermediate value cannot be tolerated, double buffering can be effectively employed. This could be implemented with a separately-controlled 12bit latch at the DAC inputs.

## D/A CONVERTERS IN DISPLAYS

:In Figure 12, a counter-driven AD566 is shown as a sawtooth sweep generator. When used for displays, this scheme provides a highly-repeatable, controllable linear sweep.
Raster displays are usually generated by a fast horizontal scan and a slower vertical scan which is derived from the horizontal scan. Intensity modulation during each horizontal scan provides the pictorial information. The picture resolution is expressed in terms of the number of discernible data points per line multiplied by the number of lines. The minimum frame period is the time allowed for the horizontal scan-plus-retrace multiplied by the number of lines, plus vertical retrace time.

A family of monolithic D/A converters is available from Analog Devices that are suitable for vertical sweeps. The line-spacing uniformity depends on linearity while maximum number of lines depends on DAC resolution. A display of 1024 lines would require 10 bits of resolution and 12 bits of linearity ( $0.012 \%$ of linearity provides less than $12 \%$ of spacing error). Switching transients created within the vertical sweep DAC are blanked because they occur during the horizontal retrace interval.
For horizontal sweeps, the DAC requirements are more severe. For example, to resolve 500 points per line, at 500 lines per frame, at a 30 Hz frame rate, requires that each digital horizontal step settle within 100 ns (typical full scale settling time is 200 ns ), and that there be no "glitches". Even if the display is blanked between horizontal steps, large glitches at major carries can cause deflection-amplifier transients, which distort the pattern.


Figure 12.
The excellent high speed performance of the AD566 is demonstrated in the oscilloscope photograph of Figure 13. This measurement is made with the AD566 driving directly into an equivalent $50 \Omega$ load, amplified with a low capacitance MOSinput, UHF amplifier. The figure shows the worst case situation, which is full scale transition from switching all bits OFF to ON. The equipment and circuitry used to make the measurements adds about 50 ns to the actual device performance.


Figure 13. Settling Characteristic Detail

## FEATURES

Improved Replacement for Industry Standard 1408/1508 Improved Settling Time: 250ns typ
Improved Linearity: $\pm \mathbf{0 . 1 \%}$ Accuracy Guaranteed Over Temperature Range (-9 Grade)
High Output Voltage Compliance: +0.5 V to -5.0 V
Low Power Consumption: 157 mW typ
High Speed 2-Quadrant Multiplying Input: $4.0 \mathrm{~mA} / \mu \mathrm{s}$ Slew Rate
Single Chip Monolithic Construction
Hermetic 16-Pin Ceramic DIP
Low Cost


## PRODUCT HIGHLIGHTS

1. Monolithic IC construction makes the AD1408/AD1508 an optimum choice for applications where low cost is a major consideration.
2. The AD1408/AD1508 directly replaces other devices of this type.
3. Versatile design configuration allows voltage or current outputs, variable or fixed reference inputs, CMOS or TTL logic compatibility and a wide choice of accuracy and temperature range specifications.
4. Accuracies within $\pm 1 / 4 \mathrm{LSB}$ allow performance improvement of older applications without redesign.
5. Faster settling time ( 250 ns typ) permits use in higher speed applications.
6. Low power consumption improves stability and reduces warm-up time.
7. The AD1408/AD1508 multiplies in two quadrants when a varying reference voltage is applied. When multiplication is not required, a fixed reference is used.
8. The AD1408/AD1508 is available in chip form; please consult factory for details.
9. The device is packaged in a hermetically-sealed ceramic 16 lead dual-in-line package. Processing to MIL-STD-883 level $B$ is available.

| MAXIMUM RATINGS RATING | SYMBOL | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| POWER SUPPLY VOLTAGE | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{EE}} \end{aligned}$ | $\begin{aligned} & +5.5 \\ & -16.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \mathrm{dc} \\ & \mathrm{~V} \mathrm{dc} \end{aligned}$ |
| DIGITAL INPUT VOLTAGE | $\mathrm{V}_{5}$ thru $\mathrm{V}_{12}$ | +5.5,0 | $V \mathrm{dc}$ |
| APPLIED OUTPUT VOLTAGE | $\mathrm{V}_{0}$ | +0.5, -5.2 | V dc |
| REFERENCE CURRENT | $\mathrm{I}_{14}$ | 5.0 | mA |
| REFERENCE AMPLIFIER INPUTS | $\mathrm{V}_{14}, \mathrm{~V}_{15}$ | $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {EE }}$ | V dc |
| POWER DISSIPATION <br> (Package Limitation) <br> Derate above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\mathrm{P}_{\mathrm{D}}$ | $\begin{aligned} & 1000 \\ & 6.7 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| OPERATING TEMPERATURE RANGE <br> AD1408 Series <br> AD1508 Series | $\begin{aligned} & \mathbf{T}_{\mathrm{A}} \\ & \mathrm{~T}_{\mathrm{A}} \end{aligned}$ | 0 to +75 -55 to +125 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| STORAGE TEMPERATURE RANGE | $\mathrm{T}_{\text {STG }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{\mathrm{EE}}=-15 \mathrm{~V} \mathrm{dc}, \frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{R} 14}=2.0 \mathrm{~mA}\right.$, AD1508 Series: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
AD1408 Series: $\mathrm{T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ unfess otherwise noted. All digital inputs at high logic level.)

| CHARACTERISTIC | SYMBOL | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RELATIVE ACCURACY |  |  |  |  |  |
| (Error Relative to Full Scale $\mathrm{I}_{0}$ ) |  |  |  |  |  |
| AD1508-9, AD1408-9 | $\mathrm{E}_{\mathrm{r}}$ | - | - | $\pm 0.10$ | \% |
| AD1 508-8, AD1408-8 | $\mathrm{E}_{\mathrm{r}}$ | - | - | $\pm 0.19$ | \% |
| AD1408-7 | $\mathrm{E}_{\mathrm{r}}$ | - | - | $\pm 0.39$ | \% |
| SETTLING TIME |  |  |  |  |  |
| to Within $1 / 2 \mathrm{LSB}$ [Includes $\mathrm{t}_{\text {pLH }}$ ] $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$ | $\mathrm{t}_{\text {S }}$ | - | 250 | - | ns |
| PROPAGATION DELAY TIME |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | ${ }_{\text {PLH }},{ }_{\text {¢ }}{ }_{\text {PHL }}$ | - | 30 | 100 | ns |
| OUTPUT FULL SCALE CURRENT DRIFT | $\mathrm{TCl}_{\mathrm{O}}$ | - | -20 | - | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DIGITAL INPUT LOGIC LEVELS (MSB) |  |  |  |  |  |
| High Level, Logic " 1 " | $\mathrm{V}_{\text {IH }}$ | 2.0 | - | - | V dc |
| Low Level, Logic "0" | $\mathrm{V}_{\text {IL }}$ | - | - | 0.8 | V dc |
| DIGITAL INPUT CURRENT (MSB) |  |  |  |  |  |
| High Level, $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{IH}}$ | - | 0 | 0.04 | mA |
| Low Level, $\mathrm{V}_{\text {iL }}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\text {IL }}$ | - | -0.4 | -0.8 | mA |
| REFERENCE INPUT BIAS CURRENT |  |  |  |  |  |
| OUTPUT CURRENT RANGE |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ | $\mathrm{l}_{\mathrm{OR}}$ | 0 | 2.0 | 2.1 | mA |
| $\mathrm{V}_{\mathrm{EE}}=-6.0 \mathrm{~V}$ to -15 V | $\mathrm{I}_{\mathrm{OR}}$ | 0 | 2.0 | 4.2 | mA |
| OUTPUT CURRENT |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}=2.000 \mathrm{~V}, \mathrm{R} 14=1000 \Omega$ | 10 | 1.9 | 1.99 | 2.1 | mA |
| OUTPUT CURRENT |  |  |  |  |  |
|  | $\mathrm{l}_{0}(\mathrm{~min})$ | - | 0 | 4.0 | $\mu \mathrm{A}$ |
| OUTPUT VOLTAGE COMPLIANCE |  |  |  |  |  |
| ( $\mathrm{E}_{1} \leqslant 0.19 \%$ at $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}$ | $\mathrm{V}_{0}$ | - | - | -0.6, +0.5 | $V \mathrm{dc}$ |
| $\mathrm{V}_{\text {EE }}$ below -10V | $\mathrm{V}_{0}$ | - | - | $-5.0,+0.5$ | V dc |
| REFERENCE CURRENT SLEW RATE | SRI ${ }_{\text {REF }}$ | - | 4.0 | - | $\mathrm{mA} / \mu \mathrm{s}$ |
| OUTPUT CURRENT POWER SUPPLY |  |  |  |  |  |
| SENSITIVITY | $\mathrm{PSS}_{0}$ | - | 0.5 | 2.7 | $\mu \mathrm{A} / \mathrm{V}$ |
| POWER SUPPLY CURRENT |  |  |  |  |  |
| (All Bits Low) |  | - | +9 | +14 | mA |
|  | $\mathrm{I}_{\mathrm{EE}}$ | - | -7.5 | -13 | mA |
| POWER SUPPLY VOLTAGE RANGE |  |  |  |  |  |
| $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$. | $\mathrm{V}_{\text {CCR }}$ | +4.5 | +5.0 | +5.5 | V dc |
|  | $\mathrm{V}_{\text {EER }}$ | -4.5 | -15 | -16.5 | V dc |
| POWER DISSIPATION |  |  |  |  |  |
| All Bits Low |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V} \mathrm{dc}$ | $\mathrm{P}_{\mathrm{D}}$ | - | 82 | 135 | mW |
| $\mathrm{V}_{\text {EE }}=-15 \mathrm{~V} \mathrm{dc}$ | $\mathrm{P}_{\mathrm{D}}$ | - | 157 | 265 | mW |
| All Bits High |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V} \mathrm{dc}$ | $\mathrm{P}_{\mathrm{D}}$ | - | 70 | - | mW |
| $V_{\text {EE }}=-15 \mathrm{~V}$ dc | $\mathrm{P}_{\mathrm{D}}$ | - | 132 | - . | mW |

Specifications subject to change without notice.

## Appyins the ADL408/ADI508

## APPLYING THE AD1408/1508

## Reference Amplifier Drive and Compensation

Figures 2 a and 2 b are the connection diagrams for using the AD1408/AD1508 in basic voltage output modes. In Figure 2a, a positive reference voltage, $\mathrm{V}_{\mathrm{REF}}$, is converted to a current by resistor R14. This reference current determines the scale factor for the output current such that the full scale output is 1 LSB $(1 / 256)$ less than the reference current. R15 provides bias current compensation to the reference control amplifier to minimize temperature drift; it is nominally equal to R14 although it needn't be a stable precision resistor. This configuration develops a negative output voltage across $R_{L}$ and requires a positive $\mathrm{V}_{\mathrm{REF}}$.
If a negative $\mathrm{V}_{\mathrm{REF}}$ is to be used, connections to the reference control amplifier must be reversed as shown in Figure 2b. This circuit also delivers a negative output voltage, but presents a high impedance to the reference source. The negative $\mathrm{V}_{\text {REF }}$ must be at least 4 volts above the $V_{\text {EE }}$ supply.
Two quadrant multiplication may be performed by applying a bipolar ac signal as the reference as long as pin 14 is positive relative to pin 15 (reference current must flow into pin 14). If the ac reference is applied to pin 14 through R14, a negative voltage equal to the negative peak of the ac reference must be applied through R15 to pin 15 ; if the ac reference is applied to pin 15 through R15, a positive voltage equal to the positive peak of the ac reference must be applied through R14 to pin 14. When a dc reference is used, capacitive bypass from reference to ground will improve noise rejection.
The compensation capacitor, C , provides proper phase margin for the reference control amplifier. As R14 is increased, the closed-loop gain of the amplifier is decreased, therefore C must be increased. For $\mathrm{R} 14=1.0 \mathrm{k} \Omega, 2.5 \mathrm{k} \Omega$ and $5.0 \mathrm{k} \Omega$, minimum values of capacitance are $15 \mathrm{pF}, 37 \mathrm{pF}$ and 75 pF respectively. C may be tied to either $\mathrm{V}_{\mathrm{EE}}$ or ground, but tying it to $\mathrm{V}_{\mathrm{EE}}$ increases negative supply noise rejection. If the reference is driven by a high-impedance current source, heavy compensation of the amplifier is required; this causes a reduction in overall bandwidth.

## Output Current Range

The nominal value for output current range is 0 to 1.992 mA as determined by a 2 mA reference current. If $\mathrm{V}_{\mathrm{EE}}$ is more negative than -7.0 volts, this range may be increased to a maximum of 0 to 4.2 mA . An increase in speed may be realized at increased output current levels, but power consumption will increase, possibly causing small shifts in linearity.
Pin 1, range control, may be grounded or unconnected. Although other older devices of this type require different terminations for various applications, the AD1408/AD1508 compensates automatically. This pin is not connected internally, therefore any previously installed connections will be tolerated.

## Output Voltage Range

The voltage on pin 4 is restricted to a +0.5 to -0.6 volt range when $V_{E E}=-5 \mathrm{~V}$. When $\mathrm{V}_{\mathrm{EE}}$ is more negative than -10 volts, this range is extended to +0.5 to -5.0 volts. If the current into pin 14 is 2 mA (full-scale output current $=1.992 \mathrm{~mA}$ ), a $2.5 \mathrm{k} \Omega$ resistor between the output, pin 4 , and ground will provide a 0 to -4.980 volt full-scale. If $R_{L}$ exceeds $500 \Omega$ however, the settling time of the device is increased.


Figure 1. Pin Connections

a. Connections for Use with Positive Reference


## b. Connections for Use with Negative Reference

Figure 2. Basic Connections

## Voltage Output

A low impedance voltage output may be derived from the output current of the AD1408/AD1508 by using an output amplifier as shown in Figure 3. The output current $\mathrm{I}_{\mathrm{O}}$ flows in $\mathrm{R}_{\mathrm{O}}$ to create a positive-going voltage range at the output of amplifier A1. $\mathrm{R}_{\mathrm{O}}$ may be chosen for the desired range of output voltage; the complete circuit transfer function is given in Figure 3.
If a bipolar output voltage range is desired, $\mathrm{R}_{\mathrm{BP}}$, shown dotted, must be installed. Its purpose is to provide an offset equal to one-half of full-scale at the output of A1. The procedure for calibrating the circuit of Figure 3 is as follows:
Calibration for Unipolar Outputs ( $\mathrm{No} \mathrm{R}_{\mathrm{BP}}$ )

1. With all bits "OFF", adjust the A1 null-pot, R1, for $\mathrm{V}_{\text {OUT }}=0.00 \mathrm{~V}$.
2. With all bits "ON", adjust $\mathrm{R}_{\text {REF }}$ for $\mathrm{V}_{\text {OUT }}=$ (Nominal Full Scale) $-1 \mathrm{LSB}=+9.961$ volts
Calibration for Bipolar Outputs ( $\mathrm{R}_{\mathrm{BP}}$ installed, R1 not required)
3. With all bits "OFF", adjust $R_{B P}$ for $V_{\text {OUT }}=-F . S .=$ -5.000 volts
4. With Bit 1 (MSB) "ON", and all other Bits "OFF", adjust $\mathrm{R}_{\text {REF }}$ for $\mathrm{V}_{\text {OUT }}=0.000 \mathrm{~V}$.
5. With all bits "ON", verify that $\mathrm{E}_{\mathrm{OUT}}=+5.000 \mathrm{~V}-$ $1 \mathrm{LSB}=4.961 \mathrm{~V}$.

$V_{\text {OUT }}=\frac{V_{\text {REF }}}{R_{\text {REF }}}\left(R_{O}\right)\left[\frac{A 1}{2}+\frac{A 2}{4}+\frac{A 3}{8}+\frac{A 4}{16}+\frac{A 5}{32}+\frac{A 6}{64}+\frac{A 7}{128}+\frac{A 8}{256}\right]$
ADJUST V REF,$R_{\text {REF }}$ OR R R $_{\text {S }}$ SO THAT WITH ALL DIGITAL INPUTS AT LOGIC " 1 ", $V_{\text {OUT }}=9.961$ VOLTS:
$V_{O U T}=\frac{2.5}{1.25 k \Omega}(5 k \Omega)\left[\frac{1}{2}+\frac{1}{4}+\frac{1}{8}+\frac{1}{16}+\frac{1}{32}+\frac{1}{64}+\frac{1}{128}+\frac{1}{256}\right]=9.961$ VOLTS
Figure 3. Typical Connection Diagram, AD1408/AD1508, Voltage Output, Fixed Reference


Figure 4. Simplified Block Diagram


THE AD 1408/AD1508 IS AVAILABLE IN CHIP FORM; CONSULT CHIP CATALOG FOR APPLICATION DETAILS.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 16-PIN DUAL-IN-LINE



AD1408/AD1508 ORDERING GUIDE

| MODEL | ACCURACY <br> $( \pm \%$ F.S. $)$ | TEMP. <br> RANGE <br> $\left({ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :--- |
| AD1408-7D | 0.39 | 0 to +75 |
| AD1408-8D | 0.19 | 0 to +75 |
| AD1408-9D | 0.10 | 0 to +75 |
| AD1508-8D | 0.19 | -55 to +125 |
| AD1508-9D | 0.10 | -55 to +125 |
| AD1508-8D/ | 0.19 | -55 to +125 |
| 883B | 0.10 | -55 to +125 |

Figure 5. Chip Dimensions and Pad Layout. Dimensions shown in inches and (mm).

## PRELIMINARY TECHNICAL DATA

FEATURES
Attenuation Range: $\mathbf{0}$ to 88.5dB Plus Full Muting
Resolution: 1.5dB
Low Distortion: THD Better Than -98dB
IMD Better Than -92dB
Includes Switches for Loudness Compensation
Low Power Consumption
Excellent S/N Ratio: $100 \mathrm{~dB}(20 \mathrm{~Hz}-20 \mathrm{kHz})$
Low Cost
Complies with DIN 45403 and DIN 45405
Latch-Proof Operation
APPLICATIONS
Digitally Controlled Audio Gain
Wide Dynamic Range D/A Converters

## GENERAL DESCRIPTION

The AD7110 is a monolithic CMOS digitally controlled audio attenuator (patent pending). With the addition of an external operational amplifier it provides 0 to 88.5 dB of attenuation in 1.5 dB steps, plus full muting of the audio input signal for digital input code 1111 XX , where X can be 1 or 0 . The audio input is applied to the $\mathrm{V}_{\text {IN }}$ pin and the device delivers a logarithmically related output current which is determined by a 6-bit binary input code. Loudness compensation switches are provided on the device to enable additional bass boost at low volume settings.
The device is manufactured using an advanced thin-film on CMOS monolithic wafer fabrication process and is packaged in a 16-pin DIP.

## ORDERING INFORMATION

| Model | Package | Operating <br> Temperature Range |
| :---: | :---: | :---: |
| AD7110KN | 16-Pin Plastic Dip | 0 to $+50^{\circ} \mathrm{C}$ |



FUNCTIONAL DIAGRAM


PIN CONFIGURATION


## AUDIO SPECIFICATIONS

$\left(V_{D D}=+5\right.$ to $+12 \mathrm{~V}, \mathrm{~V}_{B B}=0$ to -12 V , Pins. $11-130$ pen, $\mathrm{T}_{\mathrm{A}}=0$ to $+50^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER | AD7110 WITH "IDEAL OP AMP" | $\begin{gathered} \text { AD7110 } \\ \text { WITH TL071 } \\ \text { OP-AMP (FIG. 1) } \\ \hline \end{gathered}$ | UNITS | TEST CONDITIONS/COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| ATTENUATION RANGE | 0 to -88.5 | 0 to -88.5 | dB | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V} \mathrm{rms}$ @ 1 kHz |
| RESOLUTION | 1.5 max | 1.5 max | dB | Frequency Range: 20 Hz to 20 kHz |
| ```ATTENUATION ACCURACY (Absolute) 0dB to -48dB -48dB to -88.5dB``` | $\pm 0.7$ max <br> Monotonic | $\pm 0.7$ max <br> Monotonic | dB | The AD7110 is guaranteed monotonic for all attenuation settings between 0 and -88.5 dB |
| TOTAL HARMONIC DISTORTION (THD) | -98 max | -85 typ | dB | per DIN 45403, BLATT 2 (with input level of 1 V rms ) |
| INTERMODULATION DISTORTION (IMD) | -92 max | -79 typ | dB | per DIN 45403, BLATT 4 |
| $\mathrm{V}_{\mathrm{IN}}$ | 30 max | 10 max | V peak | for $<1 \%$ (max) THD (Note 1) |
| FEEDTHROUGH ERROR | Better than -85 dB @ 1 kHz . Feedthrough is primarily dependent upon printed circuit board layout. |  |  |  |
| OUTPUT NOISE VOLTAGE DENSITY | 30 max | 70 typ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ | 20 Hz to 20 kHz (Note 2) |
| BANDWIDTH | D.C. to 150 min | D.C. to 250 typ | kHz | OdB Attenuation |

## ELECTRICAL SPECIFICATIONS

$\left(V_{D D}=+12 \mathrm{~V}, V_{B B}=-12 \mathrm{~V}, \mathrm{~V}_{I N}=-10 \mathrm{~V}\right.$, Pins $11-13$ open, $\mathrm{T}_{\mathrm{A}}=0$ to $+50^{\circ} \mathrm{C}$ unless otherwise noted)


## NOTES:

${ }^{1}$ Output amplifier (and, amplifier supplies) must be capable of 30 V peak output.
${ }^{2}$ Output noise voltage density includes op amp noise.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
*VDD (to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . +14V
*VBB (to GND). . . . . . . . . . . . . . . . . . . . . . . . . . . . -14V
Voltage (pins 11, 12, 13) to GND. . . . . . . . . . . . V $\mathrm{V}_{\mathrm{BB}}$, +14V
$V_{\text {IN }}$ (to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 35 \mathrm{~V}$
Digital Input Voltage to GND . . . . . . . . . . . . -0.3 V to VDD
Output Voltage (Pin 1) to GND . . . . . . . . . -100 mV to VDD
Power Dissipation (Package) . . . . . . . . . . . . . . . . . 670mW
Operating Temperature. . . . . . . . . . . . . . . . . . 0 to $+70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 seconds) . . . . . . . $+300^{\circ} \mathrm{C}$
${ }^{*}$ If Loudness Compensation Switches (S1, S2, S3) are not used, the negative power supply may be omitted and $\mathrm{V}_{\mathrm{BB}}$ (Pin 10) connected instead to DGND (Pin 9). In this case the absolute maximum rating of $\mathrm{V}_{\mathrm{DD}}$ is +17 V .

## CAUTION: <br> 

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.

## TERMINOLOGY

RESOLUTION: Nominal change in attenuation when moving between two adjacent binary codes. The AD7110 resolution is 1.5 dB .

MONOTONICITY: The AD7110 digitally controlled audio attenuator is monotonic if the analog output decreases (or remains constant) as the digital input code (attenuation setting) increases.
FEEDTHROUGH ERROR: That portion of the input signal which reaches the output when the digital input code is set to mute the input signal.

## ANALOG CIRCUIT PERFORMANCE:

Table I gives the nominal attenuation in dB for the AD7110 for all digital input codes. It also shows the Loudness Switch states and the nominal output voltage when using an external operational amplifier (as shown in Figure 1) and a fixed -10 volt reference applied to $\mathrm{V}_{\mathrm{IN}}$ (pin 15). It may be seen that the transfer function for the circuit of Figure 1 is given by

$$
V_{\text {OUT }}=-V_{\text {IN }} 10^{-\left(\frac{1.5 \mathrm{~N}}{20}\right)}
$$

where N is the binary input for values 0 to 59 . For $\mathrm{N}=60$ through 63 the input is fully muted, that is, the attenuation is infinite.

## HIGH FREQUENCY AMPLIFIERS

$\mathrm{R}_{\mathrm{FB}}$ and the output capacitance of the AD7110 create a phase lag in the output amplifier's feedback circuit. This phase lag, in conjunction with the amplifier's phase lag, may cause ringing or oscillation. When using a high speed amplifier, shunting the amplifier input to output with $30-50 \mathrm{pF}$ of feedback capacitance (C1) ensures stability.

## DC PERFORMANCE OF AD7110

For fixed-reference applications, an output amplifier with low offset voltage (less than $50 \mu \mathrm{~V}$ ) is required, e.g. the AD517L. This combination will provide the utmost stability at the expense of slow settling times.


Figure 1.

Table /

| N | Digital Input D5 D0 | $\begin{aligned} & \text { Attenuation } \\ & \mathrm{dB} \end{aligned}$ | Switches ${ }^{1}$ |  |  | $\mathrm{VOUT}^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | S1 | S2 | S3 |  |
| 0 | 000000 | 0.0 |  |  |  | 10.00 |
| 1 | 000001 | 1.5 |  |  |  | 8.414 |
| 2 | 000010 | 3.0 |  |  |  | 7.079 |
| 3 | 000011 | 4.5 |  |  |  | 5.597 |
| 4 | 000100 | 6.0 |  |  |  | 5.012 |
| 5 | 000101 | 7.5 |  |  |  | 4.217 |
| 6 | 000110 | 9.0 |  |  |  | 3.548 |
| 7 | 000111 | 10.5 |  |  |  | 2.985 |
| 8 | 001000 | 12.0 |  |  |  | 2.512 |
| 9 | 001001 | 13.5 |  |  |  | 2.113 |
| 10 | 001010 | 15.0 |  |  |  | 1.778 |
| 11 | 001011 | 16.5 |  |  |  | 1.496 |
| 12 | 001100 | 18.0 |  |  |  | '1.259 |
| 13 | 001101 | 19.5 |  |  |  | 1.059 |
| 14 | 001110 | 21.0 |  |  |  | 0.891 |
| 15 | 001111 | 22.5 |  |  |  | 0.750 |
| 16 | 010000 | 24.0 |  |  |  | 0.631 |
| 17 | 010001 | 25.5 |  |  |  | 0.531 |
| 18 | 010010 | 27.0 |  |  |  | 0.447 |
| 18 | 010011 | 28.5 |  |  |  | 0.376 |
| 20 | 010100 | 30.0 |  |  |  | 0.316 |
| 21 | 010101 | 31.5 |  |  |  | 0.266 |
| 22 | 010110 | 33.0 |  |  |  | 0.224 |
| 23 | 010111 | 34.5 |  |  |  | 0.188 |
| 24 | 011000 | 36.0 |  |  |  | 0.158 |
| 25 | 011001 | 37.5 |  |  |  | 0.133 |
| 26 | 011010 | 39.0 |  |  |  | 0.112 |
| 27 | 011011 | 40.5 |  |  |  | 0.0944 |
| 28 | 011100 | 42.0 |  |  |  | 0.0794 |
| 29 | 011101 | 43.5 |  |  |  | 0.0668 |
| 30 | 011110 | 45.0 |  |  |  | 0.0562 |
| 3.1 | 011111 | 46.5 |  |  |  | 0.0473 |
| 32 | 100000 | 48.0 |  |  |  | 0.0398 |
| 33 | 100001 | 49.5 |  |  |  | 0.0335 |
| 34 | 100010 | 51.0 |  |  |  | 0.0282 |
| 35 | 100011 | 52.5 |  |  |  | 0.0237 |
| 36 | 100100 | 54.0 |  |  |  | 0.0200 |
| 37 | 100101 | 55.5 |  |  |  | 0.0168 |
| 38 | 100110 | 57.0 |  |  |  | 0.0141 |
| 39 | 100111 | 58.5 |  |  |  | 0.0119 |
| 40 | 101000 | 60.0 |  |  |  | 0.0100 |
| 41 | 101001 | 61.5 |  |  |  | 0.00841 |
| 42 | 101010 | 63.0 |  |  |  | 0.00708 |
| 43 | 101011 | 64.5 |  |  |  | 0.00596 |
| 44 | 101100 | 66.0 |  |  |  | 0.00501 |
| 45 | 101101 | 67.5 |  |  |  | 0.00422 |
| 46 | $1011-10$ | 69.0 |  |  |  | 0.00355 |
| 47 | 101111 | 70.5 |  |  |  | 0.00299 |
| 48 | 110000 | 72.0 |  |  |  | 0.00251 |
| 49 | 110001 | 73.5 |  |  |  | 0.00211 |
| 50 | 110010 | 75.0 |  |  |  | 0.00178 |
| 51 | 110011 | 76.5 |  |  |  | 0.00150 |
| 52 | 110100 | 78.0 |  |  |  | 0.00126 |
| 53 | 110101 | 79.5 |  |  |  | 0.00106 |
| 54 | 110110 | 81.0 |  |  |  | 0.000891 |
| 55 | 110111 | 82.5 |  |  |  | 0.000750 |
| 56 | 111000 | 84.0 |  |  |  | 0.000631 |
| 57 | 1110.01 | 85.5 |  |  |  | 0.000531 |
| 58 | 111010 | 87.0 |  |  |  | 0.000447 |
| 59. | 111011 | 88.5 |  |  |  | 0.000376 |
| 60 | $1111 \mathrm{XX}^{3}$ | $\infty$ |  |  |  |  |

NOTES:
${ }^{1}$ Switch closed in shaded area.
${ }^{2} V_{\text {IN }}=-10 \mathrm{Vdc}$
${ }^{3} \mathrm{X}=1$ or 0 . Output is fully muted for $\mathrm{N} \geqslant 60$.


Figure 2. Power Supply Current vs. Temperature


Figure 3. Digital Threshold Voltage vs. Power Supply Voltage


Figure 4. Loudness Switch On Resistance vs. Temperature


Figure 5. Loudness Switch Leakage Current vs. Temperature


Figure 6. Total Harmonic Distortion vs. Frequency
Figure 6 shows that the total harmonic distortion of the attenuator circuit of Figure 1 is almost totally dependent on the characteristics of the operational amplifier used.

## Applications Information



Figure 7. Single Channel Audio Attenuator with Loudness Compensation


Figure 8.
Figure 8 shows the Attenuation vs. Frequency for the circuit of Figure 7. The attenuation is plotted against frequency for the two digital input codes at which the loudness compensation switches S1 and S2 are activated.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

## 16-PIN PLASTIC DIP



## FEATURES

AD7520: 10-Bit Resolution
AD7521: 12-Bit Resolution
Linearity: 8-, 9- and 10-Bit
Nonlinearity Tempco: 2ppm of FSR/ ${ }^{\circ} \mathrm{C}$
Low Power Dissipation: $\mathbf{2 0 m W}$
Current Settling Time: 500ns
Feedthrough Error: 1/2LSB @ 100kHz
TTL/DTL/CMOS Compatible
Note: AD7533 is recommended for new 10-bit designs. AD7541, AD7542 or AD7543 is recommended for new 12-bit designs.

## GENERAL DESCRIPTION

The AD7520 (AD7521) is a low cost, monolithic 10-bit (12-bit) multiplying digital-to-analog converter packaged in a 16-pin (18-pin) DIP. The devices use advanced CMOS and thin wilm technologies providing up to 10-bit accuracy with TTL/ DTL/CMOS compatibility.
The AD7520 (AD7521) operates from +5 V to +15 V supply and dissipates only 20 mW , including the ladder network.
Typical AD7520 (AD7521) applications include: digital/ analog multiplication, CRT character generation, programmable power supplies, digitally controlled gain circuits, etc.

ORDERING INFORMATION

| Nonlinearity | Temperature Range |  |  |  |
| :--- | :--- | :--- | :--- | :---: |
|  | to $+70^{\circ} \mathrm{C}$ |  |  |  |
| $0.25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| $0.2 \%$ (8-Bit) | AD 7520 JN <br> AD 7521 JN | AD 7520 JD <br> AD 7521 JD | AD7520SD <br> AD7521SD |  |
| $0.1 \%$ (9-Bit) | AD7520KN <br> AD7521KN | AD7520KD <br> AD7521KD | AD7520TD <br> AD7521TD |  |
| $0.05 \%$ (10-Bit) | AD7520LN <br> AD7521LN | AD7520LD <br> AD7521LD | AD7520UD <br> AD7521UD |  |

## PACKAGE IDENTIFICATION

Suffix D: Ceramic DIP package
Suffix N: Plastic DIP package


## FUNCTIONAL DIAGRAM



DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)

$$
\begin{array}{ll}
\text { AD7520: } & \mathrm{N}=10 \\
\text { AD7521: } & \mathrm{N}=12
\end{array}
$$

Logic: A switch is closed to $\mathrm{I}_{\mathrm{OUT1}}$ for its digital input in a "HIGH" state.

PIN CONFIGURATION


| PARAMETER | AD7 520 | AD7521 | TEST CONDITIONS |
| :---: | :---: | :---: | :---: |
| DC ACCURACY ${ }^{1}$ |  |  |  |
| Resolution | 10 Bits | 12 Bits |  |
| Nonlinearity (See Figure 5) |  |  |  |
|  | J, $0.2 \%$ of FSR max (8 Bit) | * | S,T, U: over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | S, $0.2 \%$ of FSR max ( 8 Bit ) | * | $-10 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{REF}} \leqslant+10 \mathrm{~V}$ |
|  | $\mathrm{K}, 0.1 \%$ of $\mathrm{FSR} \max (9 \mathrm{Bit})$ | * |  |
|  | T, 0.1\% of FSR max (9 Bit) | * |  |
|  | L, 0.05\% of FSR max ( 10 Bit ) | * |  |
|  | U, 0.05\% of FSR max ( 10 Bit ) | * |  |
| Nonlinearity Tempco | 2ppm of FSR/ ${ }^{\circ} \mathrm{C}$ max | * | $-10 \mathrm{~V} \leqslant \mathrm{~V}_{\text {REF }} \leqslant+10 \mathrm{~V}$ |
| Gain Error ${ }^{2}$ | 0.3\% of FSR typ | * | $-10 \mathrm{~V} \leqslant \mathrm{~V}_{\text {REF }} \leqslant+10 \mathrm{~V}$ |
| $\begin{array}{ll}\text { Gain Error Tempco } \\ \text { Output Leakage Current } & 10 \mathrm{ppm} \text { of FSR/ C max }\end{array}$ |  |  |  |
| Output Leakage Current (either output) | 200 nA max | * | Over specified temperature range |
| Power Supply Rejection (See Figure 6) | 50ppm of FSR $\% /{ }^{\circ} \mathrm{C}$ typ | * | . |
| AC ACCURACY |  |  | To 0.05\% of FSR |
| Output Current Settling Time (See Figure 10) | 500ns typ | * | All digital inputs low to high and high to low |
| Feedthrough Error (See Figure 9) | 10 mV p-p max | * | $\mathrm{V}_{\mathrm{REF}}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, 100 \mathrm{kHz}$ <br> All digital inputs low |
| REFERENCE INPUT |  |  |  |
| Input Resistance ${ }^{3}$ | $5 \mathrm{k} \Omega \mathrm{min}$ | * |  |
|  | $10 \mathrm{k} \Omega$ typ |  |  |
|  | $20 \mathrm{k} \Omega$ max | * |  |
| ANALOG OUTPUT |  |  |  |
| Output Capacitance $\mathrm{I}_{\text {OUT1 }}$ | 120pF typ | * | All digital inputs high |
| (See Figure 8) ${ }^{\text {OUUT2 }}$ | 37 pF typ | * | All digital inputs high |
| I | 37 pF typ | * | All digital inputs low |
| I OUT2 | 120pF typ | * | All digital inputs low |
| Output Noise (both outputs) <br> (See Figure 7) | Equivalent to $10 \mathrm{k} \Omega$ typ Johnson noise | * |  |
| DIGITAL INPUTS ${ }^{4}$ |  |  |  |
| Low State Threshold | 0.8 V max | * | Over specified temperature range |
| High State Threshold | 2.4 V min | * | Over specified temperature range |
| Input Current (low to high state) | $1 \mu \mathrm{~A}$ typ | * | Over specified temperature range |
| Input Coding | Binary | * | See Tables 1 \& 2 under Applications |
| POWER REQUIREMENTS |  |  |  |
| Power Supply Voltage Range | +5 V to +15 V | * |  |
| $\mathrm{I}_{\mathrm{DD}}$ | 5 nA typ | * | All digital inputs at GND |
|  | 2 mA max | * | All digital inputs high or low |
| Total Dissipation (Including ladder) | 20mW typ | * |  |

## NOTES:

${ }^{1}$ Full scale range (FSR) is 10 V for unipolar mode and $\pm 10 \mathrm{~V}$ for bipolar mode.
${ }^{2}$ Using the internal R $_{\text {FEEDBACK }}$
${ }^{3}$ Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
${ }^{4}$ Ladder and feedback resistor tempco is approximately $-150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted)
$\mathrm{V}_{\mathrm{DD}}$ (to GND)
$\mathrm{V}_{\text {REF }}$ (to GND). . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
Digital Input Voltage Range . . . . . . . . . . . . . . V $\mathrm{VDD}_{\text {D }}$ to GND
Output Voltage (Pin 1, Pin 2) . . . . . . . . . -100 mV to $\mathrm{V}_{\mathrm{DD}}$
Power Dissipation (package)

$$
\text { up to }+75^{\circ} \mathrm{C} . . . . . . . . . . . . . . . . . . . . . . . . . . . .450 \mathrm{~mW}
$$

derates above $+75^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . . . . . $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Operating Temperature
JN, KN, LN Versions . . . . . . . . . . . . . . . . . . 0 to $+70^{\circ} \mathrm{C}$
JD, KD, LD Versions . . . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
SD, TD, UD Versions. . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## CAUTION:

1. Do not apply voltages higher than $\mathrm{V}_{\mathrm{DD}}$ or less than GND potential on any terminal except $V_{\text {REF }}$.
2. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

TYPICAL PERFORMANCE CURVES
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+15 \mathrm{~V}$ unless otherwise noted


Figure 1. Supply Current vs. Supply Voltage


Figure 2. Supply Current vs. Temperature


Figure 3. Output Current Bandwidth


Figure 4. Output Current Settling Time vs. Digital Input Voltage

## TEST CIRCUITS

Note: The following test circuits apply for the AD7520. Similar circuits can be used for the AD7521.

## DC PARAMETERS



Figure 5. Nonlinearity


Figure 6. Power Supply Rejection

## AC PARAMETERS



Figure 7. Noise


Figure 8. Output Capacitance


Figure 9. Feedthrough Error


Figure 10. Output Current Settling Time

## TERMINOLOGY

RESOLUTION: Value of the LSB. For example, a unipolar converter with $n$ bits has a resolution of $\left(2^{-n}\right)\left(V_{\text {REF }}\right)$. A bipolar converter of $n$ bits has a resolution of [2-(n-1)] [ $\mathrm{V}_{\mathrm{REF}}$ ]. Resolution in no way implies linearity.

SETTLING TIME: Time required for the output function of the DAC to settle to within $1 / 2$ LSB for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN: Ratio of the DAC's operational amplifier output voltage to the input voltage.

FEEDTHROUGH ERROR: Error caused by capacitive coupling from $V_{\text {REF }}$ to output with all switches OFF.

OUTPUT CAPACITANCE: Capacity from $\mathrm{I}_{\text {OUT1 }}$ and $\mathrm{I}_{\text {OUT2 }}$ terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on IOUT1 terminal with all digital inputs LOW or on $\mathrm{I}_{\text {OUT2 }}$ terminal when all inputs are HIGH.

## CIRCUIT DESCRIPTION

## GENERAL CIRCUIT INFORMATION

The AD7520 (AD7521), a 10-bit (12-bit) multiplying D/A converter, consists of a highly stable thin film R-2R ladder and ten (twelve) CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.
The simplified D/A circuit is shown in Figure 11. An inverted $R-2 R$ ladder structure is used - that is, the binarily weighted currents are switched between the $\mathrm{I}_{\text {OUT1 }}$ and $\mathrm{I}_{\mathrm{OUT} 2}$ bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.

(Switches shown for Inputs "High")
Figure 11. AD7520 (AD7521) Functional Diagram

One of the CMOS current switches is shown in Figure 12. The geometries of devices 1,2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4, 5, 6 and 7 ) which in turn drive the two output N-channels. The "ON" resistances of the first six switches are binarily scaled so the voltage drop across each switch is the same. For example, switch-1 of Figure 12 was designed for an "ON" resistance of 20 ohms, switch-2 of 40 ohms and so on. For a 10 V reference input, the current through switch 1 is 0.5 mA , the current through switch 2 is 0.25 mA , and so on, thus maintaining a constant 10 mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.



Figure 13. AD7520 (AD7521) Equivalent CircuitAll Digital Inputs Low

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 13 and 14. In Figure 13 with all digital inputs low, the reference current is switched to $\mathrm{I}_{\text {OUT2 }}$. The current source $I_{\text {LEAKAGE }}$ is composed of surface and junction leakages to the substrate while the $\frac{\mathrm{I}}{1024}\left(\frac{\mathrm{I}}{4096}\right)$ current source represents a constant 1 -bit current drain through the termination resistor on the $\mathrm{R}-2 \mathrm{R}$ ladder. The "ON" capacitance of the output N channel switch is 120 pF , as shown on the IOUT2 terminal. The "OFF" switch capacitance is 37 pF , as shown on the $\mathrm{I}_{\text {OUT1 }}$ terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 14 is similar to Figure 13; however, the "ON" switches are now on terminal $\mathrm{I}_{\text {OUT1 }}$, hence the 120 pF at that terminal.


Figure 14. AD7520 (AD7521) Equivalent CircuitAll Digital Inputs High

Figure 12. CMOS Switch

## APPLICATIONS

## UNIPOLAR BINARY OPERATION

Figure 15 shows the circuit connections required for unipolar operation using the AD7520. Since VREF can assume either positive or negative values, the circuit is also capable of 2 -quadrant multiplication. The input code/output range table for unipolar binary operation is shown in Table 1.


Figure 15. Unipolar Binary Operation (2-Quadrant Multiplication)
(Note: Protection Schottky not required with TRIFET output amplifier such as AD542 or AD544).

## Zero Offset Adjustment

1. Tie all digital inputs to the AD7520 (AD7521) to GND potential.
2. Adjust the offset trimpot on the output operational amplifier for $0 \mathrm{~V} \pm 1 \mathrm{mV}$ at $\mathrm{V}_{\text {OUT }}$.

## Gain Adjustment

1. Tie all digital inputs to the AD7520 (AD7521) to the +15 V supply.
2. To increase VOUT, place a resistor R in series with the amplifier output terminal and RFEEDBACK of the AD7520 (AD7521) ( $\mathrm{R}=0$ to $500 \Omega$ )
3. To decrease $\mathrm{V}_{\text {OUT }}$, place a resistor R in series with $\mathrm{V}_{\mathrm{REF}}$. ( $\mathrm{R}=0$ to $500 \Omega$ )

| DIGITAL INPUT | ANALOG OUTPUT |
| :--- | :--- |
| 1111111111 | $-\mathrm{V}_{\text {REF }}\left(1-2^{-10}\right)$ |
| 1000000001 | $-\mathrm{V}_{\text {REF }}\left(1 / 2+2^{-10}\right)$ |
| 1000000000 | $\frac{-\mathrm{V}_{\text {REF }}}{2}$ |
| 0111111111 | $-\mathrm{V}_{\text {REF }}\left(1 / 2-2^{-10}\right)$ |
| 0000000001 | $-\mathrm{V}_{\text {REF }}\left(2^{-10}\right)$ |
| 0000000000 | 0 |
| NOTE: 1 LSB $=2^{-10} \mathrm{~V}_{\text {REF }}$ |  |

Table 1. Code Table - Unipolar Binary Operation

## BIPOLAR (OFFSET BINARY) OPERATION

Figure 16 illustrates the AD7520 connected for bipolar operation. Since the digital input can accept bipolar numbers and $V_{\text {REF }}$ can accept a bipolar analog input, the circuit can perform a 4-quadrant multiplying function. Input coding is offset binary (modified 2's complement) as shown in Table 2.

| DIGITAL INPUT |
| :--- |
| 1111111111 |
| 1000000001 |
| 1000000000 |
| 0111111111 |
| 0000000001 |
| 0000000000 |
| NOTE: 1 LSB $=\mathrm{V}_{\text {REF }}\left(1-2^{-9}\left(2^{-9}\right)\right.$ |

## Table 2. Code Table - Bipolar (Offset Binary) Operation

When a switch's control input is a Logical " 1 ", that switch's current is steered to $\mathrm{I}_{\text {OUT1 }}$, forcing the output of amplifier \#1. to

$$
\mathrm{V}_{\text {OUT }}=-\left(\mathrm{l}_{\mathrm{OUT} 1}\right)(10 \mathrm{k})
$$

where 10 k is the value of the feedback resistor.
A Logical " 0 " on the control input steers the switch's current to $\mathrm{I}_{\text {OUT2 }}$, which is terminated into the summing junction of amplifier \#2. Resistors R1 and R2 need not track the internal R-2R circuitry; however, they should closely match each other to insure that the voltage at amplifer \#2's output will force a current into R 2 which is equal in magnitude but opposite in polarity to the current at $\mathrm{I}_{\mathrm{OUT} 2}$. This creates a push-pull effect which halves the resolution but doubles the output range for changes in the digital input.

With the MSB a Logic " 1 " and all other bits a Logic " 0 ", a $1 / 2$ LSB difference current exists between $\mathrm{I}_{\text {OUT1 }}$ and $\mathrm{I}_{\text {OUT2 }}$, creating an offset of $1 / 2$ LSB. To shift the transfer curve to zero, resistor R-9 is used to sum $1 / 2$ LSB of current into the $\mathrm{I}_{\text {OUT2 }}$ terminal.

## Offset Adjustment

1. Make $\mathrm{V}_{\mathrm{REF}}$ approximately +10 V .
2. Tie all digital inputs to +15 V (Logic " 1 ").
3. Adjust amplifier $\# 2$ offset trimpot for $0 \mathrm{~V} \pm 1 \mathrm{mV}$ at amplifier \#2 output.
4. Tie MSB (Bit 1 ) to +15 V , all other bits to ground.
5. Adjust amplifier $\# 1$ offset trimpot for $0 \mathrm{~V} \pm 1 \mathrm{mV}$ at $V_{\text {OUT }}$.

## Gain Adjustment

Gain adjustment is the same as for unipolar operation.


Figure 16. Bipolar Operation (4-Quadrant Multiplication)
(Note: Protection Schottky not required with TRIFET output amplifier such as AD542 or AD544).

## DYNAMIC PERFORMANCE CHARACTERISTICS

The following circuits and associated waveforms illustrate the dynamic performance which can be expected using some
: commonly available IC amplifiers. All settling times are to $0.05 \%$ of 10 V .

AD741J
Small Signal Bandwidth: 180 kHz
Settling Time: $\quad 20 \mu \mathrm{~s}$


Figure 17. DAC Circuit Using AD741J


Figure 18. Output Waveform

## AD518K

Small Signal Bandwidth: 1.0 MHz
Settling Time: $\quad 6.0 \mu \mathrm{~s}$


Figure 19. DAC Circuit Using AD518K


Figure 20. Output Waveform

AD505J
Small Signal Bandwidth: $\quad 1.0 \mathrm{MHz}$
Settling Time: $\quad 2.5 \mu \mathrm{~s}$


Figure 21. DAC Circuit Using AD505J


Figure 22. Output Waveform

AD509K
Small Signal Bandwidth: $\quad 1.6 \mathrm{MHz}$
Settling Time: $\quad 2.0 \mu \mathrm{~s}$


Figure 23. DAC Circuit Using AD509K


Figure 24. Output Waveform

## ANALOG/DIGITAL DIVISION

With the AD7520 connected in its normal multiplying configuration as shown in Figure 15, the transfer function is

$$
\mathrm{V}_{0}=-\mathrm{V}_{\mathrm{IN}}\left(\frac{\mathrm{~A}_{1}}{2^{1}}+\frac{\mathrm{A}_{2}}{2^{2}}+\frac{\mathrm{A}_{3}}{2^{3}}+\cdots \cdot \frac{\mathrm{A}_{\mathrm{n}}}{2^{\mathrm{n}}}\right)
$$

where the coefficients $\mathrm{A}_{\mathrm{X}}$ assume a value of 1 for an ON bit and 0 for an OFF bit.

By connecting the DAC in the feedback of an operational amplifier, as shown in Figure 25, the transfer function becomes

$$
\mathrm{V}_{0}=\left(\frac{-\mathrm{V}_{\mathrm{IN}}}{\frac{\mathrm{~A}_{1}}{2^{1}}+\frac{\mathrm{A}_{2}}{2^{2}}+\frac{\mathrm{A}_{3}}{2^{3}}+\cdots \cdot \frac{\mathrm{A}_{\mathrm{n}}}{2^{\mathrm{n}}}}\right)
$$

This is division of an analog variable ( $\mathrm{V}_{\mathrm{IN}}$ ) by a digital word. With all bits off, the amplifier saturates to its bound, since division by zero isn't defined. With the LSB (Bit 10) ON, the gain is 1024 . With all bits ON, the gain is 1 ( $\pm 1$ LSB).


Figure 25. Analog/Digital Divider
BONDING DIAGRAMS
Dimensions shown in inches and (mm).

AD7520


AD7521


OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

AD7520
16 PIN CERAMIC DIP


LEAD NO. 1 IDENTIFIED bY DOT OR NOTCH
LEADS ARE GOLD PLATED (50 MICROINCHES MIN) KOVAR OR ALLOY 42
16 PIN PLASTIC DIP


AD7521
18 PIN CERAMIC DIP


18 PIN PLASTIC DIP


## FEATURES

## 10-Bit Resolution

8-, 9- \& 10-Bit Linearity Microprocessor Compatible
Double Buffered Inputs
Serial or Parallel Loading DTL/TTL/CMOS Direct Interface Nonlinearity Tempco: 2ppm of FSR/ ${ }^{\circ} \mathrm{C}$
Gain Tempco: 10ppm of FSR/ ${ }^{\circ} \mathrm{C}$
Very Low Power Dissipation
Very Low Feedthrough


FUNCTIONAL DIAGRAM

PIN CONFIGURATION


Suffix "D": Ceramic DIP Package

Suffix " $N$ ": Plastic DIP Package

| PARAMETER |  | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ | OVER SPECIFIED TEMP. RANGE | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |  |
| Resolution | All | 10 Bits min | 10 Bits min | $\overline{\text { SC8 }}=$ " 1 " |
| Nonlinearity | AD7522J | $\pm 0.2 \%$ FSR max |  | $\}-10 \mathrm{~V} \leqslant \mathrm{~V}_{P E F} \leqslant+10 \mathrm{~V}$ |
|  | AD7522S | $\pm 0.2 \%$ FSR max | $\pm 0.2 \%$ FSR max |  |
|  | AD7522K | $\pm 0.1 \%$ FSR max |  |  |
|  | AD7522T | $\pm 0.1 \%$ FSR max | $\pm 0.1 \%$ FSR max |  |
|  | AD7522L | $\pm 0.05 \%$ FSR max |  |  |
|  | AD7522U | $\pm 0.05 \%$ FSR max | $\pm 0.05 \%$ FSR max |  |
| Nonlinearity Tempco ${ }^{1}$ | AD7522J,K,L | $\pm 1 \mathrm{ppm}$ FSR $/{ }^{\circ} \mathrm{C}$ typ | $\pm 2 \mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ max | $\underline{-10 V} \leqslant \mathrm{~V}_{\mathrm{REF}} \leqslant+10 \mathrm{~V}$ |
|  | AD7522S,T,U |  | $\pm 2 \mathrm{ppm}$ FSR $/{ }^{\circ} \mathrm{C}$ max |  |
| Gain Error | AD7522J,K,L | $\pm 0.3 \%$ Reading typ |  | $J$ |
| Gain Error Tempco ${ }^{1}$ | AD7522J,K,L | $\pm 5 \mathrm{ppm}$ of Reading $/^{\circ} \mathrm{C}$ typ | $\pm 10 \mathrm{ppm}$ of Reading $/^{\circ} \mathrm{C}$ max $\pm 10 \mathrm{ppm}$ of Reading $/^{\circ} \mathrm{C}$ max |  |
|  | AD7522S,T,U |  |  |  |
| Output Leakage Current at $\mathrm{I}_{\text {OUT1 }}$ or $\mathrm{I}_{\text {OUT2 }}$ | All |  | 200 nA max | $\mathrm{I}_{\text {OUT1 }}$ : DB0 through DB9 $=0$ $\mathrm{I}_{\text {OUT2 }}$ : DB0 through DB9 $=1$ |
| Power Supply Rejection | AD7522J,K,L | 50ppm of Reading/\% typ |  |  |
| AC ACCURACY |  |  |  |  |
| Feedthrough Error ${ }^{1}$ | All | 1 mV p-p typ, 10 mV p-p max |  | $\mathrm{V}_{\text {REF }}=20 \mathrm{~V}$ p-p; 10 kHz |
| Output Current | AD7522J,K,L | 500ns typ |  | To 0.05\% of FSR for a FSR Step. |
| Settling Time |  |  |  | HBS and LBS Low to High |
| REFERENCE INPUT |  |  |  |  |
| Input Resistance | All | $5 \mathrm{k} \Omega$ min | $20 \mathrm{k} \Omega$ max |  |
| ANALOG OUTPUT |  |  |  |  |
| Output Capacitance |  |  |  |  |
| Couti | AD7522J,K,L | 120pF typ |  | All Data Input High |
| $\mathrm{C}_{\text {OUT2 }}$ | AD7522J,K,L | 40 pF typ |  | \} All Data Input High |
| ${ }^{\text {Cout1 }}$ | AD7522J,K,L | 40 pF typ |  | \} All Data Inputs Low |
| $\mathrm{C}_{\text {OUT2 }}$ | AD7522J,K,L | 120pF typ |  | $\}$ All Data Inputs Low |
| DIGITAL INPUTS |  |  |  |  |
| Low State Threshold | All | 0.8 V max | 0,8V max | $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ |
|  | All | 1.5 V max | 1.5 V max | $\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ |
| High State Threshold | All | 2.4 V min | 2.4 V min | $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ |
|  | All | 13.5 V min | 13.5 V min | $\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ |
| Input Current | AD7522J,K,L | $1 \mu \mathrm{~A}$ typ |  |  |
| LDAC Pulse Width ${ }^{1}$ | All | 500 ns min | 500ns min | LDAC: 0 to +3 V |
| HBS, LBS Pulse Width ${ }^{1}$ | All | 500 ns min | 500 ns min | HBS, LBS: 0 to +3 V |
| Serial Clock Frequency ${ }^{1 /}$ | All | 1 MHz max | 1 MHz max |  |
| HBS, LBS Data Set Up ${ }^{2}$ | All | 250ns min | 250ns min |  |
| Data Hold Time ${ }^{3}$ | All | 500ns min, 200ns typ | 500 ns min |  |
| POWER REQUIREMENTS |  |  |  |  |
| ${ }^{\text {d }}$ D | All | 2 mA max |  | \} In Quiescent State |
| ${ }^{\text {l }} \mathrm{CC}$ | All | 2 mA max |  |  |

## Notes

${ }^{1}$ Guaranteed by design. Not tested.
${ }^{2}$ Data setup time is the minimum amount of time required for DB0-DB9 to be stable prior to strobing HBS, LBS.
${ }^{3}$ Data hold time is the minimum amount of time required for DB0 - DB9 to be stable after strobing HBS, LBS.
Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS
$\mathrm{V}_{\text {REF }}$ to GND. ..... $\pm 25 \mathrm{~V}$
$V_{D D}$ to GND ..... $+17 \mathrm{~V}$
$V_{C C}$ to GND. ..... $+17 \mathrm{~V}$
$\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{DD}}$ ..... $+0.4 \mathrm{~V}$
$\mathrm{I}_{\text {OUT1 }}$, I OUT2 ..... -0.3 V to $\mathrm{V}_{\mathrm{DD}}$
Operating Temperature
JN, KN, LN versions . . 0 to $+70^{\circ} \mathrm{C}$
JD, KD, LD versions ..... $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
SD, TD, UD versions ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Power Dissipation (Package)
Up to $+50^{\circ} \mathrm{C}$ :
Plastic (Suffix N). ..... 1200 mW
Ceramic (Suffix D) ..... 1000 mW
Derate Above $+50^{\circ} \mathrm{C}$ by
Plastic (Suffix N). ..... $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Ceramic (Suffix D) ..... $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Digital Input Voltage Range ..... $V_{D D}$ to GND

## CAUTION:

1. Do not apply voltages higher than $\mathrm{V}_{\mathrm{CC}}$ to SRO .
2. Do not apply voltages higher than $\mathrm{V}_{\mathrm{DD}}$ or less than GND to any other input/output terminal except $\mathrm{V}_{\mathrm{REF}}, \mathrm{R}_{\mathrm{FB} 1}$ or $\mathrm{R}_{\mathrm{FB} 2}$.
3. The digital control inputs are zener protected, however permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.
4. $V_{C C}$ should never exceed $V_{D D}$ by more than 0.4 V , especially during power ON or OFF sequencing.

## TERMINOLOGY

## RESOLUTION

Value of the LSB. For example, a unipolar n-bit converter has a resolution of ( $2^{-n}$ ) ( $V_{\text {REF }}$ ). A bipolar $n$-bit converter has a resolution of $\left[2^{-(n-1)}\right]\left[V_{\text {REF }}\right]$. Resolution in no way implies linearity.

## GAIN

The "gain" of a converter is that analog scale factor setting that establishes the nominal conversion relationship, e.g., 10 V full scale. It is a linear error which can be externally adjusted (see gain adjustment on next page).

## OUTPUT LEAKAGE CURRENT

Current which appears on the OUT1 terminal when the DAC register is loaded with all " 0 's" or on the OUT2 terminal when the DAC register is loaded with all " 1 's."

## DAC CIRCUIT DESCRIPTION

## GENERAL CIRCUIT INFORMATION

The AD7522's DAC functional block consists of a highly stable Silicon Chromium thin film R-2R ladder, and ten SPDT N-channel current steering switches. Most applications require the addition of only an output operational amplifier and a voltage or current reference.
The simplified D/A circuit is shown in Figure 1. An inverted $R-2 R$ ladder structure is used - that is, the binarily weighted currents are switched between the $\mathrm{I}_{\text {OUT } 1}$ and $\mathrm{I}_{\text {OUT } 2}$ bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


Figure 1. DAC Functional Diagram

## EQUIVALENT CIRCUIT

The DAC equivalent circuit is shown in Figure 2. The current source $I_{\text {LEAKAGE }}$ is composed of surface and junction leakages to the substrate, while the $I_{\text {REF }} / 1024$ current source represents the 1 LSB of current lost through the ladder termination resistor to ground. The $\mathrm{C}_{\text {OUT1 }}$ and $\mathrm{C}_{\text {OUT2 }}$ output capacitances are as shown when the DAC latches feed the DAC with all " 1 's." If the DAC latches are loaded with all " 0 's," C CUT1 is 37 pF , while C CUT2 is 120 pF . In addition, $\mathrm{C}_{\mathrm{SD}}$ is shunted by 10 ohms, and the 10 ohm $\mathrm{R}_{\mathrm{ON}}$ in $\mathrm{I}_{\mathrm{OUT} 1}$ is replaced by a $\mathrm{C}_{\mathrm{SD}}$ of 10 pF . When fast amplifiers are used, it will be necessary to provide phase compensation (in the form of feedback capacitance) to cancel the pole formed by $\mathrm{R}_{\text {FEEDBACK }}$ and COUT if stability is to be maintained.


Figure 2. Equivalent Circuit (Shown for all Digital Inputs High)

## PIN FUNCTION DESCRIPTION

| 1 | $V_{\text {DD }}$ | +15V (nominal) Main Supply. |
| :---: | :---: | :---: |
| 2 | LDTR | R-2R Ladder Termination Resistor. Normally grounded for unipolar operation or terminated at $\mathrm{l}_{\text {OUT } 2}$ for bipolar operation. |
| 3 | $\mathrm{V}_{\text {REF }}$ | Reference Voltage Input. Since the AD7522 is a multiplying DAC, $\mathrm{V}_{\text {REF }}$ may vary over the range of $\pm 10 \mathrm{~V}$. |
| 4 | RFB2 | $\mathrm{R}_{\text {FEEDBACK }} \div \mathbf{2}$; gives full scale equal to $\mathrm{V}_{\text {REF }} / \mathbf{2}$. |
| 5 | RFB1 | $\mathrm{R}_{\text {FEEDBACK }}$, used for normal unity gain (at full scale) D/A conversion. |
| 6 | lout1 | DAC Current OUT1 Bus. Normally terminated at virtual ground of output amplifier. |
| 7 | ${ }^{\text {OUT2 }}$ | DAC Current OUT2 Bus, terminated at ground for unipolar operation, or virtual ground of op amp for bipolar operation. |
| 8 | AGND | Analog Ground. Back gate of DAC N-channel SPDT current steering switches. |
| 9 | SRO | Serial Output. An auxiliary output for recovering data in the input buffer. |
| 10 | DB9 | Data Bit 9. Most significant parallel data input. |
| 11 | DB8 | Data Bit 8. |
| 12 | DB7 | Data Bit 7. |
| 13 | DB6 | Data Bit 6. |
| 14 | DB5 Note 1 | Data Bit 5. |
| 15 | DB4 | Data Bit 4. |
| 16 | DB3 | Data Bit 3. |
| 17 | DB2 | Data Bit 2. |
| 18 | DB1 | Data Bit 1. |
| 19 | DB0 | Data Bit 0. Least significant parallel data input. |
| 20 | $\overline{\mathrm{SC} 8}$ | 8-Bit Short Cycle Control. When in serial mode, if $\overline{\operatorname{SC} 8}$ is held to Logic " 0 ", the two least significant input latches in the input buffer are bypassed to provide proper serial loading of 8 -bit serial words. If $\overline{\mathrm{SC} 8}$ is held to Logic " 1 ", the AD7522 will accept a 10-bit serial word. <br> Data bits 0 (LSB) and DB1 are in a parallel load mode when $\overline{\mathrm{SC} 8}=0$ and should be tied to a logic low state to prevent false data from being loaded. |
| 21 | SPC | Serial/Parallel Control. If SPC is a Logic " 0 ", the AD7522 will load parallel data appearing on DB0 through DB9 into the input buffer when the appropriate strobe inputs are exercised (see HBS and LBS). <br> If SPC is a Logic " 1 ", the AD7522 will load serial data appearing on Pin 26 into the input buffers. Each serial data bit must be "strobed" into the buffer with the HBS and LBS. |
| 22 | LDAC | Load DAC: When LDAC is a Logic " 0 ", the AD7522 is in the "hold" mode, and digital activity in the input buffer is locked out. When LDAC is a Logic " 1 ", the AD7522 is in the "load" mode, and data in the input buffer loads the DAC register. |
| 23 | NC | No Connection. |
| 24 | LBS | Low Byte Strobe. When in "parallel load" mode ( $\mathrm{SPC}=0$ ), parallel data appearing on the DB0 (LSB) through DB7 inputs will be "clocked" into the input buffer on the positive going edge of the LBS. <br> When in "serial load" mode (SPC = 1), serial data bits appearing at the serial input terminal, Pin 26, will be "clocked" into the input buffer on the positive going edge of HBS and LBS. (HBS and LBS must be clocked simultaneously when in "serial load" mode.) |
| 25 | HBS | High Byte Strobe. When in "parallel load" mode ( $\mathrm{SPC}=0$ ), parallel data appearing on the DB9 (MSB) and DB8 data inputs will be "clocked" into the input buffer on the positive going, edge of HBS. <br> When in "serial load" mode ( $\mathrm{SPC}=1$ ), serial data bits appearing at the serial input terminal, Pin 26 , will be "clocked" into the input buffer on the positive going edges of HBS and LBS. (HBS and LBS must be clocked simultaneously when in "serial load" mode.) |
| 26 | SRI | Serial Input. |
| 27 | $\mathrm{V}_{\mathbf{C C}}$ | Logic Supply. If +5 V is applied, all digital inputs/outputs are TTL compatible. If +10 V to +15 V is applied, digital inputs/outputs are CMOS compatible. |
| 28 | DGND | Digital Ground |
| Not | 1: Logic " 1 " ap | lied to a data bit steers that bit's current to the I ${ }_{\text {OUT }}{ }^{1}$ terminal. |

## APPLICATIONS

(Note: Protection Schottky CR3 in Figure 3 and CR3, CR4 in Figure 4 are not required when using TRI-FET amps such as the AD542 or AD544).

## UNIPOLAR OPERATION

Figure 3 shows the analog circuit connections required for unipolar operation. The input code/output voltage relationship is shown in Table 1.

## Zero Offset Adjustment

1. Adjust the op amp's offset potentiometer for $<1 \mathrm{mV}$ on the amplifier junction. (Each millivolt of amplifier $\mathrm{V}_{\mathrm{OS}}$ causes $\pm 0.66 \mathrm{mV}$ of differential nonlinearity which adds to the ladder nonlinearity.)

## Gain Adjustment

1. Set R1 and R2 to $0 \Omega$. Load the DAC register with all "1's."
2. If analog out is greater than $-\mathrm{V}_{\mathrm{REF}}$, increase R 1 for required full scale output. If analog out is less than $-\mathrm{V}_{\mathrm{REF}}$, increase $\mathbf{R} 2$ for required full scale output.


Figure 3. Unipolar Binary Operation (2-Quadrant Multiplication)

| DIGITAL INPUT | ANALOG OUTPUT |
| :---: | :---: |
| 1111111111 | $-\mathrm{V}_{\text {REF }}\left(1-2^{-10}\right)$ |
| 1000000001 | $-\mathrm{V}_{\text {REF }}\left(1 / 2+2^{-10}\right)$ |
| 1000000000 | $-\mathrm{V}_{\text {REF }} / 2$ |
| 0111111111 | $-\mathrm{V}_{\text {REF }}\left(1 / 2-2^{-10}\right)$ |
| 0000000001 | $-\mathrm{V}_{\text {REF }}\left(2^{-10}\right)$ |
| 0000000000 | 0 |

## Table 1. Unipolar Code Table

## BIPOLAR OPERATION

Figure 4 shows the analog circuit connections required for bipolar operation. The input code/output voltage relationship is shown in Table 2.

## Zero Offset Adjustment

1. Adjust the offset potentiometer of amplifier A1 and A2 for $<1 \mathrm{mV}$ on the respective summing junctions. If the analog out for code 1000000000 is not zero, sum current into or out of the summing junction of A 1 for 0 V at analog out.


Figure 4. Bipolar Operation

## Gain Adjustment

1. Load the DAC register with all " 0 's." Set R1 and R2 to $0 \Omega$.
2. If analog out is greater than $+V_{\text {REF }}$, increase $R 2$ until it reads precisely $+\mathrm{V}_{\mathrm{REF}}$. If analog out is less than $+\mathrm{V}_{\mathrm{REF}}$, increase R 1 until it reads precisely $\mathrm{V}_{\mathrm{REF}}$.

| DIGITAL INPUT | ANALOG OUTPUT |
| :---: | :---: |
| 1111111111 | $-V_{\text {REF }}\left(1-2^{-9}\right)$ |
| 1000000001 | $-\mathrm{V}_{\text {REF }}\left(2^{-9}\right)$ |
| 1000000000 | 0 |
| 0111111111 | $\mathrm{V}_{\text {REF }}\left(2^{-9}\right)$ |
| 0000000001 | $\mathrm{V}_{\text {REF }}\left(1-2^{-9}\right)$ |
| 0000000000 | $\mathrm{V}_{\text {REF }}$ |

Table 2. Bipolar Code Table

## SINGLE BYTE PARALLEL LOADING

Figure 5 illustrates the logic connections for loading single byte parallel data into the input buffer. DBO should be grounded on " $K$ " and " $T$ " versions, and DB0 and DB1 should be grounded on " J " and " S " versions for monotonic operation of the DAC. DB9 is always the MSB, whether 8 -bit, 9 -bit, or 10 -bit linear AD7522's are used.


Figure 5. Single Byte Parallel Loading
When data is stable on the parallel inputs (DB0-DB9), it can be transferred into the input buffer on the positive edge of the strobe pulse.
Data is transferred from the input buffer to the DAC register when LDAC is a Logic " 1 ." LDAC is a level-actuated (versus edge-triggered) function and must be held "high" at least $0.5 \mu \mathrm{~s}$ for data transfer to occur.

## TWO BYTE PARALLEL LOADING

Figures 6 and 7 show the logic connections and timing requirements for interfacing the AD7522 to an 8-bit data bus for two byte loading of a 10 -bit word.


Figure 6. Two Byte Parallel Loading


Figure 7. Timing Diagram
First, the least significant data byte (DB0 through DB7) is loaded into the input buffer on the positive edge of LBS. Subsequently, the data bus is used for status indication and
instruction fetching by the CPU. When the most significant data byte (DB8 and DB9) is available on the bus, the input buffer is loaded on the positive edge of HBS. The DAC register updates to the new 10 -bit word when LDAC is "high." LDAC may be exercised coincident with, or at any time after HBS loads the second byte of data into the input buffer.

## SERIAL LOADING

Figure 8 and Figure 9 show the connections and timing diagram for serial loading.
To load a 10 -bit word $(\overline{\mathrm{SC} 8}=1$ ), HBS and LBS must be strobed simultaneously with exactly 10 positive edges to clock the serial data into the input buffer. For 8 -bit words $(\mathrm{SC} 8=0)$, only 8 positive edges are required.


Figure 8. Serial 8- and 10-Bit Loading (Analog Outputs Not Shown for Clarity)


Figure 9. Timing Diagram for Serial 8- and 10-Bit Loading

## APPLICATION HINTS

1. CR1 and CR2 on Figures 3 and 4 protect the AD7522 against latch-up $V_{C C}$ exceeds $V_{D D}$, and may be omitted if $V_{D D}$ and $V_{C C}$ are driven from the same voltage.
2. Diodes CR3 on Figure 3 and CR3 and CR4 on Figure 4 clamp the amplifier junction to -300 mV if they attempt to swing negative during power up or power down. The input structures of some high-speed op amps can supply substantial current under the transient conditions encountered during power sequencing. It is recommended that the PC layout be able to accommodate the diodes.
3. Fast op amps will require phase compensation for stability due to the pole formed by COUT1 or COUT2 and RFEEDBACK.
4. During serial loading, all data inputs (DB0 through BD9), should be grounded.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 28 PIN CERAMIC DIP



## 28 PIN PLASTIC DIP



## FEATURES

Low Cost
Fast Settling: 100ns
Low Power Dissipation
Low Feedthrough: $1 / 2$ LSB @ 200 kHz
Full Four-Quadrant Multiplying

## APPLICATIONS

## Battery Operated Equipment

Low Power, Ratiometric A/D Converters
Digitally Controlled Gain Circuits
Digitally Controlled Attenuators
CRT Character Generation
Low Noise Audio Gain Control

## GENERAL DESCRIPTION

The AD7523 is a low cost, monolithic multiplying digital-toanalog converter packaged in a $16-$ pin DIP. The device uses an advanced monolithic, thin-film-on-CMOS technology to provide 8 -bit resolution with accuracy to 10 -bits and very low power dissipation.
The AD7523's excellent multiplying characteristics and low cost allow it to be used in a wide ranging field of applications such as: low noise audio gain control, CRT character generation, motor speed control, digitally controlled attenuators, etc.

## ORDERING INFORMATION

| Model | Linearity | Package | Operating <br> Temperature Range |
| :--- | :--- | :--- | :--- |
| AD7523JN | $\pm 1 / 2 \mathrm{LSB}$ | 16 pin | 0 to $+70^{\circ} \mathrm{C}$ |
| AD7523KN | $\pm 1 / 4 \mathrm{LSB}$ | 16 pin | 0 |
| AD7523LN | $\pm 1 / 8 \mathrm{LSB}$ | Plastic |  |
| AD7523AD | $\pm 1 / 2 \mathrm{LSB}$ |  |  |
| AD7523BD | $\pm 1 / 4 \mathrm{LSB}$ | 16 pin | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD7523CD | $\pm 1 / 8 \mathrm{LSB}$ | Ceramic |  |
| AD7523SD | $\pm 1 / 2 \mathrm{LSB}$ | 16 pin | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Ceramic versions are available $100 \%$ screened to MIL-STD-883
Class B. To order add " $/ 883$ " to part number shown above.
Example: AD7523AD/883B.


FUNCTIONAL DIAGRAM


PIN CONFIGURATION


| PARAMETER | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | TEST CONDITION |
| :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |
| Resolution | 8 Bits min | 8 Bits min |  |
| Nonlinearity ${ }^{1}$ |  |  |  |
| AD7523JN, AD, SD | $\pm 1 / 2$ LSB max ( $\pm 0.2 \%$ FSR max $)$ | $\pm 1 / 2$ LSB max ( $\pm 0.2 \%$ FSR max) | $\mathrm{V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V}$ |
| AD7523KN, BD | $\pm 1 / 4$ LSB max ( $\pm 0.1 \%$ FSR max) | $\pm 1 / 4$ LSB max ( $\pm 0.1 \%$ FSR max ${ }^{\text {m }}$ |  |
| AD7523LN, CD | $\pm 1 / 8 \mathrm{LSB} \max ( \pm 0.05 \%$ FSR max) | $\pm 1 / 8 \mathrm{LSB} \max ( \pm 0.05 \%$ FSR max) |  |
| Monotonicity | Guaranteed over $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  | $\mathrm{V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V}$ |
| Gain Error ${ }^{1,2,3}$ | $-1.5 \%$ of FSR min, +1.5\% of FSR max | $-1.8 \%$ of FSR min, +1.8\% of FSR max | Digital Inputs $=\mathrm{V}_{\text {INH }}$ |
| Power Supply Rejection (Gain) ${ }^{1,2}$ | $0.02 \%$ per \% max | $0.03 \%$ per \% max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+14 \mathrm{~V} \text { to }+15 \mathrm{~V} \\ & \text { Digital Inputs }=\mathrm{V}_{\mathrm{INH}} \end{aligned}$ |
| Output Leakage Current |  |  |  |
| $\mathrm{I}_{\text {OUT1 }}$ (pin 1) | $\pm 50 \mathrm{nA}$ max | $\pm 200 \mathrm{nA}$ max | $\begin{aligned} & \mathrm{V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V}, \mathrm{~V}_{\text {REF }}= \pm 10 \mathrm{~V} \\ & \text { Digital Inputs }=\mathrm{V}_{\text {INL }} \end{aligned}$ |
| $\mathrm{I}_{\text {OUT2 }}(\mathrm{pin} 2)$ | $\pm 50 \mathrm{nA}$ max | $\pm 200 \mathrm{nA}$ max | $\begin{aligned} & \mathrm{V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V}, \mathrm{~V}_{\text {REF }}= \pm 10 \mathrm{~V} \\ & \text { Digital Inputs }=V_{\text {INH }} \end{aligned}$ |
| DYNAMIC PERFORMANCE |  |  |  |
|  |  |  |  |
| Settling Time ${ }^{4}$. | 150ns max | 200ns max |  |
|  |  |  | Digital Inputs $=\mathrm{V}_{\mathrm{INH}}$ to $\mathrm{V}_{\mathrm{INL}}$ or $\mathrm{V}_{\mathrm{INL}}$ to $\mathrm{V}_{\mathrm{INH}}$ |
| Feedthrough Error ${ }^{4}$ | $\pm 1 / 2 \mathrm{LSB}$ max | $\pm 1$ LSB max | Digital Inputs $=\mathrm{V}_{\text {INL }}$ <br> $\mathrm{V}_{\mathrm{REF}}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, 200 \mathrm{kHz}$ sinewave |
| REFERENCE INPUT |  |  |  |
| Input Resistance (pin 15) | $5 \mathrm{k} \Omega \mathrm{min}, 20 \mathrm{k} \Omega$ max |  | $\mathrm{V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V}$ |
| Temperature Coefficient |  | -500ppm $/{ }^{\circ} \mathrm{C}$ max |  |
| ANALOG OUTPUTS ${ }^{4}$ |  |  |  |
| Output Capacitance |  |  |  |
| $\mathrm{C}_{\text {OUT1 }}$ (pin 1) | 100 pF max | 100 pF max | Digital Inputs $=\mathrm{V}_{\text {INH }}$ |
| Cout2 (pin 2) | 30 pF max | 30 pF max |  |
| Cout1 (pin 1) | 30 pF max | $30 \mathrm{pF} \max$ | Digital Inputs $=\mathrm{V}_{\text {INL }}$ |
| CoUT2 (pin 2) | 100 pF max | 100 pF max |  |
| DIGITAL INPUTS |  |  |  |
| Logic Thresholds |  |  |  |
| $V_{\text {INH }}$ | $+14.5 \mathrm{~V} \text { min }$ | $+14.5 \mathrm{~V} \mathrm{~min}$ |  |
| $\mathrm{V}_{\text {INL }}$ | +0.5 V max | +0.5 V max |  |
| Input Leakage Current |  |  |  |
| $\mathrm{I}_{\text {IN }}$ (per input) | $\pm 1 \mu \mathrm{~A}$ max | $\pm 1 \mu \mathrm{~A}$ max | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or +15 V |
| Input Capacitance |  |  |  |
| $\mathrm{C}_{\mathrm{IN}}{ }^{4}$ | 4 pF max | 4 pF max |  |
| Input Coding | Unipolar Binary of Offset Binary (see n | $x$ page) |  |
| POWER REQUIREMENTS |  |  |  |
| $V_{\text {DD }}$ Range | +5 V min, +16 V max | +5 V min, +16 V max | Device Functionality. Accuracy is tested and guaranteed only at |
| $\mathrm{I}_{\text {DD }} \mathrm{S}$ and all /883B versions | $200 \mu \mathrm{~A}$ max | $500 \mu \mathrm{~A}$ max | $\mathrm{V}_{\text {DD }}=+15 \mathrm{~V}$ |
| $\mathrm{I}_{\text {DD }} \mathrm{J}, \mathrm{K}, \mathrm{L}, \mathrm{A}, \mathrm{B}, \mathrm{C}$ versions | $100 \mu \mathrm{~A}$ max | $100 \mu \mathrm{~A}$ max | Digital Inputs $=\mathrm{V}_{\text {INH }}$ or $\mathrm{V}_{\text {INL }}$ |

## NOTES:

${ }^{1}$ FSR is Full Scale Range.
${ }^{2}$ Using internal feedback resistor, Full Scale Range (FSR) is equal to ( $\mathrm{V}_{\text {REF }}-1 \mathrm{LSB}$ ) in the unipolar circuit on the next page.
${ }^{3}$ Max gain change from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {min }}$ or $\mathrm{T}_{\text {max }}$ is $\pm 0.3 \%$ FSR.
${ }^{4}$ Guaranteed by design. Not subject to test.
Specifications subject to change without notice.

## ABSOLUTE MAXIMURA RATINGS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
$\mathrm{V}_{\mathrm{DD}}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . $-0 \mathrm{~V},+17 \mathrm{~V}$
$\mathrm{V}_{\text {REF }}$ to GND. . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
Digital Input Voltage ( $\mathrm{V}_{\text {IN }}$ ) to $\mathrm{GND} . \ldots . \mathrm{I}$. -0.3 V to $\mathrm{V}_{\mathrm{DD}}$


Power Dissipation (package)
To $+70^{\circ} \mathrm{C}$
670 mW
Derate Above $+70^{\circ} \mathrm{C}$ by $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Operating Temperature. . . . . . . . . . . . . . . . . . . 0 to $+70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 seconds) . . . . . . . $+300^{\circ} \mathrm{C}$

## CAUTION:

1. ESD sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
2. Do not apply voltages lower than ground or higher the $V_{D D}$ to any pin except $V_{R E F}$ (pin 15) and $R_{F B}$ (pin 16).
3. The inputs of some IC amplifiers (especially wide bandwidth types) present a low impedance to $\mathrm{V}^{-}$during power-up or power-down sequencing. To prevent the AD7523 OUT1 or OUT2 terminals from exceeding -300 mV (which causes catastrophic substrate current) a Schottky diode (HP5082-2811 or equivalent) is recommended. The diode should be connected between OUT1 (OUT2) and ground as shown in Figure 1 and 2. Protection diodes are not required when using TRI-FET amplifiers such as the AD542 or AD544.

## BASIC OPERATION



Figure 1. Unipolar Binary Operation (2-Quadrant Multiplication)


Figure 2. Bipolar (4-Quadrant) Operation

DIGITAL INPUT ANALOG OUTPUT

| MSB | LSB |
| :--- | :--- |
| 11111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{255}{256}\right)$ |
| 10000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 10000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right)=-\frac{\mathrm{V}_{\text {REF }}}{2}$ |
| 01111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{127}{256}\right)$ |
| 00000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)$ |
| 00000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{0}{256}\right)=0$ |

Note: $1 \mathrm{LSB}=\left(2^{-8}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)=\left(\frac{1}{256}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)$

Table 1. Unipolar Binary Code Table

DIGITAL INPUT ANALOG OUTPUT
MSB LSB

| 11111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)$ |
| :---: | :---: |
| 10000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 10000000 | 0 |
| 01111111 | $+\mathrm{V}_{\mathrm{REF}}\left(\frac{1}{128}\right)$ |
| 00000001 | $+\mathrm{V}_{\mathrm{REF}}\left(\frac{127}{128}\right)$ |
| 00000000 | $+\mathrm{V}_{\text {REF }}\left(\frac{128}{128}\right)$ |

Note: $1 \mathrm{LSB}=\left(2^{-7}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)=\left(\frac{1}{128}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)$

Table 2. Bipolar (Offset Binary) Code Table

APPLICATIONS

## DIVIDER (DIGITALLY CONTROLLED GAIN)



Equations


EXAMPLES
$D=00000000, A_{V}=-A_{O L}(O P A M P)$
$D=0000001, A_{V}=-256$
$D=10000000, A_{V}=-\frac{256}{128}=-2$
$D=11111111, A_{V}=-\frac{256}{255}$

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).
16 PIN PLASTIC DIP


16 PIN CERAMIC DIP

2. LEADS ARE GOLD PLATED ( 50 mm ) KOVAR OR ALLOY 42.

## POWER GENERATION



BONDING DIAGRAM


NOTES:

1. Pad numbers correspond to pin numbers shown on
pin configuration
Dimensions in inches ( mm ).
2. Pad 3, GND, should be bonded 1st.
3. Pads are $0.004^{\prime \prime} \times 0.004^{\prime \prime}(0.102 \times 0.102 \mathrm{~mm})$.

## 8-Bit Buffered Multiplying DAC

## FEATURES

Low Cost<br>On-Chip Bus Interface Logic<br>Full Four-Quadrant Multiplication<br>+5 V to +15 V Operation<br>Low Power Consumption<br>Monotonicity Guaranteed (Full Temperature Range)

## APPLICATIONS

Microprocessor Controlled Gain Circuits Microprocessor Controlled Attenuator Circuits Microprocessor Controlled Function Generation Precision AGC Circuits
Bus Structured Instruments

## GENERAL DESCRIPTION

The AD7524 is a low cost, 8-bit monolithic CMOS DAC designed for direct interface to most microprocessors.
Basically an 8-bit DAC with input latches, the AD7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the AD7524 provides accuracy to $1 / 8$ LSB with power dissipation of only 20 milliwatts.
Featuring operation from +5 V to +15 V , the AD7524 interfaces directly to most microprocessor buses or output ports. Excellent multiplying characteristics (2- or 4-quadrant) make the AD7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.

## FUNCTIONAL DIAGRAM




## ORDERING INFORMATION

|  | Temperature Range and Package |  |  |
| :---: | :---: | :---: | :---: |
| Plastic | Ceramic | Ceramic |  |
| Nonlinearity @ +15 V | 0 to $+70^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathrm{C}$ | $-\mathbf{5 5}{ }^{\circ} \mathrm{C}$ to $+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}$ |
| $\pm 1 / 2 \mathrm{LSB}$ | AD 7524 JN | AD 7524 AD | AD 7524 SD |
| $\pm 1 / 4 \mathrm{LSB}$ | AD 7524 KN | AD 7524 BD | AD 7524 TD |
| $\pm 1 / 8 \mathrm{LSB}$ | AD 7524 LN | AD 7524 CD | AD 7524 UD |

## PIN CONFIGURATION



| \% - | LIMIT, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}^{1}$ |  | LIMIT, $\mathrm{T}_{\text {A }}=$ OPERATING RANGE |  | UNITS | TEST CONDITION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | $\mathrm{V}_{\text {DD }}=+5 \mathrm{~V}$ | $\mathrm{V}_{\text {DD }}=+15 \mathrm{~V}$ | $V_{D D}=+5 \mathrm{~V}$ | $V_{\text {D }}=+15 \mathrm{~V}$ |  |  |
| STATIC ACCURACY |  |  |  |  |  |  |
| Resolution | 8 | 8 | 8 | 8 | Bits min |  |
| Nonlinearity |  |  |  |  |  |  |
| AD7524JN, AD, SD | $\pm 1 / 2$ | $\pm 1 / 2$ | $\pm 1 / 2$ | $\pm 1 / 2$ | LSB max |  |
| AD7524KN, BD, TD | $\pm 1 / 2$ | $\pm 1 / 4$ | $\pm 1 / 2$ | $\pm 1 / 4$ | LSB max |  |
| AD7524LN, CD, TD | $\pm 1 / 2$. | $\pm 1 / 8$ | $\pm 1 / 2$ | $\pm 1 / 8$ | LSB max |  |
| Monotonicity | guaranteed | guaranteed | guaranteed | guaranteed |  | $\begin{aligned} & \text { Max gain change from } T_{A}=25 \mathrm{C} \\ & \text { to } T_{\min } \text { or } T_{\max } \text { is } \pm 0.4 \%\left(\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}\right. \end{aligned}$ |
| Gain Error ${ }^{1}$ dc Supply Rejection, Gain ${ }^{2}$ | $\pm 1.0$ | $\pm 0.5$ | $\pm 1.4$ | $\pm 0.6$ | \% FSR max | $\left\{\begin{array}{l}\text { or } \pm 0.1 \%\left(\mathrm{~V}_{\mathrm{DD}}=+15 \mathrm{~V}\right)\end{array}\right.$ |
| $\Delta$ Gain/ $\Delta \mathbf{V}_{\text {DD }}$ | 0.08 | 0.02 | 0.16 | 0.04 | \% per \% max | $\Delta V_{D D}= \pm 10 \%$ |
| Output Leakage Current |  |  |  |  |  |  |
| lout1 (pin 1) | $\pm 50$ | $\pm 50$ | $\pm 400$ | $\pm 200$ | $n A \max$ | DB0-DB7 $=\mathrm{V}_{\text {IH }} ; \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{V}_{\mathrm{REF}}= \pm 10 \mathrm{~V}$ |
| Iout2 (pin 2) | $\pm 50$ | $\pm 50$ | $\pm 400$ | $\pm 200$ | $n A \max$ | DB0 - DB7 $7=\mathrm{V}_{\text {IL }} ; \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=\mathrm{V}_{\text {IL }} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}$ |
| DYNAMIC ACCURACY |  |  |  |  |  |  |
| Output Current Settling Time (To 1/2 LSB) | $150^{3}$ | $100^{3}$ | $200^{2}$ | $150^{2}$ | ns max | $\begin{aligned} & \text { OUT1 } 1 \mathrm{Load}=100 \Omega ; \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}} \\ & \text { DBP } 0-\mathrm{DB} 7=\mathrm{V}_{\mathrm{IH}} \text { to } \mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { to } \mathrm{V}_{\mathrm{IH}} \end{aligned}$ |
| ac Feedthrough Current ${ }^{2} \quad$ DB0 - DB7 $=\mathrm{V}_{\mathrm{IH}}$ to $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$ |  |  |  |  |  |  |
| (3) OUT1 ( pin 1$)$ | $\pm 1 / 2$ | $\pm 1 / 2$ | $\pm 1$ | $\pm 1$ | LSB max | $\mathrm{V}_{\text {REF }}=100 \mathrm{kHz}, 20 \mathrm{~V} \mathrm{p}-\mathrm{p}$ sinewave |
| @ OUT2 (pin 2) | $\pm 1 / 2$ | $\pm 1 / 2$ | $\pm 1$ | $\pm 1$ | LSB max | $\mathrm{DB} 0-\mathrm{DB} 7=\mathrm{V}_{\mathrm{IL}} ; \overline{\mathrm{CS}}, \overline{\mathrm{WR}}=\mathrm{V}_{\mathrm{IL}}$ |
| REFERENCE INPUT |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{IN}}\left(\right.$ pin 15 to GND) ${ }^{4}$ | 5 | 5 | 5 | 5 | $k \Omega$ min |  |
|  | 20 | 20 | 20 | 20 | $k \Omega$ max |  |



## CAUTION

1. ESD sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
2. Do not apply voltages lower than ground or higher than $\mathrm{V}_{\mathrm{DD}}$ to any pin except $\mathrm{V}_{\text {REF }}$ (pin 15) and $\mathrm{R}_{\mathrm{FB}}$ (pin 16).
3. The inputs of some IC amplifiers (especially wide bandwidth types) present a low impedance to $\mathrm{V}^{-}$ during power-up or power-down sequencing. To prevent the AD7524 OUT1 or OUT2 terminals from
exceeding -300 mV (which causes catastrophic substrate current) a Schottky diode (HP5082-2811 or equivalent) is recommended. The diode should be connected between OUT1 (OUT2) and ground as shown in Figures 5 and 6. The protection diodes are not required if using TRI-FET amplifiers such as the AD542 or AD544.
4. Do not insert this device into powered sockets. Remove power before insertion or removal.

## ABSOLUTE MAXIMUM RATINGS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)

| $V_{\text {DD }}$ to GND | $3 \mathrm{~V},+17 \mathrm{~V}$ |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{RFB}}$ to GND. | $\pm 25 \mathrm{~V}$ |
| Digital Input Voltage (to GND) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ |
| Vout1, Vout2 (pin 1, pin 2)(to GND) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ |
| Power Dissipation (package) |  |
| Plastic (N. Suffix) |  |
| To $+70^{\circ} \mathrm{C}$. | 670 mW |
| Derates above $+70^{\circ} \mathrm{C}$ by | $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Ceramic (D Suffix) |  |
| To $+75^{\circ} \mathrm{C}$. | 450 mW |
| Derates above $+75^{\circ} \mathrm{C}$ by | . $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature |  |
| Commerical (JN, KN, LN) Grades. | 0 to $+70^{\circ} \mathrm{C}$ |
| Industrial (AD, BD, CD) Grades . | $5^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Military (SD, TD, UD) Grades | $5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | C to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seco | . . $+300^{\circ} \mathrm{C}$ |

## TERMINOLOGY

RESOLUTION: Value of the LSB. For example, a unipolar converter with $n$ bits has a resolution of $(2-n)\left(V_{\text {REF }}\right)$. A bipolar converter of $n$ bits has a resolution of [ $\left.2^{-(n-1)}\right]$ [ $\mathrm{V}_{\mathrm{REF}}$ ]. Resolution in no way implies linearity.

SETTLING TIME: Time required for the output function of the DAC to settle to within $1 / 2$ LSB for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN: Ratio of the DAC's full scale operational amplifier output voltage to the reference voltage. "Zero" gain error (for an 8-bit DAC) is defined when VOUT equals - $V_{\text {REF }}$ (255/256).
FEEDTHROUGH ERROR: Error caused by capacitive coupling from V $\mathrm{V}_{\text {RFF }}$ to output with all switches OFF.
OUTPUT CAPACITANCE: Capacity from OUT1 and OUT2 terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on OUT1 terminal with all digital inputs LOW or on OUT2 terminal when all inputs are HIGH. This is an error current which contributes an offset voltage (at the amplifier output) of typically 0.2LSB.

## INTERFACE LOGIC INFORMATION

## MODE SELECTION

AD7524 mode selection is controlled by the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ inputs.

## WRITE MODE

When $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ are both LOW, the AD7524 is in the WRITE mode, and the AD7524 analog output responds to data activity at the $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ data bus inputs. In this mode, the AD7524 acts like a non-latched input D/A converter.

## HOLD MODE

When either $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WR}}$ are HIGH, the AD7524 is in the HOLD mode. The AD7524 analog output holds the value cor-
responding to the last digital input present at $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ prior to $\overline{\mathrm{WR}}$ or $\overline{\mathrm{CS}}$ assuming the high state.

MODE SELECTION TABLE

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W R}}$ | MODE | DAC RESPONSE |
| :---: | :---: | :---: | :--- |
| L | L | Write | DAC responds to data bus <br> (DB0 - DB7) inputs |
| H | X | Hold | Data bus (DB0 - DB7) is <br> locked out; |
| X | H | Hold | DAC holds last data present <br> when $\overline{\mathrm{WR}}$ assumed HIGH <br> state. <br> L $=$ LOW state <br> $\mathrm{H}=$ HIGH state <br> $\mathrm{Y}=$ Don't care state |

WRITE CYCLE TIMING DIAGRAM


## ANALOG CIRCUIT DESCRIPTION

## GENERAL CIRCUIT INFORMATION

The AD7524, an 8-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and eight N -channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.
The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used - that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.

One of the current switches is shown in Figure 2. The "ON" resistances of the first six switches are binarily scaled so the voltage drop across each switch is the same. For example, switch 1 of Figure 2 was designed for an "ON" resistance of 20 ohms, switch 2 of 40 ohms and so on. For a 10 V reference input, the current through switch 1 is 0.5 mA , the current through switch 2 is 0.25 mA , and so on, thus maintaining a constant 10 mV drop across each switch. It is essential that
each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.

(Switches shown for Inputs "High")
Figure 1. AD7524 Functional Diagram


Figure 2. N-Channel Current Steering Switch

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 3 and 4. In Figure 3 with all digital inputs low, the reference curient is switched to OUT2. The current source I IEAKAGE is composed of surface and junction leakages to the substrate while the $\frac{\mathrm{I}}{256}$ current source represents a constant 1-bit current drain through the


Figure 3. AD7524 DAC Equivalent Circuit - All Digital Inputs Low


Figure 4. AD7524 DAC Equivalent Circuit - All Digital Inputs High
termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switch is 90 pF , as shown on the OUT2 terminal. The "OFF" switch capacitance is 30 pF , as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal OUT1, hence the 90 pF at that terminal.

## APPLYING THE AD7524

## ANALOG CIRCUIT CONNECTIONS



Figure 5. Unipolar Binary Operation (2-Quadrant Multiplication)

## DIGITAL INPUT ANALOG OUTPUT

| MSB $\quad$ LSB |  |
| :--- | :--- |
| 11111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{255}{256}\right)$ |
| 10000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 10000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right)=-\frac{\mathrm{V}_{\text {REF }}}{2}$ |
| 01111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{127}{256}\right)$ |
| 00000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)$ |
| 00000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{0}{256}\right)=0$ |

Note: $1 \mathrm{LSB}=\left(2^{-8}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)=\frac{1}{256} \quad\left(\mathrm{~V}_{\mathrm{REF}}\right)$

Table 1. Unipolar Binary Code Table


Figure 6. Bipolar (4-Quadrant) Operation

DIGITAL INPUT

## ANALOG OUTPUT

| MSB $\quad$ LSB |  |
| :--- | :---: |
| 11111111 | $+V_{\text {REF }}\left(\frac{127}{128}\right)$ |
| 10000001 | $+V_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 10000000 | 0 |
| 01111111 | $-V_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 00000001 | $-V_{\text {REF }}\left(\frac{127}{128}\right)$ |
| 00000000 | $-V_{\text {REF }}\left(\frac{128}{128}\right)$ |

Note: $1 \mathrm{LSB}=\left(2^{-7}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)=\frac{1}{128}\left(\mathrm{~V}_{\mathrm{REF}}\right)$

Table 2. Bipolar (Offset Binary) Code Table

## APPLICATIONS -

## MICROPROCESSOR INTERFACE

AD7524/8080A INTERFACE


## AD7524/8080A INTERFACE

The illustration above shows the AD7524 used in the MCS-80 microcomputer system as a Memory Mapped Output Device. The basic CPU group consists of the 8080 CPU, 8224 clock generator and 8228 system controller/bus driver. The AD7524 $\overline{\mathrm{WR}}$ input is connected to the 8228 MEMW output and the DB0 - DB7 inputs are connected to the 8228 system data bus outputs. The $\overline{\mathbf{C S}}$ input is connected to the system address decoding logic. Note that pullup resistors R3 and R4 are required to ensure that the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ input HIGH states reach 4.0 V minimum.

System timing is shown. Data is loaded into the AD7524 when the $\overline{\mathrm{WR}}$ and $\overline{\mathrm{CS}}$ inputs are both LOW. The data is latched into the AD7524 when $\overline{\mathrm{WR}}$ returns HIGH. AD7524 updating is accomplished by using any of the 8080A memory write instructions (such as MOV M, r).
The AD7524 can also be addressed and loaded as an isolated Output Device by connecting the AD7524 $\overline{\mathrm{WR}}$ input to the $8228 \overline{\mathrm{I} / \mathrm{OW}}$ terminal (instead of $\overline{\text { MEMW }}$ ).


## DIVIDER (DIGITALLY CONTROLLED GAIN)



EQUATIONS
$V_{\text {OUT }}=\frac{-V_{\text {IN }}}{D}$
$A_{V}=\frac{-V_{\text {OUT }}}{V_{\text {IN }}}=-\frac{1}{D}$ WHERE: $A_{V}=$ VOLTAGE GAIN and where:
$D=\frac{\mathrm{DB} 7}{2^{1}}+\frac{\mathrm{DB} 6}{2^{2}}+\ldots \frac{\mathrm{DB} 0}{2^{3}}$
$D B_{N}=1$ or 0

EXAMPLES

$$
\begin{aligned}
& D=00000000, A_{V}=-A_{O L},(O P A M P) \\
& D=00000001, A_{V}=-256 \\
& D=10000000, A_{V}=-\frac{256}{128}=-2 \\
& D=11111111, A_{V}=-\frac{256}{255}
\end{aligned}
$$

## POWER GENERATION



OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
16 PIN PLASTIC DIP


16 PIN CERAMIC DIP


BONDING DIAGRAM
Dimensions shown in inches and (mm).


Notes:

1. Pad numbers correspond to pin numbers shown in pin configuration. 2. Pad 3 (GND) should be bonded first to minimize ESD hazards. 3. Pads are $0.004 \mathrm{in} \times 0.004 \mathrm{in}$. $(0.102 \mathrm{~mm} \times 0.102 \mathrm{~mm})$.

# 3½ Digit BCD Monolithic CMOS Digitally Controlled Potentiometer 

FEATURES
Resolution: 3 1/2 Digit BCD (1999 Counts)
Nonlinearity: $\pm \mathbf{1 / 2 L S B} T_{\min }$ to $T_{\max }$
Gain Error: $\pm 0.05 \%$ FS
Excellent Repeatability Accuracy
Low Power Dissipation
APPLICATIONS
Thumbwheel Switch Voltage Dividers
Digitally Controlled Gain Circuits
Digitally Controlled Attenuators
BCD Multiplying DACs
Low Power Converters

## GENERAL DESCRIPTION

The AD7525 is a monolithic CMOS $31 / 2$ digit BCD digitally controlled potentiometer designed for precision incremental voltage-divider applications.
With the addition of an external op amp, the output can be digitally controlled from 0 to $1.999 \mathrm{~V}_{\mathrm{IN}}$ with resolution of $0.001 \mathrm{~V}_{\mathrm{IN}}$.
AC or DC voltage up to $\pm 10 \mathrm{~V}$ can be applied to the input providing high application flexibility in fields such as audio gain control, etc.
Digital control, excellent repeatability and $0.2 \%$ accuracy make the AD7525 an ideal replacement for 10 -turn potentiometers or thumbwheel switch voltage dividers using discrete resistor networks.
Packaged in an 18-pin DIP, the AD7525 uses an advanced CMOS fabrication process combined with wafer laser trimming.

## ORDERING INFORMATION

| Package and Temperature | Nonlinearity $\pm 1 / 2$ LSB | Nonlinearity $\pm 1$ LSB |
| :---: | :---: | :---: |
| 18 Pin Plastic <br> 0 to $+70^{\circ} \mathrm{C}$ | AD7525LN | AD7525KN |
| 18 Pin Ceramic | AD7525CD | AD7525BD |
| $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | AD7525CD/883 ${ }^{1}$ | AD7525BD/883B ${ }^{1}$ |
| 18 Pin Ccramic | AD7525UD | AD7525TD |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AD7525UD/883 ${ }^{1}$ | AD7525TD/883B ${ }^{1}$ |

[^40]

FUNCTIONAL DIAGRAM


PIN CONFIGURATION


| PARAMETER | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $T_{A}=$ Operating Temperature Range | CONDITION |
| :---: | :---: | :---: | :---: |
| ACCURACY |  |  |  |
| Resolution ${ }^{1}$ | 1 part in 2000 | 1 part in 2000 |  |
| Nonlinearity ${ }^{2,3}$ |  |  |  |
| AD7525KN, BD, TD | $\pm 1$ LSB max | $\pm 1 \mathrm{LSB}$ max | BCD 0.000 to 1.999 |
| AD7525LN, CD, UD | $\pm 1 / 2$ LSB max | $\pm 1 / 2$ LSB max | BCD 0.000 to 1.999 |
| Gain Error ${ }^{3,4}$ | $\pm 0.05 \%$ FS typ | - | $B C D=1.999$ |
| Gain TC | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | - | $\mathrm{BCD}=1.999$ |
| Output Leakage Current (pin 1) | 100 nA max | 400nA max | $B C D=0.0000$ |
| DYNAMIC PERFORMANCE |  |  |  |
| Switching Time | $1 \mu \mathrm{~s} \max ^{5}$ | $1 \mu \mathrm{~s} \max ^{6}$ | $\mathrm{V}_{\mathrm{IN}}=+5 \mathrm{~V}, \mathrm{R}_{\mathrm{OUT}}(\operatorname{pin} 1)$ |
|  |  |  | $=100 \Omega$, Digital Inputs $=$ |
|  |  |  | $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\mathrm{IL}}$, |
|  |  |  | $V_{\text {PIN1 }}$ measured from $10 \%$ to $90 \%$ |
| Feedthrough Error | $\pm 0.05 \% \mathrm{~V}_{\text {IN }} \mathrm{max}^{6}$ | $\pm 0.1 \% \mathrm{~V}_{\text {IN }} \mathrm{max}^{6}$ | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}, 20 \mathrm{kHz}$ sinewave |
| ANALOG INPUT |  |  |  |
| Input Resistance (pin 17) ${ }^{7}$ | $2 \mathrm{k} \Omega$ min $/ 10 \mathrm{k} \Omega_{\text {max }}$ | $2 \mathrm{k} \Omega \mathrm{min} / 10 \mathrm{k} \Omega$ max |  |
| $\mathrm{V}_{\mathbf{I N}}$ Range (recommended) | $\pm 10 \mathrm{~V}$ max | $\pm 10 \mathrm{~V}$ max |  |
| ANALOG OUTPUT |  |  |  |
| Output Capacitance |  |  |  |
| Cout (pin 1) | $60 \mathrm{pF} \mathrm{max}^{6}$ | $60 \mathrm{pF} \mathrm{max}^{6}$ | Digital Inputs $=$ BCD 0000 |
|  | 200 pF max $^{6}$ | $200 \mathrm{pF} \mathrm{max}^{6}$ | Digital Inputs = BCD 1999 |
| $\mathrm{R}_{\mathrm{FB}}$ Resistance (pin 18 to pin 1 ) ${ }^{7}$ | $8 \mathrm{k} \Omega$ min $/ 40 \mathrm{k} \Omega$ max | $8 \mathrm{k} \Omega$ min $/ 40 \mathrm{k} \Omega$ max |  |
| DIGITIAL INPUTS |  |  |  |
| Input HIGH Voltage |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}{ }^{3}$ | +14.5 V min | +14.5 V min |  |
| Input LOW Voltage |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}{ }^{3}$ | +0.5 V max | +0.5 V max |  |
| Input Leakage Current | $\pm 1 \mu \mathrm{~A}$ max | $\pm 10 \mu \mathrm{~A}$ max | Digital Input $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| Input Capacitance | $5 \mathrm{pF} \max ^{6}$ | 5 pF max $^{6}$ |  |
| Input Coding | $31 / 2$ Digit BCD (1999 Counts) | 3½ Digit BCD (1999 Counts) |  |
| POWER SUPPLY |  |  |  |
| $V_{D D}$ Range | +5 V to +17 V | +5 V to +17 V | Functional with |
|  | +15V $\pm 5 \%$ | +15V $\pm 5 \%$ | Rated Accuracy |
| $\mathrm{IDD}^{3}$ | $500 \mu \mathrm{~A}$ max | 1 mA max | Digital Inputs $=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |

## NOTES:

${ }^{1}$ Commercial devices are sample tested over temperature.
${ }^{2}$ Monotonicity is guaranteed on the AD7525LN, CD and UD versions over $T_{\text {min }}$ to $T_{\text {max }}$.
${ }^{3}$ Final electrical tests on 883 B screen parts are: Gain Error, Nonlinearity, $\mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IL }}$, Digital Input Leakage Current and $\mathrm{I}_{\mathrm{DD}}$ at $+25^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ (TD/883B Version) or $+25^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$ (BD/883B Version).
${ }^{4}$ Gain Error is measured using the AD7525 internal feedback resistor. FS is "Full Scale" (BCD $=1.999$ ).
${ }^{5} \mathrm{AC}$ parameter, sample tested at $+25^{\circ} \mathrm{C}$ to ensure conformance to specification.
${ }^{6}$ Guaranteed, not tested.
${ }^{7}$ Thin Film resistor temperature coefficient is approximately $-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
Specifications subject to change without notice.

## CAUTION

1. ESD (electro-static discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.
2. Do not apply voltages more negative than $G N D$ or more positive than $V_{D D}$ to any pin except $V_{I N}$ (pin 17) and $R_{F B}$ (pin 18).
3. The inputs of some IC amplifiers (especially high speed types) present a low impedance to $V-$ during power sequencing. To prevent the AD7525 OUT terminal (pin 1) from exceeding -300 mV (which causes catastrophic substrate current), a Schottky diode, HSCH 1001 or equivalent, is recommended. While not required for most amplifier types, provision for the diode should be made during layout. The diode should be connected between OUT (pin 1) and GND (pin 2) as shown in Figure 4. Protection Schottkys not required when using TRI-FET output amplifiers such as the AD542 or AD544.

## ABSOLUTE MAXIMUM RATINGS

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)
$\mathrm{V}_{\mathrm{DD}}$ (to GND) . . . . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V},+17 \mathrm{~V}$
VIN (to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
R $_{\text {FB }}$ (to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
Digital Input Voltage (to GND) . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}$
$V_{\text {PIN1 }}$ (to GND) . . . . . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}$
Power Dissipation (Package)
Plastic (Suffix N)
To $+70^{\circ} \mathrm{C}$ 670 mW
Derates above $+70^{\circ} \mathrm{C}$ by. . . . . . . . . . . . . $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Ceramic (Suffix D)
To $+75^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . ., 450 mW
Derates above $+75^{\circ} \mathrm{C}$ by. . . . . . . . . . . . . . . . $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Operating Temperature
Commercial Plastic (KN, LN Versions) . . . . . 0 to $+70^{\circ} \mathrm{C}$ Industrial Ceramic (BD, CD Versions) . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Military Ceramic (TD, UD Versions) . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## TERMINOLOGY

SWITCHING TIME: In a D/A converter, the switching time is the time taken for an analog switch to change to a new state from the previous one. It includes delay time, and rise time from $10 \%$ to $90 \%$, but does not include settling time, which is a function of the output amplifier used.

OUTPUT CAPACITANCE: Capacitance from OUT terminal (pin 1) to ground.
FEEDTHROUGH ERROR: Error caused by capacitive coupling from $\mathrm{V}_{\text {IN }}$ (pin 17) to OUT (pin 1) with all digital inputs LOW.

## PRINCIPLES OF OPERATION

## CIRCUIT DESCRIPTION

The AD7525, a $31 / 2$ digit BCD multiplying DAC, consists of a thin-film $\mathrm{R} / 2 \mathrm{R}$ ladder, interquad voltage dividers and 13 N -channel MOS SPDT current steering switches. Most applications require the addition of only an external operational amplifier.

Referring to Figure 1, the " 1.0 Digit" is a 1-bit multiplying DAC (composed of $\mathrm{SW}_{1}$ and $\mathrm{R}_{1}$ ) while the $0.1,0.01$, and 0.001 digits are 4 -bit multiplying DAC's (DAC1, DAC2, and DAC3) connected by 10:1 dividers (composed of $\mathrm{R}_{\mathrm{IN} 2}, \mathrm{R}_{2}, \mathrm{R}_{3}$ and $\mathrm{R}_{\mathrm{IN} 3}, \mathrm{R}_{4}, \mathrm{R}_{5}$.
DAC1 is expanded to show the $\mathrm{R} / 2 \mathrm{R}$ ladder and switch network. With input voltage $\mathrm{V}_{\mathrm{IN}}$, the currents in each shunt arm are (starting at the left) $\mathrm{V}_{\mathrm{IN}} / 2 \mathrm{R}, \mathrm{V}_{\mathrm{IN}} / 4 \mathrm{R}, \mathrm{V}_{\mathrm{IN}} / 8 \mathrm{R}$ and $\mathrm{V}_{\mathrm{IN}} / 16 \mathrm{R}$. A logic ONE applied to a digital input steers that shunt arm's current to OUT, while a logic ZERO steers the current to GND.


Figure 1. AD7525 Circuit Diagram

## EQUIVALENT CIRCUIT

As shown in Figure 2, the AD7525 is a digitally controlled $\pi$-network attenuator with signal input " $\mathrm{V}_{\text {IN }}$ " (pin 17), signal output "OUT" (pin 1), signal common "GND" (pin 2) and digital control "BCD input" (pins 3-15).
With OUT (pin 1) terminated at op amp virtual ground and $\mathrm{R}_{\mathrm{FB}}$ (pin 18) connected to the op amp output, the nominal. transfer equation is:
$\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {IN }} \mathrm{BCD}$
where $0.000 \leqslant B C D \leqslant 1.999$


Figure 2. Functional Equivalent Circuit

## OUTPUT AMPLIFIER CONSIDERATIONS

## Amplifier Offset

The output resistance at OUT (pin 1) is code dependent, varying between $\infty$ to $0.35 \mathrm{R}_{\text {LDR. }}$. For a fixed feedback resistor of value $1.6 \mathrm{R}_{\mathrm{LDR}}$ (Figure 3), the output error for a fixed amplifier offset ( $\mathrm{V}_{\mathrm{OS}}$ ) is:

$$
\mathrm{v}_{\mathrm{ERROR}}=\left(1+\frac{\mathrm{R}_{\mathrm{FB}}}{\mathrm{R}_{\mathrm{OUT}}}\right) \mathrm{v}_{\mathrm{OS}}
$$

Case 1: $\left(\mathrm{R}_{\text {OUT }}=\infty\right)$

$$
\begin{aligned}
& \mathrm{UT}=\infty) \\
& \mathrm{V}_{\mathrm{ERROR}}=\left(1+\frac{\mathrm{R}_{\mathrm{FB}}}{\infty}\right) \mathrm{V}_{\mathrm{OS}} \\
& \mathrm{~V}_{\mathrm{ERROR}}=\mathrm{V}_{\mathrm{OS}}
\end{aligned}
$$

Case 2: $\left(\mathrm{R}_{\mathrm{OUT}}=0.35 \mathrm{R}_{\mathrm{LDR}}\right)$

$$
\mathrm{V}_{\mathrm{ERROR}}=\left(1+\frac{1.6 \mathrm{R}_{\mathrm{LDR}}}{0.35 \mathrm{R}_{\mathrm{LDR}}}\right) \mathrm{V}_{\mathrm{OS}}
$$

$$
\mathrm{V}_{\mathrm{ERROR}}=(1+4.6) \mathrm{V}_{\mathrm{OS}}=5.6 \mathrm{~V}_{\mathrm{OS}}
$$

Cases 1 and 2 show that amplifier offset in conjunction with a changing output resistance at OUT (pin 1) create nonlinearity error, in addition to a simple offset term.
It is therefore recommended that amplifier initial offset be adjusted to less than $100 \mu \mathrm{~V}$ (as measured between the amplifier input terminals). The offset voltage over the temperature range of interest should not exceed $250 \mu \mathrm{~V}$. See application hint \#2, below.
Do not include the usual bias current compensation resistor in the amplifier noninverting terminal. Instead, the amplifier should have a bias current which is low over the temperature range of interest. Bias current causes "output offset" of magnitude ( $\mathrm{I}_{\mathrm{B}}$ ) $\mathrm{R}_{\mathrm{FB}}$.


Figure 3. Noise Gain Equivalent Circuit

## High Frequency Amplifiers

$\mathrm{R}_{\mathrm{FB}}$ and COUT create a phase lag in the output amplifier's feedback circuit. This phase lag, in conjunction with the amplifier's phase lag, may cause ringing or oscillation. When using a high speed amplifier, shunting the amplifier input to output with $5-20 \mathrm{pF}$ of feedback capacitance ensures stability.

## APPLICATION HINTS

1. If an output voltage range of $\pm 19.99$ volts is required (i.e., AD7525 $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}, \mathrm{BCD}=1.999$ ), a high voltage output amplifier with appropriate supply voltages must be used.
2. To maintain circuit linearity, the op amp offset voltage should not exceed $2 \%$ of the circuit resolution. (Resolution $=$ $\mathrm{V}_{\mathrm{IN}} \div 1000$ )
3. CMOS logic inputs exhibit an input impedance on the order of $100 \mathrm{M} \Omega$. Whereas an "open" TTL input can be assumed to be a logic HIGH, an open CMOS input gate can only be assumed to be a logic MAYBE. Unused CMOS inputs must always be tied to a known logic state. If single-pole singlethrow thumbwheel switches are used to drive the digital inputs of the AD7525, external $10 \mathrm{k} \Omega$ pull-down (pull-up if switch coding is complementary BCD) resistors must be used.


Figure 4. Digitally Controlled Attenuator Circuit

| BCD INPUT |  |  |  |  | ANALOG OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1.0 | $\begin{gathered} \text { Digital } \\ 0.1 \end{gathered}$ | $\begin{gathered} \text { Input } \\ 0.01 \end{gathered}$ | 0.001 | Equivalent Decimal Input | $\left\|\mathrm{v}_{\mathrm{O}} / \mathrm{V}_{\mathrm{IN}}\right\|$ | $\mathrm{v}_{\mathrm{O}}$ |
| 1 | 1001 | 1001 | 1001 | 1.999 | -1.999 | $-1.999 \mathrm{~V}_{\mathrm{IN}}$ |
| 1 | 0000 | 0000 | 0001 | 1.001 | -1.001 | $-1.001 \mathrm{~V}_{\text {IN }}$ |
| 1 | 0000 | 0000 | 0000 | 1.000 | -1.000 | $-1.000 \mathrm{~V}_{\text {IN }}$ |
| 0 | 1001 | 1001 | 1001 | 0.999 | -0.999 | $-0.999 \mathrm{~V}_{\mathrm{IN}}$ |
| 0 | 0101 | 0000 | 0000 | 0.500 | -0.500 | $-0.500 \mathrm{~V}_{\mathrm{IN}}$ |
| 0 | 0000 | 0000 | 0000 | 0.000 | 0 | 0 |

Note 1:
For proper $B C D$ coding, the 0.1 digit, 0.01 digit or 0.001 digit must not exceed BCD '"9' (1001).

Table 1. Analog Input/Output Relationship vs. Digital Input

## CALIBRATION PROCEDURE

Offset Adjustment:

1. Apply BCD code $0.000(0000000000000)$ to the AD7525 digital inputs.
2. Connect a high resolution, high impedance voltmeter between pins 1 and 2 of the AD7525.
3. Adjust amplifier's trimpot for minimum reading on the voltmeter $(<100 \mu \mathrm{~V})$.
(iain Adjustment:
4. Apply BCD code $1.000(1000000000000)$ to the AD7525 digital input.
5. Apply +10 V to the $\mathrm{V}_{\mathrm{IN}}$ input of Figure 1 .
6. Connect the voltmeter between $\mathrm{V}_{\mathrm{O}}$ (amplifier output) and pin 2 of the AD7525.
7. Adjust $\mathrm{R}_{1}$ until $\mathrm{V}_{\mathrm{O}}=-10 \mathrm{~V}$.

## APPLICATION - THUMBWHEEL SWITCH ATTENUATOR



Figure 5. Thumbwheel Switch Attenuator

The circuit shown in Figure 5 is a precision voltage divider similar to 10 -turn pots and thumbwheel switch incremental-voltage-divider assemblies. Advantages of the circuit are:EconomyLow Output ImpedanceResolution $0.1 \% \mathrm{~V}_{\mathrm{IN}}$Excellent Repeatability AccuracyOverrange Capability

The BCD coded thumbwheel assembly applies BCD data to the AD7525 digital inputs. The switch assembly shown has single-pole-double-throw action, thus the BCD inputs are
pulled either to +15 V or GND (available from AMP, Harrisburg, PA; CHERRY, Waukegan, Illinois; or SAE, Santa Clara, California). Resistor $\mathrm{R}_{3}$ limits current if make-before-break switches are used. SPST switch assemblies can be used; however, appropriate pull-up or pull-down resistors must be used on each digital input, depending upon whether the switch coding is BCD or complementary BCD. This ensures each digital input has appropriate $\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ levels applied.
Resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ provide gain adjustment capability. $\mathrm{R}_{5}$ is used to adjust the amplifier offset voltage (as measured between the amplifier input terminals) to less than $100 \mu \mathrm{~V}$. Diode $\mathrm{D}_{1}$ (HSCH 1001) provides AD7525 output protection (see Caution note 3). .

## MECHANICAL INFORMATION

Dimensions shown in inches and (mm).

## 18 PIN CERAMIC DIP

18 PIN PLASTIC DIP


BONDING DIAGRAM


NOTES:

1. PAD NUMBERS CORRESPOND TO PIN NUMBERS SHOWN IN
2. PAD NUMBERS CORRESPOND TO PIN NUMBERS SHOW
PIN CONFIGURATION.
PAD 2 GND SHOULD BE BONDED FIRST TO MINIMIZ

PIN CONFIGURATION.
2. PAD 2 (GNDU SHOULD BE BONDED FIRST TO MINIMIZ
ESD HAZARDS.
3. PADS ARE $0.004 \mathrm{in} \times 0.004 \mathrm{in}(0.102 \mathrm{~mm} \times 0.102 \mathrm{~mm})$.

SEE ANALOG DEVICES CHIP CATALOG
FOR ADDITIONAL CHIP INFORMATION

## CMOS 10- \& 12-Bit Monolithic Multiplying D/A Converters

## AD7580, AD7531

## FEATURES

AD7530: 10-Bit Resolution AD7531: 12-Bit Resolution 8-, 9 - and 10-Bit Linearity DTL/TTL/CMOS Compatible
Nonlinearity Tempco: 2ppm of FSR/ ${ }^{\circ}$ C
Low Power Dissipation: 20mW
Current Settling Time: 500ns
Feedthrough Error: 10 mV p-p @ 50kHz Low Cost

Note: AD7533 is recommended for new 10-bit designs. AD7541, AD7542 or AD7543 is recommended for new 12-bit designs.

## GENERAL DESCRIPTION

The AD7530 (AD7531) is a low cost, monolithic 10-bit (12-bit) multiplying digital-to-analog converter packaged in a 16 -pin ( 18 -pin) DIP. The device uses advanced CMOS and thin film technologies providing up to 10-bit accuracy with DTL/TTL/CMOS compatibility.

The AD7530 (AD7531) operates from a +5 V to +15 V supply and dissipates only 20 mW , including the ladder network.

Typical applications include: digital/analog multiplication, CRT character generation, programmable power supplies, digitally controlled gain circuits, etc.

ORDERING INFORMATION

| Nonlinearity | Temperature Range |  |
| :--- | :---: | :---: |
|  | $\mathbf{0}$ to $+\mathbf{7 0} \mathbf{C} \mathbf{C}$ | $-\mathbf{2 5} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$ |
| $0.2 \%$ (8-Bit) | AD7530JN | AD7530JD |
|  | AD7531 JN | AD7531 JD |
| $0.1 \%$ (9-Bit) | AD7530KN | AD7530KD |
|  | AD7531 KN | AD7531KD |
| $0.05 \%$ (10-Bit) | AD7530LN | AD7530LD |
|  | AD7531LN | AD7531LD |



FUNCTIONAL DIAGRAM


DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)

$$
\begin{aligned}
& \text { AD7530: } \mathrm{N}=10 \\
& \text { AD7531: } \mathrm{N}=12
\end{aligned}
$$

(Switches shown in "High" state)

PIN CONFIGURATION


| PARAMETER | AD7530 | AD7 531 | TEST CONDITIONS |
| :---: | :---: | :---: | :---: |
| DC ACCURACY (Note 1) |  |  |  |
| Resolution | 10 Bits | 12 Bits |  |
| Nonlinearity ${ }^{\text {a }}$ 7530J | 0.2\% of FSR max (8 Bit) | * |  |
| AD7530K | 0.1\% of FSR max (9 Bit) | * |  |
| AD7530L | 0.05\% of FSR max ( 10 Bit ) | * | $-10 \mathrm{~V}<\mathrm{V}_{\text {REF }}<+10 \mathrm{~V}$ |
| Nonlinearity Tempco | 2ppm of FSR $/{ }^{\circ} \mathrm{C}$ max | * | $-10 \mathrm{~V}<\mathrm{V}_{\text {REF }}<+10 \mathrm{~V}$ |
| Gain Error | 0.3\% of FSR typ | * |  |
| Gain Error Tempco | 10 ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ max |  |  |
| Output Leakage Current (Either Output) | 300 nA max | * | Over specified temperature range. |
| Power Supply Rejection | 50ppm of FSR/\% typ | * |  |
| AC ACCURACY |  |  | To 0.05\% |
| Output Current Settling Time | 500ns typ | * | All digital inputs low to high and high to low |
| Feedthrough Error | 10 mV p-p max | * | $\mathrm{V}_{\mathrm{REF}}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, 50 \mathrm{kHz} \text {. All }$ <br> digital inputs low |
| REFERENCE INPUT | $\pm 10 \mathrm{~V}$ | * |  |
| Input Range | $\pm 1 \mathrm{~mA}$ | * | , |
| Input Resistance | $10 \mathrm{k} \Omega$ typ | * |  |
| ANALOG OUTPUT |  |  |  |
| Output Current Range (Both Outputs) | $\pm 1 \mathrm{~mA}$ | * |  |
| Output Capacitance Iout1 | 120 pF typ | * | All digital inputs high |
| I OUT2 | 37 pF typ | * | All digital inputs high |
| LOUT1 <br> L | 37 pF typ <br> 120 pF typ | * | All digital input low |
| Output Noise (Both Outputs) | Equivalent to $10 \mathrm{k} \Omega$ Johnson noise typ | * |  |
| DIGITAL INPUTS (Note 2) |  |  |  |
| Low State Threshold | 0.8 V max | * | Over specified temperature range |
| High State Threshold | 2.4 V min | * | Over specified temperature range |
| Input Current (low to high state) | $1 \mu \mathrm{~A}$ typ | * |  |
| Input Coding | Binary | * | See Tables 1 \& 2 |
| POWER REQUIREMENTS |  |  |  |
| Power Supply Voltage Range | +5 V to +15 V | * |  |
| $\mathrm{I}_{\text {DD }}$ | 5nA typ | * | All digital inputs at GND |
|  | 2 mA max | * | All digital inputs high or low |
| Total Dissipation | 20mW typ | * |  |
|  |  |  |  |
| ${ }^{1}$ Full scale range (FSR) is 10 V for unipolar mode and $\pm 10 \mathrm{~V}$ for bipolar mode. <br> ${ }^{2}$ Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur. |  |  |  |
| *Same specifications as for AD7530. |  |  |  |
| Specifications subject to change without notice. |  |  |  |

## ABSOLUTE MAXIMUM RATINGS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
$\mathrm{V}_{\mathrm{DD}}$ (to Gnd) . . . . . . . . . . . . . . . . . . . . . . . . . . +17 V
VREF (to Gnd). . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
Digital Input Voltage Range . . . . . . . . . . . . . VDD to Gnd
Voltage at Pin 1, Pin $2 \ldots . . . . . . . . . .-100 \mathrm{mV}$ to VDD
Power Dissipation (package)
up to $+75^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . . 450 mW
Operating Temperature
JN, KN, LN Versions . . . . . . . . . . . . . . 0 to $+75^{\circ} \mathrm{C}$
JD, KD, LD Versions . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## CAUTION:

1. Do not apply voltages higher than $V_{D D}$ or less than $G N D$ potential on any terminal except $\mathrm{V}_{\mathrm{REF}}$.
2. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

## APPLICATIONS

## UNIPOLAR BINARY OPERATION

Figure 1 shows the circuit connections required for unipolar operation. Since VREF can assume either positive or negative values, the circuit is also capable of 2-quadrant multiplication. The input code/output range table for unipolar binary operation is shown in Table 1. Protection Schottky shown is not required when using TRI-FET output amplifiers such as the AD542 or AD544.


Figure 1. Unipolar Binary Operation (2-Quadrant Multiplication),

| DIGITAL INPUT |
| :--- |
| 1111111111 |
| 1000000001 |
| 1000000000 |
| 0111111111 |
| 0000000001 |
| 0000000000 |
| NOTE: 1 LSB $=2^{-10} \mathrm{~V}_{\text {REF }}\left(1-2^{-10}\right)$ |
| REF $\left(1 / 2+2^{-10}\right)$ |

Table 1. Code Table - Unipolar Binary Operation

## BIPOLAR (OFFSET BINARY) OPERATION

Figure 2 illustrates the AD7530 connected for bipolar operation. Since the digital input can accept bipolar numbers and $V_{\text {REF }}$ can accept a bipolar analog input, the circuit can perform a 4-quadrant multiplying function. Input coding is offset binary (modified 2's complement) as shown in Table 2.
When a switch's control input is a Logical " 1 ", that switch's current is steered to $\mathrm{I}_{\text {OUT } 1}$, forcing the output of amplifier \#1 to

$$
\mathrm{V}_{\mathrm{OUT}}=-\left(\mathrm{I}_{\mathrm{OUT} 1}\right)(10 \mathrm{k})
$$

where 10 k is the value of the feedback resistor.
A Logical " 0 " on the control input steers the switch's current to $\mathrm{I}_{\mathrm{OUT} 2}$, which is terminated into the summing junction of amplifier \#2. Resistors R1 and R2 need not track the internal R-2R circuitry; however, they should closely match each other to insure that the voltage at amplifer \#2's output will force a current into R2 which is equal in magnitude but opposite in polarity to the current at $\mathrm{I}_{\mathrm{OUT2} 2}$. This creates a push-pull effect which halves the resolution but doubles the output range for changes in the digital input.

With the MSB a Logic " 1 " and all other bits a Logic " 0 ", a $1 / 2$ LSB difference current exists between $\mathrm{I}_{\text {OUT1 }}$ and $\mathrm{I}_{\text {OUT2 }}$, creating an offset of $1 / 2 \mathrm{LSB}$. To shift the transfer curve to zero, resistor R-9 is used to sum $1 / 2$ LSB of current into the $\mathrm{I}_{\text {OUT2 }}$ terminal. Protection Schottky is not required if using TRIFET output amplifiers such as the AD542 or AD544.


Figure 2. Bipolar Operation (4-Quadrant Multiplication)

| DIGITAL INPUT |
| :--- |
| 1111111111 |
| 1000000001 |
| 1000000000 |
| 0111111111 |
| 0000000001 |
| 0000000000 |

Table 2. Code Table - Bipolar (Offset Binary) Operation

## TERMINOLOGY

RESOLUTION: Value of the LSB. For example, a unipolar converter with $n$ bits has a resolution of $\left(2^{-n}\right)\left(V_{\text {REF }}\right)$. A bipolar converter of $n$ bits has a resolution of [2-(n-1)] [ $\mathrm{V}_{\mathrm{REF}}$ ]. Resolution in no way implies linearity.

SETTLING TIME: Time required for the output function of the DAC to settle to within $1 / 2$ LSB for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN: Ratio of the DAC's operational amplifier output voltage to the input voltage.

FEEDTHROUGH ERROR: Error caused by capacitive coupling from $V_{\text {REF }}$ to output with all switches OFF.

OUTPUT CAPACITANCE: Capacity from $\mathrm{I}_{\text {OUT1 }}$ and $\mathrm{I}_{\text {OUT2 }}$ terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on $\mathrm{I}_{\text {OUT1 }}$ terminal with all digital inputs LOW or on IOUT2 terminal when all inputs are HIGH.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

AD7530
16 PIN CERAMIC DIP



18 PIN PLASTIC DIP

. LEAD No. 1 IDENTIFIED BY dot or NOTCH
LEADS ARE SOLDER OR TIN.PLATED KOVAR OR ALLOY 42

## FEATURES

## Lowest Cost 10-Bit DAC

Low Cost AD7520 Replacement
Linearity: 1/2, 1 or 2LSB
Low Power Dissipation
Full Four-Quadrant Multiplying DAC
CMOS/TTL Direct Interface
Latch Free (Protection Schottky not Required)

## APPLICATIONS

Digitally Controlled Attenuators
Programmable Gain Amplifiers
Function Generation
Linear Automatic Gain Control

## GENERAL DESCRIPTION

The AD7533 is a low cost 10-bit 4-quadrant multiplying DAC manufactured using an advanced thin-film-on-monolithic-CMOS wafer fabrication process.

Pin and function equivalent to the industry standard AD7520, the AD7533 is recommended as a lower cost alternative for old AD7520 sockets or new 10 -bit DAC designs.
AD7533 application flexibility is demonstrated by its ability to interface to TTL or CMOS, operate on +5 V to +15 V power, and provide proper binary scaling for reference inputs of either positive or negative polarity.

## FUNCTIONAL DIAGRAM



DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)
Logic: A switch is closed to IOUT 1 for its digital input in a "HIGH" state.


ORDERING INFORMATION

${ }^{1} 100 \%$ screened to MIL-STD-883, method 5004,
para. 3.1.1 through 3.1.12 for Class B device.
PIN CONFIGURATION


| PARAMETER | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=$ Operating Range ${ }^{1}$ | Test Conditions |
| :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |
| Resolution | 10 Bits | 10 Bits |  |
| Nonlinearity ${ }^{2,3}$ |  |  |  |
| AD7533JN, AD, SD | $\pm 0.2 \%$ FSR max | $\pm 0.2 \%$ FSR max |  |
| AD7533KN, BD, TD | $\pm 0.1 \%$ FSR max | $\pm 0.1 \%$ FSR max |  |
| AD7533LN, CD, UD | $\pm 0.05 \%$ FSR max | $\pm 0.05 \%$ FSR max |  |
| Gain Error ${ }^{3,4,5}$ | $\pm 1.4 \%$ FS max | $\pm 1.5 \%$ FS max | Digital Inputs $=\mathrm{V}_{\text {INH }}$ |
| Supply Rejection ${ }^{6}$ |  |  |  |
| $\Delta \mathrm{Gain} / \Delta \mathrm{V}_{\text {DD }}$ | 0.005\%/\% | 0.008\%/\% | Digital Inputs $=\mathrm{V}_{\text {INH }} ; \mathrm{V}_{\mathrm{DD}}=+14 \mathrm{~V}$ to +17 V |
| Output Leakage Current |  |  |  |
| IOUT1 (pin 1) | $\pm 50 \mathrm{nA}$ max | $\pm 200 \mathrm{nA}$ max | Digital Inputs $=\mathrm{V}_{\text {INL }} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}^{\prime}$ |
| IOUT2 (pin 2) | $\pm 50 \mathrm{nA}$ max | $\pm 200 \mathrm{nA}$ max | Digital Inputs $=\mathrm{V}_{\text {INH }} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}$ |
| DYNAMIC ACCURACY |  |  |  |
| Output Current Settling Time | $600 \mathrm{~ns} \mathrm{max}{ }^{7}$ | $800 \mathrm{~ns}^{6}$ | To $0.05 \%$ FSR; $\mathrm{R}_{\text {LOAD }}=100 \Omega$; Digital Inputs $=\mathrm{V}_{\text {INH }}$ to $\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INL }}$ to $\mathrm{V}_{\text {INH }}$ |
| Feedthrough Error | $\pm 0.05 \%$ FSR $\max ^{6}$ | $\pm 0.1 \%$ FSR max $^{6}$ | Digital Inputs $=\mathrm{V}_{\mathrm{INL}} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}$, 100 kHz sinewave. |


| REFERENCE INPUT <br> Input Resistance (pin 15) | $5 \mathrm{k} \Omega \min , 20 \mathrm{k} \Omega \max$ | $5 \mathrm{k} \Omega \mathrm{min}, 20 \mathrm{k} \Omega \max ^{8}$ |
| :--- | :--- | :--- |

## NOTES:

${ }^{1}$ Plastic (JN, KN, LN versions): 0 to $+70^{\circ} \mathrm{C}$
Commercial Ceramic (AD, BD, CD versions): $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Military Ceramic (SD, TD, UD versions): $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
2 "FSR" is Full Scale Range.
${ }^{3}$ Final electrical tests are: Nonlinearity, Gain Error, Output Leakage Current,
$\mathrm{V}_{\text {INH }}, \mathrm{V}_{\text {INL }}, \mathrm{I}_{\text {IN }}$ and $\mathrm{I}_{\text {DD }}$ at $+25^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ (SD, TD, UD versions) or $+25^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$ ( $\mathrm{AD}, \mathrm{BD}, \mathrm{CD}$ versions).
${ }^{4}$ Full Scale (FS) $=-\left(\mathrm{V}_{\text {REF }}\right)\left(\frac{1023}{1024}\right)$
${ }^{5}$ Max gain change from $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {min }}$ or $\mathrm{T}_{\text {max }}$ is $\pm 0.1 \%$ FSR.
${ }^{6}$ Guaranteed, not tested.
${ }^{7} \mathrm{AC}$ parameter, sample tested to ensure specification compliance,
${ }^{8}$ Absolute temperature coefficient is approximately $-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
Specifications subject to change without notice.
2.

ABSOLUTE MAXIMUM RATINGS
( $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ unless otherwise noted)

| VDD to GND | -0.3V, +17V | Ceramic (Suffix D) |
| :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{FB}}$ to GND | $\pm 25 \mathrm{~V}$ |  |
| $\mathrm{V}_{\text {REF }}$ to GND. | . $\pm 25 \mathrm{~V}$ | Derates above $+75^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . . . $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Digital Input Voltage Range | -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ | Operating Temperature Range |
| Output Voltage (pin 1, pin 2) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ | Commercial (JN, KN, LN versions) . . . . . . . 0 to $+70^{\circ} \mathrm{C}$ |
| Power Dissipation (Package) |  | Industrial (AD, BD, CD versions) . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Plastic (Suffix N) |  | Military (SD, TD, UD versions) . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| To $+70^{\circ} \mathrm{C}$. | 670 mW | Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Derates above $+70^{\circ} \mathrm{C}$ by | . 8.3 mW/ ${ }^{\circ} \mathrm{C}$ | Lead Temperature (Soldering, 10 seconds) . . . . . . $+300^{\circ} \mathrm{C}$ |

## CAUTION:

1. ESD sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
2. Do not apply voltages lower than ground or higher the $V_{D D}$ to any pin except $V_{R E F}$ (pin 15) and $R_{F B}$ (pin 16).

## TERMINOLOGY

RESOLUTION: Value of the LSB. For example, a unipolar converter with $n$ bits has a resolution of $(2-n)\left(V_{R E F}\right)$. A bipolar converter of $n$ bits has a resolution of [ $2-(\mathrm{n}-1)$ ] [ $\mathrm{V}_{\mathrm{REF}}$ ]. Resolution in no way implies linearity.

SETTLING TIME: Time required for the output function of the DAC to settle to within $1 / 2$ LSB for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN: Ratio of the DAC's operational amplifier output voltage to the input voltage.

FEEDTHROUGH ERROR: Error caused by capacitive coupling from $V_{\text {REF }}$ to output with all switches OFF.

OUTPUT CAPACITANCE: Capacity from $\mathrm{I}_{\text {OUT1 }}$ and $\mathrm{I}_{\text {OUT2 }}$ terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on ${ }^{\text {OUT1 }}$ terminal with all digital inputs LOW or on $\mathrm{L}_{\text {OUT2 }}$ terminal when all inputs are HIGH.

## CIRCUIT DESCRIPTION

## GENERAL CIRCUIT INFORMATION

The AD7533, a 10-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and ten CMOS ${ }^{\circ}$ current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.
The simplified D/A circuit is shown in Figure 1. An inverted $\mathrm{R}-2 \mathrm{R}$ ladder structure is used - that is, the binarily weighted currents are switched between the IOUT1 and IOUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


Figure 1. AD7533 Functional Diagram

One of the CMOS current switches is shown in Figure 2. The geometries of devices 1,2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4,5,6 and 7) which in turn drive the two output N-channels. The "ON" resistances of the switches are binarily sealed so the voltage drop across each switch is the same. For example, switch 1 of Figure 2 was designed for an "ON" resistance of 20 ohms, switch 2 or 40 ohms and so on. For a 10 V reference input, the current through switch 1 is 0.5 mA , the current through switch 2 is 0.25 mA , and so on, thus maintaining a constant 10 mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.


Figure 2. CMOS Switch


Figure 3. AD7533 Equivalent Circuit - All Digital Inputs Low

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 3 and 4. In Figure 3 with all digital inputs low, the reference current is switched to lout2. The current source I LeAKAGE is composed of surface and junction leakages to the substrate while the $\frac{I}{1024}$ current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N channel switch is 120 pF , as shown on the lout2 terminal. The "OFF" switch capacitance is 30 pF , as shown on the lOUT1 terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal IOUT1, hence the 100 pF at that terminal.


Figure 4. AD7533 Equivalent Circuit - All Digital Inputs High

## OPERATION

UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)


NOTES:
NOTES: 1. R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. 2. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER.

Figure 5. Unipolar Binary Operation (2-Quadrant Multiplication)

| DIGITAL INPUT | NOMINAL ANALOG OUTPUT |
| :---: | :---: |
| MSB LSB |  |
| 1111111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{1023}{1024}\right)$ |
| 1000000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{513}{1024}\right)$ |
| 1000000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{512}{1024}\right)=-\frac{\mathrm{V}_{\text {REF }}}{2}$ |
| 0111111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{511}{1024}\right)$ |
| 0000000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{1024}\right)$ |
| 0000000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{0}{1024}\right)=0$ |

NOTES:

1. Nominal Full Scale for the circuit of Figure 5 is given by $\mathrm{FS}=-\mathrm{V}_{\text {REF }}\left(\frac{1023}{1024}\right)$
2. Nominal LSB magnitude for the circuit of

Figure 5 is given by LSB $=\mathrm{V}_{\text {REF }}\left(\frac{1}{1024}\right)$
Table 1. Unipolar Binary Code Table
BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)


Figure 6. Bipolar Operation (4-Quadrant Multiplication)

| digital input | NOMINAL ANALOG OUTPUT |
| :---: | :---: |
| MSB LSB |  |
| 1111111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{511}{512}\right)$ |
| 1000000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{512}\right)$ |
| 1000000000 | 0 |
| 0111111111 | $+\mathrm{V}_{\mathrm{REF}}\left(\frac{1}{512}\right)$ |
| 0000000001 | $+\mathrm{V}_{\text {REF }}\left(\frac{511}{512}\right)$ |
| 0000000000 | $+\mathrm{V}_{\text {REF }}\left(\frac{512}{512}\right)$ |

## NOTES:

1. Nominal Full Scale Range for the circuit of

Figure 6 is given by $F S R=V_{\text {REF }}\left(\frac{1023}{512}\right)$
2. Nominal LSB magnitude for the circuit of

Figure 6 is given by $L S B=V_{\text {REF }}\left(\frac{1}{512}\right)$
Table 2. Bipolar (Offset Binary) Code Table

## APPLICATIONS

10-BIT AND SIGN MULTIPLYING DAC


PROGRAMMABLE FUNCTION GENERATOR


DIGITALLY PROGRAMMABLE LIMIT DETECTOR


## APPLICATIONS (continued)

DIVIDER (DIGITALLY CONTROLLED GAIN)

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
16 PIN PLASTIC DIP


16 PIN CERAMIC DIP


LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
LEADS ARE GOLD.PLATED (50 MICROINCHES MIN.) KOVAR

BONDING DIAGRAM
Dimensions shown in inches and (mm).


## 12-Bit Monolithic Multiplying DAC

## FEATURES

Full Four Quadrant Multiplication
12-Bit Linearity (0.01\%)

## Pretrimmed Gain

TTL/CMOS Compatible
Low Power Comsumption
Low Feedthrough Error
Low Cost

## APPLICATIONS

## Digital/Synchro Conversion

Programmable Amplifiers
Ratiometric A/D Conversion
Function Generation

## GENERAL DESCRIPTION

The Analog Devices AD7541 is a low cost, high performance 12-bit monolithic multiplying digital-to-analog converter fabricated using advanced double-layer-metal CMOS technology and packaged in a standard 18 -pin DIP.
Pin compatible with the AD7521, this new device uses laser wafer trimming to provide full 12-bit linearity and excellent absolute accuracy.
The inherently low power dissipation, coupled with the current switching R-2R ladder, ensures that the performance is maintained over the full temperature range.

ORDERING INFORMATION

|  | Temperature Range and Package |  |  |  |
| :---: | :--- | :--- | :--- | :---: |
| Nonlinearity | Plastic | Ceramic | Ceramic |  |
| 0 to $+70^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| $0.02 \%$ | AD7541JN | AD7541AD | AD7541SD |  |
| $0.01 \%$ | AD7541KN | AD7541BD | AD7541TD |  |



FUNCTIONAL DIAGRAM


DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE) Logic: A switch is closed to loUT, for
its digital input in a "HIGH" state

## PIN CONFIGURATION

IOP VIEW


MIL STD-883 B PROCESSING
/883B versions are $100 \%$ screened to MIL STD 883, method 5004 para 3.1.1. through 3.1.12. for a class B device. Final electrical tests are: nonlinearity, gain error, output leakage current $\mathrm{V}_{\text {INH }}, \mathrm{V}_{\text {INL }}$ input leakage current and $\mathrm{I}_{\mathrm{DD}}$ at $+25^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$ (AD and BD versions) or $+25^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ (SD and TD versions).

## SPECIFICATIONS

( $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}$ unless otherwise noted)

| PARAMETER | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathbf{A}}=\mathbf{m i n}-\max$ | TEST CONDITION |
| :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |
| Resolution | 12 Bits min | 12 Bits min | , |
| Nonlinearity |  |  | $\mathrm{V}_{\text {OUT1 }}=$ |
| AD7541JN, AD7541AD, AD7541SD ${ }^{1}$ | $\pm 0.02 \% \mathrm{FSR}^{2}$ max | $\pm 0.02 \%$ FSR max | $\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V}$. |
| AD7541KN, AD7541BD, AD7541TD ${ }^{3}$ | $\pm 0.01 \%$ FSR max | $\pm 0.01 \%$ FSR max |  |
| Gain Error ${ }^{2,4,5}$ | $\pm 0.3 \%$ FSR max | $\pm 0.4 \%$ FSR max | Max full scale change from $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {min }}$ or $\mathrm{T}_{\text {max }}$ is $\pm 0.1 \%$. |
| Power Supply Rejection | $\pm 0.01 \%$ per \% max | $\pm 0.02 \%$ per \% max | $\mathrm{V}_{\mathrm{DD}}=14.5 \mathrm{~V}-15.5 \mathrm{~V}$ |
| Output Leakage Current | $\pm 50 \mathrm{nA}$ max | $\pm 200 \mathrm{nA}$ max | $\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}$ |
| DYNAMIC PERFORMANCE |  |  |  |
| Output Current Settling Time ${ }^{6}$ | $1 \mu \mathrm{~s}$ max | $1 \mu \mathrm{~s} \max$ | To $0.01 \%$ of FSR |
| Feedthrough Error ${ }^{6}$ | 1 mV p-p max | 1 mV p-p max | $\mathrm{V}_{\text {REF }}=20 \mathrm{~V}$ p-p @ 10 kHz |
| REFERENCE INPUT |  |  |  |
| Input Resistance | $5 \mathrm{k} \Omega$ min, $20 \mathrm{k} \Omega$ max | $5 \mathrm{k} \Omega$ min, $20 \mathrm{k} \Omega$ max |  |
| DIGITAL INPUTS |  |  |  |
| $\mathrm{V}_{\text {INH }}$ | 2.4 V max | 2.4 V max |  |
| $\mathrm{V}_{\text {INL }}$ | 0.8 V min | 0.8 V min |  |
|  | $\pm 1 \mu \mathrm{~A} \max$ | $\pm 1 \mu \mathrm{~A}$ min | $\mathrm{V}_{\text {IN }}=0$ or 15 V |
| Input Capacitance ${ }^{6}$ | $8 \mathrm{pF} \max$ | 8 pF max |  |
| Input Coding | Binary or Offset Binary (see Page 9-105) | - |  |
| ANALOG OUTPUTS |  |  |  |
| Output Capacitance ${ }^{6}$ |  |  |  |
| Cout1 |  | 200pF max | Digital Inputs |
| Cout2 | $60 \mathrm{pF} \max$ | $60 \mathrm{pF} \max$ | $=\mathrm{V}_{\text {INH }}$ |
| Cout1 | 60 pF max | $60 \mathrm{pF} \max \}$ | Digital Inputs |
| Cout2 | 200pF max | $200 \mathrm{pF} \max \}$ | $=\mathrm{V}_{\text {INL }}$ |
| POWER REQUIREMENTS |  |  |  |
| $V_{\text {DD }}$ Range | +5 V min,+16 V max | $+5 \mathrm{~V} \min ,+16 \mathrm{~V} \max$ | Accuracy is not guaranteed over this range. |
| ${ }^{\text {l }}$ D | 2 mA max | 2 mA max | $\begin{aligned} & \text { Digital Inputs }=V_{\text {INH }} \\ & \text { or } V_{\text {INL }} \end{aligned}$ |

NOTES
${ }^{1} \mathrm{~J}, \mathrm{~A}$ and S versions are monotonic to 11 bits.
${ }^{2} \mathrm{FSR}$ is Full Scale Range.
${ }^{3} \mathrm{~K}, \mathrm{~B}$ and T versions are monotonic to 12 bits.
${ }^{4}$ Using internal feedback resistor.
${ }^{5}$ Max gain change from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {min }}$ or $\mathrm{T}_{\text {max }}$ is $\pm 0.1 \% \mathrm{FSR}$ max.
${ }^{6}$ Guaranteed by design, not subject to test.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
VDD (to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . +17V
VREF (to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
Digital Input Voltage Range . . . . . . . . . . . . . . VDD to GND
Output Voltage (Pin 1, Pin 2) . . . . . . . . . . . -0.3 V to VDD
Power Dissipation (Package)

$$
\text { Up to }+75^{\circ} \mathrm{C} \text {. . . . . . . . . . . . . . . . . . . . . . . . . } 450 \mathrm{~mW}
$$

Derate above $+75^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . . . . . $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Operating Temperature
JN, KN Versions . . . . . . . . . . . . . . . . . . . . . 0 to $+70^{\circ} \mathrm{C}$
AD, BD Versions. . . . . . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
SD, TD Versions . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## CAUTION

1. Do not apply voltages higher than $V_{D D}$ or less than GND potential on any terminal except $\mathrm{V}_{\text {REF }}$.
2. The digital control inputs are zener protected; however permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused inputs in conductive foam at all times.

## SPECIFICATION DEFINITIONS

RESOLUTION: Value of the LSB. For example, a unipolar converter with $n$ bits has a resolution of $\left(2^{-n}\right)\left(V_{\text {REF }}\right)$. A bipolar converter of $n$ bits has a resolution of $\left[2^{-(n-1)}\right]$ [ $\mathrm{V}_{\text {REF }}$ ]. Resolution in no way implies linearity.
SETTLING TIME: Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN: Ratio of the DAC's operational amplifier output voltage to the input voltage.
FEEDTHROUGH ERROR: Error caused by capacitive coupling from $V_{\text {REF }}$ to output with all switches OFF.
OUTPUT CAPACITANCE: Capacity from IOUT1 and I OUT2 terminals to ground.
OUTPUT LEAKAGE CURRENT: Current which appears on IOUT1 terminal with all digital inputs LOW or on IOUT2 terminal when all inputs are HIGH.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 1. Gain Error vs. Supply Voltage


Figure 2. Supply Current vs. Supply Voltage


Figure 3. Linearity Error vs. Supply Voltage


Figure 4. Feedthrough Error vs. Frequency

## APPLICATION HINTS

Linearity depends upon the potential of LOUT1 and IOUT2 (pin 1 and pin 2 ) being exactly equal to GND (pin 3 ) and the output amplifiers non-inverting ( + ) input. Careful PC board layout and adjustment and selection of the amplifiers offset voltage and bias current is necessary.
The input structures of some high speed operational amplifiers can attempt to draw substantial current during switch-on. Schottky diodes should be used in these circumstances to prevent the absolute maximum rating for $\mathrm{V}_{\text {OUT1 }}$ and $\mathrm{V}_{\text {OUT2 }}$ being exceeded.

The power supply should be carefully checked for noise, which would affect performance, and overshoot which could damage the device.

Unused digital inputs must always be grounded or taken to $V_{D D}$ to ensure correct operation. Particular care should be taken when digital inputs are routed to another PC card. It is recommended that inputs open-circuited when PC cards are disconnected be taken to $V_{D D}$ or GND via high value ( $1 \mathrm{M} \Omega$ ) resistors to prevent the accumulation of static charges.

## CIRCUIT DESCRIPTION

## GENERAL CIRCUIT INFORMATION

The AD7541, a 12 -bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and twelve CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 5. An inverted $\mathrm{R}-2 \mathrm{R}$ ladder structure is used - that is, the binarily weighted currents are switched between the IOUT1 and IOUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)
Figure 5. AD7541 Functional Diagram (Inputs "HIGH")
One of the CMOS current switches is shown in Figure 6. The geometries of devices 1,2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4, 5, 6 and 7) which in turn drive the two output N -channels. The "ON" resistances of the switches are binarily scaled so the voltage drop across each switch is the same. For example, switch 1 of Figure 6 was designed for an "ON" resistance of 10 ohms, switch 2 of 20 ohms and so on. For a 10 V reference input, the current through switch 1 is 0.5 mA , the current through switch 2 is 0.25 mA , and so on,
thus maintaining a constant 5 mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.


Figure 6. CMOS Switch

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 7 and 8. In Figure 7 with all digital inputs low, the reference current is switched to IOUT2. The current source I LEAKAGE is composed of surface and junction leakages to the substrate while the $1 / 4096$ current source represents a constant 1-bit current drain through the


Figure 7. AD7541 Equivalent Circuit All Digital Inputs Low
termination resistor on the R-2R ladder. The "ON" capacitance of the output N -channel switch is 200 pF , as shown on the IOUT2 terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 8, is similar to Figure 7; however, the "ON" switches are now on terminal IOUT1, hence the 200 pF at that terminal.


Figure 8. AD7541 Equivalent Circuit All Digital Inputs High

## DYNAMIC PERFORMANCE

## OUTPUT IMPEDANCE

The preceding circuit analysis shows that the output capacitance is dependent upon the digital code, as is the output resistance. Looking back into IOUT1 the resistance seen is anything between $10 \mathrm{k} \Omega$ ( $\mathrm{R}_{\text {FEEDBACK }}$ alone) and $5 \mathrm{k} \Omega$ ( $\mathrm{R}_{\mathrm{FB}}$ in parallel with the $10 \mathrm{k} \Omega$ network resistance).
This variation affects both static accuracy and dynamic performance. The effect on static accuracy is further considered on pages 9-105 and 9-106. The dynamic performance of the AD7541 will depend upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components.


Figure 9. DAC Circuit Using AD741K


Figure 10. Output Waveform


Figure 11. DAC Circuit Using AD518K


Figure 12. Output Waveform


Figure 13. DAC Circuit Using AD509K


Figure 14. Output Waveform
The circuits and waveforms shown in Figures 9 to 14 are representative of the three principal types of output amplifiers. A general purpose low drift (AD741K), a high speed low cost (AD518), and a fast settling unit (AD509).
Points to remember when applying high speed amplifiers include:

1. Protection diodes as shown in Figures 15 and 16.
2. Phase compensation for the DAC's output capacitance.
3. Power supply decoupling and correct load earthing.

## APPLICATIONS



Figure 15. Unipolar Binary Operation

## UNIPOLAR BINARY OPERATION

The connections required for unipolar digital binary operation are shown above. $\mathrm{V}_{\text {REF }}$ may be positive or negative so 2-quadrant multiplication may be performed. Schottky diode D1 (HP 5082-2811 or equivalent) prevents IOUT1 from negative excursions which could damage the device. This precaution is only necessary with certain high speed amplifiers. The diodes are not required when using TRI-FET amplifiers such as the AD542 or AD544.

## BIPOLAR (4-QUADRANT) BINARY OPERATION

The digital input is offset binary coded and multiplies $V_{\text {REF }}$ according to Table 2: Resistors R1 and R2 should be equal within $0.1 \%$ at all temperatures, but need not track the resistors within the AD7541. D1 and D2 perform the same


Figure 16. Bipolar (4-Quadrant) Binary Operation
function as in Figure 15. Network R5, R6, R7 sum 1/2LSB of current into $\mathrm{I}_{\text {OUT2 }}$ to ensure correct coding at zero.
R1 can be adjusted to produce the outputs shown in Table 1. However, it is recommended that when the application permits it, R1 and R2 be committed. The maximum gain error in this condition is $0.3 \%$ of full scale. The offset voltage of amplifier A1 should be adjusted to less than 0.5 mV over the temperature range.

| DIGITAL INPUT | NOMINAL ANALOG OUTPUT |
| :---: | :---: |
| 111111111111 | $-0.99975 \mathrm{~V}_{\mathrm{REF}}$ |
| 100000000000 | $-0.50000 \mathrm{~V}_{\mathrm{REF}}$ |
| 011111111111 | $-0.49975 \mathrm{~V}_{\mathrm{REF}}$ |
| 000000000000 | 0 |

Table 1. Code Table for Circuit of Figure 15.

| DIGITAL INPUT | NOMINAL ANALOG OUTPUT |
| :---: | :---: |
| 111111111111 | $-0.99951 \mathrm{~V}_{\mathrm{REF}}$ |
| 100000000001 | $-0.00049 \mathrm{~V}_{\mathrm{REF}}$ |
| 100000000000 | 0 |
| 010000000000 | $+0.50000 \mathrm{~V}_{\mathrm{REF}}$ |
| 000000000000 | $+1.00000 \mathrm{~V}_{\mathrm{REF}}$ |

Table 2. Code Table for Circuit of Figure 16.
Amplifiers A1 and A2 should be adjusted to an input offset of less than 0.1 mV and should be better than 0.5 mV over the temperature range. With $\mathrm{V}_{\text {REF }}$ set to approximately 10V, R5 should be adjusted so that with code 10000000000 VOUT $=$ $0 \mathrm{~V} \pm 0.2 \mathrm{mV}$. R1 should be adjusted so that with code $000000000000 \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {REF }}$.
As with the unipolar circuit R1 and R2 can be omitted, with a resulting maximum gain error of $0.3 \%$ of full scale. R5 may be replaced by a $100 \Omega$ fixed resistor. The maximum zero error if this is done is $0.015 \%$ of F.S.R.

## OUTPUT AMPLIFIER CONSIDERATIONS

It has already been pointed out that the DAC output resistance varies with the digital code. The effect this has on static accuracy will now be considered.


Figure 17.
The error voltage $=\mathrm{V}_{\mathrm{OS}}\left(1+\frac{\mathrm{R}_{\mathrm{F}}}{\mathrm{R}_{\mathrm{O}}}\right)$
$\mathrm{R}_{\mathrm{O}}$ is a function of the digital code.
$\mathrm{R}_{\mathrm{O}} \cong 10 \mathrm{k} \Omega$ for any more than 4-bits Logic 1 .
$\mathrm{R}_{\mathrm{O}} \cong 30 \mathrm{k} \Omega$ for any single bit Logic 1 .
The gain for offset, therefore, changes as follows:
At code $001111111111 \mathrm{~V}_{\mathrm{ERROR} 1}=\mathrm{V}_{\mathrm{OS}}\left(1+\frac{10 \mathrm{k}}{10 \mathrm{k}}\right)=2 \mathrm{~V}_{\mathrm{OS}}$
At code $010000000000 \mathrm{~V}_{\text {ERROR2 }}=\mathrm{V}_{\mathrm{OS}}\left(1+\frac{10 \mathrm{k}}{30 \mathrm{k}}\right)=\frac{4}{3} \mathrm{~V}_{\mathrm{OS}}$
The error difference is therefore $\frac{2}{3} \mathrm{~V}_{\mathrm{OS}}$
Since, for a 12 -bit resolution DAC, one LSB has a weight (for $\mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}$ ) of 2.5 mV , it is clearly important that $\mathrm{V}_{\mathrm{OS}}$ be nulled, either using the amplifiers nulling facility or an external network.
It is important to realize that an offset can be caused by including the usual bias current compensation resistor in the amplifiers non-inverting input terminal. This should not be included. Instead the amplifier should have a bias current which is low over the temperature range of interest, and should certainly not exceed 75 nA .

## ANALOG/DIGITAL DIVISION



Figure 18. Analog/Digital Divider
With the AD7541 connected in its normal multiplying configuration as shown in Figure 15, the transfer function is

$$
V_{O}=-V_{I N}\left(\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \ldots \frac{A_{12}}{A^{12}}\right)
$$

where the coefficients $A_{X}$ assume a value of 1 for an ON bit and 0 for an OFF bit.
By connecting the DAC in the feedback of an operational amplifier, as shown in Figure 18, the transfer function becomes

$$
V_{O}=\left(\frac{-V_{\mathrm{IN}}}{\frac{\mathrm{~A}_{1}}{2^{1}}+\frac{\mathrm{A}_{2}}{2^{2}}+\frac{\mathrm{A}_{3}}{2^{3}}+\ldots \ldots \frac{\mathrm{A}_{12}}{\mathrm{~A}^{12}}}\right)
$$

This is division of an analog variable ( $\mathrm{V}_{\mathbf{I N}}$ ) by a digital word. With all bits off, the amplifier saturates to its bound, since division by zero is not defined. With the LSB (Bit 12) ON, the gain is 4096 . With all bits ON, the gain is 1 ( $\pm 1$ LSB).

## DIGITAL/SYNCHRO CONVERTER



Figure 19. 14-Bit Digital to Synchro Converter
The low cost and high accuracy available from the AD7541, together with its bipolar multiplying capability is exploited fully in the circuit of Figure 19. V REF is commonly 400 Hz but by replacing the transformers with de coupled circuits coordinate transformation may be performed.
The SIN/COS ROM is readily available at low cost and the AD7512 switch enables greater resolution to be obtained.

Resolver-to-synchro transformation is performed by the Scott connected pair T1 and T1A. The power available to the load connected to S1, S2 and S3 is determined by the amplifiers A1 and A2. A particular advantage of the circuit shown in Figure 19 is that it is invariant with respect to $\theta$, and may be used to directly drive equipment such as CRT displays.

## MECHANICAL INFORMATION

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 18 PIN CERAMIC DIP



BONDING DIAGRAM


## PRELIMINARY TECHNICAL DATA

## FEATURES

Resolution: 12 -Bits
Nonlinearity: $\pm 1 / 2$ LSB $T_{\text {min }}$ to $T_{\text {max }}$
Low Gain Drift: 2ppm/ ${ }^{\circ} \mathrm{C}$ typ, $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
Microprocessor Compatible
Full 4 - Quadrant Multiplication
Low Multiplying Feedthrough
Low Power Dissipation: 40mW max
Low Cost
Small Size: 16 Pin DIP
Latch Free (Protection Schottky Not Required)

## GENERAL DESCRIPTION

The AD7542 is a precision 12 -bit CMOS multiplying DAC designed for direct interface to 4 - or 8 -bit microprocessors.
The functional diagram shows the AD7542 to consist of three 4 - bit data registers, a 12 -bit DAC register, address decoding logic and a 12 -bit CMOS multiplying DAC. Data is loaded into the data registers in three 4 -bit bytes, and subsequently transferred to the 12-bit DAC register. All data loading or data transfer operations are identical to the WRITE cycle of a static RAM. A Clear input allows the DAC register to be easily reset to all zeros when powering up the device.
The AD7542 is manufactured using an advanced thin-film on monolithic CMOS fabrication process. Multiplying capability, low power dissipation, +5 V operation, small size ( 16 pin DIP) and easy $\mu \mathrm{P}$ interface make the AD7542 ideal for many instrumentation and industrial control applications.

## ORDERING INFORMATION

Temperature Range and Package

|  | Plastic | Ceramic |
| :--- | :--- | :---: |
| Nonlinearity | $\mathbf{0}$ to $+\mathbf{7 0} \mathrm{C}$ | $-\mathbf{C 5}{ }^{\circ} \mathrm{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathrm{C}$ |
| $\pm 1 \mathrm{LSB}$ | AD7542JN | AD7542AD |
| $\pm 1 / 2 \mathrm{LSB}$ | AD7542KN | AD7542BD |



FUNCTIONAL DIAGRAM


## PIN CONFIGURATION



| PARAMETER | $\begin{gathered} \text { Limit at } \\ \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{gathered}$ | $\underset{\mathbf{T}_{\min }, T_{\text {max }}}{\text { Litit }} \mathrm{T}_{\mathrm{A}}=$ | UNITS | CONDITIONS/COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| ACCURACY |  |  |  |  |
| Resolution | 12 | 12 | Bits | . ${ }^{\text {- }}$ |
| Nonlincarity |  |  |  |  |
| AD7542JN, AD | $\pm 1$ | $\pm 1$ | LSB max |  |
| AD7542KN, BD | $\pm 1 / 2$ | $\pm 1 / 2$ | LSB max |  |
| Differential Nonlinearity |  |  |  |  |
| AD7542JN, AD | $\pm 2$ | $\pm 2$ | LSB max | AD7542 JN and $A D$ are monotonic to 11 bits over the full operating temperature range. |
| AD7542KN, BD | $\pm 1$ | $\pm 1$ | LSB max | $A D 7542 \mathrm{KN}$ and BD are guaranteed monotnoic over $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ |
| Gain Error (using internal RFB) | $\pm 0.3$ | $\pm 0.33$ | \% FSR max ${ }^{2}$ | DAC register loaded with 111111111111 |
| Gain Change, $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {min }}$ or $\mathrm{T}_{\text {max }}$ de Supply Rejection (Gain) |  | $\pm 0.03$ | \% FFSR max ${ }^{2}$ | Gain error is adjustable using the circuits of Figures 7 and 8. |
| $\Delta \mathrm{Gain} / \Delta V_{\text {DD }}$ | $\pm 0.005$ | $\pm 0.01$ | $\%$ per \% max | $\mathrm{V}_{\mathrm{DD}}=+4.5 \mathrm{~V}$ to +5.0 V |
| Output Leakage Current |  |  |  |  |
| lout1 (pin 1) | $\pm 50$ | $\pm 200$ | $n A \max$ | DAC register loaded to 000000000000 |
| lout2 (pin 2) | $\pm 50$ | $\pm 200$ | $n A$ max | DAC register loaded to 1111111111111 |
| DYNAMIC PERFORMANCE |  |  |  |  |
| Current Settling Time ${ }^{3}$ | 2.0 | 2.0 | $\mu \mathrm{s}$ max | To $1 / 2 \mathrm{LSB}$, OUT1 load $=100 \Omega$, DAC output measured from falling edge of $\overline{W R}$ |
| Multiplying Feedthrough Error ${ }^{3}$ | 2.5 | 2.5 | $m \vee p-p$ max | $\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}, 10 \mathrm{kH} \%$ sine wave |
| REFERENCE INPUT |  |  |  |  |
| Input Resistance (pin 15) | 8/15/25 | 8/15/25 | $\mathrm{k} \Omega \mathrm{min} / \mathrm{typ} / \mathrm{m}$ |  |
| ANALOG OUTPUTS |  |  |  |  |
| Output Capacitance 75 |  |  |  |  |
| $\mathrm{COUT1}_{3}^{3}$ | 75 | 75 |  | DAC register loaded to 000000000000 |
| Couti ${ }^{3}$ | 260 | 260 | pF max | DAC register loaded to 1111111111111 |
| $\mathrm{Cout2}^{3}$ | 75 | 75 | pF max | DAC register loaded to 1111111111111 |
| $\mathrm{COUT2}^{3}$ | 260 | 260 | pF max | DAC register loaded to 000000000000 |
| LOGIC INPUTS |  |  |  |  |
| $\mathrm{V}_{\text {INH }}$ (Logic HIGH Voltage) | +3.0 | +3.0 | V min |  |
| $\mathrm{V}_{\text {INL }}$ ( Logic LOW Voltage) | +0.8 | +0.8 | V max |  |
| $\mathrm{I}_{\text {IN }}{ }^{5}$ | 1 | 1 | $\mu \mathrm{A}$ max | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{C}_{\text {IN }}$ (Input Capacitance) ${ }^{3}$ | 8 | 8 | pF max |  |
| Input Coding | 12-Bit Unipol (see Figures 7 registers in 4-Bi | Binary or $12-\mathrm{Bi}$ 8). Data is loa bytes. | fset Binary dinto data | . - , |
| SWITCHING CHARACTERISTICS ${ }^{5}$ | (see Figure 2) |  |  |  |
| ${ }^{\text {t }}$ AWS1 | 200 | 400 | ns min | ${ }^{1}$ AWSS 1 : Address valid-to-WRITE setup time (loading 4-Bit data registers) |
| $\mathrm{t}_{\text {AWS2 }}$ | 120 | 300 | $n \mathrm{~ns}$ min | ${ }^{\text {t }}$ W2 2 : Address valid-to-WRITE setup time (loading 12-Bit DAC register) |
| ${ }^{\text {tawh }}$ | 50 | 65 | ns min | $\mathrm{t}_{\text {AWH }}$ : Address-to-WRITE hold time |
| ${ }^{\text {t }}$ CWS 1 | 180 | 350 | $n s \min$ | ${ }^{\text {t CWS }}$ : : Chip select-to-WRITE setup time (loading 4-Bit data registers) |
| ${ }^{\text {t CWS2 }}$ | 60 | 150 | $n s$ min | ${ }^{\text {t CWS } 2: ~ C h i p ~ s e l e c t-t o-W R I T E ~ s e t u p ~ t i m e ~(l o a d i n g ~ 12-B i t ~ D A C ~ r e g i s t e r) ~}$ |
| ${ }^{\text {tewh }}$ | 50 | 100 | $n \mathrm{nmin}$ | ${ }^{\text {t }}$ CWH : Chip select-to-WRITE hold time |
| $t_{\text {WR }}$ | 120 | 220 | $n \mathrm{~ns}$ min | ${ }^{\text {twR }}$ : WRITE pulse width |
| ${ }^{t} \mathrm{DS}$ | 50 | 65 | ns min | ${ }^{\text {t }}$ : $:$ Data setup time (loading 4-Bit data registers) |
| ${ }^{\text {t }}$ DH | 50 | 65 | ns mi.) | $\mathrm{t}_{\mathrm{DH}}$ : Data hold time (loading 4-Bit data registers) |
| tcle | 200 | 300 | ns min | ${ }^{\text {C CLR }}$ : Minimum CLEAR pulse width |
| POWER SUPPLY |  |  |  |  |
| $V_{\text {DD }}$ (Supply Voitage) | +5 | +5 | V | $\pm 5 \%$ for specified performance |
| $\mathrm{I}_{\text {DD }}$ (Supply Current) | 8 | 8 | mA max | Digital Inputs $=\mathrm{V}_{\text {INH }}$ or $\mathrm{V}_{\text {INL }}$ |

NOTES:
${ }^{1}$ Temperature Ranges as follows. AD7542 JN, $\mathrm{KN}: 0$ to $+70^{\circ} \mathrm{C}$
${ }^{2}$ FSR is Full Scale Range.
${ }^{3}$ Guaranteed but not tested.
${ }^{4}$ Logic inputs are MOS gates. Typical input current $\left(+25^{\circ} \mathrm{C}\right)$ is iess than 1 nA .
${ }^{5}$ Sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
$\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{A}_{\mathrm{GND}}$. . . . . . . . . . . . . . . . . . . . . . . . . . 0V, +7V
$\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{D}_{\mathrm{GND}}$. . . . . . . . . . . . . . . . . . . . . . . . . $0 \mathrm{~V},+7 \mathrm{~V}$


Digital Input Voltage to $\mathrm{D}_{\mathrm{GND}}$ (pins 4-11, 13) . . . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V},+15 \mathrm{~V}$
$\mathrm{V}_{\mathrm{PIN} 1}, \mathrm{~V}_{\mathrm{PIN} 2}$ to $\mathrm{A}_{\mathrm{GND}} \ldots . . . . . . . . . . . ._{-0.3 \mathrm{~V},+15 \mathrm{~V}}$


Power Dissipation (Package)
Plastic (Suffix N)
To $+70^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . . . 670 mW
Derates above $+70^{\circ} \mathrm{C}$ by . . . . . . . . . . . . $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ Ceramic (Suffix D)

$$
\text { To }+75^{\circ} \mathrm{C} . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ 450 m W ~
$$

$$
\text { Derates above }+75^{\circ} \mathrm{C} \text { by } \ldots . . . . . . . . .6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}
$$

Operating Temperature Range
Commercial Plastic (JN, KN versions) . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Industrial Ceramic ( $\mathrm{AD}, \mathrm{BD}$ versions) $\ldots-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 secs.) . . . . . . . . . $+300^{\circ} \mathrm{C}$

## TERMINOLOGY

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two
adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range ensures monotonicity.

## GAIN ERROR

Gain is defined as the ratio of the DAC's Full Scale output to its reference input voltage. An ideal AD7542 would exhibit a gain of $-4095 / 4096$. Gain error is adjustable using external trims as shown in Figures 7 and 8.

## OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with the DAC register loaded to all 0's or at OUT2 with the DAC register loaded to all 1's.

## MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from $\mathrm{V}_{\mathrm{REF}}$ terminal to OUT1 with DAC register loaded to all 0's.


## CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


Figure 1. 8085/AD7542 Interface (Memory Mapped Output)

## INTERFACE LOGIC

## INTERFACE LOGIC INFORMATION

The AD7542 is designed to interface as a memory - mapped output device.
A typical system configuration is shown in Figure 1. CS is the decoded device address, and is derived by decoding the 14 higher order address bits. $\mathbf{A}_{0}$ and $\mathrm{A}_{1}$ is the AD7542 operation address, and is decoded internally in the AD7542 to point to the desired loading operation (i.e. load high byte, middle byte, low byte or DAC register). Table 1 shows the AD7542 truth table.
All data loading operations are identical to the write cycle of a RAM as shown in Figure 2.
Additionally, the CLR input allows the AD7542 DAC register to be cleared asynchronously to 000000000000 . When operating the AD7542 in a unipolar mode (Figure 7), a CLEAR causes the DAC output to assume 0V. In the bipolar mode (Figure 8), a CLEAR causes the DAC output to go to -VREF. In summary:

1. The AD7542 DAC register can be asynchronously cleared with the CLR input.
2. Each AD7542 requires 4 locations in memory.
3. Performing any of the four basic loading operations (i.e. load low byte data register, middle byte data register, high byte data register or 12 -bit DAC register) is accomplished by executing a memory WRITE operation to the applicable address location for the required DAC operation.

| AD7542 Control Inputs |  |  |  |  | AD7542 Operation |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\overline{\mathbf{C S}^{6}}$ | $\overline{\mathbf{W R}}{ }^{6}$ | $\overline{\text { CLR }}$ |  |  |
| X | X | X | X | 0 | Resets DAC 12-Bit Register to Code 000000000000 |  |
| X | X | 1 | 1 | 1 | No Operation Device Not Selected |  |
| 0 | 0 | 5 | 0 | 1 | Load LOW Byte ${ }^{5}$ Data Register On Edges As Shown | Load <br> Applicable <br> Data <br> Register <br> With Data <br> At $D_{0}-D_{3}$ |
| 0 | 0 | 0 | 5 | 1 |  |  |
| 0 | 1 | 5 | 0 | 1 | Load MIDDLE Byte ${ }^{5}$ Data Register On Edges As Shown |  |
| 0 | 1 | 0 | 5 | 1 |  |  |
| 1 | 0 | - | 0 | 1 | Load HIGH Byte ${ }^{5}$ Data Register On Edges As Shown |  |
| 1 | 0 | 0 | - | 1 |  |  |
| 1 | 1 | 0 | 0 | 1 | Load 12-Bit DAC Register With Data In LOW Byte, MIDDLE Byte \& HIGH Byte Data Registers |  |
| 1 | 1 | 0 | 0 | 1 |  |  |  |

NOTES:
${ }^{1} 1$ indicates logic HIGH
${ }^{2} 0$ indicates logic LOW
${ }^{3} \mathrm{X}$ indicates don't care
${ }_{5} 5$ indicates LOW to HIGH transition
${ }^{\mathbf{s}} \mathrm{MSB} \rightarrow \underset{\substack{\text { high } \\ \text { byte }}}{\mathbf{X X X X}} \underset{\begin{array}{c}\text { middle } \\ \text { byte }\end{array}}{\mathbf{X X X X}} \frac{\mathbf{X X X X}}{\text { low }}$ byte - LSB
${ }^{6}$ Although positive-going edge of either $\overline{\mathrm{CS}}$ or $\overline{W R}$ will load Data Register, timing is optimized by using $\overline{W R}$ to latch data a nd using $\overline{\mathrm{CS}}$ as a device enable.

Table 1. AD7542 Truth Table


Figure 2. WRITE Cycle Timing Diagram (One 4-Bit Byte)

| PIN | MNEMONIC | FUNCTION | PIN | MNEMONIC | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | OUT1 | DAC current output bus. Normally terminated at op amp virtual ground | 7 | D0 | Data Input (LSB) |
|  |  |  | 8 | $\overline{\mathrm{CS}}$ | Chip Select Input |
|  |  |  | 9 | $\overline{W R}$ | WRITE Input |
| 2 | OUT2 | DAC current output bus. Normally terminated at ground | 10 | A0 | Address Bus Input |
|  |  |  | 11 | A1 | Address Bus Input |
| 3 | AGND | Analog Ground | 12 | DGND | Digital Ground |
| 4 | D3 | Data Input (MSB) | 13 | $\overline{\text { CLR }}$ | Clear Input |
| 5 | D2 | Data Input | 14. | $V_{\text {DD }}$ | +5V Supply Input |
| 6 | D1 | Data Input | 15 | $V_{\text {ReF }}$ | Reference Input |
|  |  |  | 16 | $\mathrm{R}_{\mathrm{FB}}$ | DAC Feedback Resistor |

Table 2. Pin Function Descrption

## GENERAL CIRCUIT INFORMATION

The AD7542, a 12 -bit multiplying D/A converter, consists of . a highly stable thin film R-2R ladder and twelve N - channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 3. An inverted R-2R ladder structure is used - that is, the binarily weighted currents are switched between the OUT 1 and OUT ${ }_{2}$ bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


Figure 3. AD7542 Functional Diagram
One of the current switches is shown in Figure 4. The input resistance at $V_{\text {REF }}$ (Figure 3) is always equal to $R_{\text {LDR }}$ ( $\mathrm{R}_{\mathrm{LDR}}$ is the $\mathrm{R} / 2 \mathrm{R}$ ladder characteristic resistance and is equal to value " $R$ "). Since $R_{I N}$ at the $V_{\text {REF }}$ pin is constant, the reference terminal can be driven by a reference voltage or a reference current, AC or DC, of positive or negative polarity. (If a current source is used, a low temperature coefficient external $R_{F B}$ is recommended to define scale factor.)


Figure 4. N-Channel Current Steering Switch


Figure 5. AD7542 DAC Equivalent Circuit All Digital Inputs LOW

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs LOW and all digital inputs HIGH are shown in Figures 5 and 6. In Figure 5 with all digital inputs LOW, the reference current is switched to $\mathrm{OUT}_{2}$. The current source $\mathrm{I}_{\text {LEAKAGE }}$ is composed of surface and junction leakages to the substrate, while the I/4096 current source represents a constant 1 -bit current drain through the termination resistor on the R-2R ladder. The"ON" capacitance of the output N -channel switch is 260 pF , as shown on the $\mathrm{OUT}_{2}$ terminal. The "OFF" switch capacitance is 75 pF , as shown on the $\mathrm{OUT}_{1}$ terminal. Analysis of the circuit for all digital inputs HIGH, as shown in Figure 6, is similar to Figure 5; however, the "ON" switches are now on terminal OUT $_{1}$, hence the 260 pF at that terminal.


Figure 6. AD7542 DAC Equivalent Circuit All Digital Inputs HIGH

## APPLYING THE AD7542

## UNIPOLAR BINARY OPERATION (2 QUADRANT MULTIPLICATION)

Figure 7 shows the analog circuit connections required for unipolar binary ( 2 - quadrant multiplication) operation. The logic inputs are omitted for clarity. With a DC reference voltage or current (positive or negative polarity) applied at pin 15, the circuit is a unipolar D/A converter. With an AC reference voltage or current (again of + or - polarity) the circuit provides 2 -quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table 3.
$\mathrm{R}_{1}$ provides full scale trim capability [i.e. - load the DAC register to 11111111 1111, adjust $\mathrm{R}_{1}$ for $\mathrm{V}_{\text {OUT }}=$ - $\mathrm{V}_{\text {REF }}$ (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ and trimming the reference voltage magnitude.
$\mathrm{C}_{1}$ phase compensation ( 10 to 25 pF ) may be required for stability when using high speed amplifiers. ( $\mathrm{C}_{1}$ is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT 1 ).

Amplifier $\mathrm{A}_{1}$ should be selected or trimmed to provide $\mathrm{V}_{\mathrm{OS}} \leqslant 10 \%$ of the voltage resolution at $\mathrm{V}_{\text {OUT }}$. Additionally, the amplifier should exhibit a bias current which is low over


Figure 7. Unipolar Binary Operation (2-Quadrant Multiplication)

| BINARY NUMBER IN DAC REGISTER | ANALOG OUTPUT, VOUT |
| :---: | :---: |
| MSB LSB |  |
| 111111111111 | $-\mathrm{V}_{\operatorname{REF}}\left(\frac{4095}{4096}\right)$ |
| 100000000000 | $-V_{\operatorname{REF}}\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\mathrm{REF}}$ |
| 000000000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{4096}\right)$ |
| 000000000000 | OV |

Table 3. Unipolar Binary Code Table for Circuit of Figure 7
the temperature range of interest (bias current causes output offset at $V_{\text {OUT }}$ equal to $I_{B}$ times the DAC feedback resistance, nominally $15 \mathrm{k} \Omega$ ). The AD544L is a high-speed implanted FET-input op amp with low, factory-trimmed VOS.

## BIPOLAR OPERATION (4 QUADRANT MULTIPLICATION)

Figure 8 and Table 4 illustrate the circuitry and code relationship for bipolar operation. With a DC reference (positive or negative polarity) the circuit provides offset binary operation. With an AC reference, the eleven LSB's provide digitally controlled attenuation of the AC reference while the MSB provides polarity control.
With the DAC register loaded to 100000000000 , adjust $R_{1}$ for $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (alternatively, one can omit $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ and adjust the ratio of $R_{3}$ to $R_{4}$ for $V_{\text {OUT }}=0 V$ ). Full scale trimming can be accomplished by adjusting the amplitude of $\mathrm{V}_{\mathrm{REF}}$ or by varying the value of $\mathrm{R}_{5}$.
As in unipolar operation, $\mathrm{A}_{1}$ must be chosen for low $\mathrm{V}_{\mathrm{OS}}$ and low $I_{B} . R_{3}, R_{4}$ and $R_{5}$ must be selected for matching and tracking. Mismatch of $2 R_{3}$ to $R_{4}$ causes both offset and Full Scale error. Mismatch of $\mathrm{R}_{5}$ to $\mathrm{R}_{4}$ or $2 \mathrm{R}_{3}$ causes Full Scale error. $\mathrm{C}_{1}$ phase compensation ( 10 to 25 pF ) may be required for stability.


Figure 8. Bipolar Operation (4-Quadrant Multiplication)

| BINARY NUMBER IN DAC REGISTER | ANALOG OUTPUT, Vout |
| :---: | :---: |
| MSB LSB |  |
| 111111111111 | $+\mathrm{V}_{\text {REF }}\left(\frac{2047}{2048}\right)$ |
| 100000000001 | $+V_{\operatorname{REF}}\left(\frac{1}{2048}\right)$ |
| 100000000000 | OV |
| 011111111111 | $-\mathrm{V}_{\operatorname{REF}}\left(\frac{1}{2048}\right)$ |
| 000000000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{2048}{2048}\right)$ |

Table 4. Bipolar Code Table for Offset Binary Circuit of Figure 8


## APPLICATION HINTS

The AD7542 is a precision 12 -bit multiplying DAC designed for system interface. To ensure system performance consistent with AD7542 specifications, careful attention must be given to the following points:

1. GENERAL GROUND MANAGEMENT: Voltage differences between the AD7542 $\mathrm{A}_{\mathrm{GND}}$ and $\mathrm{D}_{\mathrm{GND}}$ cause loss of accuracy ( DC voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at $\Lambda_{\text {GND }}$ and $\mathrm{D}_{\mathrm{GND}}$ are equal is to tie $\mathrm{A}_{\mathrm{GND}}$ and $\mathrm{D}_{\mathrm{GND}}$ together at the AD7542. In more complex systems where the $\Lambda_{(i N D)}{ }^{-}$ $\mathrm{D}_{\mathrm{GND}}$ intertie is on the back-plane, it is recommended that diodes be connected back - to - back between the AD7542 AGND and $\mathrm{D}_{\mathrm{GND}}$ pins (1N914 or equivalent).
2. OUTPUT AMPLIFIER OFFSET: CMOS DAC's exhibit a code-dependent output resistance which in turn causes a


Figure 9. Divider (Digitally Controlled Gain)


Figure 11. Digitally Programmable Limit Detector
code - dependent amplifier noise gain. The effect is a differential nonlinearity term at the amplifier output of magnitude 0.67 V OS (VOS is amplifier input offset voltage). This differential nonlinearity term adds to the $\mathrm{R} / 2 \mathrm{R}$ differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier $\mathrm{V}_{\mathrm{OS}}$ be no greater than $10 \%$ of the DAC's output resolution over the temperature range of interest [output resolution $=\operatorname{V}_{\operatorname{REF}}\left(2^{-n}\right)$ where $n$ is the number of bits exercised].
3. HIGH FREQUENCY CONSIDERATIONS: AD7542 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This not only reduces closed loop bandwidth, but can also cause ringing or oscillation if the spurious pole frequency is less than the amplifier's 0 dB crossover frequency. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.


Figure 10. Programmable Function Generator


Figure 12. 0 to $+10 V$ Fixed Reference DAC


Figure 13. 12-Bit + Sign Multiplying DAC

## MECHANICAL INFORMATION

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
16 PIN PLASTIC DIP


1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH 2. LEADS ARE SOLDER OR TIN PLATED KOVAR OR ALLOY 42

16 PIN CERAMIC DIP


1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
2. LEADS ARE GOLD PLATED (50 MICROINCHES MIN.) KOVAR OR ALLOY 42.

BONDING DIAGRAM


PADS ARE $0.004 \times 0.004$ INCHES $(0.102 \times 0.102 \mathrm{~mm})$ MIN. TO MINIMIZE ESD HAZARD BOND DGND FIRST

## PRELIMINARY TECHNICAL DATA

## FEATURES

Resolution: 12 Bits
Nonlinearity: $\pm 1 / 2 \mathrm{LSB} \mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$
Low Gain T.C.: 2ppm/ ${ }^{\circ} \mathrm{C}$ typ, $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
Serial Load on Positive or Negative Strobe
Asynchronous CLEAR Input for Initialization
Full 4-Quadrant Multiplication
Low Multiplying Feedthrough: 1LSB max @ 10kHz
Requires no Schottky Diode Output Protection
Low Power Dissipation: 40mW max
+5V Supply
Small Size: 16-Pin DIP
Low Cost


## GENERAL DESCRIPTION

The AD7543 is a precision 12 -bit monolithic CMOS multiplying DAC designed for serial interface applications.
The DAC's logic circuitry consists of a 12-bit serial-in parallelout shift register (Register A) and a 12-bit DAC input register (Register B). Serial data at the AD7543 SRI pin is clocked into Register A on the leading or trailing edge (user selected) of the strobe input. Once Register A is full its contents are loaded into Register B under control of the LOAD inputs.
Initialization is simplified by the use of the CLR input which provides an asynchronous reset of Register B.
Packaged in a 16 -pin DIP, the AD7543 features excellent gain T.C. ( $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ; $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max),+5 V operation and latchfree operation. (No protection Schottky diodes required.)

## ORDERING INFORMATION

|  | Temperature Range and Package |  |
| :--- | :--- | :---: |
|  | Plastic <br> 0 to $+70^{\circ} \mathrm{C}$ | Ceramic <br> $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\pm 1 \mathrm{LSB}$ | AD7543JN | AD7543AD |
| $\pm 1 / 2 \mathrm{LSB}$ | AD7543 KN | AD7543BD |

AD7543 FUNCTIONAL DIAGRAM


PIN CONFIGURATION



## NOTES:

${ }^{1}$ Temperature ranges as follows: AD7543JN, $\mathrm{KN}: 0$ to $+70^{\circ} \mathrm{C}$
AD73AD, BD: $-25^{\circ}$ C to $+85^{\circ} \mathrm{C}$
${ }^{3}$ Guaranteed but not tested.
${ }^{4}$ Logic inputs are MOS gates. Typical input current $\left(+25^{\circ} \mathrm{C}\right)$ is less than 1 nA .
${ }^{5}$ Sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance.
Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)



$\mathrm{D}_{\mathrm{GND}}$ to $\mathrm{A}_{\mathrm{GND}}$. . . . . . . . . . . . . . . . . . . . . . . . . . V ${ }_{\text {DD }}$
Digital Input Voltage to $\mathrm{D}_{\mathrm{GND}}$
(pins 4-11, 13) . . . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V},+15 \mathrm{~V}$
$\mathrm{V}_{\mathrm{PIN} 1}, \mathrm{~V}_{\mathrm{PIN} 2}$ to $\mathrm{A}_{\mathrm{GND}} \ldots . . . . . . . . . .$.
V $_{\text {REF }}$ to A $_{\text {GND }}$. . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
V $_{\text {RFB }}$ to $\mathrm{A}_{\mathrm{GND}}$. . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
Power Dissipation (Package)
Plastic (Suffix N)
To $+70^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . . 670 mW
Derates above $+70^{\circ} \mathrm{C}$ by . . . . . . . . . . . . $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Ceramic (Suffix D)
To $+75^{\circ}$ C. . . . . . . . . . . . . . . . . . . . . . . . . 450 mW
Derates above $+75^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Operating Temperature Range
Commercial Plastic (JN, KN versions) . . . . . . 0 to $+70^{\circ} \mathrm{C}$
Industrial Ceramic (AD, BD versions) . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 secs.) . . . . . . . . . $+300^{\circ} \mathrm{C}$


## CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent
damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

## TERMINOLOGY

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range ensures monotonicity.

## GAIN ERROR

Gain is defined as the ratio of the DAC's Full Scale output to its reference input voltage. An ideal AD7543 would exhibit a gain of $-4095 / 4096$. Gain error is adjustable using external trims as shown in Figures 6 and 7.

## OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with Register B loaded to all 0 's or at OUT 2 with Register B loaded to all 1's.

## MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from $V_{\text {REF }}$ terminal to OUT1 with DAC register loaded to all 0's.

| PIN | MNEMONIC | FUNCTION |
| :---: | :---: | :---: |
| 1 | OUT1 | DAC current output bus. Normally terminated at op amp virtual ground |
| 2 | OUT2 | DAC current output bus. Normally terminated at AGND |
| 3 | AGND | Analog Ground |
| 4 | STB1 | Register A Strobe 1 input, see Table 2 |
| 5 | $\overline{\text { LD1 }}$ | DAC Register B Load 1 input. When $\overline{\mathrm{LD} 1}$ and $\overline{\mathrm{LD} 2}$ go low the contents of Register A are loaded into DAC Register B |
| 6 | N/C | No Connection |
| 7 | SRI | Serial Data Input to Register A |
| 8 | STB2 | Register A Strobe 2 input, see Table 2 |
| 9 | LD2 | DAC Register B Load 2 input. When $\overline{\text { LD1 }}$ and $\overline{\text { LD2 }}$ go low the contents of Register A are loaded into DAC Register B |
| 10 | $\overline{\text { STB3 }}$ | Register A Strobe 3 input, see Table 2 |
| 11 | STB4 | Register A Strobe 4 input, see Table 2 |
| 12 | DGND | Digital Ground |
| 13 | $\overline{C L R}$ | Register B CLEAR input (active LOW), can be used to asynchronously reset Register B to 000000000000 |
| 14 | $V_{\text {DD }}$ | +5 V Supply Input |
| 15 | $V_{\text {REF }}$ | Reference input. Can be positive or negative dc voltage or ac signal |
| 16 | $\mathrm{R}_{\mathrm{FB}}$ | DAC Feedback Resistor |

Table 1. Pin Function Description

## GENERAL CIRCUIT INFORMATION

The AD7543, a 12-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and twelve N -channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.
The simplified D/A circuit is shown in Figure 1. An inverted $\mathbf{R}-2 \mathrm{R}$ ladder structure is used-that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


Figure 1. AD7543 Functional Diagram
One of the current switches is shown in Figure 2. The input resistance at $V_{\text {REF }}$ (Figure 2) is always equal to $R_{\text {LDR }}$ ( $R_{\text {LDR }}$ is the $R / 2 R$ ladder characteristic resistance and is equal to value " $R$ "). The reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. If a current source is used, a low temperature coefficient external $\mathrm{R}_{\mathrm{FB}}$ is recommended to define scale factor.


Figure 2. N-Channel Current Steering Switch


Figure 3. AD7543 DAC Equivalent Circuit All Digital Inputs LOW

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs LOW and all digital inputs HIGH are shown in Figures 3 and 4, In Figure 3 with all digital inputs LOW, the reference current is switched to OUT2. The current source $\mathrm{I}_{\text {LEAKAGE }}$ is composed of surface and junction leakages to the substrate, while the I/4096 current source represents a constant 1 least significant bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N -channel switch is 260 pF , as shown on the OUT2 terminal. The "OFF" switch capacitance is 75 pF , as shown on the OUT 1 terminal. Analysis of the circuit for all digital inputs HIGH, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal OUT1, hence the 260 pF at that terminal.


Figure 4. AD7543 DAC Equivalent Circuit All Digital Inputs HIGH

## INTERFACE LOGIC INFORMATION

Shown in the AD7543 Functional Diagram Register A is a 12bit shift register. Serial data appearing at pin SR1 is clocked into the shift register on the positive edge of STB1, STB2 or STB4 or on the negative edge of $\overline{\text { STB3 }}$. Table 2 defines the various logic states required on the Register A control inputs, while Figure 5 illustrates the Register A loading sequence.
Once Register A is full, the data is transferred to Register B by bringing $\overline{\mathrm{LD} 1}$ and $\overline{\mathrm{LD} 2}$ momentarily LOW.

Register B can be asynchronously reset to 000000000000 by bringing $\overline{\text { CLR }}$ momentarily LOW. This allows the DAC output voltage to be set to a known condition, thus simplifying system initialization procedure. When operating the AD7543 in the unipolar circuit of Figure 6, a CLEAR causes the DAC output voltage to equal OV . When using the bipolar circuit of Figure 7, a CLEAR causes the DAC output to equal VREF.


NOTE:
STROBE WAVEFORM IS INVERTED IF
STB3 IS USED TO STROBE SERIAL DATA
BITS INTO REGISTER A.
Figure 5. Timing Diagram

| AD7543 Logic Inputs |  |  |  |  |  |  | AD7543 Operation | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register A Control Inputs |  |  |  | Register B Control Inputs |  |  |  |  |
| STB4 | $\overline{\text { STB3 }}$ | STB2 | STB1 | $\overline{\mathrm{CLR}}$ | $\overline{\mathrm{LD} 2}$ | $\overline{\mathrm{LD} 1}$ |  |  |
| 0 | 1 | 0 | $\underline{\sim}$ | X | X | X | Data Appearing At SRI Strobed Into Register A Data Appearing At SRI Strobed Into Register A Data Appearing At SRI Strobed Into Register A Data Appearing At SRI Strobed Into Register A | 2,3 |
| 0 | 1 | $\underline{4}$ | 0 | X | X | X |  | 2,3 |
| 0 | 7 | 0 | 0 | X | X | X |  | 2,3 |
| F | 1 | 0 | 0 | X | X | X |  | 2,3 |
| 1 | X | X | X |  |  |  | No Operation (Register A) | 3 |
| X | 0 | X | X |  |  |  |  |  |
| X | X | 1 | X |  |  |  |  |  |
| X | X | X | 1 |  |  |  |  |  |
|  |  |  |  | 0 | X | X | Clear Register B To Code 000000000000 (Asynchronous Operation) | 1,3 |
|  |  |  |  | 1 | 1 | X | No Operation (Register B) | 3 |
|  |  |  |  | 1 | X | 1 |  |  |
|  |  |  |  | 1 | 0 | 0 | Load Register B With The Contents Of Register A | 3 |

NOTES:

1. CLR $=0$ Asynchronously resets Register B to 000000000000 , but has no effect on Register A.
. Serial data is loaded into Register A MSB first, on edges shown a is positive edge Kis negative edge.
2. $0=$ Logic LOW, $1=$ Logic HIGH, $\mathrm{X}=$ Don't Care.

Table 2. AD7543 Truth Table

## APPLYING THE AD7543 <br> UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 6 shows the analog circuit connections required for unipolar binary ( 2 -quadrant multiplication) operation. The logic inputs are omitted for clarity. With a dc reference voltage or current (positive or negative polarity) applied at pin 15, the circuit is a unipolar D/A converter. With an ac reference voltage or current (again of + or - polarity) the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table 3.
R1 provides full scale trim capability [i.e.-load the DAC register to 11111111 1111, adjust R 1 for $\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {REF }}$ (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.
C1 phase compensation ( 10 pF to 25 pF ) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).
Amplifier A1 should be selected or trimmed to provide $\mathrm{V}_{\mathrm{OS}} \leqslant 10 \%$ of the voltage resolution at $\mathrm{V}_{\text {OUT }}$. Additionally, the amplifier should exhibit a bias current which is low over


Figure 6. Unipolar Binary Operation (2-Quadrant Multiplication)

| BINARY NUMBER IN DAC REGISTER | ANALOG OUTPUT, Vout |
| :---: | :---: |
| MSB LSB |  |
| 111111111111 | $-\mathrm{V}_{\mathrm{REF}}\left(\frac{4095}{4096}\right)$ |
| 100000000000 | $-V_{\operatorname{REF}}\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\mathrm{REF}}$ |
| 000000000001 | $-\mathrm{V}_{\operatorname{REF}}\left(\frac{1}{4096}\right)$ |
| 000000000000 | 0V |

Table 3. Unipolar Binary Code Table for Circuit of Figure 6
the temperature range of interest (bias current causes output offset at VOUT equal to $\mathrm{I}_{\mathrm{B}}$ times the DAC feedback resistance, nominally $15 \mathrm{k} \Omega$ ). The AD544L is a high-speed implanted FET-input op amp with low, factory-trimmed $V_{\text {OS }}$.

## BIPOLAR OPERATION

## (4-QUADRANT MULTIPLICATION)

Figure 7 and Table 4 illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference, the eleven LSBs provide digitally controlled attenuation of the ac reference while the MSB provides polarity control.
With the DAC register loaded to 100000000000 , adjust R1 for $V_{\text {OUT }}=b V$ (alternatively, one can omit R1 and R2 and adjust the ratio of R 3 to R 4 for $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ ). Full scale trimming can be accomplished by adjusting the amplitude of $\mathrm{V}_{\mathrm{REF}}$ or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low VOS and low $I_{B} . R 3, R 4$ and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 to 2R3 causes Full Scale error. C1 phase compensation ( 10 pF to 25 pF ) may be required for stability.


Figure 7. Bipolar Operation (4-Quadrant Multiplication)

| $\begin{array}{l}\text { BINARY NUMBER IN } \\ \text { DAC REGISTER } \\ \text { MSB }\end{array}$ |  |
| :---: | :--- |
| 111111111111 | LSB |$)$

Table 4. Bipolar Code Table for Offset Binary Circuit of Figure 7

## Apulictions

## APPLICATION HINTS

The AD7543 is a precision 12-bit multiplying DAC designed for serial interface. To ensure system performance consistent with AD7543 specifications, careful attention must be given to the following points:

1. GENERAL GROUND MANAGEMENT: Voltage differences between the AD7543 AGND and DGND cause loss of accuracy (dc voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7543. In more complex systems where the AGNDDGND connection is on the back-plane, it is recommended that diodes be connected back-to-back between the AD7543 AGND and DGND pins to prevent possible device damage.
2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a differential nonlinearity term at the amplifier output of magnitude $0.67 \mathrm{~V}_{\mathrm{OS}}$ (VOS is amplifier input offset voltage). This differential nonlinearity term adds to the $\mathrm{R} / 2 \mathrm{R}$ differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier $\mathrm{V}_{\mathrm{OS}}$ be no greater than $10 \%$ of the DAC's output resolution over the temperature range of
interest [output resolution $=\mathrm{V}_{\text {REF }} 2^{-\mathrm{n}}$ where n is the number of bits exercised].
3. HIGH FREQUENCY CONSIDERATIONS: AD7543 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This not only reduces closed loop bandwidth, but can also cause ringing or oscillation if the spurious pole frequency is less than the amplifier's 0 dB crossover frequency. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

## AD7543 INTERFACE TO MC6800

In this example, it is assumed that the 12-bit data is to be contained in two memory locations ( 0000 and 0001). The four most significant bits are assumed to occupy the lower half of memory location 0000. The eight least significant bits occupy memory location 0001. The data is presented bit by bit on the D7 line and strobed into the AD7543 by executing memory write instructions. In this case the strobe signal (STB1) is supplied by decoding address $2000, \mathrm{R} / \overline{\mathrm{W}}$ and $\phi_{2}$. A memory write instruction to a different address (4000) loads the data from Register A to the DAC register.
Figure 8 shows the interface circuitry and Table 5 gives a listing of the procedure.

| LABEL | MNEMONIC | OPERAND | COMMENT |
| :--- | :---: | :--- | :--- |
|  | LDA | B, 04 |  |
| LOOP | LDA | A, 0000 | Load 4 Most Significant Bits |
|  | ROL | A | Reposition the Data |
|  | DEC | B | in ACC A |
|  | BNE | LOOP |  |
|  | LDA | B, 04 |  |
|  | BSR | SHIFT | Output Data |
|  | LDA | B, 08 |  |
|  | LDA | A, 0001 | Load 8 Least Significant Bits |
|  | BSR | SHIFT | Output Data |
|  | STA | A., 40000 | Load DAC Register |
|  | SHIFT | RTS |  |
|  | STA | A,2000 | Return to Main Program |
|  | ROL | A | Strobe Data |
|  | DEC | B |  |
|  | BNE | SHIFT AD7543 |  |
|  | RTS |  |  |

Table 5. Sample Routine for AD7543-MC6800 Interface


Figure 8. AD7543-MC6800 Interface

AD7543 INTERFACE TO MCS-85
Figure 9 shows the AD7543 interfaced to the 8085 . This system makes use of the serial output facility (SOD) on the 8085.

The data is presented serially on the SOD line and strobed into the AD7543 by executing memory write instructions. In this example the strobe signal ( $\overline{\mathrm{STB} 3}$ ) is supplied by decoding address 8000 and $\overline{W R}$. A memory write instruction to a different address (A000) loads the DAC Register with Register A data. Table 6 gives a listing of this procedure. Note, it is assumed that the required serial data is already present in right-justified format in Registers $H$ and $L$ when this procedure is implemented.


Figure 9. AD7543-8085 Interface

| LABEL | MNEMONIC | OPERAND | COMMENT |
| :---: | :---: | :---: | :---: |
|  | MVI | B, 05 | Shift Data Up to |
| LOOP | CALL | SHIFT | Most Significant |
|  | DCR | B | Segment of HL with |
|  | JNJ | LOOP | MSB as Carry |
|  | MVI | B, OC |  |
| LUP | MVI | A, 80 | SOD Enable in ACC |
|  | RAR |  | Shift in MSB of H |
|  | SIM |  | Set Interrupt Mask |
|  | STA | 8000 | Strobe Data into AD7543 |
|  | CALL | SHIFT | Get Next Bit into Carry |
|  | DCR | B |  |
|  | JNZ | LUP | Go Back if Not Finished |
|  | STA | A000 | Load DAC Register of AD7543 |
|  | RET |  | Return to Main Program |
| SHIFT | MOV | A, L $]$ |  |
|  | RAL |  | Shift H and L Left |
|  | MOV | L, A | One Place and |
|  | MOV | A, H | Leave Uppermost Bit |
|  | RAL |  | of H in Carry |
|  | MET | H, A |  |

Table 6. Sample Routine for AD7543-8085 Interface

## MECHANICAL INFORMATION

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

16 PIN PLASTIC DIP


16 PIN CERAMIC DIP


## 8-Bit Monolithic High Speed Multiplying D/A Converter

## PRELIMINARY TECHNICAL DATA

FEATURES
Exact Replacement for Industry Standard DAC-08
Fast (85ns typical) Settling Time
Linearity Error $\pm 1 / 4$ LSB ( $\pm 0.1 \%$ ) Guaranteed Over Full Temperature Range
Wide Output Voltage Compliance: -10 V to +18 V
Single Chip Monolithic Construction
16-Pin Ceramic DIP Packaging
Low Cost
MIL-STD-883 Processing Available

## PRODUCT DESCRIPTION

The AD DAC-08 is a low-cost, 8 -bit monolithic multiplying digital-to-analog converter featuring typical settling times of 85 ns . The chip contains 8 matched bipolar current steering switches, a precision resistor network, and high-speed control amplifier, thus integrating all important circuit functions on a single chip.

The AD DAC-08 provides matching of full-scale output current to the reference current within 1LSB. Analog Devices' precision linear processing makes this matching possible without. the use of laser trimming. Diffused resistors are used rather than thin-film resistors in order to provide specified performance at low cost.

The AD DAC-08 is recommended for use in applications requiring 8 -bit accuracy and fast settling times coupled with ease of use. The AD DAC-08 also provides an alternate source for designs already using the standard DAC-08.
The AD DAC-08 is available in 5 performance grades: the AD DAC-08A and AD DAC-08 are rated for the full $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military temperature range; and the AD DAC-08H, E , and C grades are specified for the 0 to $+70^{\circ} \mathrm{C}$ commercial temperature range. All models are guaranteed monotonic over their full temperature range, and all are packaged in a hermeti-cally-sealed 16 -pin ceramic dual-in-line package.


## PRODUCT HIGHLIGHTS

1. The AD DAC-08 is a true second-source equivalent to the industry standard DAC-08.
2. The versatile current-in, current-out design, choice of fixed or variable reference, and CMOS or TTL compatible inputs offer the user greater flexibility in applying the device.
3. The fast settling time allows the AD DAC-08 to be used in applications such as CRT displays, waveform generators, and high-speed analog-to-digital converters.
4. The high impedance current output can drive a resistor directly, or be used with an external op amp to produce a low impedance ouțput voltage.
5. The AD DAC-08 is available in chip form for use in hybrid microcircuits. Consult Analog Devices' chip catalog for available grades and application details.
6. The AD DAC-08 and AD DAC-08A are available fully screened to MIL-STD-883, Method 5004 Class B. A full list of tests appears on page 9-128.

SPECIFICATIONS
The $A D$ DAC-08 and $A D$ DAC-08A specifications apply for $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$, IREF $=2.0 \mathrm{~mA}$, $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted.

| MODELCHARACTERISTIC | SYMBOL | CONDITIONS | AD DAC-08 |  |  | AD DAC-08A |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| RESOLUTION |  |  |  |  | 8 |  | $\cdots$ | 8 | Bits |
| MONOTONICITY |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | GUARANTE | D |  | GUARANT |  |  |
| NONLINEARITY |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | $\pm 0.19$ |  |  | $\pm 0.1$ | \% FS ${ }^{1}$ |
| SETTLING TIME | $\mathrm{t}_{5}$ | Full Scale Step to $\pm 1 / 2 \mathrm{LSB}$ |  | 85 | 135 |  | 85 | 135 | ns |
| PROPAGATION DELAY | $t_{\text {PLH }}, t_{\text {PHL }}$ | All Bits Switched |  | 35 | 60 |  | 35 | 60 | ns |
| FULL SCALE TEMPCO | TC IFS |  |  | $\pm 10$ | $\pm 50$ |  | $\pm 10$ | $\pm 50$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| OUTPUT VOLTAGE COMPLIANCE | VOC | $\begin{aligned} & {\Delta \mathrm{I}_{\mathrm{FS}}<1 / 2 \mathrm{LSB} ;}^{\mathrm{R}_{\mathrm{OUT}}>20 \mathrm{M} \Omega \text { typ }} \\ & \hline \end{aligned}$ | -10 |  | $+18$ | -10 |  | +18 | V dc |
| FULL SCALE CURRENT | $\mathrm{IFS}_{4}$ | $\begin{aligned} & \mathrm{V}_{\text {REF }}=10.000 \mathrm{~V} ; \mathrm{R}_{14}, \mathrm{R}_{15}= \\ & 5.000 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.94 | 1.99 | 2.04 | 1.984 | 1.992 | 2.000 | mA |
| FULL SCALE SYMMETRY | $\mathrm{I}_{\text {FSS }}$ | ( $\mathrm{FSS}-\mathrm{I}_{\mathrm{FS} 2}$ ) |  | $\pm 1.0$ | $\pm 8.0$ |  | $\pm 0.5$ | $\pm 4.0$ | $\mu \mathrm{A}$ |
| ZERO SCALE CURRENT | $\mathrm{I}_{\mathrm{zs}}$ |  |  | 0.2 | 2.0 |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
| OUTPUT CURRENT RANGE | .$_{\text {IFSR }}$ | $\begin{aligned} & V-=-5.0 \mathrm{~V} \\ & \mathrm{~V}-=-7.0 \text { to }-18 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.1 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.1 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\qquad$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{LC}}=0 \mathrm{~V} \end{aligned}$ | 2.0 |  | 0.8 | 2.0 |  | 0.8 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \hline \end{aligned}$ |
| $\qquad$ | $\begin{aligned} & \mathbf{I}_{\mathrm{IL}} \\ & \mathbf{I}_{\mathbf{I H}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V} \\ & -10 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<+0.8 \mathrm{~V} \\ & 2.0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<18 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & -2.0 \\ & 0.002 \\ & \hline \end{aligned}$ | $\begin{gathered} -10 \\ 10 \\ \hline \end{gathered}$ |  | $\begin{aligned} & -2.0 \\ & 0.002 \\ & \hline \end{aligned}$ | $\begin{aligned} & -10 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| LOGIC INPUT SWING | $\mathrm{V}_{\text {IS }}$ | $\mathrm{V}-=-15 \mathrm{~V}$ | -10 |  | +18 | -10 |  | +18 | V |
| LOGIC THRESHOLD RANGE | $\mathrm{V}_{\text {IHR }}{ }^{-}$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | -10 |  | +13.5 | -10 |  | +13.5 | V |
| REFERENCE BIAS CURRENT | $\mathrm{I}_{\text {REF }}$ |  | +0.1 | -1.0 | -3.0 | +0.1 | -1.0 | -3.0 | $\mu \mathrm{A}$ |
| REFERENCE INPUT SLEW RATE | di/dt |  | 4.0 | 8.0 |  | 4.0 | 8.0 |  | $\mathrm{mA} / \mu \mathrm{s}$ |
| POWER SUPPLY SENSITIVITY | PSSI $_{\text {FS }+}$ $\mathrm{PSSI}_{\text {FS }}-$ | $\begin{aligned} & \mathrm{V}+=4.5 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ & \mathrm{~V}-=4.5 \mathrm{~V} \text { to }-18 \mathrm{~V} \\ & \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & +0.0003 \\ & \pm 0.002 \end{aligned}$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.01 \end{aligned}$ |  | $\begin{aligned} & \pm 0.0003 \\ & \pm 0.002 \end{aligned}$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.01 \end{aligned}$ | $\begin{aligned} & \% / \% \\ & \% / \% \end{aligned}$ |
| POWER SUPPLY CURRENT <br> From $+V_{S}$ <br> From - $\mathrm{V}_{\mathrm{S}}$ | $\begin{aligned} & \mathrm{I}+ \\ & \mathrm{I}- \\ & \hline \end{aligned}$ |  | $\begin{gathered} 0.4 \\ -0.8 \\ \hline \end{gathered}$ | $\begin{gathered} 2.3 \\ -6.4 \\ \hline \end{gathered}$ | $\begin{gathered} 3.8 \\ -7.8 \\ \hline \end{gathered}$ | $\begin{gathered} 0.4 \\ -0.8 \\ \hline \end{gathered}$ | $\begin{gathered} 2.3 \\ -6.4 \\ \hline \end{gathered}$ | $\begin{gathered} 3.8 \\ -7.8 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| POWER DISSIPATION | $\mathrm{P}_{\mathrm{D}}$ | $\begin{aligned} & \pm 5 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA} \\ & +5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA} \\ & \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 33 \\ & 108 \\ & 135 \\ & \hline \end{aligned}$ | $\begin{aligned} & 48 \\ & 136 \\ & 174 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 33 \\ & 108 \\ & 135 \end{aligned}$ | $\begin{aligned} & 48 \\ & 136 \\ & 174 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \hline \end{aligned}$ |

Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

## 16-PIN CERAMIC DUAL-IN-LINE

Operating Temperature

| AD DAC-08, DAC-08A. | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| AD DAC-08E, C, H . . | $\ldots$. 0 to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power Dissipation | 500 mW |
| Above $100^{\circ} \mathrm{C}$ Derate by | $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Lead Soldering Temperature | $300^{\circ} \mathrm{C}(60 \mathrm{sec})$ |
| -V S Supply to +V/ Supply | 36V |
| Logic Inputs. | $-\mathrm{V}_{\mathrm{S}}$ to (-VS $\left.+36 \mathrm{~V}\right)$ |
| $\mathrm{V}_{\mathrm{LC}}$ | $-\mathrm{V}_{\text {S }}$ to $+\mathrm{V}_{\text {S }}$ |
| Reference Inputs ( $\mathrm{V}_{14}, \mathrm{~V}_{15}$ ) | $-\mathrm{V}_{S}$ to $+\mathrm{V}_{\mathrm{S}}$ |
| Reference Input Differential |  |
| Voltage ( $\mathrm{V}_{14}$ to $\mathrm{V}_{15}$ ) . | 8V |
| eference Input Current ( $\mathrm{I}_{14}$ ) | 5.0 mA |



SPECIFICATIONS
The AD DAC-08C, E , and H specifications apply for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, $\mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}$, $T_{A}=0$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted.


Specifications subject to change without notice.


Pin Connections


THE AD DAC-08 IS ALSO AVAILABLE IN CHIP
FORM. CONSULT ANALOG DEVICES' CHIP CATALOG FOR SPECIFICATIONS AND APPLICATIONS INFORMATION.

Chip Dimensions and Pad Layout. Dimensions shown in inches and (mm).

## APPLYING THE AD DAC-08

## Reference Connections

Figure 1 shows the block diagram of the AD DAC-08 circuit. A reference current (equal to the desired full-scale output current) is applied to pin 14 . The reference amplifier adjusts the base voltage of the NPN current source transistors. The collector currents are binarily weighted, and their sum is equal to $255 / 256$ times the reference current. The binary weighting is accomplished by the diffused resistor R-2R ladder network. The individual collecter currents are steered into either the IOUT or IOUT lines by the current switches. These switches are driven by level shifters which can accept TTL or CMOS logic levels directly. The LOUT and $\overline{\mathrm{I}_{\text {OUT }}}$ lines can drive an op amp summing junction or can drive resistive loads directly due to the wide range of output compliance voltage.


Figure 1. AD DAC-08 Block Diagram
Figure 2 illustrates the connections for positive and negative references. When a positive reference is used (Figure 2a), resistor R 14 (equal to $\mathrm{V}_{\mathrm{REF}}$ divided by the desired $\mathrm{I}_{\mathrm{FS}}$ ) establishes the reference current into pin 14 . Reference amplifier bias current errors are minimized by connecting R15 (equal to R14) from pin 15 to ground. Adjustment of the output scale can be done by trimming R14, although in most applications the tight initial matching between reference current and output current will be adequate.


Figure 2a. Connections for Use with Positive Reference

Figure 2 b shows the connections for a negative reference. Note that the reference current flows from ground into pin ' 14 through R14, which should be a low TC resistor as in the positive reference configuration. Resistor R15 serves the purpose


Figure 2b. Connections for Use with Negative Reference
of bias current cancellation only and need not be a precision resistor. Note that the input impedance for a negative reference is very high, while a positive reference sees an impedance equal to R14.

When a dc reference is used, a $0.01 \mu \mathrm{~F}$ reference bypass capacitor is recommended. The reference should be a low-drift, wellregulated and filtered type, such as the AD581 10V reference IC. Other values of reference voltage may be used, provided that R14 is chosen for a reference current between 0.2 mA and 4.0 mA .

## MULTIPLYING MODE PERFORMANCE

The AD DAC-08 can be used to perform two-quadrant digitalanalog multiplication by applying an ac reference signal. When an ac reference is used, pin 15 must be offset to insure that pin 14 is always at a higher potential than pin 15.

The reference amplifier must be properly compensated in ac applications to insure stability. The value of the capacitor from pin 16 to $-\mathrm{V}_{\mathrm{S}}$ depends on the value of R14. Minimum values of compensation capacitor for R14 values of 1,2 and $5 \mathrm{k} \Omega$ are 15,37 and 75 pF respectively.

For fastest response to a pulsed reference, low values of R14 should be used, allowing smaller values of compensation capacitor. It is possible to lower the equivalent resistance at pin 14 by connecting a shunt resistor to ground. Figure 3 shows the performance with equivalent resistance of $200 \Omega$ and no compensation capacitor. Slew rate is approximately $15 \mathrm{~mA} / \mu \mathrm{s}$ under these conditions.


Figure 3. Fast Pulsed Reference Operation

## Ypea Periomanee Phatoyrils

The photographs on this page demonstrate the dynamic performance of the AD DAC-08. The AD DAC-08 is capable of extremely fast settling time, typically 85 nanoseconds for a full-scale step with $\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}$. As with any high speed circuitry, component layout must be optimized for minimum parasitic capacitances if full speed is to be realized.
Figure 4 below shows the output settling characteristic for a full-scale step. The vertical scale is 1 LSB per division. Note that the zero-to-full scale settling time (Figure 4a) to within $1 / 2 \mathrm{LSB}$ is approximately 70 nanoseconds.


Figure 4a. Zero to Full-Scale Settling


Figure 4b. Full-Scale to Zero Settling
Since the settling time of a DAC circuit includes propagation delay, slewing time, and final settling, switching time is best measured when only the LSB is switched. This minimizes the slewing time necessary. The LSB switching characteristic is shown in Figure 5.

## SETTLING TIME MEASUREMENT

It should be noted that settling time measurement is not a simple matter. Since $1 / 2 \mathrm{LSB}$ of a 2.0 mA full scale is only $4 \mu \mathrm{~A}$, a $1 \mathrm{k} \Omega$ load resistance is needed to provide adequate drive for
most oscilloscopes. However, any stray capacitance can cause the settling time of the fixture to be longer than the DAC settling time. For example, 15 pF stray capacitance can cause a settling time to $1 / 2 \mathrm{LSB}$ of nearly 100 nanoseconds in the test fixture alone. The circuit of Figure 6 reduces the capacitance at the measurement node to less than 5 pF , allowing more accurate determination of settling time.


Figure 5. LSB Switching


Figure 6. Settling Time Test Circuit

## LOGIC INPUT CIRCUIT

The AD DAC-08 digital inputs will accommodate all popular logic families. The switching threshold is adjustable by applying a voltage to the logic threshold control pin (pin 1). The threshold is nominally 1.4 volts above $\mathrm{V}_{\mathrm{LC}}$ at room temperature. For TTL/DTL interface, pin 1 is simply grounded. The logic inputs will tolerate wide voltage swings; for example, for $-\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}$, the inputs may swing between -10 V and +18 V .

## OUTPUT CONNECTIONS

The $I_{O}$ and $\bar{I}_{O}$ outputs provide the user with several possible output configurations. Current is steered into the $I_{O}$ terminal when a bit is at Logic " 1 ", and into $\overline{I_{O}}$ when the bit is at Logic " 0 ". Either output may be used, or both may be used simultaneously. If only one output is used, the unused output must still be connected to ground or some other point capable of sourcing $\mathrm{I}_{\mathrm{FS}}$.


|  | B1 | B2 | B3 | B4 | B5 | B6 | B7 | B8 | $I_{\mathrm{OmA}}$ | $\mathrm{I}_{\mathrm{O}} \mathrm{mA}$ | $\mathrm{E}_{\mathrm{O}}$ | $\mathrm{E}_{\mathrm{O}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FULL SCALE | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1.992 | 0.000 | -9.960 | 0.000 |
| FULL SCALE -LSB | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1.984 | 0.008 | -9.920 | -0.040 |
| HALF SCALE + LSB | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1.008 | 0.984 | -5.040 | -4.920 |
| HALF SCALE | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1.000 | 0.992 | -5.000 | -4.960 |
| HALF SCALE -LSB | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0.992 | 1.000 | -4.960 | -5.000 |
| ZERO SCALE +LSB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.008 | 1.984 | -0.040 | -9.920 |
| ZERO SCALE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.000 | 1.992 | 0.000 | -9.960 |

Figure 7. High Impedance Voltage Output
The wide output compliance range permits the AD DAC-08 to drive a resistive load directly. For example, with $\mathrm{I}_{\mathrm{REF}}=$ 2.0 mA , and a $5 \mathrm{k} \Omega$ resistor from pin 4 to ground, the voltage at pin 4 varies from 0 V with all bits OFF to -9.960 V with all bits ON . While this is the simplest current-to-voltage conversion, it presents a $5 \mathrm{k} \Omega$ output impedance, which adversely affects settling time and requires buffering.
An operational amplifier configured as a current-to-voltage converter will lower the output impedance and provide a voltage inversion. An output range of zero to +9.960 V is then produced with a $5 \mathrm{k} \Omega$ feedback resistor as shown in Figure 8.


Figure 8. Low Impedance Voltage Output
Bipolar output voltage ranges are also possible. Figure 9 demonstrates the simplest scheme, providing a -9.92 to +10.00 volt scale in 80 millivolt steps. The voltage output has a high impedance as shown and should be buffered with an amplifier connected as a voltage follower.


## MIL-STD-883

When designing systems for use in military/aerospace applications, components chosen must be available from several suppliers and have a proven record of reliability. The AD DAC08, as a multiple-sourced product, represents Analog Devices' commitment to serve those customers involved in high-rel system design.
The AD DAC-08 is an ideal choice for operation in severe environments. Its monolithic construction and hermeticallysealed DIP package protect it from humidity and mechanical stress, while the guaranteed specifications over temperature assure proper system performance at the temperature extremes.

For the utmost reliability, the AD DAC-08 is available with screening to MIL-STD-883, Method 5004, Class B. Table I lists the test procedures of MIL-STD-883. Analog Devices subjects each part ordered with 883 B screening to these tests on a $100 \%$ basis.

TABLE I

| TEST | METHOD |
| :---: | :---: |
| 1) Internal Visual (Pre cap) | 2010, Test Condition B |
| 2) Stabilization Bake | Method 1008, 24 hours @ $+150^{\circ} \mathrm{C}$ |
| 3) Temperature Cycling | Method 1010, Test Condition C, 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| 4) Constant Acceleration | Method 2001, Test Condition E, Y1 plane, $30,000 \mathrm{G}$ |
| 5) Seal, Fine and Gross | Method 1014, Test Condition A and C |
| 6) Burn-in Test | Method 1015, Test Condition B, 160 hours @ $+125^{\circ} \mathrm{C}$. |
| 7) Final Electrical Tests | Performed $100 \%$ to all min and max specifications on data pages. |
| 8) External Visual | Method 2009 |



Figure 10. Burn-In Circuit

Figure 9. Bipolar Voltage Output

FEATURES<br>Low Cost<br>Improved Replacement for Standard DAC80<br>3 Chip, High Reliability Construction<br>Low Power Dissipation<br>Laser-Trimmed to High Accuracy:<br>$\pm 1 / 2$ LSB Max Nonlinearity, 0 to $+70^{\circ} \mathrm{C}$<br>Guaranteed Monotonicity, 0 to $+70^{\circ} \mathrm{C}$<br>High Stability, High Current Output<br>Buried Zener Reference<br>On-Board Output Amplifier (V Models)<br>24 Lead Side Brazed Ceramic DIP

## PRODUCT DESCRIPTION

The AD DAC80 is a low cost 12-bit digital-to-analog converter, consisting of matched bipolar switches, a precision resistor network, a low-drift high-stability voltage reference and an optional output amplifier. Options include TTL compatible complementary 12 -bit binary (CBI) or 3 digit BCD (CCD) input codes, as well as current or voltage output modes. The AD DAC80 offers output voltage ranges of $\pm 2.5, \pm 5, \pm 10$, 0 to +5 , or 0 to +10 volts ( $V$ models); output current ranges (I models) are either $\pm 1 \mathrm{~mA}$ or 0 to -2 mA .
Advanced circuit design and precision processing techniques result in significant performance advantages over conventional, larger, standard DAC80 devices. An innovative 3-chip construction improves reliability by a factor of two. The AD DAC80 incorporates a fully differential, non-saturating precision current switching cell structure ${ }^{1}$ which provides greatly increased immunity to supply voltage variation. This same structure also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation. High stability, SiCr thin film resistors are trimmed with a fine resolution laser, resulting in lower differential nonlinearity errors. A low noise, high stability subsurface zener diode is used to produce a reference voltage with excellent long term stability, high external current capability and temperature cycle characteristics which challenge the best discrete zener references.
The AD DAC80 is recommended for all low cost 12 -bit D/A converter applications where reliability and cost are of paramount importance. The AD DAC80 is also ideal for use in constructing A/D conversion systems and as a building block for higher resolution D/A systems.

[^41]

## PRODUCT HIGHLIGHTS

1. The AD DAC80 directly replaces other devices of this type with significant increases in performance.
2. 3-Chip IC construction makes the AD DAC80 the optimum choice for applications where low cost and high reliability are major considerations.
3. System performance upgrading is possible without redesign.
4. The AD DAC80 offers a maximum nonlinearity error of $\pm 0.012 \%, \pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum gain drift, and a total accuracy drift in the bipolar configuration of $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.
5. The low T.C. Binary ladder guarantees that all AD DAC80 units will be monotonic over the specified temperature range.
6. Reduced power consumption requirements result in improved stability and shorter warm-up time.
7. The precision buried zener reference can supply up to 2.5 mA for use elsewhere in the application.
8. Voltage or current output modes are available in either of the BCD or binary input formats.

## SPECIFICATIONS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, rated power supplies unless otherwise noted)


## NOTES

${ }^{1}$ Least Significant Bit (LSB).
${ }^{2}$ Adjustable to zero with external trim potentiometer.
${ }^{3}$ FSR means "Full Scale Range" and is 20 V for $\pm 10 \mathrm{~V}$ range, 10 V for $\pm 5 \mathrm{~V}$ range, etc.
${ }^{4}$ To maintain drift spec internal feedback resistors must be used for current output models.
${ }^{5}$ See discussion on page 9-133.
${ }^{6}$ With gain and offset errors adjusted to zero at $+25^{\circ} \mathrm{C}$. See discussion on page 9-133.
${ }^{7}$ DAC80Z supply range is $\pm 12.0 \mathrm{~V}$ min to $\pm 16.0 \mathrm{~V} \max$ for $\pm 5 \mathrm{~V}$ and 0 to +5 V outputs.
${ }^{8}$ Maximum with no degradation of specifications with constant load.
Specifications subject to change without notice.


Figure 1. External Adjustment and Voltage Supply Connection Diagram, Current Model


Figure 2. External Adjustment and Voltage Supply Connection Diagram, Voltage Model

## NOTES:

1. $3 \mathrm{k} \Omega$ for CCD models. $5 \mathrm{k} \Omega$ for CBI models.
2. If connected to $+V_{S}$ which is permissible, power dissipation increases 200 mW .
3. CBI model, $2 \mathrm{k} \Omega$; CCD model, $0 \Omega$ and pin 20 has no internal connection.

## PIN CONFIGURATION

## 24 LEAD DUAL IN-LINE PACKAGE

| I Models | Pin \# | V Models |
| ---: | :---: | :--- |
| (MSB) Bit 1 | $\mathbf{1}$ | Bit 1(MSB) |
| Bit 2 | 2 | Bit 2 |
| Bit 3 | $\mathbf{3}$ | Bit 3 |
| Bit 4 | $\mathbf{4}$ | Bit 4 |
| Bit 5 | $\mathbf{5}$ | Bit 5 |
| Bit 6 | 6 | Bit 6 |
| Bit 7 | 7 | Bit 7 |
| Bit 8 | $\mathbf{8}$ | Bit 8 |
| Bit 9 | 9 | Bit 9 |
| Bit 10 | $\mathbf{1 0}$ | Bit 10 |
| Bit 11 | 11 | Bit 11 |
| (LSB) | Bit 12 | $\mathbf{1 2}$ |
| Bit 12 (LSB) |  |  |


| 1 Models | Pin \# | V Models |
| :---: | :---: | :---: |
| Logic Supply | 13 | Logic Supply |
| -VS | 14 | -VS |
| Iout | 15 | Vout |
| Ref Input | 16 | Ref Input |
| Bipolar Offset | 17 | Bipolar Offset |
| Scaling Network | 18 | 10V Range |
| Scaling Network | 19 | 20V Range |
| Scaling Network | 20 | Summing Junction |
| Common | 21 | Common |
| $+\mathrm{V}_{\text {S }}$ | 22 | $+\mathrm{V}_{\text {S }}$ |
| Gain Adjust | 23 | Gain Adjust |
| 6.3V VEF Out | 24 | 6.3V VEF Out |



Figure 3. Outline Dimensions (Dimensions shown in inches and (mm))

## AD DAC80 ORDERING GUIDE

MODEL
AD DAC80-CBI-V
AD DAC80-CBI-I
AD DAC80-CCD-V
AD DAC80-CCD-I
AD DAC80Z-CBI-V
AD DAC80Z-CBI-I
AD DAC80Z-CCD-V
AD DAC80Z-CCD-I

INPUT CODE

| Binary | Voltage |
| :--- | :--- |
| Binary | Current |
| Binary Coded Decimal | Voltage |
| Binary Coded Decimal | Current |
| Binary | Voltage |
| Binary | Current |
| Binary Coded Decimal | Voltage |
| Binary Coded Decimal | Current |

SUPPLY RANGE
Normal Normal Normal Normal Extended Extended Extended Extended

## DIGITAL INPUT CODES

The AD DAC80 accepts complementary digital input codes in either binary (CBI) or decimal (CCD) format. The CBI model may be connected by the user for any one of three complementary codes: CSB, COB or CTC.

| DIGITAL INPUT |  |  | ANALOG OUTPUT |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |

*Invert the MSB of the COB code with an external inverter to obtain CTC code.

## Table 1. Digital Input Codes

## ACCURACY

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it can not be corrected for. The linearity error of the AD DAC80 is specified over its entire temperature range. This means that the analog output will not vary by more than $\pm 1 / 2$ LSB, maximum, from an ideal straight line drawn between the end points (inputs all " 1 "'s and all " 0 " $s$ ) over the specified temperature range of 0 to $+70^{\circ} \mathrm{C}$.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of $\pm 1 / 2$ LSB means that the output voltage step sizes can range from $1 / 2$ LSB to $3 / 2$ LSB when the input changes from one adjacent input state to the next. Monotonicity over the 0 to $+70^{\circ} \mathrm{C}$ range is guaranteed in the AD DAC80 to ensure that the analog output will not decrease with increasing input digital codes.

## DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per ${ }^{\circ} \mathrm{C}\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$. Gain drift is established by: 1) testing the end point differences for each AD DAC80 model at $0^{\circ} \mathrm{C} ;+25^{\circ} \mathrm{C}$ and $+70^{\circ} \mathrm{C} ; 2$ ) calculating the gain error with respect to the $+25^{\circ} \mathrm{C}$ value and; 3 ) dividing by the temperature change.

Offset Drift is a measure of the actual change in output with all " 1 "'s on the input over the specified temperature range. The offset is measured at $0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ and $+70^{\circ} \mathrm{C}$. The maximum change in offset is referenced to the offset at $25^{\circ} \mathrm{C}$ and is divided by the temperature range. This drift is expressed in parts per million of full scale range per ${ }^{\circ} \mathrm{C}\left(\mathrm{ppm}\right.$ of $\left.\mathrm{FSR} /{ }^{\circ} \mathrm{C}\right)$.

## SETTLING TIME

Settling time for each AD DAC80 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 4).
Voltage Output Models. Three settling times are specified to $\pm 0.01 \%$ of full scale range (FSR); two for maximum full scale range changes of $20 \mathrm{~V}, 10 \mathrm{~V}$ and one for a 1 LSB change. The 1LSB change is measured at the major carry ( $0111 \ldots 11$ to $1000 \ldots 00$ ), the point at which the worst case settling time occurs.
Current Output Models. Two settling times are specified to $\pm 0.01 \%$ of FSR. Each is given for current models connected with two different resistive loads: 10 to 100 ohms and 1000 to 1875 ohms. Internal resistors are provided for connecting nominal load resistance of approximately 1000 to 1800 ohms for output voltage range of $\pm 1 \mathrm{~V}$ and 0 to -2 V (see Table IV).


Figure 4. Full Scale Range Settling Time vs. Accuracy

## COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy.

## POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a per cent of FSR per per cent of change in either the positive, negative, or logic supplies about the nominal power supply voltages.

## REFERENCE SUPPLY

All AD DAC80 models are supplied with an internal 6.3 volt reference voltage supply. This voltage (pin 24) is accurate to $\pm 2 \%$ and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5 mA . An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven off of the reference will result in gain variations of the AD DAC80. All gain adjustments should be made under constant load conditions.


## ANALYZING DEVICE ACCURACY OVER THE TEMPERATURE RANGE

For the purposes of temperature drift analysis, the major device components are shown in Figure 5. The reference element and buffer amplifier drifts are combined to give the total reference temperature coefficient, which is specified as $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\max$. The input reference current to the DAC, $\mathrm{I}_{\mathrm{REF}}$, is developed from the internal reference and will show the same drift rate as the reference voltage. The DAC output current, IDAC, which is a function of the digital input code, is designed to track $\mathrm{I}_{\mathrm{REF}}$; if there is a slight mismatch in these currents over temperature, it will contribute to the gain T.C. The bipolar offset resistor, $\mathrm{R}_{\mathrm{BP}}$, and gain setting resistor, $\mathrm{R}_{\mathrm{GAIN}}$, also have temperature coefficients which contribute to system drift errors. The input offset voltage drift of the output amplifier, OA , also contributes a small error.
There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.
Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full scale. A specification for total error over temperature assumes that both the zero and full scale points have been trimmed for zero error at $+25^{\circ} \mathrm{C}$. Total error is normally expressed a percentage of the full scale range. In the bipolar situation, this means the total range from $-\mathrm{V}_{\mathrm{FS}}$ to $+\mathrm{V}_{\mathrm{FS}}$.
Several new design concepts not previously used in DAC80type devices contribute to a reduction in all the error factors over temperature. The incorporation of low temperature coefficient silicon-chromium thin-film resistors deposited on a single chip, a patented, fully differential, emitter weighted, precision current steering cell structure, and a T.C. trimmed buried zener diode reference element results in superior wide temperature range performance. The full scale gain settling resistors and bipolar offset resistor are also fabricated on the chip with the same SiCr material as the ladder network, resulting in low gain and offset drift.


Figure 5. Bipolar Configuration

## MONOTONICITY AND LINEARITY

The initial linearity error of $\pm 1 / 2$ LSB max and the differential linearity error of $\pm 3 / 4 \mathrm{LSB}$ max guarantee monotonic performance over the range of 0 to $+70^{\circ} \mathrm{C}$. It can therefore be assumed that linearity errors are insignificant in computation of total temperature errors.

## UNIPOLAR ERRORS

Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift of $3 \mathrm{ppm} /{ }^{\circ} \mathrm{Cmax}$ (which comes from leakage currents and drift in the output amplifier (OA)) causes a linear shift in the transfer curve as shown in Figure 6. The gain drift causes a change in the slope of the curve and results from reference drift, DAC drift, and drift in $\mathrm{R}_{\text {GAIN }}$ relative to the DAC resistors for a total of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max. Total absolute error due to all of these effects is guaranteed to be less than $\pm 0.15 \%$ of full scale from 0 to $+70^{\circ} \mathrm{C}$.

## BIPOLAR RANGE ERRORS

The analysis is slightly more complex in the bipolar mode. In this mode $\mathrm{R}_{\mathrm{BP}}$ is connected to the summing node of the output amplifier (see Figure 5) to generate a current which, exactly balances the current of the MSB so that the output voltage is zero with only the MSB on.

Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in $\mathrm{I}_{\text {REF }}$ and thus $I_{D A C}$, so that $I_{D A C}$ will always be exactly balanced by $I_{B P}$ with the MSB turned on. This effect is shown in Figure 6. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of $R_{B P}$ to the DAC resistors is usually the largest component of bipolar drift, but in the AD DAC80 this error is held to $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$. Gain drift in the DAC also contributes to bipolar offset drift, as well as full scale drift, but again is held to $7 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max. The total of all these errors is held to $\pm 0.1 \%$ of full scale from 0 to $+70^{\circ} \mathrm{C}$. Note that, in the bipolar ranges, full scale is defined as the total range from $-\mathrm{V}_{\mathrm{FS}}$ to $+\mathrm{V}_{\mathrm{FS}}$.


Figure 6. Unipolar and Bipolar Drifts

## Using the AD DAC80

## $\pm 12$ VOLT SUPPLY OPERATION

The $\mathbf{Z}$ models will operate with supply voltages as low as $\pm 11.4 \mathrm{~V}$. It is recommended that output voltage ranges -10 V to +10 V and 0 V to +10 V not be used with the Z model if the supply voltages are ever less than the recommended $\pm 12 \mathrm{~V}$. The output amplifier may saturate if $\left|V_{\text {SUPPLY }}\right|-\mid V_{\text {OUT }}$ $\max \mid<2.0 \mathrm{~V}$. This applies to units with both CBI and CCD input codes. Except for operation at lower supply voltages, the AD DAC80Z and AD DAC80 operation is ídentical.

## POWER SUPPLY CONNECTIONS

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams (Figures 1 and 2). These capacitors ( $1 \mu \mathrm{~F}$ electrolytic recommended) should be located close to the AD DAC80. Electrolytic capacapacitors, if used, should be paralleled with $0.01 \mu \mathrm{~F}$ ceramic capacitors for optimum high frequency performance.

## EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external OFFSET and GAIN potentiometers. These potentiometers should be connected as shown in the block diagrams and adjusted as described below. TCR of the potentiometers should be $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less. The $3.9 \mathrm{M} \Omega$ and $33 \mathrm{M} \Omega$ resistors ( $20 \%$ carbon or better) should be located close to the AD DAC80


Figure 7. Equivalent Resistances


Figure 8. Relationship of OFFSET and GAIN Adjustments for a UNIPOLAR D/A Converter. (Input, Horizontal; Output, Vertical).
to prevent noise pick-up. If it is not convenient to use these high-value resistors, a functionally equivalent " T " network, as shown in Figure 7 may be substituted in each case. The gain adjust (pin 23) is a high impedance point and a $0.01 \mu \mathrm{~F}$ ceramic capacitor should be connected from this pin to common to prevent noise pick-up. Figures 8 and 9 show the relationship of the OFFSET and GAIN adjustments to the unipolar and bipolar D/A converters.
Offset Adjustment. For unipolar (CSB, CCD) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar (COD, CTC) configurations, apply the . digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10 V . See Table II for corresponding codes and the block diagrams for offset adjustment connections.
Gain Adjustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the block diagrams for gain adjustment connections.


Figure 9. Relationship of OFFSET and GAIN Adjustments for a BIPOLAR D/A CONVERTER. (Input, Horizontal; Output, Vertical).

| digital input |  | analog output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12 Bit Resolution |  | voltage* |  | CURRENT |  |
|  | MSB LSB | 0 to +10V | $\pm 10 \mathrm{~V}$ | 0 to -2mA | $\pm 1 \mathrm{~mA}$ |
| $\sum_{\tilde{0}}^{\substack{0}}$ | $\begin{aligned} & 000000000000 \\ & 011111111111 \\ & 10000000000 \\ & 111111111111 \\ & 1 \text { LSB } \end{aligned}$ | $\begin{aligned} & +9.9976 \mathrm{~V} \\ & +5.0000 \mathrm{~V} \\ & +4.9976 \mathrm{~V} \\ & 0.0000 \mathrm{~V} \\ & 2.44 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & +9.9951 \mathrm{~V} \\ & 0.0000 \mathrm{~V} \\ & -0.0049 \mathrm{~V} \\ & -10.0000 \mathrm{~V} \\ & 4.88 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & -1.9995 \mathrm{~mA} \\ & -1.0000 \mathrm{~mA} \\ & -0.9995 \mathrm{~mA} \\ & 0.0000 \mathrm{~mA} \\ & 0.488 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & -0.9995 \mathrm{~mA} \\ & 0.0000 \mathrm{~mA} \\ & +0.0005 \mathrm{~mA} \\ & 0.488 \mu \mathrm{~V} \\ & +1.000 \mathrm{~mA} \end{aligned}$ |
| $n$ $\frac{n}{0}$ $\frac{0}{2}$ 0 0 | 3 Digital Resolution <br> MSB <br> LSB <br> 011001100110 <br> 011001101111 <br> 011011111111 <br> 111111111111 <br> 1LSB | $\begin{aligned} & +9.990 \mathrm{~V}^{* \bullet} \\ & +9.900 \mathrm{~V} \\ & +9.000 \mathrm{~V} \\ & 0.000 \mathrm{~V} \\ & 10.00 \mathrm{mV} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \end{aligned}$ | $-1.249 \mathrm{~mA}$ <br> $-1.238 \mathrm{~mA}$ <br> $-1.125 \mathrm{~mA}$ <br> 0.000 mA <br> $1.25 \mu \mathrm{~A}$ | $\begin{aligned} & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \\ & \hline \end{aligned}$ |


${ }^{-*}$ Normal full scale range with correct codes: output can go higher if illegal codes are applied.
Table II. Digital Input/Analog Output

## VOLTAGE OUPUT MODELS

Internal scaling resistors provided in the DAC80 may be connected to produce bipolar output voltage ranges of $\pm 10, \pm 5$ or $\pm 2.5 \mathrm{~V}$ or unipolar output voltage ranges of 0 to +5 or 0 to +10V (see Figure 10).


Figure 10. Output Amplifier Voltage Range Scaling Circuit

Gain and offset drift are minimized in the DAC80 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time is specified for a full scale range change: 5 microseconds for $8 \mathrm{k} \Omega$ or $10 \mathrm{k} \Omega$ feedback resistors; 3 microseconds for a $5 \mathrm{k} \Omega$ feedback resistor.

| Output <br> Range | Digital <br> Input Codes | Connect <br> Pin 15 to | Connect <br> Pin 17 to | Connect <br> Pin 19 to | Connect <br> Pin 16 to |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 19 | 20 | 15 | 24 |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 18 | 20 | N.C. | 24. |
| $\pm 2.5 \mathrm{~V}$ | COB or CTC | 18 | 20 | 20 | 24 |
| 0 to +10 V | CSB | 18 | 21 | N.C. | 24 |
| 0 to +5 V | CSB | 18 | 21 | 20 | 24 |
| 0 to +10 V | CCD | 19 | N.C. | 15 | 24 |

## Table III. Output Voltage Range ConnectionsVoltage Model AD DAC80

The equivalent resistive scaling network and output circuit of the current model are shown in Figures 11 and 12. External $\mathrm{R}_{\mathrm{LS}}$ or $\mathrm{R}_{\mathrm{LP}}$ resistors are required to produce exactly 0 to -2 V or $\pm 1 \mathrm{~V}$ output. TCR of these resistors should be $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less to maintain the AD DAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.


## Figure 11. Internal Scaling Resistors

Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of $\pm 1 \mathrm{~V}$ or 0 to -2 V . These resistors ( $\mathrm{R}_{\mathrm{LI}}$ ) are an integral part of the AD DAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external $\mathrm{R}_{\mathrm{L}}$ ( or $\mathrm{R}_{\mathrm{F}}$ ) resistors should have a TCR of $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less to minimize drift. This will typically add $\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}+$ the $T C R$ of $R_{L}$ (or $R_{F}$ ) to the total drift.


Figure 12. AD DAC80 Current Model Equivalent Output Circuit

| Digital Input Codes | Output Range | Internal Resistance $\mathbf{R}_{\mathbf{L I}}$ | 1\% Metal Film External Resistance $\mathbf{R}_{\mathbf{L S}} \quad \mathbf{R}_{\mathbf{L} \mathbf{P}}$ |  | $\mathbf{R}_{\text {LI }}$ Connections |  |  | Reference | Bipolar Offset |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Connect <br> Pin 15 to | Connect <br> Pin 18 to | Connect <br> Pin 20 to | Connect <br> Pin 16 to | Connect <br> Pin 17 to | $\mathrm{R}_{\mathrm{LS}}$ | $\mathbf{R}_{\text {LP }}$ |
| CSB | 0 to -2 V | $0.968 \mathrm{k} \Omega$ | $210 \Omega$ | N/A | 20 | 19 \& $\mathrm{R}_{\mathrm{LS}}$ | 15 | 24 | Com (21) | Between <br>  <br> Com (21) | N/A |
| CCD | 0 to -2 V | $3 \mathrm{k} \Omega$ | N/A | $3.57 \mathrm{k} \Omega$ | N.C. | Com (21) | N.C. | 24 | N.C. | N/A | Between <br> Pin 15 \& 21 |
| COB or CTC | $\pm 1 \mathrm{~V}$ | $1.2 \mathrm{k} \Omega$ | $249 \Omega$ | N/A | 18 | 19 | $\mathrm{R}_{\mathrm{LS}}$ | 24 | 15 | Between <br>  <br> Com (21) | N/A |

Table IV. Current Model/Resistive Load Connections

## DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance, $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{LI}},+\mathrm{R}_{\mathrm{LS}}$, connected as shown in Figure ' 13 will generate a voltage range, $\mathrm{V}_{\mathrm{OUT}}$, determined by:

$$
\mathrm{V}_{\text {OUT }}=-2 \mathrm{~mA} \quad\left(\frac{6.6 \mathrm{k} \times \mathrm{R}_{\mathrm{L}}}{6.6 \mathrm{k}+\mathrm{R}_{\mathrm{L}}}\right)
$$

Where $R_{L} \max =1.54 \mathrm{k} \Omega$
and VOUT $\max =-2.5 \mathrm{~V}$
To achieve specified drift, connect the internal scaling resistor $\left(\mathrm{R}_{\mathrm{LI}}\right)$ as shown in Table IV to an external metal film trim resistor ( $\mathrm{R}_{\mathrm{LS}}$ ) to provide full scale output voltage range of 0 to -2 V . With $\mathrm{R}_{\mathrm{LS}}=0, \mathrm{~V}_{\text {OUT }}=-1.69 \mathrm{~V}$.


Figure 13. Equivalent Circuit AD DAC8O-CBI-I Connected for Unipolar Voltage Output with Resistive Load
CCD Input Code: Connect the internal scaling resistors as shown in Table V and add an external metal film resistor ( $\mathrm{R}_{\mathrm{LP}}$ ) in parallel as shown in Figure 14 to obtain a 0 to -2 volt full scale output voltage range for $C C D$ input codes.

$$
\begin{aligned}
& \text { With } \mathrm{R}_{\mathrm{L}}=\frac{\mathrm{R}_{\mathrm{LI}} \times \mathrm{R}_{\mathrm{LP}}}{\mathrm{R}_{\mathrm{LI}}+\mathrm{R}_{\mathrm{LP}}} \\
& \mathrm{~V}_{\mathrm{OUT}}=-1.25 \mathrm{~mA}\left(\frac{6.9 \mathrm{k} \times \mathrm{R}_{\mathrm{L}}}{6.9 \mathrm{k}+\mathrm{R}_{\mathrm{L}}}\right) \\
& \text { If } \mathrm{R}_{\mathrm{LP}}=\infty, \mathrm{V}_{\mathrm{OUT}}=-3.62 \mathrm{~V}
\end{aligned}
$$



Figure 14. AD DAC80-CCD-I Connected for Voltage Output with Resistive Load

## DRIVING A RESISTOR LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure $15, R_{L}=R_{L I}+R_{\text {LS }} . V_{\text {OUT }}$ is determined by:
$\mathrm{V}_{\text {OUT }}= \pm 1 \mathrm{~mA}\left(\frac{\mathrm{R}_{\mathrm{L}} \times 3.22 \mathrm{k}}{\mathrm{R}_{\mathrm{L}}+3.22 \mathrm{k}}\right)$
Where $\mathrm{R}_{\mathrm{L}} \max =11.18 \mathrm{k} \Omega$
$V_{\text {OUT }} \max = \pm 2.5 \mathrm{~V}$
To achieve specified drift, connect the internal scaling resistors ( $\mathrm{R}_{\mathrm{LI}}$ ) as shown in Table IV for the COB or CTC codes and add an external metal film resistor ( $\mathrm{R}_{\mathrm{LS}}$ ) in series to obtain a full scale output range of $\pm 1 \mathrm{~V}$. In this configuration, with $\mathrm{R}_{\mathrm{LS}}$ equal to zero, the full scale range will be $\pm 0.874 \mathrm{~V}$.

## DRIVING AN EXTERNAL OP AMP

The current model AD DAC80 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. As seen in Figure 16.
$V_{\text {OUT }}=$ IOUT $\times R_{F}$


Figure 15. AD DAC80-CBI-I Connected for Bipolar Output Voltage with Resistive Load
where IOUT is the AD DAC80 output current and $\mathrm{R}_{\mathrm{F}}$ is the feedback resistor. Using the internal feedback resistors of the current model AD DAC80 provides output voltage ranges the same as the voltage model AD DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table V and Figure 16.

| Output <br> Range | Digital <br> Input Codes | Connect <br> A to | Connect <br> Pin 17 to | Connect <br> Pin 19 to | Connect <br> Pin 16 to |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 19 | 15 | A | 24 |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 18 | 15 | N.C. | 24 |
| $\pm 2.5 \mathrm{~V}$ | COB or CTC | 18 | 15 | 15 | 24 |
| 0 to +10 V | CSB | 18 | 21 | N.C. | 24 |
| 0 to +5 V | CSB | 18 | 21 | 15 | 24 |
| 0 to +10 V | CCD | 19 | N.C. | A | 24 |

## Table V. Voltage Range of Current Output AD DAC80


*FOR FAST SETTLING TIMES
Figure 16. External Op Amp - Using Internal Feedback Resistors

## OUTPUT LARGER THAN 20V RANGE

For output voltage ranges larger than $\pm 10$ volts, a high voltage op amp may be employed with an external feedback resistor. Use IOUT values of $\pm 1 \mathrm{~mA}$ for bipolar voltage ranges and -2 mA for unipolar voltage ranges (see Figure 17). Use protection diodes when a high voltage op amp is used.

The feedback resistor, $\mathrm{R}_{\mathrm{F}}$, should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between $\mathrm{R}_{\mathrm{F}}$ and the internal scaling resistor network. This will typically add $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}+\mathrm{R}_{\mathrm{F}}$ drift to total drift.

*FOR OUTPUT VOLTAGE SWINGS UP TO 140 V p.p.
Figure 17. External Op Amp - Using External Feedback Resistors

AD DAC85

## FEATURES

Improved Replacement for Standard DAC85<br>3 Chip, High Reliability Construction Low Power Dissipation<br>Laser-Trimmed to High Accuracy: $\pm 3 / 4$ LSB Max Nonlinearity, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (AD DAC85 MIL)<br>High Stability, High Current Output<br>Buried Zener Reference<br>On-Board Output Amplifier (V Models)<br>24 Lead Side Brazed Ceramic DIP



## PRODUCT HIGHLIGHTS

1. The AD DAC85 directly replaces other devices of this type with significant increases in performance.
2. 3-Chip IC construction makes the AD DAC85 the optimum choice for applications where performance and reliability are major considerations.
3. System performance upgrading is possible without redesign.
4. The AD DAC85 offers a maximum nonlinearity error of $\pm 0.012 \%, \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum gain drift, and a total accuracy drift in the bipolar configuration of $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.
5. The low T.C. Binary ladder guarantees that all AD DAC85 units will be monotonic over the specified temperature range.
6. Reduced power consumption requirements result in improved stability and shorter warm-up time.
7. The precision buried zener reference can supply up to 2.5 mA for use elsewhere in the application.
8. Voltage or current output modes are available in either of the BCD or binary input formats.

## SPECIFICATIONS <br> (Typical @ $+25^{\circ} \mathrm{C}$ unless otherwise specified)



## NOTES

*Specifications same as AD DAC85C CBI.
${ }^{1}$ Adjustablé to zero with external trim potentiometer.
${ }^{2}$ FSR means "full scale range" and is 20 V for $\pm 10 \mathrm{~V}$ range, 10 V for $\pm 5 \mathrm{~V}$ range, etc.
${ }^{3}$ To maintain drift spec internal feedback resistors must be used for current output models;
the buried zener reference drift is a nonlinear function of temperature: all devices are
tested to insure that actual drift at any temperature within the specified operating
range is less than guaranteed maximum.
${ }^{4}$ With no degradation of specifications under constant load.
Specifications subject to change without notice.

## MIL-STD-883B

The rigors of the military/aerospace environment (temperature extremes, humidity, mechanical stress, etc.), demand the utmost in electronic circuits. The AD DAC85 with the inherent reliability of integrated circuit construction, was designed with these applications in mind. To further insure reliability, the AD DAC85 is offered with $100 \%$ screening to MIL-STD-883B, method 5008.

Table I details the test procedures of MIL-STD-883B. All AD DAC85 models with an 883B suffix have been processed in accordance with these tests on a $100 \%$ basis: AD DAC85 MIL-CBI-V-883B is an example of 883 B designation.

| TEST | METHOD | PURPOSE |
| :---: | :---: | :---: |
| 1) Internal Visual (Pre cap) | 2017 | Removes potentially defective parts with respect to bonding, metalization, etc. |
| 2) Stabilization Bake | Method 1008, Test Condition C, 24 hours @ $+150^{\circ} \mathrm{C}$ | Stabilizes circuit elements, thin film resistors. |
| 3) Temperature Cycling | Method 1010, Test Condition C, 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Changes operating characteristics. |
| 4) Consstant Acceleration | Method 2001, Test Condition B, Y1 plane, 10 kg | Removes potential failures due to weak wire or chip bonding; insures package integrity. |
| 5) Seal, Fine and Gross | Method 1014, Test Condition A or $B$ and $\mathrm{C}, 5 \times 10^{-7} \mathrm{cc} / \mathrm{sec}$ | Verifies hermetic sealing. |
| 6) Burn-in Test | Method 1015, Test Condition D, 168 hours @ $+125^{\circ} \mathrm{C}$ | Removes potential electrical failures. |
| 7) Final Electrical Tests | Performed at $+25^{\circ} \mathrm{C}$, maximum and minimum operating temperatures | Removes any failures from the above tests and verifies electrical specifications. |
| 8) External Visual | Method 2009 | Insures physical condition of package and branding. |

## AD DAC85 ORDERING GUIDE

| MODEL | INPUT <br> CODE | OUTPUT <br> MODE | TEMPERATURE <br> RANGE |
| :--- | :--- | :--- | :--- |
| AD DAC85C-CBI-V | Binary | Voltage | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| AD DAC85C-CBI-I | Binary | Current | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| AD DAC85-CBI-V | Binary | Voltage | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD DAC85-CBI-I | Binary | Current | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD DAC85LD-CBI-V | Binary | Voltage | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD DAC85LD-CBI-I | Binary | Current | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD DAC85MIL-CBI-V | Binary | Voltage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD DAC85MIL-CBI-I | Binary | Current | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD DAC85C-CCD-V | Binary Coded Decimal | Voltage | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| AD DAC85C-CCD-I | Binary Coded Decimal | Current | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| AD DAC85-CCD-V | Binary Coded Decimal | Voltage | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD DAC85-CCD-I | Binary Coded Decimal | Current | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |



Figure 1. External Adjustment and Voltage Supply Connection Diagram, Current Model


Figure 2. External Adjustment and Voltage Supply Connection Diagram, Voltage Model

## NOTES:

1. $3 \mathrm{k} \Omega$ for CCD models. $5 \mathrm{k} \Omega$ for CBI models.
2. If connected to $+\mathrm{V}_{S}$ which is permissible, power dissipation increases 200 mW .
3. CBI model, $2 \mathrm{k} \Omega ; \mathrm{CCD}$ model, $0 \Omega$ and pin 20 has no internal connection.

## PIN CONFIGURATION

24 LEAD DUAL IN-LINE PACKAGE

| $\begin{array}{r} \text { IN } \\ (\mathrm{MSB}) \end{array}$ | odels | Pin \# | V Models |
| :---: | :---: | :---: | :---: |
|  | Bit 1 | 1 | Bit 1(MSB) |
|  | Bit 2 | 2 | Bit 2 |
|  | Bit 3 | 3 | Bit 3 |
|  | Bit 4 | 4 | Bit 4 |
|  | Bit 5 | 5 | Bit 5 |
|  | Bit 6 | 6 | Bit 6 |
|  | Bit 7 | 7 | Bit 7 |
|  | Bit 8 | 8 | Bit 8 |
|  | Bit 9 | 9 | Bit 9 |
|  | Bit 10 | 10 | Bit 10 |
|  | Bit 11 | 11 | Bit 11 |
| (LSB) | Bit 12 | 12 | Bit 12 (LSB) |


| I Models | Pin \# | V Models |
| :---: | :---: | :---: |
| Logic Supply | 13 | Logic Supply |
| - $\mathrm{V}_{\mathrm{S}}$ | 14 | - $\mathrm{V}_{\mathrm{S}}$ |
| lout | 15 | $V_{\text {OUT }}$ |
| Ref Input | 16 | Ref Input |
| Bipolar Offset | 17 | Bipolar Offset |
| Scaling Network | 18 | 10V Range |
| Scaling Network | 19 | 20V Range |
| Scaling Network | 20 | Summing Junction |
| Common | 21 | Common |
| $+\mathrm{V}_{\text {S }}$ | 22 | $+\mathrm{V}_{\text {S }}$ |
| Gain Adjust | 23 | Gain Adjust |
| 6.3V $\mathrm{VEF}^{\text {Rut }}$ | 24 | 6.3V VEFF Out |



Figure 3. Outline Dimensions
(Dimensions shown in inches and (mm))

## DIGITAL INPUT CODES

The AD DAC85 accepts complementary digital input codes in either binary (CBI) or decimal (CCD) format. The CBI model may be connected by the user for any one of three complementary codes: CSB, COB or CTC.

| DIGITAL INPUT |  | ANALOG OUTPUT |  |  |
| :--- | :--- | :--- | :--- | :--- |

- Invert the MSB of the COB code with an external inverter to obtain CTC code.


## Table 1. Digital Input Codes

## ACCURACY

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it can not be corrected for. The linearity error of the AD DAC85 is specified over its entire temperature range. This means that the analog output will not vary by more than $\pm 1 / 2 \mathrm{LSB}$, maximum, from an ideal straight line drawn between the end points (inputs all " 1 " $s$ and all " 0 "s) over the specified temperature range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of $\pm 1 / 2$ LSB means that the output voltage step sizes can range from $1 / 2 \mathrm{LSB}$ to $3 / 2 \mathrm{LSB}$ when the input changes from one adjacent input state to the next. Monotonicity over the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ range is guaranteed in the AD DAC85 to insure that the analog output will not decrease with increasing input digital codes.

## DRIFT

Guin Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per ${ }^{\circ} \mathrm{C}\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$. Gain drift is established by: 1 ) testing the end point differences for each AD DAC85 model at the lowest operating temperature, $+25^{\circ} \mathrm{C}$ and the highest operating temperature; 2) calculating the gain error with respect to the $+25^{\circ} \mathrm{C}$ value and; 3 ) dividing by the temperature change.
Offset Drift is a measure of the actual change in output with all " 1 "'s on the input over the specified temperature range. For example, the offset for the "C" version is measured at $0^{\circ} \mathrm{C}$, $+25^{\circ} \mathrm{C}$ and $+70^{\circ} \mathrm{C}$. The maximum change in offset is referenced to the offset at $25^{\circ} \mathrm{C}$ and is divided by the temperature range. This drift is expressed in parts per million of full scale range per ${ }^{\circ} \mathrm{C}$ (ppm of FSR/ ${ }^{\circ} \mathrm{C}$ ).

## SETTLING TIME

Settling time for each AD DAC85 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 4).

Voltage Output Models. Three settling times are specified to $\pm 0.01 \%$ of full scale range (FSR); two for maximum full scale range changes of $20 \mathrm{~V}, 10 \mathrm{~V}$ and one for a 1 LSB change. The 1LSB change is measured at the major carry ( $0111 \ldots 11$ to $1000 \ldots 00$ ), the point at which the worst case settling time occurs.

Current Output Models. Two settling times are specified to $\pm 0.01 \%$ of FSR. Each is given for current models connected with two different resistive loads: 10 to 100 ohms and 1000 to 1875 ohms. Internal resistors are provided for connecting nominal load resistances of approximately 1000 to 1800 ohms for output voltage range of $\pm 1 \mathrm{~V}$ and 0 to -2 V (see Table IV).


Figure 4. Full Scale Range Settling Time vs. Accuracy

## COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy.

## POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a per cent of FSR per per cent of change in either the positive, negative, or logic supplies about the nominal power supply voltages.

## REFERENCE SUPPLY

All AD DAC85 models are supplied with an internal 6.3 volt reference voltage supply. This voltage (pin 24) is accurate to $\pm 2 \%$ and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5 mA . An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven off of the reference will result in gain variations of the AD DAC85. All gain adjustments should be made under constant load conditions.

## Using the AD DAC85

## POWER SUPPLY CONNECTIONS

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams (Figures 1 and 2 ). These capacitors ( $1 \mu \mathrm{~F}$ electrolytic recommended) should be located close to the AD DAC85. Electrolytic capacitors, if used, should be paralleled with $0.01 \mu \mathrm{~F}$ ceramic capacitors for optimum high frequency performance.

## EXTERNAL OFFSET AND’GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external OFFSET and GAIN potentiometers. These potentiometers should be connected as shown in the block diagrams and adjusted as described below. TCR of the potentiometers should be $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less. The $3.9 \mathrm{M} \Omega$ and $18 \mathrm{M} \Omega$ resistors ( $20 \%$ carbon or better) should be located close to the AD DAC85 to prevent noise pick-up. If it is not convenient to use these high-value resistors, a functionally equivalent " T "' network, as shown in Figure 7 may be substituted in each case. The gain adjust (pin 23) is a high impedance point and a $0.01 \mu \mathrm{~F}$ ceramic capcitor should be connected from this pin to com-


Figure 7. Equivalent Resistances


Figure 8. Relationship of OFFSET and GAIN Adjustments for a UNIPOLAR D/A Converter. (Input, Horizontal; Output, Vertical).
mon to prevent noise pick-up. Figures 8 and 9 show the relationship of the OFFSET and GAIN adjustments to the unipolar and bipolar D/A converter.
Offset Adjustment. For unipolar (CSB, CCD) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero "output. For bipolar (COD, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10 V . See Table II for corresponding codes and the block diagrams for offset adjustment connections.
Gain Adiustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the block diagrams for gain adjustment connections.


Figure 9. Relationship of OFFSET and GAIN Adjustments for a BIPOLAR D/A CONVERTER. (Input, Horizontal; Output, Vertical).

| dIGITAL INPUT <br> 12 Bit Resolution |  | ANALOG OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | voltage* |  | CURRENT |  |
|  | MSB LSB | 0 to +10V | $\pm 10 \mathrm{~V}$ | 0 to -2mA | $\pm 1 \mathrm{~mA}$ |
| $\frac{\frac{b}{2}}{\frac{0}{0}}$ | 000000000000 <br> 011111111111 <br> 100000000000 <br> 111111111111 <br> 1LSB | $+9.9976 \mathrm{~V}$ <br> $+5.0000 \mathrm{~V}$ <br> $+4.9976 \mathrm{~V}$ <br> 0.0000 V <br> 2.44 mV | $+9.9951 \mathrm{~V}$ <br> 0.0000 V <br> $-0.0049 \mathrm{~V}$ <br> $-10.0000 \mathrm{~V}$ <br> 4.88 mV | $\begin{aligned} & -1.9995 \mathrm{~mA} \\ & -1.0000 \mathrm{~mA} \\ & -0.999 \mathrm{~mA} \\ & 0.0000 \mathrm{~mA} \\ & 0.488 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & -0.9995 \mathrm{~mA} \\ & 0.0000 \mathrm{~mA} \\ & +0.0005 \mathrm{~mA} \\ & 0.488 \mu \mathrm{~V} \\ & +1.000 \mathrm{~mA} \end{aligned}$ |
| $\begin{aligned} & \frac{n}{u} \\ & \frac{0}{2} \\ & \frac{0}{2} \\ & 0 \end{aligned}$ | 3 Digital Resolution <br> MSB <br> LSB <br> 011001100110 <br> 011001101111 <br> 011011111111 <br> 111111111111 <br> 1LSB. | $\begin{aligned} & +9.990 \mathrm{~V}^{*} \\ & +9.900 \mathrm{~V} \\ & +9.000 \mathrm{~V} \\ & 0.000 \mathrm{~V} \\ & 10.00 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \\ & \mathrm{N} \end{aligned}$ | $\begin{aligned} & -1.249 \mathrm{~mA} \\ & -1.238 \mathrm{~mA} \\ & -1.125 \mathrm{~mA} \\ & 0.000 \mathrm{~mA} \\ & 1.25 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \\ & \text { N/A } \\ & \hline \end{aligned}$ |


${ }^{-}$Normal full scale range with correct codes: ourput can go higher if illegal codes are applic.

Table II. Digital Input/Analog Output

## VOLTAGE OUTPUT MODELS

Internal scaling resistors provided in the AD DAC85 may be connected to produce bipolar output voltage ranges of $\pm 10, \pm 5$ or $\pm 2.5 \mathrm{~V}$ or unipolar output voltage ranges of 0 to +5 or 0 to +10 V (see Figure 10).


Figure 10. Output Amplifier Voltage Range Scaling Circuit

Gain and offset drift are minimized in the AD DAC85 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time is specified for a full scale range change: 5 microseconds for $8 \mathrm{k} \Omega$ or $10 \mathrm{k} \Omega$ feedback resistors; 3 microseconds for a $5 \mathrm{k} \Omega$ feedback resistor.

| Output Range | $\begin{gathered} \text { Digital } \\ \text { Input Codes } \end{gathered}$ | Connect <br> Pin 15 to | Connect <br> Pin 17 to | Connect Pin 19 to | Connect Pin 16 to |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 19 | 20 | 15 | $2+$ |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 18 | 20 | N.C. | $2+$ |
| $\pm 2.5 \mathrm{~V}$ | COB or CTC | 18 | 20 | 20 | $2+$ |
| 0 to +10 V | CSB | 18 | 21 | N.C. | 24 |
| 0 to +5 V | CSB | 18 | 21 | 20 | 24 |
| 0 to +10 V | CCD | 19 | N.C. | 15 | 24 |

## Table III. Output Voltage Range ConnectionsVoltage Model AD DAC85

The equivalent resistive scaling network and output circuit of the current model are shown in Figures 11 and 12. External $\mathrm{R}_{\mathrm{LS}}$ or $\mathrm{R}_{\mathrm{LP}}$ resistors are required to produce exactly 0 to -2 V or $\pm 1 \mathrm{~V}$ output. TCR of these resistors should be $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less to maintain the AD DAC85 output specifications. If exact output ranges are not required, the external resistors are not needed.


Figure 11. Internal Scaling Resistors
Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of $\pm 1 \mathrm{~V}$ or 0 to -2 V . These resistors ( $\mathrm{R}_{\mathrm{LI}}$ ) are an integral part of the AD DAC85 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external $\mathrm{R}_{\mathrm{L}}$ ( or $\mathrm{R}_{\mathrm{F}}$ ) resistors should have a TCR of $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less to minimize drift. This will typically add $\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}+$ the TCR of $\mathrm{R}_{\mathrm{L}}$ (or $\mathrm{R}_{\mathrm{F}}$ ) to the total drift.


Figure 12. AD DAC85 Current Model Equivalent Output Circuit

|  |  | Internal |  | Film | $\mathbf{R}_{\text {L1 }}$ Connections |  |  | Reference | Bipolar Offset |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Input Codes | Output Range | Resistance $\mathbf{R}_{\mathbf{L I}}$ | $\begin{aligned} & \text { Exterr } \\ & \mathbf{R}_{\mathbf{L S}} \end{aligned}$ | esistance $\mathbf{R}_{\mathbf{L P}}$ | Connect <br> Pin 15 to | Connect <br> Pin 18 to | $\begin{aligned} & \text { Connect } \\ & \text { Pin } 20 \text { to } \end{aligned}$ | Connect <br> Pin 16 to | Connect <br> Pin 17 to | $\mathrm{R}_{\mathrm{LS}}$ | $\mathbf{R}_{\text {LP }}$ |
| CSB | 0 to -2 V | $0.968 \mathrm{k} \Omega$ | $210 \Omega$ | N/A | 20 | 19 \& R LSS | 15 | 24 | Com (21) | Between Pin 18 \& Com (21) | N/A |
| CCD | 0 to -2 V | $3 \mathrm{k} \Omega$ | N/A | $3.57 \mathrm{k} \Omega$ | N.C. | Com (21) | N.C. | 24 | N.C. | $\mathrm{N} / \mathrm{A}$ | Between Pin 15 \& 21 |
| COB or CTC | $\pm 1 \mathrm{~V}$ | $1.2 \mathrm{k} \Omega$ | $249 \Omega$ | N/A | 18 | 19 | $\mathrm{R}_{\mathrm{LS}}$ | 24 | 15 | Between <br>  <br> Com (21) | N/A |

Table IV. Current Model/Resistive Load Connections

## DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance, $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{LI}},+\mathrm{R}_{\mathrm{LS}}$, connected as shown in Figure 13 will generate a voltage range, $\mathrm{V}_{\mathrm{OUT}}$, determined by:

$$
\mathrm{V}_{\text {OUT }}=-2 \mathrm{~mA} \quad\left(\frac{6.6 \mathrm{k} \times \mathrm{R}_{\mathrm{L}}}{6.6 \mathrm{k}+\mathrm{R}_{\mathrm{L}}}\right)
$$

Where $\mathrm{R}_{\mathrm{L}} \max =1.54 \mathrm{k} \Omega$
and $V_{\text {OUT }} \max =-2.5 \mathrm{~V}$
To achieve specified drift, connect the internal scaling resistor $\left(\mathrm{R}_{\mathrm{LI}}\right)$ as shown in Table IV to an external metal film trim resistor ( $\mathrm{R}_{\mathrm{LS}}$ ) to provide full scale output voltage range of 0 to -2 V . With $\mathrm{R}_{\mathrm{LS}}=0, \mathrm{~V}_{\text {OUT }}=-1.69 \mathrm{~V}$.


Figure 13. Equivalent Circuit AD DAC85-CBI-I Connected for Unipolar Voltage Output with Resistive Load

CCD Input Code: Connect the internal scaling resistors as shown in Table V and add an external metal film resistor ( $\mathrm{R}_{\mathrm{LP}}$ ) in parallel as shown in Figure 14 to obtain a 0 to -2 volt full scale output voltage range for $C C D$ input codes.

$$
\begin{aligned}
\text { With } \mathrm{R}_{\mathrm{L}} & =\frac{\mathrm{R}_{\mathrm{LI}} \times \mathrm{R}_{\mathrm{LP}}}{\mathrm{R}_{\mathrm{LI}}+\mathrm{R}_{\mathrm{LP}}} \\
\mathrm{~V}_{\text {OUT }} & =-1.25 \mathrm{~mA}\left(\frac{6.9 \mathrm{k} \times \mathrm{R}_{\mathrm{L}}}{6.9 \mathrm{k}+\mathrm{R}_{\mathrm{L}}}\right) \\
\text { If } \mathrm{R}_{\mathrm{LP}} & =\infty, \mathrm{V}_{\text {OUT }}=-3.62 \mathrm{~V}
\end{aligned}
$$



Figure 14. AD DAC85-CCD-I Connected for Voltage Output with Resistive Load

## DRIVING A RESISTOR LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure $15, \mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{LI}}+\mathrm{R}_{\mathrm{LS}}$. VOUT is determined by:

$$
\mathrm{V}_{\mathrm{OUT}}= \pm 1 \mathrm{~mA}\left(\frac{\mathrm{R}_{\mathrm{L}} \times 3.22 \mathrm{k}}{\mathrm{R}_{\mathrm{L}}+3.22 \mathrm{k}}\right)
$$

Where $\mathrm{R}_{\mathrm{L}} \max =11.18 \mathrm{k} \Omega$

## $V_{\text {OUT }} \max = \pm 2.5 \mathrm{~V}$

To achieve specified drift, connect the internal scaling resistors ( $\mathrm{R}_{\mathrm{LI}}$ ) as shown in Table IV for the COB or CTC codes and add an external metal film resistor ( $\mathrm{R}_{\mathrm{LS}}$ ) in series to obtain a full scale output range of $\pm 1 \mathrm{~V}$. In this configuration, with $R_{L S}$ equal to zero, the full scale range will be $\pm 0.874 \mathrm{~V}$.

## DRIVING AN EXTERNAL OP AMP

The current model AD DAC85 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. As seen in Figure 16,
$\mathrm{V}_{\text {OUT }}=\mathrm{I}_{\text {OUT }} \times \mathrm{R}_{\mathrm{F}}$


Figure 15. AD DAC85-CBI-I Connected for Bipolar Output Voltage with Resistive Load
where IOUT is the AD DAC85 output current and $R_{F}$ is the feedback resistor. Using the internal feedback resistors of the current model AD DAC85 provides output voltage ranges the same as the voltage model AD DAC85. To obtain the desired output voltage range when connecting an external op amp, refer to Table V and Figure 16.

| Output <br> Range | Digital <br> Input Codes | Connect <br> A to | Connect <br> Pin 17 to | Connect <br> Pin 19 to | Connect <br> Pin 16 to, |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 19 | 15 | A | 24 |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 18 | 15 | N.C. | 24 |
| $\pm 2.5 \mathrm{~V}$ | COB or CTC | 18 | 15 | 15 | 24 |
| 0 to +10 V | CSB | 18 | 21 | N.C. | 24 |
| 0 to +5 V | CSB | 18 | 21 | 15 | 24 |
| $0 t 0+10 \mathrm{~V}$ | CCD | 19 | N.C. | A | 24 |

Table V. Voltage Range of Current Output AD DAC85


Figure 16. External Op Amp - Using Internal Feedback Resistors

## OUTPUT LARGER THAN 20V RANGE

For output voltage ranges larger than $\pm 10$ volts, a high voltage op amp may be employed with an external feedback resistor. Use IOUT values of $\pm 1 \mathrm{~mA}$ for bipolar voltage ranges and -2 mA for unipolar voltage ranges (see Figure 17). Use protection diodes when a high voltage op amp is used.

The feedback resistor, $\mathrm{R}_{\mathrm{F}}$, should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between $\mathrm{R}_{\mathrm{F}}$ and the internal scaling resistor network. This will typically add $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}+\mathrm{R}_{\mathrm{F}}$ drift to total drift.


Figure 17. External Op Amp - Using External Feedback Resistors

FEATURES
Wide Temperature Range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Pin-Compatible with AD DAC80 and AD DAC85
3 Chip, High Reliability Construction
Low Power Dissipation
Laser-Trimmed to High Accuracy:
$\pm 3 / 4$ LSB Max Nonlinearity, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
High Stability, High Current Output
Buried Zener Reference
On-Board Output Amplifier (V Models)
24 Lead Side Brazed Hermetically-Sealed Ceramic DIP
MIL-STD-883 Processing Available

## PRODUCT DESCRIPTION

The AD DAC87 is a high performance 12-bit digital-to-analog converter, consisting of matched bipolar switches, a precision resistor network, a low-drift high-stability voltage reference and an optional output amplifier. The digital inputs are TTL compatible with complementary binary (CBI) input coding. The AD DAC87 offers output voltage ranges of $\pm 2.5, \pm 5, \pm 10$, 0 to +5 , or 0 to +10 volts ( $V$ models); output current ranges (I models) are either $\pm 1 \mathrm{~mA}$ or 0 to -2 mA .
Advanced circuit design and precision processing techniques result in significant performance advantages over conventional, larger, standard DAC87 devices. An innovative 3-chip construction improves reliability by a factor of five. ${ }^{1}$ The AD DAC87 incorporates a fully differential, non-saturating precision current switching cell structure ${ }^{2}$ which provides greatly increased immunity to supply voltage variation. This same structure also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation. High stability SiCr thin film resistors are trimmed with a fine resolution laser, resulting in low differential linearity errors. A low noise, high stability subsurface zener diode is used to produce a reference voltage with excellent long term stability, high external current capability and temperature drift characteristics which challenge the best discrete zener references.
The AD DAC87 is recommended for all 12-bit D/A converter applications where reliability and performance over temperature are of paramount importance.


## PRODUCT HIGHLIGHTS

1. The AD DAC87 directly replaces other devices of this type with significant increases in performance.
2. 3-Chip IC construction makes the AD DAC87 the optimum choice for applications where performance and reliability are major considerations.
3. System performance upgrading is possible without redesign.
4. The AD DAC87 offers a maximum nonlinearity of $\pm 0.012 \%$, $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum gain drift, and a total accuracy drift in the bipolar configuration of $\pm 0.24 \%$ of FSR maximum over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.
5. The low T.C. Binary ladder guarantees that all AD DAC87 units will be monotonic over the specified temperature range.
6. Reduced power consumption requirements result in improved stability and shorter warm-up time.
7. The precision buried zener reference can supply up to 2.5 mA for use elsewhere in the application.
8. Voltage or current output models are available.
9. The solder-sealed ceramic package provides a reliable hermetic metal-to-metal seal.
10. All accuracy and drift parameters are $100 \%$ tested at $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ to insure high performance over the full temperature range.
11. Both voltage and current output models are available processed to the requirements of MIL-STD-883, method 5008, class B.

[^42]

## NOTES

${ }^{1}$ Adjustable to zero with external trim potentiometer
${ }^{2}$ FSR means "full scale range" and is 20 V for $\pm 10 \mathrm{~V}$ range, 10 V for $\pm 5 \mathrm{~V}$ range, etc.
${ }^{3}$ To maintain drift spec internal feedback resistors must be used for current output models;
${ }^{3}$ To maintain drift spec internal feedback resistors must be used for current output models;
the buried zener reference drift is a nonlinear function of temperature : all devices are tested to insure that actual drift at any temperature within the specified operating range is less than guaranteed maximum.

## MIL-STD-883

The rigors of the military/aerospace environment (temperature extremes, humidity, mechanical stress, etc.), demand the utmost in electronic circuits. The AD DAC87, with the inherent
reliability of integrated circuit construction, was designed with these applications in mind. To further insure reliability, the AD DAC87 is available with $100 \%$ screening to MIL-STD-883, method 5008. Consult factory for pricing.

| TEST | METHOD |
| :---: | :---: |
| 1) Internal Visual (Pre cap) | 2017 |
| 2) Stabilization Bake | Method 1008, Test Condition C, 24 hours © $+150^{\circ} \mathrm{C}$ |
| 3) Temperature Cycling | Method 1010, Test Condition C, 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| 4) Constant Acceleration | Method 2001, Test Condition B, Y1 plane, $10,000 \mathrm{~g}$ |
| 5) Seal, Fine and Gross | Method 1014, Test Condition A or $B$ and $C, 5 \times 10^{-7} \mathrm{cc} / \mathrm{sec}$ |
| 6) Burn-in Test | Method 1015, Test Condition D, 168 hours © $+125^{\circ} \mathrm{C}$ |
| 7) Final Electrical Tests | Performed at $+25^{\circ} \mathrm{C}$, maximum and minimum operating temperatures |
| 8) External Visual | Method 2009 |

## PURPOSE

Removes potentially defective parts with respect to bonding, metalization, etc.
Stabilizes circuit elements, thin film resistors.
Potential mechanical and electrical failures caused by thermal removes stresses.
Removes potential failures due to weak wire or chip bonding; insures package integrity.
Verifies hermetic sealing.

Removes potential electrical failures
Removes any failures from the above tests and verifies electrical specifications.
Insures physical condition of package and branding.


Figure 1. External Adjustment and Voltage Supply

Connection Diagram, Current Model

Figure 2. External Adjustment and Voltage Supply Connection Diagram, Voltage Model



Figure 3. Outline Dimensions
(Dimensions shown in inches and (mm))

PIN CONFIGURATION 24 LEAD DUAL IN-LINE PACKAGE

| I Models | Pin \# | $V$ Models |
| :---: | :---: | :---: |
| (MSB) Bit 1 | 1 | Bit 1(MSB) |
| Bit 2 | 2 | Bit 2 |
| Bit 3 | 3 | Bit 3 |
| Bit 4 | 4 | Bit 4 |
| Bit 5 | 5 | Bit 5 |
| Bit 6 | 6 | Bit 6 |
| Bit 7 | 7 | Bit 7 |
| Bit 8 | 8 | Bit 8 |
| Bit 9 | 9 | Bit 9 |
| Bit 10 | 10 | Bit 10 |
| Bit 11 | 11 | Bit 11 |
| (LSB) Bit 12 | 12 | Bir 12 (LSB) |
| Logic Supply | 13 | Logic Supply |
| - $\mathrm{V}_{\mathrm{S}}$ | 14 | - $\mathrm{V}_{\text {S }}$ |
| lout | 15 | Vout |
| Ref Input | 16 | Ref Input |
| Bipolar Offset | 17 | Bipolar Offset |
| Scaling Network | 18 | 10 V Range |
| Scaling Network | 19 | 20V Range |
| Scaling Network | 20 | Summing Junction |
| Common | 21 | Common |
| $+\mathrm{V}_{\mathrm{S}}$ | 22 | $+\mathrm{V}_{S}$ |
| Gain Adjust | 23 | Gain Adjust |
| 6.3 $\mathrm{V}_{\text {REF }}$ Out | 24 | 6.3VREF Out |

## EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external OFFSET and GAIN potentiometers, as shown in the block diagrams on the previous page. TCR of the potentiometers should be $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less. If it is not convenient to use the $3.9 \mathrm{M} \Omega$ and $33 \mathrm{M} \Omega$ resistors shown, a functionally equivalent " $T$ " network, as shown in Figure 4 may be substituted in each case.


Figure 4. Equivalent Resistances

Offset Adjustment. For unipolar configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10 V . See Table I for corresponding codes and the block diagrams on the previous page for offset adjustment connections.
Gain Adjustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table I for positive full scale voltages and the block diagrams for gain adjustment connections.

| DIGITAL INPUT | ANALOG OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 12 Bit Resolution | voltage |  | CURRENT |  |
| MSB LSB | 0 to +10 V | $\pm 10 \mathrm{~V}$ | 0 to -2mA | $\pm 1 \mathrm{~mA}$ |
| 000000000000 | +9.9976V | +9.9951V | $-1.9995 \mathrm{~mA}$ | $-0.9995 \mathrm{~mA}$ |
| 011111111111 | $+5.0000 \mathrm{~V}$ | 0.0000 V | $-1.0000 \mathrm{~mA}$ | 0.0000 mA |
| 100000000000 | +4.9976V | -0.0049V | $-0.9995 \mathrm{~mA}$ | $+0.0005 \mathrm{~mA}$ |
| 111111111111 | 0.0000 V | $-10.0000 \mathrm{~V}$ | 0.0000 mA | $+1.000 \mathrm{~mA}$ |
| 1LSB | 2.44 mV | 4.88 mV | $0.488 \mu \mathrm{~A}$ | $0.488 \mu \mathrm{~A}$ |

Table I. Digital Input/Analog Output

## VOLTAGE OUTPUT MODELS

Internal scaling resistors provided in the AD DAC87 may be connected to produce bipolar output voltage ranges of $\pm 10$, $\pm 5$ or $\pm 2.5 \mathrm{~V}$ or unipolar output voltage ranges of 0 to +5 or 0 to +10 V (see Figure 5).


Figure 5. Output Amplifier Voltage Range Scaling Circuit
Gain and offset drift are minimized in the AD DAC87 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table II.

| Output <br> Range | Digital <br> Input Codes | Connect <br> Pin 15 to | Connect <br> Pin 17 to | Connect <br> Pin 19 to | Connect <br> Pin 16 to |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 19 | 20 | 15 | 24 |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 18 | 20 | N.C. | 24 |
| $\pm 2.5 \mathrm{~V}$ | COB or CTC | 18 | 20 | 20 | 24 |
| 0 to +10 V | CSB | 18 | 21 | N.C. | 24 |
| 0 to +5 V | CSB | 18 | 21 | 20 | 24 |

## Table II. Output Voltage Range Connections AD DAC87-CBI-V

## CURRENT OUTPUT MODELS

The current output model of the AD DAC87 can be used to drive a resistive load directly to produce a voltage output.
Recommended output ranges and pin connections are shown. in Table III.

| Digital <br> Input Codes | Output <br> Range | External <br> Resistance <br> $\mathbf{R}_{\text {LS }}$ | Connect <br> Pin 15 to | Connect <br> Pin 18 to | Connect <br> Pin 20 to | Connect <br> Pin 16 to | Connect <br> Pin 17 to | $\mathbf{R}_{\text {LS }}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CSB | 0 to -2V | $210 \Omega$ | 20 | $19 \& R_{\text {LS }}$ | 15 | 24 | $\operatorname{Com}(21)$ | Between <br>  <br> Com (21) <br> Between <br>  <br> Com (21) |

Table III. AD DAC87-CBI-I Resistive Load Connections

## DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance, $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{LI}}+\mathrm{R}_{\mathrm{LS}}$, connected as shown in Figure 6a will generate a voltage range, $\mathrm{V}_{\text {OUT }}$, determined by:

$$
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=-2 \mathrm{~mA} \quad\left(\frac{6.6 \mathrm{k} \times \mathrm{R}_{\mathrm{L}}}{6.6 \mathrm{k}+\mathrm{R}_{\mathrm{L}}}\right) \\
& \text { Where } \mathrm{R}_{\mathrm{L}} \max =1.54 \mathrm{k} \Omega \\
& \text { and } V_{\text {OUT }} \max =-2.5 \mathrm{~V}
\end{aligned}
$$

To achieve specified drift connect the internal scaling resistor ( $\mathrm{R}_{\mathrm{LI}}$ ) as shown in Table III to an external metal film trim resistor ( $\mathrm{R}_{\mathrm{LS}}$ ) to provide full scale output voltage range of 0 to -2 V . With $\mathrm{R}_{\mathrm{LS}}=0, \mathrm{~V}_{\text {OUT }}=-1.69 \mathrm{~V}$.


Figure 6a. Unipolar Voltage Output


Figure 6b. Bipolar Voltage Output

## Figure 6. AD DAC87-CBI-I Equivalent Circuit Driving

 Resistive Loads
## DRIVING A RESISTIVE LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure $6 b, R_{L}=R_{L I}+R_{L S} \cdot V_{\text {OUT }}$ is determined by:
$\mathrm{V}_{\text {OUT }}= \pm 1 \mathrm{~mA}\left(\frac{\mathrm{R}_{\mathrm{L}} \times 3.22 \mathrm{k}}{\mathrm{R}_{\mathrm{L}}+3.22 \mathrm{k}}\right)$
Where $\mathrm{R}_{\mathrm{L}} \max =11.18 \mathrm{k} \Omega$
$V_{\text {OUT }} \max = \pm 2.5 \mathrm{~V}$
To achieve specified drift, connect the internal scaling resistors ( $\mathrm{R}_{\mathrm{LI}}$ ) for the COB or CTC codes and add an external metal film resistor ( $\mathrm{R}_{\mathrm{LS}}$ ) in series to obtain a full scale output range of $\pm 1 \mathrm{~V}$. In this configuration, with $\mathrm{R}_{\mathrm{LS}}$ equal to zero, the full scale range will be $\pm 0.874 \mathrm{~V}$.

# High Speed Digital to Analog Converters 



FEATURES<br>High Speed<br>8 Bits in $25 n s$<br>10 Bits in 50ns<br>12 Bits in 60 ns<br>Adjustment Free Operation<br>Gain TC: $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$<br>Linearity Error: $\pm 1 / 2$ LSB max<br>Small Size: $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$ Module

## GENERAL DESCRIPTION

The DAC1108 is a high speed, current output digital-to-analog converter with 12 -bit resolution and accuracy. The very fast settling times to $0.05 \%$ accuracy of 60 ns and to $0.01 \%$ accuracy of 150 ns make it ideal for use in high speed applications such as computer driven displays, automatic test equipment, and function generators. In addition to the $\pm 1 / 2 \mathrm{LSB}$ maximum linearity error, the DAC1108 features temperature coefficients of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for gain and $8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for linearity.
The DAC1106 is also a high speed, current output digital-toanalog converter which is available in both 8 - and 10 -bit versions. The very fast settling times to $1 / 2 L S B$ or 25 ns ( 8 -bit models) and 50 ns ( 10 -bit models). Accuracy specifications include $\pm 1 / 2$ LSB linearity, $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient, and $0.002 \% / V$ power supply rejection.
Everything needed to perform high speed conversions is contained in the compact $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$ package of the DAC1106/1108. Included are a precision temperature compensated reference source, high speed current switches and a carefully trimmed network of weighting resistors. Because of the inherent stability and careful factory adjustment of this device, no external zero or gain adjustment potentiometers are required.
The digital inputs of the DAC1106/1108 are fully DTL/TTL compatible. Binary code is used for unipolar operation and Offset Binary code is used for bipolar operation. The current output of this device can be applied directly to an external resistor to develop a voltage output or it can be applied to the input of a fast settling op amp if amplification or impedance transformation is desired.

## INPUT CONSIDERATIONS

The binary weighted current sources which form the basis of the digital to analog conversion process are directly switched by their associated input bits. A change in the converter's cur-

rent output will begin to occur approximately 10 nsec after a new digital word is applied. Because of this extremely fast response, time skew in the digital input can result in momentary erroneous outputs or "glitches". Consider, for example, the case of a transition from $1000 \ldots 0$ to $0111 \ldots 1$, a step of only one LSB. If the MSB turns to a " 0 " before the rest of the bits have turned to " 1 "s, the input will momentarily be $0000 \ldots 0$ and the converter will start to respond accordingly as shown below in Figure 1.


Figure 1. Switching Transient Caused by Time Skew
These switching transients will be minimized if the digital input data time skew is held to less than 5 ns .

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and rated supply voltages, unless otherwise noted)


NOTE:
Terminal pins installed only in shaded hole locations.
Module weight: 2 ounces ( 57 grams).
Pins 9 and 10 included on 10 -bit models only.
For plug-in mounting card order Board No. AC4102.

BLOCK DIAGRAM AND PIN DESIGNATIONS


## Apling the dachos 108

DIGITAL INPUTS
The DAC1106/1108 is fully TTL/DTL compatible with each input bit representing two standard TTL Loads. The logic levels of

$$
\begin{aligned}
& 0 \mathrm{~V} \leqslant \text { Logic " } 0 \text { " } \leqslant 0.8 \mathrm{~V} \\
& +2 \mathrm{~V} \leqslant \text { Logic " } 1 \text { " } \leqslant 15 \mathrm{~V} \text { (Absolute Max) }
\end{aligned}
$$

are also compatible with CMOS logic systems. When using this device in a CMOS system, standard CMOS/TTL interface rules must be observed to insure that the driving gate is capable of sinking at least 3.2 mA .
The simple addition of an external inverter ahead of the MSB input terminal, as shown below in Figure 2, allows the bipolar Two's Complement code to be used.


Figure 2. Two's Complement Input Connection

## OUTPUT CHARACTERISTICS

The output of the DAC1106/1108 represents the sum of the currents produced by the individual binary-weighted current sources in response to the digital input word. This current varies from 0 to +5 mA . In order to produce the half scale offset needed for bipolar outputs, a current of exactly -2.5 mA must be added to the output. Such a current is generated internally and is available at pin 14 . The analog outputs which are produced by various digital inputs are shown in the following tables.

## UNIPOLAR

| Digital Input | Analog Output |  |  |
| :--- | :--- | :--- | :--- |
|  | $1106-001$ | $1106-002$ | 1108 |
| $111 \ldots 111$ | +4.981 mA | +4.995 mA | +4.999 mA |
| $100 \ldots 000$ | +2.500 mA | $*$ | $*$ |
| $000 \ldots 001$ | $+19.5 \mu \mathrm{~A}$ | $+4.88 \mu \mathrm{~A}$ | $+1.22 \mu \mathrm{~A}$ |
| $000 \ldots . \ldots 00$ | 0 mA | $*$ | $*$ |

## BIPOLAR

| Digital Input | Analog Output |  |  |
| :--- | :--- | :--- | :--- |
|  | $1106-001$ | $1106-002$ | 1108 |
| $111 \ldots 111$ | +2.481 mA | +2.495 mA | +2.499 mA |
| $100 \ldots 00$ | 0 mA | $*$ | $*$ |
| $000 \ldots . \ldots 00$ | -2.500 mA | $*$ | $*$ |

Figures 3 and 4 illustrate the converter's output impedance characteristics for unipolar and bipolar operation.
*Specifications same as 1106-001.


Figure 3. Equivalent Circuit DAC (Unipolar)


Figure 4. Equivalent Circuit DAC (Bipolar)

## OUTPUT CONNECTIONS

The circuits used to develop an output voltage across a resistor are shown below in Figures 5 and 6 for unipolar and bipolar operation.


Figure 5. Voltage Output with Load Resistor (Unipolar)


Figure 6. Voltage Output with Load Resistor (Bipolar)

In both cases, the output voltage is limited to $\pm 1.2 \mathrm{~V}$ max. By referring to Figures 3 and 4 , the user can readily compute the value of $R_{L}$ needed to produce the desired full scale voltage. For example, a $300 \Omega$ resistor will develop a 0 to +1 V F.S. unipolar output and a $2.325 \mathrm{k} \Omega$ resistor will develop a +1 V F.S. bipolar output.
The DAC1106/1108 may be used in conjunction with a high speed external op amp when outputs greater than $\pm 1.2 \mathrm{~V}$ and 5 mA are needed. Because current output converters such as the DAC1106/1108 are not ideal current sources, the op amp does not operate in a unity gain configuration. Figure 7 below shows, in simplified form, a unipolar DAC driving an op amp.


Figure 7. Voltage Output with an Op Amp Simplified Diagram

Because of the output impedance, the closed loop gain becomes $1+R_{F} / Z_{\text {OUT }}$ instead of 1 . For example with an $R_{F}$ of $2 \mathrm{k} \Omega$ the closed loop gain is 4.33 for DAC1106 and 4.92 for DAC1108.
This can complicate the job of selecting a suitable op amp since most manufacturers specify settling time at unity gain. One extremely fast op amp that performs well at gains of 2 to 6 is the Analog Devices' model 50 differential input, FET amplifier. The model 50 will settle to 10 -bit accuracy ( $0.05 \%$ ) in a maximum fo 200 ns. The high current output of this device $(100 \mathrm{~mA})$ also makes it ideal for use with the DAC1108 in CRT deflection applications.

Sometimes space or budgetary considerations dictate that an IC rather than a modular op amp be used. In these cases the AD509K fast settling IC op amp is recommended. The AD509K maintains its guaranteed maximum settling time specification ( 500 ns to $0.1 \%$ ) even at the closed loop gains encountered with the DAC1106/1108. Furthermore, when the closed loop gain is greater than 3 , no external compensating components are required.

Figures 8 and 9 below show the proper means of connecting the converter to an op amp for unipolar and bipolar operation.


Figure 8. Connections to an External Op Amp (Unipolar)


Figure 9. Connections to an External Op Amp (Bipolar)

The resistor $\mathrm{R}_{\mathrm{C}}$ is used with the AD509K for bias current compensation. Because of the low bias currents inherent with the model $50, \mathrm{R}_{\mathrm{C}}$ is unnecessary and the noninverting input is connected directly to ground.
Great care must be taken in laying out the circuits of Figures 8 and 9 to assure true high speed performance. Several of the most important considerations are listed below:

1. Keep leads, especially those between the converter output. and op amp summing junction, as short as possible to prevent the introduction of noise.
2. Orient components to minimize stray capacitance.
3. Carefully bypass power supplies to the op amp.
4. Select'suitable components such as metal film resistors with their low capacitance and low stray inductance.
5. Design the signal and power supply ground circuits so as to prevent the introduction of extraneous voltages in ground signal path.
6. Use separate returns for analog and digital grounds. The DAC1106/1108 and op amp power supply returns go to analog ground; any logic circuits that precede the converter go to digital ground.

# High Resolution 16- and 18-Bit Digital to Analog Converters 

## DAC1136/11371138

FEATURES<br>DAC1138<br>18-Bit Resolution and Accuracy $(38 \mu \mathrm{~V}, 1$ Part in 262,144$)$<br>Nonlinearity $\mathbf{1 / 2 L S B}$ Max<br>Excellent Stability<br>Settling to $1 / 2$ LSB ( $0.0002 \%$ ) in $10 \mu \mathrm{~s}$<br>Hermetically-Sealed Semiconductors<br>DAC1137<br>18-Bit Resolution, 16-Bit Accuracy<br>Stable Linearity over Time \& Temperature<br>Settling to $\mathbf{1 / 2 L S B}(0.0002 \%)$ in $10 \mu \mathrm{~s}$<br>DAC1136<br>16-Bit Resolution and Accuracy<br>Low Cost<br>Nonlinearity 1/2LSB<br>Settling to $1 / 2$ LSB $(0.0008 \%)$ in $6 \mu \mathrm{~s}$<br>\section*{DEGLITCHER IV}<br>Eliminates DAC Glitches<br>Available on DAC1136/1137/1138 Card-Mounted Assembly

## GENERAL DESCRIPTION

The DAC1136/1137/1138 are complete self-contained voltage or current output modular digital to analog converters with resolutions and accuracies of 16 and 18 bits.
The DAC1136/1137/1138 combine precision current sources with state-of-the-art steering switches to produce a very linear output. Inputs to these converters are compatible with TTL levels. The converters have a current output of 2 mA full scale. A voltage output can be obtained by connecting the internal amplifier to the current output by means of jumpers. By using additional jumpers, the user can select any one of the following output ranges: 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$, or $\pm 10 \mathrm{~V}$.
The DAC1136/1137/1138 are available as Card-Mounted Assemblies. In this configuration, selectable options include: input codes, output amplifiers, and a high speed transientsuppressing Deglitcher Module, Deglitcher IV.

## WHERE TO USE HIGH RESOLUTION DAC'S

The DAC1136/1137/1138 deliver exceptional accuracy for a broad range of display, test, and instrumentation applications. The DAC1136, with a resolution of 16 bits or 1 part in 65536 , and the DAC1137/1138 with a resolution of 18 bits or 1 part in 262,144 , are ideally suited for applications requiring wide dynamic range measurement and control. Applications include data distribution systems, high resolution CRT displays, automatic semiconductor testing, photo-typesetting, frequency synthesis and nuclear reactor control.


## CERTIFICATE OF CALIBRATION

Each DAC1138 has been calibrated with equipment and methods that are traceable to the National Bureau of Standards (NBS). A Certificate of Performance is sent with each unit, which includes 1000 hour stability data for the reference zener and linearity test data.


Figure 1. Block Diagram and Pin Designations



## Characteristic Curves*



Settling Time (Voltage Output) vs. \%-of-Full-ScaleError for 20V Output Step ( $+10 \mathrm{~V} \approx-10 \mathrm{~V}$ )


Settling Time (Voltage Output) vs. \%-of-Full-ScaleError for 10V Output Step (0V $\leftrightarrows+10 \mathrm{~V}$ )


Settling Time (Voltage Output) vs. \%-of-Full-Scale-Error for LSB Steps (Essentially Independent of Amplifier Used). With Deglitcher IV, the LSB Step at the Major Carry Settles as Fast as the Typical LSB Step, Following the $11 \mu \mathrm{Hold}$ Period.

INPUT CONSIDERATIONS
The DAC1136/1137/1138 may be driven by TTL or CMOS as shown in Figure 2. Note that the TTL input is shown with inputs for both a direct "totem pole" TTL gate and open collector (or "pull-up") configurations.


2a. TTL Totem Pole


2c. CMOS Input

1. FOR TTL WITH OPEN COLLECTOR, DO NOT USE EXTERNAL PULL-UP. THE
CONVERTERS HAVE INTERNAL $10 \mathrm{k} \Omega$ PULL-UP ON EACH INPUT TO $3.8 V$.
2. USE SPST SWITCH OR REPLAY TO GROUND. WHEN SWITCH IS OPEN. THE

INTERNAL $10 \mathrm{k} \Omega$ WILL PULL INPUT UP TO 3.8 V .

## Figure 2. Input Connections

## OUTPUT CONNECTIONS AND GUARDING

The DAC1136/1137/1138 output connections for various voltage ranges are shown in Figure 3.
Since an LSB is only $38 \mu \mathrm{~V}$ (at 10 volts full scale for the DAC1138), care must be exercised to properly guard the current output of the converter from leakage current. Any connection made to the DAC's current output (pin 69) should be guarded. Suggested printed circuit board guarding is shown in Figure 3. The optional Card-Mounted Assemblies of the DAC1 136/1137/1138 have been carefully designed for optimum guarding and performance.


Figure 3. Output Voltage Connections and Suggested PCB Guarding (Unipolar and Bipolar)

## GAIN AND OFFSET ÁdJUSTMENTS

The gain and offset adjustments are made with external potentiometers which the user supplies. With the appropriate digital inputs applied, these potentiometers are adjusted until the desired output voltage is obtained. The proper connections for offset and gain are shown in Figure 4. The voltmeter used to measure the output should be capable of stable resolution of $1 / 4 \mathrm{LSB}$ in the region of zero and full scale. Because of the interaction between offset and gain adjustments, the adjustment procedure described below should be carefully followed. Offset adjustment affects gain, but gain adjustment does not affect offset.


Figure 4. Gain and Offset Adjustments

For unipolar mode, apply a digital input of all " 1 's" (complementary binary code for zero output) and adjust the offset potentiometer until a 0.00000 V output is obtained (see Table 1). Once the appropriate offset adjustment has been made, apply a digital input of all " 0 's". Adjust the gain potentiometer until the plus full scale output is obtained (see Table 1).
For bipolar mode, apply a digital input of all " 1 's" (complementary offset binary code for minus full scale) and adjust the offset potentiometer for the proper minus full scale output voltage (see Table 1). Once the appropriate minus full scale adjustment has been made, apply a digital input of all " 0 's". Adjust the gain potentiometer until the plus full scale output shown below is obtained.

| RANGE | IDEAL OUTPUT |  |  |
| :--- | :---: | :---: | :---: |
|  |  | DAC1137/ <br> 1138 | DAC1136 |
| Unipolar: | All $11 \ldots 1$ | All $00 \ldots 0$ |  |
| $0 \mathrm{~V} \rightarrow+10 \mathrm{~V}$ | 0.00000 V | $+9.999962 \mathrm{~V}+9.999848 \mathrm{~V}$ |  |
| $0 \mathrm{~V} \rightarrow+5 \mathrm{~V}$ | 0.00000 V | $+4.999981 \mathrm{~V}+4.999924 \mathrm{~V}$ |  |
| Bipolar: |  |  |  |
| $-10 \mathrm{~V} \rightarrow+10 \mathrm{~V}$ | -10.00000 V | $+9.999934 \mathrm{~V}+9.999695 \mathrm{~V}$ |  |
| $-5 \mathrm{~V} \rightarrow+5 \mathrm{~V}$ | -5.00000 V | $+4.999962 \mathrm{~V}+9.999848 \mathrm{~V}$ |  |
| To adjust: | Adjust ZERO pot | Adjust GAIN pot |  |

## DIFFERENTIAL LINEARITY ADJUSTMENT

Each DAC1136/1137/1138 has been factory calibrated and tested to achieve the performance indicated in the electrical specifications. Before attempting recalibration, it is imperative that the circuit be checked to confirm that all previously described precautions have been taken to insure proper application at the 16 - or 18 -bit level. Basically, the DAC is trimmed by comparing a bit to the sum of all lower bits, and adjusting, if necessary, for a one LSB positive difference. The top 4 major carries, i.e., MSB minus the sum of bits 2-through-theLSB, down through bit 4 minus the sum of bits 5 -through-theLSB, can be trimmed using the procedure outlined below. A differential voltmeter capable of $100 \mu \mathrm{~V}$ Full Scale should be connected to VOUT of the DAC. This will resolve an LSB which at 18 bits is $38 \mu \mathrm{~V}$ (10V range). A Fluke 895A or equivalent is recommended.

## 1. Bit 4 Trim

a. Set bit inputs to $11110 \ldots 0$.
b. Read the output voltage by nulling the voltmeter.
c. Set bit inputs to $11101 \ldots 1$.
d. Read voltage by nulling voltmeter. This reading should be equal to that of step 1 b plus 1LSB. Adjust bit 4 if required (see B4, Figure 7).

## 2. Bit 3 Trim

a. Set bit inputs to $1110 \ldots 0$.
b. Read output voltage by nulling the voltmeter.
c. Set inputs to 1101 . . . 1 .
d. Read voltage by nulling the voltmeter. This reading should be equal to that of step 2 b plus 1LSB. Adjust bit 3 if required (see B3, Figure 7).

## 3. Bit 2 Trim

a. Set bit inputs to $110 \ldots 0$.
b. Read output voltage by nulling the voltmeter.
c. Set bit inputs to $101 \ldots 1$.
d. Read voltage by nulling voltmeter. This reading should be equal to that of step 3b plus 1LSB. Adjust bit 2 if required (see B2, Figure 7).
4. Bit 1 (MSB) Trim
a. Set bit switches to $100 \ldots 0$.
b. Read output voltage by nulling the voltmeter.
c. Set bit switches to $011 \ldots 1$.
d. Read voltage by nulling voltmeter. This reading should be equal to that of step 4b plus 1LSB. Adjust bit 1 (MSB) if required (see MSB, Figure 7).

If insufficient range exists on any adjustment, then a separate adjustment for the weight of bits 5 -through-the-LSB (see Sum B5 $\rightarrow$ LSB, Figure 6) should be performed. This condition will probably not occur on bit 2, 3 and 4 but might occur on the MSB. If adjustment of the sum of bits 5 -through-the-LSB is made, the trim procedure for all bits should be repeated. Obviously, since the procedure affects the weight of individual bits, it affects the overall gain of the DAC. The final step should be adjustment of gain (user supplied adjustment external to module, or pot at edge of mounting card).

## OUTLINE DIMENSIONS AND PIN DESIGNATIONS

Dimensions shown in inches and (mm).


## USING AN EXTERNAL 6V REFERENCE

The DAC1136/1137/1138 can be operated with an external reference connected to pin 53 of the module. The current drain on the external reference will be 1.125 mA in bipolar mode or 0.125 mA in unipolar mode (pin 46 should be left open and not grounded when using an external reference in the unipolar mode). When an external reference is used, pin 52, (the output of the internal reference) is left open.

Codi Semiconductor manufactures a reference module called Certavolt ${ }^{1}$ with a 10 volt output accurate to $0.001 \%$. This output is temperature compensated to within $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ from $+15^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$. The Certavolt requires a power supply of +28 V dc © 20 mA . To convert the +10 volt output of the Certavolt to the +6 volt reguired by the DAC, the circuit shown in Figure 5 is recommended.
${ }^{1}$ Certavolt is a registered trade name by Codi Semiconductor.


Figure 5. DAC1136/1137/1138 with External Precision Reference

## OPTIONAL CARD-MOUNTED ASSEMBLY

Analog Devices offers an optional Card-Mounted Assembly designed to provide optimum performance at the 18 -bit level. As shown in Figure 6, this $41 / 2^{\prime \prime} \times 6^{\prime \prime}$ printed circuit card includes the appropriate DAC, GAIN and OFFSET adjustment potentiometers, and power supply bypass capacitors. The Card-Mounted Assembly can be ordered with input registers and code-setting logic, external output amplifiers, and a Deglitcher.


Figure 6. Card-Mounted Assembly

## CARD-MOUNTED ASSEMBLY JUMPER DESIGNATIONS

The output voltage range, reference source, amplifier and deglitcher configurations are programmed at the factory by means of jumpers, resistors, and capacitors (see ordering guide for details). The mounting card can be programmed by the user, if necessary, as shown below.

| Output Voltage Range | Install Jumpers |
| :---: | :---: |
| $\pm 10 \mathrm{~V}$ | W10, W5 |
| $\pm 5 \mathrm{~V}$ | W12, W5 |
| +10V | W12, W3 |
| Reference | Install Jumpers |
| Internal | W2 |
| External | W1 |
| Amplifier | Install Jumpers |
| Internal | W4, W9 |
| External ${ }^{1}$ | W8, W13 |
| Deglitcher IV ${ }^{2}$ | W8, W15, W17, W18 |
| Deg. IV with Ext Amp ${ }^{3}$ | W8, W14, W16 |

NOTES:
${ }^{1}$ With a 234 L amplifier install $\mathrm{C} 7(0.01 \mu \mathrm{~F}, 10 \%$, ceramic capacitor). With a 44 K amplifier use a variable resistor (typ value $\approx 499 \Omega$, $0.1 \mathrm{~W}, 1 \%$ ) to adjust the output voltage for a $\pm 100 \mu \mathrm{~V}$ reading as measured between pins 69 and 34 of the DAC (this step sets voltage compliance) ; install this value resistor (R13 position).
${ }^{2}$ With Deglitcher IV remove R20 (100 $)$ and replace the resistor with a jumper.
${ }^{3}$ With Deglitcher IV and a 234 L amplifier remove C6 (6.8pF Capacitor) and install: C7 $(0.01 \mu \mathrm{~F}, 10 \%$, ceramic capacitor), C18 ( $100 \mathrm{pF}, 10 \%$, ceramic capacitor), C17 ( $1000 \mathrm{pF}, 10 \%$, polystyrene capacitor) and replace R20 (100 $)$ with a jumper. With Deglitcher IV and a 44 K amplifier perform the operation described in Note 1, remove C6 ( 6.8 pF capacitor) and install: C18 ( $100 \mathrm{pF}, 10 \%$, ceramic capacitor), C 17 ( $1000 \mathrm{pF}, 10 \%$ polystyrene capacitor) and replace R20 (100 2 ) with a jumper.
CONNECTOR J1

| PIN | FUNCTION | PIN | FUNCTION |
| :--- | :--- | :--- | :--- |
| A | BIT 1 | U | STROBE |
| B | BIT 2 | V | BIT 18 |
| C | BIT 3 | W | +5V |
| D | BIT 4 | X | $+15 V$ |
| E | BIT 5 | Y | $-15 V$ |
| F | BIT 6 | Z | DIGITAL GND |
| H | BIT 7 | $1-4$ | NC |
| J | BIT 8 | 5 | INTERLOCK |
| K | BIT 9 | 6 | INTERLOCK |
| L | BIT 10 | $7-16$ | NC |
| M | BIT 11 | 17 | BIT 17 |
| N | BIT 12 | 18 |  |
| P | BIT 13 | 19 |  |
| R | BIT 14 | 20 |  |
| S | BIT 15 | 21 |  |
| T | BIT 16 | 22 |  |


| CONNECTOR J2 |
| :--- |
| PIN FUNCTION <br> 1 ANALOG SENSE LOW <br> 2 ANALOG SOURCE LOW <br> 3 NC <br> 4 ANALOG SOURCE HIGH <br> 5 ANALOG SENSE HIGH <br> 6 ANALOG REF. IN/OUT <br> A ANALOG REF. IN/OUT <br> B ANALOG SENSE HIGH <br> C ANALOG SOURCE HIGH <br> D NC <br> E ANALOG SOURCE LOW <br> F ANALOG SENSE LOW |

.J2 MATES WITH CINCH P.N. 251-06-30-160 (SUPPLIED).

J1 MATES WITH CINCH P.N. 251-22-30-160 (SUPPLIED).
${ }^{1}$ DAC 1137/1138 ONLY
Mounting Card Connector Designations

## DEGLITCHER IV

The Deglitcher IV is a precision high-speed, high-isolation sample-and-hold circuit which eliminates the glitches that occur whenever a DAC is dithered through a major carry. Such momentary transients can be of concern in applications such as high-resolution CRT beam positioning, where glitch-free code transitions are often required for optimum display quality and legibility. Oscilloscope photographs in Figures 7a and 7 b below show the output of a DAC1136 being dithered up and down through the major carry, between codes 1000000000000000 and 0111111111111111 . In Figure 7b, the Deglitcher IV is turned on virtually elminating the glitches and allowing the $152 \mu \mathrm{~V}$ LSB step to be clearly seen.


Figure 7a. DAC1136; Major-Carry Dither without Deglitcher $I V(B W=1 M H z)$, Vertical Scale 0.2V/Division


Figure 7b. Same Major-Carry Dither with Deglitcher IV (BW $=1 \mathrm{MHz}$ ), Vertical Scale, $200 \mu \mathrm{~V} /$ Division
The Deglitcher IV utilizes a proprietary sampling technique which isolates the output amplifier during the critical $10 \mu \mathrm{~s}$ period immediately following a code change. The only discernible difference in DAC performance when used with Deglitcher IV is a delay of approximately $13 \mu \mathrm{~s}$ after the strobe goes HI before the (deglitched) DAC output voltages starts slewing toward the new value.

## GLITCH ADJUSTMENT

There are two "Glitch" adjustment potentiometers, accessible on the Card-Mounted Assembly. The adjustment on the card permits nulling of any Track-to-Hold offset, whereas the adjustment internal to the Deglitcher IV allows for precise nulling of the Hold-to-Track transient. Because of the nearinfinite attenuation of the actual DAC current glitches, no current-glitch transient is visible on the output. For this reason, it is easiest to null the 2 Deglitcher adjustments while stroking the Card with a static digital input.

## INPUT OPTIONS

The Card-Mounted Assembly contains input registers. The input code ordered by the user is set at the factory by means of various jumpers in the logic circuitry. See ordering guide for details.

Since the Card-Mounted Assembly contains input registers, the card requires a strobe pulse circuit. Strobe characteristics of input registers are:
 Edge-Triggered. Positive pulse should remain HI for $>$ 100ns.
2. The digital input code can be changed at any time up to and including that instant when the strobe command goes HI.
3. The actual transfer of the input code to the DAC will occur $\approx 3 \mu \mathrm{~s}$ after the strobe command; during this $3 \mu \mathrm{~s}$ the digital input code to the card assembly should not be changed, in order to prevent the possible coupling of logic noise into the DAC output. At to $+3 \mu \mathrm{~s}$, the deglitcher is automatically enabled for the following $\approx 8 \mu \mathrm{~s}$. Thus there will be a delay of $\approx 11 \mu$ s before the deglitched output starts slewing to the new valve. Actual data transfer to the DAC automatically occurs at $\mathrm{t}_{\mathrm{o}}+3.1 \mu \mathrm{~s}$.

## OUTPUT OPTIONS

The Card-Mounted Assembly for the DAC1136/1137/1138 allows for several user-selectable output configurations:

1. Internal Output Amplifier inside the DAC Module.
2. Analog Devices model 234L; for low noise, low drift applications ( $2 \mu \mathrm{~V}, \pm 0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ).
3. Analog Devices model 44 K ; available only with DAC1136 or DAC1137; recommended only for high speed or high current applications.
4. Deglitcher IV with self-contained precision BI-FET output amplifier (AD542K).
5. Deglitcher IV with model 234 L output amplifier.
6. Deglitcher IV with model 44 K output amplifier. (Available with DAC1136 or DAC1137 only.)
When using an external amplifier, a four terminal output connection can be utilized on the Card-Mounted Assembly in order to allow for compensation of connector contact resistance.


NOTE:

1. VOLTAGE DROP BETWEEN SOURCE LO AND SENSE LO MUST OBSERVE CURRENT MODE COMPLIANCE LIMITS FOR RATED ACCURACY.
2. THIS CONNECTION SCHEME CANNOT BE USED WITH INTERNAL AMPLIFIER OF THE DAC OR WITH THE AMPLIFIER INTERNAL TO THE DEGLITCHER IV.

Figure 8. Four-Terminal Output Connections

## ORDERING GUIDE

## WHEN ORDERING THE DAC1136/1137/1138, ORDER EITHER:

DAC1136J
DAC1137
DAC1138J
DAC1136K
DAC1138K
DAC1136L

When ordering the DAC1136/1137/1138 as a Card-Mounted Assembly, the part must be described with 6 suffixes as shown below.


NOTE:

1. ORDER WITH DAC1136J \& K ONLY.

## DAC1420, DAC1422

## FEATURES

ISA S50.1 Type 3 Class U Output
Guaranteed Monotonic 0 to $+70^{\circ} \mathrm{C}$
Totally Powered From Loop Supply
Wide Supply Range +10 V to +36 V
Self-Contained Data Latch
Auxiliary Analog Input
No Minimum Load Requirement

## APPLICATIONS

Direct Digital Controllers
Computer Based Process Control Systems
Digital Pressure Transducers

## GENERAL DESCRIPTION

The DAC1420/1422 are low power 8- and 10-bit digital-toanalog converters with $4-20 \mathrm{~mA}$ current outputs designed specifically for the process and industrial control industry. Each DAC1420/1422 comes complete with CMOS input latching register, CMOS digital-to-analog converter, a voltage-to-loop current converter, a reference and regulator circuit that enables single-supply operation. An additional voltage-toloop current converter is included to provide transfer to an analog back-up mode in the event of computer power failure. The DAC1420/1422 operate on a single supply voltage in the range of +10 V to +36 V allowing the units to be entirely powered from the loop power supply or battery back-up, eliminating the need for bipolar or logic supplies.


Figure 1. Block Diagram


| DIGITAL INPUT | NOMINAL CURRENT <br> OUTPUT |
| :---: | :---: |
| Binary Code |  |
| 1111111111111 | +19.984 mA |
| 000000000001 | +4.016 mA |
| 00000000000 | +4.000 mA |

Table 1. Nominal Input-Output Relationships

## FEATURES AND USER BENEFITS

The DAC1420/1422 incorporate several features to simplify their use in process control applications. Monotonicity is guaranteed from 0 to $+70^{\circ} \mathrm{C}$. The three terminal output structures conform to the Instrument Society of America Standard ISA-S50.1, "Compatibility of Analog Signals for Electronic Industrial Process Instruments". In addition to having all of their power supplied from the loop, the DAC1420/ 1422 provide +5 V of $\mathrm{V}_{\text {DD }}$ output. Should computer power fail, the DACs can retain the last data word strobed into their latching registers. An additional safeguard has been provided that will allow the user to automatically switch-in a local analog voltage in the event of computer power failure. Since requirements for loop currents may vary, both offset and span are adjustable $\pm 10 \%$.

SPECIFICATIONS
(typical @ $+25^{\circ} \mathrm{C}$, V LOOP $=+24$ volts unless otherwise specified)

| MODEL | DAC1420 | DAC1422 |
| :---: | :---: | :---: |
| DIGITAL INPUTS |  |  |
| Resolution | 8 Bits | 10 Bits |
| Levels |  |  |
| (Except " $\overline{\text { ANA }} /$ DIG") | CMOS $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$ | * |
|  | " 1 " = > 3 3.3 V @ $1 \mu \mathrm{~A}$ | * |
|  | $" 0 "=<1.7 \mathrm{~V}$ @ $1 \mu \mathrm{~A}$ | * |
| ANA/DIG Input |  |  |
| Impedance | $12 \mathrm{k} \Omega$ | * |
| "1" | " 1 " = > 2.4 V @ $140 \mu \mathrm{~A}$ | * |
| "0" | " 0 " = < 0.7 V @ $0 \mu \mathrm{~A}$ | * |
| Latch Strobe | Rising Edge Sensitive | * |
| TDH (Data Hold) | Ons (min) | * |
| TDS (Data Set-Up) | 50 ns (min) | * |
| ANALOG OUTPUT |  |  |
| Type | ISA S50.1 Type 3 Meets and Exceeds Class U | * |
| Nominal Range | 4-20mA | * |
| Compliance | $\mathrm{V}_{\text {LOOP }}-6 \mathrm{~V}$ | * |
| Output Impedance | $>4 \mathrm{M} \Omega$ @ dc | * |
| Minimum Load | $0 \Omega$ | * |
| STABILITY AND ACCURACY |  |  |
| Monotonicity | Guaranteed, 0 to $+70^{\circ} \mathrm{C}$ | * |
| Integral Nonlinearity | $\pm 1 / 2$ LSB | * |
| Differential Nonlinearity | $\pm 1 / 2 \mathrm{LSB}$ | * |
| Temperature Stability |  |  |
| Offset | 25ppm FSR $/{ }^{\circ} \mathrm{C}$ | * |
| Span | 50ppm FSR $/{ }^{\circ} \mathrm{C}$ | * |
| Adjustability | $\pm 10 \%$ each, Offset and Span | * |
| Initial Error, Untrimmed ${ }^{1}$ | $\pm 2$ LSB's each, Offset and Span | * |
| Power Supply Rejection | 20ppm FSR/V | * |
| Noise, 10 Hz to $100 \mathrm{~Hz}^{2}$ | 4 mV p-p | * |
| ANALOG BACKUP INPUT |  |  |
| Range ${ }^{3}$ | 1-5V | * |
| Gain | $4 \mathrm{~mA} /$ Volt ( $1-5 \mathrm{~V}$ produces $4-20 \mathrm{~mA}$ ) | * |
| Accuracy | $\pm 3 \%$ | * |
| Stability | $\pm 100 \mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ | * |
| Input Impedance | $10^{8} \Omega$ | * |
| POWER |  |  |
| Loop Supply, minimum | +10V | * |
| maximum | +36V | * |
| Supply Current | $\mathrm{I}_{\text {OUT }}+30 \mathrm{~mA}$ | * |
| ENVIRONMENTAL |  |  |
| Operating Temperature | 0 to $+70^{\circ} \mathrm{C}$ | * |
| Storage Temperature | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| SIZE | $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4{ }^{\prime \prime}$ | * |

## NOTES

${ }^{1}$ Both offset and span error are adjustable to zero. See Figures 3 and 4 for details.
${ }^{2}$ Load $=750 \Omega \| 1,000 \mathrm{pF}$
${ }^{3}$ This input should not exceed +5.5 V and should be grounded if not used.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


MATING SOCKET: AC1577
(2 Required)

NOTE:
Module Weight: 1.6 ounces ( 45 g )
*Pins 12 \& 13 appear on DAC1422 only.

## POWER/OUTPUT CONNECTIONS (Figure 2)

The DAC1420/1422 outputs are current sources designed to drive a grounded load. The maximum value of $R_{L}$ is dependent upon the loop supply and full scale output current according to the formula:

$$
\mathrm{R}_{\mathrm{L}}(\max )=\frac{\mathrm{V}_{\text {LOOP }}}{\mathrm{I}_{\mathrm{OUT}}(\mathrm{FSR})}
$$

For example, at $20 \mathrm{~mA}, \mathrm{~V}_{\text {LOOP }}=24$ Volts, the maximum $\mathrm{R}_{\mathrm{L}}$ is $900 \Omega$. There is no minimum $\mathrm{R}_{\mathrm{L}}$ required; the DAC1420/ 1422 maintain rated performance into a short circuit load.


Figure 2. Output/Power Connections


Figure 3. Offset Adjustment Circuit

OFFSET ADJ USTMENT (Figure 3)
The DAC1420/1422 are factory trimmed for offset to within $\pm 0.2 \%$ FSR (2LSB's). For this performance, leave the offset pin (pin 31) unconnected. If potentiometer trimming is required, the circuit in Figure 3 will provide approximately $\pm 10 \%$ offset adjustment. For greater adjustment resolution, increase the resistor in series with pin 31.

## SPAN ADJUSTMENT (Figures $4 \mathrm{a} \& 4 \mathrm{~b}$ )

If no span adjustment is desired, connect pin $22\left(\mathrm{~V}_{\mathrm{REF}}\right)$ to pin 23 (Precision Span) for factory trimmed span accuracy of $\pm 0.2 \%$ ( 2 LSB 's). If span adjust is required, the circuit in Figure 4 b will allow $\pm 10 \%$ minimum span adjustability. To increase the resolution of the adjustable span, use a resistor in series with the pot and reduce the value of the pot accordingly.


Figure 4a. Factory Trimmed


Figure 4b. Span Adjust

## STROBE INPUT (Figure 5)

The input latches in the DAC1420/1422 are CMOS rising edge sensitive devices. The last loaded digital word remains latched during backup manual operation providing the strobe input does not change. The user is cautioned that the digital inputs remain active even when the control is switched to analog.


Figure 5. Input Timing

## $\mathbf{V}_{\text {DD }}$ OUTPUT

The $V_{D D}$ output may be utilized as a power supply for external CMOS circuitry such as tri state or buss transceivers, up to a limit of $1 \mathrm{~mA} \mathrm{I}_{\mathrm{DD}}$. If used in this fashion, it is recommended that the user add a $0.1 \mu \mathrm{~F}$ bypass capacitor to ground from this pin to keep externally injected "glitches" from disturbing the internal circuitry of the DAC1420/1422.

## ANALOG BACKUP INPUT (Figure 6)

An Analog Backup Input is provided for use in controlling the output in case the source of digital inputs fail. This is a high impedance voltage input scaled so that $1-5$ volts input gives $4-20 \mathrm{~mA}$ output and is unaffected by the offset and gain adjustments. To prevent induced errors, this input should not exceed +5.5 volts and should be grounded if not used. Switchover to the analog input is provided by pin 32, the Digital/Analog control input. When at Logic " 1 " the $4-20 \mathrm{~mA}$ output is controlled by the digital input. When at Logic " 0 ", the $4-20 \mathrm{~mA}$ output is controlled by the analog input. Figure 6 shows one possible use of the analog input: to provide for potentiometer-variable control in the event of computer failure. The $V_{D D}$ OUT (pin 1) is used as a 5 volt reference for the potentiometer. If this feature is not used, connect pin 32 to pin 1 and pin 27 to ground.
Figure 7 shows an alternative back-up mode using increment/ decrement digital control.


Figure 6. Potentiometer Backup Control

## NOISE AND BANDWIDTH CHARACTERISTICS

The DAC1420/1422 are used in control systems of modest bandwidth and speed. The noise specification given in the Electrical Characteristics is the typical noise that would be seen under that condition of load and bandwidth. The noise seen at the output of the DAC depends upon the capacitive and resistive load and the bandwidth of the instrument doing the measurement. The majority of the output noise is generated at approximately 65 kHz by an internal charge pump inverter which supplies power to the internal DAC. Since the noise fundamental is at a much higher frequency than the systems where the DAC1420/1422 are likely to be used, the output noise should be observed over a limited bandwidth. Therefore, Analog Devices recommends the use of an external capacitance typically in the range of 1000 pF to $1 \mu \mathrm{~F}$. This capacitance includes the distributed capacitance of any cable connected to the output of the DACs as well as any value of discrete capacitance that may be used. The capacitive load also has an effect on the time constant of the DAC output. Capacitive load and load resistance form an RC time constant. For example, it takes approximately 7 time constants for the output to step from 4 mA and be within $0.2 \%$ of full scale, 20 mA .


Figure 7. Block Diagram - Manual Incremental Control Scheme Using Up/Down Counters


Figure 8. DAC1420 with $\mu P$ Interface and Readback Capability


Figure 9. DAC1422 with $\mu P$ Interface and Readback Capability

# 4-20mA, 10-Bit, Isolated Digital-to-Analog Converter 

FEATURES<br>3-Port Galvanic Isolation<br>Guaranteed Monotonic 0 to $+70^{\circ} \mathrm{C}$<br>Microprocessor Compatible Interface Increment/Decrement Backup Control May be Powered from Loop Supply<br>Low Power: 450 mW typ<br>Output Will Drive $0 \Omega$ Loads<br>Bumpless Transfer, Auto to Manual<br>APPLICATIONS<br>Direct Digital Controllers<br>Ground Loop Elimination in Industrial and Process Control High Voltage Protected Data Acquisition Systems<br>Digital Pressure Transducers<br>Driving Analog Recorders

## GENERAL DESCRIPTION

Analog Devices' ISO-DAC ${ }^{\text {TM }}$ (ISOlated Digital-to-Analog Converter) model DAC1423 is a low power 10-bit DAC with $4-20 \mathrm{~mA}$ current output, designed specifically for the process and industrial control industry. Its advanced features and excellent performance make for easy application within new and existing control systems. The DAC1423 contains a CMOS holding register, allowing direct interface with microprocessors, CMOS digital-to-analog converter, voltage-to-voltage isolator and a voltage-to-loop current converter. The small size and low profile ( $2^{\prime \prime} \times 4^{\prime \prime} \times 0.4^{\prime \prime}$ ) allows much greater functional density than previously available solutions.

## DESIGN FEATURES AND USER BENEFITS

Microcomputer Interface: The parallel digital interface is a 5 V CMOS design with independently controllable input latches and Tri-State* buffers, split into upper and lower sections (an 8 -bit and a 2 -bit byte) so that 8 - or 16 -bit bus compatibility may be achieved.
True 3-Port Isolation: The output connections and power connections are galvanically isolated, both from each other and from the digital section. Each will accommodate a wide range of power supply voltages and may be operated from the same supply, if desired.
Increment/Decrement: Increment/decrement control is achieved via the input latch/counter. An internal slow speed clock is supplied for this operation. Overflow/underflow lockout circuitry is used to prevent full scale "bumps" from occurring.

[^43]

Adjustable Offset and Span: The ISO-DAC has offset and span accuracies of $\pm 2$ LSB's ( $\pm 0.2 \%$ FSR) each. However, if the user desires adjustable offset and span, there are provisions for $\pm 10 \%$ adjustment range for each.
High CMV Isolation: The isolation barriers will withstand 1.5 kV dc continuously, or 1 kV rms @ 60 Hz for 60 seconds. The ISO-DAC is designed to meet the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability). Common Mode Rejection is excellent; typically, 103 dB @ 60 Hz for a $250 \Omega$ load.
Synchronized: The ISO-DAC may be synchronized to an external system clock, multiple DAC1423's may be on synchronized to one another. In the event of loss of external sync, the DAC1423 will "free run" on its own oscillator.
Isolated Power Out: An internally derived +5 V supply is brought out so that the user may power a small amount of application circuitry from the DAC1423's power supply.
ISA-S50.1: The three terminal output structure conforms to the Instrument Society of America Standard ISA-S50.1, "Compatibility of Analog Signals for Electronic Industrial Process Instruments."


## THEORY OF OPERATION

The ISO-DAC produces an isolated 4 to 20 mA output current which is proportional to the input digital word. Each ISO-DAC contains a $\mu$ computer compatible input section consisting of a 10 -bit input latch, a 10 -bit tri-state output and the associated control lines for read and write operations. A 10-bit CMOS digital-to-analog converter converts the digital word to a voltage that is modulated, carried across the isolation barrier, demodulated, and converted to a 4 to 20 mA current output.
The remarkable performance of the ISO-DAC is derived from the carrier isolation technique which is used to transfer both signal and power between the input circuitry and the output stage. High CMV isolation, with excellent linearity, is achieved by the transformer coupling between the internal DAC, modulator section and the current output circuitry.
The power oscillator supplies isolated power to the front-end logic and internal DAC via Transformer T2 and also supplies excitation to the Mod and Demod circuits via Transformer T1. The internal reference and regulator circuit provides the necessary internal voltages to allow single power supply operation.


Figure 1. Block Diagram of DAC1423, Isolated $4-20 \mathrm{~mA}$ DAC

## OFFSET AND SPAN ADJUSTMENTS

The DAC1423's initial offset and span accuracies are typically $\pm 2$ LSB's ( $\pm 0.2 \%$ FSR) each. If offset and span adjustments are not necessary, use the connections shown in Figure 2a.
Both offset and span errors are adjustable to zero with two external potentiometers, as shown in Figure 2b. To adjust the offset, apply a digital input of 0000000000 and adjust the offset potentiometer until an output of 4 mA is obtained. Once the appropriate offset adjustment has been made, apply a digital input of 1111111111 and adjust the span potentiometer until 19.984 mA is obtained. The offset and span adjustments are slightly interactive.
The offset and span potentiometers can provide a wide adjustment range to satisfy the particular needs of the application.
$\left.\begin{array}{|c|c|}\hline \text { DIGITAL INPUT } & \begin{array}{c}\text { NOMINAL CURRENT } \\ \text { OUTPUT }\end{array} \\ \hline \text { Binary Code } & \\ 1111111111111: 11 & +19.984 \mathrm{~mA} \\ 0 & 0\end{array}\right)$

Table 1. Nominal Input-Output Relationships

The adjustment range of the span control will be typically $\pm 10 \%$ full scale range ( $\pm 2 \mathrm{~mA}$ ), while that of the offset control will be $\pm 10 \%$ of offset ( $\pm 0.4 \mathrm{~mA}$ ). Owing to the impedances involved, it is suggested that the adjustment pots be located near their respective connections or be well-guarded in order to avoid noise pickup.


Figure 2a.


Figure $2 b$.

Figure 2. Precision and Adjustable Offset and Span

## APPLICATION HINTS

The power supply should be carefully checked for noise, which would affect performance, and overshoot which could damage the device.

Unused digital inputs must always be grounded or taken to $V_{D D}$ to ensure correct operation. Particular care should be taken when digital inputs are routed to another PC card. It is recommended that inputs open-circuited when PC cards are disconnected be taken to $V_{D D}$ or GND via high value ( $1 \mathrm{M} \Omega$ ) resistors to prevent the accumulation of static charges.

## ISOLATION CHARACTERISTICS

The DAC1423 employs a "three port" isolation architecture which allows for a great deal of flexibility in its application (see Figure 3). The power connections (pins 64, 66-68) are galvanically isolated from any other part of the module and may be subjected to the full common mode range with respect to either digital common or output common. Similarly, the output connections (pins $6,8,9$ ) are isolated in the same manner from either power common or digital common.


Figure 3. IIlustration of Isolation Barrier Within the DAC1423
Figures 4 and 5 show two methods of utilizing the isolation characteristics of the DAC1423. In Figure 4, the DAC1423 is shown with separate loop supply and power supply. This configuration is useful when it is desirable to derive power for the module from the system without losing output isolation. This configuration is also useful when using external synchronization or multiple units, since the sync controls are referenced to power common. Figure 5 shows the use of a single supply for both power and loop current. This technique is useful when
the loop supply is the most secure power source, since the DAC1423 will remain operable even though the system has failed, as long as the loop supply continues to operate.


Figure 4. Operation with Isolated Loop and Power Supplies DAC1423


Figure 5. Operation with Common Supply DAC1423

## SYNCHRONIZATION

The DAC1423 contains an internal oscillator which generates the carrier frequency for the modulation process. In most cases, there is no appreciable leakage from this oscillator, and it may be ignored by the user. However, when a DAC1423 is used in a system which contains a clock at or near this carrier frequency, or when several DAC1423's are used adjacent to one another, it is possible that a heterodyning phenomenon can occur which results in beat notes that may (or may not) fall within the system's passband. For this reason, the DAC1423 contains provisions for external or multiple synchronization. Pin 68 is the SYNC IN pin which can be driven from an external clock. The external clock should be within $15 \%$ of free running frequency of the DAC. $1423(200 \mathrm{kHz} \pm 15 \%)$. It should be a 5 V CMOS level ( $50 \%$ duty cycle) via a 2200 pF capacitor in series with pin 68.
If external sync is not used, leave the SYNC IN pin unconnected; the DAC1423 will free run at approximately 200 kHz . Note that the SYNC IN signal is referred to power common, not loop common or digital common.

When multiple DAC1423's are used, it is recommended that their sync provisions be "daisy chained" as shown in Figure 6. The SYNC OUT pin of one DAC1423 is used as the external sync drive for the next DAC1423. Note that the first DAC1423 in the chain may either "free run" or be synchronized from an external source.


Figure 6. Synchronizing Multiple DAC1423's

The performance of the DAC1423 running in the sync mode is essentially no different from the free running mode, except that there may be slight offset and span shifts ( $\approx 1 \mathrm{LSB}$ ) if the carrier frequency is pulled appreciably from its free running frequency. In no case should the carrier frequency be pulled more than $\pm 15 \%$ from its nominal free running frequency.

## DIGITAL INTERFACE (PARALLEL)

The parallel interface of the DAC1423 is a 5 V CMOS design, arranged to offer a great deal of interfacing flexibility to a variety of user systems.
The interface consists of a 10 -bit input latch, a 10 -bit tristate output, and the associated control lines for read and write operations. As shown in Figure 7, the 8 lower bits and 2 upper bits of both the latch and the tri-state are separately controlled, allowing interfaces to both 8 -bit and 16 -bit bus architectures. For 10 -bit or greater bus operation, the LO and HIGH write lines may be connected together, as well as the LO and HIGH read lines.


Figure 7. 'DAC1423 Digital Interface Architecture

An example of an 8 -bit microprocessor interface is shown in Figure 8. In this case, the data is arranged as two bytes, right justified. The digital inputs to the DAC1423 are CMOS, therefore, rigid logic levels are required. In some cases, double buffering may be required for bus interface.
The output drive capability of the tri-states is 1 TTL load; in general, the DAC1423 may be used directly on most NMOS or CMOS microcomputer buses if the 3.3 V minimum logic " 1 " level is observed. In some cases, pullups may be required.
In the event of computer failure, the bus inputs must go to either a high or a low state, but read, write and clear lines must go to a low state.

## BUMPLESS TRANSFER

In process control applications, there will be times when the computer power fails and critical controls must be operated manually. To avoid causing a "bump" in the process, such as commanding a manually closed valve to fully open when switched to automatic control, it is essential that the computer knows the exact condition of the system when it resumes control. This is known as "bumpless transfer".

Bumpless transfer, when switching between automatic and manual control, is provided by the readback capability of the ISO-DAC's input tri-state logic. It constantly monitors the status of the input register; therefore, when switching from manual to automatic control, the computer can read the status of the ISO-DAC before resuming the algorithm.


Figure 8. Typical Interface to 8-Bit $\mu$ Computer


Figure 9. Read/Write Timing

Figure 10. Increment/Decrement $\dot{\text { Timing }}$

| SYMBOL | MEANING | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ D | Strobe to Data Time | - | 315 | - | ns |
| ${ }^{t}$ DS | Data Set-Up Time | 0 | - | - | ns |
| ${ }^{\text {t }} \mathrm{DH}$ | Data liold Time | 0 | - | - | ns |
| $\mathrm{t}_{\text {WS }}$ | Write Strobe Width | - | 100 | - | ns |
| ${ }^{\text {toe }}$ | Output Enable Time | - | 100 | - | ns |
| ${ }^{\text {tob }}$ | Output Disable Time | - | 80 | - | ns |
| ${ }^{\text {c }}$ CD | Clock to Data Time | - | 315 | - | ns |
| ${ }^{\text {t }}$ CW | Clock Width | - | 200 | - | ns |
| ${ }^{\text {t UDS }}$ | Up/Down Set-Up Time | - | 250 | - | ns |
| ${ }^{\text {t }} \mathrm{CR}$ | Clock Repetition Period | - | - | 330 | ns |

## Table 2. Timing Requirements

## INCREMENT/DECREMENT CONTROL

Increment/decrement operation under computer or manual control is possible with the input latch/counter in the DAC1423. The DAC1423 also contains overflow/underflow lockout circuitry, and a slow speed clock output is provided. The timing diagram shown in Figures 9 and 10 give guidelines for increment/decrement operation. Figure 11 shows the ISODAC in the manual back-up mode using increment/decrement control logic. In this circuit, part of $Z_{1}$ latches the direction line, UP/ $\overline{\mathrm{DN}} . \mathrm{Z}_{2}$ and the remainder of $\mathrm{Z}_{1}$ gate the clock "on"-after one RC time delay. The RC time delay is determined by $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$ which the user supplies. The same circuit could be used for computer control by simply replacing the pushbutton switch with the proper logic.


Figure 11. Increment/Decrement Control

## SLOW CLOCK OPERATION

The DAC1423 provides a slow speed clock circuit for the user's convenience in operating the increment/decrement feature. This clock requires a resistor and capacitor to set its operating frequency, as shown in Figure 12. When the slow clock is not used, connect pin 38 to digital common (pin 37) and disable the slow clock to prevent any feedthrough of the clock signal to the output.


Figure 12. Using the Slow Clock

CLEAR
In many industrial controls, it is desirable to have the ISODAC go to a known state when the system is first powered up. The clear pin, pin 36, is provided for just such cases. Strobing the clear pin will reset the input latch/counter to all 0 's. Tying pin 36 to the computer reset bus provides an asynchronous means to initiate the system to a known state.

## $+5 V$ OUTPUT

$\mathrm{A}+5 \mathrm{~V}$ output is provided for powering a small amount of user supplied circuitry. This output is referred to digital common and is, therefore, isolated both from the loop and from the power supply. The outboard devices may draw up to a maximum of 0.5 mA from this pin (pin 20); however, it is suggested that the user by-pass this pin to digital common with a $0.1 \mu \mathrm{~F}$ or greater capacitor in order to avoid externally injected glitches from disturbing the internal circuitry of the DAC1423.

## AC1582 MOUNTING CARD

The AC1582 mounting card is available to assist in evaluating the DAC1423. As shown in Figure 13, the AC1582 is an edge connector card with pin receptacles for plugging in the DAC1423. This card includes offset and span adjustment potentiometers, power supply bypass capacitors and the logic needed for increment/decrement control. Increment/decrement control is enabled via connection to J 2 . In addition, the card allows for several user-selectable configurations:

1. 8 - or 16 -bit bus interface;
2. Single supply for both power and loop current. Supply delivered via $\mathrm{P}_{1}$ or $\mathrm{TB}_{1}$;
3. Separate loop supply and power supply;
4. Offset and Span-fixed or adjustable.

These configurations can be programmed by user-installed jumpers, as shown in the wiring chart of Table 3. Jumper locations are not shown in Figure 13, but are labeled on the mounting card.


Figure 13. AC1582 Mounting Card. Dimensions shown in inches and (mm).

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | MSB IN | A | MSB OUT |
| 2 | BIT 2 IN | B | BIT 2 OUT |
| 3 | BIT 3 IN | C | BIT 3 OUT |
| 4 | BIT 4 IN | D | BIT 4 OUT |
| 5 | BIT 5 IN | E | BIT 5 OUT |
| 6 | BIT 6 IN | F | BIT 6 OUT |
| 7 | BIT 7 IN | H | BIT 7 OUT |
| 8 | BIT 8 IN | J | BIT 8 OUT |
| 9 | BIT 9 IN | K | BIT 9 OUT |
| 10 | LSB | L | LSB OUT |
| 11 | WRITE HIGH | M | READ HIGH |
| 12 | WRITE LOW | N | READ LOW |
| 13 | CLEAR | P | DIGITAL COMMON |
| 14 | NC | R | +5Vout |
| 15 | NC | S | NC |
| 16 | NC | T | NC |
| 17 | +V POWER | U | PWR COMMON |
| 18 | SYNC IN | $v$ | SYNC OUT |
| 19 | NC | w | NC |
| 20 | NC | X | NC |
| 21 | + $\mathrm{V}_{\text {LOOP }}$ | Y | LOOP COMMON |
| 22 | NC | $z$ | NC |


| P2 |  |
| :---: | :--- |
| PIN | FUNCTION |
| A | DIG COM |
| B | DECREMENT |
| C | INCREMENT |$|$| PIN1 | FUNCTION |
| :---: | :--- | :--- |
| 1 | +V |

Table 3. AC1582 Mounting Card Connector Designations

| Options | User-Installed Jumpers $^{1}$ |
| :--- | :--- |
| 8-Bit Bus Interface | $\mathrm{J} 1, \mathrm{~J} 2, \mathrm{~J} 4, \mathrm{~J} 5$ |
| 16-Bit Bus Interface | $\mathrm{J} 3, \mathrm{~J} 6$ |
| Single Supply | $\mathrm{J} 7, \mathrm{~J} 8, \mathrm{~J} 13, \mathrm{~J} 14$ |
| Dual Supply (V ${ }_{\text {LOop }}$ via P1) | J13, J14 |
| Offset and Span, Fixed | $\mathrm{J} 10, \mathrm{~J} 12$ |
| Offset and Span, Adjustable | $\mathrm{J} 4, \mathrm{~J} 11$ |

Notes:
${ }^{1}$ Jumper locations are not shown in Figure 13, but are labeled on AC1582.
${ }^{2}$ Loop supply normally accessible via TB1.


Figure 14. Schematic Diagram for AC1582 Mounting Card

## 8-, 10-, 12-Bit Video Speed Hybrid Current \& Voltage Out D/A Converter HDS -0820, -1025, 1250/HDH -0802, -1003, - 1205

## FEATURES

- 25ns Current Settling to 0.1\% (HDS)
- 200ns Voltage Settling to 0.1\% (HDH)
- 10mA Current Out (HDS)
- Guaranteed Monotonicity Over Temperature
- No External Parts Required
- Reliable Hybrid Construction

APPLICATIONS

- CRT Vector Displays
- TV Video Reconstruction
- Military Equipment (MIL-STD-883)
- Analytical and Medical Instruments


## GENERAL DESCRIPTION

The HDS/HDH series of digital to analog converters represent the fastest precision settling current and voltage DAC's available. Capable of processing to MIL-STD-883 and guaranteed monotonicity over their operating temperature range; their quiescent power is $1 / 2$ that of competitive units. The current output models provide 10 mA full scale allowing direct drive of capacitive loads and transmission lines. All versions have a precision reference and are active laser trimmed to specified accuracy, thus no external adjustment pots or other components are required.

With 6 available units engineering trade-offs can be made between resolution, speed, current or voltage output, and of course price. To facilitate this comparison major specifications are summarized in Table 1.

| Model | Resolution | Full Scale Step <br> Settling Time |
| :---: | :--- | :--- |
| Current Output |  | 10mA Step |
| HDS-0820 | 8 Bits | 20 ns to $0.4 \%$ |
| HDS-1025 | 10 Bits | 25 ns to $0.1 \%$ |
| HDS-1250 | 12 Bits | 35 ns to $0.025 \%$ |
| Voltage Output |  | 10 V Step |
| HDH-0802 | 8 Bits | 200 ns to $0.4 \%$ |
| HDH-1003 | 10 Bits | 300 ns to $0.1 \%$ |
| HDH-1205 | 12 Bits | 500 ns to $0.125 \%$ |

Table 1.


Other general specifications that apply to all devices include TTL logic; glass or hermetic metal package; unipolar or bipolar operation with internal offsetting reference.
The HDH voltage output devices provide access to the op amp summing point so that reduced full scale output voltage swing can be provided. Such operation with an external resistor shunting the internal 1 k resistor will reduce the already low op amp offset drift.

## SPECIFICATIONS <br> (typical @ $+25^{\circ} \mathrm{C}$ with nominal power supply voltages unless otherwise noted)

| MODEL | UNITS | CURRENT OUT |  |  | VOLTAGE OUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | HDS-0820 | HDS-1025 | HDS-1250 | HDH-0802 | HDH-1003 | HDH-1205 |
| RESOLUTION FS = Full Scale | Bits | 8 | 10 | 12 | 8 | 10 | 12 |
| LSB WEIGHT |  | $40 \mu \mathrm{~A}$ | $10 \mu \mathrm{~A}$ | $2.5 \mu \mathrm{~A}$ | 40 mV | 10 mV | 2.5 mV |
| ACCURACY (Relative to FS Including Linearity) Linearity | $\pm \% \mathrm{FS}$ | 0.1 | 0.05 | 0.0125 | 0.1 | 0.05 | 0.0125 |
|  |  | $\pm 10 \mu \mathrm{~A}$ | $\pm 5 \mu \mathrm{~A}$ | $\pm 1.25 \mu \mathrm{~A}$ | $\pm 10 \mathrm{mV}$ | $\pm 5 \mathrm{mV}$ | $\pm 1.25 \mathrm{mV}$ |
|  | LSB | $\pm 1 / 4$ | $\pm 1 / 2$ | $\pm 1 / 2$ | $\pm 1 / 4$ | $\pm 1 / 2$ | $\pm 1 / 2$ |
| Monotonicity |  | Guaranteed Over Operating Temperature Range |  |  |  |  |  |
| Zero Offset ( Initial) |  | 15 nA max | * |  | $\begin{aligned} & 10 \mathrm{mV} \text { typ } \\ & 50 \mathrm{mV} \text { max } \end{aligned}$ | * | * |
| TEMPERATURE COEFFICIENTS |  |  |  |  |  |  |  |
| Linearity | ppm/ ${ }^{\circ} \mathrm{C}$ | 3 | * | * | * | * | * |
| Gain | ppm/ ${ }^{\circ} \mathrm{C}$ | 30 | * | * | * | * | * |
| Unipolar Offset | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 3 | * | * | * | * | * |
| Bipolar Offset | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 15 | * | * | * | * | * |
| DATA INPUTS |  |  |  |  |  |  |  |
| Logic Compatibility |  | TTL and 5V CMOS |  |  |  |  |  |
| Logic Voltage Levels Positive Logic "1" 1 " ${ }^{\text {a }}$ ( ${ }^{\text {a }}$ |  | +2 to +7 |  | * | * | * | * |
| " 0 " = | V | 0 to +0.8 | * | * | * | * | * |
| Logic Loading (Each Bit) "1" = | $\mu \mathrm{A}$ | 40 | * | * | * | * | * |
| " 0 ") = | mA | -2.6 | * | * | * | * | * |
| Codes | , | BIN, OBN |  |  | BIN,OBN |  |  |
| OUTPUT |  |  |  |  |  |  |  |
| Current Range FS |  |  |  |  |  |  |  |
| Unipolar | mA | +10.24 | * | +10.24 | $\pm 25$ max | ** | ** |
|  |  |  |  | $\pm 0.05 \%$ |  |  |  |
| Bipolar | mA | $\pm 5.12$ | * | $\pm 5.12$ | $\pm 25$ max | ** | ** |
|  |  |  |  | $\pm 0.025 \%$ |  |  |  |
| Voltage Out FS ${ }^{1,2}$ |  |  |  |  |  |  |  |
| Unipolar HDS with $200 \Omega$ | V | +1.024 | * | +1.024 | $\therefore-10.24 \pm 0.1 \%$ | ** | ** |
| - Internal Connected $\mathrm{R}_{\mathrm{L}}$ |  |  |  | $\pm 0.05 \%$ |  |  |  |
| Bipolar . | V : | $\pm 0.512$ | * | $\pm 0.512$ | $\mp 5.12 \pm 0.05 \%$ | ** | ** |
|  |  |  |  | $\pm 0.025 \%$ |  |  |  |
| Compliance | V | +1.5, -2 | * | * | N/A | ** | ** |
| Impedance, Internal (See Figure 1) | $\Omega$ | 200 | * | * | 0.1 max | ** | ** |
| SETTLING TIME |  |  |  |  |  |  |  |
| Current | ns to \% FS | 20 to 0.4 | 25 to 0.1 | 35 to 0.025 | N/A | N/A | N/A |
| Voltage ${ }^{2}$ |  |  |  |  |  |  |  |
| Unipolar or Bipolar Out, $75 \Omega$ Load,$0.56 \mathrm{~V} \text { p-p }$ |  |  |  |  |  |  |  |
|  |  | 30 to 0.4 | 35 to 0.1 | 50 to 0.025 | N/A | N/A | N/A |
| Unipolar or Bipolar Out, Internal |  |  |  |  |  |  |  |
| $200 \Omega$ Load, 1.024 V p-p | ns to \% FS | 45 to 0.4 | 50 to 0.1 | 60 to 0.025 | N/A | N/A | N/A |
| 10 V Output Step | ns to \% FS | N/A | N/A | N/A | 200 to 0.4 | 300 to 0.1 | 500 to 0.025 |
| 5V Output Step | ns to \% FS | N/A | N/A | N/A | 150 to 0.4 | 200 to 0.1 | 350 to 0.025 |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| +14.5 V to +15.5 V | $m A \max$ | 42 | * | 50 | 70 | ** | ** |
| -12 V to -16 V | $m A \max$ | 14 | * | 15 | 40 | ** | ** |
| Power Supply Rejection Ratio | \%/V | 0.2 | * | * | * | * | * |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |
| Operating - Glass Package | ${ }^{\circ} \mathrm{C}$ | 0 to +70 | * | * | * | * | * |
| Operating - "M' Metal Case ${ }^{3}$ | ${ }^{\circ} \mathrm{C}$ | -55 to +125 | * | * | * | * | * |
| Storage | ${ }^{\circ} \mathrm{C}$ | -55 to +125 | * | * | * | * | * |

## NOTES:

${ }^{1}$ Other voltages may be obtained with external resistor.
${ }^{2}$ For HDS series, VOUT $=I_{\text {OUT }} \times$ Requivalent which is the value of the $200 \Omega$ internal impedance in parallel with the external load resistance. Thus, by correct selection of external R1 VOUT can be any magnitude up to the + or - compliance voltage. See Figures 1 and 2.

[^44]OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN DESIGNATIONS
HDS-0820, HDS-1025

| PIN | FUNCTION |
| :--- | :--- |
| 1 | +15 V |
| 2,3 | BIT 1 (MSB) |
| 4 | BIT 2 |
| 5 | BIT 3 |
| 6 | BIT 4 |
| 7 | BIT 5 |
| 8 | BIT 6 |
| 9 | BIT 7 |
| 10 | BIT 8 |
| 11 | BIT 9 (HDS-1025) |
| 12 | BIT 10 |
| $13-20$ | GND |
| 21 | OUTPUT |
| 22 | RL 200及 |
| 23 | BIPOLAR OFFSET |
| 24 | $-15 V$ |

PIN DESIGNATIONS HDS-1250

| PIN | FUNCTION |
| :--- | :--- |
| 1 | BIT I (MSB) |
| 2 | BIT 2 |
| 3 | BIT 3 |
| 4 | BIT 4 |
| 5 | BIT 5 |
| 6 | BIT 6 |
| 7 | BIT 7 |
| 8 | BIT 8 |
| 9 | BIT 9 |
| 10 | BIT 10 |
| 11 | BIT 11 |
| 12 | BIT 12 |
| $13-19$ | GND |
| 20 | OUTPUT |
| 21 | RI 200』 |
| 22 | BIPOLAR OFFSET |
| 23 | $-15 V$ |
| 24 | +15V |

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## PIN DESIGNATIONS

 HDH SERIES| PIN | FUNCTION |
| :--- | :--- |
| 1 | BIT 1 (MSB) |
| 2 | BIT 2 |
| 3 | BIT 3 |
| 4 | BIT 4 |
| 5 | BIT 5 |
| 6 | BIT 6 |
| 7 | BIT 7 |
| 8 | BIT 8 |
| 9 | BIT 9 |
| 10 | BIT 10 |
| 11 | BIT 11 |
| 12 | BIT 12 |
| 13.19 | GROUND |
| 20 | SUM NODE |
| 21 | OUTPUT |
| 22 | BIPOLAR OFFSET |
| 23 | $-15 V$ |
| 24 | +15V |

ON HDH-0802 DEVICES, GROUND PINS 9, 10, 11 AND 12.
ON HDH-1003 DEVICES, GROUND PINS 11 AND 12.

Analog Output, $\pm 5.12 \mathrm{~mA}$
$+5.11 \mathrm{~mA}(1 \mathrm{LSB})$
$+2.56 \mathrm{~mA}$
0 mA
$-2.56 \mathrm{~mA}$
$-5.12 \mathrm{~mA}$
Analog Output, 0 to $\boldsymbol{+ 1 0 . 2 4 m A}$ Straight Binary

| +10.23 mA | $111 \ldots \ldots 1$ |
| :--- | :--- |
| +7.68 mA | $110 \ldots \ldots 0$ |
| +5.12 mA | $100 \ldots \ldots 0$ |
| +2.56 mA | $010 \ldots \ldots 0$ |
| 0 mA | $000 \ldots \ldots .0$ |

$+10.23 \mathrm{~mA}$
$+7.68 \mathrm{~mA}$
$+5.12 \mathrm{~mA}$

0 mA

Offset Binary
$111 \ldots .$.
110...... 0
100...... 0
$010 \ldots . .$.
$000 \ldots . . .0$
Straight Binary
111...... 1
110...... 0
100...... 0
$000 \ldots . .$.

Table 2. Coding HDS Series

## Complement Offset Binary

$111 \ldots . . .1$
110...... 0
100...... 0
$010 \ldots . .$.
$000 \ldots . .$.
Complement Binary
$111 \ldots . . .1$
110...... 0
100...... 0
010...... 0
$000 \ldots . .$.

Table 3. Coding HDH Series


Figure 1. HDS Current Equivalent Circuit


Figure 2. HDS Voltage Equivalent Circuit


Figure 3. Bipolar Current Output


Figure 4. Unipolar Current Output


Figure 5. Inverting Unipolar or Bipolar Voltage Output

ORDERING INFORMATION
Order model number HDS-0820, HDS-1025, HDS-1250, HDH-0802, HDH-1003, HDH-1205. Models with extended operating temperature range, hermetically-sealed metal-case construction ( $M$ versions) and MIL-STD-883 processing are also available. Consult factory or local Analog Devices sales . office for further information.


Figure 6. Noninverting Unipolar or Bipolar Voltage Output -HDS-1025


Figure 7. Unipolar Negative Output


NOTE: R1 AND R2 ARE OPTIONAL AND USED ONLY WHEN PRECISE ZEROING OF THE OUTPUT ( $<10 \mathrm{mV}$ ) IS REQUIRED.

Figure 8. Bipolar Output


NOTE: ON 8-BIT VERSIONS, PINS 11 AND 12 ARE NOT CONNECTED INTERNALLY, AND PIN 10 IS LSB.

> Block Diagram - HDS-0820 and HDS-1025


Block Diagram - HDS-1250


NOTE: ON HDH-0802 DEVICES, GROUND PINS 9, 10, 11 AND 12. ON HDH-1003 DEVICES, GROUND PINS 11 AND 12.

Block Diagram - HDH-0802, HDH-1003 and HDH-1205

## HDS0810E HDS 1015 E

FEATURES<br>\section*{Settling Times to 10 ns}<br>Low Glitch Energy - 200pV-sec.<br>100 MHz Update Rates<br>8- \& 10-Bit Versions Available<br>Low Power < 1 Watt<br>Available Screened to MIL-STD-883<br>\section*{APPLICATIONS}<br>Raster Scan \& Vector Graphic Displays<br>TV Video Reconstruction<br>Digital VCO's<br>High-Frequency Waveform Generators Analytical \& Medical Instrumentation

## PRODUCT DESCRIPTION

The HDS-0810E and HDS-1015E represent the latest state-of-the-art in ultra-high-speed hybrid D/A converters. They are designed to be input compatible with standard ECL logic families, and feature internal high-precision monolithic voltage reference, active laser-trimmed resistor network, and $75 \Omega$ output impedance - allowing them to be used to drive $75 \Omega$ cable directly without external driver amplifiers. This feature assures that a full 1 volt is available at the load, since the D/A output is a full 27 mA . In addition, these D/A's are monotonic over the full operating temperature range and require only one power supply ( -5.2 V ) for operation.
Packaged in an industry standard size 24-pin double width dual in-line case, the HDS-E Series D/A's are available in either ceramic/glass cases (commercial) or hermetically sealed metal cases (military). They are also available screened to MIL-STD-883.


ON THE HDS-0810E, PINS 10 AND 11 ARE NOT CONNECTED INTERNALLY


The HDS-E D/A's are ideally suited for use in a wide variety of applications, including graphic CRT displays, since they feature very low glitch energy and extremely fast settling time.


Current Equivalent Circuit


Voltage Equivalent Circuit

| MODEL | UNITS | HDS-0810E | HDS-1015E |
| :---: | :---: | :---: | :---: |
| RESOLUTION FS = Full Scale | Bits | 8 | 10 |
| LSB WEIGHT (Current) | $\mu \mathrm{A}$ | 106 | 27 |
| LSB WEIGHT (Voltage) | mV | 4 | 1 |
| ACCURACY ${ }^{1}$ | $\pm \% \mathrm{FS}$ | 0.1 | $0.05^{\circ}$ |
| Linearity | $\pm \mu \mathrm{A}$ | 26.5 | 13 |
| Monotonicity |  | Guaranteed | * |
| Zero Offset (Initial) | $\mu \mathrm{A}$ | 5 | * |
| TEMPERATURE COEFFICIENTS |  |  |  |
| Linearity | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 5 | * |
| Zero Offset | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 1 | * |
| Gain | ppm/ ${ }^{\circ} \mathrm{C}$ | 80 | * |
| DATA INPUTS |  |  |  |
| Logic Compatibility |  | ECL | * |
| Logic Voltage Levels " 1 "= | V | -0.9 | * |
| (Positive Logic) " 0 " = | V | -1.7 | * |
| Logic Loading " 1 "= | mA | +13.6 | * |
| (Each Bit) "0" = | $\mu \mathrm{A}$ | -50 | * |
| Coding (See Coding Table) |  | BIN | * |
| OUTPUT |  |  |  |
| Current Range (Unipolar) FS | mA | 0 to -27.2 | 0 to -27.3 |
| Voltage with $75 \Omega$ Ext. Load | V ( $\pm 1 \%$ ) | 0 to -1.020 | 0 to -1.023 |
| Compliance | V | -1.1 to +1.1 | * |
| Impedance, Internal | $\Omega( \pm 5 \%)$ | 75 | * |
| SPEED PERFORMANCE |  |  |  |
| Settling Time (Voltage) ${ }^{2}$ | ns (to \% FS) | 10 (0.2) | 15 (0.1) |
| Slew Rate | $\mathrm{V} / \mu \mathrm{s}$ | 200 | * |
| Update Rate ${ }^{3}$ | MHz | 100 | 67 |
| Rise Time | ns | 4 | 4 |
| Glitch Energy ${ }^{4}$ | pV -sec | 200 | * |
| POWER REQUIREMENTS |  |  |  |
| -5.2V $\pm 0.25 \mathrm{~V}$ | mA | 155 | 180 |
| Power Supply Rejection |  |  |  |
| Ratio | \%/\% | 0.04 | * |
| Reference |  | Monolithic, Internal | * |
| TEMPERATURE RANGE |  |  |  |
| Operating; Glass Case | ${ }^{\circ} \mathrm{C}$ | 0 to +70 | * |
| Operating; " $M$ " Metal Case | ${ }^{\circ} \mathrm{C}$ | -55 to +125 | * |
| Storage | ${ }^{\circ} \mathrm{C}$ | -55 to +125 | * |

## NOTES:

${ }^{1}$ Relative to FS, including linearity.
${ }^{2}$ Worst case settling time. Includes FS and MSB transitions.
See Figure 1.
${ }^{3}$ Limited only by D/A settling time.
${ }^{4}$ Reducible to less than $100 \mathrm{pV}-\mathrm{sec}$ with appropriate deskewing of digital inputs. See Figure 2.
*Specifications same as HDS-0810E.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN DESIGNATIONS

| PIN | FUNCTION |
| :--- | :--- |
| 1,12 | -5.2 V |
| 2 | BIT 1 (MSB) |
| 3 | BIT 2 |
| 4 | BIT 3 |
| 5 | BIT 4 |
| 6 | BIT 5 |
| 7 | BIT 6 |
| 8 | BIT 7 |
| 9 | BIT 8 |
| 10 | BIT 9 |
| 11 | BIT 10 (LSB) |
| $13-20$ | GROUND |
| 21 | OUTPUT |
| 22 | GLITCH ADJUST |
| 23,24 | GROUND |

ON THE HDS-0810E, PINS 10 AND 11 ARE NOT CÓNNECTED
INTERNALL.Y, AND PIN 9 IS
THE LSB. ALL GROUND PINS ARE CONNECTED TOGETHER INTERNALLY.


TIME IS MEASURED FROM 50\% TRANSITION POINT OF MSB. WITH INPUT DATA LINES DESKEWED AND $75 \Omega$ LOAD. VOLTAGE OUTPUT.

Figure 1. HDS-0810E \& HDS-1015E Accuracy vs. Settling Time

|  | Analog Output with $75 \Omega$ Load <br> Binary Input Code <br> HDS-0810E |  |
| :--- | :--- | :--- |
| $111 \ldots 111$ | 0 | 0 |
| $111 \ldots 110$ | -4 mV | -1015 E |
| $110 \ldots 000$ | -252 mV | -1 mV |
| $101 \ldots 111$ | -256 mV | -255 mV |
| $100 \ldots 000$ | -508 mV | -256 mV |
| $011 \ldots 111$ | -512 mV | -511 mV |
| $010 \ldots 000$ | -764 mV | -512 mV |
| $001 \ldots 111$ | -768 mV | -767 mV |
| $000 \ldots 001$ | -1016 mV | -768 mV |
| $000 \ldots 000$ | -1020 mV | -1022 mV |

Table 1. Coding Table

## APPLICATIONS INFORMATION

## High-Speed Low-Glitch Operation Suggestions

The HDS-E Series D/A's offer the highest available speed. However, with this speed performance, certain precautions and operating conditions should be considered. You are now in the RF world.

1. The D/A converter should be provided with a very low impedance grounding system to very high frequencies. A large ground plane is a must.
2. Low frequency bypassing should be provided with a $1 \mu \mathrm{~F}$ (or larger) tantalum capacitor mounted between the -5.2 V supply line and ground near the D/A.
3. High frequency bypassing should be provided by ceramic capacitors of $0.1 \mu \mathrm{~F}$ or larger mounted within 0.25 inches of Pins 1 and 12 to ground (see Figure 2).
4. The D/A converter should be driven with an ECL register as physically close to the D/A as possible. The 10176 HEX "D" Master-slave flip-flop is recommended. The six most significant bits should come from the same package as shown in Figure 2. The two or four least significant bits should come from a second package.
5. Each digital input should be terminated with a $510 \Omega$ resistor connected between the input and -5.2 V (see Figure 2 ).
6. The threshold of the internal current switches can be optimized for low glitch energy by the addition of an external potentiometer connected to Pin 22 of the D/A (shown as R12 in Figure 2). This potentiometer is adjusted for minimum glitch energy as shown in Photo 3.

If required, variable capacitors can be added to "deskew" the most significant bits for lowest glitch-although this is not usually required in many applications. These capacitors are added as shown in Figure 2 (C1-4). They are adjusted in conjunction with R12 for minimum glitch energy as shown in Photo 3.
In composite television applications, C1-4 are adjusted for best differential phase performance, and R12 is adjusted for best differential gain performance. These may tend to interact, so going back and forth between adjustments may be required.
7. Standard 24-pin sockets should be avoided. Individual "pin sockets" are most suited for evaluating devices, as lead inductance is reduced. In final designs, the D/A's should be soldered directly into the printed circuit board without sockets.


NOTES:

1. R1-10 $=510 \Omega, 1 / 4 \mathrm{~W}, 5 \%$ : $R 11=$ OUTPUT LOAD: $R 12=1000 \Omega 2$ POTENTIOMETER, ADI P/N 79PR1K; C1. ERIE 538-002F, 15-60pF, OR EQUIVALENT; C2, 3, $4=$
ERIE $538-002 \mathrm{~B}, 9-35 \mathrm{pF}, \mathrm{OR}$ EQUIVALENT; $C 5=100 \mu \mathrm{~F}$ TANTALUM; C6, $7=$ $0.1 \mu \mathrm{~F}$ CERAMIC; U1, $2=10176,10 \mathrm{~K}$ ECL TYPE "D" F-F.
2. IF THE HDS-0810E IS SUBSTITUTED, PINS 10 AND 11 AS WELL AS THE
3. PARTS ASSOCIATED WITH BITS 9 AND 10 ARE UNUSED.
4. THE FIRST SIX MOST SIGNIFICANT BITS (BITS 1-6) SHOULD ALWAYS BE ROUTED THROUGH ONE 10176 FOR CONSISTENCY IN TIMING AND HEDUCED
OATA SKEW.

Figure 2. HDS-1015E - Typical Hook-Up and Test Circuit

## GAIN ADJUSTMENT

The HDS-E Series D/A's are actively laser-trimmed to provide a voltage into exactly $75 \Omega$ which is an even binary multiple; i.e., the HDS-0810E has an LSB of 4 mV and the HDS-1015E has an LSB of 1 mV . This makes the full-scale output slightly greater than one volt. If an output of exactly one volt is re-quired-such as for TV reconstruction-a 2 k potentiometer may be placed across the output of the D/A for gain adjustment. For a one volt output, the adjusted value of this pot will be about $1500 \Omega$.

## ULTRA-LOW GLITCH OPERATION

For extremely low glitch requirements ( $<50-100 \mathrm{pV}$-s), an HTS-0025 Track-and-Hold is recommended as a deglitcher (see Figure 2). The duration of the HDS Series D/A glitch is approximately 10 ns . The hold time of the HTS-0025 should be at least 15 ns to "mask out" the glitch. The minimum acquisition time of the HTS-0025 for $0.1 \%$ accuracy is 30 ns . This implies that the circuit of Figure 2 can be operated up to 22 MHz and still maintain 10 -bit accuracy. For $0.2 \%$ accuracy, the acquisition time for the $\mathrm{T} \& \mathrm{H}$ can be reduced to 25 ns , allowing the circuit to operate to 25 MHz . This discussion assumes that the D/A will be required to slew full scale (one volt) between adjacent samples. In practice, the sample-tosample variation is less than full scale depending on the amount of oversampling. In a practical situation, therefore, 10 -bit accuracy should be achievable at 25 MHz update rates.


Figure 3. HTS-0025 Track \& Hold Used with HDS-1015E D/A as Deglitcher @ 20MHz Update Rate


Photo 1. Voltage Output - Positive Going


Photo 3. Voltage Output - Glitch Characteristic

## ORDERING INFORMATION

For commercial environment applications ( 0 to $+70^{\circ} \mathrm{C}$ ), order models HDS-0810E or HDS-1015E for 8 - or 10 -bit operation, respectively.
For extreme environment applications $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$, order metal cased models HDS-0810EM or HDS-1015EM for 8 - or 10 -bit operation, respectively.
These devices are also available screened to MIL-STD-883. Consult the factory.

# Ultra High Speed Deglitched D/A Converter MDD SERIES 

## FEATURES

- Ultra-High Speed: 20 MHz Word Rate
- 8- and 10-Bit Versions Available
- TTL Compatible
- Smallest Size Available: $3^{\prime \prime} \times 4^{\prime \prime} \times 0.5^{\prime \prime}$
- Completely Self-Contained with Input Register, D/A, Deglitcher, Timing, Internal References, and Output Buffering


## APPLICATIONS

- Color-Television Video Reconstruction, Time-Base Correction and Frame Synchronization
- Graphic Displays
- Deflection Systems
- Character Generators
- High Speed D/A Systems


## GENERAL DESCRIPTION

The MDD Series is a subsystem module which contains an input digital register, ultra-high speed current output D/A converter, deglitcher, output buffer amplifier, precision references, and timing circuitry within a $3^{\prime \prime} \times 4^{\prime \prime} \times 0.5^{\prime \prime}$ case. The output of the device is an ultra-linear analog representation of the digital input. Requiring only external gain and offset potentiometers for final calibration, the MDD D/A solves the glitch problem associated with high-speed D/A converters. The incorporation of an internal register virtually eliminates the need for input bit time deskewing. While not totally eliminating the glitch per se, the remnant glitch is very small, and more importantly, constant (and therefore filterable) over the output range.
The MDD Series is available with 8 - or 10 -bit resolution and in two versions. The basic versions contain a unity gain output buffer and can deliver 2 V p-p open circuit (or 1 V p-p into a load) when the MDD output is both source and load terminated. The " A " versions contain a very high speed output gain amplifier to allow the MDD to deliver 4 V p-p open circuit (or 2 V p-p into a load) when the device is source and load terminated. Higher output voltages may be obtained-up to $\pm 10 \mathrm{~V}$ by external feedback resistor selection. However, settling time degradation must be expected.

## TV APPLICATION

The " $A$ " version of the MDD Series deglitched D/A is ideally suited for color television video reconstruction. Its output can directly drive the low impedances normally associated with video baseband transmission. Since the output impedance of

the internal operational amplifier is less than $1 \Omega$, the transmis-sion-line match obtained with the internal source terminating resistor is alinost perfect. Other applications include waveform generation, automatic test equipment, and fast process control systems.
Designed primarily for PC board mounting, these D/A's may also be plugged into pin sockets. The pins are $0.04^{\prime \prime}$ diameter, gold plated, and are on $0.2^{\prime \prime}$ centers. For increased reliability, each module is burned-in for 96 hours at $+25^{\circ} \mathrm{C}$ before final test and shipment.


NOTES:

1. INPUTS SHOWN FOR 10-BIT VERSIONS. FOR B-BIT VERSIONS PINS 11 AND 12 ARE UNUSED.
2. INPUTS SHOWN FOR 10-BIT VERSIONS. FOR B-BIT VERSIONS PINS 11 AND 12 ARE UNUS
3. THESE PARTS $\cdot(1)$ ARE OMITTED IN BASIC VERSIONS, BUT PRESENT IN "A" VERSIONS.

MDD Series Block Diagram


## NOTES ON "DEGLITCHING"

An MDD Series D/A converter operating with a full-scale p-p analog output of 1 V will typically have a glitch, or transient, in its output which is 15 mV in amplitude and is 25 ns wide, at the $50 \%$ points. These typical values are independent of whether the D/A converter is an 8 -bit unit or a 10 -bit unit.

This glitch remains constant, regardless of the transition points. In other words, it is the same for the transition from 0000000001 to 1000000000 as it is for the transition from 1000000000 to 1000000001 or any other two input words. A constant glitch is the purpose of the deglitcher circuits. They are intended to hold the area under the curve at a constant value; they are not intended to get rid of all glitches per se.
When the area under the transient curve is held constant, the frequency spectrum of the glitch is a fine line; i.e., a singleline spectrum at the sample rate frequency, and harmonics of the sample frequency.
If the glitch is a function of signal dynamics, as it is in the case of a D/A converter output which is not deglitched, a multitude of intermodulation products are formed. Some of


Figure 1. Pedestal/Glitch Relationship


Figure 2. MDD Series Timing Diagram


Figure 3. D/A Current Equivalent Circuit
these IM products appear in the video pass-band as spurious signals and increased noise level. The deglitcher circuits effectively eliminate these products. When they do, the $\mathrm{S} / \mathrm{N}$ ratio approaches that of an ideally-quantized signal, where the rms noise is $Q / \sqrt{12}$, when frequencies above Nyquist are filtered out.

In summary then:

- The residual glitch for an MDD Series D/A converter is typically 15 mV for a full-scale 1 V p-p output; this is $1.5 \%$ of F.S.
- The glitch width is typically 25 ns at the $50 \%$ points.
- The amplitude and width of the glitch are constant, and independent of:
-the magnitude of change in successive transitions -number of bits of digital output
-input (update) data rates
D/A converters without deglitching circuits (such as the Analog Devices' MDS/MDP D/A units) have smaller, shorter glitches, on the average; but this type of converter has larger glitches at the major crossings, especially at the mid-scale transition.


Figure 4. Spectrum of 10 -bit D/A Operating at 11 MHz Update Rate Without Deglitching - Unfiltered


Figure 5. Spectrum of 10 -bit D/A Operating at 11 MHz Update Rate With Deglitching - Unfiltered


Figure 6. Unipolar Output Configuration Basic Versions



NOTES: 1. SELECT RGGIN TO GIVE DESIRED OPEN CIRCUIT OUTPUT VOLTAGE. THE INPUT VOLTAGE TO THE OP AMP IS APPROXIMATELY OTO +2 V . THE OUTPUT OF THE OP AMP IS THEREFORE ( $\left(2 \times R_{\text {GAIN }}\right) / 500 \Omega$ ) VOLTS p-p. "1'S" AT' THEDIGITAL INPUTS YIELDS A FULL.SCALE POSITIVE VOLTAGE AT THE
OP AMP OUTPUT OP AMP OUTPUT.
3. FOR POSITIVE UNIPOLAR OPERATION. THE NOMINAL OFFSET POTENTIOMETER RESISTANCE SHOULD BE SET FOR A VALUE OF APPROXIMATELY 800 , MAKING A $2000 \Omega$ POTENTIOMETER IDEAL
4. FOH BIPOLAR OPERATION, THE NOMINAL OFFSET POTENTIOMETER RESISTANCE POTENTIOMETER IDEAL. THE OUTPUT VOLTAGE SHOULD BE ADJUSTED FOR ZERO WITH AN INPUT CODE OF $10 \ldots \ldots . .00$.
5. MAKE CFB NOMINALLY 10pF. SELECT FOR OPTIMUM SETTLING TIME IF DESIRED.
6. IF ADJUSTABLE GAIN IS DESIRED, ADD A LOW.VALUE, LOW-INDUCTANCE CERMET TRIMMING POTENTIOMETER IN SERIES WITH RGALN. BY PUTTING THE GAIN ADJUSTMENT HERE, THE GAIN AND OFFSET ADJUSTMENTS ARE INDEPENDENT OF EACH OTHER

Figure 8. Output Configuration - " $A$ " Versions

Figure 7. Bipolar Output Configuration Basic Versions


Figure 9. Typical A/D-D/A Back-to-Back Connections for Video Applications or Testing

The typical video differential phase and gain errors (disregarding quantization effects) for the configuration shown are $3^{\circ}$ and $3 \%$, respectively, using an encode command frequency of three times the NTSC color subcarrier ( 10.74 MHz ). For applications requiring digitization at frequencies of four times NTSC ( 14.32 MHz ) or three times PAL ( 13.29 MHz ) the MATV-0816 A/D Converter should be substituted. For applications requiring digitization at four times PAL ( 17.74 MHz ), the MATV-0820 A/D Converter should be substituted. Resuits are applicable for either NTSC or PAL test signals using the 20 IRE modulated ramp.
Due to the inherently stable characteristics of the output operational amplifier, the " A " versions are recommended for driving properly terminated video terminated lines.

## ORDERING INFORMATION

For 8-Bit Models, MDD-0820 without output amplifier Order: MDD-0820A with output amplifier

For 10-Bit Models, MDD-1020 without output amplifier Order: MDD-1020A with output amplifier

Mating pin socket connectors for the MDD Series is model MSB-2. Prototyping socket is MSD-1.
The MDD Series D/A's are normally burned-in at $+25^{\circ} \mathrm{C}$ for a minimum of 96 hours. For extended burn-in, consult the factory. All of Analog Devices' data acquisition products are covered by a one-year warranty.

# Ultra High Speed Multiplying D/A Converter MDMS SERIES 

## FEATURES

- Small Size: $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$
- Highest Speed Available
- High Multiplying Accuracy: Maintains Monotonicity and Linearity for any Analog Input within the Specified Range
- High Current Output: 10mA Full Scale
- High Reliability, Hybrid Microcircuit Construction
- Guaranteed Operation: $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## APPLICATIONS

- CRT Displays
- Waveform Generation
- Vector Generation
- Fast Digital Attenuator


## GENERAL DESCRIPTION

The MDMS series is an ultra-high speed, one or two-quadrant, multiplying D/A converter capable of 10 MHz operation and 11-bit precision. The settling time for both analog and digital inputs is 100 ns , and the large signal bandwidth of the analog input is in excess of 10 MHz . The module is designed for the needs of the graphic display field and other applications requiring high-accuracy, high-speed multiplying operation.
The current output of the MDMS series D/A is precisely proportional to the analog input signal multiplied by the digital input code. The analog input signal may be any voltage between 0 V and -10 V , and can be a sine wave, triangle wave, sawtooth, or other waveform. The D/A output is an accurate scaled version of the input waveform, the scale factor being the digital input code. Alternatively, the analog input voltage may be used to scale a digitally generated signal. Various offsetting provisions are made so that the analog signal, digital signal, and output may be made bipolar or unipolar in order to accommodate various uses requiring one or two-quadrant operation.

The output impedance of the $\mathrm{D} / \mathrm{A}$ is 200 ohms so that a twovolt output swing is possible with no load. Loading the output with 200 ohms results in a 1 volt p-p output. If an external operational amplifier such as the Analog Devices' HOS-050 Op Amp is connected to the output of the D/A, output voltages up to 20 V p-p are obtainable at a small sacrifice in speed.


## ORDERING INFORMATION

Order Model Number MDMS-0801, MDMS-1001, or MDMS1101. Kuggedized versions with extended burn-in are also available. Consult the factory.


SPECIFICATIONS
(typical @ $+25^{\circ} \mathrm{C}$ and nominal power supply voltages unless otherwise noted)

*Specifications same as MDMS-0801
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


NOTE: DOT ON TOP INDICATES POSITION
OF PIN 1
WEIGHT: $1.6 \mathrm{OZ}, 45.3 \mathrm{G}$
PINS ARE GOLD PLATED PER MIL-G- 5204 TYPE II

## MATING SOCKET MSA-1

PIN DESIGNATIONS

| PiN | FUNCTION |
| :---: | :--- |
| 1 | BIT 1 INPUT (MSB) |
| 2 | BIT 2 INPUT |
| 3 | BIT 3 INPUT |
| 4 | BIT 4 INPUT |
| 5 | BIT 5 INPUT |
| 7 | BIT 6 INPUT |
| 8 | BIT 7 INPUT |
| 9 | BIT 8 INPUT |
| 10 | BIT 9 INPUT |
| 11 | BIT 10 INPUT |
| 12 | BIT 11 INPUT LSB |
| 19 | ANALLOG INPUT |
| 21 | OFFSET ADJ |
| 23 | -15V POWER INPUT |
| 25 | Y15V POWER INPUT |
| 28 | GROUND |
| 30 | BIPOLAR OFFSET |
| 32 | ANALOG OUTPUT |



Figure 1. The MDMS-1101 Multiplying $D / A$ Used as a Digital Waveform Generator with Digital Attenuator Control


Figure 2. Operation of Multiplying D/A Circuit

FEATURES

Current Settling Times to $\mathbf{1 5 n s}$<br>$\pm 1.5 \mathrm{~V}$ Compliance<br>Voltage Settling Times to $\mathbf{1 0 0 n s}$ (MDH)<br>Monotonicity Guaranteed Over Temperature<br>High Output Currents - 15mA<br>$-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Range<br>Industry Standard Pin Outs<br>20V, p-p Out (MDH)<br>TTL or ECL Logic<br>APPLICATIONS<br>CRT Vector Displays<br>Digitial Waveform Generation<br>Automatic Test Equipment<br>TV Picture Reconstruction

## GENERAL DESCRIPTION

This broad family of digital-to-analog converters represents the "state of the art" in modular, high speed, voltage and current output devices. The family consists of a total of 11 devices in 4 series (MDS, MDSE, MDSL and MDH) that allow the user to make engineering trade-offs between resolution, speed, output and logic type. The first 3 are high compliance current output units which make possible linear output swings greater than $\pm 1.5 \mathrm{~V}$. The voltage output MDH series contain a fast settling hybrid operational amplifier which provides $\pm 10 \mathrm{~V}$ output at $\pm 50 \mathrm{~mA}$. To simplify selection these major specifications are summarized in Table 1.

| MODEL | BITS | $\begin{aligned} & \text { FULL SCALE } \\ & \text { OUTPUT } \end{aligned}$ | FULL SCALE SETTLING TIME | $\begin{aligned} & \text { INPUT } \\ & \text { LOGIC } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | (Fastest Settling High Current Out) |  |  |
| MDS-0815 | 8 | 15 mA | 15 ns to $0.4 \% \mathrm{FS}$ | TTL |
| MDS-1020 | 10 | 15 mA | 20ns to 0.1\% FS | TTL |
| MDS-1240 | 12 | 15 mA <br> (MDS w | 40ns to $0.025 \%$ FS ECL Logic) | TTL |
| MDS-0815E | 8 | 15 mA | 15 ns to $0.4 \% \mathrm{FS}$ | ECL |
| MDS-1020E | 10 | 15 mA | 20ns to $0.1 \% \mathrm{FS}$ | ECL |
| (Low Current MDS) |  |  |  |  |
| MDSL-0825 | 8 | 5 mA | $25 n \mathrm{n}$ to $0.1 \%$ | TTL |
| MDSL-1035 | 10 | 5 mA | 25 ns to $0.1 \%$ | TTL |
| MDSL-1250 | 12 | 5 mA | 50ns to 0.025\% | TTL |
| (Voltage Out MDSL) |  |  |  |  |
| MDH-0870 | 8 | $10 \mathrm{~V} / 50 \mathrm{~mA}$ | 150 ns to 0.4\% | TTL |
| MDH-1001 | 10 | $10 \mathrm{~V} / 50 \mathrm{~mA}$ | 200 ns to $0.1 \%$ | TTL |
| MDH-1202 | 12 | $10 \mathrm{~V} / 50 \mathrm{~mA}$ | 500ns to 0.025\% | TTL |

Table 1.

## SPEED WITH PRECISION

Analog Devices' model MDS-1240 is the first D/A converter available with highly reliable, internal hybrid construction to

achieve ultra-high speed operation. In fact, it is the fastest 12bit D/A available, settling to $0.025 \%$ in 40 ns . Hybrid construction eliminates the thermal lag problem inherent in 12-bit D/A's constructed with discrete components. This in turn means that the accuracy is maintained over the total frequency range of operation, yielding superior results for frequency domain applications.
The MDS-1240 is particularly well suited for CRT display applications because of its unsurpassed speed and drive capabilities. The high output current $(15 \mathrm{~mA})$ allows the use of low impedance loads so that settling times remain short - even with higher output voltage levels. The ability to drive load capacitance is at least 3 times that of other 12-bit D/A's thus pacitance is at least 3 times that of other 12-bit D/A's thus
providing capability to drive a terminated transmission line directly. The MDS-815 and MDS-1020 provide similar performance at 8 and 10 bits, while the MDS-E units provide it with ECL logic. MDSL-0825, MDSL-1035 and MDSL-1250 also utilize this reliable hybrid construction. The use of laser trimmed resistor networks within the D/A's not only elimitrimmed resistor networks within the D/A's not only elimi-
nates thermal time lag errors but provide the linearity tempco of $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$; guaranteeing monotonic operation over the
extended temperature range of $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The power extended temperature range of $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The power dissipation of the MDSL series is one-half that of competitive D/A's, but a full 5 mA output current is maintained. This allows driving transmission lines or other low impedance loads directly. tion eliminates the thermal lag problem inherent in 12-bit .

*Specifications same as MDS-0815.
NOTES:
${ }^{1} 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for current output. Op amp is $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. (See tables in Figures 15, 16 and 17, for overall TC in various configurations.)
${ }^{2}$ For Full Scale Step, worst case.
${ }^{3}$ For the MDS and MDS-E series, the voltage and current output $\left.\begin{array}{l}40 \text { to }+5 \mathrm{~V} \text { Out } \\ 50 \text { to }+10 \mathrm{~V} \text { Out } \\ 6 \\ \pm 5 \mathrm{~V} \text { Out }\end{array}\right\}$ See Figures 15 and 16 for test circuits..$~$ settling times are the same if the DAC's are operated with a load to give $1 \mathrm{~V} \mathrm{p}-\mathrm{p}$ output.


MDS-0815, 0815E, 1020, 1020E OUTLINE DIMENSIONS
Dimensions shown in inches and ( mm ).


## MATING SOCKET MSB-1

PIN DESIGNATIONS MDS-0815E, 1020E

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | BIT 1(MSB) | 9 | BIT 9 |
| 2 | BIT 2 | 10 | BIT 10 |
| 3 | BIT 3 | 11 | +15V |
| 4 | BIT 4 | 12 | OFFSET |
| 5 | BIT 5 | 13 | COMMON |
| 6 | BIT 6 | 14 | OUTPUT |
| 7 | BIT 7 | 15 | COMMON |
| 8 | BIT 8 | 16 | $-15 V$ |

MDS-1240, MDSL-0825, 1035, 1250 OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


MATING SOCKET MSA-1

MDH-0870, 1001, 1202
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


MATING SOCKET MSA-1

PIN DESIGNATIONS
MDS-1240, MDSL-0825, 1035,1250

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 3 | BIT 1 INPUT (MSB) | 15 | BIT 11 INPUT |
| 4 | BIT 2 INPUT | 16 | BIT 12 INPUT |
| 5 | BIT 3 INPUT | 17 | REFERENCE INPUT |
| 6 | BIT 4 INPUT | 18 | REFERENCE OUTPUT |
| 7 | BIT 5 INPUT | 28 | ANALOG OUTPUT |
| 10 | BIT 6 INPUT | 29 | OFFSET |
| 11 | BIT 7 INPUT | 30 | GROUND |
| 12 | BIT 8 INPUT | 31. | -15V POWER INPUT |
| 13 | BIT 9 INPUT | 32 | +15V POWER INPUT |
| 14 | BIT 10 INPUT |  |  |

PIN DESIGNATIONS
MDH-0870, 1001, 1202

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 3 | BIT 1 INPUT (MSB) | 17 | REFERENCE INPUT |
| 4 | BIT 2 INPUT | 18 | REFERENCE OUTPUT |
| 5 | BIT 3 INPUT | 22 | ANALOG OUTPUT |
| 6 | BIT 4 INPUT | 24 | +INPUT |
| 7 | BIT 5 INPUT | 25 | -INPUT |
| 10 | BIT 6 INPUT | 26 | FIXED GAIN |
| 11 | BIT 7 INPUT | 28 | CURRENT OUTPUT |
| 12 | BIT 8 INPUT | 29 | OFFSET |
| 13 | BIT 9 INPUT | 30 | GROUND |
| 14 | BIT 10 INPUT | 31 | -15V POWER INPUT |
| 15 | BIT 11 INPUT | 32 | +15V POWER INPUT |
| 16 | BIT 12 INPUT |  |  |

## MDS and MDSE Block Diagram



MDS-1240 and MDSL Series Block Diagram


MDH Series Block Diagram

Each D/A is housed in industry standard size cases, and each has an internal precision reference. Bipolar operation is achieved by external pin interconnection. In normal circumstances, no external components are required for operation into low impedance loads. Designed primarily for PCB mounting, these D/A's may also be plugged into standard DIL sockets mounted on $1.8^{\prime \prime}$ centers (MDS series $2^{\prime \prime}$ centers).
For ultra-high reliability, this D/A series is optionally available with burn-in extended beyond the Analog Devices standard of 96 hours at $+25^{\circ} \mathrm{C}$.

## NOTES ON FAST-SETTLING D/A CONVERTERS

Invariably, fast-settling D/A converters use current rather than voltage switching.
There are inherent advantages to current-switching converters, since it eliminates an output amplifier. If there is no output amplifier, there is no slew rate limitation which slows settling. The absence of an output amplifier also means there are no overshoot and ringing problems often associated with feedback amplifiers.
The settling time of a current-switching D/A converter, then, is based on:

1. The RC time constant of the converter output.
2. The settling time of the output current change.

If the settling time of the D/A converter under consideration is determined by the RC time constant, the output capacitance and output impedance become very important.
As a typical example in the Analog Devices' D/A converters, output capacitance is 5 pF , and nominal output impedance is $165 \Omega$.
For test purposes, the output of these D/A converters are loaded with approximately $150 \Omega$. (There is no "trick" or "gimmick" in loading the output of the converter; it is done to provide an output voltage of approximately 1.0 V to 1.2 V .) This loading means $\mathrm{RC}=80 \times 5 \times 10^{-12}=0.4 \mathrm{~ns}$. Since settling time is approximately 7 RC , the overall settling time, if determined by the RC time constant, would be 2.8 ns .
Based on this, it becomes obvious the RC time constant of such converters outputs is not the limiting factor in establishing settling time. Instead, the settling time of the converters is based primarily on the settling time of the overall (output) current change, since the effect of the RC time constant is "swamped." Expressed in another way, this means settling time for the MDS series converters is relatively independent of load resistance, unless substantial load capacitance is present. The settling time of the output current, in turn, is based on:

1. The settling time of each switch within the converter.
2. The time skew among the digital inputs which cause the switching action.
Some manufacturers of fast-settling D/A converters spec settling time under the conditions of all digital inputs changing from " 0 " to " 1 ", or vice versa. At first glance, it would appear this is the "worst case" condition for measuring settling time, since maximum current is being switched.

Unfortunately, this method of specifying neglects an important characteristic of saturated logic ... the propagation delay for negative-going inputs is different from the delay for positive-
going inputs on all forms of saturated logic. The TTL or DTL driving logic, and the D/A input circuits for current-switching D/A's are subject to this same characteristic.

Thus, the time skew of the individual current switches within the converter is worse when one or more input bits are out of phase with the others. This is true even for ideal inputs in which the digital inputs arrive simultaneously; if there is time skew among the bit inputs, of course, the problem becomes more pronounced.
Note, settling times even better than those specified for the MDS series become possible if digital input bit arrivals are deskewed.
These differences among the switches cause a discontinuity or "glitch" in the output. The true "worst case" glitch always occurs at the switching point of the Most Significant Bit or the center point of the output range, because nearly equal and opposite currents are being switched within the converter.
In addition, all " 0 " to all " 1 " switching overlooks the practical aspects involved. There are relatively few times when all of the input bits will be changing from one state to the other on successive input changes; however, the MSB will switch out of phase with all other bits each time the analog output of the converter crosses the midpoint.
In considering the choice of a "fast-settling" D/A converter, then, the user should look for the following points in the data sheet:

1. If the settling time spec has all bits changing state identically, it neglects the phenomenon associated with saturated logic discussed earlier.
2. Is the settling time specified with an impractically-lowimpedance load?
If the RC time constant of the converter output is the major factor in establishing settling time (because of high output capacitance and/or resistance), a low impedance load helps make settling time look better.
A low impedance load means the voltage being developed at the output is oftentimes too small to be useful.
A higher-impedance load which can develop a useable output of 1.0 V or more sometimes negates the fast settling time of the spec sheet.
A test setup for this worst-case measurement is shown in Figure 1. Two pulse generators are used to generate the required out-of-phase pulses, and the delays are adjusted for minimum skew. Figure 2 is an unretouched photo of the oscilloscope trance of an MDS-815 under test.


Figure 1.
ANALOG OU
BIPOLAR, NONIN
+FS, -1LSB
$+1 / 2 \mathrm{FS}$
0
$-1 / 2 \mathrm{FS}$
-FS

ANALOG OUTPUT
UNIPOLAR, NONINVERTING
+FS, -1 LSB
+3/4 FS
$+1 / 2$ FS
$+1 / 4 \mathrm{FS}$
0

STRAIGHT BINARY
$111 . . .$.
$110 \ldots . .$.
$100 \ldots . .$.
010 ......... 0
$000 \ldots . .$.

Table 2. Input Coding


Figure 2.

## INTERNAL CURRENT DAC CHARACTERISTICS



Figure 3. Current Equivalent Circuit


Figure 4. Voltage Equivalent Circuit


Figure 5. Vout vs. Load Resistance MDS-0815,-1020


Figure 6. Accuracy vs. Time - MDS and MDSE

BASIC CONNECTIONS AND CALIBRATIONS MDS/MDSE-0815, 1020


Figure 7. Unipolar Output Current


Figure 8. Bipolar Output Current
MDS-1240, MDSL-0825, 1035, 1250


Figure 9. Unipolar Current Output
(MDS-1240, MDSL-0825, 1035, 1250 continued)


Figure 10. Bipolar Current Output

## VOLTAGE OUTPUT

## MDS/MDSE-815, 1040



Figure 11. Voltage Output
MDS-1240, MDSL (all)


FOR UNIPOLAR VOLTAGE OUTPUT CONNECT
JUMPER BETWEEN PINS 29 AND 30. FOR BIPOLAR
METER BETWEEN PINS 28 AND 29 AND ADJUST FOR ZERO OUTPUT WITH 100000000000 INPUT.

Figure 12. Inverting Unipolar or Bipolar Voltage Output

## MDSL



NOTES:

1. CIRCUIT SHOWN FOR UNIPOLAR POSITIVE

OUTPUT. OUTPUT SETTLING TIME IS APPROXI 4. FOR BIPOLAR OUTPUT CONNECT $500 \Omega$ MATELY 150 ns .
2. $\mathrm{FOR} 0 \mathrm{TO}+10 \mathrm{~V}$ OUTPUT $R 2=300 \Omega, R 1=9 \mathbf{k} \Omega$.
5. $32 \mathrm{k} \Omega$. AND $\operatorname{VOUT}(p-p)=2(R 1($ IN $k \Omega)+1)$ $\begin{array}{ll}\text { RANGE IS APPROXIMATELY }+5 \% \text {. } & \text { 5. C1 IS APPROXIMATELY 10PF AND MAY BE } \\ \text { ADJUSTED FOR BEST TRANSIENT RESPONSE }\end{array}$

Figure 13. Noninverting Unipolar or Bipolar Voltage Output

## APPLICATIONS



Figure 14. Ultra High-Speed Deglitched D/A

## MDH SERIES APPLICATIONS

By using external feedback resistor and capacitor as shown in Figures 15 and 16, other full scale output ranges from 2 V to 10 V may be obtained.


NOTES:

1. VALUE OF C IS APPROXIMATE. A FIXED
CAPACITOR WITA TOLERANCE OF +1pF MAY
BE UEE IF $50 \%$ DEGRADATON OF SETTLING
TIME IS PERMITTED. IF SETTLING TIME IS
TO BE OPTIMIZD, AN ADJUSTABLE CAPACI.
TOR SHOULO BE USED FOR C AND ADJUSTED

TOR SHOULD BE USED FOR C AND ADJUSTED
FOR MINIMUM SETTLING TIME.
2. OFFSET NULLING MAY BE ACCOMPLISHED BY CONNECTING A 10k POTENTIOMETER BETWEEN +15V AND $-15 V$, AND CONNECTING ITS ADJUST.
ABLE TAP TO A 10 K RESISTOR. THE OTHER END OF THE RESISTOR IS CONNECTED TO PIN 28. TYPICAL UNCOMPENSATED OFFSET IS $1 \%$ OF

| VOLTAGE | SETTLING | OFFSET | R | C |
| :--- | :--- | :--- | :--- | :--- |
| OUTPUT | TIME | TEMPCO |  |  |
| 0 to +2 V | 70 ns | $100 \mu \mathrm{~V} / \circ^{\circ} \mathrm{C}$ | 2 k | 10 pF |
| 0 to +5 V | 100 ns | $250 \mu \mathrm{~V} / \circ^{\circ} \mathrm{C}$ | 8 k | 2 pF |
| 0 to +10 V | 200 ns | $500 \mu \mathrm{~V} / \circ^{\circ} \mathrm{C}$ | 18 k | 0.5 pF |

Figure 15. Binary Coding Unipolar Output Configuration


NOTES:

1. The $200 \Omega$ POTENTIOMETER IS ADJUSTED FOR AN CUTPUT OF -FS
IN THE DIGITAL INPUT.
2. THE $500 \Omega$ POTENTIOMETER IS ADJUSTED

ONE'S IN THE
ONE'S IN THE DIGITAL INPUT.
3. FOR TWO'S COMPLEMENT (2SC) OPERATION,

FOR TWO'S COMPLEMENT (2SC) OPERATION. COMPLEMENT BIT 1 (MSB).
4. AN ADJUSTABLE CAPACITOR MAY BE USED FOR C AND ADJUSTED TO OPTIMIZE SET. TLING TIME.

| VOLTAGE | SETTLING <br> OUTPUT | OFFSET <br> TEMPCO | $\mathbf{R}_{\mathbf{L}}$ | C | R |
| :--- | :--- | :--- | :--- | :--- | :--- |
| TEMTP | 70 ns | $100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | 383 | 10 pF | 2 k |
| $\pm 1 \mathrm{~V}$ | 700 n | $200 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | 383 | 2 pF | 6 k |
| $\pm 2 \mathrm{~V}$ | 10 ns | $250 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | 9.1 k | 2 pF | 8 k |
| $\pm 5 \mathrm{~V}$ | 10 ns | $500 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | 9.1 k | 0.5 pF | 18 k |
| $\pm 10 \mathrm{~V}$ | 200 ns |  |  |  |  |

Figure 16. Offset Binary Coding or 2's Comp Coding Bipolar Output Configuration

## Contents

Page
Selection Guide ..... 10-2
Factors in Choosing an A/D Converter ..... 10-4
Specifications \& Terms ..... 10-6
AD570 Low-Cost Complete Monolithic IC 8-Bit ADCs ..... 10-11
AD571 Complete Monolithic IC 10-Bit ADCs ..... 10-19
AD572 Complete Hybrid IC 12-Bit Successive-Approximation ADCs ..... 10-27
AD574 Complete IC 12-Bit A/D Converters with $\mu$ P Interface ..... 10-35
AD578• Fast Complete Hybrid IC 12-Bit ADCs ..... 10-43
AD5200• Hybrid IC 12-Bit Successive-Approximation ADCs ..... 10-45
AD7550 CMOS IC Quad-Slope Bus-Compatible 13-Bit ADC ..... 10-49
AD75550 CMOS IC 4 1/2-Digit 20,000-Count ADC Subsystem ..... 10-57
AD7570 CMOS IC 10-Bit Successive-Approximation Bus-Compatible ADCs ..... 10-69
AD7574- CMOS Microprocessor-Compatible 8-Bit ADCs ..... 10-81
AD7583 - CMOS Single-Supply 9-Channel 8-Bit ADC ..... 10-89
AD ADC80 Hybrid IC 10- and 12-Bit ADCs with Improved Performance and Reliability ..... 10-97
ADC1130/ADC1131 14-Bit High-Speed ADC Modules ..... 10-105
HAS Hybrid 8 -, 10 - and 12-Bit Ultra-Fast ADCs ..... 10-109
MAH• Ultra-High-Speed 8- and 10-Bit ADC Modules ..... 10-113
MAS Ultra-High-Speed 8-, 10-, and 12-Bit ADC Modules ..... 10-117
MATV Video 8-Bit ADCs with Built-In Track-Hold ..... 10-123
MOD-1005 10-Bit 5MHz Video ADC with Built-In Track-Hold ..... 10-128
MOD-1020• 10-Bit 20MHz Video ADC with Built-In Track-Hold ..... 10-133
MOD-1205• 12-Bit 5MHz Video ADC with Built-In Track-Hold ..... 10-137

[^45]Analog-to-Digital Converters
The A/D converter families catalogued in this section are divided into seven overlapping categories:

1. General Purpose, Low Cost
2. High Performance (Speed and Accuracy)
3. High Speed
4. High Resolution
5. Low Power
6. Bus Compatible (3-State Outputs)
7. Multichannel

The specifications and features are key for each device. Complete and detailed descriptions, specifications, and application information can be found in the data sheets. General information and definitions of important specifications can be found in the pages that follow.
In general, the devices catalogued here by generic type number are available in various performance and temperature grades, and packages, as specified on the data sheets. All specifications are typical at rated supply voltage and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless noted otherwise. Devices are listed generally in order of resolution.

## 1. GENERAL PURPOSE, LOW COST

| Model | Resolution <br> (Bits) | Features | Page |
| :--- | :--- | :--- | :--- |
| AD570\# | 8 | Monolithic IC, complete with reference, 3-state output, $25 \mu \mathrm{~s}$ | $10-11$ |
| AD7574 | 8 | CMOS IC, Interfaces to $\mu$ P like RAM, ROM, or slow memory; ratiometric, single supply, | $10-81$ |
|  |  | 15 $\mu$ s conversion time |  |
| AD7570\# | 10,8 | CMOS IC, no missing codes, ratiometric, $\mu$ P-compatible | $10-69$ |
| AD571\# | 10 | Monolithic IC, complete, 3-state output, $25 \mu$ s | $10-19$ |
| AD574 | 12 | IC, complete, $\mu$ P interface, $25 \mu$ s conversion time | $10-35$ |
| AD ADC80 | 12,10 | Hybrid IC, complete, improved replacement for standard ADC80 | $10-97$ |
| AD5200 | 12 | Hybrid IC, complete, improved replacement for standard 5200 series | $10-45$ |


| 2. HIGH PERFORMANCE (SPEED AND ACCURACY) |  |  |  |
| :---: | :---: | :---: | :---: |
| Model | Resolution (Bits) | Features | Page |
| MOD-1205• | 12 | Complete PC-board unit, 5 MHz word rate, includes track-hold with 25 ps aperture uncertainty, SNR $>66 \mathrm{~dB}$ | 10-137 |
| HAS-1202 | 12 | Hybrid, $2.8 \mu$ s conversion time, no missing codes over temperature | 10-109 |
| AD5780 | 12 | Hybrid IC, conversion time adjustable to $4 \mu \mathrm{~s} \min (\mathrm{~K}, \mathrm{~S})$, internal reference, no missing codes over temperature | 10-43 |
| AD5 74 | 12 | IC, complete, including reference, $\mu \mathrm{P}$ interface, $25 \mu \mathrm{~s}$ conversion time | 10-35 |
| AD5 72 | 12 | Hybrid IC, $25 \mu \mathrm{~s}$ max conversion time, no missing codes over temperature | 10-27 |
| ADC1131 | 14 | Module, $12 \mu \mathrm{~s}$ max conversion time | 10-105 |
| ADC1130 | 14 | Module, $25 \mu \mathrm{~s}$ max conversion time | 10-105 |

## 3. HIGH SPEED

| Model | Resolution <br> (Bits) |
| :--- | :--- |
| MATV | 8 |
| MOD-1005 | 10 |
| MOD-1020• | 10 |
| MAH• | 10,8 |
| MOD-1205• | 12 |
| AD578• | 12 |
| HAS | $12,10,8$ |
| MAS | $12,10,8$ |
| ADC1131 | 14 |


| Features | Page |
| :---: | :---: |
| Module, up to 20 MHz word rate, includes track-and-hold ( 30 ps aperture time) | 10-123 |
| Complete PC-board unit, 5 MHz word rate, includes track-hold with 25 ps aperture, 20 MHz analog input bandwidth | 10-129 |
| Complete PC-board unit, 20 MHz word rate, includes track-hold with 25 ps aperture uncertainty, SNR>56dB | 10-133 |
| Module, max conversion time $1 \mu \mathrm{~s} / 750 \mathrm{~ns}$ to $10 / 8$ bits, parallel and serial outputs, pin and function compatible with 4130,4131 | 10-113 |
| Complete PC-board unit, 5 MHz word rate, includes track-hold with 25 ps aperture uncertainty, SNR $>66 \mathrm{~dB}$ | 10-137 |
| Hybrid IC, conversion time adjustable to $4 \mu \mathrm{~s}$ ( $\mathrm{K}, \mathrm{S}$ ), internal reference, no missing codes over temperature | 10-43 |
| Hybrid, 2.8/1.7/1.5 $\mu$ s conversion time, no missing codes over temperature | 10-109 |
| Module, $2 / 1.5 / 1 \mu \mathrm{~s}$ max conversion time, parallel and serial outputs | 10-117 |
| Module, $12 \mu \mathrm{~s}$ max conversion time | 10-105 |

## 4. HIGH RESOLUTION

|  | Resolution <br> (Bits) | Features | Page |
| :--- | :--- | :--- | :--- |
| Model | $41 / 2 \mathrm{BCD}$ | CMOS IC: analog switching and all digital functions for quad-slope conversion, | $10-57$ |
| AD75550 | 20,000 counts | data formats include multiplexed BCD and serial count |  |
| ADC1130/31 | 14 | Module, $25 / 12 \mu$ s conversion time | $10-105$ |
| AD7550\# | 13 | CMOS IC, quad slope, $1 \mathrm{ppm} / /^{\circ} \mathrm{C}$ gain and offset tempco | $10-49$ |

## 5. LOW POWER, CMOS

| Model | Resolution (Bits) | Features | Page |
| :---: | :---: | :---: | :---: |
| AD7555* | $41 / 2 B C D$ | CMOS IC, analog switching and all digital functions for quad-slope conversion, data formats include multiplexed BCD and serial count (to 20,000) | 10-57 |
| AD7550\# | 13 | CMOS IC, quad slope, $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ gain and offset tempco | 10-49 |
| AD7570\# | 10 | CMOS IC, no missing codes, ratiometric, $\mu \mathrm{P}$-compatible | 10-69 |
| AD7574* | 8 | CMOS IC, $15 \mu$ s conversion time, interfaces to $\mu$ P like RAM, ROM, or slow memory; single-supply, ratiometric | 10-81 |
| AD7583* | 8 | CMOS IC, 9-channel (expandable), single supply, analog multiplexing and all digital functions for quad slope conversion and digital control, interface via I/O port | 10-89 |

6. BUS COMPATIBLE (3-STATE OUTPUTS)

| Model | Resolution (Bits) | Features | Page |
| :---: | :---: | :---: | :---: |
| AD7555 | $41 / 2 \mathrm{BCD}$ | CMOS IC, analog switching and all digital functions for quad-slupe conversion, data formats include multiplexed BCD and serial count (to 20,000) | 10-57 |
| AD7550\# | 13 | CMOS IC, quad slope, $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ gain and offset tempco | 10-49 |
| AD574 | 12 | IC, complete, 2 -chip, microprocessor interface, $25 \mu \mathrm{~s}$ conversion time | 10-35 |
| AD7570\# | 10 | CMOS IC, no missing codes, ratiometric, $\mu \mathrm{P}$-compatible | 10-69 |
| AD571\# | 10 | Monolithic IC, complete, pretrimmed, 3 -state output | 10-19 |
| AD7583* | 8 | CMOS IC, 9 -channel (expandable), single supply, analog multiplexing and all digital functions for quad-slope conversion and digital control, interface via I/O port | 10-89 |
| AD7574• | 8 | CMOS IC, $15 \mu$ s conversion time, interfaces to $\mu$ P like RAM, ROM, or slow memory; single-supply, ratiometric | 10-81 |
| AD570\# | 8 | Monolithic IC, complete with reference, pretrimmed, 3-state output | 10-11 |
| 7. MULTICHANNEL |  |  |  |
| Model | Resolution (Bits) | Features | Page |
| AD7583• | 8 | CMOS IC, 9-channel (expandable), single supply, analog multiplexing and all digital functions for quad-slope conversion and digital control, interface via I/O port | 10-89 |

[^46]Analog-to-Digital Converters

## FACTORS IN CHOOSING AN A/D CONVERTER

In the current issue of this catalog, there are listed some 19 different families of analog-to-digital converters (ADCs). If one were to consider all the variations, there would be considerably more than 40 different types to choose among (excluding digital panel meters, which are catalogued elsewhere). The reason for so many different types is the number of degrees of freedom in selection-technological, functional, performance, and package. Complete information on converters may be found in the 246 -page book, Analog-Digital Conversion Notes, published by Analog Devices and available for $\$ 5.95$ from P.O. Box 796, Norwood, MA 02062.

## TECHNOLOGICAL FACTORS

The technologies represented here include modules (cards and potted circuits) and integrated circuits-monolithic and hybrid. Modules generally can provide the extremes of performance as well as arbitrary levels of functional completeness. For example, the 12 -bit 5 MHz MOD- 1205 is built on a card that includes a track-hold amplifier. ICs are small and high in performance-per-dollar. Though some IC devices require external components for operation, an increasing number are complete in the package (and even on the chip-for example, the AD571 10-bit ADC is a one-chip complete converter with its own reference).
The three most important IC technologies in current use at Analog Devices are hybrid, thin-film-on-CMOS, and thin-film-on-bipolar. Hybrid provides the most-complete highperformance devices; for example, the HAS series are completely self-contained 12-bit successive-approximations ADCs, with internal reference and conversion time to $2.8 \mu \mathrm{~s} \max$ for 12 bits. CMOS provides high-density logic, low dissipation, and good voltage switches, but relatively limited-performance linear circuitry. The AD7574 is a complete 8 -bit ratiometric successive-approximation converter on a chip that is designed for direct interfacing to microprocessors as ROM, RAM or slow memory. Another example of CMOS is the 13 -bit "quadslope" AD7550, a ratiometric integrating type that utilizes a patented digital error-correction scheme to obtain $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ periormance, despite the use of on-chip CMOS for both comparator and integrating amplifier. Analog Devices monolithic bipolar technology is the key to the performance and versatility of the AD570, AD571 and AD574. They use Integrated Injection Logic ( $\mathrm{I}^{2} \mathrm{~L}$ ), with its high logic density, and high accuracy analog circuitry, including buried-Zener references and laser-wafer-trimmed thin-film resistors, all on single monolithic chips. The A/D converter in the low-cost AD 2040 Digital Thermometer is another example of the application of $\mathrm{I}^{2} \mathrm{~L}$ to monolithic bipolar ICs.

## FUNCTIONAL CHARACTERISTICS

Block diagrams illustrating the various conversion techniques appear on individual data sheets.
The moderate-speed converters described in this catalog ( $<1 \mathrm{MHz}$ ) employ two fundamental techniques-successive approximations, for moderate-to-high resolution at moderate-to-high speed, and integration, for high resolution at modest
speeds. The AD ADC80 and ADC 1131 are examples of the former, the AD7550 and AD7583, the latter.

Like a chemist's balance with binary weights ( $1 / 2,1 / 4,1 / 8$, etc.), the successive-approximation converter compares the unknown input with sums of accurately-known binary fractions of full scale, starting with the largest ( $2^{-1}$ ), and rejecting any that change the comparator's state ("tip the scale"). At the end of conversion (EOC), the output of the converter is a digital word, representing the ratio of the input to full scale by a fractional-binary code.
Integrating types count pulses for a period proportional to the input. Most-frequently used are dual slope types, which count off the period required for the integral of the reference to become equal to the average value of the input (over a fixed period). Integrating types can be made insensitive to drift by storing errors during an error-correcting cycle and subtracting them during the input-measuring cycle. This correction can be performed in analog fashion, using capacitance for storage, or digitally-using the information stored in a counter for correction (AD7550).

The video converters described here (MATV, MOD-1205, etc.) employ two basic encoding techniques: simultaneous, or flasb conversion, and serial-Gray-Code conversion. High resolution and high speed are obtained by subranging, i.e., by performing an n-bit conversion in two steps; Analog Devices has perfected a form of subranging, known as DSC-digitally corrected sub-ranging-which permits accurate resolutions of 12 bits and more.*

In flash conversion, the analog signal is compared against $2^{\mathrm{n}}-1$ graded voltage levels, using as many comparators, and the comparator output logic levels are processed by a priority encoder, which converts the "thermometer" output to a binary (or Gray) code. Since the whole conversion occurs essentially simultaneously, it is the fastest means of conversion, but it requires many accurate comparators and large numbers of gates.
In serial-analog-parallel-digital conversion, there are a number of cascaded stages, each having a gain of +2 for signals less than one-half the reference, and a gain of $\mathbf{- 2}$ for signals between one-half the reference and full scale. At each stage, a decision is made as to whether the signal is larger (1) or smaller ( 0 ) than one-half the reference; the stage's analog output becomes the input to the next stage. The complete time for one conversion is determined by the propagation delay of the analog signal through all stages; however, since the decision of each stage can be latched as soon as the stage has settled (and a new conversion can, in principle, be started as soon as the first bit has been latched), the rate at which conversions come out of the pipeline is considerably faster than the time for one sample to go through the conversion process. Though fast, this process is difficult to implement accurately

[^47]for more than a few bits, because of the compounding of gain (hence errors).
A subranging converter digitizes to a group of more-significant bits, and stores them in a latch. A fast, very-high-accuracy D/A converter converts them to an analog signal, which is then subtracted from the input. The difference, or residue, is amplified and digitized, and (in DCS) the result is combined digitally in such a way as to correct for mid-scale conversion errors.
Whatever the technique, these A/D converters comprise several essential functions: an analog section, a digital data-generating section, data outputs, and digital controls.

## Analog Section

This section requires a reference, one or more high-gain comparators, and either a D/A converter (successive approximations) or a controllable integrator. The reference may be internal or external, fixed or variable, and of a specified polarity/ sense in relation to the analog input. In ratiometric conversion, the reference is usually external and variable. For conversion with the AD7570, the comparator is connected externally.
In successive-approximation converters, the comparator is generally used in the current-summing mode; that is, the current output of the DAC is summed with the current developed in the DAC's "feedback resistor" by the input voltage (of opposite polarity), and the balancing action of the converter tends to bring the summing junction towards a voltage null (much like that of an op amp) at the end of conversion. The typical DAC feedback options, when applied in an ADC, provide input-scaling choices. When the bipolar-offset connection is jumpered to the summing point, input signals of both polarities can be handled. The current-switching action of the DAC, at the typically fast clock-rates used in successive-approximation converters, can disturb the output of the analog signal source, especially if it is a slow high-precision op amp. In such cases, buffering may be necessary; many of the modules, and the AD5 72 IC, have on-board analog buffer-followers.
In integrating types, absolute-value and polarity-sensing circuitry may be required at the front end to handle both polarities of input. Outputs are usually sign-magnitude BCD. However, the AD7550, which uses an offset-reference scheme, requires none of the above; and it has a two's-complement binary output. The AD7583 and AD7555 provide the quadslope control logic, counters, and analog switching, but require external integrators and comparators.

## Digital Data-Generating Section

In successive-approximation types, this section consists of a discrete or integrated successive-approximations register (SAR), its controls, and inputs from the comparator and clock (which is on-board, but in many cases permits external clock pulses, frequency adjustment, and/or control). In integrating types, this section consists of the clock-pulse generator, the counter(s), the input from the comparator, and the associated controls. Often, provisions are made for the pulse-train to be jumpered to the counter externally, so that the pulse train can be operated on externally, or can transmit its train of pulses to a remote counter. In a few types there are no on-board
counters or registers; the pulse train, magnitude, overrange, and control terminals are intended to communicate with external counters and registers.

## Data Outputs

Factors to consider here include coding, resolution, overrange information, levels, format, validity, and timing. Coding is usually binary, including jumper-connected offset-binary and/ or two's complement for bipolar input signals. For some types, BCD is available, with sign-magnitude for bipolar inputs. Output coding specs should always be checked for digital polarity (positive- or negative-true) of both magnitude and sign information. The resolution (number of output bits) must be sufficient for the application; in addition, the specifications must be checked to ascertain that not only will all $2^{n}$ (binary) output codes be present (no missing codes), but they must all be present at any temperature in the operating range and related to the input with sufficient accuracy. Integrating types generally have no problems with missing codes (except sometimes at zero, with sign-magnitude coding); nevertheless, nonlinear integration can cause the conversion relationship to become nonlinear. Successive-approximation types have no way of determining overrange; they simply fill up. However, counter types roll over and put out a carry flag to signal overrange.

The data levels available at the converter output must be checked (TTL, low-voltage CMOS, high-voltage CMOS, ECL), as must the load-driving capability and fanout, and the supply conditions under which appropriate output levels will be furnished. The available choice of output formats must also be as desired-parallel, serial, byte-serial, and/or pulse-train. If the converter is intended to communicate directly with an 8 -bit data bus, the output should have three-state capability, and parallel outputs must be enabled in bytes of 8 or fewer lines (AD7570, AD7550). If the output is serial, it is usually NRZ (non-return-to-zero) and should be accompanied by a set of synchronized clock-pulses.

A status (or busy or EOC) output changes state to indicate when the data becomes valid. The exact nature of this transition should be specified-polarity, timing, levels, etc. For serial data, the exact relationship between the data and the synchronizing clock should be specified, to indicate when each bit becomes valid, and for how long. In general, the timing of the whole conversion process must be clearly understood, especially if high speeds are necessary, either for conversion, or for communication with a processor (or both). The timing diagrams on specification sheets are usually accompanied by adequate descriptions of the conversion process and specifications of the critical interface parameters.

## Controls

The functions, action (levels or edges), polarity, and timing of all control inputs and outputs should be clearly understood, as well as their loading characteristics and dependence on the supply. In addition to the essential start-conversion-command input and a status output, various control commands may be available, such as clock inhibit, high (low)-byte enable, status
enable, and-for speeding up conversion at the cost of resolution in successive-approximation converters-short-cycle.

## Power Supplies

Appropriate power supplies should be made available, considering the logic levels and analog input signals to be employed in the system. The appropriate degree of power-supply stability to meet the accuracy specifications should be provided. Any recommended external protection circuitry (e.g., Schottky diodes to ensure that $V_{C C}$ is never more than 0.4 V above $\mathrm{V}_{\mathrm{DD}}$ in the AD7570) should be planned for. In many cases, separate analog and digital grounds are required; ground wiring should follow best practice to minimize digital interference with highaccuracy analog signals, while ensuring that a connection between grounds can always exist at one point, even if the "mecca" point is inadvertently unplugged from the system.

## Application Checklist

The designer will generally require specific information in the following categories, before proceeding to the selection process:

- Accurate description of input and output

1. analog signal range and source or load impedance
2. digital code needed - binary, offset binary, 2 's complement, $B C D$, etc.
3. logic level system, i.e., TTL/DTL compatible

- What is the needed data throughput rate?
- What are the control interface details?
- What does the system error budget allow for the converter?
- What are environmental conditions - temperature range, time, supply voltage - over which the converter should operate to the desired accuracy?
For A/D converters, the following considerations are typical.
- What is the analog input voltage range, and to what resolution must the signal be measured?
- What is the requirement for linearity error (or relative accuracy error)?
- To what extent must the various sources of error be minimized as environmental temperature changes?
- How much time can be allowed in the system for each complete conversion? What aperture uncertainty and acquisition time are needed for the sample-hold?
- How stable is the system power supply? What errors will result from power supply terminal voltage variations of this order?
- Can the system tolerate missed codes under any conditions?
- What is the character of the input signal? Is it noisy, sampled, filtered, rapidly-varying, slowly-varying? What kind of pre-processing is to be (or can be) done that will affect the choice (and cost) of the converter? Is aliasing a potential problem?


## SPECIFICATIONS \& TERMS

Definitions of performance specifications, and related information, are to be found on the following pages, in alphabetical order.*

## Accuracy, Absolute

The error of an $A / D$ converter at a given output code is the difference between the theoretical and the actual analog input voltages required to produce that code. Since the code can be produced by any analog voltage in a finite band (see Quantizing Uncertainty), the "input required to produce that code" is defined as the midpoint of the band of inputs that will produce the code. For example, if 5 volts ( $\pm 1.2 \mathrm{mV}$ ) will theoretically produce a 12 -bit half-scale code of 100000000000 , then a converter for which any voltage from 4.997 V to 4.999 V will produce that code will have absolute error of $1 / 2(4.997+4.999)-5$ volts $=-2 \mathrm{mV}$.
Absolute error comprises gain error, zero error, and nonlinearity, together with noise, Absolute-accuracy measurements should be made under a set of standard conditions with sources and meters traceable to an internationally accepted standard.

## Accuracy, Relative

Relative accuracy error, expressed in \%, ppm, or fractions of an LSB, is the deviation of the analog value at any code (relative to the full analog range of the device transfer characteristic) from its theoretical value (relative to the same range), after the full-scale range (FSR) has been calibrated.
Since the discrete points on the theoretical transfer characteristic lie on a straight line, this deviation can also be interpreted as a measure of nonlinearity (see Linearity).
The "discrete points" of an A/D transfer characteristic are the midpoints of the quantization bands at each code (see Accuracy, Absolute).

## Aperture Time

This is the interval between the application of the bold command to a sample/track-hold and the actual opening of the switch. The aperture time consists of a delay (which depends on the logic and the switching device-50ns for SHA1144) and an uncertainty (due to jitter-20ps max rms for HTS-0025). When a sample-hold is used in an application where timing is critical, the timing of the hold command can be advanced to compensate for the known component of aperture delay. The jitter, however, imposes the ultimate limitation on timing accuracy. When a sample-hold is used with an ADC, the timing

[^48]uncertainty of the conversion process is reduced by the ratio of aperture jitter to the conversion time, i.e., the maximum frequency which can be handled with less than 1LSB error due to timing is $2^{-n} /\left(\pi \tau_{\mathrm{au}}\right)$ instead of $2^{-\mathrm{n}} /\left(\pi \tau_{\mathrm{c}}\right)$, where $\tau_{\mathrm{au}}$ is the aperture uncertainty and $\tau_{\mathrm{c}}$ is the conversion time.

## Common Mode Rejection (CMR)

The ability of a device to reject the effect of voltage applied to both input terminals simultaneously. Usually expressed as the $\log$ of a "common-mode rejection ratio," e.g., $1,000,000: 1$ (CMRR) or 120 dB (CMR). A CMRR of $1,000,000$ to 1 means that a 1 V common-mode voltage passes through the amplifier as through it were a differential signal of one'microvolt at the input.

## Conversion Time and Conversion Rate

The time required for a complete measurement by an $A D C$ is called conversion time. For most converters (assuming no significant additional systemic delays), this is identical to the inverse of conversion rate. However, in some high-speed converters, because of pipelining, new conversions are initiated before the results of prior conversions have been determined; thus, for example, the MOD-1205 can provide 12 -bit output data at a 5 MHz word rate ( $200 \mathrm{~ns} /$ conversion), even though the time for any one conversion, from start to finish, is two clock periods plus 275 ns , or 675 ns , at 5 MHz .

## Dual-Slope Converter

An integrating analog-to-digital converter in which the unknown signal is converted to a proportional time interval, which is then measured digitally. This is done by integrating the unknown for a predetermined time. Then a reference input is switched to the integrator, and integrates "down" from the level determined by the unknown until a "zero" level is reached. The time for the second integration process is proportional to the average of the unknown signal level over the predetermined integrating period. A digital time-interval meter (i.e., counter) is generally used as the output indicator.


## Feedthrough

Undesirable signal-coupling around switches or other devices that are supposed to be turned off or provide isolation, e.g., feedthrough error in a multiplexer. It is variously specified in $\%, \mathrm{ppm}$, fractions of 1 LSB , or fractions of 1 volt, with a given set of inputs, at a specified frequency.

## "Flash" Converter

A converter in which all the bit choices are made at the same time. It requires $2^{\mathrm{n}}-1$ voltage-divider taps and comparators, and a comparable amount of priority encoding logic. An extremely fast scheme, it requires large numbers of precision
components. Flash converters are often used for partial conversions in subranging converters.

## Gain Adjustment

The "gain" of a converter is that analog scale factor setting that provides the nominal conversion relationship, e.g., 10 V full scale, in a fixed-reference converter, or $100 \%$ of full-scale in a ratiometric converter. Gain- and zero-adjustment principles are discussed under zero.

## Least Significant Bit (LSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the "least significant bit" is that digit (or "bit") that carries the smallest value or weight. For example, in the natural binary number 1101 (decimal 13 , or $2^{3}+2^{2}+0+2^{0}$ ), the rightmost " 1 " is the LSB. Its analog weight, relative to full scale, is $2^{-n}$, where n is the number of binary digits. It represents the smallest change that can be resolved by an n-bit converter.

## Linearity Error

Linearity error of a converter, expressed in percent or parts-per-million of full-scale range, or fractions of a least-significant bit, is the deviation of the analog values from a straight line, in a plot of the measured conversion relationship. The straight line can be either a "best straight line," determined empirically by manipulation of the gain and/or offset to equalize maximum positive and negative deviations of the actual transfer characteristic from this straight line; or, it can be a straight line passing through the end points of the transfer characteristic after they have been calibrated. Sometimes referred to as "end-point" nonlinearity, the latter is both a more conservative measure and is much easier to verify in actual practice. "End-point" nonlinearity is similar to relative accuracy error (see Accuracy, Relative). Linearity has two componentsdifferential and integral nonlinearity.

## Linearity, Differential and Integral

A digital output code should correspond to a quantum of analog input values exactly 1 LSB in width ( $2^{-\mathrm{n}}$ of full scale, for an n-bit converter). Any deviation of the measured "step" from the ideal width is called Differential Nonlinearity. It is an important specification, because a differential nonlinearity error greater than 1 LSB can lead to nonmonotonic behavior of of a D/A converter, and missed codes in an A/D converter employing such a DAC. A flagrant example of differential nonlinearity is shown here.


In the illustration, the horizontal bars represent the measured DAC output values corresponding to 6 adjacent digital codes.
The DAC is nonlinear, in that the next-least-significant bit (XX010) is $11 / 2$ LSB too large. Thus, instead of the five quanta, or steps, being all equal ( $=1$ LSB), quantum 2 is $2 \frac{1}{2}$ LSB and quantum 4 is $-1 / 2$ LSB. The differential linearity error, the difference between the actual quantum width and the ideal 1 LSB, is $+1 \frac{1}{2}$ LSB for quantum 2 and $-11 / 2$ LSB for quantum 4.
When this DAC is used in successive-approximations conversion, it will lead to a missed code. Analog inputs slightly larger than the value of XX100 will be converted to XX100, and analog inputs slightly less than the value of XX100 will be converted to XX010. The code XX011 will not exist; it will be a missed code.

Often, instead of a maximum differential nonlinearity specification, there will be a simple specification of "no missed codes", which implies a differential nonlinearity less than 1 LSB.
While differential nonlinearity deals with errors in step size, integral nonlinearity has to do with deviations of the overall shape of the conversion response. Even converters that are not subject to differential linearity errors (e.g., integrating types) have integral linearity (sometimes just "linearity") errors.

## Power-Supply Sensitivity

The sensitivity of a converter to dc changes in power-supply voltages is normally expressed in terms of percentage change in analog input value (or fractions of the analog equivalent of 1 LSB ), corresponding to a given code, for a $1 \%$ dc change in the power supply, e.g., $0.05 \% / \% \Delta V_{S}$ ). Power-supply sensitivity may also be expressed in relation to a specified dc shift of the supply voltage. High-accuracy ADCs intended for battery operation require excellent rejection of large supplyvariations.

## Quad-Slope Converter

This is an integrating analog-to-digital converter that goes through two cycles of dual-slope conversion, once with zero input and once with the analog input being measured. The errors determined during the first cycle are subtracted digitally from the result in the second cycle. The scheme results in an extremely accurate converter. For example, the 13 -bit singlechip AD7550 is a CMOS quad-slope A/D converter with typical tempcos (gain and zero temperature coefficients) of $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## Quantizing Uncertainty (or "Error")

The analog continuum is partitioned into $2^{n}$ discrete ranges for $n$-bit conversion. All analog values within a given range are represented by the same digital code, usually assigned to the nominal midrange value. There is, therefore, an inherent quantization uncertainty of $\pm 1 / 2$ LSB; in addition to the actual conversion errors. In integrating converters, this "error" is often expressed as " $\pm 1$ count."

## Ratiometric Converter

The outputiof an A/D converter is a digital number proportional to the ratio of (some measure of) the input to a reference. Most requirements for conversions call for an absolute measurement, i.e., against a fixed reference. In some cases, where the measurement is affected by a changing reference voltage (e.g., the voltage applied to a bridge), it is advantageous to use that same reference as the reference for the conversion, to eliminate the effect of variation. Ratiometric conversion can also serve as a substitute for analog signal division (where the denominator changes but little during the conversion).

## Stability

Stability of a converter, usually applies to the insensitivity of its characteristics with time, temperature, etc. All measurements of stability are difficult and time consuming, but stability vs. temperature is sufficiently critical in most applications to warrant universal inclusion in tables of specifications (see "Temperature Coefficients").

## Subranging Converters

In this type of converter, an extremely fast conversion produces the most-significant portion of the output word. This portion is converted back to analog with a fast high-accuracy D/A converter and subtracted from the input. The resulting residue is converted to digital at high speed and combined with the results of the earlier conversion to form the output word.
In digitally corrected subranging (DCS), the two bytes are combined in a manner that corrects for the error of the LSB of the most-significant byte. For example, using 8 -bit and 5 -bit conversion, and this proprietary technique, a full-accuracy high-speed 12-bit converter can be built.

## Successive Approximations

Successive approximations is a high speed method of comparing an unknown against a group of weighted references. The operation of a successive approximations A/D converter is generally similar to the orderly weighing of an unknown quantity on a precision chemical balance, using a set of weights such as: 1 gram, $1 / 2$ gram, $1 / 4$ gram, $1 / 8$ gram, $1 / 16$ gram, etc. The weights are tried in order, starting with the largest. Any weight that tips the scale is removed. At the end of the process, the sum of the weights remaining on the scale will be within one LSB of the actual weight ( $\pm 1 / 2$ LSB, if the scale is properly biased - see zero).

## Temperature Coefficients

In general, temperature instabilities are expressed in $\% /{ }^{\circ} \mathrm{C}$, $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$, as fractions of $1 \mathrm{LSB} /{ }^{\circ} \mathrm{C}$, or as a change in a parameter over a specified temperature range. Measurements are usually made at room temperature and at the extremes of the specified range, and the temperature coefficient (tempco, T.C.) is defined as the change in the parameter, divided by the corresponding temperature change. Parameters of interest include gain, linearity, offset (bipolar), and zero. The last three are expressed in \% or ppm of full-scale range per Celsius degree.

Gain Tempco: Two factors principally affect converter gain instability with temperature:
a) In fixed-reference converters, the reference source will vary with temperature. For example, the tempco of an AD 581 L is typically $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
b) The ratiometric circuitry has a sensitivity to temperature.

Linearity Tempco: Sensitivity of linearity to temperature over the specified range. To avoid missed codes, it is sufficient that the differential nonlinearity error be less than 1 LSB at any temperature in the range of interest. The differential nonlinearity temperature coefficient may be expressed as a ratio, as a maximum change over a specified temperature range, and/or implied by a statement that there are no missed codes when operating within a specified temperature range.
Offset Tempco The temperature coefficient of the all-DAC-switches-off (minus full-scale) point, of a bipolar successive-approximations converter, is dependent on three variables:

1) The tempco of the reference source
2) The voltage stability of the input buffer and the comparator
3) The tracking capability of the bipolar-offset resistors and the gain resistors.

Unipolar Zero The zero tempco of an ADC is dependent only on the zero stability of the integrator and/or the input buffer and the comparator. It may be expressed in $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$, or in percent or ppm of full-scale per degree C .

## Zero- and Gain-Adjustment Principles

The zero adjustment of a unipolar ADC is set so that the transition from all-bits-off to LSB-on occurs at $\frac{1}{2} \times 2^{-n}$ of nominal full-scale. The gain is set for the final transition

to all-bits-on to occur at F.S. $\left(1-\frac{3}{2} \times 2^{-n}\right)$. The "zero" of an offset-binary bipolar ADC is set so that the first transition occurs at -F.S. $\left(1-2^{-n}\right)$ and the last transition at + F.S. $\left(1-3 \times 2^{-n}\right)$. The data sheet instructions should be followed.

- AD570

\author{

## FEATURES

 <br> Complete A/D Converter with Reference and Clock <br> Fast Successive Approximation Conversion - $25 \mu \mathrm{~s}$ <br> No Missing Codes Over Temperature <br> 0 to $+70^{\circ} \mathrm{C}$ - AD570J <br> $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - AD570S <br> Digital Multiplexing - 3 State Outputs <br> 18-Pin Ceramic DIP <br> Low Cost Monolithic Construction}


## PRODUCT HIGHLIGHTS

1. The AD570 is a complete 8-bit A/D converter. No external components are required to perform a conversion. Full scale calibration accuracy of $\pm 0.8 \%$ (2LSB of 8 bits) is achieved without external trims.
2. The AD570 is a single chip device employing the most advanced IC processing techniques. Thus, the user has at his disposal a truly precision component with the reliability and low cost inherent in monolithic construction.
3. The AD570 accepts either unipolar ( 0 to +10 V ) or bipolar ( -5 V to +5 V ) analog inputs by simply grounding or opening a single pin.
4. The device offers true 8 -bit accuracy and exhibits no missing codes over its entire operating temperature range.
5. Operation is guaranteed with -15 V and +5 V supplies. The device will also operate with a -12 V supply.
6. The AD570S is also available with full processing to MIL-STD-883, Class B. The single chip construction and functional completeness make the AD570 especially attractive for high reliability applications.
7. Every AD570 is subjected to long-term stabilization bakes and given a powered burn-in at $+125^{\circ} \mathrm{C}$ prior to final test to ensure reliability and long-term stability. In addition, all units are tested $100 \%$ at the extremes of their respective temperature ranges for all parameters to guarantee full performance.

[^49](typical @ $+25^{\circ} \mathrm{C}$ with $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$, all voltages measured with respect to digital common, unless otherwise indicated)

| MODEL | AD570JD | AD570SD/AD570SD-883 ${ }^{1}$ |
| :---: | :---: | :---: |
| RESOLUTION ${ }^{2}$ | 8 Bits | * |
| RELATIVE ACCURACY @ $25^{\circ} \mathrm{C}^{2,3,4}$ | $\pm 1 / 2$ LSB max | * |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 1 / 2$ LSB max | * |
| FULL SCALE CALIBRATION ${ }^{4,5}$ <br> (With $15 \Omega$ Resistor In Series With Analog Input | $\pm 2 \mathrm{LSB}$ (typ) | * . |
| UNIPOLAR OFFSET (max) ${ }^{4}$ | $\pm 1 / 2 \mathrm{LSB}$ | * |
| BIPOLAR OFFSET (max) ${ }^{4}$ | $\pm 1 / 2$ LSB | * |
| DIFFERENTIAL NONLINEARITY (Resolution for Which no Missing |  |  |
| $+25^{\circ} \mathrm{C}$ | 8 Bits | * |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 8 Bits | * |
| TEMPERATURE RANGE | 0 to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| TEMPERATURE COEFFICIENTS ${ }^{4}$ Guaranteed max Change |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  |
| Unipolar Offset | $\pm 1 \mathrm{LSB}\left(88 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ ) | $\pm 1 \mathrm{LSB}\left(40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ |
| Bipolar Offset | $\pm 1 \mathrm{LSB}\left(88 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ ) | $\pm 1 \mathrm{LSB}\left(40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ ) |
| Full Scale Calibration ${ }^{6}$ (With $15 \Omega$ Fixed Resistor or $200 \Omega$ Trimmer) | $\pm 2 \mathrm{LSB}\left(176 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ ) | $\pm 2 \mathrm{LSB}\left(80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ |
| POWER SUPPLY REJECTION ${ }^{4}$ |  |  |
| Max Change In Full Scale Calibration |  |  |
| TTL Positive Supply |  |  |
| $+4.5 \mathrm{~V} \leqslant \mathrm{~V}+\leqslant+5.5 \mathrm{~V}$ | $\pm 2$ LSB max | * |
| Negative Supply |  |  |
| $-16.0 \mathrm{~V} \leqslant \mathrm{~V}-\leqslant-13.5 \mathrm{~V}$ | $\pm 2$ LSB max | * |
| ANALOG INPUT RESISTANCE | $3 \mathrm{k} \Omega$ min | * |
|  | $5 \mathrm{k} \Omega$ typ | * |
|  | $7 \mathrm{k} \Omega$ max | * |
| ANALOG INPUT RANGES |  |  |
| (Analog Input to Analog Common) |  |  |
| Unipolar | 0 to +10 V | * |
| Bipolar | -5 V to +5 V | * |
| OUTPUT CODING |  |  |
| Unipolar | Positive True Binary | * |
| Bipolar | Positive True Offset Binary | * |
| LOGIC OUTPUT |  |  |
| Bit Outputs and Data Ready |  |  |
| Output Sink Current | 3.2 mA min | *. . |
| $\left(\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V} \max , \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\max }\right)$ | (2TTL Loads) | * |
| Output Source Current (Bit Outputs) ${ }^{7}$ |  |  |
| (VOUT $=2.4 \mathrm{~V}$ min, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ ) | 0.5 mA min | * |
| Output Leakage When Blanked | $\pm 40 \mu \mathrm{~A}$ max | * |
| LOGIC INPUT |  |  |
| Blank and Convert Input |  | * * |
| $0 \leqslant \mathrm{~V}_{\text {in }} \leqslant \mathrm{V}_{+}$ | $\pm 40 \mu \mathrm{~A}$ max | * |
| Blank - Logic "1" | 2.0 V min | * |
| Convert - Logic "0" | 0.8 V max | * |
| CONVERSION TIME | $15 \mu \mathrm{~s}$ min | * |
|  | $25 \mu \mathrm{~s} \mathrm{typ}$ | * |
|  | $40 \mu \mathrm{~s}$ max | * |


| MODEL | AD570JD | AD570SD/AD570SD-883 ${ }^{\text {B }}$ |
| :---: | :---: | :---: |
| POWER SUPPLY |  |  |
| Absolute Maximum |  |  |
| V+ | +7V | * |
| V- | -16.5V | * |
| Specified Operating - Rated Performance |  |  |
| V+ | +5V | * |
| V- | -15V | * |
| Operating Range |  |  |
| V+ | +4.5 V to +5.5 V | * |
| V- | -12.0 V to -16.5 V | * |
| Operating Current |  |  |
| Blank Mode |  |  |
| $\mathrm{V}+=+5 \mathrm{~V}$ | 2 mA typ $(10 \mathrm{~mA}$ max) | * |
| $\mathrm{V}-=-15 \mathrm{~V}$ | 9 mA typ $(15 \mathrm{~mA} \max )$ | * |
| Convert Mode |  |  |
| $\mathrm{V}+=+5 \mathrm{~V}$ | 5 mA | * |
| $\mathrm{V}-=-15 \mathrm{~V}$ | 10 mA | * |

*Specifications same as AD570J
Specifications subject to change without notice.

## NOTES:

${ }^{1}$ The AD570S is available fully processed and screened to the requirements of MIL-STD-883, Class B.
A complete list of tests is given in Table 1 . W/hen ordering, specify the AD570SD/883B.
${ }^{2}$ The AD570 is a selected version of the AD571 10-bit A to D converter. As such, some devices may exhibit 9 or 10 bits of relative accuracy or resolution, but that is neither tested nor guaranteed.
Only TTL logic inputs should be connected to pins 1 and 18 (or no connection made) or damage may result.
${ }^{3}$ Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.
${ }^{4}$ Specifications given in LSB's refer to the weight of a least significant bit at the 8 -bit level, which is $0.39 \%$ of full-scale.
${ }^{5}$ Full scale calibration is guaranteed trimmable to zero with an external $200 \Omega$ potentiometer in place of the $15 \Omega$ fixed resistor. Full scale is defined as 10 volts minus 1 LSB; or 9.961 volts.
${ }^{6}$ Full Scale Calibration Temperature Coefficient includes effects of unipolar offset drift as well as gain drift.
${ }^{7}$ The Data output lines have active pull-ups to source 0.5 mA . The DATA READY line is open collector with a nominal $6 \mathrm{k} \Omega$ internal pull-up resistor.

## ABSOLUTE MAXIMUM RATINGS

V+ to Digital Common . . . . . . . . . . . . . . . . . . . . . 0 to +7 V
V- to Digital Common . . . . . . . . . . . . . . . . . . . 0 to -16.5V
Analog Common to Digital Common. . . . . . . . . . . . . . $\pm 1 \mathrm{~V}$
Analog Input to Analog Common. . . . . . . . . . . . . . . . . . $\pm 15 \mathrm{~V}$
Control Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to V+
Digital Outputs (Blank Mode). . . . . . . . . . . . . . . . . . . . 0 to V+
Power Dissipation. . . . . . . . . . . . . . . . . . . . . . . . . . . . 800 mW

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


Figure 1. 18-Lead Ceramic Dual-In-Line Package

## CIRCUIT DESCRIPTION

The AD570 is a complete 8-bit A/D converter which requires no external components to provide the complete successiveapproximation analog-to-digital conversion function. A block diagram of the AD570 is shown in Figure 2. Upon receipt of the CONVERT command, the internal 8 -bit current output DAC is sequenced by the $I^{2} L$ successive-approximation register (SAR) from its most-significant bit (MSB) to leastsignificant bit (LSB) to provide an output current which accurately balances the input signal current through the $5 \mathrm{k} \Omega$ input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less the bit is left on, if more, the bit is turned off. After testing all the bits, the SAR contains a 8-bit binary code which accurately represents the input signal to within $\pm 1 / 2 \mathrm{LSB}$ (0.20\%).

*SEE NOTE 2, SPEC TABLE

Figure 2. AD570 Functional Block Diagram
Upon completion of the sequence, the SAR sends out a $\overline{\text { DATA }} \overline{\text { READY }}$ signal (active low), which also brings the three-state buffers out of their "open" state, making the bit output lines become active high or low, depending on the code in the SAR. When the BLANK and CONVERT line is brought high, the output buffers again go "open", and the SAR is prepared for another conversion cycle. Details of the timing are given further.
The temperature compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The bipolar offset input controls a switch which allows the positive bipolar offset current (exactly equal to the value of


Figure 3. Chip Bonding Diagram
the MSB less $1 / 2$ LSB) to be injected into the summing ( + ) node of the comparator to offset the DAC output. Thus the nominal 0 to +10 V unipolar input range becomes a -5 V to +5 V range. The $5 \mathrm{k} \Omega$ thin film input resistor is trimmed so that with a full scale input signal, an input current will be generated which exactly matches the DAC output with all bits on. (The input resistor is trimmed slightly low to facilitate user trimming, as discussed on the next page.)

## POWER SUPPLY SELECTION

The AD570 is designed and specified for optimum performance using a +5 V and -15 V supply. The supply current drawn by the device is a function of the operating mode (BLANK or CONVERT), as given on the specification page. The supply currents change only moderately over temperature as shown in Figure 4, and do not change significantly with changes in $\mathrm{V}^{-}$ from -10.8 volts to -16 volts.


Figure 4. AD570. Power Supply Current vs. Temperature

## CONNECTING THE AD570 FOR STANDARD OPERATION

The AD570 contains all the active components required to perform a complete A/D conversion. Thus, for most situations, all that is necessary is connection of the power supply ( +5 and -15 ), the analog input, and the conversion start pulse. But, there are some features and special connections which should be considered for achieving optimum performance. The functional pin-out is shown in Figure 5.


Figure 5. AD570 Pin Connections

## FULL SCALE CALIBRATION

The $5 \mathrm{k} \Omega$ thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC-plus about $0.3 \%$-when a full scale analog input voltage of 9.961 volts ( 10 volts - 1LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.961 volt full scale can be achieved to sufficient accuracy by simply inserting a $15 \Omega$ resistor in series with the analog input to pin 13. Typical full scale calibration error will then be about $\pm 2 \mathrm{LSB}$ or $\pm 0.8 \%$. If a more precise calibration is desired, a $200 \Omega$ trimmer should be used instead. Set the analog input at 9.961 volts, and set the trimmer so that the output code is just at the transition between 11111110 and 111111111. Each LSB will then have a weight of 39.06 mV . If a nominal full scale of 10.24 volts is desired (which makes the LSB have weight of exactly 40.00 mV ), a $50 \Omega$ resistor in series with a $200 \Omega$ trimmer (or a $500 \Omega$ trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full scale temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of $5 \mathrm{k} \Omega$.


Figure 6. Standard AD570 Connections

## BIPOLAR OPERATION

The standard unipolar 0 to +10 V range is obtained by shorting the bipolar offset control pin to digital common. If the pin is left open, the bipolar offset current will be switched into the comparator summing node, giving a -5 V to +5 V range with an offset binary output code. ( -5.00 volts in will give a 8 -bit code of 00000000 ; an input of 0.00 volts results in an output code of 10000000 and 4.96 volts at the input yields the 11111111 code.) The bipolar offset control input is not directly TTL compatible, but a TTL interface for logic control can be constructed as shown in Figure 7.


Figure 7. Bipolar Offset Controlled by Logic Gate Gate Output $=1$ Unipolar 0-10V Input Range Gate Output $=0 \quad$ Bipolar $\pm 5 \mathrm{~V}$ Input Range

## COMMON MODE RANGE

The AD570 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as $\pm 200 \mathrm{mV}$ of common mode range between the two commons. This permits more flexible control of system common bussing and digital and analog returns.
In normal operation the Analog Common terminal may generate transient currents of up to 2 mA during a conversion. In addition, a static current of about 2 mA will flow into Analog Common in the unipolar mode after a conversion is complete. An additional 1 mA will flow in during a blank interval with zero analog input. The Analog Common current will be modulated by the variations in input signal.
The absolute maximum differential voltage rating between the two commons is $\pm 1$ volt. We recommend the connection of a parallel pair of back-to-back protection diodes as shown in Figure 8 between the commons if they are not connected locally.


Figure 8. Differential Common Voltage Protection

## ZERO OFFSET

The apparent zero point of the AD570 can be adjusted by inserting an offset voltage between the Analog Common of the device and the actual signal return or signal common. Figure 9 illustrates two methods of providing this offset. Figure 9A shows how the converter zero may be offset by up to $\pm 3$ bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode. In bipolar mode R2 should be omitted to obtain a symmetrical range.


Figure 9. (A)

$1 / 2$ BIT ZERO OFFSET
Figure 9. (B)
Figure 10 shows the nominal transfer curve near zero for an AD570 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it will be preferable to offset the code transitions so that they fall between the nominal bit weights, as shown in the offset characteristics. This offset can easily be accomplished as shown in Figure 9B. At balance (after a conversion) approximately 2 mA flows into the Analog Common terminal. A $10 \Omega$ resistor in series with this terminal will result in approximately the desired $1 / 2$ bit offset of the transfer characteristics. The nominal 2 mA Analog Common current is not closely controlled in manufacture. If high accuracy is required, a $20 \Omega$ potentiometer (connected as a rheostat) can be used as R1. Additional negative offset range may be obtained by using larger values of R1. Of course, if the zero transition point is changed, the full scale transition point will also move. Thus, if an offset of $1 / 2$ LSB is introduced, full scale trimming as described on previous page should be done with an analog input of 9.941 volts.

NOTE: During a conversion transient currents from the Analog Common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle as appropriate during a conversion. Capacitive decoupling will "pump up" and fail to settle resulting in conversion errors. Power supply decoupling which returns to analog signal common should go to the signal input side of the resistive offset network.


Figure 10. AD570 Transfer Curve - Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights $\sim 36.1 \mathrm{mV}$ )

## MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD570, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the chip from hazardous environments. To further ensure reliability, the AD570 is offered with $100 \%$ screening to MIL-STD-883, Class B, Method 5004.
Table I details the test procedures of MIL-STD-883. Analog Devices subjects each part ordered with 883 screening to these tests on a $100 \%$ basis.

TABLE I

| TEST | METHOD |
| :--- | :--- |
| 1) Internal Visual <br> (Pre cap) | 2010, Test Condition B |
| 2) Stabilization Bake | Method 1008,24 hours @ $+150^{\circ} \mathrm{C}$ |
| 3) Temperature Cycling | Method 1010, Test Condition C, <br> 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| 4) Constant Acceleration | Method 2001, Test Condition E, <br> Y1 plane, 30 kg |
| 5) Seal, Fine and Gross | Method 1014, Test Condition B <br> and C |
| 6) Burn-in Test | Method 1015, Test Condition B, <br> 160 hours @ $+125^{\circ} \mathrm{C}$ min |
| 7) Final Electrical Tests | Performed $100 \%$ to all min and <br> max specifications on data pages. |
| 8) External Visual | Method 2009 |

## Contol and Timing of the AD570

CONTROL AND TIMING OF THE AD570
There are several important timing and control features on the AD570 which must be understood precisely to allow optimal interfacing to microprocessor or other types of control systems. All of these features are shown in the timing diagram in Figure 11.

The normal stand-by situation is shown at the left end of the drawing. The BLANK and CONVERT (B \& $\overline{\mathrm{C}}$ ) line is held high, the output lines will be "open", and the DATA $\overline{\text { READY }}$ $(\overline{\mathrm{DR}})$ line will be high. This mode is the lowest power state of the device (typically 150 mW ). When the ( $\mathrm{B} \& \overline{\mathrm{C}}$ ) line is brought low, the conversion cycle is initiated; but the $\overline{\mathrm{DR}}$ and Data lines do not change state. When the conversion cycle is complete (typically $25 \mu \mathrm{~s}$ ), the $\overline{\mathrm{DR}}$ line goes low, and within 500 ns , the Data lines become active with the new data.

About $1.5 \mu \mathrm{~s}$ after the $\mathrm{B} \& \overline{\mathrm{C}}$ line is again brought high, the $\overline{\mathrm{DR}}$ line will go high and the Data lines will go open. When the $B \& \bar{C}$ line is again brought low, a new conversion will begin. The minimum pulse width for the $\mathrm{B} \& \widetilde{\mathrm{C}}$ line to blank previous data and start a new conversion is $2 \mu \mathrm{~s}$. If the $\mathrm{B} \& \overline{\mathrm{C}}$ line is brought high during a conversion, the conversion will stop, and the $\overline{D R}$ and Data lines will not change. If a $2 \mu \mathrm{~s}$ or longer pulse is applied to the B \& $\overline{\mathrm{C}}$ line during a conversion, the converter will clear and start a new conversion cycle.


Figure 11. AD570 Timing and Control Sequence

## CONTROL MODES WITH BLANK AND CONVERT

The timing sequence of the AD570 discussed above allows the device to be easily operated in a variety of systems with differing control modes. The two most common control modes, the Convert Pulse Mode, and the Multiplex Mode, are illustrated here.
Convert Pulse Mode - In this mode, data is present at the output of the converter at all times except when conversion is taking place. Figure 12 illustrates the timing of this mode. The BLANK and CONVERT line is normally low and conversions are triggered by a positive pulse. A typical application for this timing mode is shown in Figure 15, in which $\mu \mathrm{P}$ bus interfacing is easily accomplished with three-state buffers.

Multiplex Mode - In this mode the outputs are blanked except when the device is selected for conversion and readout; this timing is shown in Figure 13. A typical AD570 multiplexing application is shown in Figure 16.

This operating mode allows multiple AD570 devices to drive common data lines. All BLANK and CONVERT lines are held high to keep the outputs blanked. A single AD570 is selected, its BLANK and CONVERT line is driven low and at the end of
conversion, which is indicated by DATA $\overline{\text { READY }}$ going low, the conversion result will be present at the outputs. When this data has been read from the 8 -bit bus, BLANK and CONVERT is restored to the blank mode to clear the data bus for other converters. When several AD570's are multiplexed in sequence, a new conversion may be started in one AD570 while data is being read from another. As long as the data is read and the first AD570 is cleared within $15 \mu \mathrm{~s}$ after the start of conversion of the second AD570, no data overlap will occur.


Figure 12. Convert Pulse Mode


Figure 13. Multiplex Mode

## SAMPLE-HOLD AMPLIFIER CONNECTION TO THE AD570

Many situations in high-speed acquisition systems or digitizing of rapidly changing signals require a sample-hold amplifier (SHA) in front of the A-D converter. The SHA can acquire and hold a signal faster than the converter can perform a conversion. A SHA can also be used to accurately define the exact point in time at which the signal is sampled. For the AD570, a SHA can also serve as a high input impedance buffer.

Figure 14 shows the AD570 connected to the AD582 monolithic SHA for high speed signal acquisition. In this configuration, the AD582 will acquire a 10 volt signal in less than $10 \mu \mathrm{~s}$ with a droop rate less than $100 \mu \mathrm{~V} / \mathrm{ms}$. The control signals are arranged so that when the control line goes low, the AD582 is put into the "hold" mode, and the AD570 will begin its conversion cycle. (The AD582 settles to final value well in advance of the


Figure 14. Sample-Hold Interface to the AD570
first comparator decision inside the AD570). The $\overline{\text { DATA }}$ READY line is fed back to the other side of the differential input control gate so that the AD582 cannot come out of the "hold" mode during the conversion cycle. At the end of the conversion cycle, the DATA READY line goes low, automatically placing the AD582 back into the sample mode. This feature allows simple control of both the SHA and the A-D converter with a single line. Observe carefully the ground, supply, and bypass capacitor connections between the two devices. This will minimize ground noise and interference during the conversion cycle to give the most accurate measurements.

## INTERFACING THE AD570 TO A MICROPROCESSOR

 The AD570 can easily be arranged to be driven from standard microprocessor control lines and to present data to any standard microprocessor bus (4-, 8-, 12 -or 16-bit) with a minimum of additional control components. The configuration shown in Figure 15 is designed to operate with an 8 -bit bus and standard 8080 control signals.The input control circuitry shown is required to ensure that the AD570 receives a sufficiently long B \& $\overline{\mathrm{C}}$ input pulse. When the converter is ready to start a new conversion, the $B \& \overline{\mathrm{C}}$ line is low, and $\overline{\mathrm{DR}}$ is low. To command a conversion, the start address decode line goes low, followed by $\overline{\mathrm{WR}}$. The $B \& \overline{\mathrm{C}}$ line will now go high, followed about $1.5 \mu$ s later by $\overline{\mathrm{DR}}$. This resets the external flip-flop and brings $\mathrm{B} \& \overline{\mathrm{C}}$ back to low, which initiates the conversion cycle. At the end of the conversion cycle, the $\overline{\mathrm{DR}}$ line goes low, the data outputs will become active with the new data and the control lines will return to the stand-by state. The new data will remain active until a new conversion is commanded. The self-pulsing nature of this circuit guarantees a sufficient convert pulse width.
This new data can now be presented to the data bus by enabling the three-state buffers when desired. An 8-bit data word is loaded onto the bus when its decoded address goes low and the $\overline{\mathrm{RD}}$ line goes low. Polling the converter to determine if conversion is complete can be done by addressing the
gate (shown dotted) which buffers the $\overline{\mathrm{DR}}$ line, if desired. In this configuration, there is no need for additional buffer register storage. The data is stored indefinitely in the AD570, since the $\mathrm{B} \& \overline{\mathrm{C}}$ line is continually held low.

## BUS INTERFACING WITH A PERIPHERAL INTERFACE CIRCUIT

An improved technique for interfacing to a $\mu \mathrm{P}$ bus involves the use of special peripheral interfacing circuits (or l/O devices), such as the MC6821 Peripheral Interface Adapter (PIA). Shown in Figure 16 is a straightforward application of a PIA to multiplex up to 10 AD570 circuits. The AD570 has 3-state outputs, hence the data bit outputs can be paralleled, provided that only one converter at a time is permitted to be the active state. The DATA READY output of the AD570 is an open collector with resistor pull-up, thus several $\overline{\mathrm{DR}}$ lines can be wire-ORed to allow indication of the status of the selected device. One of the 8 -bit ports of the PIA is programmed as an 8 -bit input port. The 8 -bits of the second port are programmed as outputs, and along with the 2 control bits (which act as outputs), are used to control the 10 AD570's. When a control line is in the " 1 " or high state, the ADC will be automatically blanked. That is, its outputs will be in the inactive open state. If a single control line is switched low, its ADC will convert and the outputs will automatically go active when the conversion is complete. The result can then be read from port A . When the next conversion is desired, a different control line can be switched to zero, blanking the previouslyactive port at the same time. Subsequently, this second device can be read by the microprocessor, and so-forth. The status lines are wire-ORed in 2 groups and connected to the two remaining control pins. This allows a conversion status check to be made after a convert command, if necessary. The ADC's are divided into two groups to minimize the loading effect of the internal pull-up resistors on the DATA READY buffers. See the MC6821 data sheet for more application detail.


Figure 16. Multiplexing 10 AD570's Using Single PIA for $\mu P$ Interface. No Other Logic Required ( 6800 Control Structure).


FEATURES
Complete A/D Converter with Reference and Clock
Fast Successive Approximation Conversion - $25 \mu \mathrm{~s}$
No Missing Codes Over Temperature
0 to $+70^{\circ} \mathrm{C}$ - AD571K
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - AD571S
Digital Multiplexing - 3 State Outputs
18-Pin Ceramic DIP
Low Cost Monolithic Construction

## PRODUCT DESCRIPTION

The AD571 is a 10 -bit successive approximation A/D converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register and output buffers - all fabricated on a single chip. No external components are required to perform a full accuracy 10 -bit conversion in $25 \mu \mathrm{~s}$.
The AD571 incorporates the most advanced integrated circuit design and processing technology available today. It is the first complete converter to employ $\mathrm{I}^{2} \mathrm{~L}$ (integrated injection logic) processing in the fabrication of the SAR function. Laser trimming of the high stability SiCr thin film resistor ladder network at the wafer stage (LWT) insures high accuracy, which is maintained with a temperature compensated, subsurface Zener reference.

Operating on supplies of +5 V to +15 V and -15 V , the AD571 will accept analog inputs of 0 to +10 V , unipolar or $\pm 5 \mathrm{~V}$ bipolar, externally selectable. As the BLANK and CONVERT input is driven low, the three state outputs will be open and a conversion will commence. Upon completion of the conversion, the DATA READY line will go low and the data will appear at the output. Pulling the BLANK and $\overline{\mathrm{CON}}$ $\overline{\text { VERT }}$ input high blanks the outputs and readies the device for the next conversion. The AD571 executes a true 10-bit conversion with no missing codes in approximately $25 \mu \mathrm{~s}$.

The AD571 is available in two versions for the 0 to $+70^{\circ} \mathrm{C}$ temperature range, the AD571J and K . The AD571S guarantees 10 -bit accuracy and no missing codes from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All three grades are packaged in an 18 -pin hermetically-sealed ceramic DIP.

[^50]

## PRODUCT HIGHLIGHTS

1. The AD571 is a complete 10 -bit $\mathrm{A} / \mathrm{D}$ converter. No external components are required to perform a conversion. Full scale calibration accuracy of $\pm 0.3 \%$ is achieved without external trims.
2. The AD571 is a single chip device employing the most advanced IC processing techniques. Thus, the user has at his disposal a truly precision component with the reliability and low cost inherent in monolithic construction.
3. The AD571 accepts either unipolar ( 0 to +10 V ) or bipolar ( -5 V to +5 V ) analog inputs by simply grounding or opening a single pin.
4. The device offers true 10 -bit accuracy and exhibits no missing codes over its entire operating temperature range.
5. Operation is guaranteed with -15 V and +5 V to +15 V supplies. The device will also operate with a -12 V supply.
6. The AD571S is also available with full processing to MIL-STD-883, Class B. The single chip construction and functional completeness make the AD571 especially attractive for high reliability applications.
7. Every AD571 is subjected to long-term stabilization bakes and given a powered burn-in at $+125^{\circ} \mathrm{C}$ prior to final test to ensure reliability and long-term stability. In addition, all units are tested $100 \%$ at the extremes of their respective temperature ranges for all parameters to guarantee full performance.

## SPECIFICATIONS

(typical $@+25^{\circ} \mathrm{C}$ with $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$, all voltages measured with respect to digital common, unless otherwise indicated)

| MODEL | AD571JD | AD571KD | AD571SD/AD571SD-8835 |
| :--- | :--- | :--- | :--- |
| RESOLUTION | 10 Bits | $*$ | $*$ |
| RELATIVE ACCURACY @ $25^{\circ} \mathrm{C}^{1}$ | $\pm 1 \mathrm{LSB} \max$ | $\pm 1 / 2 \mathrm{LSB} \max$ | $\pm 1 \mathrm{LSB} \max$ |
| $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ | $\pm 1 \mathrm{LSB} \max$ | $\pm 1 / 2 \mathrm{LSB} \max$ | $\pm 1 \mathrm{LSB} \max$ |

FULL SCALE CALIBRATION ${ }^{2}$

| (With $15 \Omega$ Resistor In Series With <br> Analog Input | $\pm 2$ LSB (typ) | $*$ | ${ }^{*}$ |
| :--- | :--- | :--- | :--- |
| UNIPOLAR OFFSET (max) | $\pm 1$ LSB | $\pm 1 / 2$ LSB | ${ }^{*}$ |
| BIPOLAR OFFSET (max) | $\pm 1$ LSB | $\pm 1 / 2$ LSB | ${ }^{*}$ |

## DIFFERENTIAL NONLINEARITY

(Resolution for Which no Missing
Codes are Guaranteed)

| $+25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 10 Bits | ${ }^{*}$ | $*$ |
| :--- | :--- | :--- | :--- |
| TEMPERATURE RANGE | 9 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 10 Bits |


| TEMPERATURE COEFFICIENTS Guaranteed max Change |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ |  |  |  |
| Unipolar Offset | $\pm 2 \mathrm{LSB}\left(44 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ | $\pm 1$ LSB (22p | $\pm 2 \mathrm{LSB}\left(20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ |
| Bipolar Offset | $\pm 2 \mathrm{LSB}\left(44 \mathrm{ppm}{ }^{\circ}{ }^{\circ} \mathrm{C}\right.$ ) | $\pm 1$ LSB (22p | $\pm 2 \mathrm{LSB}\left(20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ |
| Full Scale Calibration | $\pm 4 \mathrm{LSB}\left(88 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ | $\pm 2$ LSB (44p | $\pm 5 \mathrm{LSB}\left(50 \mathrm{ppm} \iota^{\circ} \mathrm{C}\right)$ |
| (With $15 \Omega$ Fixed Resistor or |  |  |  |
| POWER SUPPLY REJECTION |  |  |  |
| Max Change In Full Scale Calibration |  |  |  |
| CMOS Positive Supply (K only) |  |  |  |
| +13.5 $\leqslant$ V $+\leqslant+16.0 \mathrm{~V}$ | N.A. | $\pm 1$ LSB max | N.A. |
| TTL Positive Supply |  |  |  |
| $+4.5 \mathrm{~V} \leqslant \mathrm{~V}+\leqslant+5.5 \mathrm{~V}$ | $\pm 2 \mathrm{LSB}$ max | $\pm 1 \mathrm{LSB}$ max | * |
| Negative Supply |  |  |  |
| $-16.0 \mathrm{~V} \leqslant \mathrm{~V}-\leqslant-13.5 \mathrm{~V}$ | $\pm 2 \mathrm{LSB}$ max | $\pm 1$ LSB max | * |
| ANALOG INPUT RESISTANCE | $3 \mathrm{k} \Omega$ min | * | * |
|  | $5 \mathrm{k} \Omega$ typ | * | * |
|  | $7 \mathrm{k} \Omega$ max | * | * |



| MODEL | AD571JD | AD571KD | AD571SD/AD571SD-883 ${ }^{5}$ |
| :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |
| Absolute Maximum |  |  |  |
| V+ | +7V | +16.5V | * |
| V- | $-16.5 \mathrm{~V}$ | * | * |
| Specified Operating - Rated Performance |  |  |  |
| V+ | $+5 \mathrm{~V}$ | +5 V to +15 V | * |
| V- | -15V | * | * |
| Operating Range |  |  |  |
| V+ | +4.5 V to +5.5 V | +4.5 V to +16.5 V | * |
| V- | -12.0 V to -16.5 V | * | * |
| Operating Current |  |  |  |
| Blank Mode |  |  |  |
| $\mathrm{V}+=+5 \mathrm{~V}$ | 2 mA typ ( 10 mA max) | * | * |
| $\mathrm{V}+=+15 \mathrm{~V}$ | 5 mA typ ( 10 mA max) | * | * |
| $\mathrm{V}-=-15 \mathrm{~V}$ | 9 mA typ $(15 \mathrm{~mA}$ max) | * | * |
| Convert Mode |  | * . |  |
| $\mathrm{V}+=+5 \mathrm{~V}$ | 5 mA | * | * |
| $\mathrm{V}+=+15 \mathrm{~V}$ | 10 mA | * | * |
| $\mathrm{V}-=-15 \mathrm{~V}$ | 10 mA | * | * , |

*Specifications same as AD571J
**Specifications same as AD571K
Specifications subject to change without notice.
NOTES:
${ }^{1}$ Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.
${ }^{2}$ Full scale calibration is guaranteed trimmable to zero with an external $50 \Omega$ potentiometer in place of the $15 \Omega$ fixed resistor. Full scale is defined as 10 volts minus 1 LSB, or 9.990 volts.
${ }^{3}$ Logic Input and Output Thresholds and Levels are a function of $V+$. They are guaranteed TTL compatible at $\mathrm{V}_{+}=+5 \mathrm{~V}, \mathrm{CMOS}$ compatible at $\mathrm{V}+=15 \mathrm{~V}$ for the AD 571 K .
${ }^{4}$ The Data output lines have active pull-ups to source 0.5 mA . The DATA READY line is open collector with a nominal $6 \mathrm{k} \Omega$ internal pull-up resistor.
${ }^{5}$ The AD571S is available fully processed and screened to the requirements of MIL-STD-883, Class B. A complete list of tests is given further. When ordering, specify the AD571SD/883B.

## ABSOLUTE MAXIMUM RATINGS

| V+ to Digital Common AD571J, S | $+7 \mathrm{~V}$ |
| :---: | :---: |
| AD571K. | 0 to +16.5 V |
| V- to Digital Common | . 0 to -16.5 V |
| Analog Common to Digital Common. | $\pm 1 \mathrm{~V}$ |
| Analog Input to Analog Common. | $\pm 15 \mathrm{~V}$ |
| Control Inputs | 0 to V+ |
| Digital Outputs (Blank Mode). | to V+ |
| Power Dissipation. . | 800 mW |

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


Figure 1. 18-Lead Ceramic Dual-In-Line Package

## CIRCUIT DESCRIPTION

The AD571 is a complete 10 -bit A/D converter which requires no external components to provide the complete successiveapproximation analog-to-digital conversion function. A block diagram of the AD571 is shown in Figure 2. Upon receipt of the CONVERT command, the internal 10 -bit current output DAC is sequenced by the $I^{2} L$ successive-approximation register (SAR) from its most-significant bit (MSB) to leastsignificant bit (LSB) to provide an output current which accurately balances the input signal current through the $5 \mathrm{k} \Omega$ input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less the bit is left on, if more, the bit is turned off. After testing all the bits, the SAR contains a 10 -bit binary code which accurately represents the input signal to within $\pm 1 / 2$ LSB (0.05\%).


Figure 2. AD571 Functional Block Diagram
Upon completion of the sequence, the SAR sends out a $\overline{\text { DATA }} \overline{\text { READY }}$ signal (active low), which also brings the three-state buffers out of their "open" state, making the bit output lines become active high or low, depending on the code in the SAR. When the BLANK and CONVERT line is brought high, the output buffers again go "open", and the


Figure 3. Chip Bonding Diagram

SAR is prepared for another conversion cycle. Details of the timing are given further.
The temperature compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The bipolar offset input controls a switch which allows the positive bipolar offset current (exactly equal to the value of the MSB less $1 / 2$ LSB) to be injected into the summing ( + ) node of the comparator to offset the DAC output. Thus the nominal 0 to +10 V unipolar input range becomes a -5 V to +5 V range. The $5 \mathrm{k} \Omega$ thin film input resistor is trimmed so that with a full scale input signal, an input current will be generated which exactly matches the DAC output with all bits on. (The input resistor is trimmed slightly low to facilitate user trimming, as discussed on the next page.)

## POWER SUPPLY SELECTION

The AD571 is designed for optimum performance using a +5 V and -15 V supply, for which the AD571J and AD571S are specified. AD571K will also operate with up to a +15 V supply, which allows'direct interface to CMOS logic. The input logic threshold is a function of $\mathrm{V}+$ as shown in Figure 4. The supply current drawn by the device is a function of both $\mathrm{V}+$ and the operating mode (BLANK or CONVERT). These supply current variations are shown in Figure 5. The supply currents change only moderately over temperature as shown in Figure 9.


Figure 4. Logic Threshold (AD571K Only)


Figure 5. Supply Currents vs Supply Levels and Operating Modes

## CONNECTING THE AD571 FOR STANDARD OPERATION

The AD571 contains all the active components required to perform a complete A/D conversion. Thus, for most situations, all that is necessary is connection of the power supply ( +5 and -15 ), the analog input, and the conversion start pulse. But, there are some features and special connections which should be considered for achieving optimum performance. The functional pin-out is shown in Figure 6.


Figure 6. AD571 Pin Connections

## FULL SCALE CALIBRATION

The $5 \mathrm{k} \Omega$ thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC-plus about $0.3 \%$-when a full scale analog input voltage of 9.990 volts ( 10 volts -1 LSB ) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.99 volt full scale can be achieved to sufficient accuracy by simply inserting a $15 \Omega$ resistor in series with the analog input to pin 13. Typical full scale calibration error will then be about $\pm 2$ LSB or $\pm 0.2 \%$. If the more precise calibration is desired, a $50 \Omega$ trimmer should be used instead. Set the analog input at 9.990 volts, and set the trimmer so that the output code is just at the transition between 1111111110 and 1111111111. Each LSB will then have a weight of 9.766 mV . If a nominal full scale of 10.24 volts is desired (which makes the LSB have weight of exactly 10.00 mV ), a $100 \Omega$ resistor in series with a $100 \Omega$ trimmer (or a $200 \Omega$ trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full scale temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of $5 \mathrm{k} \Omega$.


Figure 7. Standard AD571 Connections

## BIPOLAR OPERATION

The standard unipolar 0 to +10 V range is obtained by shorting the bipolar offset control pin to digital common. If the pin is left open, the bipolar offset current will be switched into the comparator summing node, giving a -5 V to +5 V range with an offset binary output code. ( -5.00 volts in will give a 10 -bit code of 0000000000 ; an input of 0.00 volts results in an output code of 1000000000 and 4.99 volts at the input yeilds the 1111111111 code). The bipolar offset control input is not directly TTL compatible, but a TTL interface for logic control can be constructed as shown in Figure 8.


Figure 8. Bipolar Offset Controlled by Logic Gate

> Gate Output $=1 \quad$ Unipolar $0-10 \mathrm{~V}$ Input Range Gate Output $=0 \quad$ Bipolar $\pm 5 \mathrm{~V}$ Input Range

## COMMON MODE RANGE

The AD571 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as $\pm 200 \mathrm{mV}$ of common mode range between the two commons. This permits more flexible control of system common bussing and digital and analog returns.
In normal operation the Analog Common terminal may generate transient currents of up to 2 mA during a conversion. In addition, a static current of about 2 mA will flow into Analog Common in the unipolar mode after a conversion is complete. An additional 1 mA will flow in during a blank interval with zero analog input. The Analog Common current will be modulated by the variations in input signal.

The absolute maximum voltage rating between the two commons is $\pm 1$ volt. We recommend the connection of a parallel pair of back-to-back protection diodes between the commons if they are not connected locally.


Figure 9. AD571 Power Supply Current vs Temperature

## ZERO OFFSET

The apparent zero point of the AD571 can be adjusted by inserting an offset voltage between the Analog Common of the device and the actual signal return or signal common. Figure 10 illustrates two methods of providing this offset. Figure 10A shows how the converter zero may be offset by up to $\pm 3$ bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode. In bipolar mode R2 should be omitted to obtain a symmetrical range.


Figure 10. (A)

$1 / 2$ BIT ZERO ÓFFSET
Figure 10. (B)
Figure 11 shows the nominal transfer curve near zero for an AD571 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it will be preferable to offset the code transitions so that they fall between the nominal bit weights, as shown in the offset characteristics. This offset can easily be accomplished as shown in Figure 10B. At balance (after a conversion) approximately 2 mA flows into the Analog Common terminal. A $2.7 \Omega$ resistor in series with this terminal will result in approximately the desired $1 / 2$ bit offset of the transfer characteristics. The nominal 2 mA Analog Common current is not closely controlled in manufacture. If high accuracy is required, a $5 \Omega$ potentiometer (connected as a rheostat) can be used as R1. Additional negative offset range may be obtained by using larger values of R1. Of course, if the zero transition point is changed, the full scale transition point will also move. Thus, if an offset of $1 / 2$ LSB is introduced, full scale trimming as described on previous page should be done with an analog input of 9.985 volts.

NOTE: During a conversion transient currents from the Analog Common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle as appropriate during a conversion. Capacitive decoupling will "pump up", and fail to settle resulting in conversion errors. Power supply decoupling which returns to analog signai common, should go to the signal input side of the resistive offset network.
 2.7 $\Omega$ IN SERIES WITH ANALOG COMMON

Figure 11. AD571 Transfer Curve - Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights $\sim 9.766 \mathrm{mV}$ )

## MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD571, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the chip from hazardous environments. To further ensure reliability, the AD571 is offered with $100 \%$ screening to MIL-STD-883, Class B, Method 5004.
Table I details the test procedures of MIL-STD-883. Analog Devices subjects each part ordered with 883 screening to these tests on a $100 \%$ basis.

TABLE I

| TEST | METHOD |
| :--- | :--- |
| 1) Internal Visual |  |
| (Pre cap) |  |
| 2) Stabilization Bake | 2010, Test Condition B |
| 3) Temperature Cycling | Method 1008,24 hours @ $+150^{\circ} \mathrm{C}$ <br> Method 1010, Test Condition C, <br> $10 \mathrm{Cycles},-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| 4) Constant Acceleration | Method 2001, Test Condition E, <br> Y1 plane, 30 kg |
| 5) Seal, Fine and Gross | Method 1014, Test Condition A <br> and C |
| 6) Burn-in Test | Method 1015, Test Condition B, <br> 168 hours @ $+125^{\circ} \mathrm{C}$ |
| 7) Final Electrical Tests | Performed $100 \%$ to all min and <br> max specifications on data pages |
| 8) External Visual | Method 2009 |

## Contul and Timing of the ADF71

## CONTROL AND TIMING OF THE AD571

There are several important timing and control features on the AD571 which must be understood precisely to allow optimal interfacing to microprocessor or other types of control systems. All of these features are shown in the timing diagram in Figure 12.
The normal stand-by situation is shown at the left end of the drawing. The BLANK and CONVERT (B \& $\overline{\mathrm{C}}$ ) line is held high, the output lines will be "open", and the DATA $\overline{\text { READY }}$ $(\overline{\mathrm{DR}})$ line will be high. This mode is the lowest power state of the device (typically 150 mW ). When the ( $\mathrm{B} \& \overline{\mathrm{C}}$ ) line is brought low, the conversion cycle is initiated; but the $\overline{\mathrm{DR}}$ and Data lines do not change state. When the conversion cycle is complete (typically $25 \mu \mathrm{~s}$ ), the $\overline{\mathrm{DR}}$ line goes low, and within 500 ns , the Data lines become active with the new data.

About $1.5 \mu \mathrm{~s}$ after the $\mathrm{B} \& \overline{\mathrm{C}}$ line is again brought high, the $\overline{\mathrm{DR}}$ line will go high and the Data lines will go open. When the $B \& \bar{C}$ line is again brought low, a new conversion will begin. The minimum pulse width for the $B \& \bar{C}$ line to blank previous data and start a new conversion is $2 \mu$ s. If the $\mathrm{B} \& \overline{\mathrm{C}}$ line is brought high during a conversion, the conversion will stop, and the $\overline{\mathrm{DR}}$ and Data lines will not change. If a $2 \mu \mathrm{~s}$ or longer pulse is applied to the $\mathrm{B} \& \mathrm{C}$ line during a conversion, the converter will clear and start a new conversion cycle.


Figure 12. AD571 Timing and Control Sequence

## CONTROL MODES WITH BLANK AND CONVERT

The timing sequence of the AD571 discussed above allows the device to be easily operated in a variety of systems with differing control modes. The two most common control modes, the Convert Pulse Mode, and the Multiplex Mode, are illustrated here.
Convert Pulse Mode - In this mode, data is present at the output of the converter at all times except when conversion is taking place. Figure 13 illustrates the timing of this mode. The BLANK and CONVERT line is normally low and conversions are triggered by a positive pulse. A typical application for this timing mode is shown in Figure 16, in which $\mu \mathrm{P}$ bus interfacing is easily accomplished with three-state buffers.

Multiplex Mode - In this mode the outputs are blanked except when the device is selected for conversion and readout; this timing is shown in Figure 14. A typical AD571 multiplexing application is shown in Figure 17.

This operating mode allows multiple AD571 devices to drive common data lines. All BLANK and CONVERT lines are held high to keep the outputs blanked. A single AD571 is selected, its BLANK and CONVERT line is driven low and at the end of
conversion, which is indicated by $\overline{\text { DATA }} \overline{\text { READY }}$ going low, the conversion result will be present at the outputs. When this data has been read from the 10 -bit bus, BLANK and CONVERT is restored to the blank mode to clear the data bus for other converters. When several AD571's are multiplexed in sequence, a new conversion may be started in one AD571 while data is being read from another. As long as the data is read and the first AD571 is cleared within $15 \mu \mathrm{~s}$ after the start of conversion of the second AD571, no data overlap will occur.


Figure 13. Convert Pulse Mode


Figure 14. Multiplex Mode

## SAMPLE-HOLD AMPLIFIER CONNECTION TO THE AD571

Many situations in high-speed acquisition systems or digitizing of rapidly changing signals require a sample-hold amplifier (SHA) in front of the A-D converter. The SHA can acquire and hold a signal faster than the converter can perform a conversion. A SHA can also be used to accurately define the exact point in time at which the signal is sampled. For the AD571, a SHA can also serve as a high input impedance buffer.
Figure 15 shows the AD5 71 connected to the AD582 monolithic SHA for high speed signal acquisition. In this configuration, the AD582 will acquire a 10 volt signal in less than $10 \mu \mathrm{~s}$ with a droop rate less than $100 \mu \mathrm{~V} / \mathrm{ms}$. The control signals are arranged so that when the control line goes low, the AD582 is put into the "hold" mode, and the AD571 will begin its conversion cycle. (The AD582 settles to final value well in advance of the


Figure 15. Sample-Hold Interface to the AD571
first comparator decision inside the AD571). The $\overline{\text { DATA }}$ READY line is fed back to the other side of the differential input control gate so that the AD582 cannot come out of the "hold" mode during the conversion cycle. At the end of the conversion cycle, the $\overline{\text { DATA }} \overline{\text { READY }}$ line goes low, automatically placing the AD582 back into the sample mode. This feature allows simple control of both the SHA and the A-D converter with a single line. Observe carefully the ground, supply, and bypass capacitor connections between the two devices. This will minimize ground noise and interference during the conversion cycle to give the most accurate measurements.

## INTERFACING THE AD571 TO A MICROPROCESSOR

The AD571 can easily be arranged to be driven from standard microprocessor control lines and to present data to any standard microprocessor bus (4-, 8-, 12-or 16-bit) with a minimum of additional control components. The configuration shown in Figure 16 is designed to operate with an 8 -bit bus and standard 8080 control signals.
The input control circuitry shown is required to insure that the AD571 receives a sufficiently long $B \& \bar{C}$ input pulse. When the converter is ready to start a new conversion, the B \& $\overline{\mathrm{C}}$ line is low, and $\overline{\mathrm{DR}}$ is low. To command a conversion, the start address decode line goes low, followed by $\overline{\mathrm{WR}}$. The B \& $\bar{C}$ line will now go high, followed about $1.5 \mu$ s later by $\overline{\mathrm{DR}}$. This resets the external flip-flop and brings $\mathrm{B} \& \overline{\mathrm{C}}$ back to low, which initiates the conversion cycle. At the end of the conversion cycle, the $\overline{\mathrm{DR}}$ line goes low, the data outputs will become active with the new data and the control lines will return to the stand-by state. The new data will remain active until a new conversion is commanded. The self-pulsing nature of this circuit guarantees a sufficient convert pulse width.
This new data can now be presented to the data bus by enabling the three-state buffers when desired. A data word (8-bit or 2-bit) is loaded onto the bus when its decoded address goes low and the $\overline{\mathrm{RD}}$ line goes low. This arrangement presents data to the bus "left-justified," with highest bits in the 8 -bit word; a "right-justified" data arrangement can be set


Figure 16. Interfacing AD571 to an 8-Bit Bus (8080 Control Structure)
up by a simple re-wiring. Polling the converter to determine if conversion is complete can be done by addressing the gate which buffers the $\overline{\mathrm{DR}}$ line, as shown. In this configuration, there is no need for additional buffer register storage since the data can be held indefinitely in the AD571, since the B \& $\overline{\mathrm{C}}$ line is continually held low.

## BUS INTERFACING WITH A PERIPHERAL INTERFACE CIRCUIT

An improved technique for interfacing to a $\mu \mathrm{P}$ bus involves the use of special peripheral interfacing circuits (or I/O devices), such as the MC6821 Peripheral Interface Adapter (PIA). Shown in Figure 17 is a straightforward application of a PIA to multiplex up to 8 AD571 circuits. The AD571 has 3-state outputs, hence the data bit outputs can be paralleled, provided that only one converter at a time is permitted to be the active state. The $\overline{\text { DATA }} \overline{\text { READY }}$ output of the AD571 is an open collector with resistor pull-up, thus several $\overline{\mathrm{DR}}$ lines can be wire-ored to allow indication of the status of the selected device. One of the 8 -bit ports of the PIA is combined with 2-bits from the other port and programmed as a 10 -bit input port. The remaining 6 -bits of the second port are programmed as outputs and along with the 2 control bits (which act as outputs), are used to control the 8 AD571's. When a control line is in the " 1 " or high state, the ADC will be automatically blanked. That is, its outputs will be in the inactive open state. If a single control line is switched low, its ADC will convert and the outputs will automatically go active when the conversion is complete. The result can be read from the two peripheral ports; when the next conversion is desired, a different control line can be switched to zero, blanking the previously active port at the same time. Subsequently, this second device can be read by the microprocessor, and so-forth. The status lines are wire-ored in 2 groups and connected to the two remaining control pins. This allows a conversion status check to be made after a convert command, if necessary. The ADC's are divided into two groups to minimize the loading effect of the internal pull-up resistors on the DATA READY buffers. See the MC6821 data sheet for more application detail.


Figure 17. Multiplexing 8 AD571's Using Single PIA for $\mu$ P Interface. No Other Logic Required ( 6800 Control Structure)

# 12-Bit Successive Approximation Integrated Circuit A/D Converter 

## FEATURES

## Performance

True 12-Bit Operation: Max Nonlinearity $< \pm \mathbf{0 . 0 1 2 \%}$
Low Gain T.C.: $< \pm 15 p p m /{ }^{\circ} \mathrm{C}$ (AD572B)
Low Power: 900 mW
Fast Conversion Time: $<\mathbf{2 5} \mu \mathrm{s}$
Monotonic Feedback DAC Guarantees No Missing Codes
Hermetically-Sealed, Electrostatically-Shielded DIP
Versatility
Military/Aerospace Temperature Range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (AD572S)
MIL-STD-883 Processing Available
Positive-True Serial or Parallel Logic Outputs
Short-Cycle Capability
Value
Precision +10V Reference for External Application Internal Buffer Amplifier
High Reliability Welded Metal Package Low Cost

## GENERAL DESCRIPTION

The AD572 is a complete 12 -bit successive approximation analog-to-digital converter that includes an internal clock, reference, comparator, and buffer amplifier. Its hybrid IC design utilizes MSI digital and linear monolithic chips and active laser trimming of high-stability thin-film resistors to provide modular performance, flexibility, and ease of use, combined with IC size, price, and reliability.
Important performance characteristics of the AD572 include a maximum linearity error at $25^{\circ} \mathrm{C}$ of $\pm 0.012 \%$, gain T.C. below $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical power dissipation of 900 mW , and conversion time of less than $25 \mu \mathrm{~s}$. Of considerable significance in military and aerospace applications is the guaranteed performance from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ of the AD572S, and the availability of units processed to MLL-STD-883. Monotonic operation of the feedback D/A converter guarantees no missing output codes over temperature ranges of 0 to $+70^{\circ} \mathrm{C},-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
The design of the AD572 includes scaling resistors that provide analog input signal ranges of $\pm 2.5, \pm 5.0, \pm 10,0$ to +5 , or 0 to +10 volts. Adding flexibility and value are the +10 V precision reference, which also can be used for external applications, and the input buffer amplifier. All digital signals. are fully DTL and TTL compatible, and the data output is positive-true and available in either serial or parallel form.


The AD572 is packaged in a hermetically-sealed, all-metal DIP. Welding...rather than solder sealing...eliminates any possibility of contamination from flux and solder particles. The metal construction provides excellent shielding from random electrostatic and/or electromagnetic radiation which could cause incorrect output codes. To insure a level of reliability consistent with its performance, each AD572 receives a stringent pre-cap visual inspection, high temperature storage and temperature cycling, acceleration testing, fine and gross leak testing, and operating burn-in.

The AD572 is available in three versions with differing guaranteed performance characteristics and operating temperature ranges; the " $A$ " and " $B$ " are specified from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and the " S " from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## PRODUCT DESCRIPTION

The AD572 functional diagram and pin-out are shown in Figure 1. The device consists of the following monolithic bipolar transistor and thin-film resistor circuit elements:

1. 12-bit successive-approximation register
2. 12-bit feedback DAC weighing network
3. low-drift comparator
4. temperature-compensated precision +10 V reference
5. high-impedance buffer follower
6. gated clock and digital control circuits

| MODEL | AD572AD | AD572BD | AD572SD |
| :---: | :---: | :---: | :---: |
| RESOLUTION | 12 Bits | * | * |
| ANALOG INPUTS |  |  |  |
| Voltage Ranges |  |  |  |
| Bipolar | $\pm 2.5, \pm 5.0, \pm 10.0 \mathrm{~V}$ | * | * |
| Unipolar | 0 to $+5,0$ to +10 V | * | * |
| Impedance (Direct Input) |  |  |  |
| 0 to $+5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$ | $2.5 \mathrm{k} \Omega$ | * | * |
| 0 to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ | $5.0 \mathrm{k} \Omega$ | * | * |
| $\pm 10 \mathrm{~V}$ | $10 \mathrm{k} \Omega$ | * | * |
| Buffer Amplifier |  |  |  |
| Impedance (min) | $100 \mathrm{M} \Omega$ | * | * |
| Bias Current | 50 nA | * . | * |
| Settling Time |  |  |  |
| to $0.01 \%$ of FSR for 20 V step | $2 \mu \mathrm{~s}$ | * | * , |
| DIGITAL INPUTS |  |  |  |
| Convert Command | Note 1 | * | * |
| Logic Loading | 1 TTL Load | * | * |
| TRANSFER CHARACTERISTICS |  |  |  |
| Gain Error (Note 2) | $\pm 0.05 \%$ FSR (Adj to Zero) | * | * |
| Unipolar Offset Error | $\pm 0.05 \%$ FSR (Adj to Zero) | * | * |
| Bipolar Offset Error | $\pm 0.1 \%$ FSR (Adj to Zero) | * | * |
| Linearity Error (max) | 0.012\% FSR | * | * |
| Inherent Quantization Error | $\pm 1 / 2$ LSB | * | * |
| Differential Linearity Error | $\pm 1 / 2$ LSB | Cor $-25^{\circ} \mathrm{C}$ | Cut $55^{\circ} \mathrm{C}$ |
| No Missing Codes | Guaranteed: 0 to $+70^{\circ} \mathrm{C}$ | Guaranteed: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Guaranteed: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power Supply Sensitivity |  |  |  |
| $\pm 15 \mathrm{~V}$ | $\pm 0.002 \%$ FSR $/ \% \Delta V_{\text {S }}$ | * | * |
| $\pm 5 \mathrm{~V}$ | $\pm 0.001 \%$ FSR $/ \% \Delta V_{S}$ | * | * |
| TEMPERATURE COEFFICIENTS |  |  |  |
| Gain (max) | $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ | $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ | $\begin{aligned} & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\left(-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right) \\ & \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\left(-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Unipolar Offset | $\pm 3 \mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ | $\pm 3 \mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}(\max )$ | ** |
| Bipolar Offset (max) | $\pm 15 \mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ | $\pm 7 \mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ | ** |
| Linearity | $\pm 3 \mathrm{ppm} \cdot \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ | ** |
| CONVERSION TIME (max) | $25 \mu \mathrm{~s}$ | * | * |
| DIGITAL OUTPUTS (All Codes Positive-True) Parallel Data |  |  |  |
|  |  |  |  |
| Unipolar Code | Binary | * | * |
| Bipolar Code | Offset Binary/Two's Complement | * | * |
| Output Drive | 2 TTL Loads | * | * |
| Serial Data (NRZ format) |  | * - |  |
| Unipolar Code | Binary | * | * |
| Bipolar Code | Offset Binary | * | * |
| Output Drive | 2 TTL Loads | * | * |
| Status | Logic " 1 " during Conversion | * | * |
| $\overline{\text { Status }}$ | Logic " 0 " during Conversion | * | * |
| Output Drive | 2 TTL Loads | * | * |
| Internal Clock |  |  |  |
| Output Drive | 2 TTL Loads | * | * |
| Frequency | 500 kHz | * | * |
| INTERNAL REFERENCE VOLTAGE | $+10.00 \mathrm{~V}, \pm 5 \mathrm{mV}$ | * | * |
| Max External Current | $\pm 4 \mathrm{~mA}$ |  | , * |
| Voltage Temperature Coefficient (max) | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | ** |
| POWER REQUIREMENTS |  |  |  |
| Supply Voltages/Currents | +15V, $\pm 5 \%$ @ +25mA | * | * |
|  | $-15 \mathrm{~V}, \pm 5 \%$ @ -20 mA | * | * |
|  | $+5 \mathrm{~V}, \pm 5 \%$ @ +50 mA | * | * |
| Total Power Dissipatión | 925 mW | * | * |
| TEMPERATURE RANGE $45^{\circ} \mathrm{C}$ |  |  |  |
| Specification | $-25{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * - | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * |

## *Same specification as AD572AD

**Same specification as AD572BD
Specifications subject to change without notice.

Note 1 Positive pulse 200 nsec wide ( min ). Leading edge (" 0 " to " 1 ") resets registers. Trailing edge (" 1 " to " 0 ") initiates conversion.
Note 2 With 50ת, 1\% fixed resistor in place of Gain Adjust pot; see Figures 4 and 5.


Figure 1. AD572 Functional Diagram \& Pinout

The +10 V reference is derived from a low T.C. zener reference diode which has its zener voltage amplified and buffered by an op amp. The reference voltage is calibrated to +10 V , $\pm 1 \mathrm{mV}$ by active laser trimming of the thin-film resistors which determine the closed-loop gain of this op amp.

The DAC feedback weighing network is comprised of a proprietary 12 -bit analog current switch chip and siliconchromium thin-film ladder network (separately packaged as the AD562 12-bit D/A converter). This ladder network is active laser-trimmed to calibrate all bit ratio scale factors to a precision of $0.0005 \%$ of FSR (full-scale range) to guarantee no missing codes over the appropriate temperature ranges specified for the AD572A, AD572B, and AD572S versions.

Different unipolar and bipolar analog input ranges can be selected by changing connections at the device terminal pins. The analog voltage input can be applied to either of the span (direct input) resistors. Alternatively, the unity buffer follower can be connected between the analog signal and either direct input terminal when a high impedance input is required.

## THEORY OF OPERATION

On receipt of a CONVERT START command, the AD572 converts the voltage at its analog input into an equivalent 12 -bit binary number. This conversion is accomplished as follows:
The 12 -bit successive-approximation register (SAR) has its 12-bit outputs connected both to the respective device bit output pins and to the corresponding bit inputs of the feedback DAC.

The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

## TIMING

The timing diagram is shown in Figure 2. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through


Figure 2. Timing Diagram (Binary Code 110101011001)

13 cycles. All SAR parallel bit and STATUS flip-flops are' initialized on the leading edge, and the gated clock inhibit signal removed on the trailing edge of the CONVERT START signal. At time $t_{0}, B_{1}$ is reset and $B_{2}-B_{12}$ are set unconditionally. At $t_{1}$ the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At $t_{2}$, the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at $\mathrm{t}_{12}$. After a 400ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the logic " 0 " state.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 8 ).
Incorporation of this 400 ns delay period guarantees that the parallel (and serial) data are valid at the Logic " 1 " to " 0 " transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.

## BINARY CODING

The AD572 binary output number $N_{0}=B_{1} \quad B_{2} \quad B_{3} \ldots B_{12}$ is related to the analog input voltage $\mathrm{E}_{\text {in }}$ for all unipolar ranges by the expression:
$\frac{B_{1} 2^{11}+B_{2} 2^{10}+B_{3} 2^{9}+\ldots+B_{12} 2^{0}}{2^{12}}=\frac{E_{\text {in }}}{F S R}$
$\ldots$ where $B_{1}=M S B, B_{12}=L S B$, and $F S R=$ full-scale range. For all bipolar ranges a fixed bipolar offset equal to $\frac{+\mathrm{FSR}}{2}$ is internally summed with $\mathrm{E}_{\mathrm{in}}$ so that the sum of $\mathrm{E}_{\mathrm{in}}$ plus this offset will be positive over the rated operating range. For bipolar ranges, expression (1) becomes:
$\frac{\mathrm{B}_{1} 2^{11}+\mathrm{B}_{2} 2^{10}+\mathrm{B}_{3} 2^{9}+\ldots+\mathrm{B}_{12} 2^{0}}{2^{12}}=\frac{\mathrm{E}_{\text {in }}+\frac{\mathrm{FSR}}{2}}{\mathrm{FSR}}$

Expressions (1) and (2) can be put in an alternate form:

$$
\left.\begin{array}{rl}
\left(\frac{B_{1}}{2}+\frac{B_{2}}{4}+\frac{B_{3}}{8}+\ldots+\frac{B_{12}}{4096}\right) & F S R
\end{array}\right)=E_{\text {in }} \quad \text { Unipolar (Binary Coding) }
$$

...and...
$\left(\frac{B_{1}}{2}+\frac{B_{2}}{4}+\frac{B_{3}}{8}+\ldots+\frac{B_{12}}{4096}\right) F S R-\frac{F S R}{2}=E_{\text {in }}$
Bipolar (Offset Binary Coding)
Several examples will illustrate how this binary coding works.

## 0 TO +10V INPUT RANGE

Assume FSR $=10 \mathrm{~V}$ and $\mathrm{B}_{1} \mathrm{~B}_{2} \mathrm{~B}_{3} . \mathrm{B}_{12}=110001000001$, then from (3), $\mathrm{E}_{\text {in }}=+5 \mathrm{~V}+2.5 \mathrm{~V}+0.1563 \mathrm{~V}+0.0024 \mathrm{~V}=$ +7.6587 V .

## -5V TO +5V INPUT RANGE

Assume FSR $=10 \mathrm{~V}$ as above, but that the bipolar offset is connected and $\mathrm{B}_{1} \cdot \mathrm{~B}_{2} \mathrm{~B}_{3} \cdot \mathrm{~B}_{12}=0110000000001$. Then from (4), $\mathrm{E}_{\mathrm{in}}=(+2.5 \mathrm{~V}+1.25 \mathrm{~V}+0.0024 \mathrm{~V})-5 \mathrm{~V}=-1.2476 \mathrm{~V}$.

## $\mathbf{- 1 0 V}$ TO $+\mathbf{1 0 V}$ INPUT RANGE

Assume the bipolar offset is connected as above, but that the input span is now 20 V . Assuming the same digital output code as in the -5 V to +5 V input range example, from (4), $\mathrm{E}_{\text {in }}=$ $(+5 \mathrm{~V}+2.5 \mathrm{~V}+0.0049 \mathrm{~V})-10 \mathrm{~V}=-2.4951 \mathrm{~V}$, or twice the value of the previous example (neglecting round-off errors).
The encoding process defined by the previous relations (1) and (2) or (3) and (4) determines that the analog input lies within one of the $2^{12}=4096$ quantization levels between 0 and FSR (or $-F S R / 2$ and $+F S R / 2$ ). Figures 3 (A) and 3 (B) show the actual device transfer curves for unipolar and bipolar ranges (offset binary coding). They also show the ideal straight-line transfer curves which pass through the center of each quantization level. As can be seen from these figures, the actual and ideal transfer curves differ by exactly $\pm 1 / 2$ LSB at the end of each quantization interval, giving rise to the fundamental $\pm 1 / 2$ LSB quantization error inherent in the digitizing process.

(A) Unipolar Range (Binary Coding)


## (B) Bipolar Range (Offset Binary Coding)

Figure 3. Unipolar and Bipolar Range Transfer Curves

## ANALOG INPUT AND POWER CONNECTIONS

Offset Adjust: Analog and power connections for 0 to +10 V unipolar and -10 V to +10 V bipolar input ranges are shown in Figures 4 and 5, respectively. The Bipolar Offset pin 23 is open-circuited for all unipolar input ranges, and connected to Comparator Input pin 22 for all bipolar input ranges. The zero adjust circuit consists of a potentiometer connected across $\pm \mathrm{V}_{\mathrm{S}}$ with its slider connected through a $3.9 \mathrm{M} \Omega$ resistor to Comparator Input pin 22 for all ranges. The tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a $-1200 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ tempco contributes a worst-case offset tempco of $8 \times 244 \times 10^{-6} \times 1200 \mathrm{ppm} /{ }^{\circ} \mathrm{C}=2.3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than $\pm 4 \mathrm{LSB}$, use of a carbon composition offset summing resistor typically contributes no more than $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR offset tempco.


Figure 4. Analog and Power Connections for Unipolar 0 to +10 V Input Range with Buffer Follower


Figure 5. Analog and Power Connections for Bipolar -10V to +10V Input Range with Buffer Follower

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco $<100$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) are used, is shown in Figure 6.


Figure 6. Low Tempco Zero Adj Circuit
In either zero adjust circuit, the fixed resistor connected to pin 22 should be located close to this pin to keep the pin 22 connection runs short, since the Comparator Input pin 22 is quite sensitive to external noise pick-up.

Gain Adjust: The gain adjust circuit consists of a $100 \Omega$ potentiometer connected between +10 V Reference Output pin 18 and Gain Adjust Input pin 27 for all ranges. Both GAIN and ZERO ADJ potentiometers should be multi-turn, low tempco types; 20 T cermet (tempco $=100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max)
types are recommended. If the $100 \Omega$ GAIN ADJ potentiometer is replaced by a fixed $50 \Omega$ resistor, absolute gain calibration to $\pm 0.1 \%$ of FSR is guaranteed.
Grounding: Analog and digital signal grounds should be kept separate where possible to prevent digital signals from flowing in the analog ground circuit and inducing spurious analog signal noise. Analog Ground pin 26 and Digital Ground pin 15 are not connected internally; these two pins must be connected externally for the device to operate properly. Preferably, this connection is made at only one point, and as close to the device as possible. The case is connected internally to pin 15 to provide good electrostatic shielding.
Power Supply Bypassing: The $\pm 15 \mathrm{~V}$ and +5 V power leads should be capacitively bypassed for optimum device performance. $1 \mu \mathrm{~F}$ tantalum types are recommended; these capacitors should be located close to the device. It is not necessary to shunt these capacitors with disc capacitors to provide additional high frequency power supply decoupling (as is required with some competitive products), since each power lead is bypassed internally with a $0.039 \mu \mathrm{~F}$ ceramic capacitor.

## CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 3 and 4, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range ( 0 for unipolar and $-1 / 2$ FSR for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10 V Range: Set analog input to $+1 \mathrm{LSB}=+0.0024 \mathrm{~V}$. Adjust Zero for digital output $=000000000001$; Zero is now calibrated. Set analog input to + FSR $-2 \mathrm{LSB}=+9.9952 \mathrm{~V}$. Adjust Gain for 111111111110 digital output code; fullscale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.0000 V ; digital output code should be 100000000000.
-10 V to $\mathbf{+ 1 0 V}$ Range: Set analog input to -9.9951 V ; adjust Zero for 000000000001 digital output (offset binary) code. Set analog input to +9.9902 V ; adjust Gain for 111111111110 digital output (offset binary) code. Half-scale calibration check: set analog input to 0.0000 V ; digital output (offset binary) code should be 100000000000 .

Other Ranges: Representative digital coding for 0 to +10 V , -5 V to +5 V , and -10 V to +10 V ranges is shown in Table 1 . Coding relationships and calibration points for 0 to +5 V and -2.5 V to +2.5 V ranges can be found by halving the corresponding code equivalents listed for the 0 to +10 V and -5 V to +5 V ranges, respectively.

Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1 / 4 \mathrm{LSB}$ using the static adjustment procedure described above. By summing a small sine or tri-angular-wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter 4.

| Analog Input - Volts (Center of Quantization Interval) |  |  | Input Normalized to FSR |  | Digital Output Code <br> (Binary for Unipolar Ranges; Offset Binary for Bipolar Ranges) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \text { to }+10 \mathrm{~V} \\ & \text { Range } \end{aligned}$ | $\begin{aligned} & -5 \mathrm{~V} \text { to }+5 \mathrm{~V} \\ & \text { Range } \end{aligned}$ | $\begin{aligned} & -10 \mathrm{~V} \text { to }+10 \mathrm{~V} \\ & \text { Range } \end{aligned}$ | Unipolar <br> Ranges | Bipolar <br> Ranges | $\begin{array}{cc} \hline \text { B1 } & \text { B12 } \\ \text { (MSB) } & \text { (LSB) } \end{array}$ |
| +9.9976 | +4.9976 | +9.9951 | +FSR-1 LSB | +1/2FSR-1 LSB | 111111111111 |
| +9.9952 | +4.9952 | +9.9902 | +FSR-2 LSB | +1/2FSR-2 LSB | 111111111110 |
| : | : |  |  | : . |  |
| +5.0024 | +0.0024 | +0.0049 | +1/2FSR +1 LSB | +1 LSB | 100000000001 |
| +5.0000 | +0.0000 | +0.0000 | +1/2FSR | ZERO | 100000000000 |
| : | : | : |  | : |  |
| +0.0024 | -4.9976 | -9.9951 | +1 LSB | $-1 / 2 \mathrm{FSR}+1$ LSB | 000000000001 |
| +0.0000 | -5.0000 | -10.0000 | ZERO | $-1 / 2 \mathrm{FSR}$ | 000000000000 |

Table 1. Digital Output Codes vs Analog Input For Unipolar and Bipolar Ranges

RANGE AND BUFFER FOLLOWER PIN CONNECTIONS Analog pin connections for each of the ranges, with and without the buffer follower being used, are shown in Table 2 .

| Range | Buffer <br> Follower | Connect <br> Analog <br> Input To Pin: | Connect <br> Span Pin: | Connect <br> Bipolar <br> Pin 23 To: |
| :---: | :---: | :---: | :---: | :---: |
| 0 to +5 V | Used <br> Not Used | 30, and 29 to 24 <br> 24 | 25 to 22 |  |

Table 2. Range and Buffer Follower Pin Connections

When the analog signal source has a low impedance (as would be the case if it were the output of the sample-hold amplifier of Figure 9), it can be connected to either of the direct input pins 24 or 25 . The buffer follower is used in the application as shown in Figure 6, in which the analog input to the converter comes directly from the output of a FET analog multiplexer. The selected channel has a typical $\mathrm{r}_{\mathrm{on}}=$ $200 \Omega$ which has a $3000 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ tempco. If the multiplexer output were connected to the 0 to +10 V direct input pin 24 ( $5 \mathrm{k} \Omega$ input impedance, nominal), this $\mathrm{r}_{\text {on }}$ would introduce a $4 \%$ gain scale-factor loading error, which is well beyond the normal $\pm 0.25 \%$ FSR external gain adjustment range, and a tempco of approximateiy $3000 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \times 4 \%=120 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. By connecting the buffer between the multiplexer output and direct input, these errors are eliminated. The buffer amplifier input bias current ( 50 nA typical) must flow through the analog signal source, however. This limits the upper practical source impedance to several kilohms so that the offset voltage $\mathrm{I}_{\text {BIAS }} \mathrm{R}_{\text {SOURCE }}$ can be kept negligible, even though the buffer amplifier dynamic input impedance $\geqslant 100 \mathrm{M} \Omega$. The buffer amplifier has a $2 \mu \mathrm{~s}$ settling time to $0.01 \%$ FSR for a 20 V input step. This must be added to the conversion time when the input voltage can change significantly between successive conversions (as could be the case in the circuit of Figure 7).


Figure 7. Using Buffer Follower With Multiplexed Analog Input

Short Cycle Input: A Short Cycle Input pin 14 permits the timing cycle shown in Figure 2 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, pin 14 is connected to +5 V (pin 16). When 10 -bit resolution is desired, pin 14 is connected to Bit 11 output pin 2. The conversion cycle then terminates, and the STATUS flag resets after the Bit 10 decision ( $\mathrm{t}_{10}+400 \mathrm{~ns}$ in timing diagram of Figure 2). Short Cycle pin connections and associated maximum 12, 10, and 8 -bit conversion times are summarized in Table 3.

| Connect Short <br> Cycle Pin 14 to <br> Pin: | Bits | Resolution <br> (\% FSR) | Maximum <br> Conversion <br> Time $(\mu \mathrm{s})$ | Status Flag <br> Reset at: <br> (Figure 2) |
| :---: | :---: | :--- | :--- | :--- |
| 16 | 12 | 0.024 | 25 | $\mathrm{t}_{12}+400 \mathrm{~ns}$ |
| 2 | 10 | 0.10 | 21 | $\mathrm{t}_{10}+400 \mathrm{~ns}$ |
| 4 | 8 | 0.39 | 17 | $\mathrm{t}_{8}+400 \mathrm{~ns}$ |

Table 3. Short Cycle Connections
(One should note that the calibration voltages listed in Table 1 are for 12 -bit resolution only, and are not those corresponding to the center of each discrete quantization interval at reduced bit resolutions.)

## DIGITAL OUTPUT DATA

Both parallel and serial data are in positive-true form and outputted from TTL storage registers. Parallel data output coding is binary for unipolar ranges and either offset binary
or two's complement binary, depending on whether Bit 1 (pin 12) or its logical inverse $\overline{\text { BIT } 1}$ (pin 13) is used as the MSB. Parallel data becomes valid approximately 200ns before the STATUS flag returns to Logic " 0 ", permitting parallel data transfer to be clocked on the " 1 " to " 0 " transition of the STATUS flag.

Serial data coding is binary for unipolar input ranges and offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid on all negativegoing clock edges, permitting serial data to be clocked directly into a receiving register on these edges as shown in Figure 8. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 2. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

## APPLICATIONS

Sample-Hold Amplifier: A sample-hold amplifier (SHA) is normally connected between the analog signal source and AD572 analog input when the analog signal can change by more than $1 / 2$ LSB during conversion. Typical SHA-AD572 interconnections are shown in Figure 9. The STATUS output drives the SHA SAMPLE/HOLD input directly. On receipt of a CONVERT START pulse, the STATUS flag changes from " 1 " to " 0 " causing SHA mode to change from SAMPLE to HOLD. The SHA output voltage $\mathrm{e}_{\mathrm{o}} \mathrm{S}-\mathrm{H}$ is then held constant at the value existing just prior to application of the HOLD command for the complete conversion period. At the end of conversion, the STATUS flag returns to " 1 ", restoring the SHA mode to SAMPLE, and $\mathrm{e}_{\mathrm{o}} \mathrm{S}_{\mathbf{H}}$ again tracks the analog signal voltage $\mathrm{e}_{\text {in }} \mathrm{S}_{\mathrm{H}}$ (after the signal acquisition transient has subsided).


Figure 9. Sample-Hold Amplifier - AD572 Interconnections
Note that the internal (gated) clock is inhibited for the duration of the CONVERT START pulse and does not start running until the termination of this pulse (see timing). This can be used to simplify control signal timing requirements. In the circuit of Figure 9, for example, the CONVERT START signal pulse-width can be extended beyond the aperture delay time of the SHA to assure that $e_{o S H}$ is in steady-state before conversion is initiated. This assures accurate conversion without requiring additional delay timing circuitry. The effect of varying the CONVERT START pulse-width on the conversion timing cycle is shown in Figure 10.


Figure 10. Effect of Convert Start Pulse-Width on Timing


Figure 8. Serial Data Transfer Into Shift Register With Parallel Output to Data Bus

Digital Gain Control: Figure 11 shows a method of varying the AD572 gain digitally, using an 8-bit DAC. The $100 \Omega$ GAIN ADJ potentiometer is replaced by a $15 \Omega$ fixed resistor. This biases full-scale high by approximately $35 \Omega / 20,000 \Omega=$ $+0.18 \%$ of FSR. The AD559 has a large positive compliance voltage which permits its Current Output pin 4 to be connected directly to the AD572 Reference Input pin 27. The AD559 2.5 mA output current is established by the AD580 +2.5V voltage reference connected through a $1 \mathrm{k} \Omega$ resistor to Reference Current Input pin 14 . The 2.5 mA DAC full-scale output current removed from the AD572 pin 27 node changes the pin 27 input current $-2.5 \mathrm{~mA} \times 15 \Omega / 20 \mathrm{k} \Omega=-1.88 \mu \mathrm{~A}$, or $-1.88 \mu \mathrm{~A} / 500 \mu \mathrm{~A}=-0.38 \%$ of FSR ; this permits a digital gain adjustment range of approximately $\pm 0.2 \%$ FSR from nominal.


Figure 11. Digital Gain Control Using 8-Bit DAC

OUTLINE DIMENSIONS PACKAGING SPECIFICATIONS
Dimensions shown in inches and (mm).


## PROCESSING FOR HIGH RELIABILITY

## STANDARD PROCESSING

As part of the standard manufacturing procedure, all models of the AD572 receive the following processing:

## PROCESS

1. Pre-Cap Visual Inspection
2. Stabilization Bake
3. Temperature Cycling
4. Constant Acceleration
5. Seal, Test, Fine and Gross
6. Operating Burn-In

## CONDITIONS

In-House Criteria 24 hours @ $+150^{\circ} \mathrm{C}$
10 cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 5000G

In-House Criteria
24 hours @ $+125^{\circ} \mathrm{C}$

## PROCESSING TO MIL-STD-883

All models ordered to the requirements of MIL-STD-883, Method 5004, Class B are identified with a $/ 883$ suffix, and receive the following processing.

1. Pre-Cap Visual Inspection
2. Stabilization Bake
3. Temperature Cycling
4. Constant Acceleration
5. Seal Test, Fine and Gross
6. Operating Burn-In
7. Final Electrical Testing
8. External Visual Inspection

2010, Test Condition B
1008, 24 hours @ $+150^{\circ} \mathrm{C}$
1010, Test Condition C, 10 cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
2001, Y 1 plane, 5000G
1014, Test Condition A and C
1015, Test Condition B, 160 hours @ $+125^{\circ} \mathrm{C}$
Performed at max and min operating temperatures
2009

## AD572 ORDERING GUIDE

| Model | Specification Temp Range | Max <br> Gain T.C. | Max <br> Reference T.C. | Guaranteed Temp Range No Missing Codes |
| :---: | :---: | :---: | :---: | :---: |
| AD572AD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 0 to $+70^{\circ} \mathrm{C}$ |
| AD572BD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 10 \mathrm{ppm} / /^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD572SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\begin{aligned} & \pm 15 \mathrm{ppm} / /^{\circ} \mathrm{C}\left(-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right) \\ & \pm 25 \mathrm{ppm} / /^{\circ} \mathrm{C}\left(-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\right) \end{aligned}$ | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD572BD/ <br> AD572SD/ | $\left.\begin{array}{c} 383 \mathrm{~B} \\ 383 \mathrm{~B} \end{array}\right\} \text { Meet all spec }$ | fications after processing to the | quirements of | $\text { L-STD-883, Method } 500$ |

NOTE: D suffix = Dual-In-Line package designator.

## Fast, Complete 12-Bit A/D Converter with Microprocessor Interface

## A0514

FEATURES<br>Complete 12-Bit A/D Converter with Reference and Clock<br>Full 8- or 16-Bit Microprocessor Bus Interface<br>Guaranteed Linearity Over Temperature<br>0 to $+70^{\circ} \mathrm{C}$ - AD574J, K, L<br>$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}-\mathrm{AD} 574 \mathrm{~S}, \mathrm{~T}, \mathrm{U}$<br>No Missing Codes Over Temperature<br>Fast Successive Approximation Conversion-25 s<br>Buried Zener Reference for Long-Term Stability and Low Gain T.C. $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max AD574L<br>$12.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max AD574U<br>Low Profile 28-Pin Ceramic DIP<br>Low Power: 450mW<br>Low Cost

## PRODUCT DESCRIPTION

The AD574 is a complete 12-bit successive-approximation analog-to-digital converter with 3 -state output buffer circuitry for direct interface to an 8 -, 12- or 16 -bit microprocessor bus. The AD574 design is implemented with two LSI chips each containing both analog and digital circuitry, resulting in the maximum performance and flexibility at the lowest cost.

One chip is the high performance AD565 12-bit DAC and voltage reference. It contains the high speed current output switching circuitry, laser-trimmed thin film resistor network, low T.C. buried zener reference and the precision input scaling and bipolar offset resistors. This chip is laser-trimmed at the wafer stage (LWT) to adjust ladder network linearity, voltage reference tolerance and temperature coefficient, and the calibration accuracy of input scaling and bipolar offset resistors.

The second chip uses the newly-developed LCI (linear-compatible integrated injection logic) process to provide the lowpower $I^{2} L$ successive-approximation register, converter control circuitry, clock, bus interface, and the high performance latching comparator. The precision, low-drift comparator is adjusted for initial input offset error at the wafer stage by the "zener-zap" technique which trims the comparator input stage to $1 / 10$ LSB typical error. This form of trimming, while cumbersome for complex ladder networks, is an attractive alternative to thin film resistor trimming for a simple offset adjustment and eliminates the need for thin film processing for this portion of the circuitry.

The AD574 is available in six different grades. The AD574J, K, and $L$ grades are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. The AD574S, T, and $U$ are specified for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range. All grades are packaged in a low-profile, 0.600 inch wide, 28 -pin hermetically-sealed ceramic DIP.


## PRODUCT HIGHLIGHTS

1. The AD574 interfaces to most popular microprocessors with an 8 -, 12 -, or 16 -bit bus without external buffers or peripheral interface controllers. Multiple-mode three-state output buffers connect directly to the data bus while the read and convert commands are taken from the control bus. The 12 -bits of output data can be read either as one 12 -bit word or as two 8 -bit bytes (one with 8 data bits, the other with 4 data bits and 4 trailing zeros).
2. The AD574 will also operate equally well in a self-cycling, stand alone mode and can perform conversions and latch data into an external latch at a 40 kHz sample rate.
3. The precision, laser-trimmed scaling and bipolar offset resistors provide four calibrated ranges, 0 to +10 and 0 to +20 volts unipolar, or -5 to +5 and -10 to +10 volts bipolar. Typical bipolar offset and full scale calibration of $\pm 0.1 \%$ can be trimmed to zero with one external component each.
4. The internal buried zener reference is trimmed to $\mathbf{1 0 . 0 0}$ volts with a $1 \%$ maximum error and $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typical T.C. The reference is available externally and can drive up to 1.5 mA beyond that required for the reference and bipolar offset resistors.
5. The two-chip construction renders the AD574 inherently more reliable than hybrid multi-chip designs. All three military grades have guaranteed linearity error over the full $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and are especially recommended for high performance needs in harsh environments. These units are available fully processed to MIL-STD-883B, Level B.

DC AND TRANSFER ACCURACY SPECIFICATIONS


[^51]

[^52]
## DIGITAL CHARACTERISTICS

## ALL GRADES

(See Page 10-42 for Detailed Timing Specifications)
LOGIC INPUTS (Not including $12 / \overline{8}$, which must be hard-wired to $V_{\text {LOGIC }}$ or DIGITAL COMMON)
$4.5 \mathrm{~V} \leqslant \mathrm{~V}_{\text {LOGIC }} \leqslant 5.5 \mathrm{~V}$
Input Threshhold $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ Logic "1" Logic "0"
Input Current
$\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$
Logic " 1 "
Logic " 0 "

## LOGIC OUTPUTS

$\mathrm{T}_{\min }$ to $\mathrm{T}_{\text {max }}$
Bit Outputs and STS Output Sink Current
( $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ max )
Output Source Current ( $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ min)
Output Leakage when in High Impedance State
OUTPUT CODING
Unipolar
Bipolar

## CONVERSION TIME

## MINIMUM START PULSE WIDTH

| AT CE (Pin 6) (Positive) | 300 ns |
| :--- | :--- |
| AT $\overline{C S}($ Pin 3) (Negative) | 500 ns |
| AT R/C (Pin 5) (Negative) | 400 ns |

## ABSOLUTE MAXIMUM RATINGS

(Specifications apply to all grades, except where noted)
$V_{C C}$ to Digital Common . . . . . . . . . . . . . . . . . 0 to +16.5 V
$V_{D D}$ to Digital Common. . . . . . . . . . . . . . . . . . 0 to - 16.5 V
VLOGIC to Digital Common. . .. . . . . . . . . . . . . . . 0 to +7V
Analog Common to Digital Common. . . . . . . . . . . . . . . $\pm 1 \mathrm{~V}$
Control Inputs ( $\mathrm{CE}, \overline{\mathrm{CS}}, \mathrm{A}_{\mathrm{O}}, 12 / \overline{8}, \dot{\mathrm{R}} / \overline{\mathrm{C}}$ ) to
Digital Common. . . -0.5 V to $\mathrm{V}_{\text {LOGIC }}+0.5 \mathrm{~V}$
Analog Inputs (REF IN, BIP OFF, $10 \mathrm{~V}_{\text {IN }}$ ) to
Analog Common. . . . . . . . . . . . $\pm 16.5 \mathrm{~V}$
$20 \mathrm{~V}_{\text {IN }}$ to Analog Common. . . . . . . . . . . . . . . . . . . . $\pm 24 \mathrm{~V}$
REF OUT . . . . . . . . . . . . . . . . Indefinite short to common Momentary short to $\mathrm{V}_{\mathbf{C C}}$
Chip Temperature (J, K, L grades) . . . . . . . . . . . . . $100^{\circ} \mathrm{C}$
(S, T, U grades) . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . .1000mW
Lead Temperature, Soldering. . . . . . . . . . . . . $300^{\circ} \mathrm{C}$, 10 sec.
Storage Temperature . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Thermal Resistance, $\theta_{\mathrm{JA}}, \ldots . . . . . . . . . . . . .60^{\circ} \mathrm{C} / \mathrm{W}$

## MIL-STD-883

The rigors of the military/aerospace environment temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD574, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the chip from hazardous environments. To further insure reliability, the AD574 is offered with $100 \%$ screening to MIL-STD-883B, method 5004.

Table I details the test procedures of MIL-STD-883. Analog Devices subjects each part ordered with 883 B screening to these tests on a $100 \%$ basis.

TABLE I

| TEST | METHOD |
| :--- | :--- |
| 1) Internal Visual <br> (Pre cap) | 2010, Test Condition B |
| 2) Stabilization Bake | Method 1008,24 hours @ $+150^{\circ} \mathrm{C}$ |
| 3) Temperature Cycling | Method 1010, Test Condition C, <br> 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| 4) Constant Acceleration | Method 2001, Test Condition E, <br> Y1 plane, 30kg |
| 5) Seal, Fine and Gross | Method 1014, Test Condition B <br> and C <br> 6) Burn-in Test |
| 7) Final Electrical Tests | Method 1015, Test Condition B, <br> 160 hours @ $+125^{\circ} \mathrm{C}$ |
| 8) External Visual | Performed $100 \%$ to all min and <br> max specifications on data pages |



Figure 1. AD574 Block Diagram and Pin Configuration

## THE AD574 OFFERS GUARANTEED MAXIMUM LINEARITY ERROR OVER THE FULL OPERATING TEMPERATURE RANGE

## DEFINITIONS OF SPECIFICATIONS

## NONLINEARITY ERROR

Nonlinearity error refers to the deviation of each individual code from a line drawn from "zero" through "full scale". The point used as "zero" occurs $1 / 2 \mathrm{LSB}$ ( 1.22 mV for 10 volt span) before the first code transition (all zeros to only the LSB "on"). "Full scale" is defined as a level $11 / 2 \mathrm{LSB}$ beyond the last code transition (to all ones). The deviation of a code from the true straight line is measured from the middle of each particular code.

The AD574K, L, T, and U grades are guaranteed for maximum nonlinearity error of $\pm 1 / 2$ LSB over their respective temperature ranges. For these grades, this means that an analog value which falls exactly in the center of a given code width will result in the correct digital output code. Values nearer the upper or lower transition of the code width may produce the next upper or lower digital output code. The AD574J and S grades are guaranteed to $\pm 1 \mathrm{LSB}$ max error over their respective temperature ranges. For these grades, an analog value which falls within a given code width will result in either the correct code for that region or either adjacent one.

## DIFFERENTIAL LINEARITY ERROR (NO MISSING CODES)

A specification which guarantees no missing codes requires that every code combination appear in a monotonic increasing sequence as the analog input level is increased. Thus every code must have a finite width. (In actual practice, our test systems limit minimum code width to 1/4LSB.) For the AD574K, L, T , and U grades, which guarantee no missing codes to 12-bit resolution, all 4096 codes must be present over the entire operating temperature ranges. The AD574J and S grades guarantee no missing codes to 11-bit resolution over temperature; this means that all code combinations of the upper 11 bits must be present; in practice very few of the 12 -bit codes are missing.

## UNIPOLAR OFFSET

The first transition should occur at a level 1/2LSB above analog common. Unipolar offset is defined as the deviation of the actual transition from that point. This offset can be adjusted as discussed on the following two pages. The unipolar offset temperature coefficient specifies the maximum change of the transition point over temperature, with or without external adjustment.
BIPOLAR OFFSET
Similarly, in the bipolar mode, the major carry transition (0111 11111111 to 100000000000 ) should occur for
an analog value $1 / 2$ LSB below analog common. The bipolar offset error and temperature coefficient specify the initial deviation and maximum change in the error over temperature.

## FULL SCALE CALIBRATION ERROR

The last transition (from 111111111110 to 11111111 1111) should occur for an analog value $11 / 2$ LSB below the nominal full scale ( 9.9963 volts for 10.000 volts full scale). The full scale calibration error is the deviation of the actual level at the last transition from the ideal level. This error, which is typically 0.05 to $0.1 \%$ of full scale, can be trimmed out as shown in Figure 5. The full scale calibration error over temperature is given with and without the initial error trimmed out. The temperature coefficients for each grade indicate the maximum change in the full scale gain from the initial value using the internal 10 volt reference.

## POWER SUPPLY REJECTION

The standard specifications for the AD574 assume use of +5.00 and $\pm 15.00$ volt supplies. The only effect of power supply error on the performance of the device will be a small change in the full scale calibration. This will result in a linear change in all lower order codes. The specifications show the maximum change in calibration from the initial value with the supplies at the various limits.

## CODE WIDTH

A fundamental quantity for $A / D$ converter specifications is the code width. This is defined as the range of analog input values for which a given digital output code will occur. The nominal value of a code width is equivalent to 1 least significant bit (LSB) of the full scale range or 2.44 mV out of 10 volts for a 12-bit ADC.

## OUTLINE DIMENSIONS

Dimensions shown in inches and ( mm ).


Figure 2. 28 Lead Dual-in-Line Package

## AD574 ORDERING GUIDE

| MODEL | TEMP RANGE | LINEARITY ERROR $\operatorname{MAX}\left(T_{\min } \text { to } T_{\max }\right)$ | RESOLUTION NO MISSING CODES ( $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ ) | MAX <br> FULL SCALE <br> T.C. $\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| AD574JD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ | 11 Bits | 50.0 |
| AD574KD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | 12 Bits | 27.0 |
| AD574LD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | 12 Bits | 10.0 |
| AD574SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ | 11 Bits | 50.0 |
| AD574TD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ |  |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ | 12 Bits | 25.0 |
| AD574UD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ |  |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ | 12 Bits | 12.5 |

## CIRCUIT OPERATION

The AD574 is a complete 12 -bit A/D converter which requires no external components to provide the complete successiveapproximation analog-to-digital conversion function. A block diagram of the AD574 is shown in Figure 3. The device consists of two chips, one containing the precision 12-bit DAC with voltage reference, the other containing the comparator, successive-approximation register, clock, output buffers and control circuitry.
When the control section is commanded to initiate a conversion (as described later), it then enables the clock and resets the successive-approximation register (SAR) to all zeros. (Once a conversion cycle has begun, it cannot be stopped or re-started and data is not available from the output buffers). The SAR, timed by the clock, will then sequence through the conversion cycle and return an end-of-convert flag to the control section. The control section will then disable the clock, bring the output status flag low, and enable control functions to allow data read functions by external command.

During the conversion cycle, the internal 12-bit current output DAC is sequenced by the SAR from the most-significant-bit (MSB) to least-significant-bit (LSB) to provide an output current which accurately balances the input signal current through the $5 \mathrm{k} \Omega$ (or $10 \mathrm{k} \Omega$ ) input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12-bit binary code which accurateiy represents the input signal to within $\pm 1 / 2$ LSB.
The temperature-compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to 10.00 volts $\pm 1 \%$; it is buffered and can supply up to 1.5 mA to an external load in addition to that required to drive the reference input resistor $(0.5 \mathrm{~mA})$ and bipolar offset resistor ( 1 mA ). The thin film application resistors are trimmed to match the full scale output current of the DAC. There are two $5 \mathrm{k} \Omega$ input scaling resistors to allow either a 10 volt or 20 volt span. The $10 \mathrm{k} \Omega$ bipolar offset resistor is grounded for unipolar operation or connected to the 10 volt reference for bipolar operation. (Details of full scale and offset trimming are given on the next page.)


Figure 3. Block Diagram of AD574 12 bit A-to-D Converter

## CONTROL FUNCTIONS

There are two sets of control pins on the AD574, the general control inputs ( $\mathrm{CE}, \overline{\mathrm{CS}}$, and $\mathrm{R} / \overline{\mathrm{C}}$ ), and the internal register control inputs ( $12 / \overline{8}$ and $\mathrm{A}_{\mathrm{O}}$ ). The general control pins function similarly to those on most A/D converters, performing device timing, addressing, cycle initiation and read enable functions. The internal register control inputs, which are not found on most A/D converters, select output data format and conversion cycle length.
The two major control functions, convert start and read enable, are controlled by CE, $\overline{\mathrm{CS}}, \mathrm{R} / \overline{\mathrm{C}}$. Although all three inputs must be in the correct state to perform the function (for convert start, $\mathrm{CE}=1, \overline{\mathrm{CS}}=0, \mathrm{R} / \overline{\mathrm{C}}=0$; for read enable, $\mathrm{CE}=1, \overline{\mathrm{CS}}=0, \mathrm{R} / \overline{\mathrm{C}}=1$ ), the sequence does not matter. For large systems, typically microprocessor controlled, standard operation for convert start would be to first set $\mathrm{R} / \overline{\mathrm{C}}=0$ (from $\mathrm{R} / \overline{\mathrm{W}}$ line); address the chip. with $\overline{\mathrm{CS}}=0$, then apply a positive start pulse to CE. A read would be done similarly but with $\mathrm{R} / \overline{\mathrm{C}}=1$.
For a much simpler stand-alone operation, CE can be wired high, $\overline{\mathrm{CS}}$ wired low, and $\mathrm{R} / \overline{\mathrm{C}}$ toggled as needed to initiate conversion. In this mode, a 400 ns negative pulse will initiate conversion, and the data will automatically appear at the end of conversion. Alternatively, the R/ $\overline{\mathbf{C}}$ input can be brought low to start conversion, then brought high at any time later (after completion of conversion) to enable the data output lines. Many combinations of the above can be implemented by proper manipulation of the three control lines. Exact timing of these functions is shown.
The $\mathrm{A}_{\mathrm{O}}$ (byte select) and $12 / \overline{8}$ (data format) inputs work together to control the output data and conversion cycle. In almost all situations $12 / 8$ is hard-wired high or low, to $V_{\text {LOGIC }}$ or Digital Common. If it is wired high, all 12 data lines will be enabled when the read function is called by the general control inputs. For an 8 -bit bus interface, $12 / \overline{8}$ will be wired low. In this mode, only the 8 upper bits or the 4 lower bits can be enabled at once, as addressed by $\mathrm{A}_{0}$. For these applications, the 4LSB's (pins 16-19) should be hard-wired to the 4MSB's (pins 24-27). Thus, during a read, when $A_{O}$ is low the upper 8 bits are enabled and present data on pins 20 through 27. When $A_{0}$ goes high, the upper 8 data bits are disabled, the 4LSB's then present data to pins 24 to 27 , and the 4 middle bits are overridden so that zeros are presented to pins 20 and 23.
The $A_{O}$ input performs an additional function of controlling conversion length. If $A_{O}$ is held low prior to cycle initiation, a full 12 -bit cycle in about $25 \mu$ s will result; if $A_{O}$ is held high prior to cycle initiation a shortened 8 -bit cycle in about $16 \mu \mathrm{~s}$ will result. The $\mathrm{A}_{\mathrm{O}}$ line must be set prior to cycle initiation and held in the desired position at least until STS goes high. Thus, for microprocessor interface applications, the $\mathbf{A}_{\mathbf{O}}$ line must be properly controlled during both the convert start and read functions.
The STS or status line goes high at the initiation of the conversion cycle and will go low when the cycle is complete.

## UNIPOLAR RANGE CONNECTIONS FOR THE AD574

The AD574 contains all the active components required to perform a complete 12 -bit A/D conversion. Thus, for most situations, all that is necessary is connection of the power supplies ( $+5,+15$, and -15 volts), the analog input, and the conversion initiation command, as discussed on the next page. Analog input connections and calibration are easily accomplished; the unipolar operating mode is shown in Figure 4.
All of the thin film application resistors of the AD574 are trimmed for absolute calibration. Therefore, in many applications, no calibration trimming will be required. The absolute accuracy for each grade is given in the specification tables. For example, if no trims are used, the AD574K guarantees $\pm 1$ LSB max zero offset error and $\pm 0.3 \%$ ( 12 LSB) max full scale error. (Typical full scale error is $\pm 2$ LSB.) If the offset trim is not required, pin 12 can be connected directly to pin 9; the two resistors and trimmer for pin 12 are then not needed. If the full scale trim is not needed, a $50 \Omega \pm 1 \%$ resistor should be connected between pin 8 and pin 10.

The analog input is connected between pin 13 and pin 9 for a 0 to +10 V input range, between 14 and pin 9 for a 0 to +20 V input range. The AD574 easily accommodates an input signal beyond the +15 V supply. For the 10 volt span input, the LSB has a nominal value of 2.44 mV , for the 20 volt span, 4.88 mV . If a 10.24 V range is desired (nominal $2.5 \mathrm{mV} / \mathrm{bit}$ ), the gain trimmer (R2) should be replaced by a $50 \Omega$ resistor, and a $200 \Omega$ trimmer inserted in series with the analog input to pin 13 (for a full scale range of $20.48 \mathrm{~V}(5 \mathrm{mV} / \mathrm{bit})$, use a $500 \Omega$ trimmer into pin 14.) The gain trim described below is now done with these trimmers. The nominal input impedance into pin 13 is $5 \mathrm{k} \Omega$, and $10 \mathrm{k} \Omega$ into pin 14.


Figure 4. Unipolar Input Connections

## UNIPOLAR CALIBRATION

The AD574 is intended to have a nominal 1/2LSB offset so that the exact analog input for a given code will be in the middle of that code (halfway between the transitions to the codes above and below it). Thus, when properly calibrated, the first transition (from 000000000000 to 000000000001 ) will occur for an input level of $+1 / 2 \mathrm{LSB}$ ( 1.22 mV for 10 V range).

If pin 12 is connected to pin 9 , the unit typically will behave in this manner, within specifications. If the offset trim (R1) is used, it should be trimmed as above, although a different offset can be set for a particular system requirement. This circuit will give approximately $\pm 15 \mathrm{mV}$ of offset trim range.
The full scale trim is done by applying a signal $11 / 2$ LSB below the nominal full scale ( 9.9963 for a 10 V range). Trim R2 to give the last transition (1111 11111110 to 11111111 1111).

## BIPOLAR OPERATION

The connections for bipolar ranges are shown in Figure 5. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient, one or both of the trimmers shown can be replaced by a $50 \Omega \pm 1 \%$ fixed resistor. The analog input is applied as for the unipolar ranges. Bipolar calibration is similar to unipolar calibration. First, a signal $1 / 2 \mathrm{LSB}$ above negative full scale ( -4.9988 V for the $\pm 5 \mathrm{~V}$ range) is applied, and R1 is trimmed to give the first transition ( 000000000000 to 000000000001 ). Then, a signal is $11 / 2 \mathrm{LSB}$ below positive full scale ( +4.9963 V for the $\pm 5 \mathrm{~V}$ range) is applied and R 2 trimmed to give the last transition ( 11111111.1110 to 11111111 1111).


Figure 5. Bipolar Input Connections

## GROUNDING CONSIDERATIONS

The analog common at pin 9 is the ground reference point for the internal reference and is thus the "high quality" ground for the AD574; it should be connected directly to the analog reference point of the system. In order to achieve all of the high accuracy performance available from the AD5 74 in an environment of high digital noise content, it is recommended that the analog and digital commons be connected together at the package. In some situations, the digital common at pin 15 can be connected to the most convenient ground reference point; analog power return is preferred. If digital common contains high frequency noise beyond 200 mV , this noise may feed through the converter, so that some caution will be required.

## FULL CONTROL INTERFACE

The AD574 has a versatile set of control functions which will allow interface to a wide variety of microprocessor types as well as much simpler data acquisition systems, and even stand alone applications. It would be impossible to cover all of the potential AD574 control interface situations, but discussion of the two possible extreme situations and their timing will allow extension of the control concepts to most other applications.

## STANDARD FULL CONTROL INTERFACE

The timing for the standard full control interface is shown in Figure 6. In this operating mode, $\overline{\mathbf{C S}}$ is used as the address input which selects the particular device, $R / \overline{\mathrm{C}}$ selects between the read data and start conversion functions, and CE is used to time the actual functions.


Figure 6.
The left side of the figure shows the conversion start control. $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{C}}$ are brought low (their sequence does not matter), then the start pulse is applied to CE. The timing diagram shows a time delay for $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{C}}$ prior to the start pulse at CE. If less time than this is allowed, the conversion will still be started, but an appropriately longer pulse will be needed at CE. However, if the hold times for $\overline{\mathbf{C S}}$ and $\mathrm{R} / \overline{\mathrm{C}}$ after the rising edge of the start pulse at CE are not followed, the conversion may not be initiated.
The $A_{O}$ line determines the conversion cycle length, and must be selected prior to conversion initiation. If $A_{O}$ is low, a 12-bit cycle results; if $\mathrm{A}_{\mathrm{O}}$ is high, an 8 -bit short cycle results. Minimum set-up and hold times are shown. The status line goes high to indicate conversion in progress. The analog input signal is allowed to vary until the STS goes high. It must then be held steady until STS again goes low at the end of conversion.
The data read function operates in a similar fashion except that $R / \bar{C}$ is now held high. The data is stored in the output register and can be recalled at will until a new conversion cycle is commanded. In addition, if the converter is arranged in the 8 -bit data mode, the $A_{O}$ line now functions as the byte select address, with set-up and hold times as shown. With $\mathrm{A}_{\mathrm{O}}$ low, pins 20 to 27 (DB4-11) come out of three-state and present data. With $A_{0}$ high, pins 16-19 (DB0-3) come out of threestate with data and pins 20-23 present active trailing zeros. In the 8 -bit mode pins $16-19$ will be hard-wired directly to pins 24-27 for direct two-byte loading onto an 8 -bit bus. There are two delay times for the data lines after CE is brought low: $\mathrm{t}_{\mathrm{HD}}$ is the delay until data is no longer valid; $\mathrm{t}_{\mathrm{HL}}$ is the delay until the outputs are fully into the high impedance state.

| TIMING SPECIFICATIONS |  |  |  |
| :--- | :--- | :--- | :--- | - FULL CONTROL MODE

## STAND ALONE OPERATION

For simpler control functions, the AD574 can be controlled with just $\mathrm{R} / \overline{\mathrm{C}}$. In this case, CE is wired high, $\overline{\mathrm{CS}}$ low, $12 / \overline{8}$ high, and $A_{0}$ low. There are two ways of cycling the device with this simple hook-up. If a negative pulse is used to initiate conversion as in Figure 7, the converter will automatically bring the 12 data lines out of three-state at the end of conversion. The data will remain valid on the output lines until another pulse is applied.


Figure 7.


Figure 8.
If the conversion is initiated by a high pulse as shown in Figure 8, the data lines are held in three-state at the end of conversion until $\mathrm{R} / \overline{\mathrm{C}}$ is brought high. The next conversion cycle is initiated when $R / \bar{C}$ goes low, the data from the previous cycle will remain valid for the time $t_{H D R}$. An alternative to the above is to toggle $R / \bar{C}$ as needed to initiate a new cycle on read data. Data will appear when $R / \overline{\mathrm{C}}$ is brought high, a new cycle is initiated when $\mathrm{R} / \overline{\mathrm{C}}$ goes low.

TIMING SPECIFICATIONS - STAND ALONE MODE

|  |  |  |
| :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{HRL}}$ | 400ns $\min$ |  |
| $\mathrm{t}_{\mathrm{DS}}$ | $500 \mathrm{~ns} \max$ |  |
| $\mathrm{t}_{\mathrm{HDR}}$ | $300 \mathrm{~ns} \max$ |  |
| $\mathrm{t}_{\mathrm{HS}}$ | $-100 \mathrm{~ns} \min$ | $+200 \mathrm{~ns} \max$ |
| $\mathrm{t}_{\mathrm{HRH}}$ | $150 \mathrm{~ns} \min$ |  |
| $\mathrm{t}_{\mathrm{DDR}}$ | $350 \mathrm{~ns} \max$ |  |
| $\mathrm{t}_{\mathrm{C}}(12$ bit convert $) 15-35 \mu \mathrm{~s}$ |  |  |
| $\mathrm{t}_{\mathrm{C}}(8$ bit convert $) 10-20 \mu \mathrm{~s}$ |  |  |

# Very Fast, Complete 12-Bit A/D Converter 

## PRELIMINARY TECHNICAL DATA FEATURES

## Performance

Complete 12-Bit A/D Converter with Reference and Clock Fast Successive Approximation Conversion: $4 \mu \mathrm{~s}$
Buried Zener Reference for Long Term Stability and Low Gain T.C.: $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
Max Nonlinearity: $\pm \mathbf{0 . 0 1 2 \%}$
Low Power: 775mW
" $Z$ " Models for $\pm 12 V$ Supplies
Hermetic Package Available
Versatility
Positive-True Parallel or Serial Logic Outputs Short Cycle Capability
Precision +10V Reference for External Applications
Adjustable Internal Clock

## PRODUCT DESCRIPTION

The AD578 is a high speed 12-bit successive approximation analog-to-digital converter that includes an internal clock, reference and comparator. Its hybrid IC design utilizes MSI digital and linear monolithic chips in conjunction with a 12 -bit monolithic DAC to provide modular performance and versatility with IC size, price and reliability.
Important performance characteristics of the AD5 78 include a maximum linearity error at $+25^{\circ} \mathrm{C}$ of $0.012 \%$, maximum gain temperature coefficient of $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical power dissipation of 775 mW and maximum conversion time of $4 \mu \mathrm{~s}$.
The fast conversion speeds of $4 \mu \mathrm{~s}$ (K grade) and $6 \mu \mathrm{~s}$ (J, S grades) makes the AD578 an excellent choice in a variety of applications where system throughput rates from 166 kHz to 250 kHz are required. In addition, it may be short cycled to obtain faster conversion speeds at lower resolutions.
The design of the AD5 78 includes scaling resistors that provide analog input signal ranges of $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}, 0$ to +10 V or 0 to +20 V . Adding flexibility and value is the +10 V precision reference which can be used for external applications.
The AD578 is available in three different versions. The AD578J and K grades are specified for a guaranteed maximum linearity error of $\pm 3 / 4 \mathrm{LSB}$ over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. The $S$ grade is guaranteed for $\pm 3 / 4 \mathrm{LSB}$ linearity error over $-25^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, and $\pm 2 \mathrm{LSB}$ 's over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. All commercial grade versions (J and K ) are packaged in a $32-\mathrm{pin}$, epoxy sealed, ceramic DIP and the MIL version (S grade) in a solder sealed, hermetic, ceramic DIP.

## PRODUCT HIGHLIGHTS

1. The AD578 is a complete 12 -bit $\mathrm{A} / \mathrm{D}$ converter. No external components are required to perform a conversion.

2. The fast conversion rate of the AD578 makes it an excellent choice for high speed data acquisition and digital audio processing applications.
3. The internal buried zener reference is laser trimmed to $10.00 \mathrm{~V} \pm 0.1 \%$ and $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typical T.C. The reference is available externally and can drive up to 1 mA loads.
4. The scaling resistors are included on the monolithic DAC for exceptional thermal tracking.
5. Short cycle and external clock capabilities are provided for applications requiring faster conversion speeds and/or lower resolutions.


Figure 1. AD578 Functional Diagram and Pinout

SPECIFICATIONS
(typical @ $+25^{\circ} \mathrm{C}$; $\pm 15 \mathrm{~V}$, and +5 V unless otherwise noted).

| Model | AD578J | AD578K | AD578S |
| :---: | :---: | :---: | :---: |
| RESOLUTION | 12 Bits | * | * |
| ANALOG INPUTS |  |  |  |
| Voltage Ranges |  |  |  |
| Bipolar | $\pm 5.0 \mathrm{~V}, \pm 10 \mathrm{~V}$ | * | * - |
| Unipolar | 0 to $+10 \mathrm{~V}, 0$ to +20 V | * | * |
| Input Impedance |  |  |  |
| 0 to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ | $5 \mathrm{k} \Omega$ | * | * |
| $\pm 10 \mathrm{~V}, 0$ to +20 V | $10 \mathrm{k} \Omega$ | * | * |
| DIGITAL INPUTS |  |  |  |
| Convert Command ${ }^{1}$ | 1 1TTL Load | * - | * |
| Clock Input | 1TTL Load | * | * |
| TRANSFER CHARACTERISTICS |  |  |  |
| Gain Error ${ }^{2,3}$ | $\pm 0.1 \%$ FSR, $\pm 0.4 \%$ FSR max | * |  |
| Unipolar Offset ${ }^{3}$ | $\pm 0.1 \%$ FSR, $\pm 0.6 \%$ FSR max | * | * . |
| Bipolar Offset ${ }^{\text {3,4 }}$ | $\pm 0.1 \%$ FSR, $\pm 0.5 \%$ FSR max | * . | * . |
| Linearity Error |  |  |  |
| $+25^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB max | * | * |
| 0 to $+70^{\circ} \mathrm{C}$ | $\pm 3 / 4$ LSB $_{\text {max }}$ | * |  |
| $-25^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | $\pm 3 / 4$ LSB max |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | $\pm 2$ LSB max |


| DIFFERENTIAL LINEARITY ERROR (Minimum resolution for which no missing codes are guaranteed) $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+100^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 12 Bits 12 Bits | * | 12 Bits <br> 11 Bits |
| :---: | :---: | :---: | :---: |
| POWER SUPPLY SENSITIVITY |  |  |  |
| +15V $\pm 10 \%$ | $3 \mathrm{ppm} / \% \Delta \mathrm{~V}_{\text {S }}$ typ | * | * |
|  | $10 \mathrm{ppm} / \% \Delta \mathrm{~V}_{\text {S }}$ max | * . | * |
| $-15 \mathrm{~V} \pm 10 \%$ | $15 \mathrm{ppm} / \% \Delta \mathrm{~V}_{\text {S }}$ typ | * | * |
|  | $25 \mathrm{ppm} / \% \Delta \mathrm{~V}_{\text {S }}$ max | * | * |
| +5V $\pm 10 \%$ | 2ppm/\% $\Delta_{\text {V }}$ S typ | * | * |
|  | $10 \mathrm{ppm} / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max | * | * |
| TEMPERATURE COEFFICIENTS |  |  |  |
| Gain | $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ | * | * |
|  | $\pm 30 \mathrm{ppm} / /^{\circ} \mathrm{C}$ max | * | * |
| Unipolar Offset | $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ | * ${ }^{\circ}$ | * |
|  | $\pm 10 \mathrm{ppm} / /^{\circ} \mathrm{C}$ max | $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| Bipolar Offset | $\pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ | * | * |
|  | $\pm 20 \mathrm{ppm} / /^{\circ} \mathrm{C}$ max | $\pm 15 \mathrm{ppm} / /^{\circ} \mathrm{C}$ max | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| Differential Linearity | $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ | , | * |
| CONVERSION TIME ${ }^{5}$ | $6.0 \mu \mathrm{~s}$ | $4.0 \mu \mathrm{~s}$ | $6 \mu \mathrm{~s}$ |
| PARALLEL OUTPUTS |  |  |  |
| Unipolar Code | Binary | * | * |
| Bipolar Code | Offset Binary/Two's Complement | * | * |
| Output Drive | 5TTL Loảds | * | * |
| SERIAL OUTPUTS (NRZ FORMAT) |  |  |  |
| Unipolar Code | Binary/Complementary Binary | * | 4 |
| Bipolar Code | Offset Binary/Comp. Offset Binary | * | * |
| Output Drive |  |  |  |
| END OF CONVERSION (EOC) Output Drive | Logic " 1 " During Conversion 8TTL Loads | * | * |
| INTERNAL CLOCK ${ }^{6}$ |  |  |  |
| INTERNAL REFERENCE |  |  |  |
| Voltage | $10.000 \pm 10 \mathrm{mV}$ | * | * |
| External Current | $\pm 1 \mathrm{~mA}$ max | * | * |
| POWER SUPPLY REQUIREMENTS ${ }^{7}$ <br> Voltages/Currents |  |  |  |
|  |  |  |  |
| +15V $\pm 10 \%$ | 3 mA typ, 8 mA max | * | * |
| -15V $\pm 10 \%$ | 22 mA typ, 35 mA max | * - | * |
| + $5 \mathrm{~V} \pm 10 \%$ | 80 mA typ, 110 mA max | * | * |
| Power Dissipation | 775mW typ | * | * |
| TEMPERATURE RANGE |  |  |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * |  |

## NOTES

${ }^{1}$ Positive pulse 200 ns wide $(\min )$ leading edge $(0$ to 1 ) resets outputs. Trailing edge
initiates conversion.
${ }^{2}$ With $50 \Omega, 1 \%$ fixed resistor in place of gain adjust potentiometer.
${ }^{3}$ Adjustable to zero.
${ }^{4}$ With 50ת, 1\% resistor between Ref Out and Bipolar Offset (Pins 24 \& 26).
${ }^{5}$ Specifications guaranteed at conversion time listed. To obrain $4 \mu \mathrm{~s}$ conversion time for the AD578K, connect a 2 k resistor between pins 17 and 18 or use en external clock.
${ }^{6}$ Externally adjustable by a resistor or capacitor.
${ }^{7}$ AD578Z grade available, $\pm 12 \mathrm{~V} \pm 5 \%$.
-Specifications same as AD578J.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


Figure 2. Timing Diagram (Binary Code 110101011001)


Figure 3. Unipolar Input Connections


Figure 4. Bipolar input Connections.

## 12-Bit Successive Approximation High Accuracy A/D Converter

## PRELIMINARY TECHNICAL DATA

FEATURES<br>True 12-Bit Operation: $\pm 1 / 2$ LSB max Nonlinearity<br>Totally Adjustment-Free<br>Guaranteed No Missing Codes Over the Specified Temperature Range<br>Hermetically-Sealed Package<br>Standard Temperature Range: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$<br>Military Temperature Range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$<br>MIL-STD-883 Processing Available<br>Serial and Parallel Outputs<br>Monolithic DAC with Scaling Resistors for Stability<br>Low Chip Count for High Reliability<br>Industry Standard Pin Out<br>Small 24-Pin DIP

## GENERAL DESCRIPTION

The AD5200 series devices are 12-bit successive approximation analog-to-digital converters. The hybrid design utilizes MSI digital, linear monolithic chips and active laser trimming of high-stability thin-film resistors to provide a totally adjustment free converter-no potentiometers are required for calibration.
The innovative design of the AD5200 series devices incorporates a monolithic 12 -bit feedback DAC for reduced chip count and higher reliability. The exceptional temperature coefficients of the monolithic DAC guarantees $\pm 1 / 2 \mathrm{LSB}$ linearity over the entire operating temperature range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for the commercial grade and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the military grade.
The AD5200 series converters are available in 2 input voltage ranges: $\pm 5 \mathrm{~V}$ (AD5201/AD5204) and $\pm 10 \mathrm{~V}$ (AD5202/AD5205). The converters are available either complete with an internal buried zener reference or with the option of an external reference for improved absolute accuracy.
The AD5200 series converters are available in four performance grades; the " $A$ " and " $B$ " are specified from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and the " S " and " T " are specified from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The " S " and " T " grades are also available processed to MIL-STD883 level B requirements. All units are available in a 24 -pin hermetically sealed ceramic DIP.


## PRODUCT HIGHLIGHTS

1. The AD5200 series devices are laser trimmed at the factory to provide a totally adjustment free converter-no potentiometers are required for 12-bit performance.
2. A monolithic 12 -bit feedback DAC is used for reduced chip count and higher reliability.
3. The AD5200 series directly replaces other devices of this type with significant increases in performance.
4. The devices offer true 12 -bit accuracy and exhibits no missing codes over the entire operating temperature range.
5. The fast conversion rate of the AD5200 series makes it an excellent choice for applications requiring high system throughput rate.
(typical @ $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and +5 V unless otherwise noted)

| INPUT INPUT <br> RANGE IMPEDANCE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| -5 V to $+5 \mathrm{~V} \quad 5.0 \mathrm{k} \Omega$ | AD5201A, S | AD5201B, T | AD5204A, S | AD5204B, T |
| -10 V to $+10 \mathrm{~V} \quad 10.0 \mathrm{k} \Omega$ | AD5202A, S | AD5202B, $T$ | AD5205A, S | AD5205B, T |
| REFERENCE | Internal | * | External -10.000V | External -10.000V |
| RESOLUTION | 12 Bits | * | * |  |
| LINEARITY MAX | 1LSB | 1/2LSB | * | ** |
| No Missing Codes $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ | Guaranteed | * | * | * |
| ZERO ERROR, MAX | 2LSB | 1LSB | * | ** |
| ZERO ERROR, MAX $T_{\text {min }}$ to $T_{\text {max }}$ | 4LSB | 2LSB | * | ** |
| ABSOLUTE ACCURACY, MAX | 4LSB | 2LSB | * | ** |
| ABSOLUTE ACCURACY, MAX $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 0.4 \% \mathrm{FSR}^{1}$ | $\pm 0.2$ of FSR ${ }^{1}$ | ** | $\pm 0.1 \%$ FSR ${ }^{1}$ |
| $\begin{aligned} & \text { CONVERSION TIME, MAX } \\ & \text { Clock }=260 \mathrm{kHz} \end{aligned}$ | $50 \mu \mathrm{~s}$ | * | * | * |
| LOGIC RATINGS | - |  |  |  |
| Input Logic Commands |  |  |  |  |
| Logic " 0 " | 0.8 V max | * | * | * |
| Logic " 1 " | +2.0 V min | * | * | * |
| Loading | 0.5TTL Load | * | * | * |
| CLOCK INPUT PULSE WIDTH | 100ns min | * | * | * |
| OUTPUT LOGIC |  |  |  |  |
| Logic " 0 " | 0.4 V max | * | * | * |
| Logic " 1 " | 3.6 V ( 2.4 min ) | * | * | *, |
| FANOUT - HIGH | 8TTL Loads | * | * | * |
| FANOUT - LOW | 2TTL Loads | * | * | * |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| $V_{\text {LOGIC }}$ | +5V $\pm 10 \%$ | * | * | * |
| $\mathrm{V}_{\text {CC }}$ | +15V $\pm 10 \%$ | * | * | * |
| $V_{\text {DD }}$ | $-15 \mathrm{~V} \pm 10 \%$ | * | * | * |
| OPERATING CURRENT |  |  |  |  |
| $\mathrm{V}_{\text {LOGIC }}$ | $25 \mathrm{~mA}(42 \mathrm{~mA}$ max) | * | * | * |
| $\mathrm{V}_{\text {CC }}$ | $10 \mathrm{~mA}(25 \mathrm{~mA}$ max) | * | * | * |
| $V_{\text {DD }}$ | $25 \mathrm{~mA}(35 \mathrm{~mA} \mathrm{max})$ | * | * . | * |
| $V_{\text {REF }}$ |  |  | 0.5 mA max | 0.5 mA max |
| POWER SUPPLY REJECTION |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | $\pm 0.005 \% / \%$ | * , | * | * - |
| $V_{\text {DD }}$ | $\pm 0.005 \% / \%$ | * | * | * |
| POWER CONSUMPTION | 725 mW | * | * | * |
| OPERATING TEMPERATURE |  | , |  |  |
| RANGE |  |  |  |  |
| $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | "A" Version | "B" Version | * - | ** |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | "S" Version | "T" Version | * | ** |

[^53]
## ABSOLUTE MAXIMUM RATINGS

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Positive Supply | +18 V |
| Negative Supply | -18 V |
| Logic Supply | +7 V |
| Analog Input | $\pm 25 \mathrm{~V}$ |
| Digital Outputs | Logic Supply |
| Digital Inputs | +5.5 V |
| Reference Supply | -15 V |



PROCESSING FOR HIGH RELIABILITY

## STANDARD PROCESSING

As part of the standard manufacturing procedure, all models of the AD5200 receive the following processing:

## PROCESS

1. Pre-Cap Visual Inspection
2. Stabilization Bake
3. Seal Test, Gross
4. Operating Burn-In

## CONDITIONS

In-House Criteria
24 hours @ $+150^{\circ} \mathrm{C}$
In-House Criteria
48 hours @ $+125^{\circ} \mathrm{C}$


Figure 1. Pin Designations

## PROCESSING TO MIL-STD-883

All models ordered to the requirements of MIL-STD-883, Method 5008, Class B are identified with a $/ 883$ suffix, and receive the following processing:

1. Pre-Cap Visual Inspection
2. Stabilization Bake
3. Temperature Cycling
4. Constant Acceleration
5. Seal Test, Fine and Gross
6. Operating Burn-In
7. Final Electrical Testing
8. External Visual Inspection

2010, Test Condition B 1008, 24 hours @ $+150^{\circ} \mathrm{C}$ 1010, Test Condition C, 10 cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
2001, $\mathrm{Y}_{1}$ plane, 5000G
1014, Test Condition A and C
1015, Test Condition B, 160 hours © $+125^{\circ} \mathrm{C}$
Performed at max and min operating temperatures 2009

## OUTLINE DIMENSIONS

 PACKAGING SPECIFICATIONSDimensions shown in inches and (mm).



Figure 2. Timing Diagram

TIMING
The timing diagram is shown in Figure 2. A conversion is initiated by holding the start convert low during a rising edge of the clock. The start convert transition must occur at a minimum of 25 ns prior to the clock transition. The end of conversion (E.O.C.) signal will be set simultaneously with the initiation of conversion. The actual conversion will not start until the first rising edge of the clock after the start convert is again set high.
Parallel data is valid on the falling edge of the E.O.C. and it will remain valid until the next conversion is initiated. The serial data is in the Non-Return To Zero format and it is valid on the same transition as the parallel data.

An external clock of 260 kHz will yield $50 \mu \mathrm{~s}$ conversion time. Increasing the clock frequency will decrease the conversion time; the linearity error, however, will increase. Refer to Figure 3 for the acceptable minimum conversion time.


Figure 3. Linearity Error vs. Conversion Time (Normalized)

AD5201/AD5204
$+5.0000 \mathrm{~V}$ 0.0000 V
-4.9976V

| AD5202/AD5205 | MSB |
| :---: | :--- |
| +10.000 V | LSB |
| 0.000 V | 0000000000 |
| -9.995 V | 1000000000 |
|  | 1111111111 |

Table 1. Logic Coding (Complementary Offset Binary)

## AD5200 SERIES ORDERING GUIDE

| Model | Linearity | Absolute <br> Accuracy | Temperature Range |
| :---: | :---: | :---: | :---: |
| AD520* AD | 1LSB | 4LSB | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD520*BD | 1/2LSB | 2LSB | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD520*SD | 1LSB | 4LSB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD520*TD | 1/2LSB | 2LSB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD520*SD/883 | 1LSB | 4LSB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD520* ${ }^{\text {TD/883 }}$ | 1/2LSB | 2LSB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

FEATURES
Resolution: 13 Bits, 2's Complement
Relative Accuracy: $\pm 1 / 2$ LSB
"Quad Slope" Precision
Gain Drift: 1ppm/ ${ }^{\circ} \mathrm{C}$
Offset Drift: $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Microprocessor Compatible
Ratiometric
Overrange Flag
Very Low Power Dissipation
TTL/CMOS Compatible
CMOS Monolithic Construction

## GENERAL DESCRIPTION

The AD7550 is a 13 -bit ( 2 's complement) monolithic CMOS analog-to-digital converter on a $118 \times 125$ mil die packaged in a 40 -pin ceramic DIP. Outstanding accuracy and stability ( $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) is obtained due to its revolutionary integrating technique, called "Quad Slope" (Analog Devices patent No. 3872466). This conversion consists of four slopes of integration as opposed to the traditional dual slope and provides much higher precision.

The AD7550 parallel output data lines have three-state logic and are microprocessor compatible through the use of two enable lines which control the lower eight LSB's (low byte enable) and the five MBS's (high byte enable). An overrange. flag is also available which together with the BUSY and $\overline{\text { BUSY }}$ flags can be interrogated through the STATUS ENABLE providing easy microprocessor interface.

The AD7550 conversion time is about 40 ms with a 1 MHz clock. Clock can be externally controlled or internally generated by simply connecting a capacitor to the clock pin. A positive start pulse can be self-generated by having a capacitor on the start pin or can be externally applied.
For most applications, the AD7550 needs only three resistors, one capacitor, and a reference voltage since the integrating amplifier, comparator, switches and digital logic are all on the CMOS chip.


A wide range of power supply voltages ( $\pm 5 \mathrm{~V}$ to $\pm 12 \mathrm{~V}$ ) with minuscule current requirements make the AD7550 ideal for low power and/or battery operated applications. Selection of the logic ( $\mathrm{V}_{\mathrm{CC}}$ ) supply voltage ( +5 V to $\mathrm{V}_{\mathrm{DD}}$ ) provides direct TTL or CMOS interface on the digital input/output lines.
The AD7550 uses a high density CMOS process featuring double layer metal and silicon nitride passivation to ensure high reliability and long-term stability.

## FUNCTIONAL DIAGRAM



## SPECIFICATIONS <br> $(\mathrm{VDD}=+12 \mathrm{~V}, \mathrm{VSS}=-5 \mathrm{~V}, \mathrm{VCC}=+5 \mathrm{~V}, \mathrm{VREF} 1=+4.25 \mathrm{~V} \text { unless otherwise noted })^{2}$



[^54]PIN CONFIGURATION

TOP VIEW

## ORDERING INFORMATION

| Model | Temperature Range | Package |
| :---: | :---: | :---: |
| AD7550BD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Ceramic |

## ABSOLUTE MAXIMUM RATINGS



$$
\text { HBEN, LBEN, STEN, C }{ }_{\text {IN }} \text {. . . . . . DGND, (DGND + 27V) }
$$

CLK, START . . . . . . . . . . . . . . . . . . . . . . DGND, V V

Digital Output Voltage
DB0-DB12, OVRG, BUSY, $\overline{\text { BUSY }}, C_{\text {OUT }} \ldots$. . DGND, VCC
Power Dissipation (Package)
Up to $+50^{\circ} \mathrm{C}$ .1000 mW
Derates above $+50^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . . . . $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature. . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


LEADS ARE GOLO PLATED (50 MICROINCHES MIN) KOVAR OR ALLOY 42

## 40-Pin Ceramic Dip



Bonding Diagram

## CAUTION:

1. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times. Prior to pulling the devices from the conductive foam, ground the foam to deplete any accumulated charge.
2. $\mathrm{V}_{\mathrm{CC}}$ should never exceed $\mathrm{V}_{\mathrm{DD}}$ by more than 0.4 V , especially during power ON or OFF sequencing.

## PIN FUNCTION DESCRIPTION

MNEMONIC DESCRIPTION

| 1 | NC | No Connection |
| :---: | :---: | :---: |
| 2 | IRJCT | Integrator JunCTion. Summing junction (negative input) of integrating amplifier. |
| 3 | $\mathrm{V}_{\text {REF1 }}$ | Voltage REFerence Input |
| 4 | IRIN | IntegratoR INput. External integrator input R is connected between IRJCT and IRIN. |
| 5 | AIN | Analog INput. Unknown analog input voltage to be measured. Fullscale AIN equals $\mathrm{V}_{\text {REF }} / 2.125$. |
| 6 | IROUT | IntegratoR OUTput. External integrating capacitor $\mathrm{C}_{1}$ is connected between IROUT and IRJCT. |
| 7 | $\mathrm{V}_{\text {REF2 }}$ | Voltage REFerence $\div 2$ Input |
| 8 | AGND | Analog GrouND |
| 9 | $\mathrm{V}_{\text {SS }}$ | Negative Supply ( -5 V to to ${ }^{\text {2 }}$ ) |
| 10 | NC | No Connection |
| 11 | NC | No Connection |
| 12 | NC | No Connection |
| 13 | NC | No Connection |
| 14 | STRT | STaRT Conversion. When STRT goes to a Logic " 1 ," the AD7550's digital logic is set up and BUSY is latched "high." When STRT returns "low," conversion begins in synchronization with CLK. Reinitiating STRT during conversion causes a conversion restart. STRT can be driven from an external logic source or can be programmed for continuous conversion by connecting an external capacitor between STRT and DGND. An externally applied STRT command must be a positive pulse of at least 800 nanoseconds to ensure proper set-up of the AD7550 logic. |
| 15 | CLK | CLocK Input. The CLK can be driven from external logic, or can be programmed for internal oscillation by connecting an external capacitor between CLK and DGND. |
| 16 | Cout | Count OUT provides a number ( N ) of gated clock pulses given by: $\mathrm{N}=\left[\frac{\operatorname{AIN}}{\mathrm{V}_{\text {REF } 1}} 2.125+1\right] 4096$ |
| 17 | $\mathrm{C}_{\text {IN }}$ | Count IN is the input to the output counter. 2's complement binary data appears on the DB0 through DB12 output lines (if the HBEN and LBEN enable lines are "high") if COUT is connected to $\mathrm{C}_{\mathbb{N}}$. |
| 18 | HBEN | High Byte ENable is the three-state logic enable input for the DB8-DB12 data outputs. When HBEN is low, the DB8-DB12 outputs are floating. When HBEN is "high," digital data appears on the data lines. |
| 19. | LBEN | Low Byte ENable is the three-state logic enable for DB0-DB7. When LBEN is "low," DB0DB7 are floating. When "high," digital data appears on the data lines. |
| 20 | DGND | Digital GrouND is the ground return for all digital logic and the comparator. |
| 21 | DB0 | Data Bit 0 (least significant bit) |
| 22 | DB1 | 1 |
| 23 | DB2 |  |
| 24 | DB3 |  |
| 25 | DB4 |  |
| 26 | DB5 |  |
| 27 | DB6 | CODE: 2's Complement |
| 28 | DB7 |  |
| 29 | DB8 |  |
| 30 | DB9 |  |
| 31 | DB10 |  |
| 32 | DB11 |  |
| 33 | DB12 | Data Bit 12 (most significant bit) |
| 34 | OVRG | OVerRange indicates a Logic " 1 " if AIN exceeds plus or minus full scale by at least $1 / 2$ LSB. OVRG is a three-state output and floats until STEN is addressed with a Logic " 1 ". |
| 35 | $\overline{\text { BUSY }}$ | Not BUSY. $\overline{\text { BUSY }}$ indicates whether conversion is complete or in progress. $\overline{\text { BUSY }}$ is a threestate output which floats until STEN is addressed with a Logic " 1 ." When addressed, $\overline{\text { BUSY }}$ will indicate either a " 1 " (conversion complete) or a " 0 " (conversion in progress). |
| 36 | BUSY | BUSY indicates conversion status. BUSY is a three-state output which floats until STEN is addressed with a Logic " 1 ." When addressed, BUSY indicates a " 0 " (conversion complete) or a " 1 " (conversion in progress). |
| 37 | STEN | STatus ENable is the three-state control input for BUSY, $\overline{\text { BUSY }}$, and OVRG. |
| 38 | NC | No Connection |
| 39 | $\mathrm{V}_{\mathrm{CC}}$ | Logic Supply. Digital inputs and outputs are TTL compatible if $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{CMOS}$ compatible for $\mathrm{V}_{\mathrm{CC}}=+10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$. |
| 40 | $\mathrm{V}_{\mathrm{DD}}$ | Positive Supply +10 V to +12 V . |

## PRINCIPLES OF OPERATION

## BASIC OPERATION

The essence of the quad slope technique is best explained through Figures 1 and 2.


Figure 1. Quad Slope Integrator Circuit
The inputs AGND (analog ground), $\mathrm{V}_{\text {REF1 }}$, AIN (analog input) and $\mathrm{V}_{\text {REF2 }}$ are applied in sequence to an integrator (Figure 1), creating four slopes (phases 1 through 4, Figure 2) at the integrator output. Voltage $V_{R E F 2}$ is normally equal to $\frac{V_{\text {REF1 }}}{2}$, but if not, will create an error count " $n$ " that will be minimized by the "quad-slope" conversion process. $\mathrm{V}_{\mathrm{REF} 1}$ and $\mathrm{V}_{\mathrm{REF} 2}$ must be positive voltages.
The equivalent integrator input voltages and their integration times are shown in Table 1.

TABLE 1

## INTEGRATOR EQUIVALENT INPUT VOLTAGES AND INTEGRATION TIMES

| Phase | Input Voltage | Integration Time |
| :---: | :--- | :--- |
| 1 | AGND- $\mathrm{V}_{\text {REF2 }}$ | $\mathrm{t}_{1}=\mathrm{K}_{1} \mathrm{t}$ |
| 2 | $\mathrm{~V}_{\text {REF1 }}-\mathrm{V}_{\text {REF2 }}$ | $\mathrm{t}_{2}=\left(\mathrm{K}_{1}+\mathrm{n}\right) \mathrm{t}$ |
| 3 | AIN- $\mathrm{V}_{\text {REF2 }}$ | $\mathrm{t}_{3}=\left(2 \mathrm{~K}_{1}-\mathrm{n}\right) \mathrm{t}$ |
| 4 | $\mathrm{~V}_{\text {REF1 }}-\mathrm{V}_{\text {REF2 }}$ | $\mathrm{t}_{4}=\left(\mathrm{K}_{3}-2 \mathrm{~K}_{1}+\mathrm{n}-2 \mathrm{~N}\right) \mathrm{t}$ |

where:
$\mathrm{t}=$ The CLK period
$\mathrm{n}=$ System error count
$\mathrm{K}_{1}=$ A fixed count equal to 4352 counts
$K_{2}=A$ fixed count equal to 17408 counts ( $K_{2}=4 K_{1}$ )
$\mathrm{K}_{3}=$ A fixed count equal to 25600 counts
$\mathrm{N}=$ Digital output count corresponding to the analog input voltage, AIN

## PHASE 0

After the start pulse is applied, switch SW2 is closed (all other switches open) and the integrator output is ramped to comparator zero crossing. Phase 0 can be considered the reset phase of the converter, and always has a duration $t_{0}=R_{1} C_{1}$ (integrator time constant). Upon zero crossing, counters $\mathrm{K}_{1}$ and $\mathrm{K}_{2}$ are started, switch SW2 is opened and SW1 is closed.

## PHASE 1

Phase 1 integrates (AGND $-\mathrm{V}_{\text {REF2 }}$ ) for a fixed period of time (by counter $K_{1}$ ) equal to $t_{1}=K_{1} t$. At the end of phase 1 , switch SW1 is opened and SW2 is closed.

PHASE 2
The integrator input is switched to $\left(\mathrm{V}_{\mathrm{REF} 1}-\mathrm{V}_{\mathrm{REF} 2}\right)$ and the output ramps down until zero crossing is achieved. The integration time $t_{2}=\left(K_{1}+n\right) t$ includes the error count " $n$ " due to offsets, etc. At the end of phase 2, switch SW2 is opened, SW3 is closed, and a third counter $\left(\mathrm{K}_{3}\right)$ is started.

PHASE 3
Phase 3 integrates the analog input (AIN $-\mathrm{V}_{\text {REF2 }}$ ) until counter $K_{2}$ counts $4 K_{1} t$. At this time SW3 is opened and SW2 is closed again.

PHASE 4
Phase 4 integrates $\left(\mathrm{V}_{\mathrm{REF} 1}-\mathrm{V}_{\mathrm{REF} 2}\right)$ and the comparator output ramps down until zero crossing once again is achieved. Since the comparator always approaches zero crossing from the same slope, propagation delay is constant and hysteresis effect is eliminated.


Figure 2. Quad Slope Timing Diagram

The time $t_{5}$ between the phase 4 zero crossing and the termination of counter $\mathrm{K}_{3}$ is considered equal to 2 N counts. N , the number of counts at the Cout terminal, is obtained by a di-vide-by-two counter stage. This reduces "jitter" effect. Barring third (and higher) order effects, it can be proven that:
(EQN 1)
$\underbrace{\left(\begin{array}{l}\text { AIN } \\ V_{\text {REF } 1}\end{array}-1\right) \cdot 2 \mathrm{~K}_{1}+\frac{\mathrm{K}_{3}}{2}}+\underbrace{\left(\frac{\text { AIN }}{\mathrm{V}_{\text {REF1 }}}-1\right) \cdot\left[\frac{\text { AGND }}{\mathrm{V}_{\text {REF } 1}}(1+2 \alpha)-\alpha^{2}\right] \cdot 2 \mathrm{~K}_{1}}$ ideal transfer function error term
where:
$\alpha=\frac{2 \mathrm{~V}_{\mathrm{REF} 2}-\mathrm{V}_{\mathrm{REF} 1}}{\mathrm{~V}_{\mathrm{REF} 1}}$

The ideal case assumes:
AGND $=0 \mathrm{~V}$
$\mathrm{V}_{\mathrm{REF} 2}=\frac{\mathrm{V}_{\mathrm{REF} 1}}{2}$, therefore $\alpha=0$
Then (EQN 1) simplifies to:
$\mathrm{N}=\frac{\mathrm{AIN}}{\mathrm{V}_{\text {REF } 1}} \cdot 8704+4096$
$\mathrm{N}=\frac{\text { AIN }}{\mathrm{V}_{\mathrm{FS}}} \cdot 4096+4096$
where:
$\mathrm{V}_{\mathrm{FS}}=$ full scale input voltage $=\frac{\mathrm{V}_{\mathrm{REF} 1}}{2.125}$
The parallel output (DB0-DB12) of the AD7550 represents the number N in binary 2 's complement coding when the $\mathrm{C}_{\text {OUT }}$ pin is connected to the $\mathrm{C}_{\text {IN }}$ pin (see Table II).

TABLE II
OUTPUT CODING (Bipolar 2's Complement)

| Analog Input (Note 1) | $\begin{gathered} \mathrm{N} \\ \text { (Note 2) } \end{gathered}$ | Parallel Digital Output (Note 3) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OVRG | DB12 |  |  |  | DB0 |
| +Overrange | - | 1 | 0 | 1111 | 111 | 1 | 1 |
| +VFS (1-2-12) | 8191 | 0 |  | 1111 | 1111 | 11 | 11 |
| +VFS ( $2^{-12}$ ) | 4097 | 0 | 0 | 0000 | 0000 | 00 | 01 |
| 0 | 4096 | 0 | 0 | 0000 | 0000 | 00 | 00 |
| -VFS ( $2^{-12}$ ) | 4095 | 0 |  | 1111 | 1111 | 11 |  |
| -VFS | 0 | 0 | 1 | 0000 | 0000 |  |  |
| -Overrange | - | 1 | 1 | 0000 | 0000 | 00 | 00 |

$\begin{aligned} & \text { Notes } \\ & 1\end{aligned} \mathrm{~V}_{\mathrm{FS}}=\frac{\mathrm{V}_{\text {REF1 }}}{2.125}$
$2 \mathrm{~N}=$ number of counts at $\mathrm{C}_{\text {OUT }}$ pin
3 CoUT $^{\text {strapped to } C_{\text {IN }}}$; LBEN and HBEN $=$ Logic 1

## ERROR ANALYSIS

Equation 1 shows that only $\alpha$ and AGND generate error terms. Their impact can be analyzed as follows:

Case 1: $\mathrm{AGND}=0, \alpha \neq 0$
Error sources such as capacitor-leakage ( $I_{L}$ ) and op amp offset (e) cause $\alpha$ to be different from zero.

Under this condition,
$\alpha=\frac{2\left(\mathrm{e}+\mathrm{I}_{\mathrm{L}} \mathrm{R}_{1}\right)}{\mathrm{V}_{\mathrm{REF} 1}}$
where $I_{L} R_{1}$ is the equivalent error voltage generated by leakage $\mathrm{I}_{\mathrm{L}}$.

The evaluation of this error term is best demonstrated through the following example:

Assume:
$\mathrm{e}=5 \mathrm{mV}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{nA}, \mathrm{R}_{1}=1 \mathrm{M} \Omega$ and $\mathrm{V}_{\text {REF1 }}=4.25 \mathrm{~V}$.
Then:
$\alpha=4.7 \times 10^{-3}$
and:

$$
\mathrm{N}=\left[\frac{\mathrm{AIN}}{\mathrm{~V}_{\mathrm{REF}}}-1\right] \times 8704+12800-\underbrace{\left[\frac{\mathrm{AIN}}{\mathrm{~V}_{\mathrm{REF}}}-1\right] \times 22.1 \times 10^{-6} \times 8704}_{\text {error term } \mathrm{N}_{\epsilon}}
$$

Therefore, the error count $\mathrm{N}_{\boldsymbol{\epsilon}}$ is as follows:

$$
\begin{array}{rlrl}
\text { For } \mathrm{AIN} & =-\mathrm{V}_{\mathrm{FS}}: & \mathrm{N}_{\epsilon}=0.28 \text { counts }=0.28 \mathrm{LSB} \\
\text { AIN } & =0: & & \mathrm{N}_{\epsilon}=0.19 \text { counts }=0.19 \mathrm{LSB} \\
\text { AIN } & =+\mathrm{V}_{\mathrm{FS}}: & \mathrm{N}_{\epsilon}=0.09 \text { counts }=0.09 \mathrm{LSB}
\end{array}
$$

The above example shows the strong reduction of the circuit errors because of the $\alpha^{2}$ term in (EQN 1). Another consequence of this effect is that $\mathrm{N}_{\boldsymbol{\epsilon}}$ is always positive, regardless of the polarity of the circuit errors.

Case 2: AGND $\neq 0, \alpha=0$
When AGND is different from the signal ground, then this error will come through on a first-order basis. Indeed:


The following example demonstrates the impact of AGND.

Let $\mathrm{AGND}=1 \mathrm{mV}$ and $\mathrm{V}_{\mathrm{REF} 1}=4.25 \mathrm{~V}$.
For AIN $=-\mathrm{V}_{\mathrm{FS}}$, then $\mathrm{N}_{\epsilon}=3.01$ counts AIN $=0$, then $\mathrm{N}_{\epsilon}=2.05$ counts AIN $=+\mathrm{V}_{\mathrm{FS}}$, then $\mathrm{N}_{\epsilon}=1.08$ counts

Therefore, ground loops should be minimized because a $330 \mu \mathrm{~V}$ difference between AGND and signal ground will cause 1 count ( 1 LSB ) of error when the analog input is at minus full scale. An optimized ground system is shown in Figure 7.

## OPERATING GUIDELINES

The following steps, in conjunction with Figure 3, explain the calculations of the component values required for proper operation.

## 1. DETERMINATION OF VREF1

When the full scale voltage requirement (VFS) has been ascertained, the reference voltage can be calculated by:
$\mathrm{V}_{\mathrm{REF} 1}=2.125\left(\mathrm{~V}_{\mathrm{FS}}\right)$
$\mathrm{V}_{\mathrm{REF} 1}$ must be positive for proper operation.

## 2. SELECTION OF $\mathrm{C}_{3}$ (INTERNAL CLOCK OPERATION)

For internal clock operation, connect capacitor $C_{3}$ to the clock pin as shown in Figure 3. The clock frequency versus capacitor $C_{3}$ is shown in Figure 4.

The clock frequency must be limited to 1.3 MHz for proper operation.

## 3. SELECTION OF INTEGRATOR COMPONENTS (R ${ }_{1}$ AND C $\mathrm{C}_{1}$ )

To ensure that the integrator's output doesn't saturate to its bound ( $\mathrm{V}_{\mathrm{DD}}$ ) during the phase (3) integration cycle, the integrator time constant $\left(\mathrm{R}_{1} \mathrm{C}_{1}\right)$ should be approximately equal to:

$$
\pi=\mathrm{R}_{1} \mathrm{C}_{1}=\frac{\mathrm{V}_{\mathrm{REF}}\left(9 \times 10^{3}\right)}{\mathrm{f}_{\mathrm{CLK}}\left(\mathrm{~V}_{\mathrm{DD}}-4 \mathrm{~V}\right)}
$$

The integrator components $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$ can be selected by referring to Figure 5 and/or Figure 6. Figure 5 plots the time constant ( $\mathrm{R}_{1} \mathrm{C}_{1}$ ) versus clock frequency for different reference voltages. Figure 6 is a direct plot of the required $C_{1}$ versus $\mathrm{f}_{\mathrm{CLK}}$ for $\mathrm{R}_{1}$ values of $1 \mathrm{M} \Omega$ and $10 \mathrm{M} \Omega$.
$\mathrm{R}_{1}$ can be a standard $10 \%$ resistor, but must be selected between $1 \mathrm{M} \Omega$ to $10 \mathrm{M} \Omega$.

The integrating capacitor " $\mathrm{C}_{1}$ " must be a low leakage, low dielectric absorption type such as teflon, polystyrene or polypropylene. To minimize noise, the outside foil of $\mathrm{C}_{1}$ must be connected to $\mathrm{IR}_{\text {OUT }}$.

## 4. CONVERSION TIME

As shown in Figure 2, the conversion time is independent of the analog input voltage AIN, and is given by:
$\mathrm{t}_{\text {convert }}=\mathrm{t}_{\mathrm{STRT}}+\frac{34306}{\mathrm{f}_{\mathrm{CLK}}}+\mathrm{R}_{1} \mathrm{C}_{1}$
where:
${ }^{\mathrm{t}} \mathrm{STRT}=\mathrm{STRT}$ pulse duration
$\mathrm{R}_{1} \mathrm{C}_{1}=$ Integrator Time Constant
$\mathrm{f}_{\mathrm{CLK}}=$ CLK Frequency

For example, if $\mathrm{V}_{\mathrm{REF} 1}=4.25 \mathrm{~V}, \mathrm{R}_{1}=1 \mathrm{M} \Omega, \mathrm{C}_{1}=400 \mathrm{pF}$ and CLK $=1 \mathrm{MHz}$, the conversion time (not including ${ }^{{ }^{\text {STRT }}}$, which is normally only microseconds in duration) is approximately 40 milliseconds.

## 5. EXTERNAL OR AUTO STRT OPERATION

The STRT pin can be driven externally, or with the addition of $\mathrm{C}_{2}$, made to self-start.

The size of $\mathrm{C}_{2}$ determines the length of time from end of conversion until a new conversion is initiated. This is the "data valid" time and is given by:
${ }^{\mathrm{t}_{\mathrm{DAV}}} \approx\left(1.7 \times 10^{6} \Omega\right) \mathrm{C}_{2}+20 \mu \mathrm{~s}$

When first applying power to the AD7550, a 0 V to $\mathrm{V}_{\mathrm{DD}}$ positive pulse (power up restart) is required at the STRT terminal to initiate auto STRT operation.

## 6. INITIAL CALIBRATION

Trim $\mathrm{R}_{4}$ (Figure 3) so that pin 2 (IRJCT) equals $1 / 2 \mathrm{~V}_{\mathrm{REF}}$ $\pm 0.6 \%$. When measuring the voltage on IRJCT, apply a Logic " 1 " to the STRT terminal.


Figure 3. Operation Diagram


Figure 4. $f_{C L K}$ vs. $C_{3}$

${ }^{f} \mathbf{C L K}-\mathrm{Hz}$
Figure 5. Integrator Time Constant $\left(R_{1} C_{1}\right)$ vs. $f_{C L K}$ for Different Reference Voltages


Figure 6. Integrator Capacitance $\left(C_{1}\right)$ vs. $f_{C L K}$ for Different Integrator Resistances ( $R_{1}$ )

## APPLICATION HINTS

When operating at $\mathrm{f}_{\text {CLK }}$ greater than 500 kHz , the following steps are recommended to minimize errors due to noise coupling (see Figure 7).

1. Decouple AIN (pin 5), $\mathrm{V}_{\mathrm{REF} 1}$ (pin 3) and $\mathrm{V}_{\mathrm{REF} 2}$ ( $\operatorname{pin} 7$ ) through $0.01 \mu \mathrm{~F}$ to signal ground.
2. Signal ground must be located as close to pin 8 (AGND) as possible.
3. Keep the lead lengths of $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$ toward pin 2 (IRJCT) as short as possible. In addition, both components should lie over the analog ground plane. If $\mathrm{C}_{1}$ has an outside foil, connect it to pin 6 (IROUT), not pin 2.
4. Hold the data bit enables (HBEN, LBEN) in the 0 state during conversion. This is easily accomplished by tying STEN to the 1 state and driving HBEN and LBEN with BUSY. This prevents the DB0 through DB12 outputs from coupling noise into the integrator during the phase 1-4 active integration periods.


Figure 7. Ground System

## -

## PRELIMINARY TECHNICAL DATA <br> FEATURES <br> Resolution: $\pm 41 / 2$ Digits $B C D$ or $\pm 20 k$ Count Binary Capability for 5 1/2 Digit Resolution or Custom Data Formats <br> Data Format: Multiplexed BCD (for Display) and Serial Count (for External Linearization, Data Reformatting, or Microprocessor Interface) <br> Accuracy: $\pm 1$ Count in $\pm 20 k$ Counts <br> Scale Factor Drift: $0.2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Using Only MediumPrecision Op Amps <br> Requires only a Single Positive Reference <br> Overrange Display <br> Auto Calibration Capability <br> Interfaces to TTL or 5V CMOS <br> $\overline{\text { HOLD }}$ Input and SCC (System Conversion Complete) Output for Interface Flexibility

## GENERAL DESCRIPTION

The AD7555 is a $41 / 2$ digit, monolithic CMOS, quad slope integrating ADC subsystem designed for display or microprocessor interface applications. Use of the high resolution enable input expands the display format to $51 / 2$ digits BCD. With SCO (Serial Count Out) connected to SCI (Serial Count In), the output data format is multiplexed BCD suitable for visual display purposes. As an added feature, SCO can also be used with rate multipliers for linearization, or with BCD or binary counters for data reformatting (up to 200 k binary counts).

The quad slope conversion algorithm (Analog Devices patent No. 3872466) converts the external amplifier's input drift errors to a digital number and subsequently reduces the total system drift error to a second order effect. Using only inexpensive, medium-precision amplifiers a scale factor drift of $0.2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ is achieved.

PIN CONFIGURATION



AD7555 FUNCTIONAL DIAGRAM


ORDERING INFORMATION

| Model | Package | Operating <br> Temperature Range |
| :--- | :--- | :--- |
| AD7555BD | 28 Pin Side Brazed Ceramic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD7555KN | 28 Pin Molded Plastic | 0 to $+70^{\circ} \mathrm{C}$ |


| PARAMETER | LIMIT AT $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | LIMIT AT TA $=\mathrm{T}_{\min }, \mathrm{T}_{\max }$ | UNITS | CONDITIONS/COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCHES |  |  |  |  |
| $\mathrm{R}_{\text {ON }}$ (Switch 1-3) | 800 | 1200 | $\Omega$ max | $-2 \mathrm{~V} \leqslant$ AIN $\leqslant+2 \mathrm{~V}$ Refer to Functional Diagram |
| $\Delta \mathbf{R}_{\mathbf{O N}}$ (Switch 1) versus AIN | 300 | 500 | $\Omega$ typ | $-2 \mathrm{~V} \leqslant$ AIN $\leqslant+2 \mathrm{~V}$ |
| Mismatch Between Any Two Switches (excluding SW0) | 300 | 500 | $\Omega$ typ | $-2 \mathrm{~V} \leqslant$ AIN $\leqslant+2 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LKG }}$ (Switch OFF) |  |  |  |  |
| SW0 (pin 6) | 1 | 70 | $n A \max$ | $\begin{aligned} & \operatorname{IRJCT}(\operatorname{pin} 5)=+2.048 \mathrm{~V} \\ & 0 \mathrm{~V} \leqslant \operatorname{IROUT}(\text { pin } 5) \leqslant+10 \mathrm{~V} \end{aligned}$ |
| - SW1 (pin 2) | 1 | 70 | nA typ | AIN $=+2 \mathrm{~V}$ to -2 V, BUFIN $=0 \mathrm{~V}$ and +4.096 V |
| SW2 (pin 3) | 1 | 70 | nA typ | AGND $=0 \mathrm{~V}$, BUFIN $=-2 \mathrm{~V}$ to $+2 \mathrm{~V},+4.096 \mathrm{~V}$ |
| SW3 (pin 1) | 1 | 70 | nA typ | $\mathrm{V}_{\text {REF1 }}=+4.096 \mathrm{~V}$, BUFIN $=-2 \mathrm{~V}$ to +2 V |
| $\mathrm{l}_{\text {LKG }}$ (BUFIN, pin 4) | 3 | 200 | nA typ | Any 1 of SW1, 2, 3 on |
| CONTROL INPUTS (pins 7, 8, 9, 15) |  |  |  |  |
| $\mathrm{V}_{\text {INH }}$ | 3.0 | 3.0 | V min |  |
| $\mathrm{V}_{\text {INL }}$ | 0.8 | 0.8 | $V_{\text {max }}$ |  |
| $\mathrm{I}_{\text {INH }}$ or $\mathrm{I}_{\text {INL }}$ | 1 | 10 | $\mu \mathrm{A}$ max | $\mathrm{V}_{\mathbf{N}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ |
| CLOCK INPUTS (pin 12 and 13) |  |  |  |  |
| $\mathrm{V}_{\text {INH }}(\mathrm{CLK})$ | 3.5 | 3.5 | $V$ min |  |
| $\mathrm{V}_{\text {INL }}$ (CLK) | 0.8 | 0.8 | $V_{\text {max }}$ |  |
| $\mathrm{V}_{\text {INH }}$ (DMC) | 3.0 | 3.0 | $V$ min |  |
| $\mathrm{V}_{\text {INL }}$ (DMC) | 0.8 | 0.8 | V max |  |
| $\mathrm{I}_{\text {INH }}$ (CLK) | 1.0 | 1.5 | $m A \max$ |  |
| $\mathrm{I}_{\text {INL }}$ (CLK) | -1.0 | -1.5 | $m A \max$ |  |
| ${ }_{\text {inini }}$ (DMC) | 200 | 300 | $\mu \mathrm{A}$ max |  |
| $\mathrm{I}_{\text {INL }}$ (DMC) | -100 | -150 | $\mu \mathrm{A}$ max |  |
| DIGITAL OUTPUTS |  |  |  |  |
| $\overline{\mathrm{DO}}-\overline{\mathrm{D} 5}$ (pins 22-27) |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | 4.5 | 4.5 | V min | $\mathrm{I}_{\text {SOURCE }}=40 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {OL }}$ | 4.0 | 4.0 | $V$ max | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ (Display Driver Load) |
| $\mathrm{V}_{\mathrm{OL}}$ | 0.5 | 0.8 | V max | $\mathrm{I}_{\mathrm{SINK}}=1.6 \mathrm{~mA}$ (TTL Load) |
| $\begin{aligned} & \text { B1, B2, B4, B8, DAV, SCC, SCO } \\ & \quad \text { (pins } 20,19,18,17,10,11,16 \text { ) } \end{aligned}$ |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | 4.0 | 4.0 | $V$ min | $\mathrm{I}_{\text {SOURCE }}=40 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | 0.5 | 0.8 | V max | $\mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ |
| DYNAMIC PERFORMANCE |  |  |  |  |
| DMC Pulse Width | 5 | 5 | $\mu \mathrm{s}$ min | See Figure 3 |
| DMC Frequency | 100 | 100 | kHz max | Typical $\mathrm{f}_{\mathrm{DMC}}$ is 1.5 kHz with $\mathrm{C}_{\text {DMC }}=0.01 \mu \mathrm{~F}$ |
| CLK Frequency | 1.5 | 1.5 | MHz max |  |
| Propagation Delays |  |  |  |  |
| DMC HIGH to DAV HIGH | 5 | 7 | $\mu \mathrm{s}$ max | See Figure 3 |
| DMC HIGH to DAV LOW | 5 | 7 | $\mu \mathrm{s}$ max |  |
| DMC HIGH to BCD Data on B8, B4, B2, B1 | 5 | 5 | $\mu \mathrm{s}$ max |  |
| DMC LOW to Digit Strobe (D0-D5) LOW | 5 | 5 | $\mu \mathrm{s}$ max |  |
| POWER SUPPLY |  |  |  |  |
| $\mathrm{I}_{\mathrm{CC}}$ | 5 | 5 | $m A \max$ | During Conversion |
| IsS | 5 | 5 | $m A \max$ | During Conversion |
| $\mathrm{V}_{\text {CC }}$ Range | +5 to +17 | +5 to +17 | V | See Absolute Maximum Ratings |
| $V_{\text {SS }}$ Range | -5 to -17 | -5 to -17 | V |  |

[^55]| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ to DGND | 17V |
| $V_{\text {SS }}$ to DGND. | -17V |
| $V_{\text {CC }}$ to $\mathrm{V}_{\text {SS }}$ | +22V |
| Digital Outputs. | $\mathrm{V}_{\mathrm{CC}}$, DGND |
| Digital Inputs |  |
| DMC (Pin 13), CLK (Pin 12) | $\mathrm{V}_{\text {SS }}, \mathrm{V}_{\text {CC }}$ |
| All other Logic Inputs | DGND, +17V |
| Analog Inputs/Outputs |  |
| AGND to DGND (Positive Limitation) . . . $\mathrm{V}_{\text {CC }}$ or $\mathrm{V}_{\text {IROUT }}{ }^{*}$ |  |
| AGND to DGND (Negative Limitation). $\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {IROUT }}-20 \mathrm{~V} \dagger$ AIN (Pin 2), VREF1 (Pin 1), |  |
| BUFIN (Pin 4) . . . . . . . . . . . . . . . . . . VCC, VSS |  |
| IRJCT (Pin 6), IROUT (Pin 5) | +27V, AGND |
| Operating Temperature Range |  |
| AD7555KN (Plastic) . . . . . . . . . . . . . . . . 0 to $+70^{\circ} \mathrm{C}$ |  |
| AD7555BD (Ceramic) . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10s) | $+300^{\circ} \mathrm{C}$ |

VCC to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . +17V
VSS to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -17V
VCC to $V_{S S}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +22 V
Digital Outputs . . . . . . . . . . . . . . . . . . . . . . . VCC , DGND
Digital Inputs
DMC (Pin 13), CLK (Pin 12) . . . . . . . . . . . . . . V VSS ${ }_{\text {CC }}$
All other Logic Inputs . . . . . . . . . . . . . . . DGND, +17V
Analog Inputs/Outputs
AGND to DGND (Positive Limitation) . . . . $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\text {IROUT }}{ }^{*}$
AGND to DGND (Negative Limitation). $\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {IROUT }}-20 \mathrm{~V}^{\dagger}$
AIN (Pin 2), VREF1 (Pin 1),
BUFIN (Pin 4) . . . . . . . . . . . . . . . . . . . . VCC , VSS
IRJCT (Pin 6), IROUT (Pin 5) . . . . . . . . +27V, AGND
Operating Temperature Range
AD7555KN (Plastic) . . . . . . . . . . . . . . . . . . 0 to $+70^{\circ} \mathrm{C}$
AD7555BD (Ceramic) . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10s) . . . . . . . . . . . $+300^{\circ} \mathrm{C}$

```
Power Dissipation (package)
    Plastic (AD7555KN)
        To +50}\mp@subsup{}{}{\circ}\textrm{C}. . . . . . . . . . . . . . . . . . . . . . . . .1200mW
        Derate above +50}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ by. . . . . . . . . . . . . . 12mW/ }\mp@subsup{}{}{\circ}\textrm{C
    Ceramic (AD7555BD)
        To +50}\mp@subsup{0}{}{\circ}\textrm{C}. . . . . . . . . . . . . . . . . . . . . . . . . .1000mW
        Derate above +50}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ by. . . . . . . . . . . . . . 10mW/ }\mp@subsup{}{}{\circ}\textrm{C
    *Whichever is the least positive.
    \daggerWhichever is the least negative.
    NOTE:
    Do not apply voltages to any AD7555 digital output, AIN or
    \mp@subsup{V}{REF1}{}}\mathrm{ before V}\mp@subsup{V}{CC}{}\mathrm{ and }\mp@subsup{V}{SS}{}\mathrm{ are applied. Additionally, the
    voltages at AIN, VREF1 or any digital output must never
    exceed }\mp@subsup{V}{CC}{}\mathrm{ and }\mp@subsup{V}{SS}{}\mathrm{ (if an op amp output is used to drive
    AIN it must be powered by the AD7555 VCC and V
    voltages). Do not allow any digital input to swing below
    DGND.
```

CAUTION:
ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.


SYSTEM ELECTRICAL CHARACTERISTICS (TA $=\mathbf{0}$ to $+\mathbf{4} 5^{\circ} \mathrm{C}$ )
Characteristics refer to the system of Figures 6 a and 6 b . $\mathrm{V}_{\mathrm{CC}}$ $=+5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-5 \mathrm{~V}, \mathrm{~V}_{\text {REF } 1}=+4.096 \mathrm{~V}$, error count n calibrated to zero at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ as per procedure on page $10-65$ unless otherwise noted. Switch leakages and limitations in temperature performance of auxiliary components (such as the integrating capacitor) cause performance degradations above $+45^{\circ} \mathrm{C}$.

| CHARACTERISTIC | LIMIT | CONDITIONS/COMMENTS |
| :---: | :---: | :---: |
| Resolution | $41 / 2$ Digit $B C D$ <br> $51 / 2$ Digit BCD | $\begin{aligned} & \pm 20,000 \text { Counts } \\ & \pm 200,000 \text { Counts } \\ & \text { (See Note } 1 \text { ) } \end{aligned}$ |
| Relative Accuracy | $\pm 1$ Count max <br> $\pm 10$ Count max | $41 / 2$ Digit $B C D$ $51 / 2$ Digit BCD (See Notes 1 and 2) |
| Count Uncertainty Due to Noise (Flicker) | $\pm 1 / 2$ Count max <br> $\pm 2$ Counts max | $41 / 2$ Digit BCD $51 / 2$ Digit BCD (See Note 1) |
| Conversion Time | 610 ms max <br> $1,760 \mathrm{~ms}$ max | $41 / 2$ Digit BCD $51 / 2$ Digit $B C D$ (See Note 1) |

[^56]Applying the AD7555

| AD7555 PIN DESCRIPTION |  |  |
| :---: | :---: | :---: |
| ANALOG FUNCTIONS |  |  |
| $\mathrm{V}_{\text {REF1 }}$ | (Pin 1): | +4.096V Reference Input |
| AIN | (Pin 2): | Analog Input Voltage ( $\pm 2 \mathrm{~V}$ Full Scale) |
| AGND | (Pin 3): | Analog Signal Common Ground |
| BUFIN | (Pin 4): | To External Buffer Amplifier Input |
| IROUT | (Pin 5): | From Integrator Amplifier Output |
| IRJCT | (Pin 6): | To Integrator Amplifier Summing Junction |
| LOGIC INPUTS |  |  |
| $\overline{\text { COMP }}$ <br> HREN | $\begin{aligned} & (\operatorname{Pin} 7): \\ & (\operatorname{Pin} 8): \end{aligned}$ | Input from the external comparator. |
|  |  | High Resolution Enable, determines converter resolution |
|  |  | ```HREN = LOGIC LOW, Full Scale = \pm1.9999V ( }100\mu\textrm{V}\mathrm{ resolution)``` |
|  |  | $\begin{aligned} & \text { HREN }=\text { LOGIC HIGH, Full Scale }= \\ & \pm 1.99999 \mathrm{~V}(10 \mu \mathrm{~V} \text { resolution }) \end{aligned}$ |
| $\overline{\text { HOLD }}$ | (Pin 9): | Hold Input |
|  |  | HOLD = LOGIC HIGH, the ADC converts and updates the displays continuously as per the timing diagram of Figure 3. |
|  |  | $\overline{\text { HOLD }}=$ LOGIC LOW, the ADC is reset and conversion is disabled. Data from the last complete conversion con tinues to be displayed. To ensure most recent data is displayed, $\overline{\mathrm{HOLD}}$ should not be taken LOW when $\overline{\mathrm{DAV}}$ is HIGH. When HOLD returns HIGH, the next leading edge of DMC initiates a new conversion. |
| DMC | (Pin 13): | Display Multiplexer Clock, can be driven from an external logic source, or with the addition of an external capacitor, will self oscillate. With an external capacitor of $10,000 \mathrm{pF}, \mathrm{DMC}$ oscillates at approximately 1.5 kHz at a $5 \%$ to $10 \%$ duty cycle, suitable for display purposes. |
| CLK | (Pin 12): | Clock Input for maximum line rejection in the $41 / 2$ digit mode; $\begin{aligned} & 50 \mathrm{~Hz}: \mathrm{f}_{\mathrm{CLK}}=512 \mathrm{kHz}(=4.096 \mathrm{MHz} \\ & \quad \div 8) \end{aligned}$ |
|  |  | $\begin{aligned} & 60 \mathrm{~Hz}: \mathrm{f}_{\mathrm{CLK}}=614.4 \mathrm{kHz}(=4.915 \mathrm{MHz} \\ & \quad \div 8) \end{aligned}$ |
|  |  | $\begin{gathered} 50 / 60 \mathrm{~Hz}: \mathrm{f}_{\mathrm{CLK}}=409.6 \mathrm{kHz} \\ (=3.2768 \mathrm{MHz} \div 8) \end{gathered}$ |
|  |  | For maximum line rejection in the $51 / 2$ digit mode; $\begin{aligned} & 50 / 60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{CLK}}=1.024 \mathrm{MHz} \\ & (=4.096 \mathrm{MHz} \div 4) \end{aligned}$ |
| SCI | (Pin 15): | Serial Count In. Input to totalizing counter in the AD7555. SCI is normally connected to SC0 for direct count totalization. |
| SUPPLY INPUTS |  |  |
| $\mathrm{V}_{\text {CC }}$ | (Pin 28): | Positive Supply Input (+5V) |
| $V_{\text {SS }}$ | (Pin 14): | Negative Supply Input (-5V) |
| DGND | (Pin 21): | Digital Ground |


| LOGIC OUTPUTS |  |  |
| :---: | :---: | :---: |
| B8-B1 | $\begin{aligned} & (\text { Pins } 17- \\ & 20) \end{aligned}$ | BCD8 - BCD1 output, Active HIGH (See table 1) |
| D5 | (Pin 22): | $10^{-5}$ digit output, Active LOW in $51 / 2$ digit mode, stays HIGH in $41 / 2$ digit mode |
| $\overline{\mathrm{D} 4}-\overline{\mathrm{D} 1}$ | $\begin{aligned} & \text { (Pins 23- } \\ & 27) \end{aligned}$ | $10^{-4}-10^{-1}$ digit outputs, <br> Active LOW |
| D0 | (Pin 27): | $10^{\circ}$ /overflow/polarity output, Active LOW |
| SCC | (Pin 11): | System conversion complete, goes HIGH when conversion is complete, returns LOW on comparator crossing at end of phase 0 integration period. |
| SCO | (Pin 16): | Serial Count Out, a serial output pulse train proportional in length to the magnitude of AIN. SCO can be $\qquad$ externally pulled HIGH while DAV $=$ HIGH to display the error count " n " for calibration purposes (see page 9). |
| $\overline{\text { DAV }}$ | $(\operatorname{Pin~10):~}$ | Data Valid - When low, $\overline{\mathrm{DAV}}$ indicates that the data being presented on the BCD output bus is valid. $\overline{\mathrm{DAV}}$ goes high on the first positive edge of DMC after a conversion is complete and returns low two DMC pulses later. When it returns low, the digit counter is reset to $\overline{\mathrm{D} 0}$. This is termed the MASTER RESET. |


| DATA |  | B4 | B2 | B1 | LED DISPLAY WHEN USING 7447 SEGMENT DECODER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | I'1 |
| 1 | 0 | 0 | 0 | 1 | 1 |
| 2 | 0 | 0 | 1 | 0 | ご |
| 3 | 0 | 0 | 1 | 1 | 7 |
| 4 | 0 | 1 | 0 | 0 | 11 |
| 5 | 0 | 1 | 0 | 1 | = |
| 6 | 0 | 1 | 1 | 0 | 19 |
| 7 | 0 | 1 | 1 | 1 | 7 |
| 8 | 1 | 0 | 0 | 0 | - |
| 9 | 1 | 0 | 0 | 1 | E |
| OVERFLOW | 1 | 1 | 0 | 0 | ' ${ }^{\prime}$ |
|  | 0 | 0 | 0 | 0 | ¢! |
| $\underset{0}{\text { DIGIT }}$-1 | 0 |  |  | 0 | -1 |
| ONLY ${ }^{\text {+ }}$ | 1 | 1 |  | 0 | $\div$ |
| [ - |  |  |  |  |  |

Table 1. Output Coding

Component limitations such as switch leakage, as well as operational amplifier offset voltage and bias current (and the temperature dependency of these errors), are major obstacles when designing high resolution integrating A/D converters.
The AD7555 however, utilizes a patented quad slope conversion technique (Analog Devices Patent No. 3872466) to reduce the effects of such errors to second order efferts.
Figure 1 shows a simplified quad slope integrator circuit. The various inputs AGND (Analog Ground), VREF1, and AIN (Analog Input) are applied in sequence to the integrator via switches 1-3 (see Table 2), creating four slopes at the integrator output (phase 1-4 of Figure 2). If the equivalent summing junction voltage $\mathrm{V}_{\mathrm{S}}$ is precisely $0.5 \mathrm{~V}_{\text {REF1 }}$, the phase 1 and phase 2 integration times are equal, indicating there are no input errors. If $\mathrm{V}_{\mathrm{S}} \neq 0.5 \mathrm{~V}_{\mathrm{REF} 1}$ (due to amplifier offset voltage, bias current, etc.), an error count " $n$ " is obtained. The analog input integration cycle (phase 3 ) is subsequently lengthened or shortened by " $n$ " counts, depending on whether the error was positive or negative.

$V_{S}=V_{R E F 2}+V_{O S}+I_{B I A S} R_{1}+I_{\text {L.KGSW }} R_{1}$
Figure 1. Simplified Quad Slope Integrator Circuit


1. FOR $41 / 2$ DIGIT MODE, $K_{1}=10,240$
$\mathbf{t}=\mathbf{4} \times 1 / \mathrm{f}$ CLK, WHERE fCLK IS CLOCK FREQUENC:Y AT PIN 12
2. FOR $51 / 2$ DIGIT MODE, $K_{1}=102,400$
$t=2 /$ f CLK $^{2}$, WHERE fCLK iS CLOCK FREQUENCY AT PIN 12
3. $n=$ ERROR COUNT DUE TO AMPLIFIER OFFSETS ETC. AND CAN BE POSITIVE OR NEGATIVE.

## Figure 2. Quad Slope Integrator Output

The final effect is to reduce the analog input error terms to second order effects. This can be proven by solving the differential equations obtained during the phase 1 through phase 4 integration periods. Barring third (and higher) order effects, the solutions are given in equations 1 and 2.

$N_{(\text {AiN }<0)}=\underbrace{-K_{\mathrm{T}}\left[\frac{\text { AIN }}{V_{\text {REF1 }}}\right]}_{\text {IDEAL TERM }}-\underbrace{\mathrm{K}_{\mathrm{T}}\left[\frac{\text { AIN }}{V_{\text {REF1 }}}-1\right]\left[-a^{2}+\frac{\text { AGND }}{V_{\text {REF1 }}}(1+2 a)\right]}_{\text {ERROR TERM }}$

## WHERE:

$\mathrm{N}=$ Number of counts appearing at AD7555 Serial Count Out pin corresponding to the analog input voltage, AIN.
AIN = Analog Input Voltage to be digitized
$\mathrm{K}_{\mathrm{T}}=40960$ counts (41/2 Digit Mode) 409600 counts ( $51 / 2$ Digit Mode)
AGND $=$ Voltage at AD7555 pin 3 (AGND) measured with respect to $\mathrm{V}_{\text {REF1 }}$ and AIN signal common ground. (Ideally, AGND $=0 \mathrm{~V}$ )
$a$ is an error term equal to $\frac{2 \mathrm{~V}_{\mathrm{S}}-\mathrm{V}_{\mathrm{REF} 1}}{\mathrm{~V}_{\mathrm{REF} 1}}$
Ideally $a=0$ when $\mathrm{V}_{\mathrm{S}}=0.5 \mathrm{~V}_{\mathrm{REF} 1}$.
NOTE:
$\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{REF} 2}+\mathrm{V}_{\mathrm{OS} 1}+\mathrm{V}_{\mathrm{OS} 2}+\mathrm{I}_{\mathrm{B} 2} \mathrm{R}_{1}+\mathrm{I}_{\mathrm{SW} 0} \mathrm{R}_{1}$
WHERE:
$V_{\text {REF2 }}=0.5 V_{\text {REF1 }}$ if no error is present
$V_{\text {OS1 }}=$ Offset voltage of buffer amplifier A1 (required to buffer the effect of $\Delta \mathrm{R}_{\mathrm{ON}}$ of SW1-SW2)
$\mathrm{V}_{\mathrm{OS} 2}=$ Offset voltage of integrator amplifier A2
$\mathrm{I}_{\mathrm{B} 2} \mathrm{R}_{1}=$ Equivalent integrator amplifier offset voltage due to bias current of A2
$I_{\text {SWO }} R_{1}=$ Equivalent integrator amplifier offset voltage due to SWO leakage current.

If $\mathrm{AGND}=0$, then the error terms of EQN 1 and 2 contain only second order effects due to $a \neq 0$. Thus, the AD7555 is a powerful tool which allows high precision system performance to be obtained when using only moderate precision op amps.
Other advantages of the quad slope technique include bipolar operation using a single positive voltage reference, and the fact that since the comparator propagation delay is constant hysteresis effects are eliminated. (This is because the comparator always approaches the zero crossing from the same direction).

| Phase | Switch <br> Closed <br> (Figure 1) | Equivalent <br> Input <br> Voltage | Integration Time |
| ---: | :---: | :--- | :--- |
| 0 | SW3 | $\mathrm{V}_{\mathrm{REF} 1}-\mathrm{V}_{\mathrm{S}}$ | $\mathrm{t}_{00}=\mathrm{R}_{1} \mathrm{C}_{1}$ |
| 1 | SW 2 | AGND $-\mathrm{V}_{\mathrm{S}}$ | $\mathrm{t}_{01}=\mathrm{K}_{1} \mathrm{t}$ |
| 2 | SW 3 | $\mathrm{~V}_{\mathrm{REF} 1}-\mathrm{V}_{\mathrm{S}}$ | $\mathrm{t}_{02}=\left(\mathrm{K}_{1}+\mathrm{n}\right) \mathrm{t}$ |
| 3 | SW1 | AIN $-\mathrm{V}_{\mathrm{S}}$ | $\mathrm{t}_{03}=\left(2 \mathrm{~K}_{1}-\mathrm{n}\right) \mathrm{t}$ |
| 4 | SW3 | $\mathrm{V}_{\mathrm{REF} 1}-\mathrm{V}_{\mathrm{S}}$ | $\mathrm{t}_{04}=\left(2 \mathrm{~K}_{1}+\mathrm{n} \pm \mathrm{N}\right) \mathrm{t}$ |
| 5 | SW0 | RESET INTEGRATOR |  |

Table 2. Integrator Equivalent Input Voltages and Integration Times

## TIMING AND CONTROL

Figure 3 shows the AD7555 timing. SCC goes HIGH at the end of SCO indicating conversion is complete. DAV goes HIGH on the 1st leading edge of DMC after conversion is complete. New data is strobed into the data latches (see functional diagram) on the leading edge of the 2nd DMC. $\overline{\text { DAV }}$ returns low on the leading edge of the 3rd DMC.
$B C D$ data is placed on $B 1, B 2, B 4, B 8$ on the positive edge of DMC while the digit counter is incremented on the negative edges of DMC.
A reset phase (phase 0) is initiated on the 4th DMC after conversion is complete. SCC returns low at the phase 0 comparator crossing indicating a conversion start.
If the DMC oscillator is set up to free run (C8 in Figure 6b causes DMC to run at about 1.5 kHz ), the AD7555 will continuously convert and update the displays.
Externally controlling the generation of DMC pulses provides a means of controlling data outputting for computer interface applications. Pages 10-66 and 10-67 illustrate how to use this feature to interface the AD7555 to a microprocessor.

## DISPLAY

The output data format of the AD7555 is multiplexed BCD as per the Timing Diagram of Figure 3. The output code format is shown in Table 1.
Overflow causes digit 1 through digit 4 (digit 1 through digit 5 in $51 / 2$ digit mode) to output a BCD 12 (1100). Overflow does not affect digit 0 . Therefore, a positive overflow is dis-
 when using the 7447 seven-segment decoder.

## PRINTED CIRCUIT LAYOUT

To ensure performance with the system specifications Figures

5 a and 5 b show the recommended P.C. board layout for the AD7555. Figure 4 shows the component overlay for Figure 5a.


Figure 3. Timing Diagram (Self Start DPM Mode)


Figure 4. Component Overlay for Figure 5a

PCB Layout is reproduced on a one to one scale. Note that a pad already exists on the PCB layout for an AD584LH voltage reference, suitable for $41 / 2$ digit operation.


Figure 5a. Component Side


Figure 5b. Foil Side

## ANALOG CIRCUIT SET-UP AND OPERATION

The following steps, in conjunction with the analog circuitry of Figure 6a explain the selection of the various component values required for proper operation.

1. Selection of Integrator Components $R_{1}$ and $C_{1}$ Improper selection of the integrator time constant (time constant $=\mathrm{R}_{1} \mathrm{C}_{1}$ ) may cause excessive noise due to the integrator output level being too low, or may cause nonlinear operation if the integrator output attempts to exceed the rated output voltage of the amplifier. The integrator time constant $\mathrm{R}_{1} \mathrm{C}_{1}$ must be:

$$
\frac{\left(\mathrm{V}_{\mathrm{REF} 1}\right)\left(\mathrm{K}_{a}\right)}{\left(\mathrm{f}_{\mathrm{CLK}}\right)(7 \mathrm{~V})} \geqslant \mathrm{R}_{1} \mathrm{C}_{1} \geqslant \frac{\left(\mathrm{~V}_{\mathrm{REF} 1}\right)\left(\mathrm{K}_{a}\right)}{\left(\mathrm{f}_{\mathrm{CLK}}\right)\left(\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}\right)}
$$

Where:
$\mathrm{V}_{\mathrm{DD}}$ is the integrator amplifier positive supply voltage
$\mathrm{f}_{\mathrm{CLK}}$ is the clock frequency at pin 12 $\mathrm{K}_{a}=8.2 \times 10^{4}(41 / 2$ digit mode $)$ or $4.0 \times 10^{5}$ ( $51 / 2$ digit mode)

The integrating capacitor must be a low leakage, low dielectric absorption type such as teflon ( $51 / 2$ digit mode), polystyrene or polypropylene ( $41 / 2$ digit mode). To minimize noise injection, the outside foil of C 1 must be con-
nected to the output of the integrating amplifier, not to its summing junction.
The recommended maximum value for R 1 in both the $41 / 2$ digit and $51 / 2$ digit mode is $750 \mathrm{k} \Omega$. Higher values may cause noise injection.
2. Determing Conversion Time

Maximum conversion time occurs when $A_{I N}=-F S$ and is given by
$41 / 2$ DIGIT MODE
$\mathrm{t}_{\text {CONVERT }}=(325,760)\left(\mathrm{t}_{\text {CLK }}\right)+\mathrm{R}_{1} \mathrm{C}_{1}$
$51 / 2$ DIGIT MODE
${ }^{t_{\text {CONVERT }}}=(1,628,800)\left(\mathrm{t}_{\text {CLK }}\right)+\mathrm{R}_{1} \mathrm{C}_{1}$
Where:

$$
\begin{aligned}
& { }^{\mathrm{t}_{\mathrm{CLK}}}=\text { Period of CLK as measured at pin } 12 \\
& \mathrm{R}_{1} \mathrm{C}_{1}=\text { Integrator Time Constant }
\end{aligned}
$$

## 3. Initial Calibration

a. Adjust $\mathrm{V}_{\text {REF1 }}$ so that the voltage at pin $1\left(\mathrm{~V}_{\mathrm{REF} 1}\right)$ of the AD7555 is +4.0960 V .
b. Apply 0V to AIN and adjust R5 (VREF2 Adjust) for display 0.0000 . (See optional calibration procedure on the next page for more precise calibration.)


Figure 6a. Analog Circuit Diagram

## APPLICATION HINTS

1. See Note under Absolute Maximum Ratings for proper power sequencing and input/output voltage ratings.
2. For linear operation the absolute magnitude of AIN cannot exceed $1 / 2 \mathrm{~V}_{\mathrm{REF} 1}$. In no case must AIN be more negative than $V_{S S}$.
3. Do not leave unused CMOS inputs floating.
4. Check that integrator components R1 and C1 are chosen as per paragraph 1 of the setup and operation section on this page and that initial calibration as per paragraph 3 has been
accomplished. A resistor value no larger than 750 k is reccommended to minimize noise pickup.
5. For optimum normal mode noise rejection, use the crystal frequencies shown on page 10-60.
6. In order for the calibrate mode (on the next page) to display the error count properly it can be shown that
$\mathrm{V}_{\mathrm{REF} 2} \geqslant \mathrm{~V}_{\mathrm{REF} 1} \times 0.4883$
Specifically, for $\mathrm{V}_{\mathrm{REF} 1}=4.0960 \mathrm{~V}$
$\mathrm{V}_{\text {REF } 1} \geqslant 2 \mathrm{~V}$

## LOGIC AND DISPLAY CIRCUITRY

The AD7555 possesses $41 / 2$ digit accuracy with potential for $51 / 2$ digit resolution. Figure $6 b$ shows the logic and display circuitry when operating the AD7555 with this high resolution.

## MODIFYING THE FULL SCALE DISPLAY

Availability of the SCO and SCI terminals on the AD7555 provides flexibility for range-switching and modified dataformat applications.
For example, in the $51 / 2$ digit mode, inserting a $\div 5$ counter between SCO and SCI provides a full scale count at SCI of 39,999 counts ( $199,999 \div 5$ ).


Figure 6b. Logic and Display Circuitry (for 5 1/2 Digit Resolution)

## CALIBRATING THE AD7555

When the AD7555 is placed in the calibrate mode, any resulting error voltage in $\mathrm{V}_{\mathrm{S}}$ (summing junction voltage), due to drift, etc., will be contained in the resulting display. To display the error SC1 and SC0 must be taken HIGH (only allowable when $\overline{\mathrm{DAV}}$ is HIGH). In the calibrate mode the display indicates $+\mathfrak{b} .0480 \pm n(+b .04800 \pm n$ in $51 / 2$ digit mode) where $b$ indicates a blanked digit and $n$ is a number representing the reference input errors. This gives the change required in $V_{R E F}$ ( $\pm \triangle \mathrm{V}_{\mathrm{REF} 2}$ ) for proper calibration (ie., $\mathrm{n} \approx 0$ ). The exact relationship between $n$ and $\Delta V_{\text {REF2 }}$ can be shown to be equal to:

$$
\begin{aligned}
& \Delta \mathrm{V}_{\mathrm{REF} 2}=\frac{\left(\mathrm{V}_{\mathrm{REF} 1}\right) \mathrm{n}}{40,960+\mathrm{n}}(41 / 2 \text { digit operation }) \\
& \Delta \mathrm{V}_{\mathrm{REF} 2}=\frac{\left(\mathrm{V}_{\mathrm{REF} 1}\right) 10 \mathrm{n}}{40,960+10 \mathrm{n}}(51 / 2 \text { digit operation })
\end{aligned}
$$

For this capability to operate, $\left|\mathrm{V}_{\mathrm{REF} 2}\right|$ must be $1 / 2 \mathrm{~V}_{\mathrm{REF} 1} \pm 2 \%$.

Figure 7 shows the hardware connections for manual calibration. With the switch in the calibrate mode, adjust $\mathrm{V}_{\mathrm{REF}}$ (potentiometer R5 as shown in Figure 6a) until the display reads $+\mathfrak{b} .0480$ ( + b0.04800 in $51 / 2$ digit mode). The AD7555 is now calibrated to the center of its error correcting range.
Return the switch to normal to resume normal conversion.


Figure 7. Hardware Requirements for Manual Calibration of $n=0$

## Microprocessor Interfacing

AD7555 AS A POLLED INPUT DEVICE (MCS-85 SYSTEM) Figure 8 shows an AD7555/8085 interface. The DMC clock input of the AD7555 is controlled by the microcomputer via an output port of the 8155 .
Typical timing for this interface mode is shown in Figure 9. $\overline{\mathrm{DAV}}$ goes HIGH on the 1st DMC leading edge after SCC goes HIGH. It returns LOW on the rising edge of the 3rd DMC pulse. Digit zero is availabe on B1, B2, B4 and B8 at this time. The leading edge of the 4 th DMC pulse initiates a new conversion and places digit 1 on B1, B2, B4 and B8.

Table 3 shows a procedure for polling the AD7555.


Figure 8. AD7555 as a Polled Input Device


Figure 9. Timing Diagram for Operation as a Polled Input Device (8085/AD7555)


Table 3. Procedure for Interfacing the AD7555 as a Polled Input Device

## AD7555 AS AN INTERRUPTING INPUT DEVICE (MCS-85 SYSTEM)

The AD7555 DMC oscillator provides DMC pulses until SCC (System Conversion Complete) goes high. This causes an interrupt on the RST 7.5 line whereby the three-state buffer is activated and the microprocessor takes control of DMC. Table 4 shows a procedure for using the AD7555 in this mode. Figure 10 shows the basic hookup.


Figure 10. AD7555 as an Interrupting Input Device (MCS-85 System)

Interrupt Entry (SCC Goes High Causing Interrupt)
Fnable Threc-State Buffer (74126 as Shown in Figure 10) Put DMC HIGH


Put DMC LOW Read BCD Data (Digit 0) Put DMC HIGII Put DMC L.OW Read BCD.Data (Digit 1)


Read BCD Data (Digit 4)
Disable Three-State Buffer Return to Main Program

Table 4. Procedure for Interfacing the AD7555 as an Interrupting Input Device

5

## OPTO-ISOLATED SERIAL INTERFACE

Figure 11 shows a serial interface to the MCS-85 system. This system can accommodate a remote interface where a commonmode voltage is expected to exist between system grounds. The 8155 counter/timer is only 14 bits long, i.e., it can only count down from $2^{14}$; therefore SCO output from the AD7555 (20k counts full scale) has to be divided by 2 with consequent reduction in system resolution.
Port C of the 8155 is configured as a control port. Port B is an input port. This port configuration is necessary if sign information is required. Magnitude information is obtained by
interrogating the 8155 counter value. The rising edge of DAV is used to cause an interrupt on the RST 7.5 line. The value ( $\left.2^{14}-\frac{\mid S C O}{2} \right\rvert\,$ ) in the 8155 counter should now be read. When $\frac{2}{\text { DAV }}$ returns low the 8155 counter is reset to $\mathrm{FF}_{\mathrm{H}}$. Sign information is checked at this time since $\overline{D_{0}}$ BCD data is present and stable on the BCD bus (see Figure 9). The B2 line of the $B C D$ bus is latched into port $B$ by the signal on $\bar{B}$ STB i.e. the falling edge of DAV. This causes a rising edge signal on BF (buffer full) to call the 8085 CPU to read the B2 bit. B2 bit is HIGH for negative data, LOW for positive data.


SYSTEM RESOLUTION CAN BE INCREASED BY
PROVIDING SUFFICIENT COUNTER CAPACITY TO TOTALIZE 20k (OR 200k) COUNTS.

Figure 11. Optically Isolated Serial AD7555/MCS-85 Interface (Full Scale $=10,000$ Counts)


## 28-PIN PLASTIC DIP (SUFFIX N)



FEATURES
8- and 10-Bit Resolution
$20 \mu$ s Conversion Time
Microprocessor Compatibility
Very Low Power Dissipation
Parallel and Serial Outputs
Ratiometric Operation
TTL/DTL/CMOS Logic Compatibility CMOS Monolithic Construction

## GENERAL DESCRIPTION

The AD7570 is a monolithic CMOS 10 -bit successive approximation A/D converter on a 120 by 135 mil chip, requiring only an external comparator, reference and passive clocking components. Ratiometric operation is inherent, since an extremely accurate multiplying DAC is used in the feedback loop.
The AD7570 parallel output data lines and Busy line utilize three-state logic to permit bussing with other A/D output and control lines or with other I/O interface circuitry. Two enables are available: one controls the two MSBs; the second controls the remaining 8 LSBs. This feature provides the control interface for most microprocessors which can accept only an 8 -bit byte.
The AD7570 also provides a serial data output line to be used in conjunction with the serial synchronization line. The clock can be driven externally or, with the addition of a resistor and a capacitor, can run internally as high as 0.6 MHz allowing a total conversion time ( 8 bits) of typically $20 \mu \mathrm{~s}$. An 8 -bit short cycle control pin stops the clock after exercising 8 bits, normally used for the " J " version ( 8 -bit resolution).
The AD7570 requires two power supplies, a +15 V main supply and $\mathrm{a}+5 \mathrm{~V}$ (for TTL/DTL logic) to +15 V (for CMOS logic) supply for digital circuitry. Both analog and digital grounds are available.

The AD7570 is a monolithic device using a proprietary CMOS process featuring a double layer metal interconnect, on-chip thin-film resistor network and silicon nitride passivation ensuring high reliability and excellent long term stability.


FUNCTIONAL DIAGRAM



| PARAMETER ${ }^{1}$ | VERSIONS | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | OVER SPECIFIED <br> TEMP. RANGE |
| :--- | :---: | :--- | :--- |

" J " version parameters specified for $\overline{\mathrm{SC8}}=0$.
${ }^{2} \mathrm{~V}_{\mathrm{INL}}$ and $\mathrm{V}_{\mathrm{NH}}$ specifications applicable to all digital inputs except COMP. COMP terminal must be driven with CMOS levels (i.e., comparator output pullup must be tied to $\mathrm{V}_{\mathrm{CC}}$ ).
${ }^{3} \mathrm{I}_{\mathrm{NL}}, \mathrm{I}_{\mathrm{INH}}$ specifications not applicable to CLK terminal. See "CLK input current" in specifications table.
${ }^{4}$ STRT falling edge should not coincide with CLK in falling edge.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

$V_{D D}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +17 V
VCC to GND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +17V
$\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{DD}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . +0.4 V
VREF to GND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
Analog Input to GND. . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
Digital Input Voltage Range . . . . . . . . . . . . . V $\mathrm{V}_{\mathrm{DD}}$ to GND
$\mathrm{I}_{\text {OUT1 }}, \mathrm{I}_{\text {OUT2 }}$. . . . . . . . . . . . . . . . . . . . . . . . .-0.3V, ${ }^{-0 .}$
Power Dissipation (package)
up to $+50^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . . 1000 mW
Derate above $+50^{\circ} \mathrm{C}$ by. . . . . . . . . . . . . . . . . . . $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Operating Temperature. . . . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## ORDERING INFORMATION

| Resolution | Temperature Range |
| :---: | :---: |
|  | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 8 -Bit | AD7570J |
| 10 -Bit | AD7570L |

Suffix D: Ceramic Package

PIN CONFIGURATION

## CAUTION:

1. Do not apply voltages higher than $\mathrm{V}_{\mathrm{CC}}$ or less than GND to any input/output terminal except $\mathrm{V}_{\text {REF }}$ or AIN.
2. The digital control inputs are zener protected; however permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.
3. $\mathrm{V}_{\mathrm{CC}}$ should never exceed $\mathrm{V}_{\mathrm{DD}}$ by more than 0.4 V , especially during power ON or OFF sequencing.


## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 1. ${ }^{\prime} D D I^{\prime} C C$ vs. $f_{C L K}$ at Different Temperatures


Figure 2. $f_{C L K}$ vs. $R$ and $C$ at $V_{C C}=+5 V,+15 V$


Figure 3. Differential Nonlinearity vs. $V_{D D}$


Figure 4. Gain Error vs. $V_{D D}$ (Normalized for $\left.V_{D D}=15 \mathrm{~V}\right)$

## TEST CIRCUITS



Figure 5. Dynamic Crossplot Accuracy Test

## PIN FUNCTION DESCRIPTION

## INPUT CONTROLS

1. Convert Start (pin 25 - STRT)

When the start input goes to Logical " 1 ", the MSB data latch is set to Logic " 1 " and all other data latches are set to Logic " 0 ". When the start input returns low, the conversion sequence begins. The start command must remain high for at least 500 nanoseconds. If a start command is reinitiated during conversion, the conversion sequence starts over.
2. High Byte Enable (pin $20-\mathrm{HBEN}$ )

This is a three-state enable for the bit 9 (MSB) and bit 8. When the control is low, the output data lines for bits 9 and 8 are floating. When the control is high, digital data from the latches appears on the data lines.
3. Low Byte Enable (pin 21 - LBEN)

Same as High Byte Enable pin, but controls bits 0 (LSB) through 7.
4. Busy Enable (pin 27 - BSEN)

This is an interrogation input which requests the status of the converter, i.e., conversion in process or convert complete. The converter status is addressed by applying a Logic " 1 " to the Busy Enable. (See Busy under Output Functions.)
5. Short Cycle 8 Bits (pin 26 - SC8)

With a Logic " 0 " input, the conversion stops after 8 bits reducing the conversion time by 2 clock periods. This control should be exercised for proper operation of the " J " version. When a Logic " 1 " is applied, a complete 10 -bit conversion takes place ("L" version).
6. Clock (pin 24 - CLK)

With an external RC connected, as shown in the figure below, clock activity begins upon receipt of a Convert-Start command to the A/D and ceases upon completion of conversion. An external clock (CMOS or TTL/DTL levels) can directly drive the clock terminals, if required. Figure 2 shows the internal CLK frequency versus $R$ and $C$. If $V_{C C}$ is $<4.75 \mathrm{~V}$, the internal CLK will not operate.


## Generating Internal Clock Frequency

7. $\mathrm{V}_{\mathrm{DD}}$ (pin 1)
$\mathrm{V}_{\mathrm{DD}}$ is the positive supply for all analog circuitry plus some digital logic circuits that are not part of the TTL compatible input/output lines (back-gates to the P-channel devices). Nominal supply voltage is +15 V .
8. $\mathrm{V}_{\mathrm{CC}}$ (pin 22)
$\mathrm{V}_{\mathrm{CC}}$ is the logic power supply. If +5 V is used, all control inputs/outputs (with the exception of comparator terminal) are DTL/TTL compatible. If +15 V is applied, control inputs/outputs are CMOS compatible.

## OUTPUT FUNCTIONS

1. Busy (pin $28-\overline{\text { BUSY }}$ )

The Busy line indicates whether conversion is complete or in process. Busy is a three-state output and floats until the Busy-Enable line is addressed with a Logic " 1 ". When addressed, Busy will indicate either a " 1 " (conversion complete) or a " 0 " (conversion in process).
2. Serial Output (pin $8-\mathrm{SRO}$ )

Provides output data in serial format. Data is available only during conversion. When the A/D is not converting, the Serial Output line "floats." The Serial Sync (see next function) must be used, along with the Serial Output terminal to avoid misinterpreting data.
3. Serial Synchronization (pin 9 - SYNC)

Provides 10 positive edges, which are synchronized to the Serial Output pin. Serial Sync is floating if conversion is not taking place.
Note that all digital inputs/outputs are TTL/DTL compatible when $\mathrm{V}_{\mathrm{CC}}$ is +5 V , and CMOS compatible when $\mathrm{V}_{\mathrm{CC}}$ is +15 V .

| PIN |  |  |
| :---: | :--- | :--- |
| NO. | MNEMONIC | FUNCTION |
| 1 | V $_{\text {DD }}$ | Positive Supply ( +15 V ) |
| 2 | V REF $^{2}$ | Voltage REFerence ( $\pm 10 \mathrm{~V}$ ) |
| 3 | AIN | Analog INput |
| 4 | OUT1 | DAC Current OUTput 1 |
| 5 | OUT2 | DAC Current OUTput 2 |
| 6 | AGND | Analog GrouND |
| 7 | COMP | COMParator |
| 8 | SRO | SeRial Output |
| 9 | SYNC | Serial SYNChronization |
| 10 | DB9 | Data Bit 9 (MSB) |
| 11 | DB8 | Data Bit 8 |
| 12 | DB7 | Data Bit 7 |
| 13 | DB6 | Data Bit 6 |
| 14 | DB5 | Data Bit 5 |
| 15 | DB4 | Data Bit 4 |
| 16 | DB3 | Data Bit 3 |
| 17 | DB2 | Data Bit 2 |
| 18 | DB1 | Data Bit 1 |
| 19 | DB0 | Data Bit 0 (LSB) |
| 20 | HBEN | High Byte ENable |
| 21 | LBEN | Low Byte ENable |
| 22 | VCC | Logic Supply ( +5 FV to +15V) |
| 23 | DGND | Digital GrouND |
| 24 | CLK | CLocK |
| 25 | STRT | STaRT |
| 26 | SC8 | Short Cycle 8 Bits |
| 27 | BSEN | BuSy ENable |
| 28 | BUSY | BUSY |

Table 1. Function Table

## FUNCTIONAL ANALYSIS

## BASIC DESCRIPTION

The AD75.70 is a monolithic CMOS A/D converter which uses the successive approximations technique to provide up to 10 bits of digital data in a serial and parallel format. Most A/D applications require the addition of only a comparator and a voltage or current reference.
In the successive approximations technique, successive bits, starting with the most significant bit (DB9) are applied to the input of the D/A converter. The DAC output is then compared to the unknown analog input voltage (AIN) using a zero crossing detector (comparator). If the DAC output is greater than AIN, the data latch for the trial bit is reset to zero, and the next smaller data bit is tried. If the DAC output is less than AIN, the trial data bit stays in the " 1 " state, and the next smaller data bit is tried.

Each successive bit is tried, compared to AIN, and set or reset in this manner until the least significant bit (DB0) decision is made. At this time, the AD7570 output is a valid digital representation of the analog input, and will remain in the data latches until another convert start (STRT) is applied.

## TIMING DESCRIPTION

Figure 6 is the AD7570 timing diagram, showing the successive trials and decisions for each data bit. When convert start
(STRT) goes HIGH, the MSB(DB9) is set to the Logic " 1 " state, while DB0 through DB8 are reset to the " 0 " state.
Two clock pulses plus 200ns after STRT returns LOW, the MSB decision is made, and DB8 is tried. Each succeeding trial and decision is made at $\mathrm{t}_{\mathrm{CLK}}+200 \mathrm{~ns}$.

Serial NRZ data is available during conversion at the SRO terminal. SYNC provides 10 positive edges which occur in the middle of each serial output bit. SYNC out must be used in conjunction with SRO to avoid misinterpretation of data. Both SYNC and SRO "float" when conversion is not taking place.

## 8-BIT SHORT CYCLE NOTES

If the AD7570 is short cycled to 8 bits $(\overline{\mathrm{SC} 8}=0 \mathrm{~V})$, the following will occur:

1. The SYNC terminal will provide 8 , instead of 10 , positive output pulses.
2. DB1 goes "high" coincident with the LSB (DB2 is the LSB when short cycled to 8 bits) decision, and remains high until another STRT is initiated. DBO remains in the " 0 " state.
3. $\overline{\text { BUSY }}$ goes "high" one clock period after the DB2 (DB2 is the LSB when short cycled) decision is made.


## NOTES:

1. INTERNAL CLOCK RUNS ONLY DURING CONVERSION CYCLE (EXTERNAL CLOCK SHOWN).
2. EXTERNALLY INITIATED.
3. SERIAL SYNC LAGS CLOCK BY $\approx 200 \mathrm{~ns}$.
4. DOTTED LINES INDICATE "FLOATING" STATE.
5. FOR ILLUSTRATIVE PURPOSES, SERIAL OUT SHOWN AS 1101001110.
6. CROSS HATCHING INDICATES "DON'T CARE" STATE.
7. SET AND RESET OF OUTPUT DATA BITS LAGS CLOCK POSITIVE EDGE BY $\approx 200 \mathrm{~ns}$.
8. SHOWN FOR $\overline{S C 8}=1$.

Figure 6. AD7570 Conversion Timing Sequence
2.

## DYNAMIC PERFORMANCE

The upper clock frequency limitation (hence the conversion speed limitation) of the AD7570 is due to the output settling characteristics of the current weighting DAC in conjunction with the propagation delay of the comparator, not to speed limitations in the digital logic.

## DAC EQUIVALENT CIRCUIT

The D/A converter section of the AD7570 is a precision 10-bit multiplying DAC. The simplified DAC circuit, shown in Figure 7, consists of ten single-pole-double-throw current steering switches and an "inverted" R-2R current weighting network. (For a complete description of the DAC, refer to the AD7520 data sheet.)

The output resistance and capacitance at OUT1 (and OUT2) are code dependent, exhibiting resistive variations from 0.5 " $R$ " to 0.75 " $R$ ", and capacitive variations from 40 pF to 120 pF .


Figure 7. DAC Circuit

## SETTLING TIME ANALYSIS

Due to the changing COUT1 and ROUT1, the time constant on OUT1 falls anywhere between 250 and 900 ns, depending on the instantaneous state of the AD7570 digital output code.

Worst case settling requirements occur when a trial bit causes the OUT1 terminal to charge towards a final value which is precisely $1 / 2$ LSB beyond zero crossing. When this occurs, the trial bit must settle and remain within $1 / 2$ LSB of final value, or an incorrect decision will be made by the comparator.
For 10 -bit accuracy, the first MSB must settle to within $0.1 \%$ of final value; the second MSB to within $0.2 \%$. The LSB settling requirement is only $50 \%$ of the LSB value. Figure 8 illustrates the settling time available during a given clock period. The pulse shown on the OUT1 terminal falling midway between $t_{0}$ and $t_{3}$ is a feedthrough from internal clock mechanisms and is due primarily to bonding wire and header capacitance. Two methods may be used to reduce the OUT1 settling time:

1. Load OUT1 with a 1 k resistor. This reduces the time constant by a factor of 10 . Further reduction of the $1 \mathrm{k} \Omega$ load reduces the amount of comparator overdrive, thus increasing the comparator propagation delay, resulting in a reduction of available settling time ( t 1 - to on Figure 8).
2. Use a zero input impedance comparator. Figure 9 illustrates a comparator circuit which has an input impedance of approximately $26 \Omega$. Proper circuit layout will provide 10 -bit accuracy for clock frequencies $>500 \mathrm{kHz}$.

notes
3. "tsettling" $\left(t_{1}-t_{0}\right)$ is the time requiren for the outi terminal to SETTLE WITHIN $\pm 1 / 2 L$ LSB OF THE FINAL VALUE.
4. "ItOMP" $\left(t_{2}-t_{1}\right)$ IS THE COMPARATOR SWITCHING TIME.
5. "tDELAY" ${ }^{(t)}-t_{2}$ IS AN INTERNALLY
APPROXIMATELY 400 NANOSECONDS.
6. COMPARATOR OUTPUT IS LATCHES AT TIME $t_{2}$.

Figure 8. Expanded Timing Diagram


Figure 9. Current Comparator With Low Input Impedance

## OPERATION GUIDELINES

## UNIPOLAR BINARY OPERATION

Figure 10 shows the circuit connections required for unipolar analog inputs. If positive analog inputs are to be quantized, $\mathrm{V}_{\text {REF }}$ must be negative, and the OUT1 (pin 4) terminal of the AD7570 must be connected to the " + " comparator input. For negative analog inputs, $\mathrm{V}_{\text {REF }}$ must be positive, and the OUT1 terminal connected to the "-" input of the comparator.
For clarity, the digital control functions have been omitted from the diagram. For proper use of the digital input/output control functions, refer to the pin function description.

The input voltage/output code relationship for unipolar operation is shown in Table 2. Due to the inherent multiplying capability of the internal D/A converter, the AD7570 can accurately quantize full scale ranges of 10 V to 1 V . It should be noted, however, that for smaller full scale ranges, the resolution and speed limitations of the comparator impose a limitation on the maximum conversion rate.

## BIPOLAR (OFFSET BINARY) OPERATION

Figure 11 shows the AD7570 configured for offset binary (modified 2's complement) operation. Input voltage/output codes are shown in Table 3.

Amplifier A1, in conjunction with resistors R1, R2, and R3, offsets the bipolar analog input by full scale, and reduces its gain by a factor of 2 . The analog signal applied to the AIN terminal is, therefore, a unipolar signal of 0 to $+V$ or 0 to -V , depending on the polarity of $\mathrm{V}_{\mathrm{REF}}$.

## ADJUSTMENT PROCEDURES UNIPOLAR OPERATION

## Gain Adjustment

1. Apply continuous start commands to the STRT input of the AD7570.
2. Apply full scale minus $1-1 / 2$ LSB to AIN.
3. Observe the SRO terminal as described under zero offset procedure above, and adjust the gain potentiometer (R4) until the LSB flickers between 0 and 1, and all other data bits equal " 1 ". An alternate method is to adjust $\mathrm{V}_{\text {REF }}$ instead of using R4.


NOTE:
if positive $V_{\text {ref }}$ is used, the analog input range is o to - $V_{\text {ref, }}$ and the COMPARATOR'S ( - ) INPUT' SHOULD BE CONNECTED TO OUT1 (PIN 4) OF THE AD7570.

Figure 10. Unipolar Operation


NOTE: IF POSITIVE V ${ }_{\text {REF }}$ IS USED, CONNECT MINUS INPUT OF COMPARATOR TO OUT1 (PIN 4) OF THE AD7570.

Figure 11. Bipolar Operation

Table 2. Unipolar Operation

| Analog Input (AIN) | Digital Output Code |
| :---: | :---: |
| Notes 1, 2, 3 | MSB LSB |
| FS - 1LSB | 1111111111 |
| FS - 2LSB | 1111111110 |
| 3/4 FS | 1100000000 |
| $1 / 2 \mathrm{FS}+1 \mathrm{LSB}$ | 1000000001 |
| $1 / 2 \mathrm{FS}$ | 1000000000 |
| 1/2 FS - 1LSB | 0111111111 |
| 1/4 FS | 0100000000 |
| 1LSB | 0000000001 |
| 0 | 0000000000 |

## NOTES:

1. Analog inputs shown are nominal center values of code.
2. "FS" is full scale, i.e., $\left(-\mathrm{V}_{\text {REF }}\right)$.
3. For 8 -bit operation, 1 LSB equals ( $-\mathrm{V}_{\text {REF }}$ ) ( $2^{-8}$ ); for 10 -bit operation, 1 LSB equals $\left(-V_{\text {REF }}\right)\left(2^{-10}\right)$.

Table 3. Bipolar Operation

| Analog Input (AIN) | Digital Output Code |
| :---: | :---: |
| +(FS - 1LSB) | 1111111111 |
| +(FS - 2LSB) | 1111111110 |
| +(1/2 FS) | 1100000000 |
| +(1LSB) | 1000000001 |
| 0 | 1000000000 |
| -(1LSB) | 0111111111 |
| -(1/2 FS) | 0100000000 |
| -(FS - 1LSB) | 0000000001 |
| -FS | 0000000000 |

## NOTES:

1. Analog inputs shown are nominal center values of code.
2. "FS" is full scale; i.e., ( $V_{\text {REF }}$ ).
3. For 8 -bit operation, 1LSB equals ( $-\mathrm{V}_{\mathrm{REF}}$ ) $\left(2^{-7}\right)$; for 10 -bit operation, 1LSB equals $\left(-V_{\text {REF }}\right)\left(2^{-9}\right)$.
4. If an external clock is used, the negative transition of STRT should not coincide with the trailing edge of the clock input.

## OPERATING PRECAUTIONS

1. Do not allow $\mathrm{V}_{\mathrm{CC}}$ to exceed $\mathrm{V}_{\mathrm{DD}}$. In cases where $\mathrm{V}_{\mathrm{CC}}$ could exceed $\mathrm{V}_{\mathrm{DD}}$, the diode protection scheme in Figure 12 is recommended.
2. Do not apply voltages greater than $\mathrm{V}_{\mathrm{CC}}$ or lower than ground to any digital output from sources which can supply $>20 \mathrm{~mA}$.
3. Do not apply voltages (from a source which can supply more than 5 mA ) lower than ground to the OUT1 or OUT2 terminal (see Figure 12).


Figure 12. Diode Protection Scheme

## APPLICATIONS



NOTES:

1. ALL PC TRACES ON BOTTOM OF BOARD.
2. LAYOUT SHOWN TERMINATES OUT1 INTO + INPUT OF AD311 TYPE COMPARATOR $\left(V_{\text {REF }}=-10 \mathrm{~V}\right.$, AIN $=0$ TO $\left.+10 \mathrm{~V}\right)$.

Figure 13. PC Layout (Top View)

## BUSING MULTIPLE AD7570 OUTPUTS

Several AD7570's may be paralleled to a data bus to provide an A/D converter per analog channel, this providing increased system throughput rate. For example, Figure 14 shows such a system for 12 AD7570's in parallel.

The three-state output logic enables of each AD7570 is controlled by its own BUSY (status) outputs. Thus, data is

NOTE: BSEN ON EACH AD7570 IS "ENABLED" (LOGIC 1).

available at the A/D output only after conversion is complete, and until another "convert start" is initiated. The timing diagram of Figure 15 illustrates how the STRT signals of the twelve AD7570's might be staggered to provide a total system throughput twelve times as great as the classic method of data acquisition (an analog multiplexer feeding multichannel analog data to a single A/D converter).

## MICROPROCESSOR INTERFACE

Since most 8-bit microprocessors utilize a bidirectional data bus, each input peripheral (such as the AD7570) must be capable of isolating itself from the data bus when other I/O devices, memory, or the CPU takes control of the bus. The AD7570 output data and status (BUSY) lines all utilize threestate logic to provide this requirement.

Figure 16 illustrates a method of interfacing a TTY keyboard and printer to the AD7570, using an 8080 microprocessor as the interface controller.

The program (stored in Read Only Memory) waits for a keystroke on the TTY keyboard. When a keystroke is detected, an A/D conversion is started. When conversion is complete, the 8080 reads in the binary data from the AD7570, converts it to ASCII, and prints out the decimal number (preceded by a carriage return and line feed) on the teletype printer.
More specifically, the main sequence of events would be as follows:

1. When a TTY keystroke is detected by the CPU (via the UAR/T Receiver), a "convert start". (STRT) is applied to the AD7570.
2. BSEN is enabled, placing BUSY (conversion status) on the data bus. When the 8080 detects BUSY $\equiv 1$, conversion is complete, and BSEN is disabled, causing BUSY to return to its floating state.
3. LBEN is enabled, and the eight least significant data bits (DB0-DB7) are applied to the data bus for subsequent transfer to the 8080 . When the data transfer is complete, LBEN is disabled, and DB0-DB7 return to their floating state.
4. HBEN is enabled, and the two most significant AD7570 data bits (DB8 and DB9) are applied to the data bus for subsequent transfer to the 8080. When the data transfer is complete, HBEN is disabled, and DB8 and DB9 return to their floating state.
5. The 8080 (in conjunction with the programmed Read Only Memory) performs a binary to decimal conversion.
6. $\overline{\text { SWE }}$ (Status Word Enable) on the UAR/T transmitter is enabled, applying XBMT (Transmitter Buffer Empty) to the data bus. When a Logic " 1 " is detected by the 8080 , $\overline{\text { SWE }}$ is disabled, and XBMT returns to a floating state.
7. TDS (Transmitter Data Strobe) strobes the converted decimal number into the UAR/T transmitter for subsequent serial clocking into the keyboard.

The interface scheme shown below is only one example of a myriad of possible data acquisition/control systems which could conveniently use the AD7570 to provide digital data to a microprocessor or minicomputer bus.


Figure 16. Microprocessor Controlled TTY/ADC Interface

## TERMINOLOGY

## Resolution

Resolution is the relative value of the LSB, or $2^{-\mathrm{n}}$ for binary devices, for $n$-bit converters. It may be expressed as 1 part in $2^{\mathrm{n}}$, as a percentage, in parts-per-million, or simply by " n bits."

## Relative Accuracy

Relative accuracy error is the difference between the nominal and actual ratios to full scale of the analog value corresponding to a given digital input, independently of the full-scale calibration. This error is a function of the linearity of the converter, and is usually specified at less than $\pm 1 / 2$ LSB.

## Gain Error

The "gain" of a converter is that analog scale factor setting that establishes the nominal conversion relationship, e.g., 10 V full scale. It is adjusted either by setting the feedback resistor of a DAC, the input resistor in a current-comparing ADC, or the reference (voltage or current).

## Differential Nonlinearity

In a converter, differential linearity error describes the variation in the analog value of transitions between adjacent pairs of digital numbers, over the full range of the digital input or output. If each transition is equal to its neighbors (i.e., 1LSB), the differential nonlinearity is zero. If a transition differs from one of its neighbors by more than 1LSB (e.g., if, at the transition 011. 11 to $100 \ldots 00$, the MSB is low by 1.1 LSB ), a D/A converter can be non-monotonic, or an A/D converter using it may miss one or more codes. A specified maximum differential nonlinearity of 1LSB ensures that monotonic behavior exists.

## Output Leakage Current

Current which appears at the OUT1 terminal when all digital output (DB0 through DB9) are LOW, or on the OUT2 terminal when all digital outputs are HIGH. The effect of output leakage current will be on the offset of the A/D converter.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


28 Pin Ceramic Dip

## PRELIMINARY TECHNICAL DATA

FEATURES

8 -Bit Resolution<br>No Missed Codes over Full Temperature Range Fast Conversion Time: $15 \mu \mathrm{~s}$<br>Interfaces to $\mu$ P like RAM, ROM or Slow - Memory<br>Low Power Dissipation: 30mW<br>Ratiometric Capability<br>Single +5V Supply<br>Low Cost<br>Internal Comparator and Clock Oscillator

## GENERAL DESCRIPTION

AD 7574 is a low-cost, 8 -bit $\mu$ P compatible ADC which uses the successive-approximations technique to provide a conversion time of $15 \mu \mathrm{~s}$.
Designed to be operated as a memory mapped input device, the AD7574 can be interfaced like static RAM, ROM, or slow memory. It's $\overline{\mathrm{CS}}$ (decoded device address) and $\overline{\mathrm{RD}}$ ( $\overline{\text { READ }} / \overline{\text { WRITE }}$ control) inputs are available in all $\mu \mathrm{P}$ memory systems. These two inputs control all ADC operations such as starting conversion or reading data. The ADC output data bits use three-state logic, allowing direct connection to the $\mu \mathrm{P}$ data bus or system input port.
Internal clock, +5 V operation, on-board comparator and interface logic, as well as low power dissipation ( 30 mW ) and fast conversion time make the AD7574 ideal for most. ADC $/ \mu \mathrm{P}$ interface applications. Small size ( 18 - pin DIP) and monolithic reliability will find wide use in avionics, instrumentation, and process automation applications.

## ORDERING INFORMATION

| Differential Nonlinearity | Temperature Range and Package |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Plastic | Ceramic | Ceramic |  |
|  | $0^{\circ} \mathrm{C}$ to $+\mathbf{7 0}{ }^{\circ} \mathrm{C}$ | $-\mathbf{2 5}{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| $\pm 7 / 8 \mathrm{I} . \mathrm{SB}$ | AD 7574 JN | ${ }^{1} \mathrm{AD} 7574 \mathrm{AD}$ | ${ }^{1} \mathrm{AD} 7574 \mathrm{SD}$ |  |
| $\pm 3 / 4 \mathrm{SB}$ | AD 7574 KN | ${ }^{1} \mathrm{AD} 7574 \mathrm{BD}$ | ${ }^{1} \mathrm{AD} 7574 \mathrm{TD}$ |  |

[^57] part number shown. See note 1, next page for details.



PIN CONFIGURATION


## CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.

DC SPECIFICATIONS $\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=-10 \mathrm{~V}\right.$, Unipolar Configuration, $R_{C L K}=180 \mathrm{k} \Omega, C_{C L K}=100 \mathrm{pF}$, unless otherwise noted)

| PARAMETER |  |  |  |
| :--- | ---: | :--- | :--- | :--- |


$\left(V_{D D}=+5 \mathrm{~V}, C_{C L K}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{CLK}}=180 \mathrm{k} \Omega\right.$ unless otherwise noted $)$

| SYMBOL | SPECIFICATION | LIMIT at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\begin{gathered} \text { LIMIT at } \\ \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }} \end{gathered}$ | $\begin{gathered} \text { LIMIT at } \\ \mathrm{T}_{\mathbf{A}}=\mathrm{T}_{\text {max }} \end{gathered}$ | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC RAM INTERFACE MODE (See Figure 1 and Table 1) |  |  |  |  |  |
| $\begin{aligned} & { }^{\mathrm{t}} \mathrm{CS} \\ & { }^{\mathrm{t}} \text { WSCS } \end{aligned}$ | $\overline{\mathrm{CS}}$ Pulse Width Requirement $\overline{\mathrm{RD}}$ to $\overline{\mathrm{CS}}$ Setup Time | $\begin{aligned} & 100 \mathrm{~ns} \min \\ & 0 \mathrm{~min} \end{aligned}$ | $\begin{aligned} & 150 \mathrm{~ns} \text { min } \\ & 0 \mathrm{~min} \end{aligned}$ | $\begin{aligned} & 150 \mathrm{~ns} \text { min } \\ & 0 \mathrm{~min} \end{aligned}$ |  |
| ${ }^{t} \mathrm{CBPD}$ | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{BUSY}}$ Propagation Delay | 90ns typ <br> 120ns max <br> 120ns typ <br> 150ns max | 70ns typ 120ns max 100ns typ 150 ns max | $\left.\begin{array}{l} 150 \text { ns typ } \\ 180 \text { ns max } \\ 180 \text { ns typ } \\ 200 \text { ns max } \end{array}\right]$ | $\begin{aligned} & \overline{\text { BUSY }} \text { Load }=20 \mathrm{pF} \\ & \overline{\overline{\text { BUSY}}} \text { Load }=100 \mathrm{pF} \end{aligned}$ |
| $\begin{aligned} & \text { t }{ }^{\text {BSRR }} \\ & { }^{\text {t}} \mathrm{BSCCS} \end{aligned}$ | $\overline{\text { BUSY }}$ to $\overline{\mathrm{RD}}$ Setup Time $\overline{\text { BUSY }}$ to $\overline{\mathrm{CS}}$ Setup Time | 0 min 0 min | 0 min 0 min | 0 min <br> 0 min |  |
| ${ }^{t}$ RAD | Data Access Time | 120ns typ <br> 150ns max <br> 240ns typ <br> 300ns max | 100ns typ <br> 150ns max <br> 220ns typ <br> 300ns max | $\left.\begin{array}{l} 180 \text { ns typ } \\ 220 \text { ns max } \\ 300 \text { ns typ } \\ 400 \text { ns max } \end{array}\right]$ | $\begin{aligned} & \mathrm{DB}_{0}-\mathrm{DB}_{7} \text { Load }=20 \mathrm{pF} \\ & \mathrm{DB}_{0}-\mathrm{DB}_{7} \text { Load }=100 \mathrm{pF} \end{aligned}$ |
| ${ }^{\text {t RHD }}$ | Data Hold Time | 80ns typ <br> 50 ns min <br> 120ns max | 40ns typ <br> 30 ns min <br> 80 ns max | 120ns typ 80 ns min 180ns max |  |
| ${ }^{t}$ RHCS | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Hold Time | 250 ns max | 200 ns max | 500 ns max |  |
| ${ }^{\text {t RESET }}$ | Reset Time Requirement | $3 \mu \mathrm{~s}$ min | $3 \mu \mathrm{~s} \mathrm{~min}$ | $3 \mu \mathrm{~s} \mathrm{~min}$ |  |
| ${ }^{\text {t }}$ CONVERT | Conversion Time using internal clock oscillator | See | pical data of | igure 7a |  |
| ${ }^{t}$ CONVERT | Conversion Time using external clock | $15 \mu \mathrm{~s}$ | $15 \mu \mathrm{~s}$ | $15 \mu \mathrm{~s}$ | ${ }^{\mathrm{f}} \mathrm{CLK}=500 \mathrm{kHz}$ circuit of Figure 7b |
| ROM INTERFACE MODE (See Figure 2 and Table 2) |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{RAD}} \\ & { }^{\mathrm{t}} \mathrm{RH} \end{aligned}$ | Data Access Time Data Hold Time | Same as RAM Mode Same as RAM Mode |  |  |  |
| ${ }^{\text {t WBPD }}$ | $\overline{\text { RD HIGH to } \overline{\text { BUSY }}}$ Propagation Delay | 400ns typ <br> $1.5 \mu \mathrm{~s}$ max | 350ns typ <br> $1.0 \mu \mathrm{~s}$ max | $\left.\begin{array}{l} 1 \mu \mathrm{~s} \operatorname{typ} \\ 2.0 \mu \mathrm{~s} \max \end{array}\right\}$ | $\overline{\text { BUSY }} \text { Load }=20 \mathrm{pF}$ |
| ${ }^{t}$ BSR | $\overline{\text { BUSY }}$ to $\overline{\mathrm{RD}}$ LOW Setup Time | $\overline{\mathrm{RD}}$ can go LOW prior to $\overline{\mathrm{BUSY}}=\mathrm{HIGH}$, but must not return HIGH until $\overline{\text { BUSY }}=\mathrm{HIGH}$. See Table 2 |  |  |  |
| ${ }^{\text {t }}$ CONVERT | Conversion Time using internal clock oscillator | See typical data of Figure 7a. Add $2 \mu \mathrm{~s}$ to data shown in Figure 7a for ROM Mode |  |  |  |

SLOW - MEMORY INTERFACE MODE (See Figure 3 and Table 3)

| ${ }^{\text {t }}$ CBPD | $\overline{\text { CS }}$ to $\overline{\text { BUSY Propagation Delay }}$ | Same as RAM Mode |
| :--- | :--- | :--- |
| ${ }^{\text {t}}$ RESET | Reset Time Requirement | Same as RAM Mode |
| ${ }^{\text {t RAD }}$ | Data Access Time | Same as RAM Mode |
| ${ }^{\mathrm{t}}$ RHD | Data Hold Time | Same as RAM Mode |
| ${ }^{\text {t }}$ CONVERT | Conversion Time | Same as RAM Mode |

## ABSOLUTE MAXIMUM RATINGS

| $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{A}_{\mathrm{GND}}$ | 0V, +7.0V |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{D}_{\mathrm{GND}}$ | 0V, +7.0 V |
| $\mathrm{A}_{\mathrm{GND}}$ to $\mathrm{D}_{\mathrm{GND}}$ | -0.3V, V ${ }_{\text {DD }}$ |
| Digital Input Voltage to $\mathrm{D}_{\mathrm{GND}}$ (pins 15 and 16). | -0.3V, +15.0V |
| Digital Output Voltage to $\mathrm{D}_{\mathrm{GND}}$ (pins 6-14) | -0.3V, V ${ }_{\text {DD }}$ |
| CLK Input Voltage (pin 17) to D | -0.3V, VDD |
| $\mathrm{V}_{\text {REF }}(\mathrm{pin} 2)$ | $\pm 20 \mathrm{~V}$ |
| $\mathrm{V}_{\text {BOFS }}(\mathrm{pin} 3)$ | 20V |
| VAIN (pin 4) | $\pm 20 \mathrm{~V}$ |

Operating Temperature Range

| JN, KN. | . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| AD, BD. | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| SD, TD . | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 secs.). | $+300^{\circ} \mathrm{C}$ |
| Power Dissipation (Package) |  |
| Plastic (suffix N) |  |
| to $+70^{\circ} \mathrm{C}$ | 670 mW |
| Derate above $+70^{\circ} \mathrm{C}$ by . | $8.3 \mathrm{mw} /{ }^{\circ} \mathrm{C}$ |
| Ceramic (suffix D) |  |
| to $+75^{\circ} \mathrm{C}$ | 450 mW |
| Derate above $+75^{\circ} \mathrm{C}$ by . | $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## TERMINOLOGY

RESOLUTION: Resolution is a measure of the nominal analog change required for a 1 -bit change in the A/D converter's digital output. While normally expressed in a number of bits, the analog resolution of an n - bit unipolar A/D converter is $\left(2^{-n}\right)\left(V_{\text {REF }}\right)$. Thus the AD7574, an 8 - bit A/D converter, can resolve analog voltages as small as $(1 / 256)\left(\mathrm{V}_{\mathrm{REF}}\right)$ when operated in a unipolar mode. When operated in a bipolar mode, the resolution is $(1 / 128)\left(V_{\text {REF }}\right)$. Resolution does not imply accuracy. Usable resolution is limited by the differential nonlinearity of the A/D converter.
RELATIVE ACCURACY: Relative accuracy is the deviation of the ADC's actual code transition points from a straight line drawn between the
device's measured zero and measured full scale transition points. Relative accuracy, therefore, is a measure of code position.

DIFFERENTIAL NONLINEARITY: Differential nonlinearity in an ADC is a measure of the size of an analog voltage range associated with any digital output code. As such differential nonlinearity specifies code width (usable resolution). An ADC with a specified differential nonlinearity of $\pm n$ bits will exhibit codes ranging in width from $1 L S B-n L S B$ to 1LSB + nLSB. A specified differential nonlinearity of less than $\pm 1$ LSB guarantees no-missing-codes operation.

## TIMING \& CONTROL OF THE AD7574

## STATIC RAM INTERFACE MODE

Table 1 and Figure 1 show the truth table and timing requirements for AD7574 operation as a static RAM.
A convert start is initiated by executing a memory WRITE instruction to the address location occupied by the AD7574 (once conversion has started, subsequent memory WRITES have no effect). A data READ is performed by executing a memory READ instruction to the AD7574 address location.
$\overline{\text { BUSY }}$ must be HIGH before a data READ is attempted, i.e. the total delay between a convert start and a data READ must be at least as great as the AD7574 conversion time. The delay


Figure 1. Static RAM Mode Timing Diagram
can be generated by inserting NOP instructions (or other program instructions) between the WRITE (start convert) and READ (read data) operations. Once BUSY is HIGH (conversion complete), a data READ is performed by executing a memory READ instruction to the address location occupied by the AD7574. The data readout is destructive, i.e. when RD returns HIGH, the converter is internally reset.

The RAM interface mode uses distinctly different commands to start conversion (memory WRITE) or read the data (memory READ). This is in contrast to the ROM mode where a memory READ causes a data READ and a conversion restart.


Table 1. Truth Table, Static RAM Mode

## ROM INTERFACE MODE

Table 2 and Figure 2 show the truth table and timing requirements for interfacing the AD7574 like Read Only Memory.
$\overline{\mathrm{CS}}$ is held LOW and converter operation is controlled by the $\overline{\mathrm{RD}}$ input. The AD7574 $\overline{\mathrm{RD}}$ input is derived from the decoded device address. MEMRD should be used to enable the address decoder in 8080 systems. VMA should be used to enable the address decoder in 6800 systems. A data READ is initiated by executing a memory READ instruction to the AD7574 address location. The converter is automatically restarted when $\overline{R D}$


Figure 2. ROM Mode Timing Diagram ( $\overline{C S}$ Held LOW)
returns HIGH. As in the RAM mode, attempting a data READ before $\overline{\text { BUSY }}$ is HIGH will result in incorrect data being read.
The advantage of the ROM mode is its simplicity. The major disadvantage is that the data obtained is relatively poorly defined in time inasmuch as executing a data READ automatically starts a new conversion. This problem can be overcome by executing two READs separated by NO-OPS (or other program instructions) and using only the data obtained from the second READ.

| AD7574 INPUTS |  | AD7574 OUTPUTS |  | AD7574 OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | $\overline{\mathrm{RD}}$ | $\overline{\text { BUSY }}$ | $\mathrm{DB}_{7} \cdot \mathrm{DB}_{0}$ |  |
| $\begin{aligned} & L \\ & L \\ & L \end{aligned}$ | $7$ | ${\underset{\sim}{\mathrm{H}}}^{\mathrm{H}}$ | $\begin{aligned} & \text { HIGH } Z \rightarrow \text { DATA } \\ & \text { DATA } \rightarrow \text { HIGH Z } \end{aligned}$ | DATA READ <br> RESET AND <br> START NEW CONVERSION |
| L | $\underset{\sim}{7}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | HIGH Z HIGH Z | NO EFFECT, CONVERTER BUSY NOT ALLOWED, CAUSES INCORRECT CONVERSION |

Table 2. Truth Table, ROM Mode

## SLOW -MEMORY INTERFACE MODE

Table 3 and Figure 3 show the truth table and timing requirements for interfacing the AD7574 as a slow-memory. This mode is intended for use with processors which can be forced into a WAIT state for at least $12 \mu$ s (such as the 8080,8085 and SC/MP). The major advantage of this mode is that it allows the $\mu \mathrm{P}$ to start conversion, WAIT, and then READ data with a single READ instruction.
In the slow-memory mode, $\overrightarrow{C S}$ and $\overline{\mathrm{RD}}$ are tied together. It is suggested that the system ALE signal ( 8085 system) or SYNC signal ( 8080 system) be used to latch the address. The decoded
device address is subsequently used to drive the AD7574 CS and $\overline{R D}$ inputs. $\overline{B U S Y}$ is connected to the microprocessor READY input.
When the AD7574 is NOT addressed, the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ inputs are HIGH. Conversion is initiated by executing a memory READ to the AD7574 address. BUSY subsequently goes LOW (forcing the $\mu \mathrm{P}$ READY input LOW) placing the $\mu \mathrm{P}$ in a WAIT state. When conversion is complete ( $\overline{\mathrm{BUSY}}$ is HIGH) the $\mu \mathrm{P}$ completes the memory READ.
Do not attempt to perform a memory WRITE in this mode, since three - state bus conflicts will arise.


Figure 3. Slow Memory Mode Timing Diagram ( $\overline{C S}$ and $\overline{R D}$ Tied Together)

| AD7574 INPUTS | AD7574 OUTPUTS |  | AD7574 OPERATION |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}} \& \overline{\mathrm{RD}}$ | $\overline{\text { BUSY }}$ | $\mathrm{DB}_{7}-\mathrm{DB}_{0}$ |  |
| H | H | HIGH $Z$ | NOT SELECTED |
| L | $\mathrm{H} \rightarrow \mathrm{L}$. | HIGH Z | START CONVERSION |
| L | L | HIGH 7. | CONVERSION IN PROGRESS, $\mu \mathrm{P}$ IN WAIT STATE |
| $L$ | - | HIGH Z $\rightarrow$ DATA | CONVERSION COMPLETE, $\mu$ P READS DATA |
| $r$ | H | DATA $\rightarrow$ HIGH Z | CONVERTER RESET <br> AND DESELECTED |
| H | H | HIGH $Z$ | NOT SELECTED |

Table 3. Truth Table, Slow Memory Mode

## GENERAL CIRCUIT INFORMATION

## BASIC CIRCUIT DESCRIPTION

The AD7574 uses the successive approximations technique to provide an 8 -bit parallel digital output. The control logic was designed to provide easy interface to most microprocessors. Most applications require only passive clock components ( R \& C), a -10 V reference, and +5 V power.


Figure 4. AD7574 Functional Diagram

Figure 4 shows the AD7574 functional diagram. Upon receipt of a start command either via the $\overline{\mathrm{CS}}$ or $\overline{\mathrm{RD}}$ pins for Control Logic and Timing Details), $\overline{\text { BUSY }}$ goes low indicating conversion is in progress. Successive bits, starting with the most significant bit (MSB), are applied to the input of a DAC. The comparator determines whether the addition of each successive bit causes the DAC output to be greater than or less than the analog input, $A_{\text {IN }}$. If the sum of the DAC bits is less than $A_{I N}$, the trial bit is left ON, and the next smaller bit is tried. If the sum is greater than $A_{I N}$, the trial bit is turned OFF and the next smaller bit is tried.

Each successively smaller bit is tried and compared to $\mathrm{A}_{\mathrm{IN}}$ in this manner until the least significant bit (LSB) decision has been made. At this time $\overline{\text { BUSY }}$ goes HIGH (conversion is complete) indicating the successive approximation register contains a valid representation of the analog input. The $\overline{\mathrm{RD}}$ control (see the previous page for details) can then be exercised to activate the three-state buffers, placing data on the $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ data output pins. $\overline{\mathrm{RD}}$ returning HIGH causes the clock oscillator to run for 1 cycle, providing an internal ADC reset (i.e. the SAR is loaded with code 10000000).

## DAC CIRCUIT DETAILS

The current weighting D/A converter is a precision multiplying DAC. Figure 5 shows the functional diagram of the DAC as used in the AD7574. It consists of a precision Silicon Chromium thin film $\mathrm{R} / 2 \mathrm{R}$ ladder network and 8 N - channel MOSFET switches operated in single - pole - double : throw.

The currents in each 2 R shunt arm are binarily weighted, i.e. the current in the MSB arm is $V_{\text {REF }}$ divided by $2 R$, in the second arm is $V_{\text {REF }}$ divided by $4 R$, etc. Depending on the DAC logic input (A/D output) from the successive approximation register, the current in the individual shunt arms is steered either to $\mathrm{A}_{\mathrm{GND}}$ or to the comparator summing point.


Figure 5. D/A Converter As Used In AD7574

## OPERATING THE AD7574

## APPLICATION HINTS

1. TIMING \& CONTROL

Failiure to observe the timing restrictions of figures 1 , 2 or 3 may cause the AD7574 to change interface modes. For example, in the RAM mode, holding $\overline{\text { CS }}$ LOW too long after $\overline{\text { RD }}$ goes HIGH will cause a new convert start (i.e. the converter moved into the ROM mode).
2. LOGIC DEGLITCHING IN uP APPLICATIONS

Unspecified states on the address bus (due to different rise and fall times on the address bus) can cause glitches at the AD7574 CS or $\overline{\mathbf{R D}}$ terminals. These glitches can cause unwanted convert starts, reads, or resets. The best way to avoid glitches is to gate the address decoding logic with RD or WR (8080) or VMA (6800) when in the ROM or RAM mode. When in the slow -memory mode, the ALE (8085) or SYNC (8080) signal should be used to latch the address.
3. INPUT LOADING AT V $\mathrm{VEF}^{\prime}, A_{\text {IN }}$ AND B OFS

To prevent loading errors due to the finite input resistance at the V REF, A $_{\text {IN }}$ or BOFS pins, low impedance driving sources must be used (i.e. op amp buffers or low output - $Z$ reference).
4. RATIOMETRIC OPERATION

Ratiometric performance is inherent to A/D converters such as the AD7574 which use a multiplying DAC weighting network. However, the user should recognize that comparator limitations such as offset

## CLOCK OSCILLATOR

The AD7574 has an internal asynchronous clock oscillator which starts upon receipt of a convert start command, and ceases oscillating when conversion is complete.
The clock oscillator requires an external $R$ and $C$ as shown in figure 6. Nominal conversion time versus $\mathrm{R}_{\mathrm{CLK}}$ and $\mathrm{C}_{\mathrm{CLK}}$ is shown in Figure 7a. The curves shown in Figure 7a are applicable when operating in the RAM or slow-memory interface modes. When operating in the ROM interface mode, add $2 \mu \mathrm{~s}$ to the typical conversion time values shown.
The AD7574 is guaranteed to provide transfer accuracy to published specifications for conversion times down to $15 \mu \mathrm{~s}$, as indicated by the unshaded region of Figure 7a. Conversion times faster than $15 \mu$ s can cause transfer accuracy degradation.

## OPERATION WITH EXTERNAL CLOCK

For applications requiring a conversion time close to or equal to $15 \mu \mathrm{~s}$, an external clock is recommended. Using an external clock precludes the possibility of converting faster than $15 \mu \mathrm{~s}$ (which can cause transfer accuracy degradation) due to temperature drift - as may be the case when using the internal clock oscillator.
Figure 7b shows how the external clock must be connected. The $\overline{\text { BUSY }}$ output of the AD7574 is connected to the threestate enable input of a 74125 three - state buffer. $R_{1}$ is used as a pullup, and can be between $6 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$. A 500 kHz clock will provide a conversion time of $15 \mu \mathrm{~s}$.
The external clock should be used only in the static-RAM or slow - memory interface mode, and not in the ROM mode.
Timing constraints for external clock operation are as follows:

## STATIC RAM MODE

1. When initiating a conversion, $\overline{\mathrm{CS}}$ should go LOW on a positive clock edge to provide optimum settling time for the MSB.
2. A data READ can be initiated any time after BUSY $=1$.

## SLOW - MEMORY MODE

1. When initiating a conversion, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ should go LOW on a positive clock edge to provide optimum settling time for the MSB.
voltage, input noise and gain will cause degradation of the transfer characteristics when operating with reference voltages less than -10 V in magnitude.
2. OFFSET CORRECTION

Offset error in the transfer characteristic can be trimmed by offsetting the buffer amplifier which drives the AD7574 A AN pin (pin 4). This can be done either by summing a cancellation current into the amplifier's summing junction, or by tapping a voltage divider which sits between $V_{D D}$ and $V_{\text {REF }}$ and applying the tap voltage to the amplifier's positive input (an example of a resistive tap offset adjust is shown in Figure 10a where $\mathrm{R}_{8}, \mathrm{R}_{9}$ and $\mathrm{R}_{10}$ can be used to offset the ADC).
6. ANALOG AND DIGITAL GROUND

It is recommended that $A_{G N D}$ and $D_{G N D}$ be connected locally to prevent the possibility of injecting noise into the AD7574. In systems where the $A_{G N D}-D_{G N D}$ intertie is not local, connect back - to - back diodes (IN914 or equivalent) between the AD7574 $A_{G N D}$ and $D_{G N D}$ pins.
7. INITIALIZATION AFTER POWER - UP

Execute a memory READ to the AD7574 address location, and subsequently ignore the data. The AD7574 is internally reset when reading out data, i.e. the data readout is destructive.


Figure 6. Connecting $R_{C L K}$ and $C_{C L K}$ To CLK Oscillator


Figure 7a. Typical Conversion Time vs. Temperature For Different $R_{C L K}$ and $C_{C L K}$
(Applicable to RAM and Slow - Memory Modes. For ROM Mode add $2 \mu \mathrm{~s}$ to values shown)


Figure 7b. External Clock Operation (Static RAM and Slow - Memory Mode)

## Operating the AD7574 (cont)

## UNIPOLAR BINARY OPERATION

Figures 8 a and 8 b show the analog circuit connections and typical transfer characteristic for unipolar operation. An AD584 is used as the -10 V reference.

Calibration is as follows:

## OFFSET

Offset must be trimmed out in the signal conditioning circuitry used to drive the signal input terminals shown in Figure 8a. An example of an offset trim is shown in Figure 10a, where $\mathrm{R}_{8}, \mathrm{R}_{9}$ and $\mathrm{R}_{10}$ comprise a simple voltage tap which is applied to the amplifier's positive input.


Note 1: $R_{1}$ and $R_{2}$ can be omitted if gain trim is not required

Figure 8a. AD7574 Unipolar (0V to +10V) Operation (Output Code is Straight Binary)

1. Apply -39.1 mV ( 1 LSB ) to the input of the buffer amplifier used to drive $\mathrm{R}_{1}$ (i.e. +39.1 mV at $\mathrm{R}_{1}$ ).
2. While performing continuous conversions, adjust the offset potentiometer (described above) until $\mathrm{DB}_{7}-\mathrm{DB}_{1}$ are LOW and the LSB $\left(\mathrm{DB}_{0}\right)$ flickers.
GAIN (FULL SCALE)
Offset adjustment must be performed before gain adjustment.
3. Apply -9.961 V to the input of the buffer amplifier used to drive $R_{1}$ (i.e. $+9.961 V$ at $R_{1}$ ).
4. While performing continuous conversions, adjust trim pot $\mathrm{R}_{2}$ until $\mathrm{DB}_{7}-\mathrm{DB}_{1}$ are HIGH and the $\mathrm{LSB}\left(\mathrm{DB}_{0}\right)$ flickers.


Note: Approximate bit weights are shown for illustration. Nominal bit weight for a -10 V reference is $\approx 39.1 \mathrm{mV}$

Figure 8b. Nominal Transfer Characteristic For Unipolar Circuit of Figure 8a

## BIPOLAR (OFFSET BINARY) OPERATION

Figures 9 a and 9 b illustrate the analog circuitry and transfer characteristic for bipolar operation. Output coding is offset binary. As in unipolar operation, offset correction can be performed at the buffer amplifier used to drive the signal input terminals of Figure 9a (Resistors $\mathrm{R}_{8}, \mathrm{R}_{9}$ and $\mathrm{R}_{10}$ in Figure 10a show how offset trim can be done at the buffer amplifier).
Calibration is as follows:

1. Adjust $R_{6}$ and $R_{7}$ for minimum resistance across the potentiometers.
2. Apply +10.000 V to the buffer amplifier used to drive the signal input (i.e. -10.000 V at $\mathrm{R}_{6}$ ).
3. While performing continuous conversions, trim $\mathrm{R}_{6}$ or $\mathrm{R}_{7}$ (whichever required) until $\mathrm{DB}_{7}-\mathrm{DB}_{1}$ are LOW and the LSB ( $\mathrm{DB}_{0}$ ) flickers.


Note 1: $R_{1}$ and $R_{2}$ can be omitted if gain trim is not required

Figure 9a. AD7574 Bipolar (-10V to +10V) Operation (Output Code is Offset Binary)
4. Apply 0V to the buffer amplifier used to drive the signal input terminals.
5. Doing continuous conversions, trim the offset circuit of the buffer amplifier until the ADC output code flickers between 01111111 and 10000000 .
6. Apply +10.000 V to the input of the buffer amplifier (i.e. -10.000 V as applied to $\mathrm{R}_{6}$ ).
7. Doing continuous conversions, trim $\mathrm{R}_{2}$ until $\mathrm{DB}_{7}-\mathrm{DB}_{1}$ are LOW and the LSB ( $\mathrm{DB}_{0}$ ) flickers.
8. Apply -9.922 V to the input of the buffer amplifier (i.e. +9.922 V at the input side of $\mathrm{R}_{6}$ ).
9. If the ADC output code is not $11111110 \pm 1$ bit, repeat the calibration procedure.


Note: Approximate bit weights are shown for illustration. Nominal bit weight for $\pm 10 \mathrm{~V}$ full scale is $\approx 78.1 \mathrm{mV}$

Figure 9b. Nominal Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 9a

## OPERATING THE AD7574

## BIPOLAR (COMPLEMENTARY OFFSET BINARY) OPERATION

Figure 10a shows the analog connections for complementary offset binary operation. The typical transfer characteristic is shown in Figure 10b. In this bipolar mode, the ADC is fooled into believing it is operated in a unipolar mode - i.e. the +10 V to -10 V analog input is conditioned into a 0 to +10 V signal range. $\mathrm{R}_{\mathbf{2}}$ is the gain adjust, while $\mathrm{R}_{9}$ is the offset adjust.
Calibration is as follows (adjust offset before gain):
OFFSET

1. Apply $O V$ to the analog input shown in Figure 10a.


Notes:

1. $R_{1}$ and $R_{2}$ can be omitted if gain trim is not required
2. $R_{8}, R_{9}$ and $R_{10}$ can be omitted if offset trim is not required
3. $R_{6}\left\|R_{8}\right\| R_{10}=5 \mathrm{k} \Omega$. If $R_{8}, R_{9}$ and $R_{10}$ not used, make $R_{6}=5 \mathrm{k} \Omega$

Figure 10a. AD7574 Bipolar Operation (-10V to +10V) (Output Code is Complementary Offset Binary)
2. While performing continuous conversions, adjust $\mathrm{R}_{9}$ until the converter output flickers between codes 01111111 and 10000000.

GAIN (FULL SCALE)

1. Apply -9.922 V across the analog input terminals shown in Figure 10a.
2. While performing continuous conversions, adjust $\mathrm{R}_{2}$ until $\mathrm{DB}_{7}-\mathrm{DB}_{1}$ are HIGH and the LSB $\left(\mathrm{DB}_{0}\right)$ flickers between HIGH and LOW.


Note: Approximate bit weights are shown for illustration. Nominal bit weight for $\pm 10 \mathrm{~V}$ full scale is $\approx 78.1 \mathrm{mV}$

Figure 10b. Nominal Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 10a

## MECHANICAL INFORMATION

18 PIN PLASTIC DIP


Notes:

1. Lead no. 1 identified by dot or notch.
2. Dimensions in mm (in.).
3. Leads are solder plated KOVAR or ALLOY 42.

18 PIN CERAMIC DIP


Notes:

1. Lead no. 1 identified by dot or notch.
2. Leads are gold plate ( $50 \mu \mathrm{in} . \min$.) over Nickel ( $100 \mu$ in. nominal). Base material is KOVAR or ALLOY 42.
3. Cavity lid is electrically isolated.

BONDING DIAGRAM


Notes:

1. Bond $D_{G N D}$ first to minimize ESD hazard.
2. Die dimensions are in mm . (in.), and may vary from nominal shown on layout by $\pm 0.076 \mathrm{~mm}( \pm 0.003 \mathrm{in}$.$) .$
3. Die thickness is $0.508 \mathrm{~mm} \pm 0.025 \mathrm{~mm}$ (0.020in. $\pm 0.001 \mathrm{in}$.).
4. Gold backing is not available.
5. Passivation covers all topside surface area except bonding pads, test pads and scribe lines.
6. Surface matallization is $A I, 10 \mathrm{k} \dot{\mathrm{A}} \mathrm{min}$.
7. Bonding pads are $0.102 \mathrm{~mm} \times$ 0.102 mm ( 0.004 in . x 0.004 in .). Passivation window is $0.089 \mathrm{~mm} \times$ 0.089 mm min . $0.0035 \mathrm{in} . \times 0.0035 \mathrm{in} . \mathrm{min}$.) .

PRELIMINARY TECHNICAL DATA<br>FEATURES<br>8-Bit Resolution and Accuracy<br>9-Channel Analog Input (Expandable)<br>Single Supply +5 V to +15 V Operation<br>Easily Interfaced to Most $\mu$ P's via an I/O Port<br>Low Power Consumption<br>Ratiometric<br>TTL/CMOS Compatible

## GENERAL DESCRIPTION

The AD7583 is a monolithic CMOS, 9 -channel (expandable), 8 -bit A/D converter designed for single supply operation ( +5 V to +15 V ), making it highly suited to battery operation. It provides accuracy with stability using a patented integrating technique (ADI patent No. 3872466) called "quad slope".

Most applications require the addition of only a few passive components and two general purpose operational amplifiers.
Digital information (channel address input, converted output data) is passed to and from the AD7583 via an 8-bit bidirectional I/O bus under command of control signals I/ $\bar{O}$ (Input/ Output) and IOS (IO Strobe).
The A/D converter responds to analog inputs ranging from $0.15 \mathrm{~V}_{\mathrm{REF}}$ to $0.85 \mathrm{~V}_{\mathrm{REF}}$. In single supply applications, this precludes the necessity for signal conditioning circuitry whose output swings to the supply rails. It also facilitates connection to ratiometric transducers whose zero output may not be at "true zero".
Direct TTL. input/output interface is provided when $\mathrm{V}_{\mathrm{CC}}=$ +5 V . Putting $\mathrm{V}_{\mathrm{CC}}$ equal to the CMOS logic supply voltage provides CMOS compatibility.
Single supply operation, low power consumption and easy hardware interface to $\mu \mathrm{P}$ 's make the AD7583 useful in a wide variety of data-acquisition and process-control applications.

## ORDERING INFORMATION

| Model | Temperature Range | Package |
| :--- | :--- | :--- |
| AD7583KN | 0 to $+70^{\circ} \mathrm{C}$ | 40 pin plastic DIP |



FUNCTIONAL DIAGRAM


PIN CONFIGURATION

$\left(\mathrm{VREF}=\mathrm{V}_{D D}=12 \mathrm{~V}, \mathrm{VCC}=5 \mathrm{~V}, \mathrm{fCLK}=1.28 \mathrm{MHz}, \mathrm{R}_{1}=\mathrm{R}_{2}=2 \mathrm{M} \Omega, \mathrm{R}_{3}=\mathrm{R}_{4}=10 \mathrm{k} \Omega\right.$, SPECIFICATIONS $C_{1}=0.001 \mu \mathrm{~F}$ unless otherwise noted. Amplifier $A_{1}$ has input error less than $1.4 \%$ of $V_{\text {REF. }}$ See page 10-94, Selecting an Integrator Amplifier).


[^58]
## ABSOLUTE MAXIMUM RATINGS

VDD to DGND . . . . . . . . . . . . . . . . . . . . . . . . . 0V, +17V
VCC to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . $0 V$, $V_{D D}$
Digital Input Voltage to DGND
CLK, IOS, DCS, I/ $\overline{\mathrm{O}}, \mathrm{DCE}, \overline{\mathrm{RST}} . \ldots . . . . . . . .-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$
Digital Output Voltage to DGND
BUSY, GB0-3
$-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$
I/O Bus ( $\mathrm{D}_{0-7}$ ) to DGND. . . . . . . . . . . . . . . . $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$
AGND to DGND. . . . . . . . . . . . . . . . . . . . . . .-0.3V, VDD

Analog Inputs/Outputs to AGND COMP, AINO - AINAUX, VREF, INTR, INR1 INR2

| Power Dissipation (Package) | -0.3V, V ${ }_{\text {DD }}$ |
| :---: | :---: |
| Up to $+50^{\circ} \mathrm{C} . \ldots . .$. | .1000mW |
| Derates Above $+50^{\circ}$ by. | . $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | . $+300^{\circ} \mathrm{C}$ |
| Operating Temperature Ran | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


## PIN FUNCTION DESCRIPTION

| PIN | MNEMONIC | FUNCTION |
| :---: | :---: | :---: |
| 1 | AIN0 | Analog Input Channel 0 |
| 2-8 9 | $\begin{aligned} & \text { AIN1-AIN7 } \\ & \text { AIN AUX } \end{aligned}$ | Analog Input Channels 1-7 Auxiliary Analog Input - Can be used for channel expansion as shown in Figure 8. |
| 10 | NC | Not Connected |
| 11 | INR1 | Integrator Resistor 1 (see Figure 7) |
| 12 | AGND | Analog Ground |
| 13 | INR2 | Integrator Resistor 2 (see Figure 7) |
| 14 | $\mathrm{V}_{\text {REF }}$ | Reference Voltage Input. The reference voltage must be a positive voltage $\leqslant V_{\text {DD }}$. |
| 15 | INTR | Integrator reset pin, normally should be connected to AGND. |
| 16 | COMP | Input to AD7583 from output of the external comparator (A2 in Figure 7) |
| 17 | BUSY | Status Output. When HIGH, indicates conversion is complete and that data can be read-out. |
| 18 | $\overline{\text { RST }}$ | RESET Input (active low); resets control logic, general buffer latch, channel address latch, and device enable latch. |
| 19 | NC | Not Connected |
| 20 | DGND | Digital Ground |
| 21-24 | $\mathrm{GB}_{3}-\mathrm{GB}_{0}$ | General Buffer Outputs. When writing a channel address (and convert start command), data at $\mathrm{D}_{4-7}$ is strobed into the general buffers on the positive edge of IOS. ( $D_{4}$ is latched into $\mathrm{GB}_{0}$, $\mathrm{D}_{5}$ into $\mathrm{GB}_{1}, \mathrm{D}_{6}$ into $\mathrm{GB}_{2}$ and $\mathrm{D}_{7}$ into $\mathrm{GB}_{3}$ ) |
| 25 | $\mathrm{D}_{7}$ | I/O Bus (MSB) |


| PIN | MNEMONIC | FUNCTION |
| :---: | :---: | :---: |
| 26-31 | $\mathrm{D}_{6-1}$ | I/O Bus |
| 32 | $\mathrm{D}_{0}$ | I/O Bus (LSB) |
| 33 | NC | Not Connected |
| 34 | IOS | I/O Strobe Input. If the device enable latch is SET and I/ $\overline{\mathrm{O}}$ is High, analog channel address data on $\mathrm{D}_{0-3}$ is latched into the channel address latch on the positive edge of IOS. The phase 0 integration cycle begins within 1 clock period after the leading edge of IOS. If the device enable latch is $S E T$, if $\overline{\text { BUSY }}$ is HIGH and if I/ $\bar{O}$ is LOW; the 3-state output buffers are activated, placing converted data on $\mathrm{D}_{\mathbf{0 - 7}}$ during the time IOS is held HIGH. |
| 35 | DCE | Decode Enable Input. If DCE is HIGH, and if code XXX11001 is placed on $\mathrm{D}_{0-7}$, strobing DCS SETs the Device Enable Latch. If DCS is strobed when DCE is LOW, the device enable latch is RESET. |
| 36 | DCS | Decode Strobe Input. See DCE above. |
| 37 | I/Ō | I/O control input. When I/ $\overline{\mathrm{O}}$ is HIGH, the AD7583 is in a data Input mode (write channel address and convert start). When I/O is LOW, the AD7583 is in a data Output mode (data READ). |
| 38 | CLK | Clock Input |
| 39 | $\mathrm{V}_{\text {CC }}$ | Logic Supply Input, range +5 V to $V_{\text {DD }}$. For TTL output levels, put $V_{C C}=+5 \mathrm{~V}$. |
| 40 | V ${ }_{\text {DD }}$ | Main Supply input, range +5 V to +15 V . |

## A/D CONVERTER OPERATION

Figures 1 and 2 show the basic converter circuit and its corresponding timing diagram. The inputs AGND (Analog GrouND), $\mathrm{V}_{\text {REF }}$ (Voltage REFerence) AIN (Analog INput) and INTR (INTegrator Reset) are applied to the integrator via switches 1 to 6, creating two reset phases (phases 0 and 5) and four measurement phases (phases 1 through 4). If the junction voltage of the integrator (" $\mathrm{V}_{\mathrm{S}}$ " in Figure 1) is precisely $0.5 \mathrm{~V}_{\text {REF }}$ (and AGND $=0 \mathrm{~V}$ ), then the phase 1 and phase 2 integration times are equal, indicating no input errors. If the junction voltage is different from $0.5 \mathrm{~V}_{\text {REF }}$ (due to op amp offset voltage, bias current, etc.) and/or AGND $\neq 0$, an error count " $n$ " is obtained. The analog input integration cycle (phase 3) is subsequently lengthened or shortened by " $n$ " counts. The effect is to eliminate the error term from the final output-count $\mathrm{N}_{0}$ on a first order basis. The errors remaining in $\mathrm{N}_{0}$ are negligible.


Figure 1. Functional Diagram of AD7583 Analog Circuitry

The time difference between the last comparator crossing and the termination of counter K 3 represents the output count $\mathrm{N}_{\mathbf{0}}$. This count is divided by two and fed to an output totalizing counter which is preset in such a manner as to give a transfer function per table 1.

| Phase | Input Voltage | Integration Time |
| :--- | :--- | :--- |
| 0 | $V_{\text {REF }}-V_{S}$ | $\left(\frac{2 V_{D D}}{V_{R E F}}-1\right) \cdot\left(\frac{R_{1} R_{2}}{R_{1}+R_{2}}\right) \cdot C_{1}$ |
| 1 | AGND $-V_{S}$ | $K_{1} t$ |
| 2 | $V_{R E F}-V_{S}$ | $\left(K_{1}+n\right) t$ |
| 3 | $\frac{A I N}{2}-V_{S}$ | $\left(2 K_{1}-n\right) t$ |
| 4 | $V_{R E F}-V_{S}$ | $\left(2 K_{1}+n-N_{0}\right) t$ |
| 5 | AGND $-V_{S}$ | $\left(\frac{2 V_{D D}}{\left.V_{R E F}-1\right) \cdot\left(\frac{R_{1} R_{2}}{R_{1}+R_{2}}\right) \cdot C_{1}}\right.$ |

Where:
$\mathrm{t}=$ clock period
$\mathrm{n}=$ system error count ( $\pm$ )
$K_{1}=$ fixed count $=364$
$\mathrm{K}_{2}=$ fixed count $=4 \mathrm{~K}_{1}=1456$
$\mathrm{K}_{3}=$ fixed count $=4 \mathrm{~K}_{1}=1456$
$\mathrm{N}_{0}=$ internal count corresponding to the analog input voltage

Table 1. Integrator Equivalent Input Voltages and Integration Times

| Analog Input <br> Voltage | Internal Count <br> Representation, $\mathrm{N}_{\mathbf{0}}$ | Digital Output <br> $\mathrm{D}_{7}$ (MSB) $\ldots \ldots . \mathrm{D}_{\mathbf{0}}$ (LSB) |
| :--- | :--- | :--- |
| 0 to $0.15 \mathrm{~V}_{\mathrm{REF} 1}$ | $\mathrm{~N}_{\mathbf{0}}=0$ | 00000000 |
| $(0.15$ to 0.85$) \mathrm{V}_{\mathrm{REF} 1}$ | $\mathrm{~N}_{\mathbf{0}}=\frac{255}{0.7}\left(\frac{\mathrm{AIN}}{\mathrm{V}_{\mathrm{REF} 1}}-0.15\right)$ | 00000000 to 11111111 |
| $0.85 \mathrm{~V}_{\mathrm{REF} 1}$ to $\mathrm{V}_{\mathrm{REF} 1}$ | $\mathrm{~N}_{\mathbf{0}}=255$ | 11111111 |

Note: $\mathrm{V}_{\text {REF1 }}$ and the Analog Input must both be positive voltages $\left(0 \leqslant \operatorname{AIN} \leqslant \mathrm{~V}_{\mathrm{REF}}\right)$.
Table 2. Code Relationship


Figure 2. Quad Slope Timing Diagram

## TIMING AND CONTROL OF THE AD7583

## INTERFACE LOGIC

Figure 3 shows the functional diagram of the AD7583 Input/ Output Logic. Digital information is communicated to and from the AD7583 via a bidirectional 8 -bit data bus ( $\mathrm{D}_{0-7}$ ) under command of control inputs I/O (INPUT/OUTPUT) and IOS (INPUT/OUTPUT STROBE).
With $\overline{\mathrm{RST}}$ high, before the AD7583 will respond to commands placed on the I/ $\bar{O}$ and IOS inputs, the device must be enabled by setting the Device Enable Latch. This is a one-time requirement which is accomplished by putting $D_{0-7}$ equal to XXX11001, putting DCE (Decode Enable) HIGH, and strobing DCS (Decode Strobe). The AD7583 will remain enabled until a specific disable command is issued. Once the internal Device Enable Latch's "Q" output is HIGH, the internal READ and WRITE gates are enabled, control of these gates thus passes to the I/O and IOS inputs.
I/O controls data direction while IOS activates either the internal READ or WRITE signal. The 3 -state output buffer is activated when READ is high. The General Buffer Latch and Channel Address Latch is loaded on the positive edge of the internal WRITE signal.

## OPERATION

The AD7583 responds to 4 basic operation commands:
$\square$ Enable Command to bring the AD7583 out of its standby state.
$\square$ Disable Commands to place the AD7583 in standby.Channel Select and Start Command.Data READ Command.

1. ENABLE COMMAND (See Figure 4) Place code XXX11001 binary on $\mathrm{D}_{0-7}$, put DCE HIGH, and strobe DCS. Timing requirements are shown in Figure 4.
2. DISABLE COMMAND (See Figure 4)

There are 3 ways to place the AD7583 in a standby (disabled) mode:

1. Put data bus $\mathrm{D}_{0-7}$ to a code other than XXX 11001 , put DCE HIGH, and strobe DCS. or
2. Put DCE LOW and strobe DCS ( $\mathrm{D}_{0-7}$ are "don't care") or
3. Put $\overline{\mathrm{RST}}$ momentarily LOW.
4. CHANNEL SELECT and START COMMAND (See Figure 5) Assuming the AD7583 has been enabled as per paragraph 1 above, the AD7583 will accept a Channel Select and Start Command. Put the channel address (per table 3) on Data Bus inputs $\mathrm{D}_{0-3}$, put I/ $\overline{\mathrm{O}} \mathrm{HIGH}$ (INPUT mode) and strobe IOS as per Figure 5.
The positive edge of IOS strobes $D_{0-3}$ into the Channel Address Latch, strobes data on $\mathrm{D}_{4-7}$ into the General Buffer Latch, resets all internal control logic, and causes BUSY (status output) to go LOW. In addition, within one clock period after IOS goes HIGH, phase 0 of the A/D conversion cycle begins (see Figure 2). Note: Attempting to execute a convert start when BUSY is LOW can cause an erroneous conversion.
5. DATA READ COMMAND (Figure 6)

Prior to issuing a READ command, the AD7583 should have been enabled (as per paragraph 1) and BUSY must be HIGH.

Failure to observe this precaution will cause erroneous data to be read.
A DATA READ COMMAND is as follows: Put I/ $\bar{O}$ LOW (OUTPUT mode) and put IOS HIGH. (The 3 -state buffers are activated when IOS is HIGH). Timing is shown in Figure 6.


Figure 3. AD7583 Logic Section Functional Diagram

(RST ~ LOGIC 1)
Figure 4. Setting the Device Enable Latch (Enabling the AD7583)


Figure 5. Writing Analog Channel Address and Convert Start


Figure 6. Data Read Timing

|  |  |  | Selected Channel |  |
| :--- | :--- | :--- | :--- | :--- |
| D3annel Address |  |  |  |  |
| 0 | D2 | D1 | D0 |  |
| 0 | 0 | 0 | 0 | AIN0 |
| 0 | 0 | 0 | 1 | AIN1 |
| 0 | 0 | 1 | 0 | AIN2 |
| 0 | 1 | 1 | 1 | AIN3 |
| 0 | 1 | 0 | 0 | AIN4 |
| 0 | 1 | 1 | 1 | AIN5 |
| 0 | 1 | 1 | 1 | AIN6 |
| 1 | X | X | $\mathbf{X}$ | AIN7 |

Note: 1 is Logic HIGH
0 is Logic LOW
X is "DON'T CARE"
Table 3. Channel Address Codes

## ANALOG CIRCUIT SETUP

Selecting an Integrator Amp (A1 in Figure 7)
Integrator amplifier A1 (Figure 7) must be chosen such that its total equivalent input error voltage $e_{\text {eq }}$ over the temperature range of interest is

$$
\mathrm{e}_{\mathrm{eq}}=\mathrm{V}_{\mathrm{OS}}+\mathrm{I}_{\mathrm{BIAS}}\left(\frac{\mathrm{R}_{1} \mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}}\right) \text { is less than } 1.4 \% \mathrm{~V}_{\mathrm{REF}}
$$

Where:
$\mathbf{V}_{\mathbf{O S}}=O p$ Amp A1 Offset Voltage
$\mathbf{I}_{\text {BIAS }}=O p$ Amp A1 Bias Current
R1 and $\mathbf{R 2}$ are integrator resistors (Figure 7)

General purpose BIFET or BIMOS op amps (such as the AD544J, TL081 or CA3160) meet the above criteria when using a $\mathrm{V}_{\text {REF }}$ of at least +6 V . BIMOS amplifiers have an advantage over BIFET types in that the output voltage swing can be virtually rail-to-rail. This precludes the necessity to guardband the integrator's peak output swing when calculating the integrator time constant.

## Integrator Time Constant (Figure 7)

Proper selection of integrator time constant $\left(\frac{R_{1} R_{2}}{R_{1}+R_{2}}\right) \cdot C_{1}$ is important. Too large a value may cause noisy operation, while too small a value may cause the integrator output to saturate to $\mathrm{V}_{\mathrm{DD}}$. Use the following for calculating the time constant $\tau$ :

$$
\begin{gathered}
\tau=\left(\frac{\mathrm{R}_{1} \mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}}\right) \cdot \mathrm{C}_{1}=\frac{364 \mathrm{~V}_{\mathrm{REF}}}{\left(\mathrm{f}_{\mathrm{CLK}}\right)\left(\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}_{\mathrm{REF}}\right)} \\
\text { if } \mathrm{V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}}, \text { this simplifies to } \\
\tau=\left(\frac{\mathrm{R}_{1} \mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}}\right) \cdot \mathrm{C}_{1}=\frac{728}{\mathrm{f}_{\mathrm{CLK}}}
\end{gathered}
$$

The integrator resistors R1 and R2 must match and track to within $0.1 \%$ over the-temperature range of interest. Their absolute value; however, may be between $200 \mathrm{k} \Omega$ to $2 \mathrm{M} \Omega$. Values larger than $2 M \Omega$ may cause noisy operation, whereas values smaller than $200 \mathrm{k} \Omega$ cause relative accuracy degradation.
The integrator capacitor $\mathbf{C} 1$ should be a low leakage, low dielectric absorption type (teflon, polypropylene or polystyrene). Ensure that the outside foil of the capacitor is connected to the output of amplifier A1 to minimize noise injection.

## CONVERSION TIME

Total conversion time is equal to 2184 clock periods plus the phase 0 reset time.

$$
\mathrm{t}_{\mathrm{CONVERT}}=\frac{2184}{\mathrm{f}_{\mathrm{CLK}}}+\tau\left(\frac{2 \mathrm{~V}_{\mathrm{DD}}}{\mathrm{~V}_{\mathrm{REF}}}\right)-1
$$

Where:

$$
\tau=\text { Integrator time constant }
$$

If $\mathbf{V}_{\mathbf{R E F}}=\mathrm{V}_{\mathrm{DD}}$, this simplifies to

$$
\mathrm{t}_{\text {CONVERT }}=\frac{2184}{f_{\text {CLK }}}+2 \tau
$$

## INITIAL CALIBRATION (FIGURE 7)

Short circuit integrating capacitor C1 (with the AD7583 powered but not converting) and adjust trimpot R5 for amplifier A1 output equal to $0.5 \mathrm{~V}_{\text {REF }}$ to within $1.4 \%$.


Figure 7. Analog Circuit Connections (Logic Input/Output Connections Omitted for Clarity)

## APPLICATION HINTS

1. The AGND/DGND connection should be made at the AD7583, as shown in Figure 7. In systems where the connection must be remote, connect back-to-back diodes (1N914 or equivalent) between pin 12 and 20 of the AD7583.
2. Failure to observe correct grounding techniques can introduce conversion error and/or noise. System analog common must be located directly at pin 12 of the AD7583, as shown in Figure 7.
3. A major advantage of the AD7583 is the fact that the ADC does not respond to analog inputs less than $0.15 \mathrm{~V}_{\text {REF }}$ or greater than $0.85 \mathrm{~V}_{\text {REF }}$ (see table 1). A signal buffer amplifier used to drive the AIN inputs can therefore be powered from AGND and VDD since its output will not have to swing to either rail. This is a particular advantage in single supply systems. For +5 V single supply applications, we recommend BIMOS amplifiers (such as the CA3160) because of their rail-to-rail output voltage capability.
4. Do not apply $\mathrm{V}_{\mathrm{CC}}$ before $\mathrm{V}_{\mathrm{DD}}$. Additionally, $\mathrm{V}_{\mathrm{CC}}$ must never exceed $V_{D D}$. Failure to observe this precaution may cause device failure.
5. Attempting to write a convert start command when BUSY is LOW may result in an erroneous conversion.
6. To prevent loading errors due to the finite input impedance at any AIN input ( $\mathrm{R}_{\text {IN }} \approx \mathrm{R}_{1}$ ), AIN should be driven from a source impedance lower then $0.1 \% \mathrm{R} 1$.
7. For proper operation, ensure that the correct values for the integrator components have been selected and resistance tolerance and capacitor type are as recommended on the previous page.

## CHANNEL EXPANSION

Figure 8 shows the AD7583 expanded to 24 channel operation using a single supply CD4067 16-channel analog multiplexer. The AD7583 General Buffer Outputs ( $\mathrm{GB}_{0-3}$ ) are used as the multiplexer address. The ON resistance of the CD4067 is buffered by amplifier A1.


Figure 8. Channel Expansion Scheme

## MICROPROCESSOR INTERFACE

Figure 9 shows how to interface the AD7583 to a MCS-85 microprocessor via an I/O port.

Port A of the 8155 is used as a bidirectional bus for sending channel address data to the AD7583, and for reading converted data into the MCS-85 system. Port B is used to control the strobes IOS, DCS, I/ $\bar{O}$, and DCE.
The $\overline{\text { BUSY }}$ output is used as an interrupt, while $\overline{\text { RST }}$ is tied to the MCS-85 system reset.

A typical operating procedure is as follows:

## Initilization

1. Power ON
2. RST (System Reset)
3. Put Port B as follows:

$$
\begin{aligned}
& \text { DCS }=\text { LOW } \\
& \text { DCE }=\text { HIGH } \\
& \text { IOS }=\text { LOW } \\
& 1 / \bar{O}=\text { Don't Care }
\end{aligned}
$$

4. Put Port A to Code XXX11001
5. Put Port B as follows:

DCS $=\mathrm{HIGH}$
DCE $=\mathrm{HIGH}$
(AD7583 is now "enabled")
IOS = LOW
I/ $\bar{O}=$ Don't Care
6. Put Port $B$ as follows:

DCS = LOW
DCE $=$ LOW
IOS = LOW $\mathrm{I} / \overline{\mathrm{O}}=\mathrm{HIGH}$
Channel Address and Convert Start

1. Output desired Channel address to Port A (as per table 3).
2. Put Port $B$ as follows:

DCS = LOW
DCE $=\mathrm{HIGH}$
IOS = LOW
$\mathrm{I} / \overline{\mathrm{O}}=\mathrm{LOW}$
3. Put Port $B$ as follows:

DCS = LOW
DCE = LOW
IOS $=\mathrm{HIGH}$
$\mathrm{I} / \overline{\mathrm{O}}=\mathrm{HIGH}$
(Latches in channel address, $\overline{\text { BUSY }}$ goes LOW)
4. Put Port B as follows:

DCS = LOW
DCE = LOW
IOS = LOW $\mathrm{I} / \overline{\mathrm{O}}=\mathrm{HIGH}$
5. Put Port B as follows:

DCS = LOW
DCE = LOW
1OS = LOW
I/ $\bar{O}=$ LOW

## Interrupt Service (Reading Converted Data)

1. Enter Interrupt when BUSY goes HIGH (ie, valid data is available)
2. Put Port B as follows:

DCS = LOW
DCE $=$ LOW
IOS $=$ HIGH (activates three-state buffers) $\mathrm{I} / \overline{\mathrm{O}}=\mathrm{LOW}$
3. READ Port A (converted data)
4. Put Port B as follows:

```
DCS = LOW
DCE = LOW
IOS = LOW (deactivates three-state buffers)
I/O}=\textrm{HIGH
```

5. Return to Main Program


Figure 9. Interfacing the AD7583 to MCS-85 VIA an I/O PORT (Analog Circuitry Not Shown for Clarity)

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
40 PIN DIP PLASTIC


LEAD NO. 1 IDENTIFIED BY DOT, NOTCH OR " $1 "$ ",
LEADS ARE SOLDER PLATED KOVAR OR ALLOY 42

# 12-Bit Successive Approximation Integrated Circuit A/D Converter 



FEATURES<br>True 12-Bit Operation: Max Nonlinearity $\pm \mathbf{0 . 0 1 2 \%}$<br>Low Gain T.C.: $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max<br>Low Power: 800 mW<br>Fast Conversion Time: $\mathbf{2 5} \mu \mathrm{s}$<br>Precision 6.3V Reference for External Application<br>Short-Cycle Capability<br>Serial or Parallel Data Outputs<br>Monolithic DAC with Scaling Resistors for Stability<br>Low Chip Count-High Reliability<br>Industry Standard Pinout<br>" $Z$ " Models for $\pm 12 \mathrm{~V}$ Supplies

## PRODUCT DESCRIPTION

The AD ADC80 is a complete 12 -bit successive approximation analog-to-digital converter that includes an internal clock, reference and comparator. Its hybrid IC design utilizes MSI digital and linear monolithic chips in conjunction with a 12 -bit monolithic DAC to provide modular performance and versatility with IC size, price and reliability.
Important performance characteristics of the AD ADC80 include a maximum linearity error at $+25^{\circ} \mathrm{C}$ of $\pm 0.012 \%$, max gain T.C. of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical power dissipation of 800 mW and max conversion time of $25 \mu \mathrm{~s}$. Monotonic operation of the feedback D/A converter guarantees no missing codes over the temperature range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
The design of the AD ADC80 includes scaling resistors that provide analog signal ranges of $\pm 2.5, \pm 5.0, \pm 10,0$ to +5 or 0 co +10 volts. The 6.3 V precision reference may be used for external applications. All digital signals are fully DTL and TTL compatible; output data may be read in both serial and parallel form.

The AD ADC80 is available in two performance grades, the AD ADC80-12 ( $0.012 \%$ of FSR max) and the AD ADC80-10 ( $0.048 \%$ of FSR max). Both grades are specified for use over the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range and both are available in a 32 -pin hermetically sealed ceramic DIP.


## PRODUCT HIGHLIGHTS

1. The AD ADC80 is a complete 12 -bit $\mathrm{A} / \mathrm{D}$ converter. No external components are required to perform a conversion.
2. A monolithic 12 -bit feedback DAC is used for reduced chip count and higher reliability.
3. The internal buried zener reference is laser trimmed to 6.3 volts. The reference voltage is available externally and can supply up to 1.5 mA beyond that required for the reference and bipolar offset current.
4. The scaling resistors are included on the monolithic DAC for exceptional thermal tracking.
5. Every AD ADC80 is subject to stabilization bakes and receives a powered burn-in at $+125^{\circ} \mathrm{C}$.
6. The AD ADC80 directly replaces other devices of this type with significant increases in performance.
7. The fast conversion rate of the AD ADC80 makes it an excellent choice for applications requiring high system throughput rates.
8. The short cycle and external clock options are provided for applications requiring faster conversion speeds or lower resolutions.

| MODEL | AD ADC80-12 A | AD ADC80-10 |
| :---: | :---: | :---: |
| RESOLUTION | 12 Bits | 10 Bits |
| ANALOG INPUTS |  |  |
| Voltage Ranges |  |  |
| - Bipolar | $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ |  |
| Unipolar | 0 V to $+5 \mathrm{~V}, 0 \mathrm{~V}$ to | $+10 \mathrm{~V}$ |
| Impedance (Direct Input) |  |  |
| 0 V to $+5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$ | $2.5 \mathrm{k} \Omega$ |  |
| 0 V to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ | $5 \mathrm{k} \Omega$ | * , |
| $\pm 10 \mathrm{~V}$ | $10 \mathrm{k} \Omega$ | * |
| DIGITAL INPUTS ${ }^{1}$ |  |  |
| Convert Command | Positive Puise 100ns Wide (" 0 " to " 1 " Initiates | de ( min ) Conversion) |
| Logic Loading | 1 TTL Load |  |
| External Clock | 1TTL Load |  |
| TRANSFER CHARACTERISTICS ERROR |  |  |
| Gain Error ${ }^{2}$ | $\pm 0.1 \%$ of $\mathrm{FSR}^{3}$ | * |
| Offset Error ${ }^{2}$ |  |  |
| Unipolar | $\pm 0.05 \%$ of FSR | * |
| Bipolar | $\pm 0.1 \%$ of FSR |  |
| Linearity Error (max) ${ }^{4}$ | $\pm 0.012 \%$ of FSR | $\pm 0.048 \%$ of FSR |
| Inherent Quantization Error | $\pm 1 / 2 \mathrm{LSB}$ |  |
| Differential Linearity Error | $\pm 1 / 2 \mathrm{LSB}$ | * |
| No Missing Codes Temperature Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Power Supply Sensitivity |  |  |
| $\pm 15 \mathrm{~V}$ | $\pm 0.0030 \%$ of FSR/\% $\mathrm{V}_{\text {S }}$ | * |
| +5V | $\pm 0.0015 \%$ of FSR/\% $\mathrm{V}_{\mathrm{S}}$ |  |
| DRIFT |  |  |
| Specification Temperature Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Gain (max) | $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | * |
| Offset |  |  |
| Unipolar | $\pm 3 \mathrm{ppm}$ of FSR $/{ }^{\circ} \mathrm{C}$ |  |
| Bipolar (max) | $\pm 15 \mathrm{ppm}$ of FSR $/ /^{\circ} \mathrm{C}$ |  |
| Linearity (max) | $\pm 3 \mathrm{ppm}$ of FSR $/{ }^{\circ} \mathrm{C}$ |  |
| Monotonicity | GUARANTEED |  |
| CONVERSION SPEED ${ }^{5}$ | $22 \mu$ s typ, $25 \mu \mathrm{~s}$ max | $21 \mu \mathrm{~s}$ max |
| DIGITAL OUTPUT |  |  |
| (all codes complementary) |  |  |
| Parallel |  |  |
| Output Codes ${ }^{6}$ |  |  |
| Unipolar | CSB |  |
| Bipolar | COB, CTC |  |
| Output Drive | 2TTL Loads |  |
| Serial Data Codes (NRZ) | CSB, COB |  |
| Output Drive | 2TTL Loads |  |
| Status | Logic "1" During | g Conversion |
| Status Output Drive | 2TTL Loads |  |
| Internal Clock |  |  |
| Clock Output Drive | 2TTL Loads |  |
| Frequency ${ }^{7}$ | 575 kHz |  |
| INTERNAL REFERENCE VOLTAGE | 6.3 V |  |
| Max. External Current (with no degradation of specifications) | 1.5 mA |  |
| Tempco of Drift | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ, $\pm 20 \mathrm{p}$ | Oppm $/{ }^{\circ} \mathrm{C}$ max |
| POWER REQUIREMENTS |  |  |
| Rated Voltages | $\pm 15 \mathrm{~V},+5 \mathrm{~V}$ |  |
| Range for Rated Accuracy | 4.75 V to 5.25 V and $\pm 14$ | 14.0 V to $\pm 16.0 \mathrm{~V}$ |
| Z Models ${ }^{8}$ | 4.75 V to 5.25 V and $\pm 11$ | 1.4 V to $\pm 16.0 \mathrm{~V}$ |
| Supply Drain +15V | $+10 \mathrm{~mA}$ |  |
| -15V | $-20 \mathrm{~mA}$ |  |
| $+5 \mathrm{~V}$ | $+70 \mathrm{~mA}$ |  |
| TEMPERATURE RANGE |  |  |
| Specification $\quad-25^{\circ} \mathrm{C}$ to $+85^{\circ}$ |  |  |
| Operating (Derated Specs) $\quad-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |  |  |
| Storage $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| NOTES: |  |  |
| ${ }^{1}$ DTL/TTL compatible i.e., Logic " 0 " $=0.8 \mathrm{~V}$ max, Logic " 1 " $=2.0 \mathrm{~V} \mathrm{~min}$ for digital inputs, |  |  |
| ${ }^{2}$ Adjustable to zero with external trimpots. |  |  |
| ${ }^{3}$ FSR means Full Scale Range-for example, unit connected for $\pm 10 \mathrm{~V}$ range has 20V FSR. <br> ${ }^{4}$ Error shown is the same as $\pm 1 / 2$ LSB max for resolution of A/D converter. <br> ${ }^{5}$ Conversion time with internal clock. <br> ${ }^{6}$ See Table 1. CSB - Complementary Straight Binary |  |  |
|  |  |  |
|  |  |  |
| COB - Complementary Offset Binary |  |  |
| CTC - Complementary Two's Complement |  |  |
| ${ }^{7}$ For conversion speeds specified. <br> ${ }^{8}$ For $Z$ models order AD ADC80Z-12 or AD ADC80Z-10. |  |  |
| -Specifications same as AD ADC80-12. |  |  |
| Specifications subject to change without notice. |  |  |

## OUTLINE DIMENSIONS PACKAGING SPECIFICATIONS

Dimensions shown in inches and (mm).


1. GOTES PLATING 60 MICROINCHES MINIMUM THICKNESS OVER 100 MICROINCHES NOMINAL THICKNESS OF NICKEL.
2. COLOR: OPAQUE STANDARD ACCEPTABLE, BLACK, DARK BROWN, DARK VIOLET. TOP SURFACE MATERIAL MAY BE EITHER CERAMIC OR BARE METAL REMAINDER OF PACKAGE IS CERAMIC WITH METAL LEADS.


Figure 1. AD ADC80 Functional Diagram and Pinout

Figure 2. Linearity Error vs. Conversion Time (Normalized)



Figure 3. Differential Linearity Error vs. Conversion Time (Normalized)

Figure 4. Maximum Gain Drift Error - \% of FSR vs. Temperature



Figure 5. Reference Drift - \% Error
vs. Temperature

The analog continuum is partitioned into $2^{12}$ discrete ranges for 12 -bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1 / 2$ LSB, associated with the resolution, in addition to the actual conversion errors.
The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the AD ADC80 have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors are specified at $\pm 0.1 \%$ FSR for gain and $\pm 0.05 \%$ FSR for offset. These errors may be trimmed to zero by the use of the external trim circuits as shown in Figures 7 and 9. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in staircase step width between codes from the ideal least significant bit step size (Figure 6).
Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD ADC80 is specified as having no missing codes over the entire temperature range from $-25^{\circ} \mathrm{C}$. to $+85^{\circ} \mathrm{C}$.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$
\mathrm{RSS}=\sqrt{\epsilon_{\mathrm{G}}^{2}+\epsilon_{\mathrm{O}}^{2}+\epsilon_{\mathrm{L}}^{2}}
$$

$\epsilon_{\mathrm{G}}=$ Gain Drift Error (ppm/ ${ }^{\circ} \mathrm{C}$ )
$\epsilon_{\mathrm{O}}=$ Offset Drift Error (ppm of FSR $/{ }^{\circ} \mathrm{C}$ )
$\epsilon_{\mathrm{L}}=$ Linearity Error (ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ )


Figure 6. Transfer Characteristic for an Ideal Bipolar A/D

## OFFSET ADJUSTMENT

The zero adjust circuit consists of a potentiometer connected across $\pm \mathrm{V}_{\mathrm{S}}$ with its slider connected through a $1.8 \mathrm{M} \Omega$ resistor to Comparator Input pin 11 for all ranges. As shown in Figure 7 the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a $-1200 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ tempco contributes a worst-case offset tempco of $8 \times 244 \times 10^{-6} \times 1200 \mathrm{ppm} /{ }^{\circ} \mathrm{C}=$ $2.3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than $\pm 4 \mathrm{LSB}$, use of a carbon composition offset summing resistor typically contributes no more than $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR offset tempco.


Figure 7. Offset Adjustment Circuit
An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco $<100$ $\mathrm{ppm} / /^{\circ} \mathrm{C}$ ) are used, is shown in Figure 8.


Figure 8. Low Tempco Zero Adjustment Circuit
In either zero adjust circuit, the fixed resistor connected to pin 11 should be located close to this pin to keep the pin 11 connection runs short (Comparator Input pin 11 is quite sensitive to external noise pick-up).

## GAIN ADJUSTMENT

The gain adjust circuit consists of a potentiometer connected across $\pm \mathrm{V}_{\mathrm{S}}$ with its slider connected through a $10 \mathrm{M} \Omega$ resistor to the gain adjust pin 16 as shown in Figure 9.


Figure 9. Gain Adjustment Circuit

An alternate gain adjust circuit which contributes negligible gain tempco if metal film resistors (Tempco $<100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) are used is shown in Figure 10.


Figure 10. Low Tempco Gain Adjustment Circuit

## Apulying the AD ADP80

## THEORY OF OPERATION

On receipt of a CONVERT START command, the AD ADC80 converts the voltage at its analog input into an equivalent 12bit binary number. This conversion is accomplished as follows: the 12 -bit successive-approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

## TIMING

The timing diagram is shown in Figure 11. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 13 cycles. All SAR parallel bit and STATUS flip-flops are initialized on the leading edge, and the gated clock inhibit signal is removed on the trailing edge of the CONVERT START signal. At time $t_{0}$,
$B_{1}$ is reset and $B_{2}-B_{12}$ are set unconditionally. At $t_{1}$ the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At $\mathrm{t}_{2}$, the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at $\mathrm{t}_{12}$. After a 40ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the Logic " 0 " state.
Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 11).
Incorporation of this 40 ns delay guarantees that the parallel (and serial) data are valid at the Logic " 1 " to " 0 " transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.


NOTES:

1. THE CONVERT START PULSE WIDTH IS 100ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "RISING EDGE" OF THE CONVERT COMMAND.
2. $25 \mu \mathrm{~s}$ FOR 12 BITS AND $21 \mu \mathrm{~s}$ FOR 10 BITS (MAX).
3. MSB DECISION
4. LSB DECISION 40ns PRIOR TO THE STATUS GOING LOW *BIT DECISIONS

Figure 11. Timing Diagram (Binary Code 011001110110 )

DIGITAL OUTPUT DATA
Both parallel and serial data from TTL stiorage registers are in negative true form. Parallel data output coding is complementary binary for unipolar ranges and either complementary offset binary or complementary two's complement binary, depending on whether BIT 1 (pin 6) or its logical inverse BIT 1 (pin 8 ) is used as the MSB. Parallel data becomes valid approximately 40 ns before the STATUS flag returns to Logic " 0 ", permitting parallel data transfer to be clocked on the " 1 " to " 0 " transition of the STATUS flag.
Serial data coding is complementary binary for unipolar input ranges and complementary offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid 200 ns after the rising clock edges, permitting serial data to be clocked directly into a receiving register on these edges as shown in Figure 11. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 11. The first edge shifts an invalid bit into the register, which is shifted out on the 13 th negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

Short Cycle Input: A Short Cycle Input, pin 21, permits the timing cycle shown in Figure 11 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12 -bit resolution. When 12-bit resolution is required, pin 21 is connected to +5 V (pin 9). When 10 -bit resolution is desired, pin 21 is connected to Bit 11 output pin 28 . The conversion cycle then terminates, and the STATUS flag resets after the Bit 10 decision ( $\mathrm{t}_{10}+40 \mathrm{~ns}$ in timing diagram of Figure 11). Short Cycle pin connections and associated maximum 12-, 10and 8 -bit conversion times are summarized in Table 1.

| Connect Short <br> Cycle Pin 21 to <br> Pin: | Bits | Resolution <br> (\% FSR) | Maximum <br> Conversion <br> Time $(\mu \mathrm{s})$ | Status Flag <br> Reset |
| :---: | :---: | :---: | :---: | :---: |
| 9 | 12 | 0.024 | 25 | $\mathrm{t}_{12}+40 \mathrm{~ns}$ |
| 28 | 10 | 0.100 | 21 | $\mathrm{t}_{10}+40 \mathrm{~ns}$ |
| 30 | 8 | 0.390 | 17 | $\mathrm{t}_{8}+40 \mathrm{~ns}$ |

Table I. Short Cycle Connections

## INPUT SCALING

The AD ADC80 input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the $A / D$ converter. Connect the input signal as shown in Table II. See Figure 12 for circuit details.


Figure 12. AD ADC80 Input Scaling Circuit

| $\begin{array}{llll}\text { Input } \\ \text { Signal }\end{array}$ | $\begin{array}{c}\text { Output } \\ \text { Range }\end{array}$ | $\begin{array}{c}\text { Code }\end{array}$ | $\begin{array}{c}\text { Connect } \\ \text { Pin 12 } \\ \text { To Pin }\end{array}$ | $\begin{array}{c}\text { Connect } \\ \text { Pin 14 } \\ \text { To }\end{array}$ |
| :--- | :--- | :---: | :--- | :---: | \(\left.\begin{array}{c}Connect <br>

Input <br>
Signal <br>

To\end{array}\right]\)| 10 V | COB or CTC | 11 | Input Signal | 14 |
| :--- | :--- | :--- | :--- | :--- |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 11 | Open | 13 |
| $\pm 2.5 \mathrm{~V}$ | COB or CTC | 11 | Pin 11 | 13 |
| 0V to +5 V | CSB | 15 | Pin 11 | 13 |
| 0V to +10 V | CSB | 15 | Open | 13 |

Table II. AD ADC80 Input Scaling Connections


[^59]
## GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD ADC80. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD ADC80's supply terminals should be capacitively decoupled as close to the AD ADC80 as possible. A large value capacitor such as $1 \mu \mathrm{~F}$ in parallel with a $0.1 \mu \mathrm{~F}$ capacitor is usually sufficient. Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.


Figure 13. Basic Grounding Practice

## CONTROL MODES

The timing sequence of the AD ADC80 allows the device to be easily operated in a variety of systems with different control modes. The most common control modes are illustrated in Figures 14-17.

Figure 14. Internal Clock-Normal Operating Mode. Conversion Initiated by the Rising Edge of the Convert Command. The Internal Clock Runs Only During Conversion.



Figure 15. Continuous Conversion with External Clock. Conversion is Initiated by 14th Clock Pulse. Clock runs Continuously.


Figure 16. Continuous External Clock. Conversion Initiated by Rising Edge of Convert Command. The Convert Command must be Synchronized with Clock.


Figure 17. Continuous Conversion with Internal Clock. Conversion is Initiated by the 14th Clock Pulse. Clock Runs Continuously. The Oscillator Formed by Gates 2 and 3 Insures that the Conversion Process will Start When Logic Power is First Turned On.

## CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 18 and 19, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range ( 0 for unipolar and -FS for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10 V Range: Set analog input to $+1 \mathrm{LSB}=+0.0024 \mathrm{~V}$. Adjust Zero for digital output $=111111111110$. Zero is now calibrated. Set analog input to + FSR -2 LSB $=+9.9952 \mathrm{~V}$. Adjust Gain for 000000000001 digital output code; fullscale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.0000 V ; digital sutput code should be 011111111111.
 Zero for 111111111110 digital output (complementary offset binary) code. Set analog input to +9.9902 V ; adjust Gain for 000000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.0000 V ; digital output (complementary offset binary) code should be 0111111111111.

Other Ranges: Representative digital coding for 0 to +10 V and -10 V to +10 V ranges is given above. Coding relationships and calibration points for 0 to $+5 \mathrm{~V},-2.5 \mathrm{~V}$ to +2.5 V and -5 V to +5 V ranges can be found by halving the corresponding code equivalents listed for the 0 to +10 V and -10 V to +10 V ranges, respectively.
Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1 / 4 \mathrm{LSB}$ using the static adjustment procedure described above. By summing a small sine or tri-angular-wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter 3.


Figure 18. Analog and Power Connections for Unipolar 0-10V Input Range


Figure 19. Analog and Power Connections for Bipolar $\pm 10 \mathrm{~V}$ Input Range

## MULTICHANNEL CONVERSION

In multichannel conversion systems, elements of the acquisition chain may be shared by two or more input sources. This sharing may occur in a number of ways, depending on the desired properties of the multiplexed system.
The data acquisition system shown in Figure 20 is a low cost solution to digitizing data from many analog channels. For most efficient use of time, the multiplexer is acquiring the next channel to be converted while the sample-hold is holding the previous output level for conversion. When conversion is complete, the status line from the converter causes the $\mathrm{S} / \mathrm{H}$ to return to the sample mode and acquire the new data. After the acquisition time is completed, the sample hold can be switched to hold. A conversion can then begin and the multiplexer can be switched to the next channel.


Figure 20. Data Acquisition System

## FEATURES

14-BIT Resolution and Accuracy
Fast $12 \mu \mathrm{~s}$ Conversion Time (ADC1131J/K)
Low 10ppm/ ${ }^{\circ} \mathrm{C}$ Maximum Gain TC
User Choice of Input Range
No Missing Codes

## APPLICATIONS

Wide Band Data Digitizing
Multi-Channel Computer Interface
High Accuracy Data Acquisition
X-Ray Tomography
Nuclear Accelerator Instrumentation

## GENERAL DESCRIPTION

The ADC1130 and ADC1131 are high speed analog-to-digital converters packaged in a small $2^{\prime \prime} \times 4^{\prime \prime} \times 0.4^{\prime \prime}(51 \times 102 \times 10 \mathrm{~mm})$ module, which perform complete 14-bit conversions in $25 \mu \mathrm{~s}$ and $12 \mu$ s respectively. Using the successive approximations technique, they convert analog input voltages into natural binary, offset binary, or two's complement coded outputs. Data outputs are provided in both parallel and non-return-tozero serial form.
Four analog input ranges are available: 0 to $+20 \mathrm{~V}, 0$ to +10 V , $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$. The user selects the desired range by making appropriate connections to the module terminals. The ADC1130 and ADC1131 can also be connected so as to perform conversions of less than 14 bit resolution with a proportionate decrease in conversion time.

## TIMING

As shown in Figure 1, the leading edge of the convert command set the MSB output to Logic " 0 " and the CLOCK OUT, STATUS, $\overline{M S B}$, and BIT 2 through BIT 12 outputs to Logic " 1 ". Nothing further happens until the convert command returns to Logic " 0 ", at which time the clock starts to run and the conversion proceeds.
With the MSB in the Logic " 0 " state, the internal digital-toanalog converter's output is compared with the analog input. If the D/A output is less than the analog input, the first " 0 " to " 1 " clock transition resets the MSB to Logic " 1 ". If the D/A output is greater than the analog input, the MSB remains at Logic " 0 ".
The first " 0 " to " 1 " clock transition also sets the BIT 2 output to Logic " 0 " and another comparison is made. This process continues through each successive bit until the BIT 14 (LSB) com-
parison is completed. At this point the STATUS and CLOCK OUT return to Logic " 0 " and the conversion cycle ends.
The serial data output is of the non-return-to-zero (NRZ) format. The data is available, MSB first, 20 ns after each of the fourteen " 0 " to " 1 " clock transitions.


Figure 1. Timing Diagram


## ANALOG INPUT CHARACTERISTICS

The input circuit of the ADC1130 and ADC1131 are shown in block diagram form.


Figure 2. Input Circuit Block Diagram

When the converters are connected as a unipolar device, Pin 19 is left open circuit and, thus, no offset current is applied to the comparator input. The 0 to +10 V input signal applied to Pin 6 (or the 0 to +20 V input signal applied to Pin 5) develops a 0 to +4 mA current which is compared to the 0 to -4 mA output of the $\mathrm{D} / \mathrm{A}$ converter. A voltage between +15 V and -15 V can be applied to Pin 20 from the wiper of a $100 \mathrm{k} \Omega$ petentiometer to adjust the zero point by $\pm 40 \mathrm{LSB}$. To reduce the range of this trim padding resistors should be used.
With the offset output, Pin 22, connected to Pin 19, a +2 mA offset current is applied to the comparator input. The ADC1130 and ADC1131 will then accept bipolar inputs of $\pm 5 \mathrm{~V}$ at Pin 6 , or $\pm 10 \mathrm{~V}$ at Pin 5 and compare the 0 to +4 mA sum of the offset and input signal currents to the 0 to -4 mA D/A converter output. The offset adjustment potentiometer is once again used as described in the preceding paragraph.
Signal ground sense, Pin 23 , should normally be jumpered to analog ground, Pin 3. In the event that an offset voltage is developed in the ground wiring, it may be possible to eliminate its effect by connecting Pin 23 directly to the signal or analog ground of the device feeding the analog input signal to the ADC. In any case, Pin 23 must not be left open.
If a high input impedance is required, it can be achieved by using a high speed operational amplifier as an input buffer.

## PARALLEL DATA OUTPUT

These converters produce natural Binary Coded outputs when configured as a unipolar device. As a bipolar device, they can produce either Offset Binary or Two's Complement output codes. The most significant bit is represented by Pin 72 (MSB output) for Binary and Offset Binary codes, or by Pin 70 ( $\overline{\mathrm{MSB}}$ output) for the Two's Complement code. Tables I and II illustrate the relationship between analog input and digital output for all three codes.

| ANALOG INPUT |  | DIGITAL OUTPUT |
| :--- | :--- | :--- |
| 0 to +10 V <br> Range | o to +20 V <br> Range | Binary Code |
| +9.9994 V | +19.9988 V | 111111111111111 |
| +5.0000 V | +10.0000 V | 10000000000000 |
| +1.2500 V | +2.5000 V | 00100000000000 |
| +0.0006 V | +0.0012 V | 00000000000001 |
| +0.0000 V | +0.0000 V | 00000000000000 |

Table 1. Nominal Unipolar Input-Output Relationships

| $\pm 5 \mathrm{~V}$ <br> Range | $\pm 10 \mathrm{~V}$ <br> Range | Offset Binary <br> Code | Two's Complement <br> Code |
| :--- | :--- | :--- | :--- |
| +4.9994 V | +9.9988 V | 11111111111111 | 0111111111111 |
| +2.5000 V | +5.0000 V | 11000000000000 | 01000000000000 |
| +0.0006 V | +0.0012 V | 10000000000001 | 00000000000001 |
| +0.0000 V | +0.0000 V | 10000000000000 | 00000000000000 |
| -5.0000 V | -10.0000 V | 00000000000000 | 10000000000000 |

Table 2. Nominal Bipolar Input-Output Relationships

## SERIAL DATA OUTPUT

The serial data output, available on Pin 32, is of the non-return-to-zero format. The data is transmitted MSB first and is Binary coded for unipolar units and Offset Binary coded for bipolar units.
Figure 3, shown below, indicates one method for transmitting data serially using only three wires (plus a digital ground). The data is clocked into a receiving shift register using the delayed clock output of the converter.


Figure 3. Serial Data Transmission
The timing diagram presented in Figure 4 shows that the converter's clock output must be delayed by an amount of time greater than or equal to the sum of the receiving shift register setup time plus the 20 ns clock output to serial output delay.


Figure 4. Serial Data Timing Diagram
The 50 ns span between the time that the last serial output bit is available and the time that the STATUS output returns to zero insures that the data in the shift register will be valid on the " 1 " to " 0 " transition of the STATUS signal.

## GAIN AND OFFSET ADJUSTMENTS

The potentiometers used for making gain and offset adjustments are connected as shown in Figure 5. Note that a jumper


Figure 5. Adjustment Connections
is connected between Pin 19 and Pin 22 for bipolar operation; these pins must be left open for unipolar operation.
Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments: The voltage standard used as a signal source must be very stable. It should be capable of being set to within $1 \mu \mathrm{~V}$ of the desired value at both ends of its range.
The gain and offset calibrations will be independent of each other if the offset adjustment is made first. These adjustments are not made with zero and full scale input signals and it may be helpful to understand why. An A/D converter will produce a given digital output for a small range of input signals, the nominal width of the range being one LSB. If the input test signal is set to a value which should cause the output of the converter to be on the verge of switching from one digital value to the adjacent digital value, the unit can be calibrated so that it does change values at just that point. With a high speed convert command rate and a visual display, these adjustments can be performed in a very accurate and sensitive way. Analog Devices' Analog-Digital Conversion Notes gives more detailed information on testing and calibrating A/D and D/A converters.

## OFFSET CALIBRATION

For the 0 to +10 V unipolar range set the input voltage precisely to +0.0003 V ; for 0 to +20 V units set it to +0.0006 V . Adjust the zero potentiometer until the converter is just on the verge of switching from $00 \ldots 0$ to $00 \ldots 1$.
For the $\pm 5 \mathrm{~V}$ bipolar range set the input voltage precisely to -4.9997 V ; for $\pm 10 \mathrm{~V}$ units set it to -9.9994 V . Adjust the zero potentiometer until offset binary coded units are just on the verge of switching from $00 \ldots 0$ to $00 \ldots 1$ and two's complement coded units are just on the verge of switching from $100 \ldots 0$ to $100 \ldots 1$.

## GAIN CALIBRATION

Set the input voltage precisely to +19.9982 V for 0 to +20 V units, +9.9991 V for 0 to +10 V units, +4.9991 V for $\pm 5 \mathrm{~V}$ units, or +9.9982 V for $\pm 10 \mathrm{~V}$ units. Note that these values are $11 / 2 \mathrm{LSB}$ 's less than nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from $11 \ldots 0$ to $11 \ldots 1$ and two's complement coded units are just on the verge of switching from $011 \ldots 10$ to $011 \ldots 11$.

## POWER SUPPLY AND GROUNDING CONNECTIONS

These converters do not have an internal connection between analog power ground and digital ground and, thus, a connection must be provided in the external circuitry. The choice of
an optimum "star" point for these grounds is an important consideration in the performance of the system. No strict rules can be given, only the general guidelines that the grounding should be arranged in such a manner as to avoid ground loops and to minimize the coupling of voltage drops (on the high current carrying logic supply ground) to the sensitive analog . circuit sections. One suggested approach is shown in Figure 6.


Figure 6. Power Supply and Grounding Connections
The $\pm 15 \mathrm{~V}$ and +5 V power supplies must be externally bypassed with $15 \mu \mathrm{~F}$ ( +35 V tantalum) capacitors. These capacitors should be connected between Pin 27 and Pin 3, between Pin 25 and Pin 3, and between Pin 29 and Pin 30. Capacitor connections should be made as close to the module pins as possible.

## CLOCK CONNECTIONS

When the converters are used with their own internal clock, Pin 36 is simply jumpered to $\operatorname{Pin} 35$. When the internal clock is not used, Pin 36 is grounded and an external clock capable of driving three TTL loads is connected to Pin 35 . The convert command should be synchronized with the external clock.

## REPETITIVE CONVERSIONS

When making repetitive conversions, a new convert command may be initiated any time after the " 1 " to " 0 " transition of the STATUS output. The STATUS output may not, however, be connected directly to the CONVERT COMMAND input for the purpose of automatically generating convert command pulses.

## SHORT CYCLE CONNECTIONS

When the converters are operated as a 14-bit device, Pin 37 is left open. If, however, it is to perform conversions of less than 14 bits, Pin 37 is connected to the $\mathrm{N}+1$ bit output (where N is the number of bits in the conversion). The conversion time in this mode of operation is $T_{C} \times N / 14$ where $\mathrm{T}_{\mathrm{C}}$ is the conversion time of the particular model when operated at 14-bit resolution.

# Ultra-Fast Hybrid Analog to Digital Converters HAS-0802/1002/1202 

## FEATURES

- Conversion Times as Low as $1.2 \mu \mathrm{~s}$
- Resolution: 8, 10 and 12 Bits
- Exceptional Accuracy, $\mathbf{0 . 0 1 2 \%}$ of F.S.
- Low Power
- Contained in Glass or Metal 32-Pin DIP
- Adjustment-Free Operation


## APPLICATIONS

- Waveform Analysis
- Fast Fourier Transforms
- Radar

circuit power supply pins as possible. Do not allow input or other analog signal lines to be in close proximity to or cross over any digital output line.

Block Diagram - HAS Series


## GENERAL DESCRIPTION

With a typical conversion time of only $2.2 \mu \mathrm{~s}$ for complete 12 bit conversion, the Analog Devices' HAS series hybrid A/D converters are the fastest, smallest, most complete successiveapproximation A/D's available. Housed in 32-pin DIP packages, these converters feature laser trimming for accuracy and linearity surpassing the best modular competitive A/D's. This series offers a unique combination of flexibility and simplicity which allows them to be used as stand-alone A/D converters requiring no additional external potentiometers and needing only an analog input signal and encode command for operation.

The HAS-1202 A/D features an accuracy of $0.012 \%$ and when combined with an HTC-0300 track-and-hold, forms an A/D conversion system capable of up to 350 kHz sampling rates.
The HAS series A/D's are ideally suited for applications requiring excellent performance characteristics, small size, low power consumption and adjustment-free operation. Some of these applications include radar, PCM, data-acquisition, and digital-signal-processing systems where FFT's and other digital processing techniques are to be performed on analog input data.
For the ultra-high reliability requirements of military and aerospace applications these A/D's are optionally available with hermetically sealed metal cases and with MIL-STD-883 processing.
Extreme care in circuit layout should be exercised when using these hybrids in order to obtain rated performance. In particular, input and output runs should be as short as possible, a ground plane should be used to tie all ground pins together, and power supplies should be bypassed as close to the hybrid

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ with nominal voltages unless otherwise noted)

| MODEL | UNITS | HAS-0802 | HAS-1002 | HAS-1202 |
| :---: | :---: | :---: | :---: | :---: |
| RESOLUTION | BITS | 8 | 10 | 12 |
| LSB Weight | \% Full Scale | 0.4 | 0.1 | 0.025 |
|  | mV | 40 | 10 | 2.5 |
| RELATIVE ACCURACY (INCLUDING LINEARITY) | \% Full Scale | 0.05 | 0.025 | 0.012 |
| Quantization Error | LSB | $\pm 1 / 2$ | * | , |
| LINEARITY VS. TEMPERATURE | ppm/ ${ }^{\circ} \mathrm{C}$ | 3 | * |  |
|  |  | (No Missing Codes over Temperature Range) |  |  |
| INPUT OFFSET VOLTAGE |  |  |  |  |
| Initial (Trimmable to Zero) | mV | 10 | * | * |
| Zero Offset vs. Temperature | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | 15 | * | * |
| Bipolar Offset vs. Temperature | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | 100 | * | * |
| GAIN ERROR |  |  |  |  |
| Initial (Trimmable to Zero) | \% Full Scale | 0.1 | * | * |
| Gain vs. Temperature | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 30 | * | * |
| INPUT |  |  |  |  |
| Ranges (Full Scale) |  |  |  |  |
| "Built-In" Standard Unipolar | $\mathrm{V} \pm 0.1 \%$ | +10.24 | * | * |
| Bipolar | $\mathrm{V} \pm 0.05 \%$ | $\pm 5.12$ | * |  |
| Resistor Programmable (See Figure 3) | V, 0 to: | $+5,+7.5,+15,+20, \pm 2.5, \pm 3.75, \pm 7.5, \pm 10$ |  |  |
| Impedance | $\Omega$ min | 1000 | * |  |
| Overvoltage | V | Two Times Full Scale + or - |  |  |
| CONVERSION TIME (COMPLETE CYCLE TIME) | $\mu \mathrm{s}$ max (typ) | 1.5 (1.2) | 1.7 (1.4) | 2.8 (2.2) |
| CONVERSION RATE | kHz max | 667 | 588 | 357 |
| ENCODE COMMAND - TTL LOGIC INPUT |  |  |  |  |
|  | V | $" 0 "=0$ to $+0.4, " 1 "=+2$ to +5 |  |  |
| Function ${ }^{1}$ |  | Logic " 1 " Resets Converter |  |  |
|  |  | Logic "0" Starts Conversion |  |  |
| Loading |  | 1 Standard TTL Load: |  |  |
|  |  | " 0 " = - 1.6 mA , max |  |  |
|  |  | " 1 " $=40 \mu \mathrm{~A}, \max$ |  |  |
| Pulse Width | ns min | 100 |  | * |
| Repetition Rate |  | 0 to Maximu | Conversion |  |
| LOGIC OUTPUTS |  |  |  |  |
| Data Ready ( $\overline{\mathrm{DR}}$ ) |  |  |  |  |
| Function |  |  |  |  |
|  |  | After DR goes low, data is valid. A new conversion may be initiated at this time. $\overline{\mathrm{DR}}$ may be used to strobe data into external register if |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| Timing |  | See Figure 1 |  |  |
| Loading |  | 5 Standard TTL Loads, max |  |  |
| Parallel Data |  |  |  |  |
| Format | ; | 8 -, 10 -, or 12 -bits parallel data. Valid from time DR output goes low until 20 ns after receipt of next |  |  |
|  |  |  |  |  |
|  |  | TTL Compatible: |  |  |
| Logic Levels |  | $" 0$ " $=0 \mathrm{~V}$ to +0.4 V |  |  |
|  |  | " 1 " $=+2.4 \mathrm{~V}$ to +5 V |  |  |
| Loading |  | Will drive up to 5 Standard TTL Loads or 2 TTL "S" or "H" Loads. |  |  |
|  |  |  |  |  |
| Coding ${ }^{2}$ |  | Offset Binary (BIN) for Unipolar Inputs: |  |  |
| . |  | $0 \mathrm{~V}=0000 \ldots 0$ | $+10.24 \mathrm{~V}=1111 \ldots .$ |  |
| . . * |  | Offset Binary (OBN) for Bipolar Inputs: |  |  |
|  |  | $+5.12 \mathrm{~V}=1111 \ldots 1$ |  |  |
|  |  | $\mathrm{OV}=0111 \ldots 1$ |  |  |
|  |  | $-5.12 \mathrm{~V}=0000 \ldots 0$ |  |  |
| POWER REQUIREMENTS |  |  |  |  |
| +14.5V to +15.5V ( +18 V Absolute Max) | mA | 40 |  |  |
| -14.5V to -15.5V (-18V Absolute Max) ${ }^{\text {\% }}$ | mA | 15 |  |  |
| +4.75 V to +5.25V ( +7 V Absolute Max) | mA | 200 | * | * |
| TEMPERATURE RANGE |  |  |  |  |
| Operating (Case) | ${ }^{\circ} \mathrm{C}$ | 0 to +70 |  |  |
| Storage | ${ }^{\circ} \mathrm{C}$ | $-55 \text { to }+125$ |  |  |

## NOTES

${ }^{1}$ After converter is reset, all other logic signals, including clock, are internally generated.
${ }^{2}$ When HAS series A/D's are used with HTC-0300 track/hold, output coding is complementary binary (CBN) for unipolar inputs and complementary offset binary (COB) for bipolar inputs (see Table 1).
-Specifications same as model HAS-0802. Specifications subject to change without notice.

Table 1. Output Coding*

| SCALE | INPUT OF HTC-0300 | INPUT OF HAS-1202 | DIGITAL OUTPUT |
| :---: | :---: | :---: | :---: |
| UNIPOLAR OPERATION |  |  |  |
| FS-1LSB | -10.2375V | +10.2375V | 111111111111 |
| 3/4 FS | - 7.6800 V | + 7.6800V | 110000000000 |
| 1/2 FS | - 5.1200 V | $+5.1200 \mathrm{~V}$ | 100000000000 |
| 1/4 FS | - 2.5600 V | + 2.5600 V | 010000000000 |
| +1LSB | - 0.0025V | + 0.0025V | 000000000001 |
| 0 | 0.0000 V | 0.0000 V | 000000000000 |
| BIPOLAR OPERATION |  |  |  |
| +FS-1LSB | - 5.1175V | + 5.1175V | 111111111111 |
| 0 | 0.0000 V | 0.0000 V | 100000000000 |
| -FS+1LSB | + 5.1175V | - 5.1175V | 000000000001 |
| -FS | + 5.1200V | - 5.1200V | 000000000000 |

*Coding and input levels shown are for HAS-1202. For 8- and 10-bit
A/D's the input levels are less by the values of the LSB weight for each type, and the digital output will show only 8 or 10 bits, respectively.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


GLASS PACKAGE


DOT ON TOP INDICATES POSITION OF PIN 1.

PIN DESIGNATIONS
HAS-1202*

| PIN | FUNCTION |
| :--- | :--- |
| 1,30 | DIGITAL GROUND |
| $2,27,31$ | +5V |
| 3 | DATA READY |
| 4 | $+15 V$ |
| 5 | BIT 1 OUTPUT (MSB) |
| 6 | BIT 2 OUTPUT |
| 7 | BIT 3 OUTPUT |
| 8 | BIT 4 OUTPUT |
| 9 | BIT 5 OUTPUT |
| 10 | BIT 6 OUTPUT |
| 11 | BIT 7 OUTPUT |
| 12 | BIT 8 OUTPUT |
| 13 | BIT 9 OUTPUT |
| 14 | BIT 10 OUTPUT |
| 15 | BIT 11 OUTPUT |
| 16 | BIT 12 OUTPUT (LSB) |
| $17,18,19$ | ANALOG GROUND |
| $20,23,24$ | ANALOG GROUND |
| 21 | D/A OUT |
| 22 | D/A IN |
| 25 | COMP INPUT |
| 26 | ANALOG INPUT |
| 28 | -15V |
| 29 | BIPOLAR OFFSET |
| 32 | ENCODE COMMAND |

*HAS-1002, PINS 15 AND 16 ARE NOT CONNECTED INTERNALLY. HAS-0802. PINS 13, 14, 15 AND 16 ARE NOT CONNECTED INTERNALLY.


TIMING SHOWN FOR HAS-1202. TIMING IS SIMILAR FOR HAS-1002 AND HAS-0802 EXCEPT LSB IS BIT 10 AND 8, RESPECTIVELY, AND TOTAL TYPICAL CONVERSION TIME IS $1.4 \mu \mathrm{~s}$ AND $1.2 \mu \mathrm{~s}$, RESPECTIVELY.

Figure 1. Timing Diagram (Typical)


NOTES:

1. THIS CIRCUIT SHOWN FOR UNIPOLAR ( 0 TO +10.24 V ) INPUT. OV INPUT $=000000000000 ;+10.24$ INPUT = 111111111111.
2. FOR BIPOLAR ( $\pm 5.12 \mathrm{~V}$ ) INPUT, UNGROUND PIN 29 AND CONNECT PIN 29 TO PIN 21.
3. FOR EXTRA-PRECISE GAIN (FULL-SCALE) ADJUSTMENT CONNECT A $50 \Omega$ VARIABLE RESISTANCE IN SERIES WITH PIN 20 OF HAS-1202. THIS WILL RESULT IN 0 TO +10.000 V INPUT WITH ADJUSTMENT RANGE OF $\pm 2 \%$ OF FULL SCALE.
4. FOR EXTRA-PRECISE ZERO OFFSET ADJUSTMENT, CONNECT 150k RESISTOR FROM PIN 21 TO THE TAP OF A 10k POTENTIOMETER. END TERMINATIONS OF POTENTIOMETER CONNECT TO +15V AND - 15V. THIS ZERO OFFSET ADJUSTMENT WILL HAVE A RANGE OF APPROXIMATELY $\pm 100 \mathrm{mV}$.

Figure 2. Input Connections For Standard Input Ranges

|  |  |  |  | ABSOLUTE <br> MAXIMUM |
| :--- | :---: | :---: | :---: | :---: |
| INPUT RANGE | R1 | R2 | $Z_{\mathbf{N N}}$ | SIGNAL |
| 0 to $+5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$ | SHORT | 1000 | 500 | $\pm 10 \mathrm{~V}$ |
| 0 to $+7.5 \mathrm{~V}, \pm 3.75 \mathrm{~V}$ | SHORT | 3000 | 750 | $\pm 15 \mathrm{~V}$ |
| 0 to $+15 \mathrm{~V}, \pm 7.5 \mathrm{~V}$ | 500 | OPEN | 1500 | $\pm 30 \mathrm{~V}$ |
| 0 to $+20 \mathrm{~V}, \pm 10 \mathrm{~V}$ | 1000 | OPEN | 2000 | $\pm 40 \mathrm{~V}$ |

Input Connections For Optional Input Ranges


Figure 3. Full Scale Trim
APPLICATION CIRCUIT


Figure 4. $D C$ to $350 \mathrm{kHz}, 12-B i t, A / D$ Conversion System

## ORDERING INFORMATION

Order model number HAS-0802, HAS-1002, or HAS-1202 for 8 -, 10-, or 12-bit operation, respectively. Mating connector for the HAS series A/D's is model number HSA-2. Metal cased versions of this $A / D$ with extended operating temperature range, and MIL-STD processing are also available. Consult the factory or nearest Analog Devices' sales office for further information.

## FEATURES

High Speed at Low Cost 8-Bits @ 750ns max 10 -Bits @ $1 \mu \mathrm{~s}$ max
Monotonic Over Temperature
Differential Nonlinearity $\pm 1 / 4$ LSB typ
Parallel and Serial Outputs
Pin and Function Compatible with 4130, 4131
APPLICATIONS
High Speed Data Acquisition
Real Time Waveform Analysis
Radar Signal Processing
Analytical Instruments

## GENERAL DESCRIPTION

The MAH series of high-speed analog-to-digital converters represent the latest "state-of-the-art" in high speed successive approximation technology. They are the fastest and most accurate complete converters of their type, featuring internal reference, clock, timing, encoding, and control logic functions. The MAH series A/D's should be considered in applications where completeness of design function, ease of interface, and speed are required. These modules make maximum use of the latest monolithic and hybrid parts to minimize total parts complexity and increase reliability. They are designed to be form, fit, and function compatible with the T.P. 4130 and 4131, with advantages over the latter in overall accuracy without any sacrifice in speed.
In almost all applications, these A/D's require the use of a fast sample-and-hold. Depending upon the application, either the ADI THC or THS series of ultra-fast sample-and-holds are recommended.


MAH-0801 and MAH-1001 Block Diagram


MATING CONNECTOR: MSA-1

## SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| MODEL | UNITS | MAH-0801 | MAH-1001 |
| :---: | :---: | :---: | :---: |
| RESOLUTION FS @ Full Scale | Bits | 8 | 10 |
| ACCURACY (Relative to Full Scale) | $\pm \% \mathrm{FS}$ | 0.02 | * |
| Quantization Error | LSB | $\pm 1 / 2$ | * |
| Nonlinearity | LSB (max) | $\pm 1 / 4$ | $\pm 1 / 2$ |
| Differential Nonlinearity | LSB (max) | $\pm 1 / 4$ | $\pm 1 / 2$ |
|  | LSB (typ) | $\pm 1 / 8$ | $\pm 1 / 4$ |
| Missing Codes |  | No Missing Codes 0 to $+70^{\circ} \mathrm{C}$ Monotonic 0 to $+70^{\circ} \mathrm{C}$ |  |
| Monotonicity |  |  |  |
| TEMPERATURE COEFFICIENTS |  |  |  |
| Differential Nonlinearity | $\pm \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 3 | * |
| Gain | $\pm \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 20 | * |
| Zero Offset (Unipolar) | $\pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | 10 | * |
| Zero Offset (Bipolar) | $\pm \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 15 | * |
| INPUT |  |  |  |
| Ranges (Full Scale) |  |  |  |
| MAH-XXXX-1 | V | 0 to -5 | * |
| MAH-XXXX-2 | V | 0 to -10 | * |
| MAH-XXXX-3 | V | $\pm 5$ | * |
| MAH-XXXX-4 | V | $\pm 10$ | * |
| MAH-XXXX-5 | V | $\pm 1.024$ | * |
| Impedance (Function of Option) | $\Omega / V$ | 100 | * |
| OVERVOLTAGE | V | To Twice Pe | t FS Without Damage. |
| CONVERSION TIME ${ }^{1}$ | ns max | 750 | 1000 |
|  | ns typ | 700 | 950 |
| ENCODE COMMAND |  |  |  |
| Logic Levels (1 Standard TTL Load) | v | " 0 " = 0 to + | = +2 to +5.5 |
| Function |  | Positive-goin <br> Trailing edg | resets converter. |
| Duration (Width) | $n \mathrm{~ns} \min (\max )$ | 50 (150) | onversion. |
| Rise and Fall Times | ns max | 20 | * |
| Repetition Rate | kHz max | 1333 | 1000 |

LOGIC OUTPUTS
Levels TTL (Same as Encode Command)
Drive Capability Data and Data Ready-10 Std TTL Loads,
Parallel Data
Clock-10 TTL Loads
8 or 10 lines of data held until start of
Coding (Unipolar)
(Bipolar)
Serial Data
Coding
Clock next Encode Command
CBN

COB/C2SC *
MSB first, successive pulse output during conversion, NRZ.
Same as parallel output except 2SC not available.
Pulse train of 9 or 11 internal clock pulses, gated on during the conversion period.


## NOTE:

${ }^{1}$ Total conversion time from leading edge of encode command pulse to trailing edge of data ready pulse with 50 ns wide encode command.
*Specifications same as MAH-0801.
Specifications subject to change without notice.

## OUTPUT CODING

The logic output coding is shown true relative to the analog input to the A/D. If an inverting track and hold-such as the Analog Devices THC series-or an inverting op amp is used ahead of the $A / D$, the true logic coding is inverted relative to the system input. This yields the systemic coding as follows:

| Scale | Input Voltage | Complementary <br> Straight Binary |
| :--- | :---: | :---: |
| $-\mathrm{FS}-1 \mathrm{LSB}$ | -9.9900 V | 1111111111 |
| $-3 / 4 \mathrm{FS}$ | -7.5000 V | 1100000000 |
| $-1 / 2 \mathrm{FS}$ | -5.0000 V | 1000000000 |
| $-1 / 4 \mathrm{FS}$ | -2.5000 V | 0100000000 |
| -1 LSB | -0.0010 V | 0000000001 |
| 0 | 0.0000 V | 0000000000 |

NOTE
( 0 to -10V) for MAH-1001-2; LSB $=10 \mathrm{mV}$ for MAH-1001-1, apply input voltage factor of $\mathbf{1 / 2}$.

Binary (BIN) in place of Complementary Binary (CBN) for options 1 and 2; Offset Binary (OBN) in place of Complementary Offset Binary (COB) for options 3, 4 and 5; Two's Complement (2SC) in place of Complementary Two's Complement (C2SC).

| Scale | Input Voltage | Complementary Offset Binary | Complementary Two's Complement |
| :---: | :---: | :---: | :---: |
| -FS -1LSB | -4.9900V | 1111111111 | 0111111111 |
| -3/4 FS | -3.7500V | 1110000000 | 0110000000 |
| -1/2 FS | $-2.5000 \mathrm{~V}$ | 1100000000 | 0100000000 |
| 0 | 0.0000 V | 1000000000 | 0000000000 |
| +1/2 FS | $+2.5000 \mathrm{~V}$ | 0100000000 | 1100000000 |
| +3/4 FS | +3.7500V | 0010000000 | 1010000000 |
| +FS -1 LSB | +4.9900V | 0000000001 | 1000000001 |
| +FS | $+5.0000 \mathrm{~V}$ | 0000000000 | 1000000000 |

NOTES:
(-5V to +5 V ) for MAH-1001-3; LSB $=10 \mathrm{mV}$ for MAH-1001-4 apply input voltage factor of 2 .

Table 1. MAH-0801 and MAH-1001 Unipolar Operation for Options 1 and 2

Table 2. MAH-0801 and MAH-1001 Bipolar Operation for Options 3 and 4

| Scale | Input Voltage | Complementary Offset Binary | Complementary <br> Two's Complement |
| :---: | :---: | :---: | :---: |
| -FS -1LSB | $-1.022 \mathrm{~V}$ | 1111111111 | 0111111111 |
| -1/2 FS | -0.512V | 1100000000 | 0100000000 |
| 0 | -0.000V | 1000000000 | 0000000000 |
| +1/2 FS | $+0.512 \mathrm{~V}$ | 0100000000 | 1100000000 |
| +FS | $+1.024 \mathrm{~V}$ | 0000000000 | 1000000000 |

NOTE
$(-1.024 \mathrm{~V}$ to $+1.024 \mathrm{~V})$ for $\mathrm{MAH}-1001-5 ; \mathrm{LSB}=2 \mathrm{mV}$.
Table 3. MAH-0801 and MAH-1001 Bipolar Operation for Option 5

## CALIBRATION AND ADJUSTMENT



Figure 1. MAH-0801 and MAH-1001 Hookup

PROCEDURE:

1. APPLY ENCODE COMMAND PULSE TO THE ENCODE COMMAND INPUT (PIN 3).
2. CONNECT A PRECISION VOLTAGE SOURCE TO THE ANALOG INPUT (PIN 19) AND ANALOG GROUND (PIN 20). ADJUST THIS SOURCE FOR $+1 / 2$ LSB. VARY THE ZERO ADJUST POTENTIOMETER FOR AN LSB FLUTTER (THIS WILL APPEAR AS AN EQUAL UNCERTAINTY AT THE OUTPUT BETWEEN THE CODES 0000 .... 0000 AND 0000 .... 0001).
3. WITH THE PRECISION VOLTAGE SOURCE ADJUSTED TO -FS +1/2LSB, ADJUST THE GAIN POTENTIOMETER FOR A FLUTTER BETWEEN CODES 1111 .... 1110 AND 1111 .... 1111.

Unipolar Operation
PROCEDURE:

1. APPLY AN ENCODE COMMAND TO THE ENCODE COMMAND INPUT (PIN 3).
2. CONNECT A PRECISION VOLTAGE SOURCE TO THE ANALOG INPUT (PIN 19) AND ANALOG GROUND (PIN 20). ADJUST THIS SOURCE TO +FS - $1 / 2$ LSB. THE ZERO ADJUST POTENTIOMETER FOF: A FLUTTER BETWEEN VARY CODES 0000 .... 0000 AND 0000 .... 0001.
3. ADJUST THE VOLTAGE SOURCE TO -FS $+1 / 2$ LSB. AD. JUST THE GAIN POTENTIOMETER FOR A FLUTTER. BETWEEN THE CODES 1111 .... 1110 AND 1111.... 1111.


Figure 2. MAH-0801 and MAH-1001 Timing Diagram

## APPLICATIONS



Figure 3. Depicts a Complete 8-Bit, 1 MHz Conversion System Using the THS-0060 Track-and-Hold and the MAH-0801-5 Low- Voltage Input A/D Converter

## NOTES ON USAGE

The use of a large ground plane is highly recommended. Tie all grounds for both the ADC and T\&H together. Make the distance from the ADC to the system ground as short as possible with as low an impedance as possible. Bypass each power supply run with a ceramic ( $0.1 \mu \mathrm{~F}$ ) and tantalum ( $3.3 \mu \mathrm{~F}$ ) capacitor. Keep the analog input as far away from the digital outputs as practical. Avoid the use of twisted pair cables for

PIN DESIGNATIONS MAH-0801, MAH-1001

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | DATA READY OUT | 15 | BIT 9 OUT |
| 2 | INTERNAL CLOCK OUT | 16 | BIT 10 OUT (LSB) |
| 3 | ENCODE COMMAND IN | 17 | $\overline{\text { BIT 1 OUT (MSB) }}$ |
| 4 | SERIAL OUTPUT | 19 | ANALOG INPUT |
| 5 | BIT 1 OUT (MSB) | 20 | ANALOG GROUND |
| 6 | BIT 2 OUT | 30 | GAIN ADJUST |
| 7 | BIT 3 OUT | 31 | GAIN ADIUST |
| 8 | BIT 4 OUT | 32 | OFFSET ADJUST |
| 11 | BIT 5 OUT | 33 | POWER GROUND |
| 12 | BIT 6 OUT | 34 | -15V POWER IN |
| 13 | BIT 7 OUT | 35 | +15V POWER IN |
| 14 | BIT 8 OUT | 36 | +5V POWER IN |

NOTES:
On Model MAH-0801, Pins 15 and 16 are deleted.
Power and Analog grounds are internally connected.


Figure 4. Depicts the MAH-1001-2 A/D Converter Used with the THC-0300 Track-and-Hold
digital outputs wherever possible. The use of coax cable for analog inputs is recommended wherever practical to avoid digital feedback.

## ORDERING INFORMATION

The 8 - and 10 -bit versions of the MAH series may be ordered with various options according to the chărt below.


## FEATURES

High Speed at Low Cost
8 Bits $1 \mu \mathrm{~s}$ max
10 Bits $1.5 \mu \mathrm{~s}$ max
12 Bits $2 \mu$ s max
No Missing Codes Over Temperature
Low Power
Industry Standard Pin Out
Parallel and Serial Outputs

## APPLICATIONS

High Speed Data Acquisition
Real Time Waveform Analysis
Radar Signal Processing
Analytical Instruments

## GENERAL DESCRIPTION

The MAS series of high speed analog to digital converters represent the "state of the art" in application of the successive approximation conversion technique by providing highest speed at lowest cost. With monotonicity guaranteed over temperature these reliable modules are form, fit and function compatible with popular industry standards from Datel and Philbrick (for new designs consider the HAS series of hybrid converters).
In most applications these A/D's should be used with a fast sample hold such as the THS/THC series.


MAS-0801 and MAS-1001 Block Diagram


MAS-1202 Block Diagram
(typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)


NOTE:
${ }^{1}$ Total conversion time from leading edge of encode command pulse to trailing edge of data ready pulse with 50 ns wide encode command.
*Specifications same as MAS-0801.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## PIN DESIGNATIONS <br> MAS-0801, MAS-1001

## PIN DESIGNATIONS

MAS-1202

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | DATA READY OUT | 15 | BIT 9 OUT |
| 2 | INTERNAL CLOCK OUT | 16 | BIT 10 OUT (LSB) |
| 3 | ENCODE COMMAND IN | 19 | ANALOG INPUT |
| 4 | SERIAL OUTPUT | 20 | ANALOG GROUND |
| 5 | BIT 1 OUT (MSB) | 30 | REFERENCE OUT |
| 6 | BIT 2 OUT | 31 | REFERENCE INPUT |
| 7 | BIT 3 OUT | 32 | OFFSET |
| 8 | BIT 4 OUT | 33 | POWER GROUND |
| 11 | BIT 5 OUT | 34 | -15V POWER IN |
| 12 | BIT 6 OUT | 35 | +15V POWER IN |
| 13 | BIT 7 OUT | 36 | +5V POWER IN |
| 14 | BIT 8 OUT |  |  |


| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | DATA READY | 16 | BIT 10 OUT |
| 2 | INTERNAL CLOCK OUT | 17 | BIT 11 OUT |
| 3 | BIT 1 OUT (MSB) | 18 | BIT 12 OUT (LSB) |
| 4 | SERIAL DATA OUT | 19 | ANALOG INPUT |
| 5 | BIT 1 OUT (MSB) | 20 | ANALOG GROUND |
| 6 | BIT 2 OUT | 29 | ENCODE COMMAND IN |
| 7 | BIT 3 OUT | 30 | GAIN ADJUST |
| 8 | BIT 4 OUT | 31 | BIPOLAR OFFSET |
| 11 | BIT 5 OUT | 32 | UNIPOLAR ZERO |
| 12 | BIT 6 OUT | 33 | POWER GROUND |
| 13 | BIT 7 OUT | 34 | -15V POWER IN |
| 14 | BIT 8 OUT | 35 | +15V POWER IN |
| 15 | BIT 9 OUT | 36 | +5V POWER IN |

ORDERING INFORMATION
The 8 - and 10 -bit versions of the MAS series may be ordered with various options according to the chart below.


MAS-0801 $=8$ Bits
MAS-1001 $=10$ Bits


For $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ tempco at slightly higher cost, add " P ". For standard tempco, leave blank.

-10 to -5V FS
-20 to -10V FS
$-3 \pm 5 \mathrm{~V}$ FS
$-4 \pm 10 \mathrm{~V}$ FS
$-5 \pm 1.024 \mathrm{~V}$ FS


| $\mathrm{CBN}=$ | Complementary <br> Binary (Options <br>  <br>  <br> 1 and 2) |
| ---: | :--- |
| $\mathrm{COB}=$ | Complementary |
|  | Offset'Binary <br>  <br>  <br> (Options 3,4 and 5 ) |
| $\mathrm{C} 2 \mathrm{SC}=$ | Complementary |
|  | Two's Comple- |
|  | ment (Options |
|  | $3,4$ and 5$)$ |

NOTES:
For 12-bit performance order the MAS-1202 which has no options. The mating connector for the MAS series is the MSA-1.

## OUTPUT CODING

The logic output coding is shown true relative to the analog input to the A/D. If an inverting track and hold-such as the Analog Devices THC series-or an inverting op amp is used ahead of the $A / D$, the true logic coding is inverted relative to the system input. This yields the systemic coding as follows:

Binary (BIN) in place of Complementary Binary (CBN) for options 1 and 2; Offset Binary (OBN) in place of Complementary Offset Binary (COB) for options 3, 4 and 5; Two's Complement (2SC) in place of Complementary Two's Complement (C2SC).

| Scale | Input Voltage | Complementary Offset Binary | Complementary Two's Complement |
| :---: | :---: | :---: | :---: |
| -FS -1LSB | -4.9900V | 1111111111 | 0111111111 |
| -3/4 FS | -3.7500V | 1110000000 | 0110000000 |
| -1/2 FS | -2.5000V | 1100000000 | 0100000000 |
| 0 | 0.0000 V | 1000000000 | 0000000000 |
| +1/2 FS | +2.5000V | 0100000000 | 1100000000 |
| +3/4 FS | +3.7500V | 0010000000 | 1010000000 |
| +FS -1LSB | +4.9900V | 0000000001 | 1000000001 |
| +FS | $+5.0000 \mathrm{~V}$ | 0000000000 | 1000000000 |

NOTES:
$(-5 \mathrm{~V}$ to $+5 \mathrm{~V})$ for MAS-1001-3; $\mathrm{LSB}=10 \mathrm{mV}$ for MAS-1001-4 apply input voltage factor of 2 .
In Table 2, complementary 2SC is accomplished by factory option.
Table 2. MAS-0801 and MAS-1001 Bipolar Operation for Options 3 and 4

| Scale | Input Voltage | Straight Binary |
| :--- | :---: | :---: |
| +FS -1LSB | +9.9976 V | 111111111111 |
| +7/8 FS | +8.7500 V | 111000000000 |
| +3/4 FS | +7.5000 V | 110000000000 |
| +1/2 FS | +5.0000 V | 100000000000 |
| +1/4 FS | +2.5000 V | 010000000000 |
| +1LSB | +0.0024 V | 000000000001 |
| 0 | 0.0000 V | 000000000000 |

NOTE
Unipolar Operation ( 0 to $\mathbf{+ 1 0 V}$ )
Table 4. MAS-1202 Unipolar Operation (0 to +10V)

Table 3. MAS-0801 and MAS-1001 Bipolar Operation for Option 5

| Scale | Input Voltage | Straight Binary |  | Two's Complement |  |
| :--- | ---: | :---: | :---: | :---: | :---: |
| +FS -1LSB | +4.9976 V | 111111111111 | 011111111111 |  |  |
| +3/4 FS | +3.7500 V | 111000000000 | 011000000000 |  |  |
| +1/2 FS | +2.5000 V | 110000000000 | 010000000000 |  |  |
| 0 | 0.0000 V | 100000000000 | 000000000000 |  |  |
| $-1 / 2 \mathrm{FS}$ | -2.5000 V | 010000000000 | 110000000000 |  |  |
| -3/4 FS | -3.7500 V | 001000000000 | 101000000000 |  |  |
| -FS +1 LSB | -4.9976 V | 000000000001 | 100000000001 |  |  |
| -FS | -5.0000 V | 0000 | 00000000 | 100000000000 |  |

NOTE
In Table 5, TWO'S COMPLEMENT (2SC) is accomplished by using the MSB output for Bit 1.

Table 5. MAS-1202 Bipolar Operation (-5V to $+5 \mathrm{~V})$

## Callbration and Adjustment



## PROCEDURE:

1. APPLY ENCODE COMMAND PULSE TO THE ENCODE COMMAND INPUT (PIN 3).
2. CONNECT A PRECISION VOLTAGE SOURCE TO THE ANALOG INPUT (PIN 19) AND ANALOG GROUND (PIN 20). ADJUST THIS SOURCE FOR $+1 / 2 \mathrm{LSB}(+1.2 \mathrm{mV})$. VARY THE ZERO ADJUST POTENTIOMETER FOR AN LSB FLUTTER (THIS WILL APPEAR AS AN EQUAL UNCERTAINTY AT THE OUTPUT BETWEEN THE CODES 0000 .... 0000 AND 0000 .... 0001).
3. WITH THE PRECISION VOLTAGE SOURCE ADJUSTED TO -FS +1/2LSB, ADJUST THE GAIN POTENTIOMETER FOR A FLUTTER BETWEEN CODES 1111 .... 1110 AND 1111 .... 1111.

Figure 1. MAS-0801 and MAS-1001 Unipolar Operation.


PROCEDURE:

1. APPLY AN ENCODE COMMAND TO THE ENCODE COMMAND INPUT (PIN 3).
2. CONNECT A PRECISION VOLTAGE SOURCE TO THE ANALOG INPUT (PIN 19) AND ANALOG GROUND (PIN 20). ADJUST THIS SOURCE TO +FS -1/2LSB. THE ZERO ADJUST POTENTIOMETER FOR A FLUTTER BETWEEN VARY CODES 0000 .... 0000 AND 0000 ... 0001.
3. ADJUST THE VOLTAGE SOURCE TO -FS $+1 / 2 L S B$. ADJUST THE GAIN POTENTIOMETER FOR A FLUTTER BETWEEN THE CODES $1111 \ldots 1110$ AND 1111 .... 1111.

Figure 2. MAS-0801 and MAS-1001 Bipolar Operation


PROCEDURE:

1. APPLY ENCODE COMMAND PULSE TO THE ENCODE COMMAND INPUT (PIN 29).
2. CONNECT A PRECISION VOLTAGE SOURCE TO THE ANALOG INPUT (PIN 19) AND ANALOG GROUND (PIN 20). ADJUST THIS SOURCE FOR $+1 / 2$ LSB $(+1.2 \mathrm{mV})$. VARY THE ZERO ADJUST POTENTIOMETER FOR BIT 12 FLUTTER (THIS WILL APPEAR AS AN EQUAL UNCERTAINTY AT THE OUTPUT BETWEEN THE CODES 000000000000 AND 000000000001 ).
3. WITH THE PRECISION VOLTAGE SOURCE ADJUSTED TO +FS -1 1/2LSB (+9.9964 V), ADJUST THE GAIN POTENTIOMETER FOR A FLUTTER BETWEEN CODES 111111111110 AND 111111111111.

Figure 3. MAS-1202 Unipolar Operation


PROCEDURE:

1. APPLY AN ENCODE COMMAND TO THE ENCODE COMMAND INPUT (PIN 29).
2. CONNECT A PRECISION VOLTAGE SOURCE TO THE ANALOG INPUT (PIN 19) AND ANALOG GROUND (PIN 20). ADJUST THIS SOURCE TO -FS +1/2LSB (-4.9988V). ADJUST THE OFFSET POTENTIOMETER FOR A FLUTTER BETWEEN CODES 000000000000 AND 00000000 0001.
3. ADJUST THE VOLTAGE SOURCE TO +FS -1 1/2LSB ( +4.9964 V ). ADJUST THE GAIN POTENTIOMETER FOR A FLUTTER BETWEEN THE CODES 111111111110 AND 111111111111.

Figure 4. MAS-1202 Bipolar Operation


Figure 5. Depicts a Complete 8-Bit, 1 MHz Conversion System Using the THS-0060 Track-and-Hold and the MAS-0801-5 LowVoltage Input A/D Converter


Figure 6. Depicts the MAS-1202 A/D Converter used with the THC-0300 Track-and-Hold

## TIMING DIAGRAMS



Figure 7. MAS-0801 and MAS-1001 Timing Diagram


Figure 8. MAS-1202 Timing Diagram

# 8-Bit Video Analog-to-Digital Converter 

## MATV-0811, 0816, 0820

## FEATURES

8-Bit Accuracy - Guaranteed Monotonic<br>Ultra-High Speed - dc to 20 MHz Word Rates<br>Most Economical Video A/D<br>Smallest Available Complete A/D - 5.5" $\times 4.38^{\prime \prime} \times 0.85^{\prime \prime}$<br>Self Contained - Includes Input Buffer, Encoder, Reference, Timing, and Buffered Parallel Output<br>\section*{APPLICATIONS}<br>Digitize Color Television at Up to Three or Four Times NTSC or PAL Color Subcarrier Frequencies<br>Video Time Base Correction and Frame Synchronization<br>Radar Signal Processing<br>Real Time Transient and Continuous Spectrum Analysis

## GENERAL DESCRIPTION

The Analog Devices' MATV series of A/D converters represent a major breakthrough in high-speed A/D technology. Providing conversion word rates from dc to $11 \mathrm{MHz}, 16 \mathrm{MHz}$ and 20 MHz the MATV-0811, MATV-0816 and MATV-0820 are the lowest cost A/D converters in their performance class. As complete devices, they require only the addition of external power to accomplish precision video A/D conversion.
The use of internal hybrid microcircuit construction allows these modular A/D's to occupy a volume of only 21 cubic inches-about $1 / 5$ the volume of available comparable devices. They are housed in metal cases which not only shield the circuits from external RF interference, but aid in efficient heat dissipation. A choice of analog input voltages is available, including the industry standard 0 to +1 V at $75 \Omega$. The encode command input, data ready output, and the digital bit outputs are all TTL compatible. Designed to operate from either $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ analog and +5 V digital supplies (MATV-0811 and MATV-0816 also require -5.2 V ), the MATV series dissipate less than 8 watts. Their weight is $<10$ ounces due to enclosure rather than encapsulation. This technique facilitates rapid, inexpensive factory repair and aids in reliable printed circuit board mounting by the customer without extensive mechanical constraints or system engineering.
Relative de accuracy is $0.2 \%$ of full scale $\pm 1 / 2$ LSB when operating over the frequency range of dc to 20 MHz . The MATV series is designed to digitize color television signals at rates up to 20 MHz and is also ideally suited for other analog to digital conversion requirements, such as radar signal processing, laser pulse analysis, transient analysis, and medical electronics applications where real-time analysis and display of large quantities of information are required.


MATV-0811, MATV-0816 Block Diagram



DIGITAL DATA OUTPUT ${ }^{8}$
Format
Logic Levels, TTL


Coding
Straight Binary (BIN)

*Same as MATV-0811.
NOTES
${ }^{1}$ Applies to a customer specified operating frequency, $\pm 10 \%$. Outside this range, accuracy may degrade to $\pm 0.3 \% \pm 1 / 2 \mathrm{LSB}$.
${ }^{2} \mathrm{AC}$ linearity expressed in terms of spurious in-band signals generated at specified encode rates. ${ }^{3}$ Pipeline delay not related to encode rate.
${ }^{4} \mathrm{DC}$ to 5 MHz while noise BW with slot frequency at 500 kHz .
${ }^{5}$ Time to achieve 8 -bit ( $0.2 \%$ ) accuracy after F.S. step input.
${ }^{6}$ For signals not exceeding $10 \%$ overvoltage, the A/D will recover to 8 -bit accuracy within 60 ns after the signal returns to the specified range. Overvoltage inputs greater than $150 \%$ of F.S.
may damage input circuits and should be avoided.
${ }^{7}$ At maximum encode rate, 20 IRE unit subcarrier, not including quantization effects.
${ }^{8}$ Consult factory for other voltage, impedance and logic level options.
'The leading edge of the data ready pulse occurs approximately $10 n$ s before output data changes. The trailing edge is recommended for strobing data into external circuits.

[^60]
## MECHANICAL OUTLINE AND DIMENSIONS

Dimensions shown in inches and (mm)


PINS ARE GOLD PLATED PER MIL.G-5204, TYPE II NOTES
DIMENSIONS AND LOCATION OF HOLD DOWN HOLES FOR MATV-0820 ARE SHOWN ON THE MECHANICAL OUTLINE FIGURE BELOW. NOT AVAILABLE ON MATV-0811 AND -0816. DOT ON TOP INDICATES POSITION OF PIN 1.

(A) LOCATIONS ARE HOLES (0.16" TO $0.18^{\prime \prime}$ DIA.) THRU THE A/D SUITABLE FOR SECURING THE UNIT TO A MOTHER BOARD, ETC (B) LOCATIONS ARE EQUIPPED WITH \#6×32 CLINCH NUTS ( $0.3^{\prime \prime}$ DEEP) SUITABLE FOR ATTACHING HEAT SINK, ETC.
DOT ON TOP INDICATES POSITION OF PIN 1.

## MATV SERIES

 PIN DESIGNATIONS| PIN | FUNCTION | COMMENTS |
| :---: | :---: | :---: |
| 1 | POWER GROUND | - |
| 2 | - POWER INPUT | -11.8V (MIN); -16.5V (max) |
| 3 | + POWER INPUT | +11.8V (MIN); +16.5V (MAX) |
| 4 | ANALOG GROUND |  |
| 5 | RANGE SELECT | UNIPOLAR = GROUND BIPOLAR = OPEN |
| 6 | ANALOG GROUND |  |
| 7 | ANALOG INPUT | OPTIONAL |
| 8 | ENCODE GROUND |  |
| 9 | ENCODE COMMAND | TTL. +5V (max) |
| 10 | POWER GROUND |  |
| 11 | NO CONNECTION 0820 -5.2V POWER INPUT |  |
|  | 0811,0816 | -5V (MIN), -5.5V (MAX) |
| 12 | +5V POWER INPUT | +4.75V (MIN); +5.25 V (MAX) |
| 13 | DATA READY OUTPUT | TTL LEVELS |
| 14 | BIT 1 OUTPUT (MSB) | TTL LEVELS |
| 15 | BIT 2 OUTPUT | TTL LEVELS |
| 16 | BIT 3 OUTPUT | TTL LEVELS |
| 17 | BIT 4 OUTPUT | TTL LEVELS |
| 18 | BIT 5 OUTPUT | TTL LEVELS |
| 19 | BIT 6 OUTPUT | TTL LEVELS |
| 20 | BIT 7 OUTPUT | TTL LEVELS |
| 21 | BIT 8 OUTPUT (LSE) | TTL LEVELS |
| 22 | DIGITAL LOGIC GND. |  |



Figure 1. MATV-0811 Timing Diagram at Maximum Sample Rate of 11 MHz


Figure 2. MATV-0816 Timing Diagram at Sample Rate of 14.3 MHz


Figure 3. MATV-0820 Timing Diagram Shown at an Encode Frequency of 20 MHz

## REMOTE INTERFACE CONSIDERATIONS

In many applications, the user may wish to build up an A/D converter assembly using the MATV modular converter as a building block. The assembly would typically consist of a printed circuit card in a card nest, housed within an equipment enclosure. It could also be a chassis with coaxial inputs and outputs, and power supplies incorporated into the chassis to permit operation from ac line voltages.
This type of assembly generally includes provisions for converting remotely generated signals and driving transmission lines to the remote digital loads. The design of such an assembly must take into account the wideband, low level sensitivity of the A/D converter input, and the use of terminated coaxial input lines is recommended for analog and encode command inputs. The use of $75 \Omega$ coaxial transmission line is recommended. It is particularly important to isolate the A/D's digital outputs from the signal input, since digital feedback can seriously affect the conversion accuracy.
In order to maintain specified A/D conversion parameters, the power supplies must be fully decoupled from sources of noise and other signals. Total line and load regulation should be better than 15 mV at the MATV power supply terminals.
The output circuit of the MATV is a " 74 " register and is capaable of driving up to 10 local TTL loads. When driving distant loads and terminations are required, line drivers should be used. For twisted pair lines, the 9614 driver is recommended. For coaxial lines, the 2614 is recommended.

Figure 4 shows the recommended circuit for the A/D assembly used in applications where the signal source and digital load are remote from the A/D converter.


Figure 4. Typical System Application

## THERMAL CONSIDERATIONS

The MATV series A/D converters are specified to operate over a temperature range of 0 to $+70^{\circ} \mathrm{C}$. The temperature referred to is the module case temperature, and operation outside of this range can seriously damage the converter. The temperature limitations that Analog Devices has placed on this converter are necessitated by the published temperature limits of the commercially available components used within the device. Nowhere in the device are unreliable semiconductor junction temperature limits approached.

Generally, the A/D module must have forced air cooling when in operation. The only exceptions are when the unit is operated in free air ambients of $<+40^{\circ} \mathrm{C}$ (as during bench test, for example), or if the case is in contact with a heat sink or cold plate which will maintain the temperature of the case at $+70^{\circ} \mathrm{C}$ or less.

Whenever the A/D module is confined in a closed space or operated at ambient temperatures above $+40^{\circ} \mathrm{C}$, Analog Devices recommends an air flow of 500 linear feet per minute across the top of the case. Since the A/D is a metal encased device, this amount of air flow will keep the case temperature within $10^{\circ} \mathrm{C}$ of the air temperature, and thus permit operation at ambient temperatures of up to $+60^{\circ} \mathrm{C}$. This amount of air flow can be easily supplied by a 20 or 30 CFM fan if the air flow is directed across the top surface of the module.

## POWER SUPPLY CONSIDERATIONS

The MATV-0820 A/D is designed to operate from standard analog and digital power supplies. The digital supply is +5 V $\pm 5 \%$ the industry standard. The analog supplies may be any symmetrical voltages between $\pm 11.8$ and $\pm 15.5$ volts. Thus the modules may be operated on either of the two industry standard analog-supply voltages ( $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ ).
The MATV-0811 and MATV-0816 also require $-5.2 \mathrm{~V} \pm 5 \%$, and their calibration is affected somewhat by power supply changes. So the A/D must be readjusted whenever the analog supply voltages are changed by more than 300 mV . The MATV0811 and MATV-0816 units supplied by Analog Devices are normally calibrated and tested at $\pm 15 \mathrm{~V} \pm 0.1 \%$ power supply voltages. The customer may at time of purchase specify other power supply voltages between $\pm 12 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$, and the A/D's will be calibrated and tested at the specified power supply voltages.

## CALIBRATION INFORMATION - MATV-0811, MATV-0816

 The MATV series A/D converters are calibrated at the factory at either $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ and do not normally require recalibration more of ten than every year (depending on severity of service). The following calibration procedures are provided to aid the user in long term maintenance. Recalibration should not be started unless it has been determined that the A/D is definitely out of calibration.DC CALIBRATION
Using appropriate power supply voltages and encode rates, adjust potentiometers A through $F$ shown in Figure 5 as indicated below. Use a test set-up similar to that shown in Figure 6.

| Unipolar |
| :---: |
| DC Input |
| Voltage |

+1/2 FS
+1/4 FS
+3/8 FS
+7/16 FS
+15/32 FS
+31/64 FS

| AdjustmentAdjust for <br> Flutter <br> Point | Zone of <br> Bit Given |
| :---: | :---: |
| A | 1 |
| B | 2 |
| C | 3 |
| D | 4 |
| E | 5 |
| F | 6 |

## Correct Output "X" Denotes

 Flutter or UncertaintyXXXXXXXX 0XXXXXXX 01XXXXXX 011XXXXX 0111XXXX 01111XXX

Table 1.


Figure 5. Location of Calibration Potentiometers


Figure 6. DC Calibration Set-Up

## DYNAMIC LINEARITY ADJUSTMENT

If the need arises for recalibration of an MATV series A/D, the simple de procedure just described may be used, or the following dynamic adjustment may be performed. In general, the dc procedure gives satisfactory results for most applications, but by its nature, is an approximation. When the best possible linearity is required, the following dynamic linearity adjustment may be used. In this procedure, the output of the $A / D$ is converted back into an analog signal by a D/A converter and then subtracted from the input. The result is an error display, and the A/D calibration potentiometers are used to reduce the error pattern to the minimum possible error.

The equipment is set-up and adjusted as shown in Figure 7. The A/D adjustments $F$ through $B$ (see Figure 5) are adjusted in that order to obtain minimum error, which is indicated by the least vertical deflection on the oscilloscope error display.
Adjustment B controls the linearity at mid-scale of the A/D. Mid-scale ( $1 / 2$ scale) is approximately in the horizontal center of the display. Adjustment $C$ controls the linearity at $1 / 4$ scale, $1 / 2$ scale and $3 / 4$ scale. Adjustment D controls the linearity at $1 / 8$ scale, $1 / 4$ scale, $3 / 8$ scale $\ldots$. $7 / 8$ scale. Adjustment $E$ controls linearity in $1 / 16$ scale segments across the range, and adjustment $F$ controls linearity in $1 / 32$ scale segments across the range.
Note that adjustment $F$ interacts with B, C, D and E. Adjustment $E$ interacts with adjustments $B, C$ and $D$, etc. Therefore the highest letter adjustment pot requiring adjustment must be varied first. For example, if nonlinearities are observed at $1 / 4,1 / 2$ and $3 / 4$ scale, adjustment $C$ is first varied to correct the errors at $1 / 4$ and $3 / 4$ scale. Then adjustment $B$ is used to correct the error at mid-scale.
After adjustment, the error display should be less than 4 mV p-p.


NOTES: ENCODE COMMAND FREQUENCY IS SET TO CUSTOMER-SPECI

1. EIED RATE, OC THRU 16 MHz .
2. R2 VALUES ARE AS FOLLONS: FOR IV INPUT VERSIONS, R2 EQUALS 10k. FOR 2 V INPUT VERSIONS, R2 EQUALS 4.7k. FOR
5 V INPUT VERSIONS, R2 EQUALS 2 k . FOR 10 V INPUT VERSION
R2 EQUALS 1k.
Figure 7. Dynamic Linearity Adjustment Set-Up

## CALIBRATION INFORMATION - MATV-0820

Two internal calibration potentiometers are provided for the adjustment of offset and gain of the MATV-0820. These potentiometers are accessible from the exterior of the MATV-0820, and Figure 8 shows the location of these potentiometers.


Figure 8. Location of Calibration Potentiometers

## OFFSET ADJUSTMENT

The OFFSET ADJUST control shifts the range of the A/D without affecting gain or linearity. It is normally adjusted for an output of 0000000 X ( X signifies an uncertainty or flutter zone for the indicated bit) with an input analog dc voltage of $+1 / 2$ LSB for the unipolar input option, and $-\mathrm{FS}+1 / 2 \mathrm{LSB}$ for the bipolar input option. The user, however, may set this potentiometer to any point in its range to obtain a different offset. The range of the offset potentiometer is approximately $\pm 10 \%$ of FS.

## GAIN ADJUSTMENT

The GAIN ADJUST control affects the full scale range of the A/D by varying the gain of the A/D front end. It is normally adjusted to give an output of 1111111 X for an input dc analog voltage of + FS $-1 / 2$ LSB. The user may adjust this potentiometer anywhere in its range to provide for different input full scale requirements. The range of this potentiometer is approximately $\pm 5 \%$ of the nominal input FS range.


Figure 9. Typical Differential Gain of MATV-0816 Operating at 15 MHz Word Rates

## ORDERING INFORMATION

Each MATV series A/D converter will be calibrated at $\pm 15 \mathrm{~V}$ as a standard. Order by model number either MATV-0811, MATV-0816 or MATV-0820.

## Optional Versions

The MATV series A/D's are available with a variety of options, including analog input range and impedance, encode command input impedance, encode word rate, power supply , voltage calibration, etc. Any option other than what is shown on the data sheet will have longer delivery, since each non-standard device is built on a per order basis.
A complete listing of optional designators is available from either the factory or your local Analog Devices' sales office.


Figure 10. Typical Differential Phase of MATV-0816 Operating at 15 MHz Word Rates

## Device Marking

The MATV series A/D that you order will be marked with a series of alphanumerics which specifically designate the options built into the device. For the standard devices, these will be as follows:
MATV-0811 will be marked MATV-0811:1-BIN-15 for older devices, or MATV-0811-AA150 for newer devices.
MATV-0816 will be marked MATV-0816-0175 BIN 75143150 for older devices, or MATV-0816 ABBA143150 for newer devices.
MATV-0820 will be marked MATV-0820-0175 BIN 75 for older devices, or MATV-0820 ABAA for newer devices.
This information is provided so that there will be no confusion as to why information other than the basic model number appears on the device identification label, which might cause problems at a customers' incoming inspection.

## FEATURES

10 Bits @ 5 MHz Word Rate
One-27 Sq. In. PC Board
Built-In Track-and-Hold - 25ps Aperture Uncertainty
20MHz Analog Input Bandwidth
TTL Compatible
Low (10-Watt) Power Dissipation
Signal-To-Noise Ratio Greater Than 58dB
Noise Power Ratio Greater Than 49dB
Completely Repairable

```
APPLICATIONS
Radar Digitizing
Digital Communications
Real Time Spectrum Analysis
High Resolution TV
```


## GENERAL DESCRIPTION

Analog Devices' model MOD-1005 is a very high-speed A/D converter capable of digitizing video input signals to 10 -bit accuracy at random or periodic word rates of dc through 5 MHz . The MOD-1005 is truly a breakthrough in high-speed A/D technology. It is the most cost effective A/D in this speed category, combining small size and low power dissipation with low cost.

The MOD-1005 is constructed on a single printed circuit card which is intended for mounting on a system mother-board, and occupies only 27 square inches. Within this $A / D$ is the required sample/track and hold amplifier, encoder, timing circuits and output latches for a true simultaneous, all-parallel digital output.
The encode command input and digital outputs are TTL compatible. The A/D requires only an external encode command pulse and external power supplies for operation. NO external parts are required. Gain and offset potentiometers are provided on the card. The A/D is fully repairable either at the factory or in the field.
The MOD-1005 is ideally suited for systems requiring the ultimate in conversion speed and accuracy. Such applications include radar digitizing, digital communications, spectrum analysis, and many others. Each MOD-1005 is backed by Analog Devices' limited one year warranty.


Block Diagram

| MODEL | MOD-1005 |
| :---: | :---: |
| RESOLUTION (FS = FULL SCALE) | 10 Bits (0.1\% FS) |
| LSB WEIGHT | 4 mV |
| ACCURACY (INCLUDING LINEARITY) @ DC | $\pm 0.05 \%$ Full Scale $\pm 1 / 2 \mathrm{LSB}$ |
| Monotonicity | Guaranteed |
| Differential Nonlinearity vs. Temperature | 0.0005\% of FSS $/{ }^{\circ} \mathrm{C}$ |
| Gain vs. Temperature | 0.01\% of FS $/{ }^{\circ} \mathrm{C}$ |
| DYNAMIC CHARACTERISTICS |  |
| AC Linearity ${ }^{1}$ | Spurious Signals $>59 \mathrm{~dB}$ below FS |
| Conversion Time | See Text |
| Conversion Rate (Word Rate) | de to 5 MHz |
| Aperture Uncertainty (Jitter) | $\pm 25$ ps max |
| Aperture Time | 45 ns ( $\pm 10 \mathrm{~ns}$ from unit to unit) |
| Signal to Noise Ratio (rms signal to rms noise) | 58 dB min at 500 kHz analog input |
| Noise Power Ratio ${ }^{2}$ | 49 dB min |
| Transient Response (Full Scale Step Input) | 10-Bit (0.05\%) Accuracy within 50ns |
| Overvoltage Recovery Time |  |
| Recovers to 10-bit accuracy after |  |
| $2 \times$ FS input overvoltage in | 200 ns |
| Input Bandwidth (small signal, 3dB) | 20 MHz min |
| Input Bandwidth (large signal, 3 dB ) | 15 MHz min flat within $\pm 0.1 \mathrm{~dB}$, dc through 5 MHz |
| INPUT |  |
| Voltage Range | $\pm 2.048 \mathrm{~V}$ FS |
|  | $\pm 4 \mathrm{~V}$ Absolute max |
| Impedance | $50 \Omega$ |
| Offset Voltage | Adjust to 0 with On Board Potentiometer |
| Offset vs. Temperature | 0.01\% Full Scale/ ${ }^{\circ} \mathrm{C}$ |
| Bias Current | 1 nA max |
| ENCODE COMMAND INPUT |  |
| Logic Levels, TTL Compatible | " 0 " = 0 to +0.4V |
|  | "1" $=+2.4 \mathrm{~V}$ to +5 V |
| Logic Loading | 2 Standard TTL Gates |
| Rise and Fall Times | 10 ns max |
| Duration Min/Max | 20ns/60\% of Duty Cycle |
| Frequency (Random or Periodic) | dc to 5 MHz |
| Sample Delay | 45 ns (unit to unit tolerance is $\pm 10 \mathrm{~ns}$ ) |
| DIGITAL DATA OUTPUT |  |
| Format | 10 Parallel Bits, NRZ |
| Logic Levels, TTL Compatible | " 0 " = 0 to +0.4 V |
|  | " 1 " = +2.4V to +5 V |
| Drive (Not Short Circuit Protected) | Up to 1 Schottky TTL or 2 Standard TTL Loads |
| Time Skew | 10 ns max |
| Coding | 2 's Complement (2SC) |
| Conversion Time | See Text on the Next Page |
| POWER REQUIREMENTS | typ/max |
| +15V $\pm 5 \%$ | $150 / 170 \mathrm{~mA}$ |
| $-15 \mathrm{~V} \pm 5 \%$ | $150 / 170 \mathrm{~mA}$ |
| -6V $\pm 4 \%$ | $300 / 350 \mathrm{~mA}$ |
| +5V $\pm 5 \%$ | $350 / 400 \mathrm{~mA}$ |
| $-5 \mathrm{~V} \pm 5 \%$ | $500 / 550 \mathrm{~mA}$ |
| Power Consumption | 10. Watts |
| TEMPERATURE RANGE |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Cooling Requirements | 100 Linear Feet Per Min (LFPM) |
| PHYSICAL CHARACTERISTICS |  |
| NOTES: |  |
| ${ }^{1}$ AC linearity expressed in terms of spurious in-band signals generated as specified encode rates, with de to 2.5 MHz analog input. |  |
| ${ }^{2} \mathrm{DC}$ to 2.4 MHz white noise BW with Slot frequency of 512 kHz . |  |
| Specifications subject to change without notice: |  |

OUTLINE DIMENSIONS
Dimensions shown in inches ( mm ).

## PIN DESIGNATIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | -5V | 16 | BIT 7 |
| 2 | ENCODE COMMAND | 17 | BIT 8 |
| 3 | GND* | 18 | BIT 9 |
| 4 | +5V | 19 | BIT 10 LSB |
| 5 | GND* | 20 | +15V |
| 6 | GND* | 21 | -15V |
| 7 | -6V | 22 | GND* |
| 8 | -6V | 23 | GND* |
| 9 | BIT 1 MSB | 24 | GND* |
| 10 | BIT 2 | 25 | GND* |
| 11 | BIT 3 | 26 | GND* |
| 12 | BIT 4 | 27 | GND* |
| 13 | BIT 5 | 28 | GND* |
| 14 | BIT 6 | 29 | GND* |
| 15 | GND* | 30 31 | GND* <br> ANALOG INPUT |

*ALL GROUND PINS ARE CONNECTED TOGETHER WITHIN THE MOD-1005

## ORDERING INFORMATION

Order model number MOD-1005 A/D converter. Mating pin sockets for the MOD-1005 are model number MSB-2 (31 required per A/D).

## CONVERSION TIME

Output data is valid two encode command clock periods plus 200ns after application of an initial encode command pulse. Due to the pipeline delay effect of the A/D, a total of three encode command pulses are required to shift the data to the output of the A/D. For example, with a 5 MHz encode rate, data is valid 600 ns after the application of the first encode
command pulse - assuming that two pulses occur after the first.
Use of the trailing edge of the encode command is recommended for strobing output data into external register (see Figure 1).


DATA $T_{N}$ (THE RESULT OF ENCODE COMAND TN) OCCURS TWO CONVERSION PERIODS PLUS 200ns AFTER ENCODE COMMAND TN. FOR A 5 MHz WORD RATE AS SHOWN, DATA IS VALID 200ns AFTER THE THIRD ENCODE COMMAND PULSE OR TN +600 ns . IN ALL CASES, THREE ENCODE COMMAND PULSES ARE REQUIRED FOR TRANSFER OF DATA TO THE OUTPUT, DUE TO THE PIPELINE DELAY EFFECT THROUGH THE A/D. NO DATA READY PULSE IS SUPPLIED.

Figure 1. MOD-1005 Timing Diagram

## GROUND CONNECTIONS

It should be noted that the MOD-1005 PC board has 13 ground pins. These are all connected to the ground plane on the board. For best results it is recommended that ALL of these pins be connected to a massive system or "mother board" ground plane.
CALIBRATION PROCEDURE (MOD-1005)
The MOD-1005 A/D is precisely calibrated at the factory before shipment, and should need no further calibration. However, if slight readjustments of the A/D are required in the system, the following procedure should be followed. It should be remembered that the output coding of this A/D is $2 S C$.

## Offset Adjustment

The offset is adjusted by varying potentiometer R33 with 0 volts applied to the analog input. To obtain the proper output
code, observe that the digital output is changing between 1111111111 and 0000000000 at this adjustment level. When properly adjusted a digital code of 0000000000 will represent analog input 1LSB above zero volts, and a digital code of 1111111111 will represent an analog input of 1LSB below zero volts.

## Gain Adjustment

The gain is adjusted by varying potentiometer R3. This adjustment is made by applying +2.042 V (FS $-11 / 2 \mathrm{LSB}$ ) to the analog input and while monitoring the digital output, adjust R3 for the output code varying between 0111111110 and 0111111111 (FS). If the user needs to offset the entire range of the $A / D$, this can be accomplished by readjusting R33 as required. However, in this procedure, the offset should always be adjusted first.


A/D Converter Assembly

## FEATURES

10-Bits @ 20MHz Word Rates
One 35 Sq. In. PC Board
Built-In Track-and-Hold - 25ps Aperture
15MHz Large-Signal Input Bandwidth
ECL Compatible
Signal-to-Noise Ratio Greater Than 56dB
Noise Power Ratio Greater Than 45dB
APPLICATIONS
Television Digitizing
Radar Digitizing
Medical Instrumentation
Digital Communications
Spectrum Analysis
Sonar Digitizing

## GENERAL DESCRIPTION

The Analog Devices' model MOD-1020 is an ultra-high-speed A/D converter capable of digitizing video input signals to 10 bit accuracy at word rates through 20 MHz . The MOD-1020 is another in the series of state-of-the-art A/D converters from Analog Devices that employs the unique digital correcting subranging (DCS) conversion technique to virtually eliminate errors normally associated with subranging type A/D converters. No other A/D converter commercially available offers the user the speed and accuracy attainable with the MOD-1020.
The MOD-1020 is constructed on a single printed circuit card which is intended for mounting on a system mother board and occupies only 35 square inches. The A/D is complete with internal track-and-hold, encoder, timing circuitry, references, and latched output. It produces a true all-parallel digital output.

The encode command input, digital outputs, and data ready output are balanced ECL compatible. The A/D requires only an external encode command input pulse and external power supplies for operation. The analog input impedance is at least $500 \Omega$, so that the user can easily terminate the A/D with lower impedances in his system. Gain and offset potentiometers are provided on the card so that the A/D can be operated in either the unipolar or bipolar modes. The A/D is fully repairable.
The MOD-1020 is ideally suited for systems requiring the ultimate in conversion speed and accuracy. Such applications include radar digitizing, digital communications (baseband digitizing), composite color television digitizing, spectrum analysis, medical instrumentation, and many others. Each MOD1020 is backed by Analog Devices' limited one-year warranty.



Differential Phase - Generator and Vectorscope Back-to-Back No A/D Conversion


Differential Phase - Model MOD-1020 ADC and Model 4120E DAC Back-to-Back 14.4MHz Conversion (Word) Rate


Differential Gain - Generator and Vectorscope Back-to-Back No $A / D$ Conversion


Differential Gain - Model MOD-1020 and Model $4120 E$ DAC Back-to-Back 14.4 MHz Conversion (Word) Rate

The above waveforms were obtained utilizing a Tektronix Model 149A N.T.S.C. Test Signal Generator with a 20 IRE unit TV test signal output. The display (output) was obtained using a Tektronix Model 520A Vectorscope.


## Physical Characteristics



OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN DESIGNATIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | GROUND | 19 | BIT 8 |
| 2 | ENCODE COMMAND | 20 | BIT 7 |
| 3 | ENCODE COMMAND | 21 | BIT 7 |
| 4 | GROUND | 22 | BIT 6 |
| 5 | $-5.2 V$ | 23 | BIT 6 |
| 6 | $+15 V$ | 24 | BIT 5 |
| 7 | $-15 V$ | 25 | BIT 5 |
| 8 | GROUND | 26 | BIT 4 |
| 9 | ANALOG INPUT\#1 | 27 | BIT 4 |
| 10 | ANALOG INPUT \#2 | 28 | BIT 3 |
| 11 | +5V | 29 | BIT 3 |
| 12 | GROUND | 30 | BIT 2 |
| 13 | GROUND | 31 | BIT 2 |
| 14 | BIT 10 | 32 | BITT |
| 15 | BIT 10 | 33 | BIT 1 |
| 16 | BIT 9 | 34 | DATAREADY |
| 17 | BIT 9 | 35 | GROUND |
| 18 | BIT 8 | 36 | DATA READY |

ALL GROUND PINS ARE CONNECTED TOGETHER WITHIN THE ADC.


MOD-1020 Timing Diagram


MOD-1020 Analog Input Range Options

## OFFSET AND GAIN ADJUSTMENT

The offset of the ADC is adjusted by varying potentiometer R4. Apply an input voltage to the analog input corresponding to positive full scale. Adjust R4 such that the digital output is changing between 1111111111 and 1111111110.

The gain of the ADC is adjusted by varying potentiometer R25. Apply an input voltage to the analog input that corre-
sponds to negative full scale. Adjust R25 such that the digital output is changing between 0000000000 and 0000000001 .

In the foregoing, the ADC is calibrated to have a unipolar positive transfer function. If bipolar input range is required, adjust R4 to offset the entire input by one-half of the full scale input.

In setting the gain, always adjust R4 first to obtain the correct setting for full scale positive input.


Location of Adjustment Potentiometers

## ORDERING INFORMATION

IMPORTANT-THE ENCODE RATE OF THE MOD-1020 MUST BE SPECIFIED BY THE CUSTOMER AS SHOWN BELOW:

ORDER MODEL NUMBER: MOD-1020- "XXX", where "XXX" is to be specified by the customer. "XXX" represents the encode word rate in MHz with the decimal place assumed to be (but not shown) between the second and third places. Full 10-bit accuracy will be maintained within $\pm 12 \%$ of this
specified frequency, up to a maximum of 21 MHz . For example, a device specified as MOD-1020-200 is for operation at 20.0 MHz and will maintain accuracy from 17.6 MHz to 21 MHz .

For encode rates of 10 MHz or less, the MOD-1020 will maintain full accuracy from de to 10 MHz . For encode frequencies of 10 MHz or less, order MOD-1020-100.
Mating sockets for the MOD-1020 are model number MSB-2 (36 required per A/D).
(2) MOD1205

## FEATURES

12 Bits @ 5MHz Word Rate
One-27 Sq. In. PC Board
Built-In Track-and-Hold - 25ps Aperture Uncertainty 15MHz Analog Input Bandwidth TTL Compatible
Low (13-Watt) Power Dissipation
Signal-to-Noise Ratio Greater Than 66dB
Noise Power Ratio Greater Than 56dB
Completely Repairable

## APPLICATIONS

Radar Digitizing
Digital Communications
Real Time Spectrum Analysis
Signature Analysis

## GENERAL DESCRIPTION

Analog Devices' model MOD-1205 is a very high-speed A/D converter capable of digitizing video input signals to 12 -bit accuracy at random or periodic word rates of dc through 5 MHz . The MOD-1205 is truly a breakthrough in high-speed A/D technology. It utilizes the latest state-of-the-art conversion technique called digital correcting subranging (DCS) to effectively eliminate errors normally associated with subranging type ADC's. It is the most cost effective A/D in this speed category, combining small size and low power dissipation with low cost.
The MOD-1205 is constructed on a single printed circuit card which is intended for mounting on a system mother board and occupies only 27 square inches. Within this A/D is the required sample/track-and-hold amplifier, encoder, timing circuits and output latches for a true simultaneous, all-parallel digital output.
The encode command input and digital outputs are TTL compatible. The A/D requires only an external encode command pulse and external power supplies for operation. NO external parts are required. Gain and offset potentiometers are provided on the card. The A/D is fully repairable either at the factory or in the field.
The MOD-1205 is ideally suited for systems requiring the ultimate in conversion speed and accuracy. Such applications include radar digitizing, digital communications, spectrum analysis, and many others. Each MOD-1205 is backed by Analog Devices' limited one year warranty.


OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


| MODEL | MOD-1205 |
| :---: | :---: |
| RESOLUTION (FS = FULL SCALE) | 12 Bits (0.024\% FS) |
| LSB WEIGHT | 1 mV |
| ACCURACY (INCLUDING LINEARITY) @ DC <br> Monotonicity <br> Nonlinearity vs. Temperature <br> Gain vs. Temperature | ```\pm0.0125% Full Scale }\pm1/2\mathrm{ LSB Guaranteed (0 to +70 C) 0.0005% of FS/ }/\mp@subsup{}{}{\circ}\textrm{C},\mathrm{ max 0.002% of FS/ }\mp@subsup{}{}{\circ}\textrm{C},\mathrm{ typ; 0.005% of FS/ }\mp@subsup{}{}{\circ}\textrm{C},\operatorname{max``` |
| DYNAMIC CHARACTERISTICS |  |
| AC Linearity ${ }^{1}$ (dc to 1 MHz ) <br> ( 1 MHz to 2.5 MHz ) | Spurious Signals $>70 \mathrm{~dB}$ below FS, max <br> Spurious Signals $>65 \mathrm{~dB}$ below FS, max; $>68 \mathrm{~dB}$, typ |
| Conversion Time | See Text and Timing Diagram |
| Conversion Rate (Word Rate) | dc to 5 MHz |
| Aperture Uncertainty (Jitter) | $\pm 25$ ps max |
| Aperture Time | 30 ns ( $\pm 10 \mathrm{~ns}$ from unit to unit) |
| Signal to Noise Ratio ${ }^{2}$ | 66 dB min $; 68 \mathrm{~dB}$, typ |
| Noise Power Ratio ${ }^{3}$ | $56 \mathrm{~dB} \mathrm{~min}, 58 \mathrm{~dB}$ typ |
| Transient Response ${ }^{4}$ | 12-Bit (0.0125\%) Accuracy within 200ns |
| Overvoltage Recovery Time ${ }^{5}$ | 200ns |
| Input Bandwidth (small signal, 3dB) | 15 MHz min |
| Input Bandwidth (large signal, 3dB) | 10 MHz min ; flat within $\pm 0.1 \mathrm{~dB}$, dc through 5 MHz |
| ANALOG INPUT |  |
| Voltage Range | $\pm 2.048 \mathrm{~V}$ FS |
|  | $\pm 4 \mathrm{~V}$ Absolute max |
| Impedance | $400 \Omega$ with pin 30 open, $50 \Omega$ with pin 30 grounded |
| Offset Voltage | Adjust to 0 with On Board Potentiometer |
| Offset vs. Temperature | $0.002 \% \mathrm{FS} /{ }^{\circ} \mathrm{C}$, typ $; 0.005 \%$ of $\mathrm{FS} /{ }^{\circ} \mathrm{C}$, max |
| Bias Current | 1 nA max |
| ENCODE COMMAND INPUT |  |
| Logic Levels, TTL Compatible | " 0 " = 0 to +0.4 V |
|  | " 1 " = +2.4V to +5 V |
| Logic Loading | 2 Standard TTL Gates |
| Rise and Fall Times | 10ns max |
| Duration min/max | 25ns/50\% of Duty Cycle |
| Frequency (Random or Periodic) | dc to 5 MHz |
| DIGITAL DATA OUTPUT |  |
| Format | 12 Parallel Bits, NRZ |
| Logic Levels, TTL Compatible | " 0 " = 0 to + 0.4 V |
|  | " 1 " $=+2.4 \mathrm{~V}$ to +5 V |
| Drive (Not Short Circuit Protected) | Up to 1 Schottky TTL or |
| - ${ }^{\text {d }}$ | 2 Standard TTL Loads |
| Time Skew | 10ns max |
| Coding | Offset Binary (OBN) or 2's complement (2SC) |
| Conversion Time | See Text on the Next Page |
| POWER REQUIREMENTS |  |
| +15V $\pm 5 \%$ | 200 mA |
| -15V $\pm 5 \%$ | 150 mA |
| -6V $\pm 4 \%$ | 700 mA |
| +5V $\pm 5 \%$ | 800 mA |
| Power Consumption | 13 Watts |
| TEMPERATURE RANGE |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Cooling Requirements | 500 Linear Feet Per Min (LFPM) © $+70^{\circ} \mathrm{C}$ |
| PHYSICAL CHARACTERISTICS | Single Printed Circuit Card |

NOTES:
${ }^{2}$ AC linearity expressed in terms of spurious in-band signals generated at specified encode
rates at analog input frequencies ( ).
${ }^{2}$ rms signal to rms noise at 500 kHz analog input.
${ }^{3} \mathrm{dc}$ to 2.4 MHz white noise bandwidth with slot frequency oi 512 kHz .
${ }^{4}$ For full-scale step input, attains 12 -bit accuracy in time specified.
${ }^{5}$ Recovers to 12 -bit accuracy after $2 \times$ FS input overvoltage in time specified.
Specifications subject to change without notice.

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | ENCODE COMMAND | 17 | BIT 9 |
| 2 | GND* | 18 | BIT 10 |
| 3 | +5V | 19 | BIT 11 |
| 4 | GND* | 20 | BIT 12 (LSB) |
| 5 | GND* | 21 | +15V |
| 6 | -6V | 22 | -15V |
| 7 | $-6 \mathrm{~V}$ | 23 | GND* |
| 8 | $\overline{\text { BIT } 1}$ | 24 | GND* |
| 9 | BIT 1 (MSB) | 25 | GND* |
| 10 | BIT 2 | 26 | +5V |
| 11 | BIT 3 | 27 | -6V |
| 12 | BIT 4 | 28 | GND* |
| 13 | BIT 5 | 29 | GND* |
| 14 | BIT 6 | 30 | TERMINATION |
| 15 | BIT 7 | 31 | GND* |
| 16 | BIT 8 | 32 | ANALOG INPUT |

*ALL GROUND PINS ARE CONNECTED TOGETHER WITHIN THE MOD-1206


NOTE: WITH PIN 30 OPEN, ANALOG INPUT IMPEDANCE IS 400 . WITH PIN 30 GROUNDED, ANALOG IMPEDANCE IS $50 \Omega$.

## ORDERING INFORMATION

Order model number MOD-1205 A/D converter. Mating pin sockets for the MOD-1205 are model number MSB-2 (32 required per A/D).

## CONVERSION TIME

Output data is valid two encode command clock periods plus $275 \mathrm{~ns} \pm 25 \mathrm{~ns}$ after application of an initial encode command pulse. Due to the pipeline delay effect of the A/D, a total of
three encode command pulses are required to shift the data to the output of the A/D. For example, with a 5 MHz encode rate, data is valid $675 \mathrm{~ns} \pm 25 \mathrm{~ns}$ after the application of the first encode command pulse-assuming that two pulses occur after the first.

Use of the trailing edge of the encode command is recommended for strobing output data into external register (see Figure 1).


DATA $T_{N}$ (THE RESULT OF ENCODE COMMAND $T_{N}$ ) OCCURS TWO CON. VERSION PERIODS PLUS 275ns $\pm 25 \mathrm{~ns}$ AFTER ENCODE COMMAND T $_{\mathrm{N}}$. FOR A 5 MHz WORD RATE AS SHOWN, DATA IS VALID $275 \mathrm{~ns} \pm 25 \mathrm{~ns}$ AFTER THE THIRD ENCODE COMMAND PULSE OR $T_{N}+675 \mathrm{~ns} \pm 25 \mathrm{~ns}$. IN ALL CASES, THREE ENCODE COMMAND PULSES ARE REQUIRED FOR TRANSFER OF DATA TO THE OUTPUT, DUE TO THE PIPELINE DELAY EFFECT THROUGH THE A/D. NO DATA READY PULSE IS SUPPLIED.

Figure 1. MOD-1205 Timing Diagram

## GROUND CONNECTIONS

It should be noted that the MOD-1205 PC board has 9 ground pins. These are all connected to the ground plane on the board. For best results it is recommended that ALL of these pins be connected to a massive system or "mother board" ground plane.

## CALIBRATION PROCEDURE (MOD-1205)

The MOD-1205 A/D is precisely calibrated at the factory before shipments and should need no further calibration. However, if slight readjustments of the $A / D$ are required in the system, the following procedure should be followed. This procedure refers to a binary output.

## Offset Adjustment

The offset is adjusted by varying potentiometer R22 with 0 volts applied to the analog input. To obtain the proper output
code, observe that the digital output is changing between 100000000000 and 011111111111 at this adjustment level. When properly adjusted a digital code of 100000000000 will represent analog input 1LSB above zero volts, and a digital code of 011111111111 will represent an analog input of 1LSB below zero volts.

## Gain Adjustment

The gain is adjusted by varying potentiometer R2. This adjustment is made by applying +2.0465 V (FS $-11 / 2 \mathrm{LSB}$ ) to the analog input and while monitoring the digital output, adjust R2 for the output code varying between 111111111110 and $111111111111(\mathrm{FS})$. If the user needs to offset the entire range of the $A / D$, this can be accomplished by a readjusting R22 as required. However, in this procedure, the offset should always be adjusted first.


Location of Adjustment Potentiometers

# Voltage-to-Frequency \& Frequency-to-Voltage Converters 

 ContentsPage
Selection Guide ..... 11-3
General Information; Factors in Choosing VFCs and FVCs ..... 11-4
AD537 IC Voltage to Frequency Converter ..... 11-7
450 10kHz Voltage to Frequency Converter ..... 11-15
451100 kHz to 20 kHz Adjustable Frequency to Voltage Converter ..... 11-23
4531 kHz to 200 kHz Adjustable Frequency to Voltage Converter ..... 11-23
45420 kHz Voltage to Frequency Converter ..... 11-15
45610 kHz Voltage to Frequency Converter ..... 11-15
458100 kHz Voltage to Frequency Converter ..... 11-19
460 1 MHz Voltage to Frequency Converter ..... 11-19

## Voltage-to-Frequency \& Frequency-to-Voltage Converters

In this Selection Guide, V/F and F/V Converters are listed in separate tables, in order of increasing maximum frequency range. Complete descriptions, specifications, and applications information can be found in the data sheets. General information regarding VFCs and FVCs can be found in the following pages. Specifications are typical at rated supply voltage and load, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, except where noted.

## VOLTAGE-TO-FREQUENCY CONVERTERS

| Max F.S. Frequency | Model | Brief Description | Page |
| :---: | :---: | :---: | :---: |
| 10 kHz | 450 | Module, $0.005 \%$ max nonlinearity, $\max$ tempcos: offset $-20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ : gain $-25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 11-15 |
| 10 kHz | 456 | Module, $0.02 \%$ max nonlinearity, max tempcos: offset $-100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ : gain $-80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 11-15 |
| 20 kHz | 454 | Module, $0.005 \%$ max nonlinearity, max tempcos: offset $-20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ : gain $-25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 11-15 |
| 100 kHz | AD537\# | Low-cost IC, $0.07 \%$ max nonlinearity, low power, max tempcos: offset $-1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(\mathrm{K})$ : gain $-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}(\mathrm{K})$ | 11-7 |
| 100 kHz | 452 | Module, $0.015 \%$ nonlinearity, $\max$ tempcos: offset $-30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ : gain $-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | * |
| 100 kHz | 458 | Module, $0.01 \%$ nonlinearity, <br> $\max$ tempcos: offset $-30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ : gain $-5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 11-19 |
| 1 MHz | 460 | Module, $0.015 \%$ nonlinearity, max tempcos: offset $-30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ : gain $-15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 11-19 |

## FREQUENCY-TO-VOLTAGE CONVERTERS

Max F.S.
Frequency Model Brief Description Page
$100 \mathrm{~Hz}-20 \mathrm{kHz} 451$ Module, $0.008 \%$ max nonlinearity, 30 ms to full scale, $\quad$ 11-23
Adjustable
$1 \mathrm{kHz}-200 \mathrm{kHz} \quad 453$
max gain tempco - $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Module, $0.008 \%$ max nonlinearity, 4 ms to full scale, 11-23
max gain tempco - $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
\#Monolithic chips available with guaranteed performance for precision hybrids. Chip catalog available upon request.
*Data sheet available upon request.

## Orientation

## Voltage-to-Frequency \& Frequency-to-Voltage Converters

## VOLTAGE-TO-FREQUENCY CONVERTERS

Voltage-to-frequency converters (VFC's) convert analog voltage or current levels to pulse trains or square waves in a logiccompatible form (usually TTL) at frequencies that are accurately proportional to the analog quantity. The output continuously tracks the input signal, responding directly to changes in the input signal; external-clock synchronization is not required. V/f converters find applications in analog-to-digital converters with high resolution, long-term high-precision integrators, two-wire high-noise-immunity digital transmission, and digital voltmeters.

## FREQUENCY-TO-VOLTAGE CONVERTERS

Frequency-to-voltage converters (FVC's) perform the inverse operation; they accept a wide variety of periodic waveforms and produce an analog output proportional to frequency. Combining adjustable threshold, gain, and output offset with low linearity-error, F/V converters offer economical solutions to a wide variety of applications where it is required to convert frequency to an analog voltage. Examples are motor-speed controllers, power-line frequency monitors, and VCO stabilization circuits. In analog-to-analog data transmission, they convert serially transmitted data in the form of pulse streams back to analog voltage.
Applications of both forms of conversion, as appropriate to specific device types, are illustrated with varying degrees of detail on the individual data sheets.

## FACTORS IN CHOOSING VFC's AND FVC's

Voltage-to-frequency converters are available from Analog Devices in both module- and monolithic-IC- form. The output of modular types, ranging from 10 kHz to 1 MHz F.S., is a train of pulses of constant height and width, with very low duty cycle for small analog inputs. The output of the AD537, a monolithic integrated circuit, is unique in that its output is square-wave, an advantage in some applications. Apart from performance specifications, the tradeoffs between module and IC are as follows: modular VFCs have the advantages of completely specified performance; they do not rely on the specifications of critical external components, because the complete self-contained functional package requires no external components; trims are optional. IC's, on the other hand, have the advantages of lower cost and smaller size, and-in the case of the AD537-versatility of output and input connections, lower offset drift, flexibility of frequency range, low power, singlesupply operation, low external-component count, plus builtin voltage-and temperature-references. Modules offer better linearity, lower gain drift, and higher full-scale frequencies.

The most-popular VFC designs (Figure 1) contain an integrator, which charges at a rate proportional to the value of the input signal. Each time the integrator's charge has been increased by a precisely metered increment, the threshold crossing produces a pulse of accurately known area. The pulse serves both as the output (via a buffer) and as a subtractive charge


Figure 1. Block Diagram - Models 458, 460 VFC's
increment to reduce the integrator's net charge. The next pulse is triggered when the net integral has again reached the threshold. The relationship between the pulse rate and the input level is linear. The AD537* operates on a somewhat different principle (Figure 2): an input current charges a capacitor between 2 threshold levels, first in one direction, then in the other, in an emitter-coupled astable multivibrator circuit. Since the time required to reach the switching threshold is inversely proportional to the analog input, the frequency is directly proportional. For constant analog input, the charging rate and the discharge rate are equal, so the output is a square wave.


Figure 2. Block Diagram of the AD537
*A useful 20-page Application Note, "Applications of the AD537 IC Voltage-to-Frequency Converter", by Doug Grant, is available upon request.


Figure 3. Block Diagram - Models 451 \& 453 FVC's
Frequency-to-voltage-converter modules (Figure 3) average a train of equal-area pulses that are generated internally by a precision charge dispenser, in response to each crossing of an input threshold. The analog output voltage is proportional to the sum of the pulse areas over a given period. F/V conversion can also be obtained by using the IC AD537 VFC in a phaselocked loop; the VFC's output frequency is forced by feedback to be equal to the input frequency, hence the VFC input must be proportional to frequency.

## SPECIFICATIONS

The salient specifications for VFC's are (non)linearity, as a percentage of full-scale frequency; frequency range, the greater the frequency range, the greater the resolution for a given counting period; full-scale-calibration error; gain-temperature coefficient, in ppm of signal per ${ }^{\circ} \mathrm{C}$, where "gain" is the ratio of full-scale frequency to full-scale voltage, input-offset temperature coefficient; overrange capability, within rated specifications, and step response, the worst-case time interval required for the frequency to respond to a full-scale-step input change.
For FVC's, important specs, in addition to accuracy specs corresponding to the above, include output ripple (for specified input frequencies), threshold (for recognition that another cycle has been initiated, and for versatility in interfacing various types of sensors directly), bysteresis, to provide a degree of insensitivity to noise superimposed on a slowly-varying input waveform, and dynamic response (important in motor control).
Definitions of some critical specifications, and the conditions for adjusting or measuring them, are detailed on individual data sheets.

# Integrated Circuit Voltage to Frequency Converter 

W40

FEATURES<br>Low Cost A-D Conversion<br>Versatile Input Amplifier<br>Positive or Negative Voltage Modes<br>Negative Current Mode<br>High Input Impedance, Low Drift<br>Single Supply, 5 to 36 Volts<br>Linearity: $\pm 0.05 \%$ FS<br>Low Power: 1.2mA Quiescent Current<br>Full Scale Frequency up to 100 kHz<br>1.00 Volt Reference<br>Thermometer Output ( $1 \mathrm{mV} / \mathrm{K}$ )<br>F-V Applications



## PRODUCT HIGHLIGHTS

1. The AD5 37 is a complete V-F converter requiring only an external RC timing network to set the desired full scale frequency and a selectable pull-up resistor for the opencollector output stage. Any full-scale input voltage range from 100 mV to 10 volts (or greater, depending on $+V_{S}$ ) can be accommodated by proper selection of timing resistor. The full scale frequency is then set by the timing capacitor from the simple relationship, $\mathrm{f}=\mathrm{V} / 10 \mathrm{RC}$.
2. The power supply requirements are minimal, only 1.2 mA quiescent current is drawn from a single positive supply from 4.5 to 36 volts. In this mode, positive inputs can vary from 0 volts (ground) to ( $+V_{S}-4$ ) volts. Negative inputs can easily be connected for below ground operation.
3. F-V converters with excellent characteristics are also easy to build by connecting the AD537 in a phase-locked loop. Application particulars are shown in Figure 10.
4. The versatile open-collector NPN output stage can sink up to 20 mA with a saturation voltage less than 0.4 volts. The Logic Common terminal can be connected to any level between ground (or $-\mathrm{V}_{\mathrm{S}}$ ) and 4 volts below $+\mathrm{V}_{\mathrm{S}}$. This allows easy direct interface to any logic family with either positive or negative logic levels.
5. Every AD537 is subjected to a 24 -hour $150^{\circ} \mathrm{C}$ stabilization bake prior to final test to ensure reliability and long-term stability.

*Specifications same as AD5 37JH.
**Specifications same as AD537K.
Specifications subject to change without notice.
${ }^{1}$ The AD537S is available inspected and processed to the full requirements of MIL-STD-883, Level B. A complete listing of the tests is àvailable on request. Order part number AD537SD/883B or AD537SH/883B.
${ }^{2}$ Nonlinearity is specified for a current input level ( $\mathrm{I}_{\mathrm{IN}}$ ) to the converter from 0.1 to $1000 \mu \mathrm{~A}$. Converter has $100 \%$ overrange capability up to $I_{I N}=2000 \mu \mathrm{~A}$ with slightly reduced linearity. Nonlinearity is defined as deviation from a straight line from zero to full scale, expressed as a percentage of full scale.
${ }^{3}$ Guaranteed not tested.

- 4 Maximum voltage input level is equal to the supply on either
. input terminal. However, large negative voltage levels can be
applied to the negative terminal if the input is scaled to a nominal 1mA full scale through an appropriate value resisor (see Figure 4). ${ }^{5}$ Loading the 1.0 volt or $1 \mathrm{mV} / \mathrm{K}$ outputs can cause a significant change in overall circuit performance, as indicated in the applications section To maintain normal operation, these outputs should be operated into the internal buffer or an external amplifier.
${ }^{\circ}$ Temperature reference output performance is specified from 0 to $+70^{\circ} \mathrm{C}$ for " J " and " K " devices, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for " S " model.


## PIN CONFIGURATION \& DIMENSIONS

Dimensions shown in inches and (mm).

"D" PACKAGE - TO-116


Figure 1. Block Diagram and Pin Connections

## AD537 CHIPS

The AD537 is also available in passivated chip form. Consult the Chip Catalog for details. Figure 2 shows the chip metallization layout and bonding pads.


Figure 2. Chip Bonding Diagram

## CIRCUIT OPERATION

A block diagram of the AD537 is shown in Figure 1. A versatile operational amplifier (BUF) serves as the input stage; its purpose is to convert and scale the input voltage signal to a drive current in the NPN follower. Optimum performance is achieved when, at the full scale input voltage, a 1 mA drive current is delivered to the current-to-frequency converter. The drive current to the current-to-frequency converter (an astable multivibrator) provides both the bias levels and the charging current to the externally connected timing capacitor. This "adaptive" bias scheme allows the oscillator to provide low nonlinearity over the entire current input range of 0.1 to $2000 \mu \mathrm{~A}$. The square wave oscillator output goes to the output driver which provides a floating base drive to the NPN power transistor. This floating drive allows the logic interface to be referenced to a different level than $-V_{S}$. The "SYNC" input ("D" package only) allows the oscillator to be slaved to an external master oscillator; this input can also be used to shut off the oscillator.
The reference generator uses a band-gap circuit (this allows single-supply operation to 4.5 volts which is not possible with low T.C. zeners) to provide the reference and bias levels for the amplifier and oscillator stages. The reference generator also provides the precision, low T.C. 1.00 volt output and the $\mathrm{V}_{\text {TEMP }}$ output which tracks absolute temperature at $1 \mathrm{mV} / \mathrm{K}$.

## V-F CONNECTION FOR POSITIVE INPUT VOLTAGES

The positive voltage input range is from $-\mathrm{V}_{\mathrm{S}}$ (ground in single supply operation) to 4 volts below the positive supply. The connection shown in Figure 3 provides a very high ( $250 \mathrm{M} \Omega$ ) input impedance. The input voltage is converted to the proper drive current at pin 3 by selecting a scaling resistor. The full scale current is 1 mA , so, for example a 10 volt range would require a nominal $10 \mathrm{k} \Omega$ resistor. The trim range required will depend on capacitor tolerance. Full scale currents other than 1 mA can be chosen, but linearity will be reduced; 2 mA is the maximum allowable drive.

As indicated by the scaling relationship in Figure 3, a $0.01 \mu \mathrm{~F}$ timing capacitor will give a 10 kHz full scale frequency, and $0.001 \mu \mathrm{~F}$ will give 100 kHz with a 1 mA drive current. The maximum frequency is 150 kHz . Polystyrene or NPO ceramic capacitors are preferred for T.C. and dielectric absorption; polycarbonate or mica are acceptable; other types will degrade linearity. The capacitor should be wired very close to the AD537.


Figure 3. Standard V-F Connection for Positive Input Voltages

## V-F CONNECTIONS FOR NEGATIVE INPUT VOLTAGE OR CURRENT

A wide range of negative input voltages can be accommodated with proper selection of the scaling resistor, as indicated in Figure 4. This connection, unlike the buffered positive connection, is not high impedance since the 1 mAF F.S. drive current must be supplied by the signal source. However, very large negative voltages beyond the supply can be handled easily; just modify the scaling resistors appropriately. Diode CR1 (HP50822811) is necessary for overload and latchup protection for current or voltage inputs.
If the input signal is a true current source, $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ are not used. Full scale calibration can be accomplished by connecting a $200 \mathrm{k} \Omega$ pot in series with a fixed $27 \mathrm{k} \Omega$ from pin 7 to $-V_{S}$ (see calibration section, below).


Figure 4. V-F Connections for Negative Input Voltage or Current

## CALIBRATION

There are two independent adjustments: scale and offset. The first is trimmed by adjustment of the scaling resistor R and the second by the (optional) potentiometer connected to $+\mathrm{V}_{\mathrm{S}}$ and the $V_{O S}$ pins (" $D$ " package only). Precise calibration requires the use of an accurate voltage standard set to the desired FS value and a frequency meter; a scope is useful for monitoring
output waveshape. Verification of linearity requires the availability of a switchable voltage source (or a DAC) having a linearity error below $\pm 0.005 \%$, and the use of long measurement intervals to minimize count uncertainties. Every AD537 is automatically tested for linearity, and it will not usually be necessary to perform this verification, which is both tedious and time-consuming.
Although drifts are small it is good practice to allow the operating environment to attain stable temperature and to ensure that the supply, source and load conditions are proper. Begin by setting the input voltage to $1 / 10,000$ of full scale. Adjust the offset pot until the output frequency is $1 / 10,000$ of full scale (for example 1 Hz for FS of 10 kHz ). This is most easily accomplished using a frequency meter connected to the output. Then apply the FS input voltage and adjust the gain pot until the desired FS frequency is indicated. In applications where the FS input is small, this adjustment will very slightly affect the offset voltage, due to the input bias current of the buffer amplifier. A change of $1 \mathrm{k} \Omega$ in $R$ will affect the input by approximately $100 \mu \mathrm{~V}$, which is as much as $0.1 \%$ of a 100 mV F.S range. Therefore, it may be necessary to repeat the offset and scale adjustments for the highest accuracy. The design of the input amplifier is such that the input voltage drift after offset nulling is typically below $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$.
In some cases the signal may be in the form of a negative current source. This can be handled in a similar way to a negative input voltage. However, the scaling resistor is no longer required, eliminating the capability of trimming full scale in this fashion. Since it will usually be impractical to vary the capacitance, an alternative calibration scheme is needed. This is shown in Figure 5. A resistor-potentiometer connected from the $\mathrm{V}_{\mathrm{R}}$ output to $-\mathrm{V}_{\mathrm{S}}$ will alter the internal operating conditions in a predictable way, providing the necessary adjustment range. With the values shown, a range of $\pm 4 \%$ is available; a larger range can be attained by reducing R1. This technique does not degrade the temperature-coefficient of the converter, and the linearity will be as for negative input voltages. The minimum supply voltage may be used.
Unless it is required to set the input node at exactly ground potential, no offset adjustment is needed. The capacitor $C$ is selected to be $5 \%$ below the nominal value; with R2 in its midposition the output frequency is given by

$$
\mathrm{f}=\frac{\mathrm{I}}{10.5 \times \mathrm{C}}
$$

where f is in kHz , I is in mA and C is in $\mu \mathrm{F}$. For example, for a FS frequency of 10 kHz at a FS input of $1 \mathrm{~mA}, \mathrm{C}=9500 \mathrm{pF}$. Calibration is effected by applying the full-scale input and adjusting R2 for the correct reading.
This alternative adjustment scheme may also be used when it is desired to present an exact input resistance in the negativevoltage mode. The scaling relationship is then

$$
\mathrm{f}=\frac{\mathrm{V}}{\mathrm{R}_{\text {exact }}} \cdot \frac{1}{10.5 \mathrm{C}}
$$

The calibration procedure is then similar to that used for positive input voltages, except that the scale adjustment is by means of R2.



Figure 5. Scale Adjustment for Current Inputs

## INPUT PROTECTION

The AD537 was designed to be used with a minimum of additional hardware. However, the successful application of a precision IC involves a good understanding of possible pitfalls and the use of suitable precautions.
The $-\mathrm{V}_{\text {IN }},+\mathrm{V}_{\text {IN }}$ and $\mathrm{I}_{\text {IN }}$ pins should not be driven more than 300 mV below $-\mathrm{V}_{\mathrm{S}}$. This would cause internal junctions to conduct, possibly damaging the IC. The AD537 can be protected from "below - $\mathrm{V}_{\mathrm{S}}$ " inputs by a Schottky diode, CR 1 (HP50822811) as shown in Figure 4. It is also desirable not to drive $+\mathrm{V}_{\text {IN }},-\mathrm{V}_{\text {IN }}$ and $\mathrm{I}_{\text {IN }}$ above $+\mathrm{V}_{\mathrm{S}}$. In operation, the converter will become very nonlinear for inputs above $\left(+V_{S}-3.5 \mathrm{~V}\right)$. Control currents above 2 mA will also cause nonlinearity.

The 80dB dynamic range of the AD537 guarantees operation from a control current of 1 mA (nominal FS) down to 100 nA (equivalent to 1 mV to 10 V FS). Below 100 nA improper operation of the oscillator may result, causing a false indication of input amplitude. In many cases this might be due to short-lived noise spikes which become added to the input. For example, when scaled to accept a FS input of 1 V , the -80 dB level is only $100 \mu \mathrm{~V}$, so when the mean input is only 60 dB below FS $(1 \mathrm{mV})$, noise spikes of 0.9 mV are sufficient to cause momentary malfunction.
This effect can be minimized by using a simple low-pass filter ahead of the converter. For a FS of 10 kHz a singlepole filter with a time-constant of 100 ms (Figure 3) will be suitable, but the optimum configuration will depend on the application and type of signal processing. Noise spikes are only likely to be a cause of error when the input current remains near its minimum value for long periods of time; above $100 \mathrm{nA}(1 \mathrm{mV})$ full integration of additive input noise occurs.

The AD537 is somewhat susceptible to interference from other signals. The most sensitive nodes (besides the inputs) are the capacitor terminals and the SYNC pin. The timing capacitor should be located as close as possible to the AD537 to minimize signal pickup in the leads. In some cases, guard rings or shielding may be required. The SYNC pin should be decoupled through a $0.005 \mu \mathrm{~F}$ (or larger) capacitor to pin $13\left(+V_{S}\right)$. This minimizes the possibility that
the AD537 will attempt to synchronize to a spurious signal. This precaution is unnecessary on the metal can package since the SYNC function is not brought out to a package pin and is thus not susceptible to pickup.

## DECOUPLING

It is good engineering practice to use bypass capacitors on the supply-voltage pins and to insert small-valued resistors ( 10 to $100 \Omega$ ) in the supply lines to provide a measure of decoupling between the various circuits in a system. Ceramic capacitors of $0.1 \mu \mathrm{~F}$ to $1.0 \mu \mathrm{~F}$ should be applied between the supply-voltage pins and analog signal ground for proper bypassing on the AD537.

A decoupling capacitor may also be useful from $+\mathrm{V}_{\mathrm{S}}$ to SYNC in those applications where very low cycle-to-cycle period variation (jitter) is demanded. By placing a capacitor across $+\mathrm{V}_{\mathrm{S}}$ and SYNC this noise is reduced. On the 10 kHz FS range, a $6.8 \mu \mathrm{~F}$ capacitor reduces the jitter to one in 20,000 which is adequate for most applications. A tantalum capacitor should be used to avoid errors due to dc leakage.

## OPERATION WITH NON-ZERO TC

The good temperature stability of the AD5 37 can only be realized using stable timing components. However, compensation for timing components which yield a net negative fullscale frequency TC can be easily introduced by adding a resistor between the $+1 \mathrm{mV} / \mathrm{K}$ output and $-\mathrm{V}_{\mathrm{S}}$. The value should be selected from the curve given in Figure 6. Over this range of compensation the scale factor is only slightly affected; the error is about $+0.03 \% / \mathrm{ppm} / \mathrm{K}$ in frequency (e.g., 150 ppm shift would change the scale factor $4.5 \%$ ).


Figure 6. Positive T.C. Induced Versus Correction Resistance

## NONLINEARITY SPECIFICATION

The preferred method for specifying linearity error is in terms of the maximum deviation from the ideal relationship after calibrating the converter at full scale and "zero". This error will vary with the full scale frequency and the mode of operation. The AD5 37 operates best at a 10 kHz full scale frequency with a negative voltage input; the linearity is typically within $\pm 0.05 \%$. Operating at higher frequencies or with positive inputs will degrade the linearity as indicated in the specifications. The shape of a typical linearity plot is given in Figure 7.


Figure 7a. Typical Nonlinearity Error Envelopes with 10 kHz F.S. Output


Figure 7b. Typical Nonlinearity Error with 100 kHz F.S. Output

## OUTPUT INTERFACING CONSIDERATIONS

The design of the output stage allows easy interfacing to all digital logic families. The collector and emitter of the output NPN transistor are both uncommitted; the emitter can be tied to any voltage between $-\mathrm{V}_{\mathrm{S}}$ and 4 volts below $+\mathrm{V}_{\mathrm{S}}$. The open collector can be pulled up to a voltage 36 volts above the emitter regardless of $+V_{\mathbf{S}}$. The high power output stage can supply up to 20 mA ( 10 mA for " H " package) at a maximum saturation voltage of 0.4 volts. The stage limits the output current at 25 mA ; it can handle this limit indefinitely without damaging the device.
Figure 8 shows the AD5 37 with a standard 0 to +10 volt input connection and the output stage connections. The values for the logic common voltage, pull-up resistor, positive logic level, and $-\mathrm{V}_{\mathrm{S}}$ supply are given in the accompanying chart for several logic forms.


## APPLICATIONS

The diagrams and descriptions of the following applications are provided to stimulate the discerning engineer with alternative circuit design ideas. "Applications of the AD537 IC Voltage-to-Frequency Converter", available from Analog Devices on request, covers a wider range of topics and concepts in data conversion and data transmission using voltage-to-frequency converters.

## TRUE TWO-WIRE DATA TRANSMISSION

Figure 9 shows the AD537 in a true two-wire data transmission scheme. The twisted-pair transmission line serves the dual purpose of supplying power to the device and also carrying frequency data in the form of current modulation. The PNP circuit at the receiving end represents a fairly simple way for converting the current modulation back into a voltage square wave which will drive digital logic directly. The 0.6 volt square wave which will appear on the supply line at the device terminals does not affect the performance of the AD5 37 because of its excellent supply rejection. Also, note that the circuit operates at nearly constant average power regardless of frequency.


Figure 9. True Two-Wire Operation

## F-V CONVERTERS

The AD5 37 can be used as a high linearity VCO in a phaselocked loop to accomplish frequency-to-voltage conversion. By operating the loop without a low-pass filter in the feedback path (first-order system), it can lock to any frequency from zero to an upper limit determined by the design, responding in three or four cycles to a step change of input frequency. In practice, the overall response time is determined by the characteristics of the averaging filter which follows the PLL.
Figure 10 shows a connection using a low-power TTL quad open-collector nand gate which serves as the phase comparator. The input signal should be a pulse train or square wave with characteristics similar to TTL or 5 -volt CMOS outputs. Any duty cycle is acceptable, but the minimum pulse width is $40 \mu \mathrm{~s}$. The output voltage is one volt for a 10 kHz input frequency. The output as shown here is at a fairly high impedance level; for many situations an additional buffer may be required.
Trimming is similar to V-F application trimming. First set the $\mathrm{V}_{\text {OS }}$ trimmer to mid-scale. Apply a 10 kHz input frequency and trim the $2 \mathrm{k} \Omega$ potentiometer for 1.00 volts out. Then apply a 10 Hz waveform and trim the $\mathrm{V}_{\text {OS }}$ for 1 mV out. Finally, retrim the full scale output at 10 kHz . Other frequency scales can be obtained by appropriate scaling of timing components.

Figure 8. Interfacing Standard Logic Families


Figure 10. 10 kHz F-V Converter

## TEMPERATURE-TO-FREQUENCY CONVERSION

The linear temperature-proportional output of the AD537 can be used as shown in these applications to perform various direct temperature-to-frequency conversion functions; it can also be used with other external connections in a temperature sensing or compensation scheme. If the sensor output is used externally, it should be buffered through an op amp since loading that point will cause significant error in the sensor output as well as in the main V-F converter circuitry.
An absolute temperature ( ${ }^{\circ}$ Kelvin) -to-frequency converter is very easily accomplished, as shown in Figure 11. The 1 mV per ${ }^{\circ} \mathrm{K}$ output serves as the input to the buffer amplifier, which then scales the oscillator drive current to a nominal $298 \mu \mathrm{~A}$ at $+25^{\circ} \mathrm{C}\left(298^{\circ} \mathrm{K}\right)$. Use of a 1000 pF capacitor results in a corresponding frequency of 2.98 kHz . Setting the single $2 \mathrm{k} \Omega$ trimmer for the correct frequency at a well-defined temperature near $+25^{\circ} \mathrm{C}$ will normally result in an accuracy of $\pm 2^{\circ} \mathrm{C}$ from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (using an AD537S). An NPO ceramic capacitor is recommended to minimize nonlinearity due to capacitance drift.


Figure 11. Absolute Temperature to Frequency Converter

## OFFSET TEMPERATURE SCALES

Many other temperature scales can be set up by offsetting the temperature output with the voltage reference output. Such a
scheme is shown by the Celsius-to-frequency converter in Figure 12. Corresponding component values for a F ahrenheit-to-frequency converter which give $10 \mathrm{~Hz} / \rho \mathrm{F}$ are given in parentheses.
A simple calibration procedure which will provide $\pm 2^{\circ} \mathrm{C}$ accuracy requires substitution of a 7.27 k resistor for the series combination of the 6.04 k with the 2 k trimmer; then simply set the $500 \Omega$ trimmer to give 250 Hz at $+25^{\circ} \mathrm{C}$.
High accuracy calibration procedure:

1. Measure room temperature in ${ }^{\circ} \mathrm{K}$.
2. Measure temperature output at pin 6 at that temperature.
3. Calculate offset adjustment as follows:

$$
\text { Offset Voltage }(\mathrm{mV})=\frac{\mathrm{V}_{\text {TEMP }}(\text { pin } 6)(\mathrm{mV})}{\text { Room temp }\left({ }^{\circ} \mathrm{K}\right)} \times 273.2
$$

4. Temporarily disconnect $49 \Omega$ resistor (or $500 \Omega$ pot) and trim $2 \mathrm{k} \Omega$ pot to give the offset voltage at the indicated node. Reconnect $49 \Omega$ resistor.
5. Adjust slope trimmer to give proper frequency at room temperature $\left(+25^{\circ} \mathrm{C}=250 \mathrm{~Hz}\right)$.
Adjustment for ${ }^{\circ} \mathrm{F}$ or any other scale is analogous.


Figure 12. Offset Temperature Scale Converters-Centigrade and (Fahrenheit) to Frequency

## SYNCHRONOUS OPERATION

The SYNC terminal at pin 2 of the DIP package can be used to synchronize a free running AD537 to a master oscillator, either at a multiple or a sub-multiple of the primary frequency. The preferred connection is shown in Figure 13. The diodes are used to produce the proper drive magnitude from high level signals. The SYNC terminal can also be used to shut off the oscillator. Shorting the terminal to $+\mathrm{V}_{\mathrm{S}}$ will stop the oscillator, and the output will go high (output NPN off).


Figure 13. Connection for Synchronous Operation

Figure 14 shows the maximum pull-in range available at a given signal level; the optimum signal is a 0.8 to 1.0 volt square wave; signals below 0.1 volt will have no effect; signals above 2 volts p-p will disable the oscillator. The AD5 37 can normally be synchronized to a signal which forces it to a higher frequency up to $30 \%$ above the nominal free-running frequency, it can only be brought down about 1-2\%.


Figure 14. Maximum Frequency Lock-In Range Versus Sync. Signal

## LINEAR PHASE LOCKED LOOP

The phase-locked-loop F/V circuit described earlier operates from an essentially noise-free binary input. PLL's are also used to extract frequency information from a noisy analog signal. To do this, the digital phase-comparator must be replaced by a linear multiplier. In the implementation shown in Figure 15, the triangular waveform appearing across the timing capacitor is used as one of the multiplier inputs; the signal provides the other input. It can be shown that the mean value of the multiplier output is zero when the two signals are in quadrature. In this condition, the ripple in the error signal is also quite small. Thus, the voltage at pin 5 is essentially zero, and the frequency is determined primarily by the current in the timing resistor, controlled either manually or by a control voltage.


Figure 15. Linear Phase-Locked Loop
Noise on the input signal affects the loop operation only slightly; it appears as noise in the timing current, but this is averaged out by the timing capacitor. On the other hand, if the input frequency changes there is a net error voltage at pin 5 which acts to bring the oscillator back into quadrature. Thus, the output at pin 14 is a noise-free square-wave having exactly the same frequency as the input signal. The effectiveness of this circuit can be judged from Figure 16 which shows the response to an input of $1 \mathrm{~V} \mathrm{rms} 1 \mathrm{kHz} \operatorname{sinu}-$ soid plus 1 V rms Gaussian noise. The positive supply to the AD537 is reduced by about 4 V in order to keep the voltages at pins 11 and 12 within the common-mode range of the AD534.
Since this is also a first-order loop the circuit possesses a very wide capture range. However, even better noise-integrating properties can be achieved by adding a filter between the multiplier output and the VCO input. Details of suitable filter characteristics can be found in the standard texts on the subject.


Figure 16. Performance of AD537 Linear PhaseLocked Loop

By connecting the multiplier output to the lower end of the timing resistor and moving the control input to pin 5, a highresistance frequency-control input is made available. However, due to the reduced supply voltage, this input cannot exceed +6 V .

## TRANSDUCER INTERFACE

The AD537 was specifically designed to accept a broad range of input signals, particularly small voltage signals, which may be converted directly (unlike many V-F converters which require signal pre-conditioning). The 1.00 V stable reference output is also useful in interfacing situations, and the high input resistance allows non-loading interfacing from a source of varying resistance, such as the slider of a potentiometer.

## THERMOCOUPLE INPUT

The output of a Chromel-Constantan (Type E) thermocouple, using a reference junction at $0^{\circ} \mathrm{C}$, varies from 0 to 53.14 mV over the temperature range 0 to $+700^{\circ} \mathrm{C}$ with a slope of $80.678 \mu \mathrm{~V} /$ degree over most of its range and some nonlinearity over the range 0 to $+200^{\circ} \mathrm{C}$. For this example, we assume that it is desired to indicate temperature in Degrees Celsius using a counter/display with a 100 ms gate width. Thus, the V-F converter must deliver an output of 7 kHz for an input of 53.14 mV . If very precise operation down to $0^{\circ} \mathrm{C}$ is imperative, some sort of linearizing is necessary (see, for example, Analog Devices' Nonlinear Circuits Handbook, pp92-97) but in many cases operation is only needed over part of the range.
The circuit shown in Figure 17 provides good accuracy from $+300^{\circ} \mathrm{C}$ to $+700^{\circ} \mathrm{C}$. The extrapolation of the temperaturevoltage curve back to $0^{\circ} \mathrm{C}$ shows that an offset of -3.34 mV is required to fit the curve most exactly. This small amount of voltage can be introduced without an additional calibration step using the +1.00 V output of the AD537. To adjust the scale, the thermocouple should be raised to a known reference temperature near $500^{\circ} \mathrm{C}$ and the frequency adjusted to value using R1. The error should be within $\pm 0.2 \%$ over the range $400^{\circ} \mathrm{C}$ to $700^{\circ} \mathrm{C}$.


Figure 17. Thermocouple Interface with First-Order Linearization

# Low-Cost, High Performance, 10/20kHz Voltage to Frequency Converters 

## MODELS 450, 454,456

## FEATURES

Low Cost
Low Nonlinearity: $\pm 50 \mathrm{ppm}$ max; Model 450K
High Stability: $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max; Model 450K
Versatility: Voltage or Current Inputs; Model 454J/K 10 V or 20 V Full Scale Inputs Bipolar Inputs; Model 454J/K
Wide Dynamic Range: >86dB; Model 454J/K
Meet MIL-STD-202E Environmental Testing
TTL/DTL or CMOS/HNIL Compatible Output
APPLICATIONS
Long Term Precision Integrator
Ratiometric Measurements
High CMV Analog Isolator
A/D Converter with 13-Bit Accuracy
2 Wire High Noise Immunity Digital Transmission

## GENERAL DESCRIPTION

Models 450, 454 and 456 comprise a new family of modular voltage to frequency converters that provide exceptional linearity and temperature stability over a wide input signal dynamic range. Available in two convenient full scale frequency ranges of 10 kHz or 20 kHz , these new low cost models can be easily applied to perform $\pm 0.01 \%$ analog measurements while directly interfacing with digital circuits.

WHERE TO USE MODELS 450, 454 AND 456
Pin compatible with existing popular models, these new designs offer economical solutions to a range of demanding applications; in Chemical Analysis and Gas Chomatography - as longterm precision integrators; in Process Control and Remote Data Acquisition Systems - two wire data transmission over long distances; in $31 / 2$ digit DVM's - as low-cost A/D converters featuring monotonic 13 -bit performance and no missing codes; in Blood Analysis - accurate ratiometric measurements over wide dynamic range; in Medical Instruments - isolation using single low cost optical isolator; in Test Instrumentation - as low cost programmable square wave generators.

## MODEL SELECTION GUIDE

These compact modules are available in six versions with performance features aimed at meeting key application requirements:

Economy, 10kHz: Model 456 offers the lowest cost for applications requiring $0.1 \%$ ( 10 -bit) accuracy. Available in two selection grades, model 456 J has $0.03 \%$ max nonlinearity with $120 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max gain drift; model 456 K offers $0.02 \%$ max nonline arity and $80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ gain drift.

High Performance, $\mathbf{1 0 k H z}$ : For all general purpose applications, model 450 should be considered. Nonlinearity is $0.01 \%$ max

( 450 J ) and $0.005 \% \max (450 \mathrm{~K})$ with full scale gain drift guaranteed at $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max (450 \mathrm{~J})$ and $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max (450 \mathrm{~K})$. Model 450 K can achieve $0.01 \%$ ( 13 -bit) accuracy over the 1 mV to +15 V signal range.
Versatility: Model 454 accepts 0 to +20 V or 0 to 0.67 mA inputs and can be operated with bipolar signals up to $\pm 10 \mathrm{~V}$. Nonlinearity is $0.01 \% \max (454 \mathrm{~J})$ and $0.005 \% \max (454 \mathrm{~K})$; gain drift is $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max (454 \mathrm{~J})$ and $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max (454 \mathrm{~K})$.

## DESIGN APPROACH - PRECISION CHARGE BALANCE

All models incorporate a superior charge balance technique that results in high linearity and temperature stability. Linearity is maintained for inputs below 1 mV and operation is free of latch-up.


Figure 1. Block Diagram - Models 450 and 456


Figure 2. Block Diagram - Model 454
(typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ dc unless otherwise noted)

| MODEL | $\begin{array}{cc} \text { ECONOMY } 10 \mathrm{kHz} \\ \mathbf{J} & \mathrm{~K} \\ \hline \end{array}$ | HIGH PERFORMANCE 10 kHz 450 <br> J <br> K | $\begin{aligned} & \text { VERSATILE } \\ & \begin{array}{l} \text { 20kHz } \\ \text { J } \end{array} \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| TRANSFER FUNCTION <br> Voltage Input <br> Current Input | $f_{\text {OUT }}=\left(10^{3} \frac{\mathrm{~Hz}}{\mathrm{~V}}\right) \mathrm{e}_{\mathrm{IN}}$ | $\mathrm{f}_{\mathrm{OUT}}=\left(10^{3} \frac{\mathrm{~Hz}}{\mathrm{~V}}\right) \mathrm{e}_{\mathrm{IN}}$ | $\begin{aligned} & \mathrm{f}_{\text {OUT }}=\left(10^{3} \frac{\mathrm{~Hz}}{\mathrm{~V}}\right) \mathrm{e}_{\mathbb{N}} \\ & \mathrm{f}_{\text {OUT }}=\left(3 \times 10^{4} \frac{\mathrm{~Hz}}{\mathrm{~mA}}\right) \mathrm{i}_{\text {IN }} \end{aligned}$ |
| ANALOG INPUT <br> Voltage Signal Range ( $\mathrm{e}_{\mathrm{IN}}$ ) <br> Current Signal Range ( $\mathrm{i}_{\text {IN }}$ ) <br> Overrange <br> Impedance ( $e_{\text {IN }}$ ). <br> Impedance ( $\mathrm{i}_{\mathbf{N}}$ ) <br> Max Safe Input Voltage ( $\mathrm{e}_{\mathrm{IN}}$ ) <br> Max Safe Input Current ( $\mathrm{i}_{\mathbf{i N}}$ ) | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \max \\ - \\ 50 \% \min \\ 20 \mathrm{k} \Omega \\ +25 \mathrm{~V},-\mathrm{V}_{\mathrm{s}} \end{gathered}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \max \\ - \\ 50 \% \min \\ 20 \mathrm{k} \Omega \\ +25 \overline{\mathrm{~V}},-\mathrm{V}_{\mathrm{s}} \end{gathered}$ | $\begin{gathered} 0 \text { to }+20 \mathrm{~V} \text { max } \\ 0 \text { to } 0.67 \mathrm{~mA} \min \\ 10 \% \min \\ 30 \mathrm{k} \Omega \\ 0 \Omega \\ +25 \mathrm{~V},-\mathrm{V}_{\mathrm{S}} \\ +1 \mathrm{~mA} \end{gathered}$ |
| ACCURACY. <br> Warm-Up Time <br> Nonlinearity $\begin{aligned} & \mathrm{e}_{\mathrm{IN}}=+1 \mathrm{mV} \text { to }+15 \mathrm{~V} \\ & \mathrm{e}_{\mathrm{IN}}=+1 \mathrm{mV} \text { tu }+22 \mathrm{~V} \end{aligned}$ <br> Full Scale Error ${ }^{1}$ <br> Gain <br> vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) <br> vs. Supply Voltage <br> vs. Time <br> Input Offset Voltage ${ }^{1}$ <br> vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) <br> vs. Supply Voltage <br> vs. Time | $\begin{gathered} 1 \text { minute } \\ \pm 0.03 \% \max \mid \pm 0.02 \% \max \\ - \\ (+1 / 2,+1 / 2) \% \max \\ \pm 120 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \mid \pm 80 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ \pm 400 \mathrm{ppm} / \% \\ \pm 150 \mathrm{ppm} / \mathrm{day} \\ \pm 10 \mathrm{mV} \\ \pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \\ \pm 10 \mathrm{ppm} / \% \\ \pm 20 \mu \mathrm{~V} / \mathrm{day} \end{gathered}$ | $\begin{gathered} 1 \text { minute } \\ \pm 0.01 \% \max \mid \pm 0.005 \% \max \\ - \\ (+1 / 2,+1 / 2) \% \max \\ \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \mid \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ \pm 200 \mathrm{ppm} / \% \max \\ \pm 100 \mathrm{ppm} / \mathrm{day} \\ \pm 5 \mathrm{mV} \max \\ \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \mid \pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \\ \pm 10 \mathrm{pprn} / \% \max \\ \pm 10 \mu \mathrm{~V}: \mathrm{C}^{\prime} \mathrm{ay} \end{gathered}$ | $\begin{gathered} 1 \text { minute } \\ - \\ \pm 0.01 \% \max \quad \pm 0.005 \% \max \\ (+1 / 2,+11 / 2) \% \max \\ \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \mid \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ \pm 200 \mathrm{ppm} / \% \max \\ \pm 100 \mathrm{ppm} / \mathrm{day} \\ \pm 5 \mathrm{mV} \max \\ \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \mid \pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \\ \pm 10 \mathrm{ppm} / \% \max \\ \pm 10 \mu \mathrm{~V} / \mathrm{day} \end{gathered}$ |
| RESPONSE <br> Settling Time for +10 V Step Input Overload Recovery Time | $\begin{aligned} & 120 \mu \mathrm{~s} \\ & 15 \mathrm{~ms} \end{aligned}$ | $\begin{aligned} & 120 \mu \mathrm{~s} \\ & 15 \mathrm{~ms} \end{aligned}$ | $\begin{gathered} 120 \mu \mathrm{~s} \\ 22 \mathrm{~ms} \end{gathered}$ |
| OUTPUT ${ }^{2}$ <br> Waveform <br> Pulse Width Rise/Fall Time Pulse Polarity Logic " 1 " (High) Level Logic "0" (Low) Level Capacitive Loading Fan Out Loading Impedance | ```train of TTL/DTL compatible pulses 50\mus 200ns/100ns positive +2.4V min +0.4V max 1000pF max 10 TTL loads min 3.3\textrm{kS}``` | ```train of TTL/DTL compatible pulses 50\mus 200ns/100ns positive +2.4V min +0.4V max 1000pF max 10 TTL loads min 3.3k\Omega``` | ```train of TTL/DTL compatible pulses 25\mus 200ns/100ns positive +2.4V min +0.4V max 1000pF max 10 TTL loads min 3.3k\Omega``` |
| POWER SUPPLY ${ }^{3}$ <br> Voltage, Rated Performance <br> Voltage, Operating <br> Current, Quiescent | $\pm 15 \mathrm{~V}$ dc $\pm(12$ to 18$) \mathrm{V}$ dc $(+15,-9) \mathrm{mA}$ | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm(12 \text { to } 18) \mathrm{V} \mathrm{dc} \\ (+15,-9) \mathrm{mA} \end{gathered}$ | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm(12 \text { to } 18) \mathrm{V} \mathrm{dc} \\ (+15,-9) \mathrm{mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Rated Performance Operating Storage | $\begin{array}{r} 0 \text { to }+70^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+80^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \hline \end{array}$ | 0 to $+70^{\circ} \mathrm{C}$ <br> $-25^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ <br> $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+80^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |
| CASE SIZE | $1.5{ }^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4$ " | $1.5{ }^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ |

${ }^{1}$ Adjustable to zero; refer to Adjustment Procedure.
${ }^{2}$ Protected for continuous short-circuit to ground. CAUTION: DO NOT SHORT OUTPUT TO -15V SUPPLY.
${ }^{3}$ Recommended ADI power supply : model $904, \pm 15 \mathrm{~V}$ © 50 mA .
Specifications subject to change without notice.

| All Units Meet the Requirements of MIL-STD-202E as Outlined Below |  |  |
| :---: | :---: | :---: |
| TEST | METHOD | CONDITION |
| High Temperature Storage | 108A | D (Non-Operating) |
| Toisture Resistance | 106D | (10 Days) |
| Solderability | 208C |  |
| Thermal Shock | 107D | A (5 Cycles) |
| Terminal Strength | 211A | . A (Pull Test; 10 lbs ) |
| Temperature Cycling | 102A | D ( $-55^{\circ} \mathrm{C} /+85^{\circ} \mathrm{C}$ ) |
| Vibration | $20+\mathrm{C}$ | B ( $15 \mathrm{~g} \mathrm{Peak} \mathrm{)}$ |
| Barometric Pressure | 105 C | B (50,000 Feet) |

TABLE 1. Environmental Specifications

OU'TLINE DIMENSIONS
Dimensions shown in inches and (mm).


MATING SOCKET AC1047

## पide standing the V/ F Conveiter Pefomince

## VOLTAGE TO FREQUENCY OPERATION

Models 450,454 and 456 provide accurate conversion of analog signals into a train of constant width and constant amplitude pulses at a rate directly proportional to the analog signal amplitude. The output continuously tracts the input signal responding directly to changes in the input signal; external clock synchronization is not required. The output pulse train is TTL/DTL compatible, permitting direct interface to low cost digital processing circuits.

Dynamic Range: Models 450 and 456 accept unipolar, single ended input signals from 0 V to +10 V with $50 \%$ minimum overrange. The corresponding output frequency is dc to 10 kHz as shown in Figure 3. Model 454 is designed for either bipolar or unipolar single ended input signals. It accepts 0 V to +20 V or 0 mA to 0.67 mA input signals directly with $10 \% \mathrm{~min}$ overrange; the corresponding output frequency is dc to 20 kHz .


Figure 3. Voltage-to-Frequency Transfer Curve

## ADJUSTMENT PROCEDURE

All models may be used directly with no external trim potentiometers required. Overall accuracy and dynamic range may be improved by using two optional trim adjustments as shown in Figures 6 and 7; FULL SCALE and OFFSET adjust. Low temperature coefficient trims must be used to maintain the drift specifications of the V/F model. The T.C. of the trim pot will add to the FULL SCALE DRIFT for each model as follows:

FULL SCALE DRIFT CONTRIBUTION =

$$
\left[\frac{\mathrm{R}_{\mathrm{ext}}}{\mathrm{R}_{\mathrm{ext}}+20 \mathrm{k} \Omega^{*}}\right] \times\left[\text { T.C. } \mathrm{R}_{\mathrm{ext}}\right] /{ }^{\circ} \mathrm{C}
$$

* $30 \mathrm{k} \Omega$, model 454

Calibration Procedure: Allow a five minute warm-up after initial power turn on. Using a precision, stable voltage source, set the input voltage, $\mathrm{e}_{\mathrm{IN}}$, to +1.00 mV . Adjust the OFFSET trim, $\mathrm{R}_{\mathrm{O}}$, for an output pulse interval of 1 second $(1 \mathrm{~Hz})$. Set the input voltage to +10.000 V and adjust the FULL SCALE trim for an output pulse interval of $100 \mu \mathrm{~s}(10 \mathrm{kHz})$. The V/F may now be used without further adjustment.

## PERFORMANCE SPECIFICATIONS

Nonlinearity: Nonlinearity is specified as a \% of fuli scale input: 10 V for models 450 and $456 ; 20 \mathrm{~V}$ for model 454 - and is guaranteed for each model over the specified input range: $0.005 \%$ max, models 450 K and $454 \mathrm{~K} ; 0.01 \%$ max, models 450 J and $454 \mathrm{~J} ; 0.03 \%$ max, model 456 J and $0.02 \%$ max, model 456 K . Typical nonlinearity performance is illustrated for model 450 J in Figure 4. Below 1 mV input, nonlinearity error remains within the specified limits, but is masked by zero offset stability, input noise and adjustment accuracy.


Figure 4. Model 450J: Nonlinearity Error Versus Input Signal
Gain Temperature Stability: Gain drift is specified in ppm of input signal and is guaranteed for each model over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. The curves of Figure 5 illustrate the drift limits for all models; typical performance is half the guaranteed limits.


Figure 5. Gain Frequency Drift (Worst Case)

## V/F INTERCONNECTION



Figure 6. Models 450/456


Figure 7. Model 454

EXTERNAL CONNECTIONS FOR VOLTAGE TO FREQUENCY OPERATION, WITH OPTIONAL
INPUT OFFSET VOLTAGE AND FULL SCALE OUTPUT FREQUENCY ADJUSTMENTS
$R_{\mathrm{S}}=$ FULL SCALE ADJUSTMENT; $500 \Omega$ (Use low T.C. Cermet, $<50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or equivalent)
$R_{\mathrm{o}}=$ INPUT OFFSET ADJUSTMENT; $50 \mathrm{k} \Omega$ (Use low T.C. Cermet, $<50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or equivalent)
$R_{\mathrm{c}}=20 \mathrm{M} \Omega$

## OUTPUT FREQUENCY SCALING

Lowering Full Scale Frequency: The full scale frequency of a V/F converter can be reduced by three techniques; (1) adding a series trim potentiometer, such as $10 \mathrm{k} \Omega$, with the input; (2) adding a voltage divider network at the input; or (3) adding a digital divider at the output. Both input techniques (1) and (2), degrade the full scale gain drift by the added T.C. of the input resistors. By using a frequency divider connected to the V/F output, full scale frequency can be conveniently reduced without degradation of the converter's full scale drift performance. By adding successive frequency dividers, as illustrated in Figure 8, a precision, low-cost, voltage controlled square wave generator can be designed.


Figure 8. Voltage Controlled Square Wave Generator Using Digital Dividers and V/F Converter

Offsetting Full Scale Frequency; Model 454: The summing input terminal of model 454 (in terminal) may be used to conveniently offset the output frequency to permit bipolar input signals up to $\pm 10 \mathrm{~V}$, as well as improve the dynamic response to low level input signals. As shown in Figure 9, a current is fed through an external resistor from a voltage reference to the current terminal. A low cost precision +10 V voltage reference, such as ADI model AD2700, is recommended to retain the stability and accuracy of model 454.
As illustrated in Figure 10, the output may also be scaled up so that low amplitude signals - (i.e. $\mathrm{e}_{\mathbb{N}}=1 \mathrm{~V}$ - will give full scale output frequency $-\left(e_{0}=20 \mathrm{kHz}\right)$. The step response for a 1 volt input change improves to only $50 \mu \mathrm{~s}$, compared to 1 ms before offsetting.


Figure 9. Offsetting Model 454 Output for Bipolar Inputs


Figure 10. Offsetting Model 454 Output for Improved Dynamic Response

## SQUARE WAVE OUTPUT

Using a type D flip-flop connected to the output of the V/F converter offers a simple low cost technique to obtain a voltage controlled, variable frequency, square wave signal; see Figure 11. Using model 454 with current offsetting, a 10 kHz full scale square wave output can be achieved with 10 V input signal.




Figure 11. Square Wave Output Using Type D Flip-Flop

## DRIVING HIGH NOISE IMMUNITY LOGIC

Adding a $680 \Omega$ resistor from the output terminal to the +15 V supply provides 4 V noise immunity for driving high noise immunity logic (HNIL) and CMOS logic (see Figure 12).


Figure 12. Driving High Noise Immunity Logic and CMOS

## DYNAMIC RESPONSE

Overload Recovery: All models can safely withstand input overloads up to $+25 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}$. Overload recovery time will depend on input polarity. Worst case overload recovery occurs following a sustained negative overload. Following removal of the overload, the input must be driven positive to restore normal operation. The recovery time depends upon the input voltage applied after removal of the overload and is given by:

$$
\begin{aligned}
& \text { Model 450/456: } \mathrm{t}_{\mathrm{r}}(\mathrm{~ms})=\frac{15}{\mathrm{E}(\text { Volts })} \\
& \text { Model 454: } \quad \mathrm{t}_{\mathrm{r}}(\mathrm{~ms})=\frac{22}{\mathrm{E}(\text { Volts })}
\end{aligned}
$$

where $E$ is the voltage applied following overload. Recovery from positive overloads up to the max safe input occurs essentially instantaneously after removal of the overload condition.
Step Response: The output settling time for step input changes is a function of the final output frequency. Settling time is specified as $20 \mu$ s plus 2 output pulses of the new frequency. For a 10 V step input, the settling time will be $120 \mu \mathrm{~s}$. Figure 13 shows typical timing relationships between input and output for input voltages of 2 V and 10 V .


Figure 13. Timing Waveforms; Input/Output

# High Accuracy, 100 kHz and 1 MHz Voltage to Frequency Converters 

## MODLS 458 and 460

## FEATURES

High Stability: $\quad 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max, Model 458L<br>15ppm/ $/{ }^{\circ} \mathrm{C}$ max, Model 460 L<br>Low Nonlinearity: 100ppm max, Model 458<br>150ppm max, Model 460

Versatility: Differential Input Stage
Voltage and Current Inputs
Floating Inputs: $\pm 10 \mathrm{~V}$ CMV
Wide Dynamic Range: 6 Decades, Model 460
TTL/DTL or CMOS/HNIL Compatible Output

## APPLICATIONS

Fast Analog-to-Digital Converter<br>High Resolution Optical Data Link<br>Ratiometric Measurements<br>2-Wire High Noise Immunity Digital Transmission<br>Long Term Precision Integrator


wires; in $5^{1 / 2}$ digit DVMs - featuring high resolution A/D conversion, monotonic performance, no missing codes and high noise rejection; in strain gage bridge weighing applications accurate ratiometric measurements over wide dynamic range.

## DESIGN APPROACH - PRECISION CHARGE BALANCE

Models 458 and 460 incorporate a superior charge balance design that result in high linearity and temperature stability see Figure 1. Both models accept unipolar, single-ended voltage or current input signals directly. By offsetting the input using the current terminal, models 458 and 460 will accept bipolar input voltages up to $\pm 5 \mathrm{~V}$.


Figure 1. Block Diagram - Models 458, 460

SPECIFMATONS (typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}$ unless otherwise noted)

| MODEL | 100 kHz Full Scale 458 |  |
| :---: | :---: | :---: |
| TRANSFER FUNCTION Voltage Input Current Input | $\begin{aligned} & \mathrm{f}_{\text {OUT }}=\left(10^{4} \mathrm{~Hz} / \mathrm{V}\right) \mathrm{e}_{\text {IN }} \\ & \mathrm{f}_{\text {OUT }}=\left(2 \times 10^{5} \mathrm{~Hz} / \mathrm{mA}\right) \mathrm{i}_{\mathrm{IN}} \end{aligned}$ | $\begin{aligned} \mathrm{f}_{\text {OUT }} & =\left(10^{5} \mathrm{~Hz} / \mathrm{V}\right) \mathrm{e}_{\mathrm{IN}} \\ \mathrm{f}_{\text {OUT }} & =\left(10^{6} \mathrm{~Hz} / \mathrm{mA}\right) \mathrm{i}_{\mathrm{IN}} \end{aligned}$ |
| ANALOG INPUT <br> Configuration <br> Voltage Signal Range <br> $\mathrm{e}_{\mathrm{IN}}$ Terminal $\left(\mathrm{e}_{\mathrm{REF}}=0\right)$ <br> $\mathrm{e}_{\text {REF }}$ Terminal ( $e_{\text {IN }}=0$ ) <br> Differential ( $\mathrm{e}_{\mathrm{IN}}-\mathrm{e}_{\text {REF }}$ ) <br> Overrange <br> Current Signal Range ( $\mathrm{i}_{\mathrm{IN}}$ ) <br> Common Mode Voltage <br> Common Mode Rejection <br> Impedance, $\mathrm{e}_{\text {IN }}$ Terminal <br> ${ }^{e_{\text {REF }}}$ Terminal <br> ${ }^{i}{ }_{1 N}$ Terminal <br> Max Safe Input | Differential <br> 0 to +10 V dc min <br> 0 to -10 V dc min <br> 0 to +10 V dc min <br> $+10 \%$ min <br> 0 to +0.5 mA min <br> $\pm 10 \mathrm{~V}$ <br> 40 dB <br> $20 \mathrm{k} \Omega$ <br> $40 \mathrm{k} \Omega$ <br> $0 \Omega$ <br> $\pm \mathrm{V}_{\mathrm{S}}$ | Differential $\begin{aligned} & 0 \text { to }+10 \mathrm{~V} \mathrm{dc} \text { min } \\ & 0 \text { to }-10 \mathrm{~V} \mathrm{dc} \text { min } \\ & 0 \text { to }+10 \mathrm{~V} \mathrm{dc} \mathrm{~min} \\ & +10 \% \mathrm{~min} \\ & 0 \text { to }+1 \mathrm{~mA} \text { min } \\ & \pm 10 \mathrm{~V} \\ & 40 \mathrm{~dB} \\ & 10 \mathrm{k} \Omega \\ & 20 \mathrm{k} \Omega \\ & 0 \Omega \\ & \pm \mathrm{V}_{\mathrm{S}} \\ & \hline \end{aligned}$ |
| ACCURACY <br> Warm Up Time <br> Nonlinearity, $\mathrm{e}_{\mathrm{IN}}=+0.1 \mathrm{mV}$ to +11 V $e_{\mathbb{N}}=-0.1 \mathrm{mV} \text { to }-11 \mathrm{~V}$ <br> Full Scale Error ${ }^{1}$ <br> Gain vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) <br> vs. Supply Voltage <br> vs. Time <br> Input Offset Voltage ${ }^{2}$ <br> vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) <br> vs. Supply Voltage <br> vs. Time | $\begin{aligned} & 5 \text { Seconds to } 0.01 \% \\ & \pm 0.01 \% \text { of Full Scale, } \max \\ & \pm 0.01 \% \text { of Full Scale } \\ & +0.1 \% \text { to }+2 \%, \max \\ & \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left\| \pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \right\| \pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 15 \mathrm{ppm} / \% \\ & \pm 10 \mathrm{ppm} / \text { day } \\ & \pm 10 \mathrm{mV} \max \\ & \pm 30 \mu \mathrm{~V} / /^{\circ} \mathrm{C} \max \\ & \pm 10 \mu \mathrm{~V} / \% \\ & \pm 20 \mathrm{ppm} / \text { day } \end{aligned}$ | $\begin{aligned} & 2 \text { Minutes to } 0.02 \% \\ & \pm 0.015 \% \text { of Full Scale, max } \\ & \pm 0.015 \% \text { of Full Scale } \\ & +0.1 \% \text { to }+2 \%, \max \\ & \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left\| \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \right\| \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 25 \mathrm{ppm} / \% \\ & \pm 10 \mathrm{ppm} / \text { day } \\ & \pm 10 \mathrm{mV} \max \\ & \pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \\ & \pm 10 \mu \mathrm{~V} / \% \\ & \pm 10 \mathrm{ppm} / \text { day } \\ & \hline \end{aligned}$ |
| RESPONSE <br> Settling Time, $\pm 0.01 \%+10 \mathrm{~V}$ Step Overload Recovery Time | 3 Output Pulses Plus $2 \mu \mathrm{~s}$ 10 ms | 2 Output Pulses Plus $2 \mu \mathrm{~s}$ 1 ms |
| FREQUENCY OUTPUT ${ }^{3}$ <br> Waveform <br> Pulse Width <br> Rise and Fall Time Pulse Polarity <br> Logic " 1 " (High) Level Logic "0" (Low) Level Capacitive Loading Fan Out Loading Impedance | TTL/DTL Compatible Pulses $5 \mu \mathrm{~s}$ <br> $300 \mathrm{~ns} / 50 \mathrm{~ns}$ <br> Positive <br> +2.4 V min <br> +0.4 V max <br> 500 pF max <br> 10 TTL Loads min <br> $3 \mathrm{k} \Omega$ (High State) | TTL/DTL Compatible Pulses 500ns <br> $60 \mathrm{~ns} / 50 \mathrm{~ns}$ <br> Positive $+2.4 \mathrm{~V} \text { min }$ <br> +0.4 V max <br> 200 pF max <br> 10 TTL Loads min <br> $670 \Omega$ (High State) |
| POWER SUPPLY ${ }^{4}$ <br> Voltage, Rated Performance <br> Voltage, Operating <br> Current, Quiescent | $\begin{aligned} & \pm 15 \mathrm{~V} \mathrm{dc} \\ & \pm(13 \text { to } 18) \mathrm{V} \mathrm{dc} \\ & (+25,-8) \mathrm{mA} \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 15 \mathrm{~V} \mathrm{dc} \\ & \pm(13 \text { to } 18) \mathrm{V} \mathrm{dc} \\ & (+25,-8) \mathrm{mA} \\ & \hline \end{aligned}$ |
| TEMPERATURE RANGE <br> Rated Performance Operating Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |
| MECHANICAL <br> Case Size Weight Mating Socket | $\begin{aligned} & 2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime} \\ & 45 \text { Grams } \\ & \text { AC1016 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime} \\ & 45 \text { Grams } \\ & \text { AC1016 } \\ & \hline \end{aligned}$ |

${ }^{1}$ Adjustable to zero using $500 \Omega$ potentiometer.
${ }^{2}$ Adjustable to zero using $50 \mathrm{k} \Omega$ potentiometer
${ }^{3}$ Protected for continuous short-circuits to ground and momentary (less than 1 sec ) shorts to the $+\mathrm{V}_{\mathrm{S}}$ supply. Output is not protected for shorts to the $-\mathrm{V}_{\mathrm{S}}$ supply.
${ }^{4}$ Recommended power supply, ADI model $904, \pm 15 \mathrm{~V}$ @ 50 mA output.
Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


MATING SOCKET: AC1016

## Applyng the Volage to Frequency Converter

## VOLTAGE TO FREQUENCY OPERATION

Models 458 and 460 provide accurate conversion of analog signals into a train of constant width and constant amplitude pulses at a rate directly proportional to the analog signal amplitude. The output continuously tracks the input signal, responding directly to changes in the input signal; external clock synchronization is not required. The output pulse train is TTL/DTL compatible, permitting direct interface to digital processing circuits. Adding a resistor from the output terminal, pin 7 , to the +15 V supply ( $1.2 \mathrm{k} \Omega$ model 458 ; $820 \Omega$ model 460 ), shifts the output swing from 0 to +5 V to 0 to +12 V , providing a 4 V noise immunity for driving high noise immunity logic (HNIL) and CMOS logic.

## BASIC V/F HOOK-UP AND OPTIONAL TRIMS

Models 458 and 460 can be applied directly to achieve rated performance without external trim potentiometers or other components. Figures 2, 3 and 4 below illustrate the basic wiring connections for either V/F converter model. Using the basic hookup without trims, full scale ( $e_{\mathbb{I N}}=10 \mathrm{~V}$ ) accuracy is $+0.1 \%$ to $+2 \%$ and the input offset voltage is $\pm 10 \mathrm{mV}$ max. The full scale and input offset voltage errors can be eliminated by using the FINE TRIM PROCEDURE.

## FINE TRIM PROCEDURE

Connect the optional trims as shown in Figure 2, 3 or 4 and allow a five minute warm-up after initial power turn-on.

## V/F INTERCONNECTIONS



Figure 2. Positive Input Signal


Figure 3. Negative Input Signal


Figure 4. Floating Input Signal
EXTERNAL CONNECTIONS FOR VOLTAGE TO FREQUENCY OPERATION, WITH OPTIONAL NPUT OFFSET VOLTAGE AND FULL SCALE FREQUENCY ADJUSTMENTS
$A_{5}=$ FULL SCALE ADJUSTMENT; $500 \Omega$ (Use low T.C. Carmet, $\left\langle 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ or equivalent) $R_{0}=$ INPUT OFFSET ADJUSTMENT; 50k $\Omega$ (Use low T.C. Cermet, $\left\langle 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ or equivalent) CAUTION: DO NOT SHORT OUTPUT TERMINAL TO -15V

Using a precision, stable voltage source, set the input voltage, $\mathrm{e}_{\mathrm{S}}$, to 10 mV . Adjust the OFFSET trim, $\mathrm{R}_{\mathrm{O}}$, for an output pulse interval of 0.1 sec (model 458) or 0.01 sec (model 460). Set the input voltage to +10.000 V and adjust the FULL SCALE trim for an output pulse frequency of 100 kHz (model 458 ), or 1 MHz (model 460 ). The V/F converter may now be used without further adjustment.

## DIFFERENTIAL INPUT

The $e_{\text {IN }}$ and $e_{\text {REF }}$ input terminals represent a true differential input capable of accepting a signal from a strain gage bridge, a balanced line, or a signal source sitting at a common mode voltage. The differential input eliminates the need for a differential amplifier to handle these signals.

To apply the 458 or 460 voltage inputs differentially, the $e_{\text {IN }}$ pin must always be positive with respect to the $e_{\text {REF }}$ pin as shown in Figure 4. The differential signal source may be completely floating with common mode voltages up to $\pm 10 \mathrm{~V}$ max. For differential inputs the output frequency is:

$$
\begin{aligned}
& \text { FoUT }=[\underbrace{}_{\text {INPUT }^{\left(e_{1}-e_{2}\right)}+\left(\frac{e_{1}+e_{2}}{2}\right) \times\left(\frac{1}{\text { CMR }}\right)} \begin{array}{rl}
\text { SIGNAL }
\end{array}] \mathrm{K}_{\mathrm{g}} \\
& \mathrm{~K}_{\mathrm{g}}=10^{4} \mathrm{~Hz} / \mathrm{V} ; \text { model } 458 \\
& 10^{5} \mathrm{~Hz} / \mathrm{V} ; \text { model } 460
\end{aligned}
$$

## OFFSETTING INPUT FOR BIPOLAR INPUTS

The input summing terminal, $+\mathrm{i}_{\mathrm{IN}}$, may be used to improve dynamic response as well as scale the output frequency to directly convert bipolar input voltages. An offset current is fed through an external resistor from a stable voltage reference. As shown in Figure 5, input voltages of $\pm 5 \mathrm{~V}$ min can be converted directly.


Figure 5. Offsetting Input to Accept $\pm 5 \mathrm{~V}$ Bipolar Inputs
The output may also be scaled up so that low amplitude signals, such as 1 V will give full scale output frequency; 100 kHz model 458 or 1 MHz model 460 . By scaling the output frequency for low level signals, the step response will significantly improve. As shown in Figure 6 for model 458, the step response for a 1 volt input decreases from $200 \mu$ s before input scaling, to $20 \mu \mathrm{~s}$ with scaling.


Figure 6. Offsetting Input to Achieve Improved Dynamic Response for Small Signal Inputs

## PERFORMANCE SPECIFICATIONS

Nonlinearity: Nonlinearity error is specified as a \% of 10 V full scale input and is guaranteed over the 0.1 mV to 11 V operating signal range; $\pm 0.01 \%$ max, models $458 \mathrm{~J} / \mathrm{K} / \mathrm{L}$, $\pm 0.015 \% \max$, models $460 \mathrm{~J} / \mathrm{K} / \mathrm{L}$. Typical nonlinearity performance is illustrated in Figure 7.


Figure 7. Nonlinearity Error Versus Input Voltage
Gain Temperature Stability: Gain drift is specified in ppm of output signal and is guaranteed for each model over the 0 to $+70^{\circ} \mathrm{C}$ temperature range; $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}(458 \mathrm{~L}), 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ( 458 K ), $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}(458 \mathrm{~J}), 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}(460 \mathrm{~L}), 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (460K) and $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}(460 \mathrm{~J})$ max.

## LONG TERM PRECISION INTEGRATOR

In critical measurement applications, such as pollution monitoring where it is required to integrate for periods greater than 1 hour with overall accuracy of $0.05 \%$, the V/F converter offers a superior low cost approach when compared to the traditional operational integrator circuit. As shown in Figure 8, the analog signal is applied to a precision input amplifier, model 52 K and then to the $\mathrm{V} / \mathrm{F}$ input. The $\mathrm{V} / \mathrm{F}$ output is connected to a large capacity counter and display, operating as a totalizer. The total pulse count is equal to the time integral of the analog input signal. Since the output displayed is an accumulated pulse count, there is no integrator drift error. A feature of this approach is the infinite hold capability without errors due to time drift, since the counter may be held at any time without affecting the output reading.


Figure 8. Models $458 / 460$ as Long Term Integrator with Arbitrary Display Calibration. Frequency Division Ratio can Otherwise be Chosen to Provide Direct Readout in any Desired Units.

## RATIOMETRIC MEASUREMENTS

The circuit shown in Figure 9 illustrates a simple and inexpensive way of using two $100 \mathrm{kHz} \mathrm{V} / \mathrm{F}$ converters to achieve ratiometric measurements with less than $0.1 \%$ error over a dynamic range of 10,000 to 1 . One converter is used as the input V/F to a digital counter and display, while a second converter, with a digital divide-by- N circuit is used as the time base for the counter. The counting time is one half the
output period of the divide-by-N circuit, resulting in an output count of $2 \mathrm{NV}_{1} / \mathrm{V}_{\mathrm{REF}}$.


Figure 9. High Resolution, Wide-Range Ratiometer Using Model 458 V/F Converter

## PRECISION HIGH CMV ANALOG ISOLATOR

By combining the V/F converter with a floating power supply and optical isolator as shown in Figure 10, accurate low level measurements in the presence of high common mode voltages may be achieved. Only the CMV rating of the optical isolator and the breakdown rating of the power supply limit the CMV rating. Using this approach for isolating transducers, ground loop problems are eliminated. Cost and complexity are minimized since only a single optical isolator is required to couple the serial pulse output from the V/F to the digital readout.


Figure 10. Optical Isolation Using LED Photo Isolator to Provide Up to 1500 V dc CMV Isolation

## APPLICATION IN DATA ACQUISITION SYSTEMS

High Noise Immunity Data Transmission: A method of accurately transmitting analog data through high noise environments is illustrated in Figure 11. This approach utilizes the self clocking output of models 458 and 460 and eliminates the need for costly additional twisted pair for external synchronization. Model 610 amplifies the low level differential transducer signal up to the 10 V full scale $\mathrm{V} / \mathrm{F}$ input level. A differential line driver is used to drive a twisted pair cable. The differential line driver and receiver offer high noise immunity to common mode noise signals.


Figure 11. Application of Model 458 V/F Converter in a High Performance, High Noise Rejection Two-Wire Data Transmission System

# Low-Cost, Versatile, 10/100kHz Frequency to Voltage Converters 



FEATURES
Low Cost
Versatility: Adjustable Threshold, Gain \& Output Offset Guaranteed Low Nonlinearity: 80ppm Max, 451L and 453L Accepts TTL, CMOS, HNIL, Sinewave, Pulse, Squarewave and Triangle Wave Input Signals
No External Components to Meet Rated Performance
+20 mA Output to Operate Relays and Meters
Low Profile Package, 0.4" Case Height
Meet MIL-STD-202E Environmental Testing
APPLICATIONS
Motor Control and Speed Monitor
Line Frequency Monitor and Alarm Indicator
Fluid Flow Measurements and Control
FM Demodulation and VCO Stabilization
Frequency vs. Amplitude Response Measurements

## GENERAL DESCRIPTION

Models 451 and 453 are low cost 10 kHz and 100 kHz frequency to voltage converters that feature excellent low nonlinearity to less than 80 ppm , output current of +20 mA and the capability of interfacing with TTL, HNIL, CMOS, sinewave, squarewave, pulse and triangular input signals. External components are not required to achieve rated performance, however, extreme versatility is maintained by allowing access to all critical points of the design. This versatility allows programmable input threshold, gain, and output offset voltage.
Both models 451 and 453 are available in three selections, each offering guaranteed maximum nonlinearity error as well as maximum gain drift error. Models 451 J and 453 J offer $0.03 \%$ $\max$ nonlinearity and $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max gain drift. Models 451 K and 453 K offer $0.015 \%$ max nonlinearity and $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$ gain drift. Models 451 L and 453 L offer $0.008 \%$ max nonlinearity and $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max gain drift.
WHERE TO USE FREQUENCY TO VOLTAGE CONVERTERS
Pin compatible with existing popular models, these versatile new designs offer economical solutions to a wide variety of applications where it is required to convert frequency to an analog voltage.
Process Control Systems: For motor speed controllers, power line frequency monitoring and fluid flow measurements where flow transducers, such as variable reluctance magnetic pickups, provide pulse train outputs as a linear function of flow rate.
Audio and Accoustic Systems: For wow and flutter measurements with tape recorders and turntables, FM demodulation and speaker response measurements.
Test Instrumentation: For VCO stabilization, analog readout frequency meter, vibrational analysis and frequency versus amplitude $\mathrm{X}-\mathrm{Y}$ plots where the vertical axis presents the nor-

mal amplitude signal and the horizontal axis presents the output signal from the F/V converter.

Data Acquisition Systems: For converting serially transmitted data back to analog voltages.

## DESIGN FEATURES AND USER BENEFITS

The combination of low cost and high performance provided by models 451 and 453 offers exceptional quality and value to the OEM designer. These compact modules have been designed to provide maximum versatility, thereby increasing their utility in a broad scope of applications.
Adjustable Input Threshold: Threshold level is externally resistor programmable from 0 to $\pm 12 \mathrm{~V}$, permitting simple, direct interface with low level signals, e.g. 10 mV p-p, as well as with high level inputs such as CMOS and HNIL logic levels, e.g. 0 to +12 V .
Adjustable Gain: Model 451 can be adjusted to provide full scale output voltage for any input frequency from 1 kHz to 20 kHz . Model 453 can be adjusted to provide full scale output voltage for any input frequency from 1 kHz to 200 kHz . This adjustable gain feature enables the user to easily match the maximum frequency output from a wide class of frequency transducers to the +10 V full scale output from models 451 and 453. Increased signal conversion sensitivity with higher resolution results.
Adjustable Output Offset Voltage: The output offset is adjustable from -10 V to +10 V , enabling bipolar outputs or expanded scale measurements or setting the input frequency where zero output voltage occurs.

| MODEL | 10kHz FULL SCALE $\mathrm{J} \quad$ 451 K |  |
| :---: | :---: | :---: |
| TRANSFER FUNCTION | $\mathrm{E}_{\mathrm{O}}=\left(10^{-3} \mathrm{~V} / \mathrm{Hz}\right)\left(\mathrm{F}_{1 \mathrm{~N}}\right)$ | $\mathrm{E}_{\mathrm{O}}=\left(10^{-4} \mathrm{~V} / \mathrm{Hz}\right)\left(\mathrm{F}_{\mathrm{IN}}\right)$ |
| FREQUENCY INPUT <br> Frequency Range <br> Overrange <br> Waveforms <br> Pulse Width (Pulse Train Input) <br> Threshold <br> With External Adjustment <br> Hysteresis <br> Levels (TTL Compatible) High Low <br> Max Safe Input Voltage ${ }^{1}$ Impedance | dc to 10 kHz min <br> $10 \%$ min <br> Sine, Square, Triangle, Pulse Train $20 \mu \mathrm{~s}$ min $+1.4 \mathrm{~V}$ <br> 0 V to $\pm 12 \mathrm{~V}$ $\pm 50 \mathrm{mV}$ $+1.45 \mathrm{~V} \text { to }+12 \mathrm{~V}$ $-12 \mathrm{~V} \text { to }+1.35 \mathrm{~V}$ <br> $\pm \mathrm{V}_{\mathrm{S}}$ <br> $10 \mathrm{M} \Omega \\| 10 \mathrm{pF}$ | $\begin{gathered} \text { de to } 100 \mathrm{kHz} \min \\ 10 \% \mathrm{~min} \end{gathered}$ <br> Sine, Square, Triangle, Pulse Train $2 \mu \mathrm{~s}$ min $+1.4 \mathrm{~V}$ <br> 0 V to $\pm 12 \mathrm{~V}$ <br> $\pm 100 \mathrm{mV}$ <br> +1.5 V to +12 V <br> -12 V to +1.3 V <br> $\pm V_{S}$ <br> $10 \mathrm{M} \Omega \\| 10 \mathrm{pF}$ |
| ACCURACY <br> Warm-Up Time <br> Nonlinearity ${ }^{2}$ $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=1 \mathrm{~Hz} \text { to } 11 \mathrm{kHz} \\ & \mathrm{~F}_{\mathrm{IN}}=1 \mathrm{~Hz} \text { to } 110 \mathrm{kHz} \end{aligned}$ <br> Gain vs. Temperature ${ }^{3}\left(0\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ <br> vs. Supply Voltage <br> vs. Time | one minute $\begin{array}{c\|c\|c}  \pm 0.03 \% \max & \pm 0.015 \% \max & \pm 0.008 \% \max \\ - & - & - \\ \pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max & \begin{array}{c}  \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ \pm 300 \mathrm{ppm} / \% \\ \pm 30 \mathrm{ppm} / \mathrm{month} \end{array} & \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \\ \hline \end{array}$ | one minute $\begin{array}{c\|c\|c}  \pm & - & - \\ \pm 0.03 \% \max & \pm 0.015 \% \max & \pm 0.008 \% \max \\ \pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max & \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max & \pm 50 \mathrm{ppm} / /^{\circ} \mathrm{C} \max \\ & \pm 350 \mathrm{ppm} / \% & \\ & \pm 30 \mathrm{ppm} / \text { month } & \\ \hline \end{array}$ |
| RESPONSE <br> Step Response to $\pm 0.5 \%$ of Final Value <br> $\mathrm{F}_{\text {IN }}=\mathrm{dc}$ to Full Scale <br> $\mathrm{F}_{\text {IN }}=$ Full Scale to dc <br> Internal Filter Time Constant <br> External Filter Time Constant | $\begin{gathered} 4 \mathrm{~ms} \\ 30 \mathrm{~ms} \\ 200 \mu \mathrm{~s} \\ 20 \mathrm{~ms} / \mu \mathrm{F} \\ \hline \end{gathered}$ | $\begin{gathered} 0.8 \mathrm{~ms} \\ 4 \mathrm{~ms} \\ 24 \mu \mathrm{~s} \\ 20 \mathrm{~ms} / \mu \mathrm{F} \\ \hline \end{gathered}$ |
| ```OUTPUT }\mp@subsup{}{}{4 Voltage (F}\mp@subsup{F}{\mathrm{ IN }}{}=\mathrm{ Full Scale) }\mp@subsup{}{}{5 Current ( }\mp@subsup{E}{O}{}=+10\textrm{V},-10\textrm{V}\mathrm{ ) Offset Voltagé }\mp@subsup{}{}{6}@+2\mp@subsup{5}{}{\circ}\textrm{C vs. Temperature (0 to +70 % ) vs. Supply Voltage vs. Time Ripple F F F Impedance Offset Scale Factor }\mp@subsup{}{}{7``` | $\begin{gathered} +9.85 \mathrm{~V} \min ;+9.95 \mathrm{~V} \max \\ (+20,-2) \mathrm{mA} \min \\ \pm 7.5 \mathrm{mV} \max \\ \pm 30 \mu \mathrm{~V} / \circ^{\circ} \mathrm{C} \max \\ \pm 100 \mu \mathrm{~V} / \% \max \\ \pm 100 \mu \mathrm{~V} / \mathrm{month} \\ \\ 3 \mathrm{mV} \mathrm{p}-\mathrm{p} \\ 80 \mathrm{mV} \mathrm{rms} \\ - \\ 0.1 \Omega \\ -56 \mu \mathrm{~A} / \mathrm{V} \\ \hline \end{gathered}$ | $\begin{gathered} +9.85 \mathrm{~V} \min ;+9.95 \mathrm{~V} \max \\ (+20,-2) \mathrm{mA} \min \\ \pm 7.5 \mathrm{mV} \max \\ \pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \\ \pm 50 \mu \mathrm{~V} / \% \max \\ \pm 100 \mu \mathrm{~V} / \mathrm{month} \\ \\ 55 \mathrm{mV} \mathrm{p}-\mathrm{p} \\ 35 \mathrm{mV} \mathrm{rms} \\ 35 \mathrm{mV} \mathrm{rms} \\ 0.1 \Omega \\ -45 \mu \mathrm{~A} / \mathrm{V} \\ \hline \end{gathered}$ |
| POWER SUPPLY ${ }^{8}$ <br> Voltage, Rated Performance <br> Voltage, Operating <br> Current, Quiescent | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm(12 \text { to } 18) \mathrm{V} \mathrm{dc} \\ (+10,-8) \mathrm{mA} \end{gathered}$ | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm(12 \text { to } 18) \mathrm{V} \mathrm{dc} \\ (+10,-8) \mathrm{mA} \\ \hline \end{gathered}$ |
| TEMPERATURE RANGE <br> Rated Performance <br> Operating <br> Storage | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| MECHANICAL <br> Case Size <br> Weight <br> Mating Socket | $\begin{gathered} 1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime} \\ 25 \text { grams } \\ \text { AC1050 } \end{gathered}$ | $\begin{gathered} 1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime} \\ 25 \text { grams } \\ \mathrm{AC} 1050 \end{gathered}$ |

${ }^{1} \mathrm{~F}_{\text {IN }}$ and REF terminals can be shorted to $\pm \mathrm{V}_{\mathrm{S}}$ indefinitely without damage.
${ }^{2}$ Nonlinearity error is specified as a percentage of 10 V full scale output level.
${ }^{3}$ Gain temperature drift is specified in ppm of output signal level.
${ }_{5}^{4}$ OUT terminal can be shorted indefinitely to $\pm \mathrm{V}_{5}$ and ground without damage.
${ }^{5}$ Adjustable to +10.000 V using FULL SCALE ADJUST trim pot.

All Units Meet the Requirements of MIL-STD-202E as Outlined Below

| TEST | METHOD | CONDITION |
| :--- | :---: | :---: |
| High Temperature Storage | 108 A | D (Non-Operating) |
| Moisture Resistance | 106 D | $(10$ Days) |
| Solderability | 208 C |  |
| Thermal Shock | 107 D | $\mathrm{A}(5$ Cycles) |
| Terminal Strength | 211 A | $\mathrm{~A}($ Pull Test 10 lbs$)$ |
| Temperature Cycling | 102 A | $\mathrm{D}\left(-55^{\circ} \mathrm{C} /+85^{\circ} \mathrm{C}\right)$ |
| Vibration | 204 C | $\mathrm{B}(15 \mathrm{~g} \mathrm{Peak})$ |
| Barometric Pressure | 105 C | $\mathrm{B}(50,000 \mathrm{Feet})$ |

TABLE 1. Environmental Specifications
${ }^{6}$ Adjustable to zero using $50 \mathrm{k} \Omega$ OFFSET ADJUST trim pot.
${ }^{7}$ Current into the SUM PT terminal to offset the output voltage positive.
${ }^{8}$ Recommended power supply, ADI model $904, \pm 15 \mathrm{~V}$ @ $\pm 50 \mathrm{~mA}$ output.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and ( mm )


WEIGHT: 25 grams


## FREQUENCY TO VOLTAGE OPERATION

Models 451 and 453 accept virtually any signal waveshape providing accurate conversion into an output voltage proportional to the input signal frequency. The only restriction is that the input signal must remain above the threshold level for $20 \mu$ s when using model 451 , and $2 \mu$ s when using model 453 . Linear, stable conversion over four decades of input range for model 451 and five decades of input range for model 453 , is achieved using a precision charge-dispensing design approach. Figure 1 represents a functional block diagram for both models 451 and 453 frequency to voltage converters.


Figure 1. Block Diagram - Models 451 \& 453 F/V Converters

## THEORY OF OPERATION

Input signals are applied directly to a comparator, A1, which is internally set to provide a +1.4 V threshold with $\pm 50 \mathrm{mV}$ hysteresis for model 451 and $\pm 100 \mathrm{mV}$ hysteresis for model 453. This threshold level offers excellent noise immunity for TTL input levels. Following the input comparator is a precision charge dispensing circuit and output amplifier where the comparator signal is converted to a dc voltage. When the input comparator changes state, $\mathrm{C}_{\mathrm{C}}$ is alternately charged from a precision voltage reference and discharged through the summing point of an output amplifier, A2. A fixed amount of charge, Q, is controlled during each charge/discharge cycle. The higher the input frequency, the higher the average current into the summing point of A2. A current to voltage conversion is then accomplished by $\mathrm{R}_{\mathrm{F}}$. The current pulses from the charge dispensing circuit are integrated by $\mathrm{C}_{\mathrm{F}}$ to reduce ripple. Added filtering for low frequency input signals is provided by an adaptive filter at the output of the charge dispensing circuit.

## BASIC F/V HOOK-UP

Models 451 and 453 can be applied directly to achieve rated performance without external trim potentiometers or other components. Figure 2 illustrates the basic wiring connection for either $\mathrm{F} / \mathrm{V}$ converter model. Using the basic hookup as shown, full scale output voltage accuracy is $i 10 \mathrm{~V},-1 / 2 \%$ to $-11 / 2 \%$. The output offset voltage is 0 V to $\pm 7.5 \mathrm{mV}$. The Full Scale and Output Offset errors can be eliminated by using the FINE TRIM PROCEDURE.


Figure 2. Basic Wiring Interconnection

## FINE TRIM PROCEDURE

Connect the F/V converter as shown in Figure 3 and allow a five minute warm-up after initial power turn-on. Adjust the OFFSET ADJUST pot, $\mathrm{R}_{\mathrm{O}}$, for an output of 0.000 V . The input terminal, $\mathrm{F}_{\mathrm{IN}}$, can be left open or tied to COM without affecting OFFSET ADJUST. Using a precision, stable frequency source connected to $\mathrm{F}_{\text {IN }}$ terminal, set the input frequency to 10.000 kHz for model 451 or 100.000 kHz for model 453 . Adjust the FULL SCALE ADJUST trim pot, $\mathrm{R}_{\mathbf{S}}$, for an output of +10.000 V .


Figure 3. Wiring Interconnection Showing Fine Adjustment Trims for Offset and Full Scale Frequency

## ADDITIONAL TRIM CAPABILITY

Adjusting Input Threshold: The input comparator of models 451 and 453 shown in Figure 1, conditions the input signals providing protection against noisy environments as well as preventing double triggering with slow rise-time signals. Input levels up to the supply voltages, $\pm \mathrm{V}_{\mathrm{S}}$, will not cause damage to the input comparator.
Threshold voltage level, $\mathbf{V}_{\mathbf{T}}$, is internally set for both models 451 and 453 at +1.4 V . Hysteresis, $\mathrm{V}_{\mathrm{H}}$, for model 451 is $\pm 50 \mathrm{mV}$, and $\pm 100 \mathrm{mV}$ for model 453 . Signals of virtually any waveshape which exceed the combined threshold and hysteresis levels, $\mathrm{V}_{\mathrm{T}}$ $\pm \mathrm{V}_{\mathrm{H}}$, will trigger the $\mathrm{F} / \mathrm{V}$ converter. The REF terminal permits the user to conveniently adjust the input threshold over the range from 0 to $\pm 12 \mathrm{~V}$ to achieve optimum noise rejection or increased triggering sensitivity.
Increasing Threshold for Greater Noise Immunity: Connecting an external resistor from the REF terminal to the positive supply voltage, $+\mathrm{V}_{\mathbf{S}}$, increases the input threshold level above +1.4 V , offering increased input noise immunity. Optimum noise immunity is generally determined by adjusting the threshold level to a point mid-way between the high and low input signal levels. For example, for a 0 to +12 V input swing representative of CMOS and HNIL logic signals - a $17.6 \mathrm{k} \Omega$ resistor from +15 V to the REF terminal results in a +6 V threshold.


## Figure 4. Increasing Threshold Above +1.4V for Greater Noise Immunity

Changes in impedance at the REF terminal result in changes to the hysteresis. Hysteresis levels can be calculated by assuming the comparator output is switching between $\pm 12 \mathrm{~V}$. This $\pm 12 \mathrm{~V}$ signal is attenuated by a resistor-divider network formed by
$\mathrm{R}_{\mathrm{H}}$ (see Figure 1) and the parallel combination of all resistors attached at the comparator positive input. For example, with a $17.6 \mathrm{k} \Omega$ resistor connected to the REF terminal, hysteresis becomes $\pm 35 \mathrm{mV}$ for model 451 and $\pm 75 \mathrm{mV}$ for model 453 . The F/V converter will, therefore, trigger at $+6 \mathrm{~V} \pm 35 \mathrm{mV}$ for model 451 and $+6 \mathrm{~V} \pm 75 \mathrm{mV}$ for model 453.

Decreasing Threshold for Signals Less Than +1.4V: A resistor connected from the REF terminal to the negative power supply, $-\mathrm{V}_{\mathbf{S}}$, will increase the input triggering sensitivity for operation with signals below $+1.4 \mathrm{~V}_{\mathrm{PK}}$. As shown in Figure 5, a minimum threshold of zero volts is obtained with a $100 \mathrm{k} \Omega$ resistor. The triggering level, $\mathrm{V}_{\mathrm{T}} \pm \mathrm{V}_{\mathrm{H}}$, will be established by the resulting hysteresis levels. With a $100 \mathrm{k} \Omega$ to -15 V , model 451 hysteresis will be $\pm 50 \mathrm{mV}$ and model 453 hysteresis will be $\pm 60 \mathrm{mV}$.
To reduce the hysteresis for greater triggering sensitivity, a $1 \mathrm{k} \Omega$ resistor can be connected from the REF terminal to COM. Signals exceeding $\pm 5 \mathrm{mV}$ ( 10 mV p-p) with model 451 and $\pm 15 \mathrm{mV}$ ( $30 \mathrm{mV} \mathrm{p}-\mathrm{p}$ ) for model 453 , will operate the $\mathrm{F} / \mathrm{V}$ converter. A $1 \mathrm{k} \Omega$ resistor from REF to COM is the minimum value recommended to reduce hysteresis and achieve reliable operation.


| MODEL | R1 | $\mathrm{R}_{2}$ | $\begin{gathered} \text { THRESHOLD } \\ \left(\mathrm{V}_{\mathrm{T}}\right) \\ \hline \end{gathered}$ | $\begin{gathered} \begin{array}{c} \text { HYSTERESIS } \\ \left(V_{H}\right) \end{array} \\ \hline \end{gathered}$ | $\begin{gathered} \text { TRIGGER LEVELS } \\ \left(V_{T} \pm V_{H}\right) \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 451 | $\begin{aligned} & 100 \mathrm{k} \Omega 2 \\ & 100 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & x \\ & i k S 2 \\ & i k \end{aligned}$ | $\begin{array}{r} +1.4 \mathrm{~V} \\ \mathrm{ov} \\ \mathrm{ov} \end{array}$ | $\begin{aligned} & \pm 50 \mathrm{mV} \\ & \pm 20 \mathrm{mV} \\ & \pm 5 \mathrm{mV} \end{aligned}$ | $+1.45 \mathrm{~V}:+1.35 \mathrm{~V}$ <br> $\pm 20 \mathrm{mV}(40 \mathrm{mV} \mathrm{p}-\mathrm{p})$ <br> $\geq 5 \mathrm{mV}(10 \mathrm{mV} \mathrm{p} \cdot \mathrm{p})$ |
| 453 | $\begin{aligned} & x \\ & 100 \mathrm{k} \Omega 2 \\ & 100 \mathrm{k} \sqrt{2} \end{aligned}$ | $\begin{aligned} & \hat{k} \\ & \hat{k} \leqslant 22 \end{aligned}$ | $\begin{array}{r} +1.4 \mathrm{~V} \\ \mathrm{oV} \\ \mathrm{oV} \end{array}$ | $\begin{aligned} & \pm 100 \mathrm{mV} \\ & \pm 60 \mathrm{mV} \\ & \pm 15 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & +1.5 \mathrm{~V}+1.3 \mathrm{~V} \\ & +60 \mathrm{mV}(120 \mathrm{mV} \mathrm{p} \cdot \mathrm{p}) \\ & \pm 15 \mathrm{mV}(30 \mathrm{mV} \mathrm{p} \cdot \mathrm{p}) \end{aligned}$ |

Figure 5. Decreasing Threshold Below +1.4 V to Increase Triggering Sensitivity for Low Level Input Signals


Figure 6. Selecting External Gain Resistor $R_{F}$
Adjusting Gain: Connect the FULL SCALE ADJUST terminal to the OUTPUT terminal to set the gain of model 451 at $10^{-3} \mathrm{~V} /$ Hz for a 10 kHz full scale input frequency and the gain of model 453 at $10^{-4} \mathrm{~V} / \mathrm{Hz}$ for a 100 kHz full scale input frequency. Connecting an external resistor from the SUM PT terminal to the OUTPUT terminal and leaving the FULL SCALE ADJUST terminal open, facilitates gain adjustment. Model 451 can be adjusted over the range from $10^{-1} \mathrm{~V} / \mathrm{Hz}$ to $5 \times 10^{-4} \mathrm{~V} / \mathrm{Hz}$ resulting in a full scale input frequency from 100 Hz to 20 kHz respectively. The gain of model 453 can be adjusted over the range from $10^{-2} \mathrm{~V} / \mathrm{Hz}$ to $5 \times 10^{-5} \mathrm{~V} / \mathrm{Hz}$ resulting in a full scale input frequency from 1 kHz to 200 kHz respectively. The gain
adjustment procedure is capable of increasing full scale frequency beyond the rated ranges for each model, however, nonlinearity will increase above 300 ppm .
When using large values of $R_{F}$ to externally set gain of the $F / V$ converter, the output amplifier gain increases resulting in an increase in sensitivity when using the OFFSET ADJUST trim pot. For improved resolution in high gain applications ( $\mathrm{R}_{\mathrm{F}}>$ $1 \mathrm{M} \Omega$ ), an alternate method of trimming offset is shown in Figure 6.
Offsetting the Output: The output of models 451 and 453 can be offset over the range from -10 V to +10 V , enabling scale expansion for increased signal sensitivity as well as bipolar output swings up to 20 V p-p.
Current introduced at the SUM PT terminal results in shifts of the output voltage directly proportional to the Offset Scale Factor, $\mathrm{K}_{\mathrm{S}}$. For model $451, \mathrm{~K}_{\mathrm{S}}=-56 \mu \mathrm{~A} / \mathrm{V}$ and for model 453 , $K_{S}=-45 \mu \mathrm{~A} / \mathrm{V}$. The offset current can be generated using an external resistor from a voltage reference to the SUM PT terminal. A stable, well regulated supply voltage, such as ADI's model 904 is recommended. To shift the output positive, 0 to +10 V , connect the current resistor to the negative, $-\mathrm{V}_{\mathrm{S}}$ supply. To shift the output negative, 0 to -10 V , connect the current resistor to the positive, $+\mathrm{V}_{\mathrm{S}}$, supply.
The example using model 451 illustrated in Figure 7 provides a 0 to +5 V output change in response to a 5 kHz to 10 kHz input change. With this input, a bipolar output from -2.5 V to +2.5 V can be obtained by increasing the output voltage shift from $-5 \mathrm{~V},\left(\mathrm{R}_{\mathrm{C}}=53.6 \mathrm{k} \Omega\right)$ to $-7.5 \mathrm{~V},\left(\mathrm{R}_{\mathrm{C}}=35.7 \mathrm{k} \Omega\right)$.

$R_{C}=R_{1}+R_{2}$
OUTPUT OFFSET SHIFT $=\triangle E_{S}=\frac{V_{S}}{\left(R_{1}+R_{2}\right)(\text { OFFSET SCALE FACTOR) }}$
(OFFSET SCALE FACTOR: - $56 \mu \mathrm{~A} / \mathrm{V}$, MODEL 451 ; $-45 \mu \mathrm{~A} / \mathrm{V}$, MODEL 453)
Figure 7. Selecting External Output Offset Resistor, $R_{C}$ SCALE EXPANSION
By combining both gain and output offset voltage adjustments, signals which exhibit a center frequency with small frequency changes, can be converted with improved resolution. Representative signals benefiting from the Scale Expansion procedure outlined below, are tachometer and frequency modulated signals. In the case of tachometer outputs, the speed is often set at an idle point and changes in output frequency represent changes in motor loading conditions. In the case of FM signals, the F/V converter can be applied such that the carrier frequency produces zero output. The resulting output voltage from the F/V converter represents the modulating signal.
Procedure for Scale Expansion: The following procedure incorporates both gain and output offset adjustments to achieve scale expansion. An example is illustrated in Figure 8 for an FM signal with a 50 kHz carrier frequency and $\pm 5 \mathrm{kHz}$ modulating signal.

1) Determine the Gain: $G=\Delta E_{O} / \Delta F_{I_{N}}$ where $\Delta E_{O}$ is the total output voltage change desired in volts, and $\Delta F_{\mathbf{I N}}$ is the total input frequency change in Hz .
2) Calculate the external gain resistor, $\mathrm{R}_{\mathrm{F}}$;

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{F}}(\Omega)=\mathrm{G}\left(1.8 \times 10^{7}\right), \text { model } 451 \\
& \mathrm{R}_{\mathrm{F}}(\Omega)=\mathrm{G}\left(2.2 \times 10^{8}\right), \text { model } 453
\end{aligned}
$$

## Undestrming the Framench to Volage Monver Pe pomence

3) Calculate the Output Offset Shift, $\Delta \mathrm{E}_{\mathbf{S}}$, required to achieve the desired maximum output voltage, $\mathrm{E}_{\mathrm{O}}$ (max) with the max input frequency, $\mathrm{F}_{\mathrm{IN}}(\max )$, and the new gain;

$$
\Delta E_{S}(\text { volts })=G F_{I N}(\max )-E_{O}(\max )
$$

4) Calculate the offset current resistor, $R_{C}$;

$$
\begin{aligned}
& R_{C}(\Omega)=\frac{V_{S} G}{\left(\Delta E_{S}\right)\left(k_{s}\right)} \\
& \mathrm{k}_{\mathrm{s}}=56 \times 10^{-9}, \text { model } 451 \\
& \mathrm{k}_{\mathrm{s}}=45 \times 10^{-10} \text {, model } 453
\end{aligned}
$$

Figure 8. Application of Model 453 in FM Demodulation

## INTERFACING SIGNALS WITH DC OFFSETS $>10 \mathrm{~V}$

Signals with de levels up to $\pm 10 \mathrm{~V}$ can be directly connected to the input terminal of models 451 and 453 . Capacitive coupling, as shown in Figures 9 and 10, is used for inputs with dc offsets greater than $\pm 10 \mathrm{~V}$. The $1 \mathrm{M} \Omega$ resistor illustrated in Figure 9 provides a dc return path to power common for the input comparator bias current. Threshold adjustments can be made following the capacitor, to set the F/V input sensitivity to match the ac signal peak-to-peak amplitude. Signals as low as 10 mV p-p with model 451 and 30 mV p-p model 453 are acceptable. Refer to Figures 4 and 5.
AC signals greater than $\pm \mathrm{V}_{\mathrm{S}}$ should be attenuated with a resistive divider network following the capacitor. When large input transients ( $> \pm \mathrm{V}_{\mathrm{S}}$ ) are possible due to either a noisy environment or power turn-on surges, protection is provided with the addition of two diodes as shown in Figure 10.


Figure 9. Interfacing Signals With DC Offsets Greater Than $\pm 10 \mathrm{~V}$


## Figure 10. Input Diode Protection for High Voltage Transients

## PERFORMANCE SPECIFICATIONS

Nonlinearity: Nonlinearity error is specified as a $\%$ of 10 V full scale output voltage and is guaranteed for each model over the specified input range. Model 451 is rated over 1 Hz to 11 kHz range and model 453 is rated over 1 Hz to 110 kHz range. Typical nonlinearity performance is shown for all models in Figure 11.


Figure 11. Nonlinearity Error Versus Input Frequency
Gain Temperature Stability: Gain Drift is specified in ppm of output signal and is guaranteed for each model over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. Models $451 \mathrm{~K}, 451 \mathrm{~L}, 453 \mathrm{~K}$ and 453 L offer $\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum gain drift. Models 451 J and 453 J offer $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum gain drift. Gain drift is typically half the guaranteed limits.

## OUTPUT RIPPLE

The output contains an ac ripple signal which increases in amplitude with input frequency. Adding external capacitance in parallel with the internal filter capacitor will reduce output ripple as shown in Figures 12 and 13.


Figure 12. Output Ripple Versus External Filter Capacitor ( $C_{F}$ ) - Model 451


Figure 13. Output Ripple Versus External Filter Capacitor ( $C_{F}$ ) - Model 453

## SETTLING TIME

Increasing the external filter capacitor to reduce output ripple will increase the settling time to step changes in frequency occurring at the input. Figure 14 shows curves of settling time to $\pm 0.5 \%$ of final value for both increasing and decreasing full scale step changes. As $\mathrm{C}_{\mathrm{F}}$ increases in value, the total filter time constants for models 451 and 453 approach equal values, resulting in identical settling time.


Figure 14. Settling Time Versus External Filter Capacitor

## APPLICATIONS IN PROCESS CONTROL SYSTEMS

 MOTOR CONTROLLERIn making rpm measurements, transducers are often encountered that have pulse-train outputs from variable-reluctance magnetic pickups (in which the output frequency is a function of rpm ). These low level signals are generally in the range of 0 to 200 mV peak. The adjustable input threshold feature of models 451 and 453 enables direct connection to low level transducers, offering simple, reliable interfacing.

The motor speed control and monitoring application shown in Figure 15 illustrates the F/V converter applied in a closed loop control system. R1 sets the threshold to +60 mV with $\pm 50 \mathrm{mV}$ hysteresis for model 451.

The +20 mA output current capability of both models 451 and 453, enables direct interface to low impedance loads, up to $500 \Omega$, such as analog meters or relays.


Figure 15. Application of F/V Converter to Control and Monitor Motor Speed in Closed Loop System

## SPEED SWITCH

With the addition of a low cost comparator and relay, the F/V converter provides a reliable approach to controlling heavy


Figure 16. Application of F/V Converter to Control Load Power
generator loads after the generator has reached a specified speed. As shown in Figure 16, the relay will remain open until the output from the F/V converter reaches a preset POWER ON trip level. The F/V output signal is linearly related to the speed of the motor, permitting precise control of the POWER ON set point.

## APPLICATION IN INSTRUMENTATION SYSTEMS

## FREQUENCY MONITORING

Small input frequency changes can be monitored more readily by using the programmable gain feature of models 451 and 453 to achieve greater signal sensitivity. In the application of model 451 illustrated in Figure 17, gain has been set to 0.1V/ Hz , resulting in a 100 Hz full scale frequency range. The output resolution for small changes occurring in the 60 Hz line frequency has been improved. An additional advantage of this approach is the reduced accuracy and stability requirements placed on the relay trip levels, set by the voltage levels at the comparators. A precision voltage reference supply is not required.
Since both models 451 and 453 tolerate input signals up to the supply levels, $\pm \mathrm{V}_{\mathbf{S}}$, costly input protection is eliminated in most applications.


Figure 17. Application of F/N Converter to Monitor 60 Hz Line Frequency

## APPLICATION IN DATA ACQUISITION SYSTEMS

## HIGH NOISE IMMUNITY TRANSMISSION

F/V converters are excellent companion products to V/F converters for use in low cost, two wire data transmission systems. As shown in Figure 18, this V/F/V approach utilizes the continuous self-clocking feature of the V/F converter thereby eliminating the need for costly additional twisted pair cable for external synchronization. Model 610 instrumentation amplifier amplifies the low level differential transducer signal to the 10 V full scale of models 450 and $45610 \mathrm{kHz} \mathrm{V} / \mathrm{F}$ converters. A differential line driver is used to drive a twisted pair cable through a noisy environment. A differential line receiver is used to drive model $45110 \mathrm{kHz} F / \mathrm{V}$ converter. The low cost of the V/F and $\mathrm{F} / \mathrm{V}$ converters in addition to the simple twisted pair cabling approach make it economical to use a V/F/V converter pair for each channel in a data acquisition system.


Figure 18. Application of F/V Converter in a Low Cost, High Noise Rejection Two-Wire Data Transmission System

## Synchro-Digital Converteps

## Contents

Page
Selection Guide ..... 12-2
General Information and Definitions of Devices ..... 12-4
BDM1615/1616/1617 Binary-to-BCD Modulo $360^{\circ}$ Converters ..... 12-5
DSC1705/1706 Digital-to-Synchro Converters (14/12 Bits) ..... 12-7
DTM1716/1717 Digital Vector Generators ..... 12-11
IDC1703 Inductosyn-to-Digital Converter ..... 12-15
SAC1763 Synchro/Resolver to Linear DC Converter ..... 12-17
SBCD1752/1753/1756/1757 Synchro-to-Digital (BCD) Converters ..... 12-21
SDC1604 16-Bit Synchro-to-Digital Converter ..... 12-25
SDC1700/1702/1704 Synchro-to-Digital Converters (Low Profile, 12/10/14 Bits) ..... 12-27
SDC1725/1726 Synchro-to-Digital Converters with 3-State-Latched Outputs ..... 12-33
SDC1741/1742• Synchro-to-Digital Converters (12-Bit Hybrid ICs) ..... 12-37
SPA1695 Synchro/Resolver Power Amplifier ..... 12-41
TSL1612 Processors for 2-Speed Synchro-to-Digital Conversion ..... 12-43-New product since 1979 Data Acquisition Products Catalog Supplement

## Selection Guide

## Synchro-Digital Converters

The products catalogued here are divided into four categories:

1. Synchro/Resolver/Inductosyn-to-Digital Converters
2. Digital-to-Synchro/Resolver Converters
3. Digital Processors
4. Miscellaneous

Devices are listed in order of decreasing resolution. Complete descriptions, specifications, and applications information can be found in the data sheets. General information can be found in the following pages. Specifications are typical at rated supply voltage and frequency, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, except where noted.
Extensive information on synchros, resolvers, inductosyns, and conversion to and from digital can be found in the new book, Synchro and Resolver Conversion, edited by Geoffrey Boyes, 1980, available from Analog Devices, at $\$ 11.50$.

## 1. SYNCHRO/RESOLVER/INDUCTOSYN-TO-DIGITAL CONVERTERS

| Models | Resolution $\dagger$ | Characteristics | Page |
| :---: | :---: | :---: | :---: |
| SDC1604 | 16 | Module, overall accuracy to $\pm 1$ arc-min (max error), tracking rate $360^{\circ} / \mathrm{s}$ ( 60 or 400 Hz ), type 2 servo, requires STM transformer module, described on data sheet | 12-25 |
| SDC1704 | 14 | Low-profile module, overall accuracy to $\pm 2$ arc-min $\pm 1$ LSB and tracking rate $12 \mathrm{rev} / \mathrm{s}$ @ 400 Hz , internal transformer | 12-27 |
| SBCD1753/1757 | 14(BCD) | Module, angular range $0^{\circ}$ to $359.9^{\circ}$, overall accuracy to within $\pm 0.2^{\circ} \max$ error, tracking rate $36 \mathrm{rev} / \mathrm{s}(400 \mathrm{~Hz})$, internal transformer, supply requirement, +5 V and $\pm 15 \mathrm{~V} /+15 \mathrm{~V}$ | 12-21 |
| SBCD1752/1756 | 13(BCD) + Sign | Module, angular range $-180^{\circ}$ to -0.10 and $+0.0^{\circ}$ to $+179.9^{\circ}$, same accuracy, tracking rate, and supply requirements as SBCD1753/1757 | 12-21 |
| SDC1700 | 12 | Low-profile modules, overall accuracy to $\pm 8.5$ arc-min (max error) and 5.3 arc-min resolution, internal transformer, 36 rps tracking rate $(400 \mathrm{~Hz})$ | 12-27 |
| SDC1725 | 12 | $0.35^{\prime \prime} \mathrm{H}$ modules, overall accuracy to $\pm 3.2 \mathrm{arc}-\mathrm{min} \pm 1 \mathrm{LSB}$ (max error), resolution $5.3 \mathrm{arc}-\mathrm{min}$, internal transformer, 36 rps tracking rate $(400 \mathrm{~Hz})$ | 12-33 |
| SDC1741/17420 | 12 | Hybrid IC's, accuracy to 10/3.2 arc-min $\pm 1$ LSB (max error), tracking rate $18 \mathrm{rps} \min (400 \mathrm{~Hz}$ or 2.6 kHz$)$, internal transformers | 12-37 |
| SDC1702 | 10 | Low-profile module, overall accuracy to $\pm 22$ arc-min (max error), resolution $21 \mathrm{arc}-\mathrm{min}$, tracking rate $36 \mathrm{rps}(400 \mathrm{~Hz})$, internal transformer | 12-27 |
| SDC1726 | 10 | $0.35^{\prime \prime} \mathrm{H}$ modules, overall accuracy to $\pm 22$ arc-min (max error), resolution 21 arc-min, tracking rate $36 \mathrm{rps}(400 \mathrm{~Hz})$, internal transformers | 12-33 |
| TSDC1608-1611 | 10 | Module, coarse synchro-to-digital converter and two-speed processor for binary coarse-fine systems, gear ratios 8:1/16:1/32:1/64:1 | * |
| IDC1703 | - | Module, Inductosyn-to-Digital Converter for measuring displacement and angle with Inductosyns, outputs serial up-down pulse for each $1 / \mathrm{N}$ of pitch, plus up-down pulse for each complete pitch. Resolution 1:3600, 1:4000, 1:4096, tracking rate 150 pitches/s | 12-25 |

## 2. DIGITAL TO SYNCHRO/RESOLVER/ANGLE CONVERTERS

| Models | Resolutiont | Characteristics | Page |
| :--- | :--- | :--- | :--- |
| DSC1705 | 14 | Module, overall accuracy to $\pm 4$ arc-min max error, 1.3 VA output, <br> low radius-vector variation (transformation ratio), $0.1 \%$ | $12-7$ |
| DTM1716 | 14 | Module, Digital Vector Generator, multiplies analog input by sin <br> and cos of digital angle to obtain R sin $\theta$ and $\mathrm{R} \cos \theta$ analog outputs, <br> radius accuracy to within $0.1 \%$, angular error less than 3 arc-min, resolu- <br> tion 1.3 arc-min | $12-11$ |

## 3. DIGITAL PROCESSORS

| Models | Resolution $\dagger$ | Characteristics | Page |
| :---: | :---: | :---: | :---: |
| TSL1612 | 19 | Module, Digital Processor for Two-Speed synchros and angle displays. | 12-43 |
|  |  | Accepts digital angle inputs from coarse and fine synchros and combines them to form a single 19 -bit word to represent high-resolution angular information. Handles 36:1, 18:1, 9:1 ratios. |  |
| BDM1617 | 16 | Module, accepts 16 -bit parallel binary input, gives out parallel BCD data in degrees (modulo $360^{\circ}$ ) and decimal fractions, $<0.005^{\circ}$ rounding error | 12-5 |
| BDM1615 | 14 | Module, accepts 14 -bit parallel binary input, gives out parallel BCD data in degrees (modulo $360^{\circ}$ ) and decimal fractions, $<0.02^{\circ}$ rounding error | 12-5 |
| BDM1616 | 14 | Module, accepts 14 -bit parallel binary input, gives out parallel BCD data in degrees (modulo $360^{\circ}$ ) and minutes, $<1$ arc-min rounding error | 12-5 |
| 4. MISCELLANEOUS |  |  |  |
| Model | Resolution $\dagger$ | Characteristics | Page |
| SAC1763 | 12 (linear resolution) | Synchro to Linear DC Converter: Converts angle information in synchro and resolver form to dc output voltage proportional to input angle; Internal microtransformers ( 50 Hz or 400 Hz ), 12 -bit resolution $\pm 11$ arc-min accuracy, $\pm 10 \mathrm{~V}$ output at $5 \mathrm{~mA},<5 \mathrm{mV}$ p-p output ripple, tracking conversion loop$13,000^{\circ} / \mathrm{s}, \mathrm{d} \theta / \mathrm{dt}$ output. | 12-17 |
| SPA1695 |  | Synchro/Resolver Power Amplifier, 5VA output, indefinite short-circuit protection, metal case as heatsink, no derating in operation to $105^{\circ} \mathrm{C}$, 50 to 400 Hz operation. Can be used with digital vector generators (DTM1716/1717) to drive control transformers. | 12-41 |

$\dagger$ Word length in bits (angular binary, unless noted otherwise)

- New product since 1979 Data Acquisition Products Catalog Supplement
*Data sheet available upon request.


# Orientation 

## Synchro-Digital Converters

These products constitute a complete line of devices for the digital measurement and control of angular and linear displacements by means of synchros, resolvers, and Inductosyns. In addition to modules that perform the appropriate conversions, the line also includes modules that perform purely algebraic or logical functions; in some cases, solid-state circuitry emulates the functions of electromechanical devices.

The range of synchro processing modules now available covers a wide area of application. They are widely used in military and radar applications, but there are additional fields in which they could be used to advantage because of the proven ruggedness and high precision of the electromechanical hardware, their standardized specifications, and their low cost. They have a number of advantages over potentiometers and optical systems.
In this introductory section, there will be provided a brief set of device definitions. Detailed data and applications information is given in the data sheets. For a complete introduction to synchro/digital conversion, Analog Devices has available a 208page book, Synchro and Resolver Conversion, edited by G. Boyes (1980), \$11.50.
In this section, and in much of the text, the word "Synchro" appears frequently. In many cases, the word "Resolver" could be used in its place. The modules make use of angular data in resolver form; if the input data is in three-wire synchro form, transformers in "Scott T" configuration convert it to resolver form; analog outputs are available in both forms. There are a number of voltage and frequency options.

## REPRESENTATION OF ANGLES IN DIGITAL FORM

## Binary

The most commonly used method of representing angles in digital form is simple natural binary weighting, where the mostsignificant bit (MSB) represents $180^{\circ}$, the next represents $90^{\circ}$, etc. The table shows the bit weights in degrees, degrees-andminutes, and radians for this coding method.

## BCD

When angular measures have to be displayed in visual form, BCD coding is used, through the use of binary-to-BCD converters, such as the BDM1615, which provides the necessary scaling and conversion, e.g., from $10100000000000\left(180^{\circ}\right.$ $+45^{\circ}$ ) to 1000100101.0000000 (or $225.00^{\circ}$ ).

## TYPICAL S/D/S DEVICES

Binary-to-Binary-Coded-Digital Converter (BDM1615/16/17)
A device that accepts angular data in binary form and converts it to BCD form, with fractional degrees in decimal fractions of $1^{\circ}(1615,1617)$ or minutes and seconds (1616). The BCD output is modulo $360^{\circ}$.

| Bit No. | Degrees | Degrees, minutes |  | Radians |
| :---: | :---: | ---: | :--- | :---: |
| 1 | 180 | 180 | 0 | 3.141593 |
| 2 | 90 | 90 | 0 | 1.570796 |
| 3 | 45 | 45 | 0 | 0.785398 |
| 4 | 22.5 | 22 | 30 | 0.392699 |
| 5 | 11.25 | 11 | 15 | 0.196349 |
| 6 | 5.625 | 5 | 37.5 | 0.098175 |
| 7 | 2.8125 | 2 | 48.75 | 0.049087 |
| 8 | 1.40625 | 1 | 24.38 | 0.024544 |
| 9 | 0.70312 | 0 | 42.19 | 0.012272 |
| 10 | 0.35156 | 0 | 21.09 | 0.006136 |
| 11 | 0.17578 | 0 | 10.55 | 0.003068 |
| 12 | 0.08789 | 0 | 5.27 | 0.001534 |
| 13 | 0.04395 | 0 | 2.64 | 0.000767 |
| 14 | 0.02197 | 0 | 1.32 | 0.000383 |
| 15 | 0.01099 | 0 | 0.66 | 0.000192 |
| 16 | 0.00549 | 0 | 0.33 | 0.000096 |

Digital-to-Synchro Converters (DSC1705/06)
Devices that accept parallel binary digital inputs (14 or 12 bits) and an ac reference signal, and provide outputs in 3-wire synchro form.
Inductosyn-to-Digital Converter (IDC1703)
A device that produces a digital output capable of resolving (to 12 bits) intermediate distances within a single track-pitch of a Farrand linear-Inductosyn stator in displacement- and angle-measuring Inductosyn systems. The moving element is used as though it were a resolver input.

## Synchro-to-Digital Converter

A device that accepts either 3-wire synchro- or 4-wire resolver inputs, together with a 2 -wire ac reference, and outputs angular binary data in a continuously tracking mode, employing a Type 2 servo loop. The inputs may be from either remote synchros or from electrically simulated synchros (e.g., DSC's).

Digital Converters and Processors for Two-Speed Synchros (TSL1612 and TSDC1608/09/10/11)
A two-speed processor takes as inputs two sets of digital information, representing the angles from coarse and fine synchros, and combines them to produce a single 19 -bit word representing the actual angle of the "coarse" shaft. The TSL consists of the processing logic alone-it can be used with a pair of SDC's, which provide the two sets of digital information. The TSDC contains the coarse 10 -bit SDC, along with the two-speed processing logic.

FEATURES
Binary Angle to Modulo $360^{\circ}$ BCD Output
Rounding Errors $<0.005^{\circ}$
All TTL Levels
Fast Parallel Operation


Two of the main applications for the BDMs are depicted in Figures 1 and 2. Figure 1 shows the BDM being used to convert the binary angular information from a synchro to digital converter into a suitable form for driving the visual display decoder and Figure 2 shows the BDM connected to the binary output from a computer to give a digital display.


Figure 1.


Figure 2.

| MODEL | BDM 1615 | BDM 1616 | BDM 1617 |
| :---: | :---: | :---: | :---: |
| Input | 14-Bits Natural Binary at TTL Levels | * | 16-Bits Natural Binary at TTL Levels |
| Fan In | 5 TTL Loads | * | * |
| Output | Modulo $360^{\circ}$ and BCD Fraction-0.01, 0.02, 0.04, $0.08,0.1,0.2,0.4,0.8^{\circ}$. | Modulo $360^{\circ}$ and Minutes Coded-40', $20^{\prime}$, $10^{\prime}, 8^{\prime}, 4^{\prime}, 2^{\prime}, 1^{\prime}$. | * |
| Fan Out | 2TTL Loads | * | * |
| Mode of Operation | Parallel In, Parallel Out | * | * |
| Speed of Operation | $<0.5 \mu \mathrm{~s}$ | * | * |
| Rounding Errors | $0.02{ }^{\circ}$ | 1 arc minute | $0.005^{\circ}$ |
| Supply Voltage | $5.0 \mathrm{~V} \pm 5 \%$ | * | * |
| Supply Current | 350 mA | * | 700 mA |
| Power | 1.75 watts | * | 3.5 watts |
| Operating Temperature | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -50^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | * | * |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * | ${ }^{*}$ |
| Size | $\begin{aligned} & 4^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime} \\ & 102 \mathrm{~mm} \times 51 \mathrm{~mm} \times 10 \mathrm{~mm} \end{aligned}$ | * | $\begin{aligned} & 3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.8^{\prime \prime} \\ & 79 \mathrm{~mm} \times 67 \mathrm{~mm} \times 20 \mathrm{~mm} \end{aligned}$ |
| Enable | - | - | (a) " 0 " $=$ Normal Operation <br> (a) " 1 " = LED Check |

*Same specification as BDM 1615
Specifications subject to change without notice.

## ORDERING INFORMATION

Each of the BDMs is available in either of two versions according to the required operating temperature range. The type number must be followed by a code defining the
required temperature range; the code is 500 for 0 to $+70^{\circ} \mathrm{C}$ and 600 for $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.
e.g., BDM 1616600 is for a temperature range of $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

PIN CONNECTIONS AND OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


BDM1615


BDM1617


BDM1616

MATING SOCKET: CAMBION 450-3388-01-03

## DSC1705 1706

FEATURES<br>Very Low Radius Vector Variation (Transformation Ratio) ( $\pm 0.1 \%$ )<br>High Accuracy ( $\pm 2$ arc-mins at $+25^{\circ} \mathrm{C}$ )<br>12- or 14-Bit Resolution<br>No 5 Volt Power Supply Required<br>MIL Spec/Hi Rel Versions Available<br>Internal 1.3VA Amplifiers<br>Internal Transformers ( 400 Hz Option)<br>No Trims or Adjustments Necessary<br>APPLICATIONS<br>Driving Control Transformers<br>Driving Torque Receivers (with External Amplifiers)<br>Servo Mechanisms<br>Retransmission Systems<br>Positional Control

## GENERALDESCRIPTION

The DSC1705 and DSC1706 are Digital to Synchro and Digital to Resolver converters capable of driving electromechanical loads of up to 1.3 VA .
They accept a 14 - or 12 -bit digital input representing angle and a reference voltage of either 60 Hz or 400 Hz , and produce a 3 wire or 4 wire output suitable for driving Synchros or Resolvers.

The 400 Hz converters contain internal 1.3 VA amplifiers as well as output and reference transformers.
The 60 Hz versions contain internal 1.3 VA amplifiers but require external output and reference transformers.

If it is necessary to drive a load requiring more than 1.3 VA , options for both the 400 Hz and 60 Hz converters are available allowing the use of external amplifiers and transformers.

## RADIUS VECTOR

One of the outstanding features of these converters is the almost negligible Radius Vector variation (Transformation Ratio).

On many Digital to Synchro Converters presently available, the individual sine and cosine outputs produced do not follow the exact sine and cosine laws, and depending upon angle can vary up to $\pm 7 \%$. This is not always important as the ratio of the sine to the cosine, i.e., the tangent, is always correct to the specified accuracy of the converter. There are cases however, when driving torque receivers and certain servo control loops when this variation is unacceptable.

The design of the DSC1705 and DSC1 706 bas reduced this variation to less tban $\pm 0.1 \%$. This means that when the converters are used in closed loop servo systems, the gain of the closed loop is independent of the digital input angle, thus making reference correction unnecessary.


## MODELS AVAILABLE

The two Digital to Synchro/Resolver converters described in this data sheet differ primarily in the areas of resolution and accuracy as follows:-
Model DSC1705XYZ is a 14-bit converter with an overall accuracy of $\pm 4$ arc-minutes.
Model DSC1706XYZ is a 12 -bit converter with an overall accuracy of $\pm 8$ arc-minutes.
The XYZ option code defines the option thus: (X) signifies the operating temperature range, $(Y)$ signifies the reference frequency, $(Z)$ signifies the output and the reference voltages, whether the output is in Synchro or Resolver format and whether external transformers are required.


## FUNCTIONAL DIAGRAM, DSC1705 and DSC1706

The principle of operation of the converters described in this data sheet is shown in the diagram above.

| Model | DSC1705 | DSC1706 |
| :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ | $\pm 4$ arc-minutes | $\pm 8$ arc-minutes |
| RESOLUTION | 14 Bits ( $1 \mathrm{LSB}=1.3 \mathrm{arc}$-minutes) | 12 Bits ( $1 \mathrm{LSB}=5.3$ arc-minutes) |
| INPUT CODE | 14-Bits Natural Parallel Binary with MSB $=180^{\circ}$ | 12-Bits Natural Parallel Binary with MSB $=180^{\circ}$ |
| REFERENCE VOLTAGE INPUT <br> With Internal Transformers |  |  |
|  |  |  |
| Low Level | 26 V rms | * |
| High Level | 115 V rms | * |
| External Transformer Options ${ }^{2}$ | 4 V rms | * |
| REFERENCE FREQUENCY | 60 Hz or 400 Hz | * |
| REFERENCE INPUT IMPEDANCE |  |  |
| With Internal Transformers |  |  |
| Low Level | 20k $\Omega$ | * |
| - High Level | $200 \mathrm{k} \Omega$ | * |
| External Transformer Options ${ }^{2}$ | $10 \mathrm{k} \Omega$ | * |
| DIGITAL INPUT (TTL COMPATIBLE) | 1TTL Load | * |
| OUTPUT VOLTAGE AND FORMAT |  |  |
| With Internal Transformers |  |  |
| Low Level | 11.8 V rms Line-to-Line Synchro |  |
|  | or Resolver | * |
| High Level | 90 V rms Line-to-Line Synchro |  |
|  | or Resolver | * |
| External Transformer Options ${ }^{3}$ | 7 V rms Sine and Cosine | * |
| LOAD CAPABILITY | 1.3 VA | * |
| SHORT CIRCUIT PROTECTION | Continuous for 5 minutes | * |
| OUTPUT SETTLING TIME ${ }^{4}$ | $50 \mu \mathrm{~s}$ for $180^{\circ}$ Step | * |
| RADIUS VECTOR VARIATION (Transformation Ratio) | $\pm 0.1 \%$ max Sine and Cosine | * |
| INTERNAL TRANSFORMER ISOLATION | 500 V dc | * |
| POWER SUPPLIES |  |  |
| Voltage | $\pm 15 \mathrm{~V}$ dc $\pm 5 \%$ | * |
| Current |  |  |
| (a) No Load | 95 mA per Line | * |
| (b) Full Load Mean | 225 mA per Line | * |
| WARM-UP TIME | 1 sec to Full Accuracy | * |
| OPERATING TEMPERATURE RANGE | $\begin{array}{ll} \hline 0 \text { to }+70^{\circ} \mathrm{C} & \text { Standard } \\ -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { Extended } \\ \hline \end{array}$ | * |
| STORAGE TEMPERATURE RANGE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| SIZE | $\begin{aligned} & 3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.8^{\prime \prime} \\ & (79.4 \mathrm{~mm} \times 66.7 \mathrm{~mm} \times 20.3 \mathrm{~mm}) \end{aligned}$ | * |
| WEIGHT | 8 ounces ( 224 grams) max | * |
| MEAN TIME BETWEEN FAILURES (MTBF) CALCULATED ${ }^{5}$ | 150,000 Hours | * |

## NOTES

${ }^{1}$ Accuracy applies over the full operating temperature range of the option and for:
(a) $\pm 10 \%$ reference frequency and amplitude variation.
(b) $10 \%$ harmonic distortion on the reference.
(c) $\pm 5 \%$ power supply variation.
(d) Any balanced load from no load to full load.
${ }^{2}$ Refers to input to converter and not to external transformers.
${ }^{3}$ Refers to output from internal converter amplifiers and not from external transformers.
${ }^{4}$ Dependent upon option and load conditions.
${ }^{5}$ With MIL-STD-883B components.
Specifications subject to change without notice.

## CONNECTING THE CONVERTER

400 Hz options. All these converters contain internal output and reference transformers.

The digital input should be connected to pins " 1 " through " 12 " on the DSC1706 and pins " 1 " through " 14 " on the DSC1705, noting that pin " 1 " is the Most Significant Bit (MSB).
"S1", "S2" and "S3" should be connected to the appropriate inputs on the synchro being driven. (" S 4 " is used also when connection is made to a resolver).

The reference should be connected to " $\mathrm{R}_{\mathrm{Hi}}$ " and " $\mathrm{R}_{\mathrm{Lo}}$ " ensuring that the phase is correct.
"GND" is the common for both power supplies and digital inputs.
60 Hz Options. For 60 Hz operation, an external transformer, STM1679 is required.

The power supplies and digital input should be connected as for the 400 Hz version.

The STM1679 transformer should have its pins "SIN", "COS" and " V " connected to the equivalent pins on the converter. The "GND(SIG)" and "GND(REF)" should both be connected to "GND" on the converter.
The outputs to the load should be taken from "S1", "S2" and "S3" on the STM1679 transformer ("S4" also in the case of a resolver).

The reference input should be made to " $\mathrm{R}_{\mathrm{Hi}}$ " and " $\mathrm{R}_{\mathrm{Lo}}$ " on the STM1679.


60 Hz Connection to a Control Transformer
(Diagram Shows Bottom View of Modules)

## OPERATION WITH EXTERNAL AMPLIFIERS OR

 TRANSFORMER OTHER THAN STM1679For certain applications, the power output required by the load will be greater than the 1.3 VA supplied by the internal amplifiers. Thus external amplifiers and transformers will be needed. Products offered to fulfull this requirement are:

```
SPA1695 - Dual 5VA Amplifier
STM1696 - 5VA output and reference transformers (400Hz)
STM1697-5VA output and reference transformers (60Hz)
```

If you have a requirement for such products please request the data sheet.

## CONVERTER OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM <br> Dimensions shown in inches and (mm).



NOTE
DIAGRAMS ABOVE SHOW DSC1705
OSC 1706 DOES NOT HAVE PINS " 13 " AND " 14 "

## MATING SOCKET: CAMBION 450-3388-01-03

TRANSFORMER (STM1679) OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM

Dimensions shown in inches and (mm).


Bit Number

```
1 (MSB)
```

2
3
4
5
6
7
8
9
10
11
12 (LSB for DSC1706)
13
14 (LSB for DSC1705)

Weight in Degrees
180.0000
90.0000
45.0000
22.5000
11.2500
5.6250
2.8125
1.4063
0.7031
0.3516
0.1758
0.0879
0.0439
0.0220

## LOADING THE DSC's WITH

CONTROL TRANSFORMERS (CT's)
The most common device to be driven by Digital to Synchro converters is the control transformer (CT)
The minimum power required to drive a CT can be expressed as:

$$
(\mathrm{VA})=\frac{\mathrm{V}^{2}}{\left|\mathrm{Z}_{\mathrm{so}}\right|} \cdot \frac{3}{4}
$$

where V is the line to line voltage and $\mathrm{Z}_{\mathrm{so}}$ is the impedance between one input terminal and the other two shorted together with the rotor open circuit. ( $Z_{s o}=R_{s o}+j X_{s o}$ )
For example, if a CT has a $\mathrm{Z}_{\mathrm{so}}$ of $700+\mathrm{j} 4900$ and a line to line voltage of 90 volts, then:

$$
\begin{aligned}
\left|\mathrm{Z}_{\mathrm{so}}\right| & =\sqrt{700^{2}+4900^{2}}=4950 \mathrm{Ohms} \\
\text { and }(\mathrm{VA}) & =\frac{90^{2}}{4950} \cdot \frac{3}{4}=1.23 \mathrm{VA}
\end{aligned}
$$

## TUNING CT LOADS

The load can be reduced by tuning the output with 3 capacitors as shown below.


Capacitor Connection for Tuning CT's
$C$ should be equal to:

$$
\frac{X_{s o}}{2 \omega\left(\mathrm{R}_{\mathrm{so}}^{2}+\mathrm{X}_{\mathrm{so}}^{2}\right)}
$$

The power required after tuning will be:

$$
\text { (VA) untuned } x \frac{R_{\text {so }}}{Z_{\text {so }}}
$$

Therefore in the above example the capacitor value should be:

$$
\frac{4900}{2 \times 2 \pi \times 400\left(245 \times 10^{5}\right)}=40 \mathrm{nF}
$$

and the power required after tuning will be:

$$
1.23 \times \frac{700}{4950}=0.17 \mathrm{VA}
$$

Note allowance should always be made for tolerances in the CT windings, capacitors and frequency.

## PRACTICAL CONSIDERATIONS OF TUNING CT LOADS

1. The capacitors used need not be of high tolerance, $20 \%$ is sufficient.
2. Three capacitors must be used, one across S1 and S2, one across S1 and S3 and one across S2 and S3.
3. Voltage working and type of capacitors should be as follows:

### 11.8V Line-to-Line options:

15 Volt ac working or greater, non-polarized tantalum type.

## 90 V Line-to-Line options:

100 Volt ac working or greater, for example, low K ceramic types.
4. For tuning Resolver loads, two capacitors only are required, one connected between S1 and S3 and the other connected between S2 and S4.

## CONTROL DIFFERENTIAL TRANSMITTERS (CDX's)

The loading on a DSC of these devices can be considered in a similar way to that of CT's. However becasue a CT normally follows a CDX, the effective Z will need to be calculated. This value will normally be between $66 \%$ and $80 \%$ of the $\mathrm{Z}_{\text {so }}$ quoted for the CDX.

## TORQUE RECEIVERS (TR's)

Torque receivers are more difficult devices to drive than CT's and CDX's, and in general external amplifiers and transformers will be necessary. However, because of the lack of radius vector variation, the DSC1705 and DSC1706 are far more suited to driving TR's than converters with a variation of $\pm 7 \%$.
For a deviation of an angle $\theta$, the drive current required will be:

$$
\frac{2 \cdot \mathrm{~V} \cdot \sin \frac{\theta}{2}}{\left|\mathrm{Z}_{\mathrm{ss}}\right|}
$$

Points to be observed are:
(a) The TR should not be allowed to lock up.
(b) A phase lead equal to that specified for the TR should be introduced into the reference input to the DSC.
(c) The reference should always be present on the TR and the converter.
(d) The DSC output voltage should be matched exactly to the voltage requirements of the TR.

## CAUTIONS

(a) Do not connect a 115 V reference to a 26 V converter.
(b) Do not reverse the power supplies.
(c) Do not connect the reference to any other pins except " $\mathrm{R}_{\mathrm{Hi}}$ " and " $\mathrm{R}_{\mathrm{Lo}}$ ".

## ORDERING INFORMATION

When ordering, the converter part numbers should be suffixed by an option code in order to fully define the item. All standard options and their appropriate option codes are listed below.

| Part Number ${ }^{1}$ | Resolution | Operating Temp. Range | Line-to-Line Output Voltage and Format | Reference Voltage | Reference <br> Frequency |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DSC1705511 | 14 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 11.8V Synchro | 26V | 400 Hz |
| DSC1705512 | 14 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 400 Hz |
| DSC1705611 | 14 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8V Synchro | 26V | 400 Hz |
| DSC1705612 | 14 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 400 Hz |
| DRC1705518 | 14 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 11.8V Resolver | 26V | 400 Hz |
| DRC1705618 | 14 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8V Resolver | 26V | 400 Hz |
| DSC1705507 and STM1679522 | 14 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 60 Hz |
| DSC1705607 and STM1679622 | 14 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 60 Hz |

Note: 1. For 12-bit resolution, substitute DSC1706 in place of DSC1705 in the above.
2. For options not shown above, consult the factory.

# Digital Vector Generator 

## FEATURES

Accurate Sine, Cosine Multiplication 14-Bit Resolution<br>3 Arc-Minutes Accuracy<br>0.1\% Radius Accuracy<br>Low Profile (0.4")<br>Maximum Frequency to Full Accuracy $2.5 \mathbf{k H z}$<br>Low Feedthrough

APPLICATIONS
Digital to Synchro Conversion
Displays
Axis Rotation
Simulators
Numerical Control
Prediction
Vector Resolution
Spectrum Analysis
Ultra Low Frequency Oscillators

## GENERAL DESCRIPTION

The DTM1716 and DTM1717 are computing converters which have a digital angle input in natural binary form and a bipolar analog input $V_{i}(\mathrm{t})$. There are two analog outputs $\mathrm{V}_{01}(\mathrm{t})$ and $V_{02}(t)$, the outputs are related to the inputs by;

$$
\mathrm{V}_{01}(\mathrm{t})=\mathrm{V}_{i}(\mathrm{t}) \sin \phi(\mathrm{t}) \quad \mathrm{V}_{02}(\mathrm{t})=\mathrm{V}_{i}(\mathrm{t}) \cos \phi(\mathrm{t})
$$

where $\phi$ is the digital angular input. $\phi$ ranges from 0 to $360^{\circ}$. The analog input has a range of $\pm 10 \mathrm{~V}$; the analog output has a range of $\pm 10 \mathrm{~V}$.

The digital input has a resolution of 14 bits for the DTM1716 and 12 bits for the DTM1717. The modules are powered from $\pm 15 \mathrm{~V}$ supply lines.

If the output voltages are regarded as the components of a vector, the radius accuracy is better than $0.1 \%$ and the angular inaccuracy is less than 3 arc minutes for the DTM1716.
A block diagram of the DTM1716 is shown in Figure 1.
Particular attention has been paid in the design to achieve high accuracy in the sine and cosine generation so that they may be used separately as accurate functions.


Figure 1. Diagram of DTM1716


Two models are available each with two options as shown below. DTM1716500 has 14-bit digital input resolution and a 0 to $+70^{\circ} \mathrm{C}$ operating temperature range.
DTM1716600 has 14 -bit digital input resolution and a $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ operating temperature range.
DTM1717500 has a 12 -bit digital input resolution and a 0 to $+70^{\circ} \mathrm{C}$ operating temperature range.
DTM1717600 has a 12 -bit digital input resolution and $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ operating temperature range.

## OPERATION

The operation of the DTM1716 is straightforward, being powered from $\pm 15 \mathrm{~V}$ lines relative to the common pin. No damage is caused by either the +15 V or -15 V being disconnected but they must not be reversed. The analog input is protected against a short circuit to either power line. The output is short circuit proof and can be connected to either power line without damage. The digital inputs are standard TTL levels. The module dimensions and pin out are shown in Figure 2.


MATING SOCKET: CAMBION 450-3388-01-03

| MODELS | DTM1716 | DTM1717 |
| :---: | :---: | :---: |
| DIGITAL ANGULAR RESOLUTION | 14 bits ( 1 LSB $=1.3$ arc-mins) | 12 bits ( $1 \mathrm{LSB}=5.3$ arc-mins) |
| FULL SCALE OUTPUT | $\pm 10 \mathrm{~V}$ | * |
| SCALING ACCURACY | 0.1\% FSR | * |
| FULL SCALE INPUT | $\pm 10 \mathrm{~V}$ | * |
| SCALE TEMPCO | $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR | * |
| ZERO OFFSET | 2.5 mV | * |
| OFFSET DRIFT | $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | * |
| AC ACCURACY <br> Analog Step Response (10V Step) | $\begin{aligned} & 40 \mu \mathrm{~s} \\ & \text { (to } 0.1 \% \text { ) } \end{aligned}$ | * |
| MAX SLEW RATE | $0.5 \mathrm{~V} / \mu \mathrm{s}$ | * |
| FULL POWER OUTPUT | 8 kHz | * |
| FEEDTHROUGH | $<1 \mathrm{mV}$ at 400 Hz | * |
| ANALOG INPUT IMPEDANCE | $10 \mathrm{k} \Omega$ | * |
| ANALOG OUTPUT IMPEDANCE | $100 \mathrm{~m} \Omega$ | * |
| OUTPUT LOAD | $2 \mathrm{k} \Omega$ | * |
| OUTPUT PROTECTION | Short circuit proof | * |
| DIGITAL INPUT | 14-bit natural parallel binary, 1TTL Load | 12-bit natural parallel binary, 1TTL Load |
| RESPONSE TO DIGITAL STEP ( $90^{\circ}$ ) (FS Analog Input) | $40 \mu \mathrm{~s}$ to $0.1 \%$ of final value | * |
| VECTOR ACCURACY ${ }^{1}$ |  |  |
| Radius Error | 0.1\% FSR | * ! |
| Angular Error | $\pm 3$ arc-mins | * |
| POWER SUPPLY REJECTION | 80 dB | * |
| POWER SUPPLIES | $\begin{aligned} & +15 \mathrm{~V} @ 50 \mathrm{~mA} \max \\ & -15 \mathrm{~V} @ 40 \mathrm{~mA} \max \end{aligned}$ |  |
| TEMPERATURE RANGE <br> Operating <br> Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \text { Standard } \\ & \text { or }-55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { extended } \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | * |
| DIMENSIONS | $\begin{aligned} & 3.125 \times 2.625 \times 0.4^{\prime \prime} \\ & 79.4 \times 66.7 \times 10.2 \mathrm{~mm} \\ & \hline \end{aligned}$ | * |
| WEIGHT | 3 oz (85 grams) | * |

## NOTES

*Specification same as DTM1 716.
${ }^{1}$ See Figure 4.
Specifications subject to change without notice.

## Applying the 074 1716/1711 Series

## APPLICATIONS OF THE DTM1716

Figure 3 shows how the DTM1716 can be used in radars and radar simulators for modulating display sawtooth generators using signals derived from a synchro transmitter on the antenna and a Synchro to Digital converter. The synchro signal representing the antenna angle is converted to a 14 -bit natural binary representation by the Synchro to Digital converter SDC1704. The digital angle is applied to the digital input of the DTM1716. A dc voltage is applied to the DTM1716 analog input which controls the radius of the displayed raster. The output voltages are used to provide the X and Y time base currents. The switches across the capacitors are opened on the leading edge of the transmission pulse and closed after a time interval determined by the range.


Figure 3. PPI Waveform Generation Using the DTM1716

## - AXIS ROTATION

Figure 4 shows how two DTM1716's may be used to compute the new two dimensional coordinates of a point relative to a rotated set of axes. The input voltage $\mathrm{X}_{1}$ and $\mathrm{Y}_{1}$ are proportional to the coordinates of a point in the XY plane. If a digital angle $\phi$ is applied to the DTM1716's, the output voltages $X_{2}$ and $Y_{2}$ correspond to the $X$ and $Y$ coordinates of the point relative to a set of axes rotated through the angle $\phi$. The systems can be extended to three dimensions.

The arrangement as shown in Figure 4 may also be used to obtain the new coordinates of a point which is rotated through the angle in the same coordinate set. This scheme provides a low cost, accurate and compact solution to transformation problems.


THE EQUATIONS ARE: $X_{2}=X_{1} \cos \phi+Y_{1} \sin \phi$
$Y_{2}=Y_{1} \cos \phi-X_{1} \sin \phi$

Figure 4. Axis Rotation in Two Dimensions Using the DTM1716

## SYNCHRO TO INVARIANT SINE/COSINE

In many engineering applications it is required to obtain voltages proportional to the sine and cosine of an angular movement and to be able to scale the voltages electrically. Figure 5 shows how a Synchro to Digital converter and the DTM1716 may be used for this purpose. The advantage of this scheme is that the coefficients of sine and cosine are electrically scalable by means of the bipolar voltage $\mathrm{V}_{i}$, saving memory space, multipliers, power and space.


Figure 5. Synchro to Invariant Sine/Cosine Using the SDC1704 and DTM1716

## POWER SPECTRUM ANALYSIS

Figure 6 shows a less usual application of the DTM1716 in the spectrum analysis of low frequency signals. This has the advantage of providing almost infinite resolution at extremely low relative cost.
A simple method of obtaining the power in the frequency interval $f \pm \Delta f$ is shown in Figure 6.
The input waveform from which the power spectrum is required is $\mathrm{g}(\mathrm{t})$. Multiplication of this waveform by $\operatorname{Sin} 2 \pi \mathrm{ft}$ causes the energy in the waveform between $f-\Delta f$ and $f+\Delta f$ to be shifted to lie between $-\Delta f$ and $f+\Delta f$. The low pass filter passes this voltage waveform to the square law devices to produce an output proportional to the power. Two channels, sine and cosine, are used for the case where $g(t)$ may contain a periodic component. If for example there is a line in the power spectrum, without the use of the two channels the output at that frequency would depend upon its phase. The use of both sine and cosine multiplication avoids this problem.


[^61]Figure 6. The Use of the DTM 1716 to Obtain the Power Frequency Spectrum of $g(t)$

## PHASE MODULATION

The DTM1717 can be used for low frequency phase modulation of subcarriers. Figure 7 shows the method which uses two DTM1717's and an ADC. Frequency modulation can be obtained if the amplitude of the signal is made to be inversely proportional to its frequency. This can be accomplished by inserting an integrator in series with the modulation input. Similar techniques can be used for very low frequency synthesis.


Figure 7. Phase Modulation Using 2 DTM1717's

## ORDERING INFORMATION

There are only two options for each of the DTM1716 and DTM1717: They are the commercial or extended temperature ranges. The appropriate designations are as follows:
DTM1716500 (14 bits) 0 to $+70^{\circ} \mathrm{C}$
DTM1716600 (14 bits) $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
DTM1717500 ( 12 bits) 0 to $+70^{\circ} \mathrm{C}$
DTM1717600 (12 bits) $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$

## OTHER PRODUCTS

Many modules concerned with the conversion of synchro data
are manufactured by us, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.

## SYNCHRO TO DIGITAL CONVERTERS

The SDC1700 is a low profile ( $0.4^{\prime \prime}$ ) converter with a 12 -bit natural binary output. Its overall accuracy is $\pm 8.5$ arc-minutes, and the module contains internal transformers for all reference frequency options including 60 Hz .
The SDC1702 is similar to the new SDC1700 but has a 10 -bit natural binary output and an overall accuracy of +22 arcminutes.
The SDC1704 is similar to the above two converters, but has a 14 -bit natural binary output and an overall accuracy of $\pm 2.0$ arc-minutes $\pm 1$ LSB.
The SBCD1752/1753/1756 and 1757 are Synchro to Digital converters based on the SDC1700 which give an output in BCD format.

## DIGITAL TO SYNCHRO CONVERTERS

Resolutions of between 10 and 14 bits are available as well as the DSC1710 which is a one card, 1 channel, two speed DSC system containing its own 20VA power amplifiers.

## TWO SPEED PROCESSORS

The TSL1612 combines the digital outputs of the two Synchro to Digital converters in a two speed system in order to produce a single digital word representing the input angle. It is available for any ratio between 2:1 and 36:1.

# Inductosyn to Digital Converter 

FEATURES<br>Low Cost<br>3600, 4000 or 4096 Pulses Per Period<br>150 Revolutions Per Second Tracking<br>Low Profile $0.4^{\prime \prime}$ ( 10.2 mm )<br>Velocity Voltage Output<br>12-Bit Resolution

## DESCRIPTION

The inductosyn* converter type IDC 1703 has been specially designed for use with displacement and angle measuring inductosyn systems. It gives out serial up down pulses corresponding to $1 / \mathrm{N}$ of the inductosyn pitch together with "up down" pulses for each complete pitch.
The IDC 1703 takes as inputs amplified signals from the inductosyn slider; the input voltages should be 2.5 V rms maximum. The inductosyn is used as though it were a resolver transmitter. A diagram showing the method of application is shown opposite, below. It is formed from two basic parts i.e., a fixed scale and a slider. The fixed scale is energized from a current source, typical currents will be from 100 to 500 mA at frequencies between 2 and 10 kHz . The slider which has two displaced tracks is transformer coupled to the fixed track. The voltage induced in the two slider tracks must be amplified; the gain of the amplifiers should be equal and sufficient to produce voltages of 2.5 V maximum for the IDC 1703.

## SIGN CONVENTION

The three inputs to the converter i.e., Sine, Cosine and Reference have a common input terminal, "ground". The connection arrangement is such that if a period of track is regarded as a revolution of $360^{\circ}$, then: - the sine input, cosine input, and reference signal waveforms must all be in time phase in the first $90^{\circ}$.

## SYSTEM PHASE SHIFTS

The converter has been designed to work with the reference signal and the data signals either in phase (or out of phase according to angle).

With an inductosyn the $L / R$ ratio is so low that the output voltages on the slider are not in phase with the voltage or current of the scale. For this reason it is necessary for the user *Farrand Inc. Trade Mark

to either phase shift the drive to the scale relative to the reference source or to phase shift the reference phase fed to the converter relative to the source. The phase shift required will be nearly $90^{\circ}$ when lower carrier frequencies are used, and for higher frequencies will be dependent upon the value of $\mathrm{Tan}^{-1} \mathrm{X} / \mathrm{R}$ of the scale.

The block marked "phase shift" in the figure is probably the most suitable place. A phase lead circuit giving a few degrees less than 90 will be required.


Functional Diagram of the IDC 1703 Tracking Converter


The Inductosyn Used Simulating a Resolver Control TX

| FREQUENCY | 5 kHz (Nominal) |
| :---: | :---: |
| ACCURACY - | $\pm 9$ arc-minutes (Note 1) |
| RESOLUTION | 1 Part in 3600 or 4000 or $4096(\mathrm{~N})$. |
| OUTPUTS (Incremental) | Serial $0.2 \mu \mathrm{~s}$ to $0.8 \mu \mathrm{~s}$ Negative Pulses at TTL Levels for Up Down Counts; Each Count Corresponding to $1 / 4000$ of the Pitch. |
| OUTPUTS (Complete Pitches) | $0.2 \mu \mathrm{~s}$ to $0.8 \mu \mathrm{~s}$ Negative Pulses at TTL Levels (MSB carry, borrow). These Pulses Occur at Every Complete Pitch of the Inductosyn; They Facilitate Datum Setting. |
| OUTPUT L'OADING | 1 Low Level TTL Load |
| TRACKING RATE | 150 Revolutions Per Second (Pitches/Sec). |
| ACCELERATION | 250 Revolutions Per Second Per Second (Pitches/Sec ${ }^{2}$ ) (1LSB Error) |
| SIGNAL INPUTS | Resolver Form 2.5 V rms |
| INPUT IMPEDANCE (Signal) | $3.33 \mathrm{k} \Omega$ |
| REFERENCE INPUT | 2.5 V rms |
| REFERENCE INPUT IMPEDANCE | $10 \mathrm{k} \Omega$ |
| SIGNAL AND REFERENCE DATUM | With Respect to Power Supply, Common |
| VELOCITY VOLTAGE | $\pm 10 \mathrm{~V}$ for $\pm 150$ Revolutions Per Second |
| POWER SUPPLIES | $\begin{aligned} & +15 \mathrm{~V} @ 25 \mathrm{~mA} \\ & +5 \mathrm{~V} @ 70 \mathrm{~mA} \\ & -15 \mathrm{~V} @ 25 \mathrm{~mA} \end{aligned}$ |
| POWER DISSIPATION <br> (Maximum) | 1.1 Watts |
| TEMPERATURE RANGE | 0 to $+70^{\circ} \mathrm{C}$ |
| WARM UP | $<1 \mathrm{sec}$ |
| DIMENSIONS | $\begin{aligned} & 3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.40^{\prime \prime} \\ & (79.3 \mathrm{~mm} \times 66.6 \mathrm{~mm} \times 10.2 \mathrm{~mm}) \end{aligned}$ |

## NOTE 1 Accuracy applies for:

$\pm 10 \%$ reference and signal amplitude variation, $10 \%$
reference and signal distortion.
$+5 \%$ power line variation
Accuracy includes quantization errors.
Specifications subject to change without notice.
PINS AND THEIR FUNCTIONS
Electrical connections to the IDC 1703 is made by means of $0.040 \pm 0.001^{\prime \prime}$ diameter hard gold plated brass pins of length $0.20^{\prime \prime}$ ( $1.02 \mathrm{~mm} \pm 0.025 \mathrm{~mm}$ dia. 5 mm in length). The module is usually plugged into sockets in the printed circuit board. For environmental conditions of high vibration the pins may be soldered directly into the printed circuit board. The pin designations and their function is as follows:

VEL This pin provides an analog voltage proportional to velocity of $\pm 10 \mathrm{~V}$ for $\pm 150$ revolutions per second.
SIN, COS These are input pins. The sine and cosine inputs must be applied between these pins and common. The input should be ac coupled. The input impedance is $3.3 \mathrm{k} \Omega$. The signal levels should be 2.5 V rms.

REF This is an input pin. The ac reference voltage of 2.5 V rms must be applied to this pin. The input should be ac coupled.
GND This is the common pin for all inputs and outputs and the power supply.
$+\mathbf{1 5 V}$ This is a power line pin $+15 \mathrm{~V} \pm 5 \%$ must be connected between this pin and GND.
$\mathbf{- 1 5 V}$ This is a power line pin $-15 \mathrm{~V} \pm 5 \%$ must be connected between this pin and GND.
+5 V This is the power line pin. A voltage of +5 Volts $\pm 5 \%$ from a low impedance source must be connected between this pin and GND.
UP, DOWN These pins are output pins. Pulses $0.2 \mu \mathrm{~s}$ to $0.8 \mu$ s in length at TTL levels appear on one or other of these pins as the input is changed. The pulses appear on the UP pin for increasing distance and on the DOWN pin for decreasing distance. The pulse spacing corresponds to $1 / 4000$ th of the inductosyn pitch. The output loading is 1TTL Load.

CARRY, BORROW These pins are output pins. Pulses of $0.2 \mu \mathrm{~s}$ to $0.8 \mu \mathrm{~s}$ in length at TTL levels appear on these pins at the transition from one period of the inductosyn to the next. The pulse occurs on the CARRY or BORROW pin according to whether the distance is increasing or decreasing. The output loading is 1TTL Load.
RESET This pin resets the internal counter. TTL positive pulse $1 \mu \mathrm{~s}$ nominal width.

## SIGN CONVENTION

The three inputs to the converter i.e., SIN, COS and REF have a common input, GND. The connection arrangement is such that if the pitch is regarded as a revolution of $360^{\circ}$, then SIN, COS and REF waveforms are all in time phase in the first $90^{\circ}$.

## IDC 1703

## ORDERING INFORMATION

| Model | Pulses Per Period |
| :---: | :---: |
| IDC $1703 / 3600$ | 3600 |
| IDC $1703 / 4000$ | 4000 |
| IDC $1703 / 4096$ | 4096 |

MATING SOCKET: CAMBION 450-3388-01-03


Pin Connections for IDC 1703.
Dimensions shown in inches and (mm).

## Synchro/Resolver to Linear DC Converter

## FEATURES

High Dynamic Performance $\left(27,000^{\circ} / \mathrm{sec}\right)$
High Accuracy ( $\pm 11$ Arc-Minutes)
Internal Converter Tracking Loop Provides High Noise Immunity
Low Output Ripple (Less than 5 mV p-p)
DC Output Proportional to Input Rate
$\mathbf{5 0 H z}$ to $\mathbf{2 . 6 k H z}$ Reference Frequency Operation
Self Contained-No External Transformers or Adjustments Needed

## APPLICATIONS

Measurement and Recording of Synchro or Resolver Information on Chart Recorders, X-Y Plotters, FM Recorders, Etc.
Servo Control and Positioning

## GENERAL DESCRIPTION

The SAC1763 is a Synchro/Resolver to Linear dc Converter. It takes input angular information in synchro or resolver form voltages and gives an output voltage which is linearly proportional to the input angle. The output voltage of $\pm 10 \mathrm{~V}$ at $\pm 5 \mathrm{~mA}$ represents an input angular change of $\pm 180$ degrees of the synchro or resolver format signals applied to the converter input.

Options are available for all the standard line to line voltages and frequencies for either synchro or resolver inputs. These options together with commercial or extended temperature ranges are determined by a code following the type number (see ordering information).
An important feature of the SAC1763 series converters is that no external transformer modules are required. The transformer isolation is carried out by micro transformers which are inside the converter module even for the 60 Hz versions.

When converters are used in control loops, it is often useful to have a voltage which is proportional to angular velocity. This voltage is available and has been brought out on all SAC1763 converters. The availability of the velocity voltage eliminates the need for a tachometer for stabilization.


MODELS AVAILABLE
Options of the SAC1763 are available to cover all the standard synchro and resolver voltages and frequencies. In addition, options exist for standard operating temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) and extended operating temperature $\left(-55^{\circ} \mathrm{C}\right.$ to $+105^{\circ} \mathrm{C}$ ) (see ordering information).

## THEORY OF OPERATION

The SAC1763 is based upon the well proven 12-bit tracking Synchro/Resolver Converter type SDC1700. This is followed by a 12 -bit precision DAC (Digital to Analog Converter).


| Model | SAC1763 |
| :---: | :---: |
| ACCURACY ${ }^{2}$ | $\pm 11$ arc-minutes |
| RESOLUTION | 1 part in 4096 |
| ANALOG OUTPUT | $\pm 10 \mathrm{~V}$ Representing $\pm 180^{\circ} \quad 5 \mathrm{~mA}$ is Available |
| OUTPUT DRIFT | 0.175 arc-minutes per ${ }^{\circ} \mathrm{C}$ |
| OUTPUT RIPPLE AND NOISE | $<5 \mathrm{mV}$ p-p |
| SIGNAL AND REFERENCE FREQUENCY ${ }^{1}$ | $60 \mathrm{~Hz}, 400 \mathrm{~Hz}$ and 2.6 kHz |
| SIGNAL INPUT VOLTAGE (LINE TO LINE) | $90 \mathrm{~V}, 26 \mathrm{~V}$ or 11.8 V rms |
| SIGNAL IMPEDANCE |  |
| 90 V Signal | $200 \mathrm{k} \Omega$ Resistive |
| 26V Signal | $58 \mathrm{k} \Omega$ Resistive |
| 11.8V Signal | $27 \mathrm{k} \Omega$ Resistive |
| REFERENCE VOLTAGE | $115 \mathrm{~V}, 26 \mathrm{~V}$ or 11.8 V rms |
| REFERENCE IMPEDANCE |  |
| 115 V Reference | $270 \mathrm{k} \Omega$ |
| 26V Reference | $56 \mathrm{k} \Omega$ |
| 11.8V Reference | $27 \mathrm{k} \Omega$ |
| TRANSFORMER ISOLATION ON SIGNAL |  |
| MAX INPUT RATES FOR FULL ACCURACY |  |
| 60 Hz Options | 5revs/sec |
| 400 Hz Options | 36revs/sec |
| 2.6 kHz Options | $75 \mathrm{revs} / \mathrm{sec}$ |
| MAX ACCELERATION ON INPUT FOR |  |
| ADDITIONAL ERROR LESS THAN |  |
| 6 ARC-MINUTES | ', . |
| 60 Hz Options | $166^{\circ} / \mathrm{sec}^{2}$ |
| 400 Hz Options | $9668^{\circ} / \mathrm{sec}^{2}$ |
| 2.6 kHz Options | $45,528^{\circ} / \mathrm{sec}^{2}$ |
| 60 Hz | 1.5 sec |
| 400 Hz | 125 ms |
| 2.6 kHz | 50 ms |
| VELOCITY VOLTAGE OUTPUT |  |
| POWER SUPPLY REQUIREMENTS | +15 V at 150 mA |
|  | -15 V at 45 mA |
| POWER DISSIPATION | 2.93 watts |
| OPERATING TEMPERATURE RANGE |  |
| Standard | 0 to $+70^{\circ} \mathrm{C}$ |
| Extended | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| STORAGE TEMPERATURE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DIMENSIONS | $\begin{aligned} & 3.12^{\prime \prime} \times 2.625^{\prime \prime} \times 0.8^{\prime \prime} \\ & (79.4 \mathrm{~mm} \times 66.7 \mathrm{~mm} \times 20.3 \mathrm{~mm}) \end{aligned}$ |
| WEIGHT | 7 ozs. (200 grams) |

## NOTES

${ }^{1}$ The converters can be used over the following reference frequency ranges with no loss of accuracy. They will, however, retain the dynamic characteristics (input rate and acceleration) quoted for the particular option.

60 Hz options can be used over 50 Hz to 800 Hz 400 Hz options can be used over 400 Hz to 2000 Hz
2.6 kHz options can be used over 2 kHz to 3.5 kHz
${ }^{2}$ Accuracy is specfied for the following conditions:
(a) $\pm 10 \%$ signal and reference amplitude variation.
(b) $\pm 10 \%$ signal and reference harmonic distortion.
(c) $\pm 5 \%$ power supply variation.

Specifications subject to change without notice.

## CONNECTING THE CONVERTER

The electrical connections to the converter are straighforward. The power lines, which must not be reversed, are $\pm 15 \mathrm{~V}$. They must be connected to the " +15 V " and " -15 V " pins with the common connection to the ground pin "GND".
It is suggested that $0.1 \mu \mathrm{~F}$ and $6.8 \mu \mathrm{~F}$ capacitors be placed in parallel from +15 V to GND, from -15 V to GND.
In the case of a Synchro, the signals are connected to " S 1 ", "S2" and "S3" according to the following convention:

$$
\begin{aligned}
& E_{S 1}-S_{3}=E_{R L O}-\text { RHI } \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& E_{S 3}-S_{2}=E_{\text {RLO }}-\text { RHI } \operatorname{Sin} \omega t \operatorname{Sin}\left(\theta+120^{\circ}\right) \\
& E_{S 2}-S_{1}=E_{\text {RLO }}-\text { RHI } \operatorname{Sin} \omega t \operatorname{Sin}\left(\theta+240^{\circ}\right)
\end{aligned}
$$

For a resolver, the signals are connected to " S 1 ", " S 2 ", "S3" and "S4" according to the following convention:

$$
\begin{aligned}
& E_{S 1}-S_{3}=E_{R L O}-\text { RHI } \operatorname{Sin} \omega t \operatorname{Sin} \theta . \\
& E_{S 2}-S_{4}=E_{R H I}-\text { RLO } \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

The system reference voltage is connected to pins " $\mathrm{R}_{\mathrm{HI}}$ " and " $\mathrm{R}_{\mathrm{LO}}$ " in accordance with the above convention.

The analog output voltage representing the digital angle is between the pin "OUT" and "GND", $\pm 10 \mathrm{~V}$ corresponding to $\pm 180$ degrees. Up to 5 mA may be taken from the "OUT" pin. The relationship between the output voltage and the input angle is shown in the diagram below.


## Diagram Showing Relationship Between Input and Output

Sometimes, it is required that the input/output relationship of the converter is the other way round. This can be achieved in the case of synchro options by interchanging connections " S 1 " and " S 3 ". This is shown in the diagram below.


Diagram Showing Relationship Between Input and Output
When "S1" and "S3" are Interchanged

## VELOCITY PIN

The analog voltage proportional to the rate of change of angle is provided between the pins VEL and GND. The variation is $\pm 10.0 \mathrm{~V}$ nominal for the maximum velocity of the option.
This pin provides a dc voltage output which is proportional to the angular velocity of the input. The voltage goes negative for an increasing digital angle and goes positive for a decreasing digital angle.
The characteristics of the velocity pin output are given in the following table.

| Scaling of Output Voltage for One Fifth max Velocity | 2 Volts (Nominal) |
| :---: | :---: |
| Output Voltage Temp. Coeff. | $0.05 \%{ }^{\circ} \mathrm{C}$ of Output |
| Output Voltage Drift (All Models) | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \\ & \pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Linearity | $\begin{array}{ll} 0 \text { to } 100^{\circ} / \mathrm{sec} & \\ 60 \mathrm{~Hz} \text { Options } & 1.5 \% \\ 0 \text { to } 800^{\circ} / \mathrm{sec} & \\ 400 \mathrm{~Hz} \text { Options } & 2 \% \\ 0 \text { to } 1600^{\circ} / \mathrm{sec} & \\ 2.6 \mathrm{kHz} \text { Options } & 2 \% \end{array}$ |
| Noise (0 to 20Hz) | 60 Hz Options: 0 to $200^{\circ} / \mathrm{sec} 2 \mathrm{mV} \mathrm{rms}$ 400 Hz Options: 0 to $1600^{\circ} / \mathrm{sec} 2 \mathrm{mV}$ rms 2.6 kHz Options: 0 to $3300^{\circ} / \sec 2 \mathrm{mV}$ rms |
| Impedance (Output) | $1 \Omega$ |
| max Current Available | 1 mA |

The velocity voltage can be used in closed loop servo systems for stabilization instead of a tachometer.
The SAC1763 velocity outputs do not have the disadvantages of being inefficient at low speeds and do not need gearing required by tachometers. In addition, the output is available at no extra cost.

For other velocity output scaling and linearity consult the factory.

## RESISTIVE SCALING OF INPUTS

A feature of this converter is that the signal and reference inputs can be resistively scaled to accommodate any range of input signal and reference voltages.
This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.
To calculate the values of the external scaling resistors in the case of a Synchro Converter, add $1.11 \mathrm{k} \Omega$ per extra volt of signal in series with " S 1 ", " S 2 "' and " S 3 ", and $2.2 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
In the case of a Resolver to Digital Converter, add $2.22 \mathrm{k} \Omega$ in series with " S 1 " and " S 2 " per extra volt of signal and $2.2 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
For example, assume that we have an 11.8 V line to line, 26 V reference Synchro Converter, and we wish to use it with a 60 V line to line signal with a 115 V reference.
In each signal input line, the extra voltage capability required is:

$$
60-11.8=48.2 V
$$

Therefore each one of the three resistors needs to have a value of:

$$
48.2 \times 1.11=53.5 \mathrm{k} \Omega
$$

Similarly the single resistor needed in series with " $\mathrm{R}_{\mathrm{H} 1}$ " can be calculated as being $195.8 \mathrm{k} \Omega$.
The inputs of the converter can therefore be scaled as in the diagram below.


## USING THE CONVERTERS WITH OTHER THAN THE SPECIFIED REFERENCE FREQUENCY

The converters can be used with different reference frequencies, other than those for which they are basically specified, with no resulting loss of accuracy (see below). However, they will retain the dynamic characteristics given in the specification.

| Basic Option | Frequency Range for no Loss in Accuracy |  |
| :--- | ---: | :--- |
| 60 Hz | 50 Hz | $\rightarrow 800 \mathrm{~Hz}$ |
| 400 Hz | 400 Hz | $\rightarrow 2000 \mathrm{~Hz}$ |
| 2.6 kHz | 2 kHz | $\rightarrow 3.5 \mathrm{kHz}$ |

## TRANSFER FUNCTION

The transfer functions for the three reference frequency options of the converters are shown below.

60 Hz Options
$\frac{\theta_{0}}{\theta_{1}}=\frac{1.9 \times 10^{5}\left(1+5.6 \times 10^{-2} \mathrm{~s}\right)}{\mathrm{s}^{3}+1.03 \times 10^{2} \mathrm{~s}^{2}+1.08 \times 10^{4} \mathrm{~s}+1.9 \times 10^{5}}$
400 Hz Options
$\frac{\theta_{0}}{\theta_{1}}=\frac{8.8 \times 10^{7}\left(1+6.8 \times 10^{-3} \mathrm{~s}\right)}{\mathrm{s}^{3}+8.04 \times 10^{2} \mathrm{~s}^{2}+6.1 \times 10^{5} \mathrm{~s}+8.8 \times 10^{7}}$

## 2.6 kHz Options

$\frac{\theta_{0}}{\theta_{1}}=\frac{10^{9}\left(1+3.3 \times 10^{-3} \mathrm{~s}\right)}{\mathrm{s}^{3}+1.7 \times 10^{3} \mathrm{~s}^{2}+3.303 \times 10^{6} \mathrm{~s}+10^{9}}$


## APPLICATIONS OF THE SAC1763

The SAC1763 may be used to record synchro or resolver information, from for example gyrocompasses or other navigational aids, on to equipment such as $\mathrm{X}-\mathrm{Y}$ recorders, chart recorders or FM tape recorders, see below.


## Diagram Showing Gyrocompass Information Being Recorded Using SAC1763

## DIAGRAM SHOWING GYROCOMPASS INFORMATION BEING RECORDED USING SAC1763

The applications of the SAC1763 are not only in measurement of synchro or resolver information but also in controlling angular movement. The diagram below shows the SAC1763 being used inside an angular control loop where the input is a dc voltage. The availability of the velocity voltage eliminates the need for an electromechanical tachometer for stabilization purposes.


Diagram Showing the SAC1763 Used in a Servo System Where the Input is a dc Voltage

## ORDERING INFORMATION

The full part number for all the standard converter options defining reference and signal voltage and frequency, operating temperature range and whether Synchro or Resolver format is given below. It should also be remembered that the signal and reference inputs can be resistively scaled (see section "Resistive Scaling of Inputs") and that in certain cases reference frequencies other than those specified can be used. (See section "Using the Converters with other than the Specified Reference Frequency".)

| Part Number | Operating Temp. Range | L to L Voltage/Format | Ref. Voltage | Ref. Freq. |
| :--- | :---: | :---: | :---: | :---: |
| SAC1763511 | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 400 Hz |
| SAC1763611 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 400 Hz |
| SAC1763512 | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 400 Hz |
| SAC1763612 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V olts | 400 Hz |
| SAC1763522 | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 60 Hz |
| SAC1763622 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 60 Hz |
| SAC1763513 | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 11.8 Volts | 400 Hz |
| SAC1763613 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 11.8 Volts | 400 Hz |
| SAC1763514 | 0 to $+70^{\circ} \mathrm{C}$ | 26.0 V Resolver | 26 Volts | 400 Hz |
| SAC1763614 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 26.0 V Resolver | 26 Volts | 400 Hz |
| SAC1763518 | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 400 Hz |
| SAC1763618 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 400 Hz |
| SAC1763543 | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 11.8 Volts | 2.6 kHz |
| SAC1763643 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 Vesolver | 11.8 Volts | 2.6 kHz |
| SAC1763544 | 0 to $+70^{\circ} \mathrm{C}$ | 26.0 V Resolver | 26 Volts | 2.6 kHz |
| SAC1763644 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 26.0 V Resolver | 26 Volts | 2.6 kHz |
| SAC1763548 | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 2.6 kHz |
| SAC1763648 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 2.6 kHz |

## FEATURES

BCD (Binary Coded Decimal) Output Representing 0 to $359.9^{\circ}$ or 0 to $\pm 179.9^{\circ}$
-15V Power Supply Requirement Optional
High Tracking Rate ( $75 \mathrm{revs} / \mathrm{sec}$ )
Internal Microtransformers for $60 \mathrm{~Hz}, 400 \mathrm{~Hz}$ and 2.6 kHz Options
Voltage Scaling with External Resistors (Unique Feature)
Transformer Isolated Outputs
Low Cost
MIL Spec/Hi Rel Options Available

## APPLICATIONS

Visual Display of Angular Information
Valve Position Indication
Antenna Monitoring
Industrial Controls

## GENERAL DESCRIPTION

The SBCD1752, SBCD1753, SBCD1756 and the SBCD1757 are modular, continuous tracking Synchro/Resolver to Digital converters which employ a type 2 servo loop.
They are intended for use in both Industrial and Military applications either for displaying angular data directly, or for inputting BCD information directly into a data processing system.
The input signals can be either 3 wire synchro plus reference or 4 wire resolver plus reference, depending on the option. The outputs will be presented in parallel Binary Coded Decimal (BCD).
Particular attention has been paid in the design, to achieving the highest tracking rates and accelerations possible, compatible with the resolution and carrier frequency used, while at the same time obtaining a high overall accuracy.
One of the outstanding features of these converters is the use made of precision Scott T and reference microtransformers. This has made it possible to include the transformers within the module, even for the 60 Hz version as well as providing facilities for external voltage scaling.

## MODELS AVAILABLE

The four Synchro to Digital converters described in this data sheet, differ primarily in the areas of output format and power supply requirements.
Model SBCD 1752 XYZ is a 13 -bit plus sign, BCD output converter, giving $-180.0^{\circ}$ to $-0.1^{\circ}$ and +0.0 to $+179.9^{\circ}$ requiring $\pm 15 \mathrm{~V}$ and +5 V power supplies, and having an overall accuracy of $\pm 0$. 2 Degrees.


Model SBCD 1753 XYZ is a 14 -bit, BCD output converter, giving 0 to $359.9^{\circ}$, requiring $\pm 15 \mathrm{~V}$ and +5 V power supplies, and having an overall accuracy of $\pm 0.2$ Degrees.
Model SBCD1756XYZ is a 13 -bit plus sign, BCD output converter, giving $-180.0^{\circ}$ to $-0.1^{\circ}$ and +0.0 to $+179.9^{\circ}$ requiring +15 V and +5 V power supplies, and having an overall accuracy of $\pm 0.2$ Degrees.
Model SBCD1757XYZ is a 14 -bit, BCD output converter, giving 0 to $359.9^{\circ}$, requiring +15 V and +5 V power supplies, and having an overall accuracy of $\pm 0.2$ Degrees.
The XYZ code defines the option thus:
X signifies the operating temperature range.
Y signifies the reference frequency.
Z signifies the input voltage and range and whether it will
accept Synchro or Resolver information.
More information about the option code is given under the heading "Ordering Information".

## DATA TRANSFER (ALL MODELS)

The readiness of the converters for data transfer is indicated by the state of the BUSY pin. The voltage appearing on the BUSY pin consists of a train of pulses, at TTL levels, of length according to the option (see Specifications table). The converter is busy when the BUSY pin is at TTL "High" level. The pulses occur for increasing and decreasing counts.
The most suitable time for transferring data is 400 ns after the trailing edge of the BUSY pulse, and the times allowable for data transfer are shown in the specification. Even at the maximum speed of the option, these times will be sufficient to transfer data before the next BUSY pulse occurs.
(typical at $25^{\circ} \mathrm{C}$ unless otherwise stated)

| MODELS | SBCD1752 | SBCD1753 | SBCD1756 | SBCD1757 |
| :---: | :---: | :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ (max Error) <br> All Frequency Options | $\pm 0.2$ Degrees | * | * | * |
| OUTPUT | Parallel BCD, 8TTL Loads | * | * | * |
| RESOLUTION | $\begin{aligned} & \text { 13-Bit + Sign Representing } \\ & -180.0^{\circ} \text { to }-0.1^{\circ} \text { and } \\ & +0.0^{\circ} \text { to }+179.9^{\circ} \end{aligned}$ | 14 Bit Representing 0 to $359.9^{\circ}$ | * | ** |
| SIGNAL AND REFERENCE FREQUENCY | $60 \mathrm{~Hz}, 400 \mathrm{~Hz}$ and 2.6 kHz | * | * | * |
| SIGNAL VOLTAGE (Line to Line) |  |  |  |  |
| Low Level | 11.8 V rms | * | * | * |
| High Level | 90.0 V rms | * | * | * |
| SIGNAL IMPEDANCES |  |  |  |  |
| Low Level | $26 \mathrm{k} \Omega$ (Resistive) | * | * | * |
| High Level | $200 \mathrm{k} \Omega$ (Resistive) | * | * | * |
| REFERENCE VOLTAGE |  |  |  |  |
| Low Level | 26 V (11.8V Signal) | * | * | * |
| High Level | 115 V (90V Signal) | * | * | * |
| REFERENCE 1MPEDANCE * * |  |  |  |  |
| Low Level | $56 \mathrm{k} \Omega$ (Resistive) | * |  | * |
| High Level | $270 \mathrm{k} \Omega$ (Resistive) | * | * | * |
| TRANSFORMER ISOLATION | 500 V dc | * | * | * |
| TRACKING RATE (min) |  |  |  |  |
| $60 \mathrm{~Hz}$ | 5 Revolutions Per Second | * | * | * |
| $400 \mathrm{~Hz}$ | 36 Revolutions Per Second | * | * | * |
| 2.6 kHz | 75 Revolutions Per Second | * | * | * |
| Accel. ${ }^{1}$ Constant $\mathrm{K}_{\mathrm{a}}$ |  |  |  |  |
| $60 \mathrm{~Hz}$ | 2000/ $\mathrm{sec}^{2}$ | * | * | * |
| $400 \mathrm{~Hz}$ | $120,000 / \mathrm{sec}^{2}$ | * | * | * |
| $2.6 \mathrm{kHz}$ | $600,000 / \mathrm{sec}^{2}$ | * | * |  |
| STEP RESPONSE ( $179^{\circ}$ Step) (For $0.1^{\circ}$ Error) |  |  |  |  |
| $\cdots 0 \mathrm{~Hz}$ | 1.5 sec | * | * | * |
| $400 \mathrm{~Hz}$ | $125 \mathrm{~ms}$ | * | * | * |
| $2.6 \mathrm{kHz}$ |  | * | * | * |
| POWER LINES | +15 V @ 25 mA | * | +15 V @ 80 mA | *** |
|  | -15V@ 25 mA | * | +5 V @ 500 mA | *** |
|  | +5 V @ 500 mA | * |  |  |
| POWER DISSIPATION | 3.25 Watts | * | 3.7 Watts | *** |
| BUSY LOGIC OUTPUT, POSITIVE PULSE (1 TTL Load) |  |  |  |  |
| 60 Hz | 3.5 to $4.5 \mu \mathrm{~s}$ | * | * | * |
| 400 Hz | 0.5 to $1.25 \mu \mathrm{~s}$ | * | * | * |
| 2.6 kHz | 0.5 to $1.25 \mu \mathrm{~s}$ | * | * | * |


| MAX DATA TRANSFER |  |
| :---: | :---: |
| TIME (From 400 ns After |  |
| Trailing Edge of BUSY at max Velocity) |  |
|  |  |
| 60Hz | $40 \mu \mathrm{~s}$ |
| 400 Hz | $5.0 \mu \mathrm{~s}$ |
| 2.6 kHz | $1.8 \mu \mathrm{~s}$ |
| INHIBIT INPUT (To Inhibit) | Logic "0" 1TTL Load |
| TEMPERATURE RANGE |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ Standard |
|  | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Extende |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DIMENSIONS | $3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.8{ }^{\prime \prime}$ |
|  | $(79.4 \times 66.7 \times 20.4 \mathrm{~mm})$ |
| WEIGHT | 6.4 ozs. (180 grams). |
| ${ }^{1}$ Specified over the appropriate operating temperature range and for <br> (a) $\pm 10 \%$ signal and reference amplitude variation <br> (b) $10 \%$ signal and reference harmonic distortion <br> (c) $\pm 5 \%$ power supply variation <br> (d) $\pm 10 \%$ variation in reference frequency. |  |
|  |  |
|  |  |
|  |  |
|  |  |



## Data Transfer Diagram

The function of the INHIBIT pin is to enable the user to inhibit the update of the converter's output counter. This is achieved by taking the INHIBIT pin to a TTL Logic zero. If used, the INHIBIT should be applied 400ns after the trailing edge of the BUSY pulse. This will ensure that the data on the output pins is valid. The data should then be transferred and the INHIBIT released before the next BUSY pulse occurs.
The worst case times allowable for data transfer in this case are shown in the Specifications under the heading of "MAX DATA TRANSFER TIME (from 400ns After Trailing Edge of BUSY at Max Velocity)". It should be noted that the application of the INHIBIT will not prevent the BUSY pulses appearing on the BUSY pin, and thus if the INHIBIT is not released by the time that the next BUSY pulse occurs, the BUSY pulse will still appear, although the internal converter loop will have been opened. Under this condition, a worst case recovery time, equivalent to that of a step of 179 degrees may be encountered (see Spec.). To avoid this and to ensure valid data transfer, the system shown in the diagram is recommended.


## Suggested External Interface Circuitry

In cases where the converter is connected to a data bus or used as a peripheral, the method outlined in the above diagram is recommended. The $\overline{\text { INHIBIT }}$ is not necessary in this case, and the external "Enable" has control of the converter output.
The AC1755 mounting card described later in this data sheet contains the external components shown in the diagram.

## CONNECTING THE CONVERTER

The power lines, which should not be reversed, should be connected to " +15 V ", " -15 V " and " +5 V " in the case of the SBCD1752 and SBCD 1753 , and to " +15 V " and " +5 V " in the case of the SBCD1756 and SBCD1757, with the common connection to "GND" in all cases.
It is suggested that $0.1 \mu \mathrm{~F}$ and $6.8 \mu \mathrm{~F}$ capacitors by placed in parallel from +15 V to GND, from -15 V to GND and from +5 V to GND.

The digital output connections in the case of the SBCD1753 and SBCD1757 should be taken from the pins marked " 0.1 " through to " 200 "; these values being represented in degrees.
In the case of the SBCD1752 and SBCD1756, the data should be taken from the pins marked " 0.1 " through to " 100 ", these values also being represented in degrees. In the case of these latter units the "SIGN" pin will indicate the polarity of the output, Logic " 0 " representing positive angles and Logic " 1 " representing negative angles.
In the case of a synchro, the signals are connected to $\mathrm{S}_{1}, \mathrm{~S}_{2}$ and $S_{3}$ according to the following convention:

## Synchro connection

$\mathrm{E}_{\mathrm{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \operatorname{Sin} \omega t \operatorname{Sin} \theta$
$\mathrm{E}_{\mathrm{S} 3}-\mathrm{S} 2=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}\left(\theta+120^{\circ}\right)$
$\mathrm{E}_{\mathrm{S} 2-\mathrm{S} 1}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}\left(\theta+240^{\circ}\right)$
For a resolver, the signals are connected to "S1", " S 2 ", " S 3 " and "S4" according to the following convention:

## Resolver Connection

$\mathrm{E}_{\mathbf{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin} \theta$
$\mathrm{E}_{\mathbf{S} 2-\mathrm{S} 4}=\mathrm{E}_{\mathrm{RHI}-\mathrm{RLO}} \operatorname{Sin} \omega t \operatorname{Cos} \theta$
The BUSY and INHIBIT pin (is used), should be connected as described under the heading "DATA TRANSFER".
The reference connections are made to pins $\mathrm{R}_{\mathrm{HI}}$ and $\mathrm{R}_{\mathrm{LO}}$.
PIN CONNECTION DIAGRAM
Dimensions shown in inches and ( mm ).


## RESISTIVE SCALING OF INPUTS

A unique feature of the SBCD1752/1753/1756/1757 converters is that the inputs can be resistively scaled to accommodate any value of input signal and reference voltage.
In order to calculate the values of the external scaling resistors necessary, add $1.11 \mathrm{k} \Omega$ in series with the input per extra volt in the case of the signal, and $2.2 \mathrm{k} \Omega$ per extra volt in the case of the reference.
For example, assume that it is required to use a standard 11.8 V line to line signal, 26 V reference converter with 60 V line to. line signal and a 115 V reference. The resistors should be arranged as in the diagram.


Note: In the case of $\mathrm{R}_{1}, \mathrm{R}_{2}$, and $\mathrm{R}_{3}$, the ratio error between the resistances is more critical than the absolute value. In general a $1 \%$ ratio error will give rise to an extra inaccuracy of 0.28 Degrees, while a ratio accuracy of $0.1 \%$ will give rise to an extra inaccuracy of 0.028 Degrees. The absolute value of $\mathrm{R}_{\mathrm{F}}$ is not critical.

## CARD MOUNTING

All the converters can be mounted on an AC1755 mounting card. This card contains the latches and monostable, described under the "DATA TRANSFER" heading, which are necessary to transfer the data on to a computer bus system, as well as sockets for the converter. The latches have a tri-state output to facilitate ease of use. The AC1755 also contains facilities for the inclusion of input signal scaling and reference resistors as described under the heading "RESISTIVE SCALING OF INPUTS". The card uses a $22 / 220.156^{\prime \prime}$ pitch edge connector. The pin-out is shown below. If it is not required to use the external latches, they can be jumpered on the board.


AC1755 Mounting Card (First Angle Projection). Dimensions Shown in Inches and (mm).

| Edge Pin <br> Number | Function | Edge-Pin <br> Letter | Function |
| :--- | :--- | :---: | :--- |
| 1 | $\mathrm{R}(\mathrm{Lo})$ | A | Tri-State Enable |
| 2 | $\mathrm{R}(\mathrm{Hi})$ | F | +15 Volts |
| 3 | $\mathrm{~S}_{3}$ | H | +15 Volts |
| 4 | $\mathrm{~S}_{2}$ | J | -15 Volts (3) |
| 5 | $\mathrm{~S}_{1}$ | K | -15 Volts (3) |
| 6 | $\mathrm{~S}_{4}$ | L | GND |
|  |  | M | GND |
| 13 | $\mathrm{BUSY}^{2}$ | N | +5 Volts |
| 15 | INHIBIT | P | +5 Volts |
| 16 | 0.1 | T | 8 |
| 17 | 0.2 | U | 10 |
| 18 | 0.4 | V | 20 |
| 19 | 0.8 | W | 40 |
| 20 | 1 | X | 80 |
| 21 | 2 | Y | 100 |
| 22 | 4 | Z | $200(1)$ SIGN (2) |

## NOTES

(1) SBCD1753 and SBCD1757 only
(2) SBCD1752 and SBCD1756 only
(3) SBCD1752 and SBCD1753 only

## ORDERING INFORMATION

Converters should be ordered by the appropriate part number (i.e., SBCD1752, SBCD1753, SBCD1756 or SBCD1757) followed by the appropriate option code.
The XYZ options are as follows:
X signifies the operating temperature range thus;

$$
\begin{array}{ll}
\mathrm{X}=5 & 0 \text { to }+70^{\circ} \mathrm{C}(\text { Commercial Temp.) } \\
\mathrm{X}=6 & -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { (Extended Temp.) }
\end{array}
$$

Y signifies the reference frequency thus;
$Y=1$ signifies 400 Hz
$\mathrm{Y}=2$ signifies $60 \mathrm{~Hz}^{*}$
$\mathrm{Y}=4$ signifies 2.6 kHz
Z signifies the input signal and reference voltages and whether the converter is a Synchro to Digital or a Resolver to Digital converter. The options for Z are:

$$
\begin{array}{ll}
\mathrm{Z}=1 \text { signifies Synchro, } & \begin{array}{l}
\text { signal } 11.8 \text { Volts } \\
\text { reference } 26 \text { Volts }
\end{array} \\
\mathrm{Z}=2 \text { signifies Synchro, } & \begin{array}{l}
\text { signal } 90 \text { Volts } \\
\text { reference } 115 \mathrm{Volts}
\end{array} \\
\mathrm{Z}=8 \text { signifies Resolver, } & \begin{array}{l}
\text { signal } 11.8 \text { Volts } \\
\text { reference } 26 \text { Volts }
\end{array}
\end{array}
$$

Thus an SBCD1753 with a commercial ( 0 to $+70^{\circ} \mathrm{C}$ ) operating range, using a $400 \mathrm{~Hz}, 26$ volt reference with an 11.8 volt signal would be ordered as an SBCD1753511.
*For 50 Hz operation, a 60 Hz converter can be used with no reduction in accuracy.
In addition a 400 Hz unit will work with a 2.6 kHz reference and a 60 Hz unit will work with a 400 Hz reference; however they will have the velocity and acceleration characteristics of the lower frequency rated unit.

## OTHER PRODUCTS

The SBCD series of Synchro to Digital converters are just a few of the modules and instruments concerned with Synchro conversion manufactured by us. Some of our other products are listed below and technical data is available. If you have any questions about our products or require advice about the use of them for a particular application, please contact our Applications Engineering Department.

## SYNCHRO TO DIGITAL CONVERTERS

The SDC1700 is a low profile ( $0.4^{\prime \prime}$ ) converter with a 12 -bit natural binary output. Its overall accuracy is $\pm 8.5$ arc-minutes, and the module contains internal transformers for all reference frequency options including 60 Hz . The SDC1702 is similar to the SDC1700 but has a 10-bit natural binary output and an overall accuracy of $\pm 22$ arc-minutes.
The SDC1704 is similar to the above two converters, but has a 14 -bit natural binary output and an overall accuracy of $\pm 2.0$ arc-minutes $\pm 1$ LSB.

## TWO SPEED PROCESSORS

The TSL1612 and the TSL1729 both produce one digital output word up to 20 bits in length from the outputs of 2 Synchro to Digital converters in a coarse/fine system. The TSL1612 is used for ratios of $9: 1,18: 1$ and $36: 1$, while the TSL1729 is programmable for all ratios from 1:1 to 63:1.

## DIGITAL TO SYNCHRO CONVERTERS

Resolutions of between 10 and 16 bits are available as well as the DSC1710, a one card, 2 channel, 40 VA , DSC system including power amps for use with 2 speed coarse/fine ratios of $9: 1,18: 1,36: 1$.

## Synchro to Digital Converters

## SDC1604 SERIES

## FEATURES

Tracking Rates Up to 360 Degrees/sec<br>Accuracies Up to $\pm 1$ minute of arc<br>Resolution of 16 bits for $360^{\circ}$<br>TTL/DTL Compatible<br>MIL Spec/Hi Rel Versions

## APPLICATIONS

## Airframe Data Processing

Position Monitoring
Navigational Computation

## GENERAL DESCRIPTION

The "SDC" series converters are continuous tracking, type 2 servo loop, synchro or resolver to digital converters intended for military and industrial control applications.
The Synchro to Digital Converters (SDC's) work from either 3 wire synchro plus reference input signals or resolver plus reference input signals giving binary angular output data. The inputs are usually derived from remote synchros or resolvers but may be derived from electrically simulated resolvers or synchros i.e., Digital to Synchro converters (see our other product literature which describes these units).
Key to the small size and high reliability of the units is extensive use of monolithic analog switches, linear integrated circuits, MSI logic functions and thin film resistor networks.
Units have been qualified to extreme climatic, shock and vibration conditions taken from U.S. Military and Civil Aviation Specifications. Specials are available, built with hi-rel components.


MODELS AVAILABLE
The models described herein are 16 -bit resolution converters which primarily differ in the area of reference frequency.
Model SDC1604XYZ is a 16 -bit converter which has an over all accuracy of $\pm 1$ arc-minute.
XYZ define operating temperature range $(\mathrm{X})$, reference frequency ( Y ) and input type/voltage ( Z ). The Ordering Guide gives explicit number substitutions for XYZ.
External signal and reference isolation transformers are required for use with SDC1604. They are designated as

$$
\begin{array}{ll}
\text { STM1632X1Z } & 400 \mathrm{~Hz} \text { Models } \\
\text { STM1672X2Z } & 60 \mathrm{~Hz} \text { Models }
\end{array}
$$



## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ dc unless otherwise noted)

| MODELS ${ }^{1}$ | SDC1604507 plus STM163251Z SDC1604707 plus STM163271Z SDC1604507 plus STM167252Z SDC1604707 plus STM167272Z |
| :---: | :---: |
| ACCURACY ${ }^{2}$ (max) | $\pm 1$ arc-minute ${ }^{3}$ |
| RESOIUTION | 16 bits ( 1 LSB $=20$ arc-seconds) |
| OUTPUT (in parallel) | 16 bits natural binary angle |
| SIGNAL VOLTAGES (Line-ṭo-Line) <br> L.ow Level <br> High Level | Synchro 11.8 V rms L-L Resolver 11.8 V rms L-L Resolver 26.0 V rms L-L Synchro 90.0V rms L-L |
| SIGNAL IMPEDANCE <br> Low Level <br> High Level | 20 k ohms L-L Balanced 200k ohms L-L Balanced |
| REFERENCE VOLTAGE <br> Low Level <br> High Level | 26 V rms 400 Hz or 60 Hz as appropriate 115 V rms 400 Hz or 60 Hz as appropriate |
| REFERENCE IMPEDANCE <br> Low Level <br> High Level | 20k ohms 200k ohms |
| TRANSFORMER ISOLATION | 500 V dc |
| $\begin{aligned} & \text { TRACKING RATE } \\ & 400 \mathrm{~Hz} \\ & 60 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 360^{\circ} / \mathrm{sec} \\ & 360^{\circ} / \mathrm{sec} \end{aligned}$ |
| $\begin{aligned} & \text { ACCELERATION (For } 1 \text { LSB Error) } \\ & 400 \mathrm{~Hz} \\ & 60 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 60^{\circ} / \mathrm{sec}^{2} \\ & 6^{\circ} / \mathrm{sec}^{2} \end{aligned}$ |
| ```STEP RESPONSE ( \(179^{\circ}\) step) (For 1 LSB Error) 400 Hz``` | 400 milliseconds |
| POWER SUPPLIES | +15 V at 60 milliamps <br> -15 V at 60 milliamps <br> +5 V at 300 milliamps |
| POWER DISSIPATION (max) | 3.3 Watts |
| LOGIC OUTPUTS | DTL/TTL Compatible Fan Out: Four TTL Input Loads |
| CONVERTER BUSY, POSITIVE PULSE ( $\pm 30 \%$ tolerance) | $1 \mu \mathrm{~s}$ |
| INHIBIT | DTL/TTL Compatible Fan In One TTL Input Load |
| TEMP. RANGE OPERATING | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \text { or } \\ & -55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| TEMP. RANGE STORAGE (All) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| WARM UP | 1 Second to Rated Accuracy |
| CONVERTER MODULE SIZE | $3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.8^{\prime \prime}$ |
| TRANSFORMER MODULE SIZE | $1.5^{\prime \prime} \times 3.125^{\prime \prime} \times 1.0^{\prime \prime}$ 400 Hz <br> $2.0^{\prime \prime} \times 4.5^{\prime \prime} \times 1.5^{\prime \prime}$ 60 Hz |
| WEIGHT | 7 oz . (200gm) |

NOTES:

1. Nominal 60 Hz units operate over range of 50 to 400 Hz . Nominal 400 Hz units operate up to 1500 Hz with additional 1LSB error.
2. Accuracy applies over the operating temperature range and for
(a) $\pm 10 \%$ signal \& reference amplitude variation
(b) $\pm 10 \%$ reference frequency variation
(c) $\mathbf{1 0 \%}$ signal and reference harmonic distortion
(d) $\pm 5 \%$ power supply variation
(e) $\pm 20^{\circ}$ phase shift between reference and signals
3. 16 bit accuracy is at $+25^{\circ} \mathrm{C}$
$\pm 1.3$ arc-minutes from 0 to $+70^{\circ} \mathrm{C}$
$\pm 2$ arc-minutes from $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## DATA TRANSFER (ALL MODULES)

Whenever the input angle changes, the SDC updates its output in 1LSB steps. Data can be transferred without error whenever the "converter busy" signal is at a Logic " 0 ". To transfer data the "inhibit" should be set to a Logic " 0 " for a time of 4-6 microseconds. The converter will ignore the inhibit command during the converter busy pulse, but after this no further update will take place until the inhibit 0 is removed. The data transfer pulse should not be more than 2 microseconds long and should be applied about 4 microseconds after the leading edge of the inhibit pulse after which the inhibit 0 should be removed to permit further updating. The "converter busy" pulses correspond to the pulses from the V.C.O. which feed the up-down counter. The pulses have a maximum length of 1.1 microseconds. It follows that if the above rules are used for data transfer, no pulses will be kept in abeyance and the control loop will not be affected. See the timing waveform.


Data Transfer Waveforms

## ORDERING GUIDE

1. Specify the basic model number per the following table. 400 Hz or 60 Hz versions of the 16 -bit units require separate transformer modules.

| \# of <br> Bits | Temp. <br> Range (X) | Freq. <br> (Y) | Converter | Transformers |
| ---: | :---: | ---: | :--- | ---: |
| 16 | 0 to $+70^{\circ} \mathrm{C}$ | 400 Hz | SDC1604507 | STM163251Z |
| 16 | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 400 Hz | SDC1604707 | STM163271Z |
| 16 | 0 to $+70^{\circ} \mathrm{C}$ | 60 Hz | SDC1604507 | STM167252Z |
| 16 | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 60 Hz | SDC1604707 | STM167272Z |

2. $\mathrm{Z}=1$ signifies synchro 11.8 V L-L with 26 V reference $\mathrm{Z}=2$ signifies synchro 90 V L-L with 115 V reference $\mathrm{Z}=3$ signifies resolver 11.8 V L-L with 11.8 V reference
$\mathrm{Z}=4$ signifies resolver 26 V L-L with 26 V reference
$\mathrm{Z}=8$ signifies resolver 11.8 V L-L with 26 V reference
$\mathrm{Z}=2$ is available with either 400 Hz or 60 Hz unit
$\mathrm{Z}=1,3,4,8$ are available only with 400 Hz units
3. Resolver input devices, with $\mathrm{Z}=3,4$ or 8 are identified as RTM1632718 and the like. An R replaces the S as the first letter in the part number.

## MOUNTING CARDS

Two types of PC boards are available to mount the various converters and transformer modules. Both use 22/22 0.156" pitch edge connectors.
AC1637 is used when mounting the SDC1604 alone. AC1656 is used when mounting the SDC1604 and STM1632.

## FEATURES

Internal Microtransformers for $\mathbf{6 0 H z}, 400 \mathrm{~Hz}$ and 2.6 kHz References
Low Profile (0.4")
10-, 12- or 14 -Bit Resolution for $360^{\circ}$
High Tracking Rates ( $75 \mathrm{revs} / \mathrm{sec}$ )
Voltage Scaling with External Resistors (Unique Feature)
DC Voltage Output Proporrional to Angular Velocity
Low Cost
Lightweight 3oz. ( 85 grams)
MIL Spec/Hi Rel Options Available
APPLICATIONS
Servo Mechanisms
Retransmission Systems
Coordinate Conversion
Antenna Monitoring
Simulation
Industrial Controls
Fire Control Systems
Machine Tool Control Systems

## GENERAL DESCRIPTION

The SDC1700, SDC1702 and SDC1704 are modular, continuous tracking Synchro/Resolver to Digital Converters which employ a type 2 servo loop.

They are intended for use in both Industrial and Military applications.

The input signals can be either 3 wire synchro plus reference or 4 wire resolver plus reference, depending on the option. The outputs will be presented in TTL compatible, parallel natural binary.

One of the outstanding features of the converters is the use of precision Scott T and reference microtransformers. This bas made it possible to include the transformers within the module, even on the 60 Hz option, and yet still maintain the profile beight of $0.4^{\prime \prime}$.
Particular attention has been paid in the design, to achieving the highest tracking rates and accelerations possible, compatible with the resolution and carrier frequency used, while at the same time obtaining a high overall accuracy.

When SDC's are used in control loops, it is often useful to have a voltage which is proportional to angular velocity. This voltage is available and has been brought out on all the SDC1700 converters.


Extended temperature range versions of all the converters are available.

## MODELS AVAILABLE

The three Synchro to Digital Converters described in this data sheet differ primarily in the areas of resolution, accuracy and dynamic performance as follows:
Model SDC1702XYZ is a 10 -bit converter which has an overall accuracy of $\pm 22$ arc-minutes and a resolution of 21 arc-minutes.

Model SDC1700XYZ is a 12 -bit converter with an overall accuracy of $\pm 8.5$ arc-minutes and a resolution of 5.3 arcminutes.
Model SDC1704XYZ is a 14 -bit converter with an overall accuracy of $\pm 2.2$ arc-minutes $\pm 1$ LSB and a resolution of 1.3 arc-minutes.

The XYZ code defines the option thus: ( X ) signifies the operating temperature range, $(\mathrm{Y})$ signifies the reference frequency, $(Z)$ signifies the input voltage and range, and whether it will accept synchro or resolver format.
More information about the option code is given under the heading of "Ordering Information".

## NOTE

For all the standard options, no external transformers are needed with these converters.

SPECIFICATIONS
(typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| MODELS | SDC1702 | SDC1700 | SDC1704 |
| :---: | :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ (max error) |  |  |  |
| 60 Hz | $\pm 22$ arc-minutes | $\pm 8.5$ arc-minutes | $\pm 2.9$ arc-minutes $\pm 1$ LSB |
| 400 Hz | $\pm 22$ arc-minutes | $\pm 8.5$ arc-minutes | $\pm 2.2$ arc-minutes $\pm 1$ LSB |
| 2.6 kHz | $\pm 22$ arc-minutes | $\pm 8.5$ arc-minutes | $\pm 2.9$ arc-minutes $\pm 1$ LSB |
| RESOLUTION | 10 Bits ( $1 \mathrm{LSB}=21$ arc-mins) | 12 Bits ( $1 \mathrm{LSB}=5.3$ arc-mins) | 14 Bits ( $1 \mathrm{LSB}=1.3$ arc-mins) |
| OUTPUT (In Parallel) | 10 Bits (Natural Binary) | 12 Bits (Natural Binary) | 14 Bits (Natural Binary) |
| SIGNAL AND REFERENCE FREQUENCY | $60 \mathrm{~Hz}, 400 \mathrm{~Hz}, 2.6 \mathrm{kHz}$ | * | * |
| SIGNAL VOLTAGE (Line-to-Line) |  |  |  |
| Low Leve! | 11.8 V rms | * | * |
| High Level | 90 V rms | * | * |
| SIGNAL IMPEDANCES |  |  |  |
| Low Level | $26 \mathrm{k} \Omega$ (Resistive) | * | * |
| High Level | $200 \mathrm{k} \Omega$ (Resistive) | * | * |
| REFERENCE VOLTAGE |  |  |  |
| Low Level | 26 V (11.8V Signal) | * | * |
| High Level | 115 V (90V Signal) | * | * |
| REFERENCE IMPEDANCE | $270 \mathrm{k} \Omega$ (115V Signal) | * | * |
|  | - $56 \mathrm{k} \Omega$ ( 26 V Reference) | * | * |
|  | (Impedance is Resistive) | * | * |
| TRANSFORMER ISOLATION | 500 V dc | * | * |
| TRACKING RATE (min) |  |  |  |
| 60 Hz | 5 Revolutions Per Second | * | $500 \% \mathrm{sec}$ |
| 400 Hz | 36 Revolutions Per Second | * | 12 Revolutions Per Second |
| 2.6 kHz | 75 Revolutions Per Second | * | 25 Revolutions Per Second |
| Accel. ${ }^{1}$ |  |  |  |
| Constant $\mathrm{K}_{\mathrm{a}}$ |  | * |  |
| 60 Hz | $1880 / \mathrm{sec}^{2}$ | * | $520 / \mathrm{sec}^{2}$ |
| 400 Hz | $110,000 / \mathrm{sec}^{2}$ | * | $36,000 / \mathrm{sec}^{2}$ |
| 2.6 kHz | $518,000 / \mathrm{sec}^{2}$ | * , | 170,000/ $\mathrm{sec}^{2}$ |
| STEP RESPONSE ( $179^{\circ}$ Step) (For 1LSB Error) |  |  |  |
|  |  |  |  |
| 60 Hz | 1.5 sec | * | * |
| $400 \mathrm{~Hz}$ | 125 ms | * - | * |
| 2.6 kHz | 50 ms | * | * |
| POWER LINES | $\left.\begin{array}{l}  \pm 15 \mathrm{~V} @ 25 \mathrm{~mA} \\ +5 \mathrm{~V} @ 70 \mathrm{~mA} \end{array}\right\} \pm 5 \%$ | * | $\left.\begin{array}{l}  \pm 15 \mathrm{~V} @ 30 \mathrm{~mA} \\ +5 \mathrm{~V} \text { @ } 85 \mathrm{~mA} \end{array}\right\} \pm 5 \%$ |
| POWER DISSIPATION | 1.1 Watts | * | 1.3 Watts |
| DATA LOGIC OUTPUT ${ }^{2}$ (TTL Compatible) | 2TTL Loads SDC17026YZ <br> 4TTL Loads SDC17025YZ | 2TTL Loads SDC17006YZ <br> 4TTL Loads SDC17005YZ | 2TTL Loads on All Options |
| BUSY LOGIC OUTPUT, POSITIVE PULSE (1 TTL Load) |  |  |  |
| $60 \mathrm{~Hz}$ | $9.0 \mu \mathrm{~s})$ | * |  |
| $400 \mathrm{~Hz}$ | $2.0 \mu \mathrm{~s}\} \pm 30 \%$ | * | $2.0 \mu \mathrm{~s}\} \pm 30 \%$ |
| $2.6 \mathrm{kHz}$ | $2.0 \mu \mathrm{~s}$ | * | $1.3 \mu \mathrm{~s}$ |
| MAX DATA TRANSFER TIME |  |  |  |
| 60 Hz | $40 \mu \mathrm{~s}$ | * | $35 \mu \mathrm{~s}$ |
| 400 Hz | $5.0 \mu \mathrm{~s}$ | * | $3.0 \mu \mathrm{~s}$. |
| 2.6 kHz | $1.8 \mu \mathrm{~s}$ | * | $0.8 \mu \mathrm{~s}$ |
| INHIBIT INPUT (To Inhibit) | Logic "0" 1 TTL Load | * | Logic " 0 " 2 TTL Loads |
| WARM UP TIME | 1 sec to Rated Accuracy | * | * |
| TEMPERATURE RANGE |  |  |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ Standard | * | * |
|  | $-55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { Extended }$ | * | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * | * |
| DIMENSIONS | $\begin{aligned} & 3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.4^{\prime \prime} \\ & (79.4 \times 66.7 \times 10.2 \mathrm{~mm}) \\ & \hline \end{aligned}$ | * | * |
| WEIGHT | 3 ozs . (85 grams) | * | * . |

${ }^{*}$ Specification same as SDC1702
${ }^{1}$ Specified over the appropriate operating temperature range of the option and for:
(a) $\pm 10 \%$ signal and reference amplitude variation (b) $10 \%$ signal and reference

Harmonic Distortion (c) $\pm 5 \%$ power supply variation (d) $\pm 10 \%$ variation in reference
frequency.
${ }^{2}$ It is recommended that buffers should be used if the above converters
are required to drive over a distance greater than $6^{\prime \prime}$.
Specifications subject to change without notice.

## DATA TRANSFER (All Models)

The readiness of the converters for data transfer is indicated by the state of the BUSY pin.

The voltage appearing on the BUSY pin consists of a train of pulses, at TTL levels, of length according to the model and option (see specification table). The converter is busy when the BUSY pin is at a TTL "High" level. These pulses correspond to those delivered by the VCO to increment or decrement the up-down counter (see schematic diagram). Thus the pulses will occur for increasing and decreasing counts.
The most suitable time for transferring data is when the BUSY is at a logic "Lo" state, and the times allowable for data transfer are shown in the specification. Even at the maximum speed of the option, these times will be sufficient to transfer data before the next BUSY pulse occurs.


Data Transfer Diagram

## DATA TRANSFER DIAGRAM

Taking the INHIBIT to a logic "Lo" state prevents the VCO (BUSY) pulses from updating the up-down counter. However, if applied during a BUSY pulse, the INHIBIT will not become effective until the end of the BUSY pulse.
The best method of transferring the data is by applying the INHIBIT (taking it to a logic "Lo" state), waiting for at least the width of a BUSY pulse, transferring the data and releasing the INHIBIT.
Note that sustained application of the INHIBIT opens the internal control loop and the converter may take on appreciable time to recover to full accuracy when the loop is restored.

## INTERFACING WITH A COMPUTER

It is recommended that external latches are used to enable data to be transferred onto a computer data bus. One method is shown in the diagram. Using this method will mean that the latches are constantly updated by the BUSY signal, while at the same time enabling inputs to be made to the computer by means of normal data transfer procedures. The AC1755 mounting card contains these external components.


## Suggested External Computer Interface Circuitry

## THEORY OF OPERATION

If the unit is a Synchro to Digital Converter, then the 3 wire synchro output will be connected to $\mathrm{S} 1, \mathrm{~S} 2$ and S 3 on the module and the Scott T transformer pair will convert these signals into resolver format.

$$
\begin{array}{ll}
\text { i.e., } & \mathrm{V}_{1}=\mathrm{K} \mathrm{E}_{\mathrm{O}} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& \mathrm{~V}_{2}=\mathrm{K} \mathrm{E}_{\mathrm{O}} \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{array}
$$

Where $\theta$ is the angle of the Synchro Shaft.
If the unit is a Resolver to Digital Converter, then the 4 wire resolver output will be connected to S1, S2, S3 and S4 on the module and the microtransformer will act purely as an isolator.
To understand the conversion process, then assume that the current word state of the up-down counter is $\phi$.
The $V_{1}$ is multiplied by $\operatorname{Cos} \phi$ and $V_{2}$ is multiplied by $\operatorname{Sin} \phi$. to give
$\mathrm{K}_{\mathbf{O}} \operatorname{Sin} \omega t \operatorname{Sin} \theta \operatorname{Cos} \phi$ and $\mathrm{KE}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Cos} \theta \operatorname{Sin} \phi$


These signals are subtracted by the error amplifier to give:

$$
\begin{aligned}
& K E_{O} \operatorname{Sin} \omega t(\operatorname{Sin} \theta \operatorname{Cos} \phi-\operatorname{Cos} \theta \operatorname{Sin} \phi) \\
\text { or } & \mathrm{KE}_{\mathrm{O}} \operatorname{Sin} \omega t \operatorname{Sin}(\theta-\phi)
\end{aligned}
$$

A phase sensitive detector, integrator and Voltage Controlled Oscillator (VCO) form a closed loop system which seeks to null $\operatorname{Sin}^{\prime}(\theta-\phi)$.

When this is accomplished, the word state of the up-down counter ( $\phi$ ), equals within the rated accuracy of the converter, the synchro shaft angle $\theta$.

## CONNECTING THE CONVERTER

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, are $\pm 15 \mathrm{~V}$ and 5 V . They must be connected to the " $\pm 15 \mathrm{~V}$ " and " 5 V " pins with the common connection to the ground pin GND.

It is suggested that $0.1 \mu \mathrm{~F}$ and $6.8 \mu \mathrm{~F}$ capacitors be placed in parallel from +15 V to GND, from -15 V to GND and from +5 V to GND.

The digital output is taken from pins:
1 through to 10 for the SDC1702
1 through to 12 for the SDC1700
1 through to 14 for the SDC1704
Pin 1 represents the MSB in each case. The reference connections are made to pins " $\mathrm{R}_{\mathrm{HI}}$ " and " $\mathrm{R}_{\mathrm{LO}}$ ".
In the case of a Synchro, the signals are connected to " S 1 ", "S2" and "S3" according to the following convention:

$$
\begin{aligned}
& \mathrm{E}_{\mathbf{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin} \theta \\
& \mathrm{E}_{\mathbf{S} 3}-\mathrm{S}_{2}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{~S} \operatorname{Sin}\left(\theta+120^{\circ}\right) \\
& \mathrm{E}_{\mathbf{S} 2-\mathrm{S} 1}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}\left(\theta+240^{\circ}\right)
\end{aligned}
$$

For a resolver, the signals are connected to " S 1 ", " S 2 ", " S 3 " and " S 4 " according to the following convention:

$$
\begin{aligned}
& \mathrm{E}_{\mathbf{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathbf{R L O}}-\mathbf{R H I}^{\operatorname{Sin} \omega t \operatorname{Sin} \theta} \\
& \mathrm{E}_{\mathbf{S} 2}-\mathbf{S} 4=\mathrm{E}_{\mathbf{R H I}}-\mathrm{RLO}^{\operatorname{Sin} \omega t \operatorname{Cos} \theta}
\end{aligned}
$$

The analog voltage representing velocity is available between "VEL" and "GND".
The "BUSY" and "INHIBIT" pin (if used), should be connected as described under the heading "Data Transfer".

NOTE: If the INHIBIT pin is used (i.e., driven to 0 volts), the control loop will be opened and a finite time will be required (see spec) for the converter to recover.


## RESISTIVE SCALING OF INPUTS

A unique feature of the SDC1700 series of converters is that the inputs can be resistively, scaled to accommodate any range of input signal and reference voltages.
This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered. In addition it should be noted that a 400 Hz unit will operate from a 2.6 kHz reference. It will however have the velocity and acceleration characteristics as specified for the 400 Hz converter. A 60 Hz converter will operate from a 400 Hz reference and will have the velocity and acceleration characteristics as specified for the 60 Hz converter.
To calculate the values of the external scaling resistors for a synchro converter, add $1.11 \mathrm{k} \Omega$ in series with $\mathrm{S} 1, \mathrm{~S} 2$ and S 3 per extra volt in the case of the signal, and $2.2 \mathrm{k} \Omega$ in the case of the reference. In the case of a resolver converter add
$2.22 \mathrm{k} \Omega$ per extra volt in series with S 1 and S 2 for the signal and $2.2 \mathrm{k} \Omega$ per extra volt in series with $\mathrm{R}_{\mathrm{HI}}$ for the reference.
For example, assume that we have an 11.8 volt line to line signal/ 26.0 volt reference converter, and we wish to use a 60 volt line to line signal with a 115 volt reference.
Thus in each signal input line, the extra voltage capability required is:

$$
60-11.8=48.2 \text { volts }
$$

Therefore each resistors needs to have a value of 48.2 x $1.11=53.5 \mathrm{k} \Omega$. In the case of the reference, the extra voltage capability required is:

$$
115-26.0=89 \text { volts }
$$

Therefore the resistor needs to have a value of:

$$
89.0 \times 2.2=195.8 \mathrm{k} \Omega
$$

Thus the inputs can be scaled as in the diagram below.


NOTE
IN THE CASE OF R1, R2 AND R3. THE RATIO ERRORS BETWEEN THE RESISTANCES IS MORE IMPORTANT THAN THE ABSOLUTE RESISTANCE VALUES.
IN GENERAL A $1 \%$ RATIO ERROR WILL GIVE RISE TO AN EXTRA INACCURACY OF 17 ARC-MINUTES WHILE A RATIO ERROR OF $0.1 \%$ WILL GIVE RISE TO AN EXTRA INACCURACY OF 1.7 ARC-MINUTES. the absolute value of $R_{F}$ is not critical.

BIT WEIGHT TABLE

| Bit Number | Weight in Degrees |
| :--- | :---: |
| $1(\mathrm{MSB})$ | 180.0000 |
| 2 | 90.0000 |
| 3 | 45.0000 |
| 4 | 22.5000 |
| 5 | 11.2500 |
| 6 | 5.6250 |
| 7 | 2.8125 |
| 8 | 1.4063 |
| 9 | 0.7031 |
| 10 (LSB for SDC1702) | 0.3516 |
| 11 | 0.1758 |
| 12 (LSB for SDC1700) | 0.0879 |
| 13 | 0.0439 |
| 14 (LSB for SDC1704) | 0.0220 |



## VELOCITY PIN

This pin provides a voltage output which is proportional to the angular velocity of the input. The voltage goes negative for an increasing digital angle and goes positive for a decreasing digital angle.
The characteristics of the velocity pin output are given in the table below.

| Scaling of Output Voltage <br> for One Fifth max Velocity | 2 Volts (Nominal) |
| :--- | :---: |
| Output Voltage Temp. Coeff. | $0.05 \% /^{\circ} \mathrm{C}$ of |
|  | Output |

The velocity voltage can be used in closed loop servo systems for stabilization instead of a tachometer.

The SDC1700/2/4 velocity outputs do not have the disadvantages of being inefficient at low speeds and do not need gearing required by tachometers. In addition, the output is available at no extra cost.
For other velocity output scaling and linearity consult the factory.

Two examples of the use of the velocity pin are shown in the diagram below.


Diagram showing a velocity feed forward application. The SDC is used to produce the demanded velocity from Synchro form inputs.


Diagram showing the velocity voltage being used to stabilize an electro-mechanical control loop

## APPLICATIONS OF SYNCHRO TO DIGITAL

 CONVERTERSSDCs can be used in a variety of ways in control loops as well as for the conversion of angular data into a form which is readily acceptable to digital displays or computers.
The diagram below shows an SDC being used in a digitally controlled feedback loop.


## An SDC Being Used in a Digitally Controlled Feedback Loop

Such loops as shown in the diagram above require the high dynamic performance of the SDC1700 series converters. It should be noted that in this application, the SDC1700 series will replace conventional tachometers and phase sensitive detectors while at the same time provide digital position feedback.
Many synchro systems employ a two speed, geared arrangement utilizing one synchro for the fine shaft and one for the coarse. An example of this type is shown below.


## Diagram Showing Coarse/Fine Synchro Processor System

In the above example, two tracking SDC's are being used to provide data for coarse/fine (two speed) data transmission systems.
The TSL1612 is a processor which combines the outputs of two SDC's to provide one output word of up to 19 bits in length.
The TSL1612 is available for any ratio between 2:1 and 36:1 and provides automatic compensation for misalignment of the coarse synchro relative to its shaft. It also corrects for any overlap between the digits of the coarse and fine shafts.

## MEAN TIME BETWEEN FAILURES (M.T.B.F.)

The estimated mean time between failures is given as follows:

$$
\begin{array}{ll}
\text { SDC1700/2 } & 174,000 \text { Hours } \\
\text { SDC1704 } & 167,000 \text { Hours }
\end{array}
$$

Further information relating to M.T.B.F. and to the quality control and test procedures employed by us can be obtained from the factory on request.

## TRANSFER FUNCTION

The transfer function of the SDC1700/2 and SDC1704, 400 Hz versions, is given below.

For the transfer functions of the other models or for a detailed analysis of those given here, please contact us.

SDC1700/2 400 Hz
$\frac{\theta_{0}}{\theta_{1}}=\frac{8.8 \times 10^{7}\left(1+6.8 \times 10^{-3} \mathrm{~s}\right)}{\mathrm{s}^{3}+8.04 \times 10^{2} \mathrm{~s}^{2}+6.1 \times 10^{5} \mathrm{~s}+8.8 \times 10^{7}}$
SDC1704 400Hz
$\frac{\theta_{0}}{\theta_{1}}=\frac{2.95 \times 10^{7}\left(1+8.2 \times 10^{-3} \mathrm{~s}\right)}{\mathrm{s}^{3}+8.05 \times 10^{2} \mathrm{~s}^{2}+1.95 \times 10^{5} \mathrm{~s}+2.95 \times 10^{7}}$

## CARD MOUNTING

All the converters can be mounted on an AC1755 mounting card. This card contains the latches described under the "Data Transfer" heading, which are necessary to transfer the data on to a computer bus system, and sockets for the converter.
The latches have a tri-state output to facilitate ease of use.
The AC1755 also contains facilities for the inclusion of input signal and reference scaling resistors as described under the heading "Resistive Scaling of Inputs".

The card uses a $22 / 220.156^{\prime \prime}$ pitch edge connector. The pin out is shown below. If it is not required to use the external latches, they can be jumpered on the board.

AC1755 MOUNTING CARD
Dimensions shown in inches and ( mm ).


EDGE CONNECTIONS AC1755

| EDGE CONNECTIONS <br> Edge Pin <br> Number | Function | AC1755 <br> Edge Pin <br> Letter | Function |
| :---: | :---: | :---: | :--- |
| 1 | R (Lo) | A | Tri-State Enable |
| 2 | R (Hi) | F | +15 V |
| 3 | S3 | H | +15 V |
| 4 | S2 | J | -15 V |
| 5 | S1 | K | -15 V |
| 6 | S4 | L | GND |
| 8 | VEL | M | GND |
| 13 | BUSY | N | +5V |
| 15 | INHIBIT | P | +5V |
| 16 | BIT 14 | T | BIT 7 |
| 17 | BIT 13 | U | BIT 6 |
| 18 | BIT 12 | Y | BIT 5 |
| 19 | BIT 11 | W | BIT 4 |
| 20 | BIT 10 | X | BIT 3 |
| 21 | BIT 9 | Y | BIT 2 |
| 22 | BIT 8 | Z | BIT 1 |

NOTE: SDC1702 does not use pins 16, 17, 18 or 19. SDC1700 does not use pins 16 and 17.

## ORDERING INFORMATION

Parts should be ordered by the appropriate part number (i.e.,

SDC1700, SDC1702, SDC1704) followed by the appropriate XYZ option code.
If the unit is to be a Resolver to Digital Converter, the SDC should be replaced by RDC in the part number.
The XYZ options are as follows:
X signifies the operating temperature range and the options are:
$X=5$ signifies 0 to $+70^{\circ} \mathrm{C}$ (commercial) temperature.
$\mathrm{X}=6$ signifies $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ (extended) temperature.
$Y$ signifies the reference frequency and the options are:
$Y=1$ signifies 400 Hz
$\mathrm{Y}=2$ signifies 60 Hz *
$\mathrm{Y}=4$ signifies 2.6 kHz
Z signifies the input signal and reference voltages and whether the converter is an SDC or an RDC. The options are:
$Z=1$ signifies synchro, signal 11.8 V rms, reference 26 V rms
$\mathrm{Z}=2$ signifies synchro, signal 90 V rms , reference 115 V rms
$\mathrm{Z}=3$ signifies resolver, signal 11.8 V rms, reference 11.8 V rms
$Z=4$ signifies resolver, signal 26 V rms , reference 26 V rms
$\mathrm{Z}=8$ signifies resolver, signal 11.8 V rms, reference 26 V rms
Thus, for example, an SDC1704 with a commercial ( 0 to $+70^{\circ} \mathrm{C}$ ) operating range, using a $400 \mathrm{~Hz}, 26 \mathrm{~V}$ reference with an 11.8 V signal would be ordered as an SDC1704511.
For other than these options, consult the factory.

## CAUTIONS

Do not reverse the power supplies.
Do not connect signal and/or reference inputs to other than $\mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S} 3, \mathrm{~S} 4, \mathrm{R}_{\mathrm{HI}}$ or $\mathrm{R}_{\mathrm{LO}}$.
Do not connect signals and/or references to a lower voltage rated converter. (Such as a 115 V Synchro into a 26 V Converter).

Misconnections as per the above will damage the units and void the warranty.

## OTHER PRODUCTS

The SDC1700/2/4 converters are just a few of the modules and instruments concerned with Synchro and Resolver conversion manufactured by us.
Other products are listed below and technical data is available. If you have any questions about our products or require advice about the use of them for a particular application, please contact our Applications Engineering Department.

## TWO SPEED PROCESSORS

Which utilize the digital outputs of two SDCs in a 2 speed coarse/fine system to produce one combined digital word of up to 19 bits in length. The TSL1612 in particular is available for any ratio between $2: 1$ and $36: 1$.

## DIGITAL TO SYNCHRO CONVERTERS

Resolutions of between 10 and 14 bits are available.
BCD OUTPUT SYNCHRO TO DIGITAL CONVERTERS
The SBCD1752 and SBCD1753 are converters with a BCD instead of a binary output based upon the SDC1700. They have outputs of $\pm 180.0$ degrees and 0 to 360.0 degrees respectively.

[^62]
# Synchro to Digital Converters 



FEATURES<br>Three-State Latched Output<br>Continuous Tracking Even During Data Transfer<br>Simple Data Transfer Facility<br>Low Profile $0.35^{\prime \prime}$ ( 8.9 mm )<br>Internal Transformers for $60 \mathrm{~Hz}, 400 \mathrm{~Hz}$ and 2.6 kHz References Signal and Reference Voltage Scaling with External Resistors<br>High Tracking Rates ( $50 \mathrm{revs} / \mathrm{sec}$ )<br>Lightweight 3.3 oz . ( 93 gms )<br>MIL Spec/Hi Rel Options Available

APPLICATIONS
Servo Mechanisms
Retransmission Systems
Coordinate Conversion
Antenna Monitoring
Simulators
Industrial Controls
Artillery Fire Control Systems
Machine Tool Control Systems

## GENERAL DESCRIPTION

The SDC1725 and SDC1726 are modular, continuous tracking Synchro/Resolver to Digital Converters which employ a type 2 servo loop and contain three-state latches on the digital outputs.
The input signals can be either 3 wire synchro plus reference or 4 wire resolver plus reference depending on the option. The outputs will be presented in TTL compatible parallel natural binary, buffered by three-state latches.
The three-state output facility not only simplifies multiplexing of more than one device onto a single data bus but also enables the "INHIBIT" to be used without opening the internal converter loop.
Another outstanding feature of these converters is the use of precision Scott T and reference microtransformers. This has made it possible to include internal transformers, even on the 60 Hz options, and yet obtain a profile height lower than any other modular Synchro/Resolver to Digital Converter currently available.


## MODELS AVAILABLE

The two Synchro/Resolver to Digital Converters described in this data sheet differ primarily in the areas of resolution and accuracy as follows:
Model SDC1725XYZ is a 12 -bit converter with an overall accuracy of $\pm 3.2$ arc-minutes $\pm 1$ LSB and a resolution of 5.3 arc-minutes.
Model SDC1726XYZ is a 10 -bit converter with an overall accuracy of $\pm 22$ arc-minutes and a resolution of 21 arc-minutes.

The XYZ code defines the option as follows: (X) signifies the operating temperature range, $(\mathrm{Y})$ signifies the reference frequency, $(\mathrm{Z})$ signifies the signal and reference voltage and whether it will accept synchro or resolver format.
More information about the option code is given under the heading of "Ordering Information".

[^63]
## SPECIFICATIONS <br> (typical at $+25^{\circ} \mathrm{C}$ unless otherwise stated)

| Models | SDC1725 | SDC1726 |
| :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ <br> (max Error all Options) | $\pm 3.2$ arc-minutes $\pm 1 \mathrm{LSB}$ | $\pm 22$ arc-minutes |
| RESOLUTION | 12 Bits | 10 Bits |
| OUTPUT | 12-Bits Parallel Natural Binary | 10-Bits Parallel Natural Binary |
| SIGNAL AND REFERENCE FREQUENCY | $60 \mathrm{~Hz}, 400 \mathrm{~Hz}, 2.6 \mathrm{kHz}$ | * |
| SIGNAL VOLTAGE (Line to Line) <br> Low Level <br> High Level | $\begin{aligned} & 11.8 \mathrm{~V} \mathrm{rms} \\ & 90.0 \mathrm{~V} \mathrm{rms} \end{aligned}$ | * |
| SIGNAL IMPEDANCES <br> Low Level <br> High Level | $26 \mathrm{k} \Omega$ Resistive $200 \mathrm{k} \Omega$ Resistive | * |
| REFERENCE VOLTAGE <br> Low Level <br> High Level | 26 V rms (11.8V Signal) <br> 115 V rms (90.0V Signal) | * |
| REFERENCE IMPEDANCE <br> Low Level <br> High Level | $56 \mathrm{k} \Omega$ (26V Reference) <br> $270 \mathrm{k} \Omega$ (115V Reference) <br> (Impedance is Resistive) | * |
| TRANSFORMER ISOLATION | 500 V dc | * |
| TRACKING RATE (Minimum) <br> 60 Hz Options 400 Hz Options 2.6 kHz Options | 5 Revolutions Per Second 36 Revolutions Per Second 50 Revolutions Per Second | * |
| ACCELERATION <br> Constant $\mathrm{K}_{\mathrm{a}}$ 60 Hz Options 400 Hz Options 2.6 kHz Options | $\begin{aligned} & 2000 / \mathrm{sec}^{2} \\ & 120,000 / \mathrm{sec}^{2} \\ & 600,000 / \mathrm{sec}^{2} \end{aligned}$ | , |
| STEP RESPONSE ( $179^{\circ}$ Step) <br> (For 1LSB Error) 60 Hz Options 400 Hz Options 2.6 kHz Options | 1.5 sec <br> 125 ms <br> 50 ms | * |
| POWER LINES | $\begin{aligned} & +15 \mathrm{~V} @ 25 \mathrm{~mA} \\ & -15 \mathrm{~V} @ 25 \mathrm{~mA} \\ & +5 \mathrm{~V} @ 120 \mathrm{~mA} \\ & \hline \end{aligned}$ | * |
| POWER DISSIPATION | 1.35 Watts | * |
| DATA LOGIC OUTPUTS ${ }^{2}$ <br> (TTL Compatible) | 6TTL Loads All Options | * |
| BUSY LOGIC OUTPUT LOADING ${ }^{2}$ | 2TTL Loads | * . |
| BUSY LOGIC OUTPUT WIDTH ${ }^{2}$ | 330ns max, 200ns min | * |
| INHIBIT INPUT (TO INHIBIT) | Logic "0" 1 TTL Load | * |
| ENABLE INPUT (TO ENABLE) | Logic " 0 " 1 TTL Load | * |
| WARM UP TIME | 1 sec to Rated Accuracy | * |
| TEMPERATURE RANGE Operating <br> Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \text { Standard } \\ & -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { Extended } \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | * |
| DIMENSIONS | $\begin{aligned} & 3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.35^{\prime \prime} \\ & (79.4 \times 66.7 \times 8.9 \mathrm{~mm}) \end{aligned}$ |  |
| WEIGHT | $3.3 \mathrm{ozs}(93 \mathrm{gms})$ | * |

*Specifications the same as for SDC1725.
NOTES
${ }^{1}$ Specified over the appropriate operating temperature range and for: (a) $\pm 10 \%$ signal and reference amplitude
variation; (b) $10 \%$ signal and reference harmonic distortion; (c) $\pm 5 \%$ power supply variation; and (d) $\pm 10 \%$
variation in reference frequency.
${ }^{2}$ Schottky logic loading rules apply.
Specifications subject to change without notice.

## THEORY OF OPERATION

If the unit is a Synchro to Digital Converter the 3 wire synchro output will be connected to S1,S2 and S3 on the module and the Scott T transformer pair will convert these signals into resolver format.

$$
\text { i.e., } \quad \begin{aligned}
& V_{1}=K E_{O} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& \\
& V_{2}=K E_{O} \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

Where $\theta$ is the angle of the synchro shaft.
If the unit is a Resolver to Digital Converter, the 4 wire resolver output will be connected to S1,S2, S3 and S4 on the module and the microtransformers will act purely as isolators.
To understand the conversion process, assume that the current word state of the up-down counter is $\phi$.
Then $\mathrm{V}_{1}$ is multiplied by $\operatorname{Cos} \phi$ and $\mathrm{V}_{2}$ is multiplied by $\operatorname{Sin} \phi$ to give:
$\mathrm{K}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin} \theta \operatorname{Cos} \phi$
and
$K E_{O} \operatorname{Sin} \omega t \operatorname{Cos} \theta \operatorname{Sin} \phi$
These signals are subtracted by the error amplifier to give:

$$
\begin{aligned}
& \text { or } \quad \begin{array}{l}
\mathrm{O} \operatorname{Sin} \omega \mathrm{t}(\operatorname{Sin} \theta \operatorname{Cos} \phi-\operatorname{Cos} \theta \operatorname{Sin} \phi) \\
\\
\mathrm{K} \mathrm{E}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{Sin}(\theta-\phi)
\end{array} .
\end{aligned}
$$

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null $\operatorname{Sin}(\theta-\phi)$.
When this is accomplished, the word state of the up-down counter $(\phi)$ equals, within the rated accuracy of the converter, the synchro shaft angle $\theta$.
Assuming that the "INHIBIT" is at a logic high state, then the digital word $\phi$ will be strobed into the latches 150 ns after the up-down counter has been updated. If the three state "EN$\overline{\mathrm{ABLE}}$ " is at a logic low, then the digital output word will be presented to the output pins of the module.

## DATA TRANSFER

Data transfer from the SDC1725 and SDC1726 is very straightforward.

Consider the timing sequence shown in the timing diagram which assumes that the input to the converter is changing.
From this diagram, it can be seen that there are two ways to transfer data.
One method is to detect the state of the BUSY signal, which is high for 330 ns while the up-down counters and latches are settling, and transfer data when it is in a low state.
However, a much more satisfactory method is to use the "INHIBIT"'input. As can be seen from the functional diagram application of the "INHIBIT" prevents the two monostables being triggered and consequently the latches being updated. Therefore, it follows that data will always be valid from 330 ns after the INHIBIT has been taken to a logic low state. It can also be seen that this method of data transfer is valid regardless of when the INHIBIT is applied.

The three-state ENABLE can be used at any time in order to present the data in the latches to the output pins. A logic low on this pin will cause the data to be presented to the outputs.

Note that the operation of the internal converter loop cannot be affected in any way by the logic state present on the INHIBIT and ENABLE pins.


Functional Diagram SDC1725

## CONNECTING THE CONVERTER

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, should be connected to the " +15 V ", " -15 V " and " +5 V " pins with the common connection to the ground pin "GND". It is suggested that a parallel combination of a $0.1 \mu \mathrm{~F}$ and a $6.8 \mu \mathrm{~F}$ capacitor is placed in each of the three positions from " +15 V " to "GND", from " -15 V " to "GND" and from " +5 V " to "GND".
The digital output is taken from pins:
" 1 " through to " 10 " for the SDC1726
" 1 " through to " 12 " for the SDC1725
Pin " 1 " represents the MSB in each case.

The reference connections are made to " $\mathrm{R}_{\mathrm{HI}}$ " and " $\mathrm{R}_{\mathrm{LO}}$ ". In the case of a Synchro the signals are connected to " S 1 ", "S2" and "S3" according to the following convention:

$$
\begin{aligned}
& \mathbf{E}_{\mathbf{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RH}_{1} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& \mathbf{E}_{\mathbf{S} 3-\mathbf{S} 2}=\mathbf{E}_{\mathbf{R L O}}-\mathbf{R H I} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}\left(\theta+120^{\circ}\right) \\
& \mathrm{E}_{\mathbf{S} 2}-\mathrm{S}_{1}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI}^{\operatorname{Sin} \omega t} \operatorname{Sin}\left(\theta+240^{\circ}\right)
\end{aligned}
$$

For a resolver, the signals are connected to " S 1 ", ' S 2 ", " S 3 " and " S 4 " according to the following convention:

$$
\begin{aligned}
& E_{S 1}-S_{3}=E_{R L O}-\text { RHI }^{\operatorname{Sin} \omega t \operatorname{Sin} \theta} \\
& E_{S 2}-\mathrm{S}_{\mathrm{R}}=\mathrm{E}_{\mathrm{RH} 1}-\mathrm{RLO}^{\operatorname{Sin}} \omega \mathrm{Cos} \theta
\end{aligned}
$$

The "BUSY", "INHIBIT" and "ENABLE" pins should be connected as described under the heading "Data Transfer".

## RESISTIVE SCALING OF INPUTS

A feature of this range of converters is that the signal and reference inputs can be resistively scaled to accommodate any range of input signal and reference voltages.
This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.
To calculate the values of the external scaling resistors in the case of a Synchro Converter, add $1.11 \mathrm{k} \Omega$ per extra volt of signal in series with " S 1 ", " S 2 " and " S 3 ", and $2.2 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
In the case of a Resolver to Digital Converter, add $2.22 \mathrm{k} \Omega$ in series with " S 1 " and " S 2 " per extra volt of signal and $2.2 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
For example, assume that we have an 11.8 V line to line, 26 V reference Synchro Converter, and we wish to use it with a 60 V line to line signal with a 115 V reference.
In each signal input line, the extra voltage capability required is:

$$
60-11.8=48.2 \mathrm{~V}
$$

Therefore each one of the three resistors needs to have a value of:

$$
48.2 \times 1.11=53.5 \mathrm{k} \Omega
$$

Similarly the single resistor needed in series with " $\mathrm{R}_{\mathrm{HI}}$ " can be calculated as being $195.8 \mathrm{k} \Omega$.

The inputs of the converter can therefore be scaled as in the diagram below.

## USING THE CONVERTERS WITH OTHER THAN THE SPECIFIED REFERENCE FREQUENCY

A 60 Hz converter can be used from 50 Hz to 400 Hz , and a 400 Hz converter can be used from 400 Hz up to 2.6 kHz , but they will have the dynamic characteristics specified for the unit concerned.

note
IN THE CASE OF'THE SIGNAL RESISTORS THE RATIO ERRORS BETWEEN THE RESISTANCES IS MORE IMPORTANT THAN THE ABSOLUTE
RESISTANCE VALUES n General values.
IN GENERAL A $1 \%$ RATIO ERROR WILL GIVE RISE
TO AN EXTRA INACCURACY OF 17 ARC MINUTES TO AN EXTRA INACCURACY OF 17 ARC-MINUTES WHILE ARATIO ERROR OF $0.1 \%$ WILL GIVE RISE
TO AN EXTRA INACCURACY OF 1.7 ARC-MINUTES. the absolute value of $R_{F}$ is not critical.

## OUTLINE DIMENSIONS AND

 PIN CONNECTION DIAGRAM Dimensions shown in inches and (mm).MATING SOCKET: CAMBION 450-3388-01-03


## ORDERING INFORMATION

When ordering, the converter part numbers should be suffixed by an option code in order to fully define them. All the standard options and their option codes are shown below. For options not shown, please consult the factory.

| Part Number | Resolution | Operating Temp. Range L to L Voltage/Format | Ref. Voltage | Ref. Freq. |  |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- |
| SDC1725511 | 12 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 400 Hz |
| SDC1725611 | 12 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 400 Hz |
| SDC1725512 | 12 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 400 Hz |
| SDC1725612 | 12 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 400 Hz |
| SDC1725522 | 12 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 60 Hz |
| SDC1725622 | 12 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 60 Hz |
| SDC1726511 | 10 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 400 Hz |
| SDC1726611 | 10 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 400 Hz |
| SDC1726512 | 10 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 400 Hz |
| SDC1726612 | 10 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 40 Hz |
| SDC1726522 | 10 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 60 Hz |
| SDC1726622 | 10 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 60 Hz | 12-Bit Hybrid Synchro and Resolver to Digital Converters

ESCDC171/1142

FEATURES<br>Internal Isolating Transformers<br>Two Accuracy Options<br>Three-State Latched Output<br>Continuous Tracking-Even During Data Transfer Simple Data Transfer<br>Laser Trimmed-No External Adjustments<br>MIL Spec/Hi Rel Options Available<br>Hermetically Sealed

APPLICATIONS
Avionic Systems
Servo Mechanisms
Coordinate Conversion
Axis Transformation
Antenna Monitoring
Artillery Fire Control Systems
Engine Controllers

## GENERAL DESCRIPTION

The SDC1741 and SDC1742 are hybrid 12-bit output, continuous tracking synchro or resolver to digital converters which employ a type 2 servo loop and contain three-state latches on the digital outputs.
The input signals can either be 3 wire synchro plus reference or 4 wire resolver format plus reference depending on the option and the outputs are presented in TTL compatible parallel natural binary buffered by three-state latches.
The three state output facility, which has separate ENABLE inputs for the most significant 8 bits and the least significant 4 bits, not only simplifies multiplexing of more than one device onto a single data bus, but also enables the $\overline{\text { INHIBIT }}$ to be used without opening the internal converter loop.
An outstanding feature of these converters is that although the profile beight is only 0.26 inches ( 6.6 mm ) they contain internal transformers which provide for true isolation on the signal and reference inputs.
The SDC1741 and SDC1742 converters are hermetically sealed in a metal 32 pin dual in line package.
To ensure a level of reliability consistent with the performance, each converter receives a stringent pre-cap visual inspection, high temperature storage and temperature cycling, fine and gross leak testing, acceleration testing and operating burn-in.
The converters are also available processed in accordance with MIL-STD-883, Method 5008, Class B.


## MODELS AVAILABLE

The two converters described in this data sheet both have 12bit resolution and differ only in terms of accuracy as follows:

SDC1742XYZ has an accuracy of $\pm 3.2$ arc-minutes $\pm 1$ LSB.
SDC1741 XYZ has an accuracy of $\pm 10$ arc-minutes $\pm 1$ LSB.
The XYZ code defines the option as follows: ( X ) signifies the operating temperature range, $(\mathrm{Y})$ signifies the reference frequency, $(Z)$ signifies the signal and reference voltage and whether it will accept synchro or resolver format.

More information about the option code is given under the heading of "Ordering Information".

## THEORY OF OPERATION

If the unit is a Synchro to Digital Converter the 3 wire synchro output will be connected to S1, S2 and S3 on the module and the Scott T transformer pair will convert these signals into resolver format.

$$
\text { i.e., } \begin{aligned}
& V_{1}=K E_{O} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
V_{2} & =K E_{O} \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

Where $\theta$ is the angle of the synchro shaft.
If the unit is a Resolver to Digital Converter, the 4 wire resolver output will be connected to S1,S2, S3 and S4 on the module and the microtransformers will act purely as isolators.

To understand the conversion process, assume that the current word state of the up-down counter is $\phi$.

| Models | SDC1742 | SDC1741 |
| :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ |  |  |
| (Max Error on all Options) | $\pm 3.2$ arc-minutes $\pm 1$ LSB | $\pm 10$ arc-minutes $\pm 1$ LSB |
| RESOLUTION | 12 Bits | * |
| OUTPUT | 12-Bits Parallel Natural Binary | * |
| SIGNAL AND REFERENCE |  |  |
| FREQUENCY | 400 Hz or 2.6 kHz | * |
| SIGNAL VOLTAGE (Line to Line) | 90 V or 11.8 V rms | * |
| SIGNAL IMPEDANCE |  |  |
| 90 Volt Signal | $200 \mathrm{k} \Omega$ (Resistive) | * |
| 11.8 Volt Signal | $26 \mathrm{k} \Omega$ (Resistive) | * |
| REFERENCE VOLTAGE | $115 \mathrm{~V}, 26 \mathrm{~V}$ or 11.8 V rms | * |
| REFERENCE IMPEDANCE |  |  |
| 115 Volt Reference | $270 \mathrm{k} \Omega$ (Resistive) | * |
| 26 Volt Reference | $56 \mathrm{k} \Omega$ (Resistive) | * |
| 11.8 Volt Reference | $27 \mathrm{k} \Omega$ (Resistive) | * |
| TRANSFORMER ISOLATION | 350 V dc | * |
| TRACKING RATE (Minimum) | 18 Revolutions Per Second | * |
| ACCELERATION Constant $\mathrm{K}_{\mathrm{a}}$ | 85,000/sec ${ }^{2}$ | * |
| STEP RESPONSE ( $179^{\circ}$ Step for |  |  |
| POWER LINES | +15V@ 25 mA (Max) | * |
|  | -15V@ 25 mA (Max) | * |
|  | +5V@150mA (Max) | * |
| POWER DISSIPATION | 1.5 Watts (Max) | * |
| DATA LOGIC OUTPUTS ${ }^{2}$ | 6TTL Loads | * |
| BUSY LOGIC OUTPUT LOADING ${ }^{2}$ | 2TTL Loads | * |
| BUSY LOGIC OUTPUT WIDTH | $3 \mu \mathrm{~s}$ (Max) | * |
| INHIBIT INPUT (TO INHIBIT) | Logic "0" 1TTL Load | * |
| ENABLE INPUTS ${ }^{3}$ (TO ENABLE) | Logic "0" 1TTL Load | * |
| TEMPERATURE RANGE |  |  |
| Operating | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * |
| DIMENSIONS | $1.74{ }^{\prime \prime} \times 1.14^{\prime \prime} \times 0.26^{\prime \prime}$ | * |
|  | $(44.2 \times 28.9 \times 6.6 \mathrm{~mm})$ | * |
| WEIGHT | $0.7025 \mathrm{ozs}(20 \mathrm{gms})$ | * |

*Specifications the same as for SDC1742.
NOTES
${ }^{1}$ Specified over the appropriate operating temperature range and for: (a) $\pm 10 \%$ signal and reference amplitude variation; (b) $10 \%$ signal and reference harmonic distortion; (c) $\pm 5 \%$ power supply variation; and (d) $\pm 10 \%$ variation in reference frequency (see also note 2 ).
${ }^{2}$ Schottky logic loading rules apply.
${ }^{3}$ ENABLEM enable most significant 8 bits.
ENABLE $L$ enable least significant 4 bits.
Specifications subject to change without notice.

Then $\mathrm{V}_{1}$ is multiplied by $\operatorname{Cos} \phi$ and $\mathrm{V}_{2}$ is multiplied by $\operatorname{Sin} \phi$ to give:

$K_{\mathrm{K}} \mathrm{E}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin} \theta \operatorname{Cos} \phi$<br>and<br>$K_{\mathrm{E}} \operatorname{Sin} \omega t \operatorname{Cos} \theta \operatorname{Sin} \phi$

These signals are subtracted by the error amplifier to give:

$$
\mathrm{K}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t}(\operatorname{Sin} \theta \operatorname{Cos} \phi-\operatorname{Cos} \theta \operatorname{Sin} \phi)
$$

or
$K E_{O} \operatorname{Sin} \omega t \operatorname{Sin}(\theta-\phi)$
A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null $\operatorname{Sin}(\theta-\phi)$.
When this is accomplished, the word state of the up-down counter $(\phi)$ equals, within the rated accuracy of the converter, the synchro shaft angle $\theta$.
Assuming that the " $\overline{\mathrm{INHIBIT}}$ " is at a logic high state, then the digital word $\phi$ will be strobed into the latches $1 \mu$ s after the updown counter has been updated. If the three state "ENABLE" is at a logic low, then the digital output word will be presented to the output pins of the module.


Functional Diagram SDC1741 and SDC1742

## DATE TRANSFER

Data transfer from the converters is straightforward.
Consider the timing sequence shown in the timing diagram which assumes that the input to the converter is changing.
From this diagram, it can be seen that there are two ways to transfer data.
One method is to detect the state of the BUSY signal, which is high for up to 2.0 microseconds (typical) while the updown counters and latches are settling, and transfer data when it is in a low state.
However, a much more satisfactory method is to use the "INHIBIT"'input. As can be seen from the functional diagram application of the "INHIBIT"' prevents the two monostables being triggered and consequently the latches being updated. Therefore, it follows that data will always be valid after $3 \mu \mathrm{~s}$ has elapsed from the application of the $\overline{\text { INHIBIT }}$ (i.e. taken to logic low). It can also be seen that this method of data transfer is valid regardless of when the INHIBIT is applied.
The three-state ENABLE can be used at any time in order to present the data in the latches to the output pins. $\overline{\text { ENABLE }} \bar{M}$ enables the most significant 8 bits while ENABLE $\bar{L}$ enables the least significant 4 bits.

Note that the operation of the internal converter loop cannot be affected in any way by the logic state present on the INHIBIT and ENABLE pins.


| Bit Number | Weight in Degrees |
| :---: | :---: |
| 1 (MSB) | 180.0000 |
| 2 | 90.0000 |
| 3 | 45.0000 |
| 4 | 22.5000 |
| 5 | 11.2500 |
| 6 | 5.6250 |
| 7 | 2.8125 |
| 8 | 1.4063 |
| 9 | 0.7031 |
| 10 | 0.3516 |
| 11 | 0.1758 |
| 12 (LSB) | 0.0879 |
|  | Bit Weight Table |

## CONNECTING THE CONVERTER

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, should be connected to the " +15 V ", " -15 V " and " +5 V " pins with the common connection to the ground pin "GND". It is suggested that a parallel combination of a $0.1 \mu \mathrm{~F}$ and a $6.8 \mu \mathrm{~F}$ capacitor is placed in each of the three positions from " +15 V " to "GND", from " -15 V " to "GND" and from " +5 V " to "GND".
The pin marked "case" is connected electrically to the case and ṣhould be taken to a convenient zero volt potential in the system.
The digital output is taken from Pin " 1 " through to " 12 " where Pin " 1 " is the MSB.

The reference connections are made to " $\mathrm{R}_{\mathrm{HI}}$ " and " $\mathrm{R}_{\mathrm{LO}}$ ". In the case of a Synchro the signals are connected to "S1", "S2" and "S3" according to the following convention:

$$
\begin{aligned}
& \mathrm{E}_{\mathrm{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RL} L O}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin} \theta \\
& \mathrm{E}_{\mathrm{S} 3}-\mathrm{S} 2=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}\left(\theta+120^{\circ}\right) \\
& \mathrm{E}_{\mathrm{S} 2-\mathrm{S} 1}=\mathrm{E}_{\mathrm{RL} O}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}\left(\theta+240^{\circ}\right)
\end{aligned}
$$

For a resolver, the signals are connected to " S 1 ", " S 2 ", " S 3 " and " S 4 " according to the following convention:

$$
\begin{aligned}
& E_{S 1}-S 3=E_{R L O}-R_{H I} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& E_{S 2}-S 4=E_{R H I}-R_{L O} \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

The "BUSY", "INHIBIT" and "ENABLE" pins should be connected as described under the heading "Data Transfer"

## RESISTIVE SCALING OF INPUTS

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate any range of input signal and reference voltages.
This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.
To calculate the values of the external scaling resistors in the case of a Synchro Converter, add $1.11 \mathrm{k} \Omega$ per extra volt of signal in series with "S1", "S2" and "S3", and $2.2 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
In the case of a Resolver to Digital Converter, add $2.22 \mathrm{k} \Omega$ in series with " S 1 " and " S 2 " per extra volt of signal and $2.2 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
MEAN TIME BETWEEN FAILURES (MTBF)
The calculated MTBF in an airborne inhabited environment at $+25^{\circ} \mathrm{C}$ is in excess of 200,000 hours.

## PACKAGING SPECIFICATIONS

Dimensions shown in inches and (mm).


## PROCESSING FOR HIGH RELIABILITY

## STANDARD PROCESSING

As part of the standard manufacturing procedure, all converters receive the following processing:

## PROCESS

1. Pre-Cap Visual Inspection
2. Stabilization Bake
3. Temperature Cycling
4. Constant Acceleration
5. Seal, Test, Fine and Gross
6. Operating Burn-In

## CONDITIONS

In-House Criteria
24 hours @ $+150^{\circ} \mathrm{C}$
10 cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 5000G
In-House Criteria
24 hours @ $+125^{\circ} \mathrm{C}$

## PROCESSING TO MIL-STD-883

All models ordered to the requirements of MIL-STD-883, Method 5008 , Class B are identified with a $/ 883 \mathrm{~B}$ suffix, and receive the following processing:

1. Pre-Cap Visual Inspection
2. Stabilization Bake
3. Temperature Cycling
4. Constant Acceleration
5. Seal, Test, Fine and Gross
6. Operating Burn-In
7. Final Electrical Testing
8. External Visual Inspection

## 2017

1008, 24 hours @ $+150^{\circ} \mathrm{C}$
1010, Test Condition C, 10 cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
2001, Y 1 plane, 5000G
1014, Test Condition A and C
1015, Test Condition B, 160

$$
\text { hours @ }+125^{\circ} \mathrm{C}
$$

Performed at max and min operating temperatures

## ORDERING INFORMATION

When ordering, the converter part numbers should be suffixed by an option code in order to fully define them. All the standard options and their option codes are shown below. For options not shown, please consult the factory.

| Part Number | Accuracy |
| :--- | :--- |
| SDC1742411 | $\pm 3.2$ arc-minutes $\pm 1$ LSB |
| SDC1742412 | $\pm 3.2$ arc-minutes $\pm 1$ LSB |
| RDC1742413 | $\pm 3.2$ arc-minutes $\pm 1$ LSB |
| RDC1742418 | $\pm 3.2$ arc-minutes $\pm 1$ LSB |
| SDC1741411 | $\pm 10$ arc-minutes $\pm 1$ LSB |
| SDC1741412 | $\pm 10$ arc-minutes $\pm 1$ LSB |
| RDC1741413 | $\pm 10$ arc-minutes $\pm 1 \mathrm{LSB}$ |
| RDC1741418 | $\pm 10$ arc-minutes $\pm 1 \mathrm{LSB}$ |
| SDC1742441 | $\pm 3.2$ arc-minutes $\pm 1 \mathrm{LSB}$ |
| SDC1742442 | $\pm 3.2$ arc-minutes $\pm 1 \mathrm{LSB}$ |
| RDC1742443 | $\pm 3.2$ arc-minutes $\pm 1 \mathrm{LSB}$ |
| RDC1742448 | $\pm 3.2$ arc-minutes $\pm 1 \mathrm{LSB}$ |
| SDC1741441 | $\pm 10$ arc-minutes $\pm 1 \mathrm{LSB}$ |
| SDC1741442 | $\pm 10$ arc-minutes $\pm 1 \mathrm{LSB}$ |
| RDC1741443 | $\pm 10$ arc-minutes $\pm 1 \mathrm{LSB}$ |
| RDC1741448 | $\pm 10$ arc-minutes $\pm 1 \mathrm{LSB}$ |


| Ref. <br> Freq. | Signal Line to Line Voltage | 1/P Format | Ref. Voltage |
| :---: | :---: | :---: | :---: |
| 400 Hz | 11.8 Volts rms | Synchro | 26 Volts rms |
| 400 Hz | 90 Volts rms | Synchro | 115 Volts rms |
| 400 Hz | 11.8 Volts rms | Resolver | 11.8 Volts rms |
| 400 Hz | 11.8 Volts rms | Resolver | 26 Volts rms |
| 400 Hz | 11.8 Volts rms | Synchro | 26 Volts rms |
| 400 Hz | 90 Volts rms | Synchro | 115 Volts rms |
| 400 Hz | 11.8 Volts rms | Resolver | 11.8 Volts rms |
| 400 Hz | 11.8 Volts rms | Resolver | 26 Volts rms |
| 2.6 kHz | 11.8 Volts rms | Synchro | 26 Volts rms |
| 2.6 kHz | 90 Volts rms | Synchro | 115 Volts rms |
| 2.6 kHz | 11.8 Volts rms | Resolver | 11.8 Volts rms |
| 2.6 kHz | 11.8 Volts rms | Resolver | 26 Volts rms |
| 2.6 kHz | 11.8 Volts rms | Synchro | 26 Volts rms |
| 2.6 kHz | 90 Volts rms | Synchro | 115 Volts rms |
| 2.6 kHz | 11.8 Volts rms | Resolver | 11.8 Volts rms |
| 2.6 kHz | 11.8 Volts rms | Resolver | 26 Volts rms |

Note
If processing to MIL-STD-883B is required, and suffix $/ 883 \mathrm{~B}$ to the part number.

## FEATURES

5VA Output - Capable of Driving 4 Size 11 CT's Indefinite Short Circuit Protection
Metal Case Acts as Heatsink
Easily Mounted
Voltage Sensing Facility
Operation with No Derating Up to $+105^{\circ} \mathrm{C}$
Suitable for 50 to $\mathbf{4 0 0 H z}$ Operation

## APPLICATIONS

Can Be Used With the Digital Vector Generators (DTM1716 and DTM1717) to Drive Control Transformers (CT's)

## GENERAL DESCRIPTION

The SPA1695 is a two channel amplifier intended for use in conjunction with the DTM1716 and DTM1717 Digital Vector Generators for driving Control Transformers (CT's).
The unit is capable of supplying 5 VA to the load and therefore can be used in cases where the internal amplifiers of a Digita! to Synchro Converter are not sufficient (i.e., in general when the load exceeds 1.3 VA ).

The SPA1695 is contained in an aluminium case which has predrilled flanges for mounting purposes and excellent heatsinking properties.
The amplifier has no derating up to $+105^{\circ} \mathrm{C}$ and is indefinitely short circuit protected at $25^{\circ} \mathrm{C}$ ambient.
The unit accepts resolver format inputs (Sine and Cosine) at 7 volts rms max. The output of the amplifier is in resolver format at 7 volts rms max and should be fed into suitable transformers (see ordering information).
Voltage sensing pins are provided to compensate for any voltage drop which may occur between the output of the amplifier and the output transformer.

## MODELS AVAILABLE

The SPA1695 does not require any option numbers in order to fully specify it. The standard unit operates over the frequency range 50 to 400 Hz and over the temperature range of $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.


Implementation of the SPA 1695 Amplifier

## SCHEMATIC DIAGRAM OF AN SPA1695 AMPLIFIER BEING USED TO DRIVE A CONTROL TRANSFORMER (CT)

The above diagram shows a Digital Vector Generator being used in conjunction with the SPA1695 amplifier and external transformers to drive a Control Transformer.

The diagram illustrates the use of the Sine and Cosine feedback pins (" $\operatorname{Sin} \mathrm{F} / \mathrm{B}$ " and " $\operatorname{Cos} \mathrm{F} / \mathrm{B}$ ").

SPECIFICATIONS (typical at $25^{\circ} \mathrm{C}$ unless otherwise noted)


## CONNECTING THE SPA1695

The diagram shows the connection of the SPA1695 to the DTM1716 or DTM1717 Digital Vector Generator, and STM1686 output and reference transformers.


Diagram Showing Connection of the SPA 1695 to a DTM1716 or DTM1717 and STM1686
NOTES:

1. The "Sin F/B" and the "Cos F/B" pins of the SPA1695 should be connected directly the the "Sin" and "Cos" terminals on the output transformer at the transformer. This is to compensate for any drop in voltage along the connections between the "Sin $\mathrm{O} / \mathrm{P}$ " and "Cos O/P" pins of the amplifier and the transformer.
2. The " +15 V " and " -15 V " pins of the SPA 1695 should be connected to a regulated power supply in order to drive the internal operational amplifiers. The " $+15 \mathrm{~V}(\mathrm{P})$ " and " $-15 \mathrm{~V}(\mathrm{P})$ " are used for the output stage and these supplies need not be a precision source. The minimum voltage when considering all tolerances including ripple, should be between 14.75 and 20 volts.
3. The part of the $\mathbf{0}$ volt system local to the amplifier and converter should be tapped from the "GND(SIG)" pin on the transformer and should not interconnect with any other part of the 0 volt system by any other method (see above diagram).
4. In the above diagram, connection is also shown between the reference transformers, contained in the STM1686 and the Digital Vector Generator.

## USING TWO SPA1695 AMPLIFIERS IN PUSH-PULL CONFIGURATION

Twice the output power may be achieved by connecting the outputs from two SPA1695 amplifiers in push-pull configuration, the two devices being fed with out of phase signals.

For more information consult the factory.

## ADDITIONAL HEATSINKING

Although the SPA1695 case will provide the necessary heatsink properties to allow the amplifier to provide the 5VA power output over the full temperature range, it is recommended that additional heatsinking be provided where possible.

## ORDERING INFORMATION AND TRANSFORMER TYPE

Part number SPA1695 is sufficient to specify the amplifier no option codes are needed.

The transformers should be ordered according to the following:

## STM1686611

STM1686612

RTM1686618

STM168762.2
400 Hz , Synchro output, 11.8 volt signal, 26 volt reference.

400 Hz , Synchro output, 90 volt signal, 115 volt reference.

400 Hz , Resolver output, 11.8 volt signal, 26 volt reference.
$50 / 60 \mathrm{~Hz}$, Synchro output, 90 volt signal, 115 volt reference.

NOTES:

1. Above transformers are suitable for use over the temperature range $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.
2. If it is required to use the SPA 1695 with Digital to Resolver converters, then use:
a. STM1736 for 400 HZ and STM1737 for $50 / 60 \mathrm{~Hz}$ systems in the case of the DRC1605 and DRC1606 converters.
b. STM1696 for 400 Hz and STM1697 for $50 / 60 \mathrm{~Hz}$ systems in the case of the DRC1705 and DRC1706 converters.

## AMPLIFIER OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM

Dimensions shown in inches and (mm).
MATING SOCKET: CAMBION 450-3388-01-03


## Two Speed Processor (for Coarse/Fine Synchro/Resolver Systems)

## FEATURES

36:1, 18:1 or 9:1 Ratios with Same Module
No False Output Readings
Fast (500ns) Parallel Operation
Easy to Use
Up to 19-Bits Resolution
Automatic Correction for Misalignment Between Synchros or Resolvers
Low Profile - 0.4" ( 10.2 mm )

## APPLICATIONS

Combining the Digital Outputs of Synchro or Resolver to Digital Converters in Coarse/Fine Systems

## GENERAL DESCRIPTION

The TSL1612 is used for combining the digital outputs of two Synchro or Resolver to Digital Converters in a mechanically or electrically geared coarse/fine system in order to produce a single unambiguous digital word representing the coarse shaft angle (see diagram).


The unit described in this data sheet provides for ratios of $9: 1$, 18:1 and $36: 1$ in a single module. However, other ratios are sometimes encountered in coarse/fine Synchro or Resolver Systems, and details of special versions of the TSL1612 for use with ratios of 2:1 thru 35:1 are available on request.


The digital inputs to the TSL1612 are up to 14 bits from the fine converter and up to 7 bits from the coarse converter according to the gear ratio required. The output is up to $19-$ bits parallel binary angle data. The module may be used with any Synchro or Resolver Converters which produce parallel binary output.

## MODELS AVAILABLE

The standard TSL1612 which provides for ratios of $36: 1,18: 1$ and 9:1 has two options. They are as follows:

$$
\begin{array}{ll}
\text { TSL.1612500 } & 0 \text { to }+70^{\circ} \mathrm{C} \text { Operating Temperature } \\
\text { TSL1612600 } & -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { Operating Temperature }
\end{array}
$$

## OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM

Dimensions are shown in inches and (mm).
MATING SOCKET: CAMBION 450-3388-01-03


SPECIFICATIONS
fypical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

Ratios:
36:1, 18:1, 9:1

| Fine Synchro Input | Up to 14-Bits Parallel Binary Angle |
| :--- | :--- |
| Coarse Synchro Input | Up to 7-Bits Parallel Binary Angle |
| Logic Levels | DTL/TTL Compatible |
| Input Loading | 2TTL Loads |
| Output Fan Out | 5 TTL Loads |
| Digital Output | Up to 19-Bits Parallel Binary Angle |
| Accuracy | $\pm 1 \mathrm{LSB}$ |
| Conversion Time | 500 ns |
| Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | 0 to $+70^{\circ} \mathrm{C} \mathrm{Standard}$ |
| Operating | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Extended |
| Power Supplies | $+5 \mathrm{~V} \pm 5 \%$ @ 600 mA |
| Size | $3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.4^{\prime \prime}$ |
| Weight | $79.4 \mathrm{~mm} \times 66.6 \mathrm{~mm} \times 10.2 \mathrm{~mm}$ |

Specifications subject to change without notice.

## CONNECTING THE TSL1612

For all ratios the fine SDC outputs connect directly to the fine TSL1612 inputs i.e. bit (1) out to bit (1) in through to bit 14 out to bit 14 in. If a Synchro or Resolver to Digital Converter with a resolution of less than 14 bits is used to provide the fine input, then the unused inputs to the TSL1612 should be grounded and the output accuracy will be reduced accordingly by the same number of bits.
The connections of the coarse inputs and the TSL1612 outputs change according to the ratio to be obtained ie:-

## 36:1 RATIOS

Bits 1 to 7 from the coarse Synchro or Resolver to Digital Converter should be connected to bits 1 to 7 on the coarse input of the TSL1612. The output is taken from bits 1 to 19 .

## 18:1 RATIOS

Bits 1 to 6 from the coarse Synchro or Resolver to Digital Converter should be connected to bits 2 to 7 on the coarse input of the TSL1612. The output is taken from bits 2 to 19 (bit 2 is the MSB of the output word).

## 9:1 RATIOS

Bits 1 to 5 from the coarse Synchro or Resolver to Digital Converter should be connected to bits 3 to 7 on the coarse input of the TSL1612. The output is taken from bits 3 to 19 (bit 3 is the MSB of the output word).

## CORRECTION FOR MISALIGNMENT OF THE COARSE AND FINE SYNCHROS OR RESOLVERS

In the two speed digital converters which receive inputs from both the coarse and fine synchros, circumstances will occur
when the coarse angle determined by the most significant digits of fine synchro will conflict with the overlapping least significant digits of the coarse synchro. (This is due to the backlash in the gearing or misalignment in the synchros causing different readings at the major transition points.) Digital logic circuits for resolving this conflict are included in the TSL1612. The digital reading from the fine synchro is made to dominate in the overlapping region, and a correction is made bringing the coarse reading into line to provide an unambiguous digital representation of the angle of the coarse shaft. The TSL1612 will correct for a misalignment of (90 divided by the ratio) degrees.

## DATA TRANSFER FROM THE TSL1612

Data transfer can be made in a number of ways in which two are listed below.

1. The BUSY outputs of the fine and coarse Synchro/Resolver to Digital Converter can be "OR"ed together to give an indication of when neither converter is being updated (see appropriate converter data sheet). The data can then be taken from the TSL1612. (The conversion time of the TSL1612 is usually insignificant.)
2. The INHIBIT can be applied to both the Synchro/Resolver to Digital Converters simultaneously in order to freeze their outputs (see appropriate data sheet). When the inputs to the TSL1612 are frozen the output data can be taken. In cases where 12 bits is sufficient for the fine input, the three-state input SDC1725 Synchro/Resolver to Digital Converter should be used in conjunction with the SDC1726 on the coarse input. These converters allow the INHIBIT to be used without any risk of opening the internal converter tracking loop (see data sheet).

## THEORY OF OPERATION

The theory of operation of the TSL1612 is shown in the diagram below.


## ORDERING INFORMATION

Order:-
TSL1612500 for 0 to $+70^{\circ} \mathrm{C}$ Operating Temperature Range.
TSL1612600 for $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Operating Temperature Range.

## Contents

Selection Guide ..... 13-3
General Information and Definitions of Key Specifications ..... 13-4
AD582K/S Monolithic IC Sample-Hold Amplifier, Low Cost ..... 13-7
AD583K Monolithic IC Sample-Hold Amplifier, High Speed ..... 13-11
HTS/HTC Hybrid High-Speed Track-Hold Amplifier Series ..... 13-15
SHA-2A Module, High-Speed 12-bit Sample-Hold Amplifier ..... 13-21
SHA1144 Module, High-Resolution Sample-Hold Amplifier
THS/THC Modules, Ultra-High-Speed Track-Hold Amplifier Series ..... 13-31

## Selection Guide <br> Sample/Track-Hold Amplifiers

In this Selection Guide, Sample/Track-Hold Amplifiers are grouped into three categories:

1. General Purpose
2. High Speed
3. High Resolution

Complete descriptions, specifications, and applications can be found in the data sheets. General information regarding Sample/Track-Hold Amplifiers can be found in the following pages. Additional devices with sample-hold functions can be found in Sections 9 (D/A Converters-Deglitchers), 10 (A/D Converters), 15 (Data-Acquisition Subsystems), and 16 (Microcomputer Interfaces). Specifications are typical at rated supply voltage, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, except where noted otherwise.

## 1. GENERAL PURPOSE

| Model | Acquisition Time | Characteristics | Page |
| :--- | :--- | :--- | :---: |
| AD583K | $4 \mu \mathrm{~s}$ to $\pm 0.1 \%(\mathrm{C}=50 \mathrm{pF})$ | Monolithic IC, aperture time $50 \mathrm{~ns}, 10 \mathrm{pC}$ charge transfer | $13-11$ |
| AD582K/S\# | $6 \mu \mathrm{~s}$ to $\pm 0.1 \%(\mathrm{C}=100 \mathrm{pF})$ | Monolithic IC, aperture time 150 ns , nonlinearity $\pm 0.01 \%$, low cost | $13-7$ |

## 2. HIGH SPEED

| Model | Acquisition Time | Characteristics | Page |
| :--- | :--- | :--- | :---: |
| HTS-0025 | 20 ns to $1 \%$ | Hybrid (metal or glass), aperture jitter 20ps, $0.01 \%$ nonlinearity | $13-15$ |
| THS-0025 | 25 ns to $0.1 \%$ | Module, TTL or ECL, aperture jitter 20ps, $0.01 \%$ nonlinearity | $13-31$ |
| THS-0060 | 75 ns to $0.1 \%$ | Module, TTL or ECL, aperture jitter 20ps, $0.01 \%$ nonlinearity | $13-31$ |
| HTC-0300 | 100 ns to $0.1 \%$ | Hybrid (metal or glass), aperture jitter 100ps max, $0.01 \%$ nonlinearity | $13-15$ |
| THC-0300 | 100 ns to $0.1 \%$ | Module, aperture jitter 100ps max, $0.01 \%$ nonlinearity | $13-31$ |
| THS-0225 | 300 ns to $0.1 \%$ | Module, TTL or ECL, aperture jitter 20ps, $0.01 \%$ nonlinearity | $13-31$ |
| THC-0750 | 300 ns to $0.1 \%$ | Module, aperture jitter 100ps max, $0.01 \%$ nonlinearity | $13-31$ |
| SHA-2A | $500 \mathrm{~ns} \mathrm{max} \mathrm{to} 0.01 \%$ | Module, aperture jitter 250ps, gain nonlinearity $0.01 \%$ max | $13-21$ |
| THC-1500 | $1 \mu$ s to $0.1 \%$ | Module, aperture jitter 100ps max, $0.01 \%$ nonlinearity | $13-31$ |

## 3. HIGH RESOLUTION

| Model | Acquisition Time | Characteristics | Page |
| :--- | :--- | :--- | :---: |
| SHA1144 | $8 \mu \mathrm{~s}$ max to $0.003 \%$ | Module, aperture jitter 0.5 ns , max gain nonlinearity $0.001 \%$, use <br> with 14-bit ADC1130/1131 | $13-25$ |

[^64]
## Orientation Sample/Track-Hold Amplifiers

The principal application for sample/track-hold amplifiers is to maintain an analog-to-digital converter's input constant during conversion, at a value representing the analog input as of a certain precisely known time. The characteristics of the SHA are crucial to system accuracy and the reliability of the digital data, especially in 12-bit and/or high-throughput-rate applications.
A sample/track-hold amplifier (s/h or SHA), as its name indicates, has two modes of operation, programmed by a digital control-input. In the track- or sample-mode, the output follows the input, usually with a gain of +1 . When the modeinput switches to bold, the output of the SHA ideally retains the last value it had when the command to hold was given, and it retains that value until the logic input dictates track (sample), at which time the output ideally jumps to the input value and follows the input until the next bold command is given.
Analog Devices track-holds and sample-bolds are functionally identical; they are designed to acquire input signals for either immediate hold or for a possibly extended period of tracking. They should not be confused with ac devices termed "samplehold' that can only obtain quick samples and cannot track the input continuously.

## SHA CIRCUITRY AND HARDWARE

A sample-hold amplifier usually consists of a storage capacitor, input- and output buffer-amplifiers, and a switch and its drivecircuitry. During sample, the circuit is connected to promote rapid charging of the capacitor. During bold, the capacitor is disconnected from its charging source and-ideally- retains its charge. The figure below shows a typical feedback configuration (AD583): the input buffer is a high-gain differential amplifier with a current output that charges the capacitor through the logic-controlled switch. The capacitor is unloaded by a unity-gain buffer-follower. The output is fed back to the negative input (as in an op-amp follower configuration), and thus, in sample, the charge on the capacitor is compelled to follow the input. In bold, the input amplifier no longer drives the capacitor; it retains its charge, unloaded by the output follower. In another popular configuration, the capacitor is used as the feedback element of an inside-the-loop integrator (AD582, SHA1144, HTC-0300). The highest-speed devices (HTS-0025) usually run open-loop.


Since drive current is finite, and leakage current in bold is not zero, the capacitance-if large-limits the slewing rate in sample and-if small-converts leakage current to "droop" in bold. In s/h modules, the capacitance is usually fixed, and the properties of the complete device are optimized for one con-dition- and so specified. In $\mathrm{s} / \mathrm{h}$ monolitbic ICs, the capacitor is omitted, and furnished by the user (both for flexibility and because good capacitors for this purpose are hard to integrate). The optimum capacitance can be selected for the specific application. Design curves of performance vs. capacitance, given on the IC data sheets (AD582 and AD583) facilitate this process. In some types, the gain connections are external, like those of an op amp (AD582, AD583, SHA1144), permitting gains other than +1 .

## PERFORMANCE

In the sample mode, it is useful to consider that a SHA's performance can be characterized by specifications similar to those of a closed-loop operational amplifier (offset, drift, nonlinearity, gain error, bias current, etc.), but with somewhat slower response (gain-bandwidth, slewing rate, settling time) because of the need to charge the storage capacitor.
However, during the sample-to-bold, hold, and bold-to-sample states, the dynamic nature of the mode-switching introduces a number of specifications that are peculiar to SHAs. The mostimportant of these are defined below and illustrated in the adjoining figure. They include the aperture time and its uncertainty, the sample-to-bold step, feedtbrough and droop (in hold), and acquisition time.


## DEFINITIONS

Acquisition Time is the time required by the output of the device to reach its final value, within a specified error band, after the sample command has been given. Included are switch-delay time, the slewing interval, and settling time for a specified output-voltage change.

Aperture (Delay) Time is the time required after the bold command for the switch to open fully. The sample is, in effect, delayed by this interval, and the hold command would have to be advanced by this amount for precise timing.
Aperture Uncertainty-or Aperture (Delay) Jitter-is the range of variation in the aperture time. If the aperture time is "tuned out" by advancing the bold command a suitable amount, this spec establishes the ultimate timing error, hence, the maximum sampling frequency to a given resolution. For example, the SHA-2A's specs are 10 ns and 0.25 ns ; the corresponding specs of the AD583 are 150 ns and 15 ns .

Cbarge Transfer (or offset step), the principal component of sample-to-bold offset (or pedestal), is the charge transferred to the storage capacitor via stray capacitance when switching to the bold mode. It can sometimes be reduced by lightly coupling an appropriate-polarity version of the bold signal to the capacitor for cancellation. The associated voltage error ( $\Delta Q / C$ ) can be reduced by using greater capacitance for storage; but this increases response time.

Droop is the change of the output voltage during bold as a result of leakage or bias currents flowing through the storage capacitor. Its polarity depends on the sources of leakage current within a given device. In ICs, it is specified as a (droop or drift) current, in modules, a dV/dt. (Note: $\mathrm{I}=\mathrm{CdV} / \mathrm{dt}$.)

Feedthrough is the fraction of the input signal variation or ac input waveform that appears at the output in bold. It is caused by stray capacitive coupling from the input to the storage capacitor, principally across the open switch.

Sample-to-Hold Offset, a shift in level between the last value in sample and the value settled-to in bold, is the residual step error after the cbarge transfer is accounted for and/or cancelled. Since it is unpredictable in magnitude and may be a function of the signal, it is also known as offset nonlinearity.
(1)

## FEATURES

## Low Cost

## Suitable for 12-Bit Applications

High Sample/Hold Current Ratio: $10{ }^{7}$
Low Acquisition Time: $6 \mu$ s to $0.1 \%$
Low Charge Transfer: <2pC
High Input Impedance in Sample and Hold Modes
Connect in Any Op Amp Configuration
Differential Logic Inputs

## PRODUCT DESCRIPTION

The AD582 is a low cost integrated circuit sample and hold amplifier consisting of a high performance operational amplifier, a low leakage analog switch and a JFET integrating amplifier - all fabricated on a single monolithic chip. An external holding capacitor, connected to the device, completes the sample and hold function.
With the analog switch closed, the AD5 82 functions like a standard op amp; any feedback network may be connected around the device to control gain and frequency response. With the switch open, the capacitor holds the output at its last level, regardless of input voltage.
Typical applications for the AD582 include sampled data systems, D/A deglitchers, analog de-multiplexers, auto null systems, strobed measurement systems and A/D speed enhancement.
The device is available in two versions: the " $K$ " specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ commercial temperature range and the " S " specified over the full military temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Both versions may be obtained in either the hermetically sealed, TO-100 can or the TO-116 DIP.


PRODUCT HIGHLIGHTS

1. The monolithic AD582 is the lowest cost sample and hold amplifier available. Until recently, quality sample and hold circuits could only be fabricated with costly discrete or hybrid components.
2. The specially designed input stage presents a high impedance to the signal source in both sample and hold modes (up to $\pm 12 \mathrm{~V}$ ). Even with signal levels up to $\pm \mathrm{V}_{\mathrm{S}}$, no undesirable signal inversion, peaking or loss of hold voltage occurs.
3. The AD582 may be connected in any standard op amp configuration to control gain or frequency response and provide signal inversion, etc.
4. The AD582 offers a high, sample-to-hold current ratio: $10^{7}$. The ratio of the available charging current to the holding leakage current is often used as a figure of merit for a sample and hold circuit.
5. The AD582 has a typical charge transfer less than 2 pC . A low charge transfer produces less offset error and permits the use of smaller hold capacitors for faster signal acquisition.
6. The AD582 provides separate analog and digital grounds, thus improving the device's immunity to ground and switching transients.

| MODEL | AD582K | AD582S |
| :---: | :---: | :---: |
| SAMPLE/HOLD CHARACTERISTICS |  |  |
| Acquisition Time, 10V Step to $0.1 \%$, $\mathrm{C}_{\mathrm{H}}=100 \mathrm{p} \mathrm{F}$ | $6 \mu \mathrm{~s}$ | * |
| Acquisition Time, 10 V Step to $0.01 \%$, $\dot{C}_{\mathrm{H}}=1000 \mathrm{pF}$ | $25 \mu \mathrm{~s}$ | * |
| Aperture Time, 20V p-p Input, Hold $0 V$ | 150 ns | * |
| Aperture Jitter, 20V p-p Input, Hold OV | 15ns | * |
| Settling Time, 20V p-p Input, Hold 0V, to 0.01\% | $0.5 \mu \mathrm{~s}$ | * |
| Droop Current, Steady State, $\pm 10 \mathrm{~V}_{\text {Out }}$ | 100pA max | * |
| Droop Current, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 1 nA | 50nA max |
| Charge Transfer | $5 \mathrm{pC} \max (1.5 \mathrm{pC}$ typ) | * |
| Sample to Hold Offset | 0.5 mV | * |
| Feedthrough Capacitance 20 V p-p, 10 kHz Input | 0.05 pF | * |
| TRANSFER CHARACTERISTICS |  |  |
| Open Loop Gain |  |  |
| $\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}$ p $\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k}$ | 25k min (50k typ) | * |
| Common Mode Rejection |  |  |
| $\mathrm{V}_{\mathrm{CM}}=20 \mathrm{~V}$ p-p, F $=50 \mathrm{~Hz}$ | 60 dB min ( 70 dB typ) | * |
| Small Signal Gain Bandwidth |  |  |
| $\mathrm{V}_{\text {OUT }}=100 \mathrm{mV} \mathrm{p-p}, \mathrm{C}_{\mathrm{H}}=200 \mathrm{pF}$ | 1.5 MHz | * |
| Full Power Bandwidth |  |  |
| $\mathrm{V}_{\text {OUT }}=20 \mathrm{Vp-p}, \mathrm{C}_{\mathrm{H}}=200 \mathrm{pF}$ | 70kHz | * |
| Slew Rate |  |  |
| $\mathrm{V}_{\text {OUT }}=20 \mathrm{Vp-p}, \mathrm{C}_{\mathrm{H}}=200 \mathrm{pF}$ | 3V/ $/$ s | * ' |
| Output Resistance |  |  |
| Hold Mode, $\mathrm{I}_{\text {OUT }}= \pm 5 \mathrm{~mA}$ | $12 \Omega$ | * |
| Linearity |  |  |
| $\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}$ p-p, $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k}$ | $\pm 0.01 \%$ | * |
| Output Short Circuit Current | $\pm 25 \mathrm{~mA}$ | * |
| ANALOG INPUT CHARACTERISTICS |  |  |
| Offset Voltage | $6 \mathrm{mV} \max (2 \mathrm{mV}$ typ) | * ${ }^{\text {c }}$ |
| Off set Voltage, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 4 mV | 8 mV max ( 5 mV typ) |
| Bias Current | $3 \mu \mathrm{~A} \max (1.5 \mu \mathrm{~A}$ typ) |  |
| Offset Current | 300nA max ( 75 nA typ) | * ${ }^{*}$ |
| Offset Current, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 100 nA | 400nA max ( 100 nA typ) |
| Input Capacitance, $\mathrm{f}=1 \mathrm{MHz}$ | 2pF | * |
| Input Resistance, Sample or Hold |  |  |
| 20 V p-p Input, $\mathrm{A}=+1$ | $30 \mathrm{M} \Omega$ | * |
| Absolute Max Diff Input Voltage | 30 V | * |
| Absolute Max Input Voltage, Either Input | $\pm \mathrm{V}_{\text {S }}$ | * |
| DIGITAL INPUT CHARACTERISTICS |  |  |
| +Logic Input Voltage |  |  |
| Hold Mode, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$, -Logic@ 0 V | +2 V min | * |
| Sample Mode, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$, -Logic @ 0 V | +0.8 V max | * |
| +Logic Input Current |  |  |
| Hold Mode, +Logic @ +5V,-Logic @ 0V | $1.5 \mu \mathrm{~A}$ | * |
| Sample Mode, +Logic @ 0V,-Logic @ 0 V | 1 nA | * |
| -Logic Input Current |  |  |
| Hold Mode, +Logic © +5 V , -Logic @ 0 V | $24 \mu \mathrm{~A}$ | * |
| Sample Mode, +Logic @ 0V,-Logic @ 0V | $4 \mu \mathrm{~A}$ | * |
| Absolute Max Diff Input Voltage, +L to - L | $+15 \mathrm{~V} /-6 \mathrm{~V}$ | * |
| Absolute Max Input Voltage, Either Input | $\pm \mathrm{V}_{\text {S }}$ | * |
| POWER SUPPLY CHARACTERISTICS |  |  |
| Operating Voltage Range | $\pm 9 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\pm 9 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ |
| Supply Current, $\mathrm{R}_{\mathrm{L}}=\infty$ | 4.5 mA max ( 3 mA typ) | * |
| Power Supply Rejection, |  |  |
| TEMPERATURE RANGE |  |  |
| Specified Performance | 0 to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * |
| Lead Temperature (Soldering, 15 sec ) | $+300^{\circ} \mathrm{C}$ | * |

*Specifications same as AD582K.
Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


TO-100 "H"


PIN CONFIGURATIONS
TOP VIEW


10 PIN TO-100


14 PIN DIP

## APPLYING THE AD582

Both the inverting and non-inverting inputs are brought out to allow op amp type versatility in connecting and using the AD582. Figure 1 shows the basic non-inverting unity gain connection requiring only an external hold capacitor and the usual power supply bypass capacitors. An offset null pot can be added for more critical applications.


Figure 1. Samplè and Hold with $A=+1$
Figure 2 shows a non-inverting configuration where voltage gain, $A_{V}$, is set by a pair of external resistors. Frequency shaping or non-linear networks can also be used for special applications.


Figure 2. Sample and Hold with $A=\left(1+R_{F} / R_{l}\right)$

The hold capacitor, $\mathrm{C}_{\mathrm{H}}$, should be a high quality polystyrene (for temperatures below $+85^{\circ} \mathrm{C}$ ) or Teflon type with low dielectric absorption. For high speed, limited accuracy applications, capacitors as small as 100 pF may be used. Larger values are required for accuracies of 12 bits and above in order to minimize feedthrough, sample to hold offset and droop errors (see Figure 6). Care should be taken in the circuit layout to minimize coupling between the hold capacitor and the digital or signal inputs.
In the hold mode, the output voltage will follow any change in the $-\mathrm{V}_{\mathrm{S}}$ supply. Consequently, this supply should be well regulated and filtered.

Biasing the + Logic Input anywhere between -6 V to +0.8 V with respect to the -Logic will set the sample mode. The hold mode will result from any bias between +2.0 V and $\left(+\mathrm{V}_{\mathrm{S}}-3 \mathrm{~V}\right)$. The sample and hold modes will be controlled differentially with the absolute voltage at either logic input ranging from $-\mathrm{V}_{\mathrm{S}}$ to within 3 V of $+\mathrm{V}_{\mathbf{S}}\left(\mathrm{V}_{\mathbf{S}}-3 \mathrm{~V}\right)$. Figure 3 illustrates some examples of the flexibility of this feature.


Figure 3A. Standard Logic Connection


Figure 3B. Inverted Logic Sense Connection


Figure 3C. High Threshold Logic Connection

## DEFINITION OF TERMS

Figure 4 illustrates various dynamic characteristics of the AD582.


Figure 4. Pictorial Showing Various S/H Characteristics

Aperture Time is the time required after the "hold" command until the switch is fully open and produces a delay in the effective sample timing. Figure 5 is a plot giving the maximum frequency at which the AD582 can sample an input with a given accuracy (lower curve).

Aperture Jitter is the uncertainty in Aperture Time. If the Aperture Time is "tuned out"' by advancing the sample-to-hold command 150 ns with respect to the input signal, the Aperture Jitter now determines the maximum sampling frequency (upper curve of Figure 5).
Acquisition Time is the time required by the device to reach its final value within a given error band after the sample command has been given. This includes switch delay time, slewing time and settling time for a given output voltage change.
Droop is the change in the output voltage from the "held" value as a result of device leakage. In the AD582, droop can be in either the positive or negative direction. Droop rate may be calculated from droop current using the following formula:

$$
\frac{\Delta V}{\Delta T}(\text { Volts } / \mathrm{sec})=\frac{\mathrm{I}(\mathrm{pA})}{\mathrm{C}_{\mathrm{H}}(\mathrm{pF})}
$$

(See also Figure 6.)
Feedthrough is that component of the output which follows the input signal after the switch is open. As a percentage of the input, feedthrough is determined as the ratio of the feedthrough capacitance to the hold capacitance ( $\mathrm{C}_{\mathrm{F}} / \mathrm{C}_{\mathrm{H}}$ ).
Charge Transfer is the charge transferred to the holding capacitor from the interelectrode capacitance of the switch when the unit is switched to the hold mode. The charge transfer generates a sample-to-hold offset where:

$$
\text { S/H Offset }(V)=\frac{\text { Charge }(\mathrm{pC})}{C_{H}(\mathrm{pF})}
$$

(See also Figure 6.)
Sample to Hold Offset is that component of D.C. offset independent of $\mathrm{C}_{\mathrm{H}}$ (see Figure 6). This offset may be nulled using a null pot, however, the offset will then appear during the sampling mode.


Figure 5. Maximum Frequency of Input Signal for $1 / 2 L$ LSB Sampling Accuracy


Figure 6. Sample and Hold Performance as a Function of Hold Capacitance


Figure 7. Droop Current vs. Temperature AD583

FEATÜRES
High Sample-to-Hold Current Ratio: $\mathbf{1 0}^{6}$
High Slew Rate: 5V/ $\mu \mathrm{s}$
High Bandwidth: $\mathbf{2 M H z}$
Low Aperture Time: 50ns
Low Charge Transfer: 10pC
DTL/TTL Compatible
May Be Used as Gated Op Amp

## PRODUCT DESCRIPTION

The AD583 is a monolithic sample and hold circuit consisting of a high performance operational amplifier in series with an ultra-low leakage analog switch and a MOSFET input unity gain amplifier. An external holding capacitor, connected to the switch output, completes the sample-and-hold or track-andhold function.
With the analog switch closed, the AD583 functions like a standard op amp; any feedback network may be connected around the device to control gain and frequency response. With the switch open the capacitor holds the output at its previous level.
The AD583 may also be used as a versatile operational amplifier with a gated output for applications such as analog switches, peak holding circuits, etc.

## PRODUCT HIGHLIGHTS

1. Sample-and-hold operation is obtained with the addition of one external capacitor.
2. Low charge transfer ( 10 pC ) and high sample-to-hold current ratio insure accurate tracking.
3. Any gain or frequency response is available using standard op amp feedback networks.
4. High slew rate and low aperture time permit sampling of rapidly changing signals.
5. Output, gated through a low leakage analog switch, also makes the AD583 useful for applications such as analog switches, peak holding circuits, etc.


Schematic Diagram

| MODEL | AD583K |
| :---: | :---: |
| OPEN LOOP GAIN $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }}$ | 25k min (50k typ) |
| OUTPUT VOLTAGE SWING $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 10 \mathrm{~V}$ min |
| OUTPUT CURRENT | $\pm 10 \mathrm{~mA} \mathrm{~min}$ |
| OUTPUT RESISTANCE | $5 \Omega$ |
| OFFSET VOLTAGE <br> $T_{\text {min }}$ to $T_{\text {max }}$ | $\begin{aligned} & 6 \mathrm{mV} \max (3 \mathrm{mV} \text { typ) } \\ & 8 \mathrm{mV} \max (4 \mathrm{mV} \text { typ }) \end{aligned}$ |
| BIAS CURRENT $T_{\min }$ to $T_{\max }$ | $\begin{aligned} & 200 \mathrm{nA} \max (50 \mathrm{nA} \text { typ }) \\ & 400 \mathrm{nA} \max \end{aligned}$ |
| OFFSET CURRENT $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\begin{aligned} & 50 \mathrm{nA} \max (10 \mathrm{nA} \operatorname{typ}) \\ & 100 \mathrm{nA} \max \end{aligned}$ |
| INPUT RESISTANCE | $5 \mathrm{M} \Omega$ min ( $10 \mathrm{M} \Omega$ typ) |
| COMMON MODE RANGE | $\pm 10 \mathrm{~V}$ min |
| COMMON MODE REJECTION $T_{\text {min }}$ to $T_{\text {max }}$ | 74 dB min (90dB typ) |
| GAIN BANDWIDTH PRODUCT | 2 MHz |
| $\begin{aligned} & \text { SLEW RATE } \\ & \mathrm{A} v=+1, \mathrm{R}_{\mathbf{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathbf{L}}=50 \mathrm{pF}, \\ & \mathrm{~V}_{\text {out }}= \pm 10 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \hline \end{aligned}$ | $5 \mathrm{~V} / \mu \mathrm{s}$ |
| $\begin{aligned} & \text { RISE TIME } \\ & \qquad \mathrm{Av}=+1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{~V}_{\text {out }}=400 \mathrm{mV} \mathrm{p}-\mathrm{p} \\ & \hline \end{aligned}$ | 100ns |
| $\begin{aligned} & \text { OVERSHOOT } \\ & \mathrm{Av}=+1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{~V}_{\text {out }}=400 \mathrm{mV} \text { p-p } \\ & \hline \end{aligned}$ | 20\% |
| $\begin{aligned} & \text { DIGITAL INPUT CURRENT } \\ & \mathrm{V}_{\text {in }}=0, \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\max } \\ & \mathrm{V}_{\text {in }}=+5.0 \mathrm{~V}, \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\max } \end{aligned}$ | $0.8 \mathrm{~mA} \max$ (Logic "Sample") $20 \mu \mathrm{~A} \max$ (Logic "Hold") |
| DIGITAL INPUT VOLTAGE Low $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ High $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\begin{aligned} & 0.8 \mathrm{~V} \text { max } \\ & 2.0 \mathrm{~V} \text { min } \end{aligned}$ |
| $\begin{aligned} & \text { ACQUISITION TIME } \\ & \mathrm{Av}=+1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \text { to } 0.1 \% \text { of final value: } \\ & \text { to } 0.01 \% \text { of final value: } \\ & \hline \end{aligned}$ | $\begin{aligned} & 4 \mu \mathrm{~s} \\ & 5 \mu \mathrm{~s} \end{aligned}$ |
| APERTURE TIME | 50ns |
| APERTURE JITTER | 5 ns |
| DRIFT CURRENT $T_{\text {min }}$ to $T_{\text {max }}$ | $\begin{aligned} & 50 \mathrm{pA} \max (5 \mathrm{pA} \text { typ }) \\ & 1.0 \mathrm{nA} \max (0.05 \mathrm{nA} \text { typ }) \end{aligned}$ |
| CHARGE TRANSFER | $20 \mathrm{pC} \max (10 \mathrm{pC}$ typ) |
| SUPPLY CURRENT | $5.0 \mathrm{~mA} \mathrm{max}(2.5 \mathrm{~mA}$ typ) |
| POWER SUPPLY REJECTION | 74 dB min (90dB typ) |
| OPERATING TEMP | 0 to $+70^{\circ} \mathrm{C}$ |
| STORAGE TEMP | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

Voltage between $\mathrm{V}+$ and V - Terminals
Differential Input Voltage Digital Voltage (Pin 14)
Output Current
Internal Power Dissipation

```
40V
```

$\pm 30 \mathrm{~V}$
$+8 \mathrm{~V},-15 \mathrm{~V}$
Short Circuit Protected
30 mW (Derate power
dissipation by $4.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
above $+150^{\circ} \mathrm{C}$ ambient
temperature)

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)


PIN CONFIGURATION


## APPLYING THE AD583

Figure 1 shows the AD583 connected in a simple sample and hold configuration with unity gain and offset nulling. Any other standard op amp gain and frequency response configuration may also be used. Note that the holding capacitor, $\mathrm{C}_{\mathrm{H}}$, should have extremely high insulation resistance and low dielectric absorption. Polystyrene (below $+85^{\circ} \mathrm{C}$ ), teflon or Mica types are recommended.


Figure 1. Basic Track-and-Hold/S̉ample-and-Hold

Figure 2 shows the guard ring used to reduce leakage paths between the pc board and the package. This minimizes drift during the hold command.


Figure 2. Guard Ring Layout
Also note that the input amplifier of the AD583 may be used as a gated amplifier by utilizing Pin 11 as the output. This amplifier has excellent drive capabilities along with exceptionally low switch leakage.


Figure 3. Automatic Offset Zeroing
The circuit of Figure 3 illustrates how the AD583 may be used to automatically zero a high gain amplifier. Basically, the input is periodically grounded and the output offset is then sampled and fed back to cancel the error. This technique is useful in A/D conversion, instrumentation, DVM's to eliminate offset drift errors by periodically rezeroing the system.
Care should be taken to assure that the zeroing loop is dynamically stable. A second sample-and-hold could be added in series with the output to remove the output discontinuity.

## DEFINITION OF TERMS

Acquisition Time:
Acquisition Time is the time required by the device to reach its final value within $\pm 0.1 \%$ after the sample command has been given. This includes switch delay time, slewing time, and settling time and is the minimum sample time required to obtain a given accuracy.
Charge Transfer:
Charge Transfer is the small charge transferred to the holding capacitor from the interelectrode capacitance of the switch when the unit is switched to the sample mode. Sample-to-hold offset error is directly proportional to this charge, where:

$$
\operatorname{Offsct} \operatorname{Error}(\mathrm{V})=\frac{\text { Charge }(\mathrm{pC})}{\mathrm{C}_{\mathrm{H}}(\mathrm{pF})}
$$

Aperture Time:
The time required after the "hold" command until the switch is fully open. This delays the effective sample timing with rapidly changing input signals.

## Drift Current:

Leakage currents from the holding capacitor during the sample mode cause the output voltage to drift. Drift rate (or droop rate) is calculated from drift current values using the formula:

$$
\frac{\Delta V}{\Delta T} \quad(\text { Volts } / \mathrm{sec})=\frac{I(\mathrm{pA})}{\mathrm{C}_{\mathrm{H}}\left(\mathrm{pF}^{\prime}\right)}
$$

## Performance Curves

## $V_{\text {SUPPLY }}= \pm 15 \mathrm{~V} \mathrm{dc}, T_{A}=+25^{\circ} \mathrm{C}, \mathrm{C}_{H}=1,000 \mathrm{pF}$ unless otherwise specified



Typical Sample-and-Hold Performance as a Function of Holding Capacitance


Drift Current vs. Temperature


Broadband Noise Characteristics


Open Loop Frequency Response


Open Loop Phase Response

## Ultra High Speed Hybrid Track-and-Hold Amplifiers

FEATURES
Aperture Times to 20ps
Acquisition Times to 20ns Linearity $0.01 \%$
$10^{10} \Omega$ Input $Z$ (HTS-0025)
$\pm 50 \mathrm{~mA}$ Output Current
APPLICATIONS
Data Acquisition Systems
Data Distribution Systems
Peak Measurement Systems
Simultaneous Sample \& Hold
Analog Delay \& Storage

## GENERAL DESCRIPTION

The HTS-0025 and HTC-0300 represent "state of the art" in the ability of an analog device to capture and hold rapidly changing transient or continuous waveforms. The user can choose between them by making engineering trade-offs between maximum speed/bandwidth capability, precision gain, feedthrough rejection, input impedance, hold time, harmonic distortion, output swing, logic type, power requirements and price. With an aperture uncertainty of only 20 ps and an acquisition/settling time of 20 ns , the HTS-0025 is the fastest hybrid sample/track-and-hold amplifier available.
It achieves this performance with a dc coupled Schottky diode sampling bridge driven by a $10^{10} \Omega$ input impedance FET amplifier and followed by a low impedance - $10 \Omega \max$ - output amplifier.
The HTC-0300 provides 100 ps aperture uncertainty and 170 ns acquisition/settling time to $0.1 \%$ for a 10 volt input-output swing (less than 300 ns for 12 -bit settling). It achieves this speed and precision gain ( $-1.00 \pm 0.1 \%$ ) with high speed op amps and diode switches. These techniques also improve feedthrough rejection, output swing, linearity, harmonic distortion and droop rate.

## APPLICATIONS

The most common use for a sample/track-and-hold is to place it ahead of an A/D converter to allow digitizing of signals with bandwidths higher than the digitizer alone can handle. The use of the HTS-0025 can allow a reduction of system aperture to 20 ps . These sample/track-and-hold amplifiers are also used for peak holding functions, simultaneous sampling A/D's (with appropriate analog multiplexing), and other high-speed analog signal processing applications. These hybrids have been used to construct A/D converters of up to 12 bits of resolution with word rates as high as 20 MHz . The HTC-0300 is designed to be used with Analog Devices' HAS Series hybrid A/D converters.


Block Diagram - HTC-0300


Block Diagram - HTS-0025

| MODEL | UNITS | HTS-0025 | HTS-0025M | HTC-0300 | HTC-0300M |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| Acquisition Time (See Figure 1) |  |  |  |  |  |
| , to $1 \%$ for 1V Output Step | ns typ (max) | 20 (30) | * | N/A | ** |
| to $0.1 \%$ for 10V Output Step | ns typ (max) | N/A | * | 170 (200) | 170 (200) |
| Sample Rate ${ }^{1}$ | MHz max | 30 | * | 5 | ** |
| Aperture Time | $\mathrm{ns} \min$ (typ) (max) | 6 (10) (20) | * | * 120 | * |
| Settling Time | ns typ (max) | 20 (30) | * | 100 (120) | ** |
| Bandwidth (3dB 2V p-p Input) | MHz min | 30 | 20 | N/A | ** |
| - (3dB Small Signal Input) | MHz min | N/A | * | 8 | ** |
| Slew Rate | $\mathrm{V} / \mu \mathrm{styp}(\mathrm{min}$ ) | 400 (200) | * | 250 (120) | 250 (100) |
|  | ps (rms) max | 20 | * | 100 | ** |
| Harmonic Distortion (See Figure 6 and |  | 65 (60) | * | 75 (62) | ** |
| Feedthrough Rejection ( $2 \mathrm{~V} \mathrm{p}-\mathrm{p}, 10 \mathrm{MHz}$ Input) | dB min | 70 |  | N/A | ** |
| (dc to 2.5 MHz ) | dB min | N/A | * |  | ** |
| Droop Rate | $\mathrm{mV} / \mu_{\mathrm{s}}$ typ (max) | $0.2(4)^{2}$ | 0.2 (30) | 0.005 (0.007) | 0.005 (0.1) |
| Pedestal During Hold (See Figure 1) | $m V \operatorname{typ}(\max )$ | 2 (20) | * | 5 (50) | ** |
| Transients (See Figure 1) | mV typ (max) | 30 (100) | * | N/A | ** |
| ACCURACY/STABILITY DC |  |  |  |  |  |
| Gain | V/V | +0.92 min | * | $-1.00 \pm 0.1 \%$ | ** |
| Gain ys. Temperature | ppm/ ${ }^{\circ} \mathrm{C}$ typ (max) | 20 (40) | * | 10 (50) | ** |
| Zero Offset Voltage | mV typ (max) | 2 (20) | * | $2(20) \quad .0$ | ** |
| Offset vs. Temperature | typ (max) | $50(150) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | * | 40 (75) $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | * |
| Linearity | \% max | 0.01 | * | * | * |
| INPUT |  |  |  |  |  |
| Voltage Range | $\mathrm{V}_{\text {max }}$ | $\pm 2$ | * | $\pm 10$ | ** |
| 60 dB Feedthrough Rejection | $\checkmark \mathrm{p}-\mathrm{p} \max$ |  |  | N/A | ** |
| Impedance | $\Omega \mathrm{typ}(\mathrm{min})$ | $10^{10}\left(10^{9}\right)$ | $10^{10}\left(10^{8}\right)$ | 1000 | ** |
| Bias Current | $n A$ max | 15 | 100 | $15 \mu \mathrm{~A}$ | ** |
| OUTPUT |  |  |  |  |  |
| Voltage | $V_{\text {max }}$ | $\pm 2$ | * | $\pm 10$ | ** |
| Current (not short circuit protected) | $m A$ max | $\pm 50$ | * |  |  |
| Impedance | $\Omega \operatorname{typ}(\max )$ | 3 (10) | * | 0.1 (dc) | ** |
| Loading - Harmonic |  |  |  |  |  |
| Distortion for 2V p-p $\quad 50 \mathrm{~dB}$ | $\Omega$ min | 50 | * | N/A | ** |
| Signal and Specified $\mathrm{R}_{\mathrm{L}} \quad 60 \mathrm{~dB}$ | $\Omega$ min | 100 | * | N/A | ** |
| 365 dB | $\Omega$ min | 200 | * ${ }^{*}$ | N/A | ** |
| Noise ${ }^{3}$ | mV rms | 0.1 (max) | 0.2 (max) | 0.1 | ** |
| HOLD COMMAND (DIGITAL INPUT) |  |  |  |  |  |
| Logic Compatible ${ }^{\text {che }}$ |  | ECL | * | TTL | ** |
| " 0 " = Track/" 1 " = Hold ${ }^{4}$ | V | -1.5 to -1.4/-0.7 to -1.05 | * | N/A | *** |
| "Hold" Input, " 0 " = Track/" 1 " = Hold | V | N/A | * | 0 to +0.4/+2.4 to +5 | ** |
| "Hold" Input, " 0 " $=$ Hold/' 1 " = Track | V | N/A | * | 0 to $+0.4 /+2.4$ to +5 | ** |
| POWER REQUIREMENTS - HTS |  |  |  |  |  |
| $\mathrm{V}+=+15 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (Pins 8 and 22) | $m \mathrm{~A}$ max | 40 | * | N/A | ** |
| $\mathrm{V}-=-15 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (Pins 3 and 12) | $m A$ max | 40 | * - | N/A | ** |
| $\mathrm{V}_{\mathrm{CC}}+=+4.4 \mathrm{~V}$ to +15.5 V (Pins 1 and 9) ${ }^{5}$ | $m \mathrm{~A}$ max | 15 | * . | N/A | ** |
| $\mathrm{V}_{\mathrm{CC}}{ }^{-}=-4.95 \mathrm{~V}$ to -15.5 V (Pins 2 and 10$)^{5}$ | mA max | 15 | * - | N/A | ** |
| $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ to $\pm 0.25 \mathrm{~V}(\operatorname{Pin} 4)$ | mA max | 40 | * | N/A | ** |
| POWER REQUIREMENTS - HTC |  |  |  |  |  |
| $\pm 12 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | mA max | N/A | * | 25 | ** |
| +5 V to $\pm 0.25 \mathrm{~V}$ | $m A \max$ | N/A | * | 25 | ** |
| Power Supply Rejection Ratio | $\mathrm{mV} / \mathrm{V}$ | N/A | * | 10 | ** |
| TEMPERATURE RANGE |  |  |  |  |  |
| Operating (Case) | ${ }^{\circ} \mathrm{C}$ | 0 to +70 | -55 to +100 | 0 to +70 | -5.5 to +100 |
| Storage | ${ }^{\circ} \mathrm{C}$ | -55 to +125 | * , | * |  |

Sample rates shown are a guide only, and are based on system acquisition
times - not logic speed. These rates can be exceeded with acquisition time trade-offs.
${ }^{2}$ time trade-offs.
${ }^{3}$ Noise level measured in track mode is 5 MHz bandwidth. Noise level
increases when high duty cycle repetitive hold command is applied.
A $50 \%$ duty cycle hold command results in approximately 0.3 mV (rms) total noise output.
${ }^{4}$ One ECL-10k Gate, no pulldown resistor.
${ }^{5} \mathrm{~V}_{\mathrm{CC}}{ }^{+}$may be tied to $\mathrm{V}^{+} . \mathrm{V}_{\mathrm{CC}}-$ may be tied to $\mathrm{V}^{-}$or $\mathrm{V}_{\text {EE }}$. However, for proper operation, $\mathrm{V}_{\mathrm{CC}}{ }^{+}$and $\mathrm{V}_{\mathrm{CC}}$ - must have the same numerical value.
*Specifications same as model HTS-0025.
**Specifications same as model HTC-0300
Specifications subject to change without notice.
Specifications in parenthesis () indicate max $/ \mathrm{min}$ over entire specified operating temperature range.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)
HTC-0300 (Only) GLASS PACKAGE


DOT ON TOP INDICATES POSITION OF PIN 1.

PIN DESIGNATIONS

| PIN | FUNCTION (HTC-0300) | FUNCTION (HTS-0025) |
| :---: | :---: | :---: |
| 1 | ANALOG OUTPUT | $\mathrm{VCC}^{+}[+5 \mathrm{~V}$ to $+15.5 \mathrm{~V}] *$ |
| 2 | N/A | $\mathrm{V}_{\mathrm{Cc}}-[-5 \mathrm{~V} \text { to }-15.5 \mathrm{~V}]^{*}$ |
| 3 | N/A | V - [-15V] |
| 4 | N/A | $\mathrm{V}_{\mathrm{EE}}$ [-5.2V] |
| 5 | N/A | HOLD COMMAND |
| 6 | N/A | GROUND |
| 7 | N/A | GROUND |
| 8 | N/A | $\mathrm{V}+[+15 \mathrm{~V}]$ |
| 9 | +5V | $\mathrm{V} \mathrm{CC}+[+5 \mathrm{~V}$ to $+15.5 \mathrm{~V}] *$ |
| 10 | GROUND | $V_{\text {CC }}-[-5 \mathrm{~V}$ to $-15.5 \mathrm{~V}] *$ |
| 11 | HOLD | GROUND |
| 12 | HOLD | V - [-15V] |
| 13 | ANALOG INPUT | ANALOG INPUT |
| 15 | INPUT GROUND | N/A |
| 18 | N/A | ANALOG GROUND |
| 19 | N/A | ANALOG GROUND |
| 21 | GROUND | N/A |
| 22 | -15V | $V+[+15 \mathrm{~V}]$ |
| 23 | GROUND | N/A |
| 24 | +15V | ANALOG OUTPUT |

*FOR PROPER OPERATION, Vcc-SHOULD have the same numerical value.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)

## HTS-0025, HTS-0025M, HTC-0300M

 METAL PACKAGE

DOT ON TOP INDICATES POSITION OF PIN 1.

## TRACK-AND-HOLD (T/H) MODE

When operated in the $\mathrm{T} / \mathrm{H}$ mode, these devices are allowed to "track" the input signal for a period of time prior to initiating a "hold command". During the track period, the output follows the input, and the devices function as operational amplifiers. The HTS-0025 operates as a precision follower with a gain of +1 , the HTC-0300, -1 .
When a Logic " 1 " is applied to the "hold command" input of the unit, its output is frozen. This output level is held until the track mode is reestablished by a Logic " 0 " at the hold command input. This operation is shown graphically in Figure 1. The held output level is the voltage value at the input at the instant (plus the aperture time) the hold command is applied.


Figure 1a. Track/Hold Waveforms - HTC-0300


Figure 1b. Track/Hold Waveforms - HTS-0025

The HTC-0300 provides a hold input for use if the hold command is inverted, that is if the user wishes to use a " 0 " for the hold condition and a " 1 " for the track mode. Performance of the unit is identical with either type of input.
Variations in the instants of sampling are called aperture uncertainty. It appears as jitter in the sampling point and can cause significant errors when very high dV/dt inputs are sampled. During the hold period, feedthrough and droop rate can introduce errors at the output. It is important that a track-andhold have high feedthrough rejection to prevent input-to-output leakage during the hold period. The droop rate is the amount the output changes during the hold period as a result of loading on the internal hold capacitor.
When the hold command input returns to the track condition, the amount of time required for the track-and-hold output to reestablish accurate tracking of the input signal is called the acquisition time.

## SAMPLE-AND-HOLD (S/H) MODE

In the S/H mode of operation, the devices are normally left in the hold condition. A very short sample pulse is applied to the hold command input when a new sample needs to be obtained at the output. The sample pulse width is dictated by the acquisition time. For small sample-to-sample variations, a pulse width as narrow as 20 to 80 ns may be used. In general, however, the pulse width should be 100 to 300 ns (see Figure 4).


Figure 2. Sample/Hold Operation - HTC-0300

The HTC-0300 hybrid track-and-hold amplifier has been designed to operate without external trimming potentiometers and "compensation" devices required in most modular units. Active laser trimming is used on the HTC-0300 to "null" the pedestal (the offset during "HOLD" times), set the dc offset to zero, and adjust the gain of the device to unity. Internal frequency compensating elements are incorporated to make the HTC-0300 unconditionally stable and to optimize the frequency response of the internal operational amplifier for this application. Unlike other microcircuit T/H amplifiers, the HTC has a high drive capability ( $\pm 50 \mathrm{~mA}$ ) and a very low output impedance which allows it to drive directly virtually all types of A/D converters (even the "current-bucking" input types which will produce a degraded A/D conversion without sufficient T/H output drive) and those with low input impedance.


Figure 3. HTC-0300 Error Due to Aperture Uncertainty


Figure 4a. Settling Agcuracy vs. Acquisition Time - HTC-0300


Figure 4b. Settling Accuracy vs. Acquisition Time - HTS-0025


Figure 5. Amplitude and Phase Response - HTC-0300


Figure 6a. Harmonic Distortion - Track Mode


Figure 6b. Frequency Domain Outputs
ts

Figure 7a. Track/Hold Operation


Figure 7b. Sample/Hold Operation

RATE: 15 MHz
INPUT: 2V, p-p, 3MHz LOAD: 1k $\Omega$


20ns/DIV

Figure 7c. Expanded View of Output Signal Showing
Switching Transients and Pedestal with DC Input

## A/D CONVERSION SYSTEM WITH 300 kHz CONTINUOUS

 SAMPLING RATE AND 12-BIT BINARY OUTPUTThe circuit below illustrates a typical application of the HTC0300 as a sample/hold amplifier preceding a successive-approximation type of $A / D$ converter. During the conversion interval, the input voltage to the A/D must be held constant. To the extent that this input signal is not absolutely constant, an error results in the digitized output of the A/D. However, with the excellent feedthrough-rejection and droop-rate specifications of the HTC-0300, very little error in the A/D conversion process will be due to the T/H circuit. In addition, the very fast acquisition time of this hybrid microcircuit means that the A/D can be operated at very near its maximum sample rate since very little of the conversion cycle time is required for the $\mathrm{T} / \mathrm{H}$ to acquire each successive signal sample.


Figure 8. A/D Conversion System
Sample Rate Encode Command Rate (f clock)
Pulse Width of Monostable
Multivibrator
Analog Input
0 V 0 V $+10 \mathrm{~V}$

Approximately 300 kHz
3.9 MHz

230ns

Digital Output
000000000000
111111111111

## Table 1. Performance Parameters For This A/D System

## ORDERING INFORMATION

Order Model Number HTS-0025 or Model Number HTC-0300 for 0 to $+70^{\circ} \mathrm{C}$ operation. For operation from $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ order Model HTS-0025M or HTC-0300M in metal cases. For units processed to MIL-STD-883, consult the factory or the nearest Analog Devices' sales office.

FEATURES
$\pm 10 \mathrm{~V}$ Range
10ns Aperture Delay
$1 / 4 \mathrm{~ns}$ Aperture Jitter
300ns Settling Time
0.01\% Linearity Error

Complete with Input Buffer

## APPLICATIONS

## Track and Hold

Peak Measurement Systems
Data Acquisition Systems
Simultaneous Sample-and-Hold

## GENERAL DESCRIPTION

The SHA-2A is a very fast sample-and-hold module with accuracy and dynamic performance appropriate for application with very fast 12 -bit A/D converters. In the "sample" mode, it acts as a fast amplifier, tracking the input signal. When switched to the "hold" mode, the output is held at a level corresponding to the input signal voltage at the instant of switching. The droop rate in "hold" mode is appropriate to allow 12 -bit accurate conversion by very fast A/D converters, e.g. those having total conversion times of up to several microseconds.

## DYNAMIC PERFORMANCE

The SHA-2A was designed for use with very fast A/D converters such as the Analog Devices' ADC1103 series, which convert 12 bits in less than $4 \mu \mathrm{~s}$. Since such converters will often be used to acquire data for fast slewing signal sources, the dynamic parameters were designed with this in mind. Slewing rate is $100 \mathrm{~V} / \mu \mathrm{s}$, and settling time to $0.01 \%$ is $<500 \mathrm{~ns}$. The aperture time of $<10 \mathrm{~ns}$, and aperture jitter of 0.25 ns , means that an input signal slewing at $200 \mathrm{mV} / \mu \mathrm{s}(3 \mathrm{kHz})$ will be acquired to appreciably better than one LSB uncertainty for a 12 -bit converter. The maximum droop rate of $100 \mu \mathrm{~V} / \mu \mathrm{s}$ means that when the SHA-2A is in "hold," its output is holding constant for the ADC input, changing $<0.1 \mathrm{LSB}$ per conversion time for a $1 \mu \mathrm{~s} 12$-bit ADC. The fast settling of the sample-hold transient allows the following A/D converter to make an accurate MSB decision only 150 ns after the "hold" command is applied.


## UNIQUE CIRCUIT ARRANGEMENT

Most sample-and-hold amplifier modules have input terminals connected either to a unity gain buffer, or directly to the hold capacitor through a switch. In the SHA-2A an input buffer is used, but the feedback connection has been omitted in order to allow the user to connect the SHA-2A as a follower, for unity gain, or to provide gain in order to simplify signal conditioning in his system. We call the user's attention to the fact that the input buffer bandwidth will go down as gain is increased, as it does for all op amps. Performance data is given for the unity gain buffer connection.


MODE CONTROL
Typical Block Diagram

| GAIN AND ACCURACY |  |
| :---: | :---: |
| Voltage Gain (Follower Connection) | +1 |
| Gain Error (Follower Connection) | +0-0.01\% |
| Gain Nonlinearity | 0.01\% max |
| INPUT CHARACTERISTICS |  |
| Input Impedance | $10^{11} \Omega$ and 7 pF |
| Input Bias Current | 100 pA max |
| Input Range | $\pm 10 \mathrm{~V}$ min |
| Initial Offset Voltage | Adjustable to 0 |
| Offset vs Temp | $100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| Offset vs Supply | $500 \mu \mathrm{~V} / \%$ |
| FREQUENCY RESPONSE (SAMPLE MODE) |  |
| Full Power Bandwidth | 1.5 MHz |
| Slewing Rate | $100 \mathrm{~V} / \mu \mathrm{s}$ |
| Settling Time to 0.01\% | 500ns max |
| Settling Time to 0.1\% | 300ns max |
| Noise (BW 100 Hz to 1 MHz ) | $100 \mu \mathrm{~V} \mathrm{rms}$ |
| SAMPLE-TO-HOLD SWITCHING |  |
| Aperture Delay Time | 10 ns |
| Aperture Delay Jitter | 0.25 ns |
| Switching Transient Settling (to 5 mV ) | 150ns max |
| S-H Offset Nonlinearity | 0.025\% max |
| HOLDING CHARACTERISTICS |  |
| Droop Rate | $100 \mu \mathrm{~V} / \mu \mathrm{s}$ max |
| Feedthrough ( $10 \mathrm{kHz}, 20 \mathrm{~V}$ p-p Input) | 5 mV p-p max |
| OUTPUT CHARACTERISTICS |  |
| Output Voltage | $\pm 10 \mathrm{~V}$ min |
| Output Current | $\pm 20 \mathrm{~mA} \mathrm{~min}$ |
| Short Circuit Current | $\pm 70 \mathrm{~mA}$ |
| Maximum Capacitive Load | 200pF |

DIGITAL CONTROL

## Logic Levels ${ }^{1}$

## Sample ("1")

Hold ("0")
$>+2 \mathrm{~V}$ @ $1 \mu \mathrm{~A}$ to 3.7 V
@ 1mA
$<0.8 \mathrm{~V}$
0 to 0.8 V @ -7 mA

| POWER REQUIREMENTS ${ }^{2}$ | $\pm 15 \mathrm{~V} \pm 2 \%$ @ 100 mA |
| :--- | :--- |
| TEMPERATURE RANGE |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MATING SOCKET | AC1035 |

## NOTE

${ }^{1}$ To achieve rated specifications, logic driving digital control input should be Schottky TTL.
${ }^{2}$ Recommended power supply, model $920, \pm 15 \mathrm{~V}$ @ $\pm 200 \mathrm{~mA}$ output.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## MATING SOCKET AC1035

The AC1035 is a simple socket assembly, $2^{\prime \prime} \times 3^{\prime \prime}$, for mounting the SHA-2A.
MOUNTING BOARD AC1503
The AC1503 is a $2^{114^{\prime \prime}} \times 4 \frac{1 / 2}{\prime \prime}$ PC board with edge connector. It contains a trimmer pot for adjustment of offset, as well as a logic chip, needed to simulate terminal characteristics of the SHA-2. When the SHA-2A is mounted on the AC1503, the assembly is a pin-compatible replacement for the SHA-2.

## CIRCUIT DESCRIPTION

The SHA-2A is a typical sample-and-hold module in that it consists of an input isolator, a fast switch, the storage element, and an output buffer. It differs from typical designs in two particular respects:

1. Speed - since it was designed to be compatible with very fast $A / D$ converters of the $1 \mu \mathrm{~s}$ total conversion time class, aperture delay time was reduced to 10 ns , aperture jitter to 0.25 ns , and settling time to 300 ns for 10 -bit performance.
2. Application versatility - the user completes the feedback circuit for the SHA-2A external to the module. Therefore, the module may be used in various input configurations and can easily be arranged to provide circuit gain of more than unity, to simplify signal conditioning in a subsystem.

## FEEDBACK CONNECTIONS

A block diagram of the SHA-2A is shown in Figure 1. The input section acts as a voltage-to-current converter, providing the current needed to charge the "HOLD" capacitor. The output amplifier isolates the "HOLD" capacitor, and provides low output impedance for driving the load. Since feedback is not hardwired in the module, both inverting and noninverting input terminals are available, and the SHA-2A can be connected as a follower with unity gain or potentiometric gain, as well as an inverter or even a differential amplifier. Since the unity gain follower mode will be the most frequent application, performance data in the specifications is based on this operating mode.


Figure 1. Block Diagram

1. Figure 2 shows feedback connections to the SHA-2A for the unity gain follower mode. Output (pin \#3) is connected to feedback (or - input, pin \#2). Input signal is applied to pin \#1.
2. Figure 3 shows feedback connections for noninverting operation with potentiometric gain. When the indicated values are installed, gain will be +5 . As in all operational amplifiers, gain-bandwidth product is a constant for a given sample-and-hold. Effective 3 dB bandwidth will be inversely proportional to gain.


Figure 3.
3. By using conventional operational amplifier feedback connections, the SHA-2A can be connected for use as an inverter, with various gains (as determined by the $R_{F} / R_{I}$ ratio), or as a differential amplifier.

## CHARACTERISTICS OF REAL SAMPLE-HOLDS

In the ideal Sample-Hold of Figure 4a, tracking is error-free, acquisition and release occur instantaneously, settling times are zero, and hold is infinite. Commercially-available units are specified in terms of the extent to which they depart from the ideal. Here are some of the commonly-occurring deviations.


Figure $4 a$.

## During Sample (Figure 4b):

Settling Time: The time required for the output to attain its final value within a specified fraction of full-scale when a full-scale input step is applied ( 0 to $\pm \mathrm{FS}$ or -FS to +FS ). See also Acquisition Time (Figure 4e).


Figure 4b.

## Sample to Hold (Figure 4c):

Aperture Time: The time elapsing between the command to Hold and the actual opening of the Hold switch. It has two components: a nominal time delay, and an uncertainty caused by jitter or variation from time-to-time or unit-to-unit. If a signal changing at a rate of $1 \mathrm{~V} / \mu \mathrm{s}$ must be resolved to within $0.1 \%$ of 10 V (FS), the aperture uncertainty must be $<10 \mathrm{~ns}$, provided that it is possible to anticipate the nominal delay and advance the command by an appropriate interval. In some sampled-data system applications, such as spectrum analyzers, auto- and cross-correlation function generators, the delay is unimportant, but the uncertainty directly affects uniformity of the sampling rate.


Figure $4 c$.
Switching Transients: At the time the switch opens, the circuit may not be in equilibrium - especially if the signal is changing rapidly - because of amplifier delay error, etc. This will cause transients at the time the switch opens.
Settling Time: The interval required for the output to attain its final value within a specified fraction of full scale, following the opening of the switch.
Sample-to-Hold Offset: A step error occurring at the initiation of the Hold mode caused by "dumping" of charge into the storage capacitor via the capacitance between the control circuit and the capacitor side of the switch (e.g., the gate-to-drain capacitance of a field-effect transistor).

## During Hold (Figure 4d):

"DROOP": A drift of the output at an approximately constant rate caused by the flow of current through the storage capacitor ( $\mathrm{dV} / \mathrm{dt}=\mathrm{I} / \mathrm{C}$ ). The current is the sum of the leakage across the switch and the amplifier's bias current.


Figure 4d.
Feedthrough: The fraction of input signal that appears at the output in Hold, caused primarily by capacitance across the switch. Usually measured by applying a full-scale sinusoidal input at a fixed frequency (e.g., 20 V p-p at 10 kHz ), and observing the output.

Dielectric Absorption: The tendency of charges within a capacitor to redistribute themselves over a period of time, resulting in "creep" to a new level when allowed to rest after large, fast changes. $<0.01 \%$ for good polystyrene and teflon capacitors, as large as several percent for ceramic and mylar capacitors.

## Hold to Sample (Figure 4e):

Acquisition Time: The time duration for which an input must be applied for sampling to the desired accuracy. Essentially the same as Settling Time for feedback types.

Hold-to-Sample Transients: Transients (e.g., spikes) occurring between the Sample command and final settling.


Figure $4 e$.

# High Resolution 14-Bit Sample and Hold Amplifier 

Der SHA114
features
$\pm 10 \mathrm{~V}$ min Input/Output Range
50ns Aperture Delay
0.5 ns Aperture Jitter
$6 \mu \mathrm{~s}$ Settling Time
$\pm 0.001 \%$ Max Gain Linearity Error
Complete with Input Buffer
APPLICATIONS
Track and Hold
Peak Measurement Systems
Data Acquisition Systems
Simultaneous Sample-and-Hold

## GENERAL DESCRIPTION

The SHA1144 is a fast sample-hold amplifier module with ac curacy and dynamic performance appropriate for applications with fast 14 -bit A/D converters. In the "sample" mode, it acts as a fast amplifier, tracking the input signal. When switched to the "hold" mode, the output is held at a level corresponding to the input signal voltage at the instant of switching. The droop rate in "hold" is appropriate to allow accurate conversion by 14 -bit A/D converters having conversion times of up to $150 \mu \mathrm{~s}$.

## DYNAMIC PERFORMANCE

The SHA1144 was designed to be compatible with fast 14-bit A/D converters such as the Analog Devices' ADC1130 and ADC1131 series, which convert 14 bits in $25 \mu$ s and $12 \mu \mathrm{~s}$, respectively. Maximum acquisition time of $8 \mu \mathrm{~s}$ for the SHA1144 permits high sampling rates for 14 -bit conversions. The SHA1144 is guaranteed to have a maximum gain nonlinearity of $\pm 0.001 \%$ of full scale to insure $1 / 2$ LSB accuracy in 14 -bit systems. When in the "hold" mode, the droop rate is $1 \mu \mathrm{~V} / \mu \mathrm{s}$, so the SHA1144 will hold an input signal to $\pm 0.003 \%$ of full scale ( 20 V p-p) for over $600 \mu \mathrm{~s}$.

## PRINCIPLE OF OPERATION

The SHA1144 consists basically of two high speed operational amplifiers, a storage capacitor, and a digitally controlled switch. It differs from typical sample-and-hold modules in one important respect; application versatility. The user completes the SHA1144 feedback circuit external to the module. Therefore, the module may be used in inverting or noninverting configurations and can easily be arranged to provide circuit gain of more than unity to simplify signal conditioning in a subsystem.


## FEEDBACK CONNECTIONS

A block diagram of the SHA1144 is shown in Figure 1. The input section acts as a voltage-to-current converter, providing the current needed to charge the "hold" capacitor. The output amplifier isolates the "hold" capacitor and provides low output impedance for driving the load. Since feedback is not hardwired in the module, both inverting and noninverting input terminals are available, and the SHA1144 can be connected as a follower with unity gain or potentiometric gain, as well as inverter or even a differential amplifier. Since the unity gain follower mode will be the most frequent application, performance data listed in the specification table is based on this operating mode.


Figure 1. Block Diagram - SHA 1144


[^65]Figure 2 shows feedback connections to the SHA1144 for the unity gain follower mode. Output (pin 9) is connected to input (pin 4). Input signal is applied to pin 3.


Figure 2. Unity Gain Follower
Figure 3 shows feedback connections for noninverting operation with potentiometric gain. When the indicated values are installed, gain will be +5 . As in all operational amplifiers, gain-bandwidth product is a constant for a given sample-andhold. Effective 3 dB bandwidth will be inversely proportional to gain.


Figure 3. Noninverting Operation
By using conventional operational amplifier feedback connections, the SHA1144 can be connected for use as an inverter, with various gains (as determined by the $\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{1}$ ratio), or as a differential amplifier.

## DATA ACQUISITION APPLICATION

Successive-approximation A/D converters can generate substantial linearity errors if the analog input varies during the period of conversion; even the fast 14 -bit models available cannot tolerate input signal frequencies of greater than a few Hz . For this reason, sample-and-hold amplifiers like the SHA1144 are connected between the A/D and its signal source to hold the analog input constant during conversion.

When the SHA1144 is connected to an A/D, its aperture time uncertainty, rather than the A/D's conversion time, is the factor which limits the allowable input signal frequency. The SHA1144, with a typical aperture delay time of 50 ns and an uncertainty of 0.5 ns , will change from the sample mode to the hold mode 50 to 50.5 ns after the " 1 " to " 0 " transition of the mode control input. If the system timing is so arranged as to initiate the mode control signal 50 ns early, then switching will actually occur within 0.5 ns of the desired time as shown below.


Figure 4. Aperture Uncertainty
The maximum allowable slew rate will thus equal the quotient of the maximum allowable voltage uncertainty and the 0.5 ns aperture uncertainty. For sinewave inputs, the corresponding maximum frequency is expressed by:

$$
\mathrm{f}_{\max }=\left(\frac{\Delta \mathrm{E}}{\mathrm{E}_{\mathrm{FS}}}\right)\left(\frac{1}{2 \pi \Delta \mathrm{t}}\right) \cong 3.18 \times 10^{8}\left(\frac{\Delta \mathrm{E}}{\mathrm{E}_{\mathrm{FS}}}\right)
$$

where: $\Delta \mathrm{E}=$ the allowable voltage uncertainty $\mathrm{E}_{\mathrm{FS}}=$ the sinewave magnitude

For a system containing a SHA1144 and a 14 -bit A/D with $\pm 10 \mathrm{~V}$ input signals and an allowable input uncertainty of $\pm 1 / 2 \mathrm{LSB}( \pm 620 \mu \mathrm{~V})$, the maximum allowable signal frequency will be 19.7 kHz .

## POWER SUPPLY AND GROUNDING CONNECTIONS

The proper power supply and grounding connections are shown shown below in Figure 5.


Figure 5. Power Supply and Grounding Connections
The $\pm 15 \mathrm{~V}$ power supplies must be externally bypassed as shown. The capacitors should be tantalum types and should be installed as close to the module pins as possible. The analog and digital ground lines should be run separately to their respective power supply commons to prevent coupling of digital switching noise to the sensitive analog circuit section.

## OPERATION WITH AN A/D CONVERTER

Figure 6 below shows the appropriate connections between the SHA1144 and a successive approximation A/D converter in block diagram form.


Figure 6. SHA1144 and A/D Connections
The resulting timing sequence at the start of conversion is illustrated in Figure 7.


Figure 7. A/D and SHA Timing at Start of Conversion
Note that the leading edge of the convert command pulse causes the converter's STATUS output to go to Logic " 0 " which in turn switches the SHA1144 from sample to hold. As discussed previously, the typical SHA1144 actually changes modes 50 to 50.5 ns after the " 1 " to " 0 " transition of the mode control input. This mode switching causes a transient on the output terminal which decays to within $0.003 \%$ of the final value in approximately $1 \mu \mathrm{~s}$. Once the transient has settled, the convert command input is returned to Logic " 0 " and the conversion proceeds. As shown in Figure 8, the STATUS signal returns to Logic " 1 " and the SHA1144 returns to the sample mode at the end of conversion. Within $6 \mu \mathrm{~s}$, it will have acquired the input signal to $0.003 \%$ accuracy and a new conversion cycle may be started.


Figure 8. A/D and SHA Timing at End of Conversion

## OPERATION WITH AN A/D AND MULTIPLEXER

The subsystem of Figure 9 may also be connected to a multiplexer like the Harris HI508A as shown below.


Figure 9. $A / D, S H A$, and MPX Connections

The leading edge of the convert command pulse sets the STATUS output to Logic " 0 " thereby switching the SHA1144 to "hold"; the corresponding change to Logic " 1 " of the STATUS output increments the binary counter and changes the multiplexer address. Since the SHA1144's aperture time is small with respect to the multiplexer switching time, it will have switched to the hold mode before the multiplexer actually changes channels. The multiplexer switching transients will settle out long before the SHA returns to "sample" at the end of conversion. The timing sequence described above is illustrated in Figure 10.


Figure 10. A/D, SHA, and MPX Timing

This method of sequencing the multiplexer may be altered to permit random addressing or addressing in a preset pattern. The timing of the multiplexer address changes may also be altered but consideration should begiven to the effects of feedthrough in the SHA1144. Feedthrough is the coupling of analog input signals to the output terminal while the SHA is in "hold". Large multiplexer switching transients occuring during A/D conversion may introduce an error.

## Mouting Card AO1580

## GENERAL DESCRIPTION

High resolution, high speed data acquisition demands that considerable thought be given to wiring connections, even when simply evaluating the unit in a temporary laboratory bench set-up. To assist with such evaluations, an AC1580 is available. This $41 / 2^{\prime \prime} \times 6^{\prime \prime}$ printed circuit card has sockets that allow a SHA1144 and ADC1130 or ADC1131 to be plugged directly onto it. It also has provisions for two optional Harris HI508A multiplexers. This card includes gain and offset adjustment potentiometers and power supply bypass capacitors. It mates with a Cinch 251-22-30-160 (or equivalent) edge connector (P1) and Cinch 251-06-30-160 (or equivalent) edge connector (P2) which are supplied with every card.
To use the AC1580, program as shown in the wiring chart of Table 1, by installing the appropriate jumpers. An outline drawing and schematic are provided for reference.

## Calibration Procedure

Set up the SHA1144 for the desired gain per the wiring chart of Table 1. Short W9 which drives the SHA MODE CONTROL with the STATUS of the ADC. Calibrate offset and gain in the manner described below. When calibration is completed W9
may be removed and the SHA MODE CONTROL may be driven in accordance with the option chart.

## Offset Calibration

For the 0 to +10 V unipolar range set the input voltage precisely to +0.0003 V . 'Adjust the zero potentiometer until the converter is just on the verge of switching from $00 \ldots 0$. to 00. . . . 1 .
For the +5 V bipolar range, set the input voltage precisely to -4.9997 V ; for $\pm 10 \mathrm{~V}$ units set it to -9.9994 V . Adjust the zero potentiometer until offset binary coded units are just on the verge of switching from $00 \ldots . \ldots 0$ to $00 \ldots . .1$ and two's complement coded units are just on the verge of switching from 100 . . . . 0 to 100 . . . . 1 .

## Gain Calibration

Set the input voltage precisely to +9.9991 V for 0 to +10 V units, +4.9991 V for $\pm 5 \mathrm{~V}$ units or +9.9982 V for $\pm 10 \mathrm{~V}$ units. Note that these values are $11 / 2 \mathrm{LSB}$ 's less than the nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from $11 \ldots 0$ to $11 \ldots 1$ and two's complement coded units are just on the verge of switching from $011 \ldots 10$ to $011 \ldots 11$.


OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


NOTES

1. P1 IS CINCH CONNECTOR TYPE 251.22-30.160.

P2 IS CINCH CONNECTOR TYPE 251.06-30.160.
Figure 12. AC1580 Mounting Board

## A to D Converter Options

| Range | Jumpers. | , |
| :---: | :---: | :---: |
| 0 V to 10 V | Jumper W11 |  |
| $\pm 5 \mathrm{~V}$ | Jumper W11 and Jumper G to F on Board |  |
| $\pm 10 \mathrm{~V}$ | Jumper W10 and Jumper G to F on Board |  |
| SHA Options |  |  |
| SHA Unity Gain ( +1 ) | Jumper W1 and Jumper W7 |  |
| SHA with Gain ${ }^{1,3}$ | Jumper W1 and Install RW4 and RW7 in W4 and W7 Locations ${ }^{3}$ |  |
| SHA as an Inverter ${ }^{\mathbf{2}, 3}$ | Jumper W2 and Jumper W5 and Install RW3 and RW7 in W3 and W7 Locations ${ }^{3}$ |  |
| SHA Mode Control |  |  |
| Internal (Driven from Status of the ADC) <br> Jumper W9 |  |  |
| External <br> (Apply External Signal <br> to Pin 9 of Connector P1) Jumper W8 |  |  |
| Multiplexer Option <br> When Using Multiplexers Jumper W16 |  |  |
| INPUT OPTIONS |  |  |
| Inputs Fr | From Connector P1 From Connector P2 |  |
| Analog Input | Jumper W15 | Jumper W12 |
| Analog Ground | Jumper W14 | Jumper W13 |
| NOTES |  |  |
| ${ }^{1} \mathrm{G}=1+\frac{\mathrm{KW} /}{\mathrm{RW} 4} \quad{ }^{2} \mathrm{G}=-\frac{\mathrm{KW} /}{\mathrm{RW} 3}$ |  |  |
| ${ }^{3}$ See Figure 11 for appropriate gain setting resistor locations (RW3, RW4, RW7) |  |  |

Table 1. Option Chart

| "ON" Channel $\mathbf{1}$ | 2 | 3 | 4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | L | L | L | L | L=TTL Logic "0" |
| 2 | L | L | H | L | $(0 \mathrm{~V} \leqslant " 0 " \leqslant+0.8 \mathrm{~V})$ |
| 3 | L | H | L | L | H = TTL Logic " 1 "" |
| 4 | L | H | H | L | $(+2 \mathrm{~V} \leqslant " 1 " \leqslant+5.5 \mathrm{~V})$ |
| 5 | H | L | L | L |  |
| 6 | H | L | H | L |  |
| 7 | H | H | L | L |  |
| 8 | H | H | H | L |  |
| 9 | L | L | L | H |  |
| 10 | L | L | H | H |  |
| 11 | L | H | L | H |  |
| 12 | L | H | H | H |  |
| 13 | H | L | L | H |  |
| 14 | H | L | H | H |  |
| 15 | H | H | L | H |  |
| 16 | H | H | H | H |  |

Table 2. Multiplexer Address

# Ultra High Speed Sample/Track-and-Hold Amplifiers 

FEATURES
20ps Aperture Uncertainty (THS)
15 to 1000ns Acquisition Times 0.01\% Linearity

DC Coupled High Input Z Buffer
APPLICATIONS
Data Acquisition Systems
Data Distribution Systems
Peak Measurement Systems
Simultaneous Sample \& Hold
Analog Delay \& Storage

## GENERAL DESCRIPTION

The THS/THC series' modules include the fastest sample/track-and-hold amplifier (SHA) available (THS-0025), as well as general purpose high speed low droop rate, low feedthrough devices such as the THC-1500. The six devices in the series allow a wide range of trade-offs between speed, price, droop rate, output noise levels, gain precision and offset drift. All devices feature high input impedance buffer amplifiers and high output current amplifiers ( 50 mA ). The THS units achieve their speed through the use of a dc-coupled Schottky diode sampling bridge while the THC series use MOS FET switches. TTL, or ECL logic can be used on any THC device, and either is available as a no cost option on THS units.

## APPLICATIONS

The most common use for a track and hold is to place it ahead of an A/D converter to allow the digitizing of signals with bandwidths higher than the digitizer alone can handle. The use of the THS series track and holds can allow a reduction of system aperture to 20 ps while THC units provide 100 ps. These track and holds may also be used for peak holding functions, simultaneous sampling A/D's (with appropriate analog multiplexing), and other high speed analog signal processing applications. These modules have been used to construct 13-bit A/D converters with word rates as high as 10 MHz . The THS/THC series is designed to operate in either the track-and-hold or sample-and-hold modes. They perform well with the MAS series' A/D converters.

## TRACK-AND-HOLD (T/H) MODE

When a THS/THC unit is operated in the T/H mode, it is allowed to "track" the input signal for a period of time prior to initiating a "hold command". During the track period, the output follows the input, and the device functions like an amplifier. In the THC units a resistor gain programmable op amp provides this function.


When a Logic " 1 " is input to the "hold command" input of the T/H, its output is frozen. This output level is held until the track mode is reestablished by a Logic " 0 " at the "hold command" input. This operation is shown graphically in Figure 1. The held output level is the voltage value at the input at the instant the hold command is applied, plus the aperture time.
Variations in the instants of sampling are called aperture uncertainty. It appears as jitter in the sampling point and can cause significant errors when very high $\mathrm{dV} / \mathrm{dt}$ inputs are sampled.
During the hold period, feedthrough and droop rate can introduce errors at the output. It is important that a track and hold have high feedthrough rejection to prevent input to outpur leakage during the hold period. The droop rate is the amount the output changes during the hold period, as a result of loading on the internal hold capacitor.


Figure 1. Track-and-Hold Operation

|  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | FAST |  |  |

NOTES:
${ }^{1}$ Sample rates shown are a guide only and are based on system acquisition times-not logic speed. These rates can be exceeded with acquisition time trade-offs.
${ }^{2}$ These inputs are unterminated. An external pull down resistor should be used when driven by ECL 10 k logic source.
${ }^{3}$ These inputs are each terminated with a $330 \Omega$ pull down resistor to $\mathbf{- 5 . 2 V}$.
*Specifications same as THC-0300.
**Specifications same as THS-0025.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


THC Series


NOTES: SOME MODELS DO NOT USE ALL PIN OUTS. IN THESE CASES, UNUSED PINS ARE DELETED.
PINS ARE GOLD PLATED.
DOT ON TOP INDICATES POSITION OF PIN 1.

| PIN | THC SERIES' FUNCTION | THS SERIES' FUNCTION |
| :--- | :--- | :--- |
| 1 | ANALOG INPUT | GROUND |
| 4 | N/A | $+15 V$ |
| 5 | N/A | GROUND |
| 6 | FEEDBACK | -15V |
| 7 | N/A | HOLD COMMAND (ECL) |
| 8 | N/A | HOLD COMMAND (ECL) |
| 9 | N/A | HOLD COMMAND (TTL) |
| 10 | N/A | $-5.2 V$ |
| 11 | OFFSET ADJUST | GV |
| 12 | OFFSET ADJUST | GROUND |
| 13 | N/A | OFFSET ADJUST |
| 14 | N/A | ANALOG INPUT 1 |
| 15 | UNITY GAIN | N/A |
| 16 | ANALOG OUTPUT | GROUND |
| 17 | GROUND | N/A |
| 18 | -15V | N/A |
| 19 | +15V | N/A |
| 20 | N/A | GROUND |
| 21 | N/A | ANALOG OUTPUT 1 |
| 22 | N/A | ANALOG OUTPUT 2 |
| 30 | HOLD COMMAND (ECL) | N/A |
| 31 | HOLD COMMAND (TTL) | N/A |
| 32 | GROUND | N/A |
|  |  |  |

THS Series

When the hold command input returns to the track condition, the amount of time required for the T/H output to reestablish accurate tracking of the input signal is called the acquisition time. Figure 2 shows settling accuracy versus acquisition time for the THS/THC series. Figure 3 shows superimposed photographs of the input and output waveforms of a THS-0025 operated as a track-and-hold amplifier. Note that the output reacquires the input just 12 ns after the end of the hold time.


Figure 2. Acquisition Time vs. Settling Accuracy


Figure 3. Track-and-Hold Operation (THS-0025)

## SAMPLE AND HOLD (S/H) MODE

In the S/H mode of operation, devices are normally left in the hold condition. A very short sample pulse is applied to the hold command input when a new sample needs to be obtained at the output. The sample pulse width is dictated by the acquisition time. For small sample-to-sample variations, a pulse width as narrow as 12 ns may be used for THS units and 80 ns for THC units. If possible for greater accuracy, sample pulses should be wider (see Figure 2).
In general, however, the pulse width to the THS-0025 should be 15 ns to 50 ns , depending on required accuracy. Figure 4 shows the input and output waveforms of a THS-0025 used in the $\mathrm{S} / \mathrm{H}$ mode.


Figure 4. Sample-and-Hold Operation (THS-0025)

## APPLICATION NOTES

Figure 5 shows a slope sensitive circuit which is capable of finding the peaks of positive excursions of an input waveform and digitizing the result. The circuit may be implemented without the A/D converter, in which case the output is an analog level held by the T/H module that may be observed or measured in some other manner.


Figure 5. Peak Detector (THC-0300)
The comparator triggers the T/H module when the positive slope of the input signal drops below a threshold slope equal to $15 \mathrm{~V} / \mathrm{R} 2 \mathrm{C} 1$. A minimum positive slope of $15 \mathrm{~V} / \mathrm{R} 1 \mathrm{C} 1$ is required to arm the detector. Resistors R1 and R2 are used to provide a guard band to prevent noise from triggering the circuit. The guardband voltage is equal to $15 \mathrm{~V} \times \mathrm{R} 1 / \mathrm{R} 2$ and is generally set to approximately 5 to 20 mV .


Figure 6. A/D Conversion System (THC)

| Throughput Rate | Greater than 400 kHz |
| :--- | :--- |
| Overall Accuracy | $0.05 \%$ |
| Resolution | One Part in $1024(10 \mathrm{~B}$ |
| Aperture Uncertainty | 100 ps |
| Analog Input | Digital Output |
| 0 V | 0000000000 |
| +5.000 V | 1000000000 |
| +9.990 V | 1111111111 |

Table 1. Capsule Performance for the $A / D$ System
Analog Devices' THC series track-and-holds are designed to interface directly with the MAS series A/D converters as well as other commercially available modular A/D's. In the above application, the THC module is used to acquire the analog signal to be converted and hold the sampled output over a much longer time period to permit the A/D module to accurately encode the analog data sample. In this way, the system aperture time is reduced to less than 100 ps , and analog bandwidths up to the Nyquist limit may be accurately digitized.


Figure 7. Sample/Track-and-Hold THC Series Block Diagram


Figure 8. Sample/Track-and-Hold THS Series Block Diagram


THC
THS

Figure 9. Optional Offset Adjustments

## ORDERING INFORMATION

Order THS-0025 TTL, THS-0060 TTL, or THS-0225 TTL for TTL Hold Command Option.
Order THS-0025 ECL, THS-0060 ECL, or THS-0225 ECL for Balanced ECL Hold Command Input.
Order THC-0300, THC-0750, THC-1500 as required. All have available TTL and ECL Logic Inputs.

## CMOS Switches \& Multiplexers

## Contents

Selection Guide ..... 14-3
Orientation and Terminology ..... 14-4
AD7501 8-Channel Multiplexer, High Enables ..... 14-5
AD7502 4-Channel Differential Multiplexer ..... 14-5
AD7503 8-Channel Multiplexer, Low Enables ..... 14-5
AD7506 16-Channel Multiplexer ..... 14-9
AD7507 8-Channel Differential Multiplexer ..... 14-9
AD7510DI Dielectrically Isolated Quad SPST; Address High Closes Switch ..... 14-13
AD7511DI Dielectrically Isolated Quad SPST; Address Low Closes Switch ..... 14-13
AD7512DI Dielectrically Isolated Quad SPDT ..... 14-13
ADG200 Dielectrically Isolated Dual SPST, Replaces DG200 ..... 14-21
ADG201 Dielectrically Isolated Quad SPST, Replaces DG201 ..... 14-25

The devices catalogued in this section are grouped into two classes: Switches and Multiplexers. Descriptions, specifications, and application information can be found in the data sheets; definitions of the terminology can be found in the following pages.

Devices and subsystems with multiplexing functions can also be found in Sections 8 (Transducers, Signal Conditioners, and Instrumentation), 10 (Analog-to-Digital Converters-AD7583 9-channel CMOS 8-bit ADC), 15 (Data-Acquisition Subsystems), and 16 (Microcomputer Interfaces).

## CMOS IC SWITCHES

| Type | Characteristics | Page |
| :--- | :--- | :---: |
| AD7510DI\# | Dielectrically isolated Quad SPST; Address High closes switch | $14-13$ |
| AD7511DI\# | Dielectrically isolated Quad SPST; Address Low closes switch | $14-13$ |
| ADG201\# | Dielectrically isolated Quad SPST, replace DG201 | $14-25$ |
| ADG200\# | Dielectrically isolated Dual SPST, replace DG200 | $14-21$ |
| AD7512DI\# | Dielectrically isolated Quad SPDT | $14-13$ |
|  |  |  |
| CMOS IC MULTIPLEXERS | Page |  |
| Type | Characteristics | $14-5$ |
| AD7501 | 8-channel multiplexer, High enables | $14-5$ |
| AD7503 | 8-channel multiplexer, Low enables | $14-5$ |
| AD7502 | 4-channel differential multiplexer | $14-9$ |
| AD7506 | 16-channel multiplexer | $14-9$ |
| AD7507 | 8-channel differential multiplexer |  |
| \#Monolithic chips available with guaranteed performance for precision hybrids; <br> information available upon request. All can be found in the 1979 Chip Catalog, <br> available upon request. |  |  |

## CMOS Switches \& Multiplexers

Analog Devices offers a complete line of monolithic CMOS analog multiplexers and switches, which utilize a high-breakdown CMOS process, in conjunction with a double-layer interconnect for high density. Both 8 - and 16 -channel multiplexers are available, in one-line and two-line ( $4-$ and 8 -channel differential) versions. The switches are dielectrically isolated duals and quads, available in a variety of contact forms. Both direct and inverted logic options are available for the most-popular types. The popular AD7510/11/12DI (quad SPST/dual SPDT), which utilize dielectric isolation, are latchup-proof and can withstand overrange to $\pm 25 \mathrm{~V}$ beyond the supplies.
CMOS switches have extremely low quiescent power dissipation, require little drive or supply current while switching, and are low in cost. Their $\mathrm{R}_{\mathrm{ON}}$ is low and is, to a first-order, independent of applied voltage; in the off condition, leakage is quite small, both across the gate and to the drive and supply circuits. Most types respond to TTL/DTL, as well as CMOS, logic.
Definitions for terminal nomenclature used in the data sheets are given below, and a summary of device functions appears on the preceding page. General information on the nature of CMOS, its advantages, its applications, and its protection, is to be found in the Guide to CMOS Switches and Multiplexers, available from Analog Devices upon request.

## MULTIPLEXER TERMINOLOGY

$\mathrm{R}_{\mathrm{ON}}$ :
RON vs. Temperature:
$\Delta \mathrm{R}_{\mathrm{ON}}$ between Switches:
RON vs. Temperature between Switches:
IS:

IOUT:

IOUT - IS:
$V_{\text {INL: }}$
$\mathrm{V}_{\text {INH }}$ :
CS: $\quad$.
COUT:
CS - ouT:
CSS:
$t_{\text {transition: }}$

Ohmic resistance between the output and an addressed input.
RON drift over the temperature range.
Difference between the $\mathrm{R}_{\mathrm{ON}}$ 's of any two switches.
Difference between the $\mathrm{R}_{\mathrm{ON}}$ drifts of any two switches.
Current at any switch input, S1 through $\mathrm{S}_{\mathrm{N}}$. This is a leakage current when the switch is open.
Current at the output. This is a leakage current when all switches are open. Difference between the current going into terminal " $S$ " and the current going out of terminal "out" when terminal " S " is addressed.
Digital threshold voltage for the low state.
Digital threshold voltage for the high state.
Capacitance between any open terminal " S " and ground.
Capacitance between the output terminal and ground with all switches open. Capacitance between any open terminal " S " and the output terminal. Capacitance between any two " S " terminals.
Delay time when switching from one address state to another.

| $t_{\text {open }}$ | "OFF" time of both switches when switching from one address state to another. |
| :---: | :---: |
| $t_{\text {on }}(\mathrm{En})$ : | Delay time between the $\mathbf{5 0 \%}$ points of the enable input and the switch "ON" condition. |
| $t_{\text {off ( }}(\mathrm{En})$ : | Delay time between the $50 \%$ points of the enable input and the switch "OFF" condition. |
| $\mathrm{V}_{\text {DD }}$ : | Most positive voltage supply. |
| $\mathrm{V}_{\text {SS }}$ : | Most negative voltage supply. |
| IDD: | Positive supply current. |
| ISS: | Negative supply current. |
| SWITCH TERMINOLOGY |  |
| RDS: | Ohmic resistance between terminals D and S. |
| $\mathrm{I}_{\mathrm{D}}$ ( IS ) : | Current at terminals D or S. This is a leakage current when the switch is OFF. |
| IDS: | Current flowing through the closed switch. |
| $\mathrm{I}_{\mathrm{D}}-\mathrm{I} \mathrm{S}$ : | Leakage current that flows from the closed switch into the body. (This leakage will show up as the difference between the current $I_{D}$ going into the switch and the outgoing current IS.) |
| $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)$ : | Analog voltage on terminal D (S). |
| $\mathrm{C}_{S}\left(\mathrm{C}_{\mathrm{D}}\right)$ : | Capacitance between terminal S (D) and ground. (This capacitance is specified for the switch open and closed.) |
| CDS: | Capacitance between terminals D and S. (This will determine the switch isolation over frequency.) |
| $\mathrm{C}_{\mathrm{DD}}\left(\mathrm{CSSS}^{\text {) }}\right.$ | Capacitance between terminals D (S) of any 2 switches. (This will determine the cross coupling between switches vs. frequency.) |
| ton: | Delay time between the $50 \%$ points of the digital input and switch "ON" condition. |
| toFF: | Delay time between the $50 \%$ points of the digital input and switch "OFF" condition. |
| $\mathrm{V}_{\text {INL }}$ : | Threshold voltage for the low state. |
| $\mathrm{V}_{\text {INH: }}$ | Threshold voltage for the high state. |
| $\mathrm{I}_{\text {INL }}\left(\mathrm{I}_{\text {INH }}\right)$ : | Input current of the digital input. |
| $\mathrm{C}_{\text {IN }}$ : | Input capacitance to ground of the digital input. |
| $V_{\text {DD }}$ : | Most positive voltage supply. |
| VSS: | Most negative voltage supply. |
| IDD: | Positive supply current. |
| ISS: | Negative supply current. |

FEATURES<br>DTL/TTL/CMOS Direct Interface<br>Power Dissipation: 30 W<br>$R_{\text {ON }}$ : $170 \Omega$<br>Output "Enable" Control<br>AD7503 Replaces HI-1818

## GENERAL DESCRIPTION

The AD7501 and AD7503 are monolithic CMOS, 8-channel analog multiplexers which switches one of 8 inputs to a common output depending on the state of three binary address lines and an "enable" input. The AD7503 is identical to the AD7501 except its "enable" logic is inverted. All digital inputs are TTL/DTL and CMOS logic compatible.
The AD7502 is a monolithic CMOS dual 4 -channel analog multiplexer. Depending on the state of 2 binary address inputs and an "enable", it switches two output buses to two of 8 inputs.
All 3 devices are excellent examples of a high breakdown CMOS process combined with a double layer interconnect for high density. Silicon nitride passivation ensures long term stability and reliability.

## FUNCTIONAL DIAGRAMS

AD7501, AD7503


AD7502


PIN CONFIGURATIONS (Top View)



ABSOLUTE MAXIMUM RATINGS
$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted)
V ${ }_{\text {DD }}$ - GND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . +17 V
VSS - GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -17V
V Between Any Switch Terminals. . . . . . . . . . . . . . . . . 25 V
Switch Current ( $\mathrm{I}_{\mathrm{S}}$, Continuous) . . . . . . . . . . . . . . 35 mA
Switch Current ( $\mathrm{I}_{\mathrm{S}}$, Surge)
1 ms duration, $10 \%$ duty cycle . . . . . . . . . . . . . . . 50 mA
Digital Input Voltage Range . . . . . . . . . . . . V ${ }_{\text {DD }}$ to GND
Power Dissipation (package)
16 pin Ceramic DIP
Up to $+75^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . . 450 mW
Derates above $+75^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . . . $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
16 pin Plastic DIP
Up to $+70^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . . . 670 mW
Derates above $+70^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . . . $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Operating Temperature
Plastic (JN, KN versions) . . . . . . . . . . . . . . 0 to $+70^{\circ} \mathrm{C}$
Ceramic (JD, KD versions) . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Ceramic (SD versions) . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
CAUTION:

1. Do not apply voltages higher than $V_{D D}$ and $V_{S S}$ to any other terminal, especially when $\mathrm{V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ all other pins should be at 0 V .
2. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

| PARAMETER | VERSION ${ }^{1}$ | SWITCH CONDITION | AD7501, AD7503 ${ }^{\text {2 }}{ }^{\circ} \mathrm{C}$ |  | OVER SPE TEMP. RA AD7501, AD7 503 | CIFIED <br> ANGE <br> AD7502 | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> $\mathrm{R}_{\mathrm{ON}}$ <br> $\mathrm{R}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{S}}$ | $\begin{aligned} & \text { All } \\ & \text { All } \end{aligned}$ | ON ON | $\begin{aligned} & 170 \Omega \text { typ, } 300 \Omega \text { max } \\ & 20 \% \text { typ } \\ & \hline \end{aligned}$ | * |  |  | $\begin{aligned} & -10 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant+10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=1.0 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{R}_{\mathrm{ON}}$ vs. Temperature <br> $\Delta \mathrm{R}_{\mathrm{ON}}$ Between Switches <br> $\mathrm{R}_{\mathrm{ON}}$ vs. Temperature Between Switches | All <br> All <br> All | $\begin{aligned} & \text { ON } \\ & \text { ON } \\ & \text { ON } \end{aligned}$ | $\begin{aligned} & 0.5 \% /^{\circ} \mathrm{C} \text { typ } \\ & 4 \% \text { typ } \\ & \pm 0.01 \% /^{\circ} \mathrm{C} \end{aligned}$ |  |  | - | $\mathrm{v}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=1.0 \mathrm{~mA}$ |
| ${ }^{1}$ S | $\underset{\mathrm{S}}{\mathbf{J}, \mathbf{K}}$ | OFF OFF | $\begin{aligned} & 0.2 \mathrm{nA} \text { typ, } 2 \mathrm{nA} \max \\ & 0.5 \mathrm{nA} \max \end{aligned}$ |  | 50nA max <br> $50 n A \max$ | * | $\begin{gathered} \mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=+10 \mathrm{~V} \text { and } \\ \mathrm{V}_{\mathrm{S}}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=-10 \mathrm{~V} \end{gathered}$ |
| ${ }^{\text {I OUT }}$ | $\begin{aligned} & \mathrm{J}, \mathrm{~K} \\ & \mathrm{~s} \end{aligned}$ | OFF OFF | 1 nA typ, 10 nA max <br> $5 n A \max$ | 0.6 nA typ, 5 nA max <br> $3 n A \max$ | 250nA max <br> $250 n A$ max | 125 nA max <br> $125 n A \max$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=+10 \mathrm{~V} \text { and } \\ & \mathrm{V}_{\mathrm{S}}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=-10 \mathrm{~V} \end{aligned}$ <br> AD7501/02: Enable LOW <br> AD7503: Enable HIGH |
| - \|IOUT ${ }^{-1}{ }_{\text {S }}$ \| | $\begin{array}{r} \mathrm{J}, \mathrm{~K} \\ \mathrm{~S} \end{array}$ | $\begin{aligned} & \text { ON } \\ & \text { ON } \end{aligned}$ | $\begin{aligned} & 12 \mathrm{nA} \max \\ & 5.5 \mathrm{nA} \max \end{aligned}$ | $7 n A$ max <br> 3.5 nA max | 300 nA max <br> 300nA max | $\begin{aligned} & 175 \mathrm{nA} \max \\ & 175 \mathrm{nA} \max \end{aligned}$ | $\mathrm{v}_{\mathrm{S}}=0$ |
| DIGITAL CONTROL $\mathrm{V}_{\mathrm{INL}}$ | All | : |  |  | 0.8 V max | * |  |
| $\mathrm{V}_{\text {INH }}$ | $\begin{aligned} & \mathrm{J}, \mathrm{~S} \end{aligned}$ | - |  |  | $\begin{aligned} & 3.0 \mathrm{~V} \text { min } \\ & 2.4 \mathrm{~V} \text { min } \end{aligned}$ |  | Note 2 |
| $\mathrm{I}_{\mathrm{INL}}$ or $\mathrm{I}_{\text {INH }}$ | All |  | 10 nA typ | * |  |  |  |
| $\mathrm{C}_{\text {IN }}$ | All |  | 3 pF typ | * |  |  |  |
| DYNAMIC CHARACTERISTICS ${ }^{t} \mathrm{ON}$ <br> ${ }^{t}$ OFF | $\begin{aligned} & \text { All } \\ & \text { All } \end{aligned}$ |  | $\begin{aligned} & 0.8 \mu \mathrm{~s} \text { typ } \\ & 0.8 \mu \mathrm{~s} \text { typ } \end{aligned}$ | * |  |  | $\mathrm{V}_{\mathrm{IN}}=0 \text { to }+5.0 \mathrm{~V}$ <br> (See Test Circuit 2) |
| $\mathrm{C}_{\mathrm{S}}$ <br> $\mathrm{C}_{\text {OUT }}$ <br> $\mathrm{C}_{\text {SOUT }}$ <br> $\mathrm{C}_{\mathrm{SS}}$ Between Any Two Switches | $\begin{array}{ll}  & \text { All } \\ \text { All } \\ \text { All } \\ \text { s All } \end{array}$ | OFF <br> OFF <br> OFF <br> OFF | 5pF typ <br> 30 pF typ <br> 0.5 pF typ <br> 0.5 pF typ | $15 \mathrm{pF} \text { typ }$ |  |  |  |
| POWER SUPPLY ${ }^{\mathrm{I}} \mathrm{DD}$ ${ }^{1}$ | $\begin{aligned} & \text { All } \\ & \text { All } \\ & \hline \end{aligned}$ |  | $500 \mu \mathrm{~A} \max$ $500 \mu \mathrm{~A} \max$ | * | $500 \mu \mathrm{~A}$ max $500 \mu \mathrm{~A}$ max |  | All Digital Inputs Low |
| $\begin{aligned} & { }^{1} \mathrm{pD} \\ & { }^{1} \mathrm{sp} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { All } \\ & \text { All } \end{aligned}$ | $\cdots$ | $800 \mu \mathrm{~A}$ max $800 \mu \mathrm{~A}$ max | * | $800 \mu \mathrm{~A}$ max <br> $800 \mu \mathrm{~A}$ max |  | All Digital Inputs High |

## NOTES

*Same specifications as AD7501 and AD7503.
${ }^{1} \mathrm{JN}, \mathrm{KN}$ versions specified for 0 to $+70^{\circ} \mathrm{C}$; JD, KD versions for $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and SD versions for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{2}$ A pullup resistor, typically $1-2 \mathrm{k} \Omega$ is required to make the AD7501J, AD7502J compatible with TTL/DTL levels. The maximum value is determined by the output leakage current of the driver gate when in the high state.

Specifications subject to change without notice.

## TRUTH TABLES

| AD7501 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | $\mathrm{E}_{\mathrm{N}}$ | "ON" |  |
| 0 | 0 | 0 | 1 | 1 |  |
| 0 | 0 | 1 | 1 | 2 |  |
| 0 | 1 | 0 | 1 | 3 |  |
| 0 | 1 | 1 | 1 | 4 |  |
| 1 | 0 | 0 | 1 | 5 |  |
| 1 | 0 | 1 | 1 | 6 |  |
| 1 | 1 | 0 | 1 | 7 |  |
| 1 | 1 | 1 | 1 | 8 |  |
| X | X | X | 0 | None |  |


| AD 7503 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | $\mathrm{E}_{\mathrm{N}}$ | $" \mathrm{ON} "$ |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 1 | 0 | 0 | 3 |
| 0 | 1 | 1 | 0 | 4 |
| 1 | 0 | 0 | 0 | 5 |
| 1 | 0 | 1 | 0 | 6 |
| 1 | 1 | 0 | 0 | 7 |
| 1 | 1 | 1 | 0 | 8 |
| X | X | X | 1 | None |


| AD7502 |  |  |  |
| :--- | :--- | :--- | :--- |
| $\mathrm{A}_{1}$ | $\mathrm{~A}_{\mathbf{0}}$ | $\mathrm{E}_{\mathrm{N}}$ | "ON" |
| 0 | 0 | 1 | $1 \& 5$ |
| 0 | 1 | 1 | $2 \& 6$ |
| 1 | 0 | 1 | $3 \& 7$ |
| 1 | 1 | 1 | $4 \& 8$ |
| X | X | 0 | None |

ORDERING INFORMATION

| Plastic <br> (Suffix N) | Ceramic <br> (Suffix D) | Operating <br> Temperature Range |
| :--- | :--- | :--- |
| AD7501JN <br> AD7501KN <br> AD7503JN <br> AD7503KN |  | 0 to $+70^{\circ} \mathrm{C}$ |
|  | AD7501JD <br> AD7501KD <br> AD7503JD <br> AD7503KD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | AD7501SD <br> AD7503SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD7502JN |  | 0 to $+70^{\circ} \mathrm{C}$ |
| AD7502KN | AD7502JD <br> AD7502KD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | AD7502SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Note: Ceramic versions are available $100 \%$ screened to MIL-STD-883, method 5004 for a class B device. To order, add " $/ 883 \mathrm{~B}$ " to model number.

1. $\mathbf{R O N}_{\mathbf{O N}}$ As A Function Of Switch Voltage ( $\mathbf{V}_{\mathbf{S}}$ )


At Different Power Supplies
2. Digital Threshold Voltage ( $\mathbf{V}_{\text {INH }}, \mathbf{V}_{\text {INL }}$ )

vs. Power Supply

## 3. $\mathrm{T}_{\mathrm{ON}}, \mathrm{T}_{\mathrm{OFF}}$


vs. Digital Input Voltage


At Different Temperatures

vs. Temperature

## 4. Power Dissipation


vs. Logic Frequency (50\% Duty Cycle)

TYPICAL SWITCHING CHARACTERISTICS
TEST CIRCUIT 1


TEST CIRCUIT 2

$1 \mu \mathrm{~s} / \mathrm{DIV}$

$V_{S}=+10 \mathrm{~V}$
$1 \mu \mathrm{~s} / \mathrm{DIV}$

$V_{S}=-10 \mathrm{~V}$

$\mathrm{V}_{\mathrm{S}}=\mathrm{OPEN}$

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
16-PIN CERAMIC DIP (SUFFIX D)


LEADS ARE GOLD PLATED (50 MICROINCHES MIN) KOVAR OR ALLOY 42
16-PIN PLASTIC DIP (SUFFIX N)


BONDING DIAGRAMS

AD7501


AD7502

AD7503

All bonding pads are $4 \times 4$ MIL.
All pad numbers correspond with DIP package pin configuration.


## FEATURES

$R_{\text {ON }}: 300 \Omega$
Power Dissipation: 1.5 mW
TTL/DTL/CMOS Direct Interface
Break-Before-Make Switching
Replaces DG506/DG507


FUNCTIONAL DIAGRAMS
AD7506


AD7507


PIN CONFIGURATIONS (Top View)





SPECIFICATIONS
$\left(V_{D D}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}\right.$ unless otherwise noted)


NOTES:
${ }^{1} \mathrm{JN}, \mathrm{KN}$ versions specified for 0 to $+70^{\circ} \mathrm{C}$, JD, KD versions for $-25^{\prime \prime} \mathrm{C}$ to $+85^{\prime \prime} \mathrm{C}$ : and SD , TD versions for $-55^{\circ} \mathrm{C}$ to $+125^{\prime} \mathrm{C}$.
${ }^{2}$ A pullup resistor, typically $1-2 k \Omega$ is required to make the $J$ and $S$ versions compatible with THLDDTI. The maximum value is determined by
${ }_{3}$ the output leakage current of the driver gate when in the high state.
${ }^{3} \mathrm{AC}$ parameters are sample tested to ensure conformance to specifications.
Specifications subject to change without notice.

## TRUTH TABLES

| $\mathrm{AD}^{2} 506$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | $\mathrm{E}_{\mathrm{N}}$ | "ON" |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 2 |
| 0 | 0 | 1 | 0 | 1 | 3 |
| 0 | 0 | 1 | 1 | 1 | 4 |
| 0 | 1 | 0 | 0 | 1 | 5 |
| 0 | 1 | 0 | 1 | 1 | 6 |
| 0 | 1 | 1 | 0 | 1 | 7 |
| 0 | 1 | 1 | 1 | 1 | 8 |
| 1 | 0 | 0 | 0 | 1 | 9 |
| 1 | 0 | 0 | 1 | 1 | 10 |
| 1 | 0 | 1 | 0 | 1 | 11 |
| 1 | 0 | 1 | 1 | 1 | 12 |
| 1 | 1 | 0 | 0 | 1 | 13 |
| 1 | 1 | 0 | 1 | 1 | 14 |
| 1 | 1 | 1 | 0 | 1 | 15 |
| 1 | 1 | 1 | 1 | 1 | 16 |
| X | X | X | X | 0 | None |

## ORDERING INFORMATION

| Plastic <br> (Suffix N) | Ceramic <br> (Suffix D) | Operating <br> Temperature Range |
| :--- | :--- | :--- |
| AD7506JN |  |  |
| AD7506KN |  | 0 to $+70^{\circ} \mathrm{C}$ |
| AD7507JN |  |  |
|  |  |  |
|  | AD7507KN |  |
|  | AD75066KD <br> AD7507JD <br> AD7507KD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | AD7506SD <br>  | AD7506TD <br> AD7507SD <br> AD7507TD |

## 1. $\mathrm{R}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{S}}$



At Different Power Supplies
3. IOUT vs. $\mathrm{T}_{\mathrm{A}}$

4. $\mathrm{t}_{\text {TRANSITION }}$ vs. $\mathbf{V}_{\text {IN }}$

5. PD vs. Logic Frequency


## TYPICAL SWITCHING CHARACTERISTICS

TEST CIRCUIT 1


$$
\begin{aligned}
& S_{1}=-10 \mathrm{~V}, S_{16}=+10 \mathrm{~V} \\
& S_{2}-S_{15}=0 \mathrm{~V}, R_{L}=1 \mathrm{~K}
\end{aligned}
$$


$S_{1}=+10 \mathrm{~V}, S_{2}=-10 \mathrm{~V}$,
$S_{2}-S_{15}=O V, R_{L}=\infty$

## TEST CIRCUIT 2



$S_{1}$ through $S_{16}=+10 \mathrm{~V}$

## $0.5 \mu \mathrm{~s} / \mathrm{DIV}$


$S_{1}$ through $S_{16}=-10 \mathrm{~V}$

## $0.5 \mu \mathrm{~s} / \mathrm{DIV}$


$S_{1}$ through $S_{16}=0 \mathrm{~V}$

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 28-PIN CERAMIC DIP (SUFFIX D)



28-PIN PLASTIC DIP (SUFFIX N)


BONDING DIAGRAMS
AD7506


AD7507


All bonding pads are $4 \times 4$ MIL.
All pad numbers correspond with DIP package pin configuration.

## FEATURES

Latch-Proof
Overvoltage-Proof: $\pm 25 \mathrm{~V}$
Low $R_{\text {ON }}$ : $75 \Omega$
Low Dissipation: 3mW
TTL/CMOS Direct Interface
Silicon-Nitride Passivated
Monolithic Dielectrically-Isolated CMOS

## GENERAL DESCRIPTION

The AD7510DI, AD7511DI and AD7512DI are a family of latch proof dielectrically isolated CMOS switches featuring overvoltage protection up to $\pm 25 \mathrm{~V}$ above the power supplies. These benefits are obtained without sacrificing the low "ON" resistance $(75 \Omega)$ or low leakage current $(400 \mathrm{pA})$, the main features of an analog switch.

The AD7510DI and AD7511DI consist of four independent SPST analog switches packaged in a 16-pin DIP. They differ only in that the digital control logic is inverted. The AD7512DI has two independent SPDT switches packaged in a 14 -pin DIP.

Very low power dissipation, overvoltage protection and T.TL/ CMOS direct interfacing are achieved by combining a unique circuit design and a dielectrically isolated CMOS process. Silicon nitride passivation ensures long term stability while monolithic construction provides reliability.

## PIN CONFIGURATIONS




ORDERING INFORMATION

| Plastic <br> (Suffix N) | Ceramic <br> (Suffix D) | Operating <br> Temperature <br> Range |
| :---: | :---: | :---: |
| AD7510DIJN <br> AD7510DIKN <br> AD7511DIJN <br> AD7511DIKN |  |  |
| AD7512DIJN <br> AD7512DIKN |  | 0 to $+70^{\circ} \mathrm{C}$ |
|  | AD7510DIJD <br> AD7510DIKD <br>  <br> AD7511DIJD <br> AD7511DIKD <br> AD7512DIJD <br> AD7512DIKD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | AD7510DISD |  |
|  | AD7511DISD |  |
| AD7511DITD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  | AD7512DISD |  |

All ceramic versions are available screened to MIL-STD-883, method 5004 for a class B device. To order, add "/883B" to model number.

CONTROL LOGIC
AD7510DI: Switch "ON" for Address "HIGH"
AD7511DI: Switch "ON" for Address "LOW"
AD7512DI: Address "HIGH" makes S1 to Out 1 and S 3 to Out 2

COMMERCIAL VERSIONS (J, K)

| PARAMETER | MODEL | VERSION | $+25^{\circ} \mathrm{C}$ | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C}(\mathrm{~N}) \\ -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}(\mathrm{D}) \end{gathered}$ | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { ANALOG SWITCH } \\ & R_{\mathrm{ON}} \\ & \mathrm{R}_{\mathrm{ON}} \text { vs } \mathrm{V}_{\mathrm{D}}\left(\mathrm{~V}_{\mathrm{S}}\right) \end{aligned}$ | All | $\begin{aligned} & \mathrm{J}, \mathrm{~K} \\ & \mathrm{~J}, \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 75 \Omega \text { typ, } 100 \Omega \max \\ & 20 \% \text { typ } \end{aligned}$ | $175 \Omega$ max | $\begin{aligned} & -10 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{D}} \leqslant+10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{DS}}=1.0 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{R}_{\mathrm{ON}}$ Drift <br> $\mathrm{R}_{\mathrm{ON}}$ Match <br> $\mathrm{R}_{\mathrm{ON}}$ Drift <br> Match | All All All | $\begin{aligned} & \mathrm{J}, \mathrm{~K} \\ & \mathrm{~J}, \mathrm{~K} \\ & \mathrm{~J}, \mathrm{~K} \end{aligned}$ | $\begin{aligned} & +0.5 \% /^{\circ} \mathrm{C} \text { typ } \\ & 1 \% \text { typ } \\ & 0.01 \% /^{\circ} \mathrm{C} \text { typ } \end{aligned}$ |  | $\mathrm{V}_{\mathrm{D}}=0, \mathrm{I}_{\mathrm{DS}}=1.0 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{D}}\left(\mathrm{I}_{\mathrm{S}}\right) \mathrm{OFF}^{1}$ | All | J, K | $0.5 n A$ typ, 5 nA max | $500 n \mathrm{~A}$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=+10 \mathrm{~V} \text { and } \\ & \mathrm{V}_{\mathrm{D}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=-10 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{D}}\left(\mathrm{I}_{\mathrm{S}}\right)_{\mathrm{ON}}{ }^{2}$ | All | J, K | 10 nA max |  | $\begin{aligned} & V_{S}=V_{D}=+10 \mathrm{~V} \\ & V_{S}=V_{D}=-10 \mathrm{~V} \end{aligned}$ |
| Gut ${ }^{1}$ | AD7512DI | J, K | 15nA max | 1500nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 2}=\mp 10 \mathrm{~V} \\ & \text { and } \mathrm{V}_{\mathrm{S} 2}=\mathrm{V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 1}=\mp 10 \mathrm{~V} \end{aligned}$ |
| DIGITAL CONTROL | " |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{INL}}{ }_{1}^{1} \\ & \mathrm{~V}_{\mathrm{INH}} \end{aligned}$ | All All All | $\begin{aligned} & \text { J, K } \\ & \text { J } \\ & \text { K } \end{aligned}$ |  | $0.8 \mathrm{~V} \max$ <br> 3.0 V min <br> 2.4 V min |  |
| $\mathrm{C}_{\mathrm{IN}}$ | All | J, K | 3 pF typ |  |  |
| $\begin{aligned} & \mathrm{I}_{\mathrm{INH}}{ }_{1}^{1} \\ & \mathrm{I}_{\mathrm{INL}} \end{aligned}$ | $\begin{aligned} & \text { All } \\ & \text { All } \end{aligned}$ | $\begin{aligned} & \mathrm{J}, \mathrm{~K} \\ & \mathrm{~J}, \mathrm{~K} \end{aligned}$ | $10 n \mathrm{~A}$ max $10 n A \max$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \end{aligned}$ |
| DYNAMIC <br> CHARACTERISTICS |  |  |  |  |  |
| ${ }^{t_{\mathrm{ON}}}$ | AD7510DI | $\mathrm{J}, \mathrm{~K}$ |  | ' |  |
| ${ }^{t}$ OFF | $\begin{aligned} & \text { AD7511DI } \\ & \text { AD7510DI } \end{aligned}$ | $\begin{aligned} & \mathrm{J}, \mathrm{~K} \\ & \mathrm{~J}, \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 350 \text { ns typ } \\ & 350 \text { ns typ } \end{aligned}$ |  | $\mathrm{V}_{\mathrm{N}}=0$ to +3.0 V |
| ${ }^{\text {OFF }}$ | AD7511DI | J, K |  |  |  |
| ${ }^{\text {transition }}$ | AD7512DI | J, K | 300ns typ |  |  |
| $\mathrm{C}_{\mathrm{S}}\left(\mathrm{C}_{\mathrm{D}}\right)$ OFF | All | J, K | 8 pF typ |  |  |
| $\mathrm{C}_{S}\left(\mathrm{C}_{\mathrm{D}}\right) \mathrm{ON}$ | All | J, K | 17 pF typ | , |  |
| $\mathrm{C}_{\text {DS }}\left(\mathrm{C}_{\text {S-OUT }}\right)$ | All | J, K | 1 pF typ |  | $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {DD }}\left(\mathrm{C}_{\text {SS }}\right)$ | All | J, K | 0.5 pF typ |  |  |
| $\mathrm{C}_{\text {OUT }}$ | AD7512DI | J, K | 17 pF typ |  |  |
| $\mathrm{Q}_{\text {INJ }}$ | All | J, K | 30pC typ |  | Measured at $S$ or $D$ terminal. $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{~V}_{\mathrm{IN}}=0 \text { to } 3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{D}}\left(\mathrm{~V}_{\mathrm{S}}\right)=+10 \mathrm{~V} \text { to }-10 \mathrm{~V} \end{aligned}$ |
| POWER SUPPLY |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{DD}}^{1}{ }^{1}$ | All | $\mathrm{J}, \mathrm{~K}$ | $800 \mu \mathrm{~A} \max$ | $800 \mu \mathrm{~A} \max$ | All digital inputs $=\mathrm{V}_{\mathrm{INH}}$ |
| $\mathrm{I}_{\mathrm{SS}}$ | All | $\mathrm{J}, \mathrm{~K}$ | $800 \mu \mathrm{~A} \max$ | $800 \mu \mathrm{~A}$ max |  |
| $\begin{aligned} & \mathrm{I}_{\mathrm{DD}_{1}}^{1} \\ & \mathrm{I}_{\mathrm{SS}} \end{aligned}$ | All | $\begin{aligned} & \mathrm{J}, \mathrm{~K} \\ & \mathrm{~J}, \mathrm{~K} \end{aligned}$ | $500 \mu \mathrm{~A}$ max $500 \mu \mathrm{~A} \max$ | $500 \mu \mathrm{~A} \max$ $500 \mu \mathrm{~A} \max$ | All digital inputs $=\mathrm{V}_{\text {INL }}$ |

## NOTES:

${ }^{1} 100 \%$ tested.
${ }^{2}$ Guaranteed, not production tested.
${ }^{3}$ A pullup resistor, typically $1-2 \mathrm{k} \Omega$ is required to make " J " versions TTL compatible.
Specifications subject to change without notice.

## MILITARY VERSIONS (S, T)

| PARAMETER | MODEL | VERSION | $+25^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { ANALOG SWITCH } \\ & \mathrm{R}_{\mathrm{ON}}{ }^{1} \end{aligned}$ | All | S, T | $100 \Omega \max$ | $175 \Omega$ max | $\begin{gathered} -10 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{D}} \leqslant+10 \mathrm{~V} \\ \mathrm{I}_{\mathrm{DS}}=1 \mathrm{~mA} \end{gathered}$ |
| $\mathrm{I}_{\mathrm{D}}\left(\mathrm{I}_{S}\right)_{\text {OFF }}{ }^{\text {I }}$ | All | S, T | 3 nA max | 200 nA max | $\begin{gathered} \mathrm{V}_{\mathrm{D}}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=+10 \mathrm{~V} \text { and } \\ \mathrm{V}_{\mathrm{D}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=-10 \mathrm{~V} \end{gathered}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{D}}\left(\mathrm{I}_{\mathrm{S}}\right)_{\mathrm{ON}}{ }^{2} \\ & \mathrm{I}_{\mathrm{OUT}}{ }^{1} \end{aligned}$ | All <br> AD7512DI | $\begin{aligned} & \mathrm{S}, \mathrm{~T} \\ & \mathrm{~S}, \mathrm{~T} \end{aligned}$ | $10$ <br> 9nA max | 600 nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=+10 \mathrm{~V} \text { and } \\ & \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=-10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S} 2}=+10 \mathrm{~V} \text { and } \\ & \mathrm{V}_{\mathrm{S} 2}=\mathrm{V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S} 1}=\mp 10 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \text { DIGITAL CONTROL } \\ & \mathrm{V}_{\mathbf{I N L}}{ }^{1} \end{aligned}$ | All | S, T |  | 0.8 V max | . |
| $\mathrm{V}_{\text {INH }}{ }^{1,3}$ | AD7510DI <br> AD7511DI <br> AD7512DI <br> AD7511DI <br> AD7512DI | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~T} \\ & \mathrm{~T} \\ & \mathrm{~S} \\ & \mathrm{~S} \\ & \hline \end{aligned}$ | . | 2.4 V min <br> 2.4 V min <br> 2.4 V min <br> 3.0 V min <br> 3.0 V min |  |
| $\begin{aligned} & \mathrm{I}_{\mathrm{INH}}^{1} \\ & \mathrm{I}_{\mathrm{INL}} \end{aligned}$ | $\begin{aligned} & \text { All } \\ & \text { All } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{S}, \mathrm{~T} \\ & \mathrm{~S}, \mathrm{~T} \end{aligned}$ | 10 nA max $10 n A \max$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \end{aligned}$ |
| DYNAMIC <br> CHARACTERISTICS |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ON}}{ }^{2} \\ & { }^{\mathrm{t}_{\mathrm{OFF}}}{ }^{2} \\ & \mathrm{t}_{\text {TRANSITION }}{ }^{2} \end{aligned}$ | AD7510DI <br> AD7511DI <br> AD7510DI <br> AD7511DI <br> AD7512DI | $\begin{aligned} & S, T \\ & S, T \\ & S, T \\ & S, T \\ & S, T \end{aligned}$ | $1.0 \mu \mathrm{~s} \max$ <br> $1.0 \mu \mathrm{~s}$ max <br> $1.0 \mu \mathrm{~s}$ max <br> $1.0 \mu \mathrm{~s}$ max <br> $1.0 \mu \mathrm{~s}$ max | - | $\mathrm{V}_{\mathbf{I N}}=0$ to +3 V |
| ```POWER SUPPLY IDD '1 I``` | $\begin{aligned} & \text { All } \\ & \text { All } \end{aligned}$ | $\begin{aligned} & \mathrm{S}, \mathrm{~T} \\ & \mathrm{~S}, \mathrm{~T} \end{aligned}$ |  | $800 \mu \mathrm{~A}$ max $800 \mu \mathrm{~A}$ max | All digital inputs $=\mathrm{V}_{\mathrm{INH}}$ |
| $\begin{aligned} & { }^{\mathrm{I}_{\mathrm{DD}}} \\ & \mathrm{I}_{\mathrm{ss}} \end{aligned}$ | $\begin{aligned} & \text { All } \\ & \text { All } \end{aligned}$ | $\begin{aligned} & \mathrm{S}, \mathrm{~T} \\ & \mathrm{~S}, \mathrm{~T} \end{aligned}$ |  | $500 \mu \mathrm{~A}$ max <br> $500 \mu \mathrm{~A} \max$ | All digital inputs $=\mathrm{V}_{\mathbf{I N L}}$ |

NOTES:
${ }^{1} 100 \%$ tested.
${ }^{2}$ Guaranteed, not production tested.
${ }^{3}$ A pullup resistor, typically $1-2 \mathrm{k} \Omega$ is required to make AD7511DISD and AD7512DISD TTL compatible.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

| $V_{D D}$ to GND |  |
| :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ to GND | -17V |
| Overvoltage at $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)$ |  |
| (1 second surge) . . . . . . . . . . . . . . . . . . $\mathrm{V}_{\mathrm{DD}}+25 \mathrm{~V}$ |  |
|  | or $\mathrm{V}_{\text {SS }}-25 \mathrm{~V}$ |
| (Continuous) | $\mathrm{V}_{\mathrm{DD}}+20 \mathrm{~V}$ |
|  | or $\mathrm{V}_{\text {SS }}-20 \mathrm{~V}$ |
| Switch Current ( $\mathrm{I}_{\mathrm{DS}}$, Continuous) . . . . . . . . . . . . . 50mA |  |
|  |  |
| 1ms Duration, 10\% Duty Cycle . . . . . . . . . . . . 150 mA |  |
| Digital Input Voltage Range . . . . . . . . . . . . . . 0V to VD Power Dissipation (Package) |  |
|  |  |
| 14 \& 16 pin Ceramic Dip |  |
| Up to $+75^{\circ} \mathrm{C} . \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}$. |  |
| Derates above $+75^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . . $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |  |

14 \& 16 pin Plastic Dip
Up to $+70^{\circ}$ C. . . . . . . . . . . . . . . . . . . . . . . . . . 670 mW
Derates above $+75^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . . . $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Temperature

Plastic (J, K Versions) . . . . . . . . . . . . . . . . . 0 to $+70^{\circ} \mathrm{C}$
Ceramic (J, K Versions) . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Ceramic (S, T Versions) . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

CAUTION: The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high electrostatic fields. Keep unused units in conductive foam at all times. Prior to pulling the devices from the conductive foam, ground the foam to deplete any accumulated charge.

## CIRCUIT DESCRIPTION



Figure 1. Typical Output Switch Circuitry of AD7510DI Series

CMOS devices make excellent analog switches; however, problems with overvoltage and latch-up phenomenum necessitated protection circuitry. These protection circuits, however, either caused degradation of important switch parameters such as $\mathrm{R}_{\mathrm{ON}}$ or leakage, or provided only limited protection in the event of overvoltage.

The AD7510DI series switches utilize a dielectrically-isolated CMOS fabrication process to eliminate the four-layer substrate found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 1. The output switching element is comprised of device numbers 4 and 5 . Operation is as follows: for an "ON" switch, (in+) is VDD and (in-) is VSS from the driver circuits. Device numbers 1 and 2 are "OFF" and number 3 is "ON." Hence, the backgates of the P - and N -channel output devices (numbers 4 and 5) are tied together and floating. (The circled devices are located in separate dielectrically isolated pockets.) Floating the output switch back-gates with the signal input increases the effective threshold voltage for an applied analog signal, thus providing a flatter $\mathrm{R}_{\mathrm{ON}}$ versus $\mathrm{V}_{\mathrm{S}}$ response.

For an "OFF" switch, device number 3 is "OFF," and the back-gates of devices 4 and 5 are tied through $1 \mathrm{k} \Omega$ resistors (R1 and R2) to the respective supply voltages through the "ON" devices 1 and 2.

If a voltage is applied to the S or D terminal which exceeds $V_{D D}$ or $V_{S S}$, the S- or D-to-back-gate diode is forward biased; however, R1 and R2 provide current limiting action.

Consequently, without external current limiting resistance (or increased $\mathrm{R}_{\mathrm{ON}}$ ), the AD7510DI series switches provide:

1. Latch-proof operation
2. Overvoltage protection 25 V beyond the $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{DD}}$ supply voltage

An equivalent circuit of the output switch element in Figure 2 shows that, indeed, the $1 \mathrm{k} \Omega$ limiting resistors are in series with the back-gates of the P - and N -channel output devicesnot in series with the signal path between the S and D terminals.

In some applications it is possible to turn on a parasitic NPN (drain to back-gate to source of the N -channel) transistor, causing device destruction under certain conditions. This case will only manifest itself when a negative overvoltage (and not a positive overvoltage) exists with another voltage source on the other side of the switch. Current limitation through external resistors ( $200 \Omega$ ) or current limiting devices (output of op amps) will prevent damage to the device.


Figure 2. AD7510DI Series Output Switch Diode Equivalent Circuit

$R_{O N}$ as a Function of $v_{D}\left(V_{S}\right)$
$R_{O N}$ as a Function of $V_{D}\left(V_{S}\right)$


Is, (ID) OFF vs $v_{S}$

$t_{\text {TRANSITION as a Function of Digital Input Voltage }}$

${ }^{t}$ ON, ${ }^{\text {t }}$ OFF as a Function of Temperature

${ }^{\text {t}}$ TRANSITION as a Function of Temperature


AD7510DI, AD7511DI TEST CIRCUIT


## $0.5 \mu \mathrm{~s} / \mathrm{DIV}$



Switching Waveforms for
$V_{S 1}=-10 \mathrm{~V}, V_{S 2}=+10 \mathrm{~V}, R_{L}=1 \mathrm{k}$
$0.5 \mu \mathrm{~s} / \mathrm{DIV}$


Switching Waveforms for
$V_{S 1}$ and $V_{S 2}=O V, R_{L}=\infty$
$0.5 \mu \mathrm{~s} / \mathrm{DIV}$


Switching Waveforms for $V_{S 1}=+10 \mathrm{~V}, V_{S 2}=-10 \mathrm{~V}, R_{L}=\infty$
$0.5 \mu \mathrm{~s} / \mathrm{DIV}$


Switching Waveforms for
$V_{S 1}$ and $V_{S 2}=$ Open, $R_{L}=1 k$

AD7512DI TEST CIRCUIT


## TERMINOLOGY

RON:
$\mathrm{R}_{\mathrm{ON}}$ Drift
Match:
$\mathrm{R}_{\mathrm{ON}}$ Match:
$I_{D}\left(I_{S}\right)$ OFF:
$\mathrm{I}_{\mathrm{D}}\left(\mathrm{I}_{\mathrm{S}}\right)_{\mathrm{ON}}$ :
$\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right):$
$\mathrm{C}_{\mathrm{S}}(\mathrm{CD})$ :

CDS: Capacitance between terminals $D$ and $S$. (This will determine the switch isolation over frequency.)
$C_{D D}\left(C_{S S}\right): \quad$ Capacitance between terminals $D(S)$ of any two switches. (This will determine the cross coupling between switches vs. frequency.)
ton: Delay time between the $50 \%$ points of the digital input and switch "ON" condition.
tOFF: Delay time between the $50 \%$ points of the digital input and switch "OFF" condition.
'transition: Delay time when switching from one address state to another.
VINL: Threshold voltage for the low state.
VINH: Threshold voltage for the high state.
$I_{\text {INL }}$ (INH): Input current of the digital input.
CIN: Input capacitance to ground of the digital input.
VDD: Most positive voltage supply.
VSS: Most negative voltage supply.
IDD: Positive supply current.
ISS: Negative supply current.
BONDING DIAGRAMS (TOP VIEW)


OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


LEADS ARE GOLD PLATED ( 50 MICROINCHES MIN) KOVAR OR ALLOY 42

## AD7512DI

14-PIN PLASTIC DIP


AD7512DI
16-PIN CERAMIC DIP


AD7510DI, AD7511DI
16-PIN PLASTIC DIP


AD7510DI, AD7511DI

## FEATURES

## Latch-Proof DI CMOS

Overvoltage-Proof: VSUPPLY $\pm \mathbf{2 5 V}$
Superior DG-200 Replacement Break-Before-Make Switching Action
$R_{\text {ON }}: 100 \Omega$ max over Full Temperature Range
Direct TTL/CMOS Interface

## GENERAL DESCRIPTION

The ADG200 is a dual single-pole-single-throw analog switch. In the ON condition, the switch conducts current in either direction, maintaining nearly constant ON resistance over the entire analog signal range. In the OFF condition, the switch blocks voltages of peak values equal to the switch $\mathrm{V}+$ and $\mathrm{V}-$ supplies. Switch action is break-before-make. The digital inputs interface directly to TTL or CMOS logic over the full operating temperature range.
Fabricated using an advanced monolithic dielectrically-isolated CMOS process, the ADG200 is a superior plug-in replacement for the DG200. The ADG 200 provides additional advantages (over the DG200) of: overvoltage protection to $\pm 25 \mathrm{~V}$ beyond the power supplies, total latch-free operation, much lower power dissipation ( 30 mW max) and faster switching time.

PIN CONFIGURATION

SWITCH STATES ARE FOR LOGIC " 1 " INPUT (POSITIVE LOGIC)



## ORDERING INFORMATION

| Commercial <br> 0 to $+70^{\circ} \mathrm{C}$ | Industrial <br>  <br>  |  | Military <br> ${ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |

[^66]SPECIFICATIONS

| CHARACTERISTIC ${ }^{1}$ |  | $\begin{aligned} & \mathbf{T Y P}^{1} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | MAX LIMITS |  |  |  |  |  | UNITS | TEST CONDITIONS ${ }^{4}$ <br> Unless Noted $V_{1}=+15 \mathrm{~V}$ $V_{2}=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AA, AP Suffix ${ }^{3}$ | $\begin{aligned} & \mathrm{x}^{3} \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | -25/0 ${ }^{\circ} \mathrm{C}^{2}$ | BA, BP/CJ Suffix | ffix $+85 / 70^{\circ} \mathrm{C}^{2}$ |  |  |  |
| SWITCH $r_{\text {DS(ON }}$ | Drain-Source <br> ON Resistance |  | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{array}{r} 100 \\ 100 \\ \hline \end{array}$ | $\Omega$ | $\begin{aligned} & V_{D}=10 \mathrm{~V} \\ & V_{D}=-10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=0.1 \mathrm{~mA} \\ & \hline \end{aligned}$ |
| $I_{S(O F F)}$ <br> ID(OFF) <br> $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}{ }^{5}$ | Source OFF <br> Leakage Current <br> Drain OFF <br> Leakage Current <br> Channel ON <br> Leakage Current | $\begin{array}{r} 0.2 \\ -0.2 \\ 0.3 \\ -0.3 \\ 0.1 \\ -0.1 \\ \hline \end{array}$ | $\begin{array}{r} 500 \\ -500 \\ 500 \\ -500 \\ 500 \\ -500 \\ \hline \end{array}$ | $\begin{array}{r} 2 \\ -2 \\ 2 \\ -2 \\ 2 \\ -2 \end{array}$ | 500 -500 500 -500 500 -500 | 500 <br> -500 <br> 500 <br> -500 <br> 500 <br> -500 | 5 <br> -5 <br> 5 <br> -5 <br> 2 <br> -2 | $\begin{array}{r} 500 \\ -500 \\ 500 \\ -500 \\ 500 \\ -500 \\ \hline \end{array}$ | nA | $\begin{aligned} & V_{S}=10 \mathrm{~V}, V_{D}=-10 \mathrm{~V} \\ & V_{S}=-10 \mathrm{~V}, V_{D}=10 \mathrm{~V} \\ & V_{D}=10 \mathrm{~V}, V_{S}=-10 \mathrm{~V} \\ & V_{D}=-10 \mathrm{~V}, V_{S}=10 \mathrm{~V} \\ & V_{D}=V_{S}=10 \mathrm{~V} \\ & V_{D}=V_{S}=-10 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ |
| $\begin{aligned} & \text { INPUT } \\ & \mathbf{l}_{\mathbf{I N H}} \end{aligned}$ | Input Current Input Voltage High |  | $\begin{array}{r}-10 \\ 10 \\ \hline\end{array}$ | $\begin{array}{r}-1 \\ 1 \\ \hline\end{array}$ | $\begin{array}{r}-10 \\ 10 \\ \hline\end{array}$ | $\begin{array}{r} -10 \\ 10 \\ \hline \end{array}$ | $\begin{array}{r} -1 \\ 1 \end{array}$ | $\begin{array}{r} -10 \\ 10 \\ \hline \end{array}$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=15 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{I}_{\text {(N(PEAK) }}{ }^{\text {b }}$ | Peak Input Current Required tor Transition |  |  |  | APPLICA | LE ${ }^{6}$ |  |  |  |  |  |
| I $\mathbf{I N L}$ | Input Current Input Voltage Low |  | -10 | $-1$ | -10 | -10 | -1 | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  |
| $\begin{gathered} \text { DYNAMIC } \\ \text { ton }^{\text {ON }} \\ \text { tofF }^{\text {OFF }} \end{gathered}$ | Turn-ON Time ${ }^{7}$ Turn-OFF Time ${ }^{7}$ | $\begin{aligned} & 300 \\ & 120 \end{aligned}$ |  | $\begin{array}{r} 1000^{2} \\ 500^{2} \end{array}$ |  |  | $\begin{array}{r} 1000^{2} \\ 500^{2} \\ \hline \end{array}$ |  | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.5 \mathrm{~V} \text { to } 0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } 3.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \end{aligned}$ |
| $\mathrm{C}_{\text {S(OFF) }}$ | Source OFF Capacitance | 11 |  |  |  |  |  |  | pF | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  |
| $\mathrm{C}_{\text {( }}$ (OFF) | Drain OFF Capacitance | 11 |  |  |  |  |  |  | pF | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{f}=140 \mathrm{kHz}$ |
| $\mathrm{C}_{\mathrm{D}(\mathrm{ON})}+\mathrm{C}_{\mathbf{S}(\mathrm{ON})}$ | Channel ON Capacitance | 28 |  | . |  |  |  |  | pF | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ |  |
| OFF Isolation ${ }^{8}$ | - | 64 |  |  |  |  |  |  | dB | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}=7 \mathrm{~V}_{\mathrm{rms}}, \mathrm{f}=500 \mathrm{kH} \end{aligned}$ | $\mathrm{L}=15 \mathrm{pF}$ |
| ```SUPPLY I I``` | Positive Supply Current Negative Supply Current | 0.02 -0.02 | $\begin{array}{r} 2 \\ -2 \end{array}$ | $\begin{array}{r} 1 \\ -1 \end{array}$ | $\begin{array}{r} 2 \\ -2 \end{array}$ | $\begin{array}{r} 2 \\ -2 \end{array}$ | $\begin{array}{r} 1 \\ -1 \end{array}$ | $\begin{array}{r} 2 \\ -2 \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | Both Channels ON; $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{N}=0 \mathrm{~V}$ |
| $I_{1}$ $I_{2}$ | Positive Supply Current Negative Supply Current | $\begin{gathered} 0.1 \\ -0.02 \end{gathered}$ | 2 -2 | 1 -1 | 2 -2 | $\begin{array}{r} 2 \\ -2 \end{array}$ | $\begin{array}{r} 1 \\ -1 \end{array}$ | $\begin{array}{r} 2 \\ -2 \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | Both Channels OFF; $\mathrm{V}_{1}$ | $\mathrm{IN}=5 \mathrm{~V}$ |

NOTES:
Typical values for information only, not guaranteed or pro-
${ }^{5} \mathrm{I}(\mathrm{ON})$ is leakage from driver gate into ON switch.
duction tested.
${ }^{2}$ Guaranteed, not subject to $100 \%$ production test.
${ }^{\circ}$ Digital inputs are MOS gates. Typical leakage ( $+25^{\circ}$ ( ) is less than 1 nanoamp.
${ }^{3}$ ADG200AP is available $100 \%$ screened to MIL-STD-883,
This is in contrast to other designs which require typically $150 \mu \mathrm{~A}$ to switch.
method 5004, para. 3.1.1 through 3.1.12 for a class B
${ }^{7}$ Switch action is guaranteed break-before-make.
device. Final electrical tests are: $\mathrm{rDS}(\mathrm{ON})$, IS(OFF),
$I_{D(O F F)}, I_{\text {INH }}, I_{\text {INL }}, I_{1}$ and $I_{2}$ at $+25^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$
(AA/883 version).
${ }^{*}$ Functional operation is possible for supply voltages less than $\pm 15 \mathrm{~V}$,
but the input logic switching threshold will shift. Specifications subject to change without notice.

## CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V}_{\mathrm{IN}}$ (Digital Input) to Ground . . . . . . . . . . . . . . .-0.3V, $\mathrm{V}_{1}$
$\mathrm{V}_{\mathrm{S}}$ or $\mathrm{V}_{\mathrm{D}}$ to $\mathrm{V}_{1}$
(1 second surge) . . . . . . . . . . . . . . . . . . . . + $25 \mathrm{~V},-40 \mathrm{~V}$
(continuous) . . . . . . . . . . . . . . . . . . . . . + $20 \mathrm{~V},-35 \mathrm{~V}$
$\mathrm{V}_{\mathrm{S}}$ or $\mathrm{V}_{\mathrm{D}}$ to $\mathrm{V}_{2}$
(1 second surge) . . . . . . . . . . . . . . . . . . . . - $25 \mathrm{~V},+40 \mathrm{~V}$
(continuous) . . . . . . . . . . . . . . . . . . . . . . -20V, +35V
$\mathrm{V}_{1}$ to Ground. . . . . . . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V},+17 \mathrm{~V}$
$\mathrm{V}_{2}$ to Ground. . . . . . . . . . . . . . . . . . . . . . . . $+0.3 \mathrm{~V},-17 \mathrm{~V}$
Current, Any Terminal Except S or D . . . . . . . . . . . . 30mA
Current, S or D . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Current, S or D Pulsed
(1ms, $10 \%$ duty cycle max). . . . . . . . . . . . . . . . . 150 mA

Operating Temperature
AA, AP Suffix $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

BA, BP Suffix. .$-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
CJ Suffix . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature
CJ Suffix. . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
All Others . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Power Dissipation (Package)*
Metal Can**
450 mW
14 Pin Ceramic DIP*** 825 mW
14 Pin Plastic DIP**** 470 mW

* Devices with all leads welded or soldered to printed circuit board
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+75^{\circ} \mathrm{C}$
*** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+75^{\circ} \mathrm{C}$
**** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+25^{\circ} \mathrm{C}$


## CIRCUIT DESCRIPTION


note: LOGIC " 0 " ON IN TERMINAL CLOSES SWITCH BETWEEN S AND D.
Figure 1. Schematic Diagram (1 of 2 channels)

CMOS devices make excellent analog switches; however, problems with overvoltage and latch-up phenomenon necessitate protection circuitry. However, these protection circuits either cause degradation of important switch parameters such as $\mathrm{R}_{\mathrm{ON}}$ or leakage, or provide only limited protection in the event of overvoltage.
The ADG200 switch utilizes a dielectrically-isolated CMOS fabrication process to eliminate the four-layer structure found in junction-isolated CMOS, thus providing latch-free operation.
A typical switch channel is shown in Figure 1. The output switching element consists of device numbers 17 and 20. Operation is as follows: for an "ON" switch, the gate of device 20 is $\mathrm{V}_{1}$ and the gate of device 17 is $\mathrm{V}_{2}$ from the driver circuits. Device numbers 14,15 , and 16 are "OFF" and numbers 18 and 19 are "ON". Hence, the back-gates of the P - and N -channel output devices (numbers 17 and 20 ) are tied together and floating. Floating the output switch back-gates with the signal input provides a flatter $\mathrm{R}_{\mathrm{ON}}$ versus $\mathrm{V}_{\mathrm{S}}$ response.
For an "OFF" switch, device numbers 18 and 19 are "OFF", and the back-gates of devices 17 and 20 are tied through $1 \mathrm{k} \Omega$ resistors $\mathrm{R}_{\mathbf{3}}$ and $\mathrm{R}_{\mathbf{4}}$ to the respective supply voltages through the "ON" devices 14,15 , and 16 .


Figure 2. ADG200 Output Switch Diode Equivalent Circuit

If a voltage is applied to the S or D terminals which exceeds $\mathrm{V}_{1}$ or $\mathrm{V}_{2}$, the S - or D-to-back-gate diode is forward biased; however, $\mathrm{R}_{3}$ and $\mathrm{R}_{4}$ provide current limiting action (Fig. 2).
Consequently, without external current limiting resistance (or increased $\mathrm{R}_{\mathrm{ON}}$ ), the ADG200 series switches provide:

1. Latch-proof operation.
2. Overvoltage protection 25 V beyond the $\mathrm{V}_{1}$ or $\mathrm{V}_{2}$ supply voltage.

An equivalent circuit of the output switch element in Figure 2 shows that, indeed, the $1 \mathrm{k} \Omega$ limiting resistors are in series with the back-gates of the P - and N -channel output devices not in series with the signal path between the $\mathrm{S} \& \mathrm{D}$ terminals.

In some applications it is possible to run on a parasitic NPN (drain to back-gate to source of the N -channel) transistor which causes device destruction under certain conditions. This case will only manifest itself when a negative overvoltage (and not a positive overvoltage) exists with another voltage source on the other side of the switch. Current limitation through external resistors $(200 \Omega)$ or the output of op amps will prevent damage to the device.


Figure 3. Switching Time vs. Temperature

## 14-PIN PLASTIC DIP



Figure 4. Input Logic Threshold vs. Power Supply Voltage

BONDING DIAGRAM
Dimensions shown in inches and ( mm ).


NOTES:

1. BOND GND PIN FIRST TO MINIMIZE ESD HAZARD.
2. BONDING PADS ARE $0.004 \times 0.004$ INCHES $(0.102 \times 0.102 \mathrm{~mm})$.

TO-100

4.4.

FEATURES<br>Latch-Proof DI CMOS<br>Overvoltage Proof to 25V Beyond Supplies<br>Superior DG201 Replacement<br>Break-Before-Miake Switching Action<br>Low RoN: $80 \Omega$<br>Low Power Dissipation: 30mW max<br>Direct TTL or CMOS Interfacing

## GENERAL DESCRIPTION

The ADG201 is a quad SPST analog switch. In the ON state, the switch conducts current in either direction, maintaining nearly constant ON resistance over its signal handling range. In the OFF state, it blocks voltages equal to the switch $\mathrm{V}+$ and V- supplies. Switch action is break-before-make.
The digital inputs interface directly to TTL or CMOS logic over the full operating temperature range.
Fabricated with an advanced monolithic dielectrically - isolated CMOS process, the ADG201 is a superior plug-in replacement for the DG201. ADG201 advantages over other designs include: lower $\mathrm{R}_{\mathrm{ON}}$, lower power dissipation, faster switching time, overvoltage protection ( 25 V beyond power supplies), and latch - free operation.

## ORDERING INFORMATION

| Commercial | Industrial <br> 0 to $+70^{\circ} \mathrm{C}$ | Military <br> $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- |
| -55 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| Plastic | Ceramic | Ceramic |
| ADG201CJ | ADG201BP | ADG201AP |
|  |  | ADG201AP/883 |

[^67]

## PIN CONFIGURATION



SWITCH IS OPEN FOR LOGIC " 1 " (POSITIVE TRUE) INPUT


## NOTES:

${ }^{1}$ Typical values for information only, not guaranteed or production tested.
${ }_{3}^{2}$ Guaranteed, not subject to $100 \%$ production test.
${ }^{5} \mathrm{ID}(\mathrm{ON})$ is leakage from driver gate into ON switch.
${ }^{3}$ ADG 201 AP is available $100 \%$ screened to MIL-STD-883.
${ }^{6}$ Digital inputs are MOS gates. Typical leakage $\left(+25^{\circ} \mathrm{C}\right)$ is less than 1 nanoamp.
method 5004, para. 3.1.1 through 3.1 .12 for a class $B$
method S004, para. 3.1.1 through 3.1.12 for a class B
${ }^{7}$ Switch action is guaranteed break-before-make.
device. Final electrical tests are: $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$, $\mathrm{I}(\mathrm{OFF})$,
$\left.\mathrm{I}_{\mathrm{D}(\mathrm{OFF}}\right) \mathrm{I}_{\mathrm{D}(\mathrm{ON})} \mathrm{I}_{\mathrm{INH}}, \mathrm{I}_{\mathrm{INL}} \mathrm{I}_{1}$ and $\mathrm{I}_{2}$ at $+25^{\circ} \mathrm{C}$ and
OFF isolation $(\mathrm{dB})=20 \log \mathrm{v}_{\mathrm{S}} / \mathrm{V}_{\mathrm{D}}$ where $\mathrm{V}_{\mathrm{S}}=$ input to OFF switch and
${ }^{\mathrm{D}(\mathrm{OFF})} \mathrm{I}_{\mathrm{D}(\mathrm{ON})} \mathrm{I}_{125^{\circ} \mathrm{CH}} \mathrm{AP}, 883$ version).
${ }^{4}$ Functional operation is possible for supply voltages less than $V_{D}=$ output.
$\pm 15 \mathrm{~V}$, but the input switching threshoid will shift.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V}_{\mathrm{IN}}$ (Digital Input) to Ground. . . . . . . . . . . . . . .-0.3V, $\mathrm{V}_{1}$
$V_{S}$ or $V_{D}$ to $V_{1}$

> ( 1 second surge) . . . . . . . . . . . . . . . . . . . . +25V, -40 V (continuous). . . . . . . . . . . . . . . . . . . $+20 \mathrm{~V},-35 \mathrm{~V}$
$\mathrm{V}_{\mathrm{S}}$ or $\mathrm{V}_{\mathrm{D}}$ to $\mathrm{V}_{2}$
(1 second surge) . . . . . . . . . . . . . . . . . . . . $-25 \mathrm{~V},+40 \mathrm{~V}$
(continuous). . . . . . . . . . . . . . . . . . . . . . . - 20V, +35V
$\mathrm{V}_{1}$ to Ground. . . . . . . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V},+17 \mathrm{~V}$
$\mathrm{V}_{2}$ to Ground. . . . . . . . . . . . . . . . . . . . . . . . +0.3V, -17V
Current, any terminal except S or D . . . . . . . . . . . . 30 mA
Continuous Current, S or D. . . . . . . . . . . . . . . . . . . 50 mA
Peak Current, S or D
(pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle max) . . . . . . . . . . 150 mA

## Operating Temperature

| (AP Suffix) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| (BP Suffix). | . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| (CJ Suffix). | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| torage Temperature |  |
| (AP, BP Suffix). | . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| (CJ Suffix). | . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ower Dissipation (Package)* |  |
| 16 Pin Ceramic DIP*** | 900 mW |
| 16 Pin Plastic DIP **** | 470 mW |

* Device mounted with all leads soldered or welded to PC board
** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+75^{\circ} \mathrm{C}$
*** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+25^{\circ} \mathrm{C}$


## CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital inputs are zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed for insertion.


## CIRCUIT DESCRIPTION



NOTE: LOGIC " 0 " ON IN TERMINAL CLOSES SWITCH BETWEEN S AND D.

Figure 1. Schematic Diagram, 1 of 4 Channels

CMOS devices make excellent analog switches; however, problems with overvoltage and latch - up phenomenon necessitate protection circuitry. However, these protection circuits either cause degradation of important switch parameters such as $\mathrm{R}_{\mathrm{ON}}$ or leakage, or provide only limited protection in the event of overvoltage.

The ADG201 switch utilises a dielectrically -isolated CMOS fabrication process to eliminate the four-layer structure found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 1. the output switching element consists of device numbers 17 and 20. Operation is as follows: for an "ON" switch, the gate of device 20 is $V_{1}$ and the gate of device 17 is $V_{2}$ from the driver circuits. Device numbers 14,15 and 16 are "OFF" and numbers 18 and 19 are "ON". Hence, the back-gates of the P - and N -channel output devices (numbers 17 and 20) are tied together and floating. Floating the output switch back - gates with the signal input provides a flatter $\mathrm{R}_{\mathrm{ON}}$ versus $\mathrm{V}_{\mathrm{S}}$ response.
For an "OFF" switch, device numbers 18 and 19 are "OFF", and the back-gates of devices 17 and 20 are tied through $1 \mathrm{k} \Omega$ resistors $R_{3}$ and $R_{4}$ to the respective supply voltages through the "ON" devices 14,15 and 16.


Figure 2. ADG201 Output Switch Diode Equivalent Circuit

If a voltage is applied to the $S$ or $D$ terminals which exceeds $\mathrm{V}_{1}$ or $\mathrm{V}_{2}$, the S - or D - to-back - gate diode is forward biased; however, $\mathrm{R}_{3}$ and $\mathrm{R}_{4}$ provide current limiting action (Fig. 2).
Consequently, without external current limiting resistance (or increased $\mathrm{R}_{\mathrm{ON}}$ ), the ADG201 series switches provide:

1. Latch - proof operation.
2. Overvoltage protection 25 V beyond the $\mathrm{V}_{1}$ or $\mathrm{V}_{2}$ supply voltage.

An equivalent circuit of the output switch element in Figure 2 shows that, indeed, the $1 \mathrm{k} \Omega$ limiting resistors are in series with the back -gates of the P - and N -channel output devicesnot in series with the signal path between the $\mathrm{S} \& \mathrm{D}$ terminals.

In some applications it is possible to turn on a parasitic NPN (drain to back-gate to source of the N -channel) transistor which causes device destruction under certain conditions. This case will only manifest itself when a negative overvoltage (and not a positive overvoltage) exists with another voltage source on the other side of the switch. Current limitation through external resistors ( $200 \Omega$ ) or the output of op amps will prevent damage to the device.


Figure 3. Switching Time vs. Temperature

16 PIN CERAMIC DIP


16 PIN PLASTIC DIP


Figure 4. Input Logic Threshold vs. P.ower Supply Voltage

BONDING DIAGRAM
Dimensions shown in inches and (mm).


NOTES:

1. PADS ARE $0.004 \times 0.004$ INCHES $(0.102 \times 0.102 \mathrm{~mm}$ ) MIN.
2. TO MINIMIZE ESO HAZARD, BOND PIN 5 FIRST.
3. PAD NUMBERS CORRESPOND TO PIN NUMBERS SHOWN
ON PIN CONFIGURATION.

## Data-Acquisition Subsystems

## Contents

Page
Selection Guide ..... 15-2
AD362• Hybrid-IC 16-to-8-Channel DAS Front End, for User-Chosen A/D Converter ..... 15-5
AD363 Hybrid-IC 16-to-8-Channel 12-Bit Complete DAS ..... 15-13
AD364- Hybrid-IC 16-to-8-Channel 12-Bit Complete $\mu$ P-Compatible DAS ..... 15-25
DAS1128 16/8-Channel 12-Bit Data-Acquisition Module ..... 15-29
DAS1150 Low-Level-Input 12-Bit Data-Acquisition Module with Resistor-Programmable Gain ..... 15-37
DAS1151 Low-Level-Input 12-Bit Data-Acquisition Module with Logic-Programmable Gain ..... 15-37

- New product since the 1979 Data Acquisition Products Catalog Supplement.


## Selection Guide

## Data-Acquisition Subsystems

The products catalogued in this section are modules and hybrid circuits that perform at least two of the following functions: multiplexing, sample-hold, a/d conversion. In addition, some types have programmable-gain amplifiers, microprocessor interface logic, and/or switching for applications involving both differential and single-ended inputs. They are classified here in order of number of single-ended/differential channels available within the device.

The data sheets provide complete descriptions, specifications, and application information. Additional general information regarding portions of the subsystems may be found in the appropriate sections of this catalog (e.g., 2: Instrumentation Amplifiers, 10: Analog/Digital Converters, and 13: Sample/Track-Hold Amplifiers). Additional data-acquisition subsystems may be found in Sections 10 (Track-Hold and ADC for Video Applications, e.g., MOD-1205) and 16 (Microcomputer Interface Boards). Data for the AD7583, listed in this Selection Guide, will be found in Section 10: A/D Converters.
Specifications are typical at $+25^{\circ} \mathrm{C}$ and rated supply voltages, unless noted otherwise.

DATA-ACQUISITION SUBSYSTEMS*

| Model | Channels | Resolution (Bits) | Characteristics | Page |
| :---: | :---: | :---: | :---: | :---: |
| DAS1128 | 16/8 | 12 | General-purpose complete 12-bit data-acquisition module. Performs multiplexing, sample-hold, a/d conversion, with maximum throughput rate of 35 kHz . Can be readily interfaced with microcomputer systems via 8255 or PIA. | 15-29 |
| AD364* | 16 to 8 | 12 | Hybrid-IC general-purpose 12-bit data-acquisition subsystem, with 30 kHz throughput rate, complete in two hermetically sealed dual in-line packages, furnished with high quality external hold capacitor. The analog input package accepts up to 16 single-ended or 8 differential channels, in combinations selectable by a logic-switchable mode control, and provides multiplexing, differential amplification, and sample-hold. The second package is a two-chip 12-bit suc-cessive-approximation a/d converter with on-board three-state output buffer circuitry for direct interface to an 8 -, 12- or 16 -bit microprocessor bus. | 15-25 |
| AD363 | 16 to 8 | 12 | Hybrid-IC general-purpose 12-bit data-acquisition subsystem, with 30 kHz throughput rate, in two 32-pin metal DIP packages, furnished with high quality external bold capacitor. The analog input package accepts up to 16 single-ended or differential channels, in combinations selected by a logicswitchable mode control, and provides multiplexing, differential amplification, and sample-hold. The second package is a high-accuracy 12-bit successive-approximation a/d converter with parallel and serial output and an uncommitted unity-gain analog buffer amplifier. The packages are connected externally by an analog signal line and a digital control line. | 15-13 |
| AD362 ${ }^{\circ}$ | 16 to 8 | $12+$ | Hybrid IC analog front end (used in AD364 and AD363), made available separately for applications with user's choice of a/d converter. Accepts up to 16 single-ended or 8 differential channels, in combinations selected by a logicswitchable mode control, and provides multiplexing, differential amplification, and sample-hold (capacitor furnished). Nonlinearity $\leqslant \pm 0.005 \%, 10 \mu \mathrm{~s}$ acquisition time to $0.01 \%$, high differential input impedance ( $10^{10} \Omega$ ) and commonmode rejection ( 80 dB ) fully protected multiplexer inputs, aperture uncertainty 0.5 ns max, simple interface to popular a/d converters. | 15-5 |
| AD7583 ${ }^{\text {- }}$ | 9 | 8 | CMOS IC monolithic single-supply 9 -channel (expandable) 8-bit ratiometric $\mathrm{a} / \mathrm{d}$ converter. On-board are multiplexer, quad-slope switch array and counters, three-state output buffer and bidirectional data bus, and all required control logic. Most applications require the addition of a few passive components and two general-purpose op amps. | 10-89 |


| Model C | Channels | Resolution (Bits) | Characteristics | Page |
| :---: | :---: | :---: | :---: | :---: |
| DAS1150/51 | 1 | 12 | General-purpose single-channel 12-bit data-acquisition modules with 25 kHz throughput rate. Contain differential-input amplifier, sample-hold and 12-bit successive-approximation a/d converter. DAS1150's amplifier has resistor-programmable gain from 1 to 1000; DAS1151's amplifier is software programmable for gains of $1,2,4,8$. Multiplexing for desired number of channels (if $>1$ ) provided externally by user. | 15-37 |
| *See also SHA1144 data sheet in Section 13 (Sample/Track-Hold), the AC1580 utility card for assembling 14 -bit data-acquisition subsystem using ADC1130/1131 a/d converters. The scanning meters in Section 8 (AD2036, AD2037, and AD2038) also function as dataacquisition subsystems with BCD output. <br> - New product since 1979 Data Acquisition Products Catalog Supplement. |  |  |  |  |

# Precision Sample-and-Hold with 16-Channel Multiplexer 



## FEATURES

16 Single-Ended or 8 Differential Channels with Switchable Mode Control
True 12-Bit Precision: Nonlinearity $\leqslant \pm 0.005 \%$
High Speed: $10 \mu$ s Acquisition Time to 0.01\%
Complete and Calibrated: No Additional Parts Required
Small, Reliable: 32 Pin Hermetic Metal DIP
Versatile: Simple Interface to Popular Analog to Digital Converters
High Differential Input Impedance ( $10^{10} \Omega$ ) and Common Mode Rejection ( 80 dB )
Fully Protected Multiplexer Inputs

## PRODUCT DESCRIPTION

The AD362 is a complete, precision 16 -channel data acquisition system analog input section in hybrid integrated circuit form. Large-scale linear integrated circuitry, thick- and thinfilm technology and active laser trimming gives the AD362 extensive applications versatility along with full 12 -bit accuracy.
The AD362 contains two 9-channel multiplexers, a differential amplifier, a sample-and-hold with high-speed output amplifier, a channel address latch and control logic. The multiplexers may be connected to the differential amplifier in either an 8 -channel differential or 16 -channel single-ended configuration. A unique feature of the AD362 is an internal user-controllable analog switch that connects the multiplexers in either a singleended or differential mode. This allows a single device to perform in either mode without hard-wire programming and permits a mixture of single-ended and differential sources to be interfaced by dynamically switching the input mode control.
The sample-and-hold mode control is designed to connect directly to the "Status" output of an analog to digital converter so that a convert command to the ADC will automatically put the sample-and-hold into the "Hold" mode. A precision hold capacitor is included with each AD362. The AD 362 output amplifier is capable of driving the unbuffered analog input of most high-speed, 12-bit successive-approximation ADCs. Interface is thereby reduced to two simple connections with no additional components required.
When used with a 12 -bit, 25 -microsecond ADC such as the AD572, AD574 or AD ADC80, system throughput rate is as high as 30 kHz at full rated accuracy. The AD 362 KD is specified for operation over a 0 to $+70^{\circ} \mathrm{C}$ temperature range while the


AD362SD operates to specification from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Processing to MIL-STD-883, Class B is available for the AD362SD. Both grades are packaged in a hermetic, electrostatically shielded 32-pin metal dual-in-line package.

## PRODUCT HIGHLIGHTS

1. The AD362, when used with a precision analog to digital converter, forms a complete, accurate, high-speed data acquisition system.
2. The 16 -input channels may be configured in single-ended, differential or a mixture of both modes. Mode switching is provided by a user-controllable internal analog switch.
3. Multiplexers, differential amplifier, sample-and-hold and high-speed output buffer provide complete analog interfacing capabilities.
4. Internal channel address latches are provided to facilitate interfacing the AD362 to data, address or control buses.
5. All grades of the AD362 are hermetically sealed in rugged metal DIP packages.
6. A precision hold capacitor is provided with each AD362.
7. The AD362SD is specified over the entire military temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Processing to MIL-STD883 , Class B is available.

| MODEL | AD 362 KD | AD362SD/AD362SD-883B ${ }^{\text { }}$ |
| :---: | :---: | :---: |
| ANALOG INPUTS |  |  |
| Number of Inputs | 16 Single-Erded or 8 Differential (Electronically Selectable) | * . |
| Input Voltage Range, Linear . |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 10 \mathrm{~V} \mathrm{~min}$ | * - |
| Input (Bias) Current, Per Channel | $\pm 50 \mathrm{nA}$ max | * |
| Input Impedance |  |  |
| On Channel | ' $10^{10} \Omega, 100 \mathrm{pF}$ | * |
| Off Channel | $10^{10} \Omega, 10 \mathrm{pF}$ | * |
| Input Fault Current (Power Off or On) | 20 mA , max, Internally Limited | * |
| Common Mode Rejection |  |  |
| Mux Crosstalk (Interchannel, |  |  |
| Any Off Channel to Any On Channel) | $-80 \mathrm{~dB} \max (-90 \mathrm{~dB}$ typ) @ $1 \mathrm{kHz}, 20 \mathrm{~V}$ p-p | * |
| Offset, Channel to Channel | $\pm 2.5 \mathrm{mV}$ max | * |
| ACCURACY |  |  |
| Gain Error, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 0.02 \%$ FSR, max | * |
| Offset Error, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 4 \mathrm{mV}$ | * |
| Linearity Error | $\pm 0.005 \%$ max | * |
| $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ | $\pm 0.01 \%$ max | * |
| Noise Error | $1 \mathrm{mV} \mathrm{p-p}, 0.1$ to 1 MHz , max | * |
| $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ | 2 mV p-p, 0.1 to $1 \mathrm{MHz}, \max$ | * |
| TEMPERATURE COEFFICIENTS |  |  |
| Gain, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 4 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| Offset, $\pm 10 \mathrm{~V}$ Range, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\max }$ | $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | $\pm 1.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| SAMPLE AND HOLD DYNAMICS |  |  |
| Aperture Delay | 100 ns max ( 50 ns typ) | * |
| Aperture Uncertainty | 500ps max (100ps typ) | * |
| Acquisition Time, for 20 V Step to |  |  |
| Feedthrough | $-70 \mathrm{~dB} \max$ ( -80 dB typ) @ 1 kHz | * |
| Droop Rate | $2 \mathrm{mV} / \mathrm{ms}$ max ( $1 \mathrm{mV} / \mathrm{ms}$ typ) | * |
| DIGITAL INPUT SIGNALS ${ }^{2}$ |  |  |
| Input Channel Select (Pins 28-31) | 4-Bit Binary, Channel Address | * |
|  | 1LS TTL Load | * |
| Channel Select Latch (Pin 32) | " 1 ") Latch Transparent | * |
|  | " 0 ") Latched | * |
|  | 8LS TTL Loads | * . |
| Single Ended/Differential Mode Select (Pin 1) | "0": Single-Ended Mode | * |
|  | "1": Differential Mode | * |
|  | 3TTL Loads | * |
| Sample and Hold Command (Pin 13) | "0': Sample Mode | * |
|  | "1": Hold Mode | * |
|  | 1TTL Load | * |
| POWER REQUIREMENTS |  |  |
| Supply Voltages/Currents | +15V, $\pm 5 \%$ @ 30mA max | * |
|  | $-15 \mathrm{~V}, \pm 5 \%$ @ 30 mA max | * |
|  | $+5 \mathrm{~V}, \pm 5 \%$ @ 40 mA max | * |
| Total Power Dissipation | 1.1 Watts max | * |
| TEMPERATURE RANGE |  |  |
| Specification | 0 to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}^{3}$ | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

[^68]
## AD362 PIN FUNCTION DESCRIPTION

| Pin <br> Number | Function |
| :---: | :---: |
| 1. | Single-End/Differential Mode Select <br> " 0 ": Single-Ended Mode <br> "1": Differential Mode |
| 2 | Digital Ground |
| 3 | Positive Digital Power Supply, +5V |
| 4 | "High" Analog Input, Channel 7 |
| 5 | "High" Analog Input, Channel 6 |
| 6 | "High" Analog Input, Channel 5 |
| 7 | "High" Analog Input, Channel 4 |
| 8 | "High" Analog Input, Channel 3 |
| 9 | "High" Analog Input, Channel 2 |
| 10 | "High" Analog Input, Channel 1 |
| 11 | "High" Analog Input, Channel 0 |
| 12 | Hold Capacitor (Provided) |
| 13 | Sample-Hold Command |
|  | " 0 ": Sample Mode " 1 ": Hold Mode |
|  | Normally Connected to ADC Status Offset Adjust (See Figure 5) |
| 15 | Offset Adjust (See Figure 5) |
| 16 | Analog Output |
|  | Normally Connected to ADC "Analog In" |
| 17 | Analog Ground |
| 18 | "High" ("Low") Analog Input, Channel 15 (7) |
| 19 | "High" ("Low") Analog Input, Channel 14 (6) |
| 20 | Negative Analog Power Supply, -15V |
| 21 | Positive Analog Power Supply, +15V |
| 22 | "High" ("Low') Analog Input, Channel 13 (5) |
| 23 | "High" ("Low") Analog Input, Channel 12 (4) |
| 24 | "High" ("Low") Analog Input, Channel 11 (3) |
| 25 | "High" ("Low") Analog Input, Channel 10 (2) |
| 26 | "High" ("Low") Analog Input, Channel 9 (1) |
| 27 | "High" ("Low") Analog Input, Channel 8 (0) |
| 28 | Input Channel Select, Address Bit AE |
| 29 | Input Channel Select, Address Bit A0 |
| 30 | Input Channel Select, Address Bit A1 |
| 31 | Input Channel Select, Address Bit A2 |
| 32 | Input Channel Select Latch <br> " 0 ": Latched <br> "1": Latch Transparent |

All models of AD362 ordered to the requirements of MIL-STD-883. Method 5008 are identified with a $/ 883 \mathrm{~B}$ suffix and receive the following processing:

## PROCESS

| 1) | 100\% pre-cap Visual Inspection | 2017.1 |
| :---: | :---: | :---: |
| 2) | Stabilization Bake | 1008, 24 hours @ $+150^{\circ} \mathrm{C}$ |
| 3) | Temperature Cycle | 1010, Test Condition C, 10 cycles, $-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}$ |
| 4) | Constant Acceleration | 2001, Y1 Plane, 1000G |
| 5) | Visual Inspection | Visable Damage |
| 6) | Operating Burn-In | 1015, Test Condition B 160 hours @ $+125^{\circ} \mathrm{C}$ |
| 7) | Seal Test: Fine Leak Gross Leak | 1014, Test Condition A, $5 \times 10^{-7}$ std $\mathrm{cc} / \mathrm{sec}$ 1014, Condition C |
| 8) | Final Electrical Test | Per Data Sheet |
|  | External Visual Inspection | 2009 |

External Visual Inspection

## CONDITIONS

1008, 24 hours @ $+150^{\circ} \mathrm{C}$
010, Test Condition C, 10 cycles, $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Visable Damage
15 , Test Condition B 160 hours @ 014, Test Condition A, $5 \times 10^{-7} \mathrm{std} \mathrm{cc} / \mathrm{sec}$ 1014, Condition C

Per Data Sheet
.

## PROCESSING TO MIL-STD-883

As part of the standard manufacturing procedure, all models of the AD362 receive the following processing:

$+5.5 \mathrm{~V}$
$+16 \mathrm{~V}$
$-16 \mathrm{~V}$
$\pm \mathrm{V}$, Analog Supply
0 to $+V$, Digital Supply
$\pm 1 \mathrm{~V}$

# PROCESSING FOR HIGH RELIABILITY 

## STANDARD PROCESSING

| +V, Digital Supply | +5.5 V |
| :--- | :--- |
| +V, Analog Supply | +16 V |
| -V, Analog Supply | -16 V |
| $\mathrm{~V}_{\mathrm{IN}}$, Signal | $\pm \mathrm{V}$, Analog Supply |
| $\mathrm{V}_{\mathrm{IN}}$, Digital | 0 to +V, Digital Supply |
| A $_{\mathrm{GND}}$ to $\mathrm{D}_{\mathrm{GND}}$ | $\pm 1 \mathrm{~V}$ |

## AD362 DESIGN

The AD362 consists of two 8-channel multiplexers, a differential amplifier, a sample-and-hold with high-speed output buffer, channel address latches and control logic as shown in Figure 1. The multiplexers can be connected to the differential amplifier in either an 8 -channel differential or 16 -channel single-ended configuration. A unique feature of the AD362 is an internal analog switch controlled by a digital input that performs switching between single-ended and differential modes. This feature allows a single AD362 to perform in either mode without external hard-wire interconnections. Of more significance is the ability to serve a mixture of both single-ended and differential sources with a single AD362 by dynamically switching the input mode control.


Figure 1. AD362 Analog Input Section Functional Block Diagram and Pinout

Multiplexer channel address inputs are interfaced through a level-triggered ("transparent") input register. With a Logic " 1 " at the Channel Select Latch input, the address signals feed through the register to directly select the appropriate input channel. This address information can be held in the register by placing a Logic " 0 " on the Channel Select Latch input. Internal logic monitors the status of the Single-Ended/Differential Mode input and addresses the multiplexers accordingly.
A differential amplifier buffers the multiplexer outputs while providing high input impedance in both differential and singleended modes. Amplifier gain and common mode rejection are actively laser-trimmed.
The sample-and-hold is a high speed monolithic device that can also function as a gated operational amplifier. Its uncommitted differential inputs allow it to serve a second role as the output subtractor in the differential amplifier. This eliminates one amplifier and decreases drift, settling time and power consumption. A Logic " 1 " on the Sample-and-Hold Command input will cause the sample-and-hold to "freeze" the analog signal while the ADC performs the conversion. Normally the Sample-and-Hold Command is connected to the ADC Status output which is at Logic " 1 " during conversion and Logic " 0 " between conversions. For slowly-changing inputs, throughput speed may be increased by grounding the Sample-and-Hold Command input instead of connecting it to the ADC status.

A Polystyrene hold capacitor is provided with each commercial temperature range device (AD362KD) while a Teflon capacitor is provided with units intended for operation at temperatures up to $125^{\circ} \mathrm{C}$ (AD362SD). Use of an external capacitor allows the user to make his own speed/accuracy tradeoff; a
smaller capacitor will allow faster sample-and-hold response but will decrease accuracy while a larger capacitor will increase accuracy at slower conversion rates.
The output buffer is a high speed amplifier whose output impedance remains low and constant at high frequencies. Therefore, the AD362 may drive a fast, unbuffered, precision ADC without loss of accuracy.

The AD362 is constructed on a substrate that includes thickfilm resistors for non-critical applications such as input protection and biasing. A separately-mounted laser-trimmed thinfilm resistor network is used to establish accurate gain and high common-mode rejection. The metal package affords electromagnetic and electrostatic shielding and is hermetically welded at low temperatures. Welding eliminates the possibility of contamination from solder particles or flux while low temperature sealing maintains the accuracy of the laser-trimmed thin-film resistors.

## THEORY OF OPERATION

## Concept

The AD362 is intended to be used in conjunction with a highspeed precision analog-to-digital converter to form a complete data acquisition system (DAS) in microcircuit form. Figure 2 shows a general AD362-with-ADC DAS application.


Figure 2. AD362 with ADC as a Complete Data Acquisition System
By dividing the data acquisition task into two sections, several important advantages are realized. Performance of each design is optimized for its specific function. Production yields are increased thus decreasing costs. Furthermore, the standard configuration packages plug into standard sockets and are easier to handle than larger packages with higher pin counts.

## System Timing

Figure 3 is a timing diagram for the AD362 connected as shown in Figure 2 and operating at maximum conversion rate. The ADC is assumed to be a conventional 12 bit type such as the AD572 or AD ADC80.


Figure 3. DAS Timing Diagram

The normal sequence of events is as follows:

1. The appropriate Channel Select Address is latched into the address register. Time is allowed for the multiplexers to settle.
2. A Convert Start command is issued to the ADC which, in response, indicates that it is "busy" by placing a Logic " 1 " on its Status line.
3. The ADC Status controls the sample-and-hold. When the ADC is "busy", the sample-and-hold is in the Hold mode.
4. The ADC goes into its conversion routine. Since the sample-and-hold is holding the proper analog value, the address may be updated during conversion. Thus multiplexer settling time can coincide with conversion and need not affect throughput rate.
5. The ADC indicates completion of its conversion by returning Status to Logic " 0 ". The sample-and-hold returns to the Sample mode.
6. If the input signal has changed full-scale (different channels may have widely-varying data) the sample-and-hold will typically require 10 microseconds to "acquire" the next input to sufficient accuracy for 12 -bit conversion.
After allowing a suitable interval for the sample-and-hold to stabilize at its new value, another Convert Start command may be issued to the ADC.


Figure 4. ADC Status Valid Test

## NOTE:

## Valid Output Data

Not all ADCs have all data bits available when Status indicates that the conversion is complete. Successive approximation ADCs based on the 2502/3/4 type of register must have a Status delay built in or the final data bit will lag Status by approximately 50 ns . This will result in two problems:

1. The sample-and-hold will return to Sample, disturbing the analog input to the ADC as it is attempting to convert the least significant bit. This may result in an error.
2. If the falling edge of Status is being used to load the data into a register, the least significant bit will not be valid when loaded.
An external 100 ns delay or use of an ADC with a valid Status output is necessary to prevent this problem. The applications shown in this data sheet ensure that all data bits will be valid.
The following test may be made to determine if the ADC Status timing is correct:
3. Connect the ADC under test as shown in Figure 4.
4. Trigger the oscilloscope on Status. Delay the display such that Status is mid-screen.
5. Observe the LSB data output of the ADC.
6. Vary the analog input control to confirm that the LSB transition precedes the Status transition.

## Single-Ended/Differential Mode Control

The AD362 features an internal analog switch that configures the Analog Input Section in either a 16 -channel single-ended or 8 -channel differential mode. This switch is controlled by a TTL logic input applied to pin 1 of the Analog Input Section:
$" 0 ":$ Single-Ended (16 channels)
$" 1 "$ : Differential (8 channels)

When in the differential mode, a differential source may be applied between corresponding "High" and "Low" analog input channels.
It is possible to mix SE and DIFF inputs by using the mode control to command the appropriate mode. In this case, four microseconds must be allowed for the output of the Analog Input Section to settle to within $\pm 0.01 \%$ of its final value, but if the mode is switched concurrent with changing the channel address, no significant additional delay is introduced. The effect of this delay may be eliminated by changing modes while a conversion is in progress (with the sample-and-hold in the "Hold" mode). When SE and DIFF signals are being processed concurrently, the DIFF signals must be applied between corresponding "High" and "Low" analog input channels. Another application of this feature is the capability of measuring 16 sources individually and/or measuring differences between pairs of those sources.

## Input Channel Addressing

Table 1 is the truth table for input channel addressing in both the single-ended and differential modes. The 16 single-ended channels may be addressed by applying the corresponding digital number to the four Input Channel Select address bits, $\mathrm{AE}, \mathrm{A} 0, \mathrm{~A} 1, \mathrm{~A} 2$ (pins 28-31). In the differential mode, the eight channels are addressed by applying the appropriate digital code to A0, A1 and A2; AE must be enabled with a Logic " 1 ". Internal logic monitors the status of the SE/DIFF Mode input and addresses the multiplexers singularly or in pairs as required.

| ADDRESS |  |  |  | ON CHANNEL (Pin Number) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AE | A2 | A1 | A0 | Single Ended | Differential |  |
|  |  |  |  |  | "Hi" | "Lo" |
| 0 | 0 | 0 | 0 | 0 (11) | None |  |
| 0 | 0 | 0 | 1 | 1 (10) | None |  |
| 0 | 0 | 1 | 0 | 2 (9) | None |  |
| 0 | 0 | 1 | 1 | 3 (8) | None |  |
| 0 | 1 | 0 | 0 | 4 (7) | None |  |
| 0 | 1 | 0 | 1 | 5 (6) | None |  |
| 0 | 1 | 1 | 0 | 6 (5) | None |  |
| 0 | 1 | 1 | 1 | 7 (4) | None |  |
| 1 | 0 | 0 | 0 | 8 (27) | 0 (11) | 0 (27) |
| 1 | 0 | 0 | 1 | 9 (26) | 1 (10) | 1 (26) |
| 1 | 0 | 1 | 0 | 10 (25) | 2 (9) | 2 (25) |
| 1 | 0 | 1 | 1 | 11 (24) | 3 (8) | 3 (24) |
| 1 | 1 | 0 | 0 | 12 (23) | 4 (7) | 5 (23) |
| 1 | 1 | 0 | 1 | 13 (22) | 5 (6) | 5 (22) |
| 1 | 1 | 1 | 0 | 14 (19) | 6 (5) | 6 (19) |
| 1 | 1 | 1 | 1 | 15 (18) | 7 (4) | 7 (18) |

Table 1. Input Channel Addressing Truth Table

When the channel address is changed, six microseconds must be allowed for the Analog Input Section to settle to within $\pm 0.01 \%$ of its final output (including settling times of all elements in the signal path). The effect of this delay may be eliminated by performing the address change while a conversion is in progress (with the sample-and-hold in the "Hold" mode).

## Input Channel Address Latch

The AD362 is equipped with a latch for the Input Channel Select address bits. If the Latch Control pin (pin 32) is at Logic " 1 ", input channel select address information is passed through to the multiplexers. A Logic " 0 " "freezes" the input channel address present at the inputs at the " 1 "-to-" 0 " transition (level-triggered).
This feature is useful when input channel address information is provided from an address, data or control bus that may be required to service many devices. The ability to latch an address is helpful whenever the user has no control of when address information may change.

## Sample-and-Hold Mode Control

The Sample-and-Hold Mode Control input (pin 13) is normally connected to the Status output (pin 20) from an analog to digital converter. When a conversion is initiated by applying a Convert Start command to the ADC, Status goes to Logic " 1 ", putting the sample-and-hold into the "Hold" mode. This "freezes" the information to be digitized for the period of conversion. When the conversion is complete, Status returns to Logic " 0 " and the sample-and-hold returns to the "Sample" mode. Eighteen microseconds must be allowed for the sample-and-hold to acquire ("catch up" to) the analog input to within $\pm 0.01 \%$ of the final value before a new Convert Start command is issued.
The purpose of a sample-and-hold is to "stop" fast changing input signals long enough to be converted. In this application, it also allows the user to change channels and/or SE/ DIFF mode while a conversion is in progress thus eliminating the effects of multiplexer, analog switch and differential amplifier settling times. If maximum throughput rate is required for slowly changing signals, the Sample-and-Hold Mode Control may be wired to ground (Logic " 0 ") rather than to ADC Status thus leaving the sample-and-hold in a continuous Sample mode.

## Hold Capacitor

A 2000 pF capacitor is provided with each AD362. One side of this capacitor is wired to pin 12 , the other to analog ground as close to pin 17 as possible. The capacitor provided with the AD362KD is Polystyrene while the wider operating temperature range of the AD362SD requires a Teflon capacitor (supplied).
Smaller capacitors will allow slightly faster operation, but only with increased noise and decreased precision. 1000 pF will typically allow acquisition to $0.1 \%$ in four microseconds.
Larger capacitors may be substituted to reduce noise, and sample-to-hold offset, but acquisition time of the sample-andhold will be extended. If less than 12 bits of accuracy is required, a smaller capacitor may be used. This will shorten the $\mathrm{S} / \mathrm{H}$ acquisition time. In all cases, the proper capacitor dielectric must be used; i.e., Polystyrene (AD326KD only) or Teflon (AD362KD or SD). Other types of capacitors may have higher dielectric absorption (memory) and will cause errors. CAUTION: Polystyrene capacitors will be destroyed if subjected to temperatures above $+85^{\circ} \mathrm{C}$. No capacitor is required if the sample-and-hold is not used.

## Analog Input Section Offset Adjust Circuit

Although the offset voltage of the AD362 may be adjusted, that adjustment is normally performed at the ADC. In some special applications, however, it may be helpful to adjust the offset of the Analog Input Section. An example of such a case would be if the input signals were small $(<10 \mathrm{mV})$ relative to AD362 voltage offset and gain was to be inserted between the AD362 and the ADC. To adjust the offset of the AD362, the circuit shown in Figure 5 is recommended.


Figure 5. AD362 Offset Voltage Adjustment
Under normal conditions, all calibration is performed at the ADC Section.

## Other Considerations

Grounding: Analog and digital signal grounds should be kept separate where possible to prevent digital signals from flowing in the analog ground circuit and inducing spurious analog signal noise. Analog Ground (pin 17) and Digital Ground (pin 2) are not connected internally; these pins must be connected externally for the system to operate properly. Preferably, this connection is made at only one point, as close to the AD362 as possible. The case is connected internally to Digital Ground to provide good electrostatic shielding. If the grounds are not tied common on the same card with the AD362, the digital and analog grounds should be connected locally with back-toback general-purpose diodes as shown in Figure 6. This will protect the AD362 from possible damage caused by voltages in excess of $\pm 1$ volt between the ground systems which could occur if the key grounding card should be removed from the overall system. The device will operate properly with as much as $\pm 200 \mathrm{mV}$ between grounds, however this difference will be reflected directly as an input offset voltage.


Figure 6. Ground-Fault Protection Diodes.
Power Supply Bypassing: The $\pm 15 \mathrm{~V}$ and +5 V power leads should be capacitively bypassed to Analog Ground and Digital Ground respectively for optimum device performance. $1 \mu \mathrm{~F}$ tantalum types are recommended; these capacitors should be located close to the system. It is not necessary to shunt these capacitors with disc capacitors to provide additional high frequency power supply decoupling since each power lead is bypassed internally with a $0.039 \mu \mathrm{~F}$ ceramic capacitor.

## Interfacing to Popular Analog to Digital Converters

The AD362 has been designed to interface directly to most analog to digital converters; often no additional components are required and only two interconnections must be made. The direct interface requirements for the ADC are as follows:

1. The ADC Status output must be positive-true Logic (" 1 " during conversion).
2. Transition from " 0 " to " 1 " must occur at least 200 ns before the most significant bit decision is made (successive approximation ADC) or before input integration starts (integrating type ADC ).
3. Status must not return to " 0 " before the LSB decision is made (see page 15-9).
4. If Status is being used to latch output data, it must not return to Logic " 0 " until all output data bits are valid and available.
Complete system throughput performance is determined by combining the worst-case specifications of the AD362 and the ADC. If guaranteed system performance is required, the AD363 and ADś64 are recommended. The AD363 includes an AD362 and an AD572 12-bit, 25-microsecond precision ADC. The AD364 consists of an AD362 and an AD574 12-bit, microprocessor-compatible, low cost ADC. Each is specified as a complete, two-package system; data sheets are available upon request.

a. 12-Bit DAS Using AD362 and AD ADC80

Figure 7a shows the AD362 driving an AD ADC80. The AD ADC80 is a 12 -bit, 25 -microsecond, low-cost ADC that meets all of the requirements listed above. Throughput rate is typically 30 kHz with no missing codes over the operating temperature range.
Figure 7b shows a 10 -bit application based on the AD362 and the AD571, a complete low cost 10-bit, 25-microsecond ADC. In this case, two of the above requirements are not met:

1. $\overline{\text { DR }}$ ( $\overline{\text { DATA READY }}$ ), as Status, is positive-true but. . .
2. $\overline{\mathrm{DR}}$ does not indicate that a conversion is in progress until $1.5 \mu \mathrm{~s}$ after conversion starts.
3. $\overline{\mathrm{DR}}$ does indicate conversion complete after the LSB decision is made, but. . .
4. $\overline{\mathrm{DR}}$ precedes the enabling of the AD571 output 3 -state gates by 500 ns .
The gating provided by U1 allows the applied convert command (CC) to initiate input hold at the AD362. CC must last for more than $1.5 \mu \mathrm{~s}$ so that $\overline{\mathrm{DR}}$ may then assume control of Hold. If conversion is continuous (consistent with multichannel operation), the next convert command can be used to load the previously-converted data into an output register. For single conversion operation, a $1 \mu$ s delay of the falling edge of $\overline{\mathrm{DR}}$ may be used to signify valid data.

b. 10-Bit DAS Using AD362 and AD571

Figure 7. Data Acquisition Systems Based on the AD362 and Popular ADC's

## Interfacing to Special Purpose ADCs

The AD5200 series of ADCs perform a 12-bit conversion in 50 microseconds and feature totally adjustment-free operation, high accuracy, and a small hermetically-sealed 24 -pin package.
These ADCs are often used in high-reliability applications and, like the AD362SD (which operates over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range) are available processed to MIL-STD-883, Class B. The AD5200 series meets all of the interfacing requirements for direct connection to the AD362 as shown in Figure 8a. System throughput rate is typically 16 kHz .

a. 12-Bit High Accuracy and Reliability DAS Using AD362 and AD5200

The HAS series of ultra-fast ADCs are 8-bit (HAS0801), 10bit (HAS1001) and 12-bit (HAS1202) devices that convert in $1.5,1.7$, and 2.8 microseconds (maximum) respectively. These devices are hybrid IC's, packaged in 32-pin DIPs. Since the Data Ready signal from the HAS precedes the LSB decision, $\overline{\mathrm{DR}}$ must be delayed. Figure 8 b shows the appropriate circuitry to provide that delay. Throughput rate for the 12 -bit system is typically 80 kHz .

b. High-Speed DAS Using AD362 and HAS

Figure 8. Data Acquisition Systems Based on the AD362 and Purpose ADCs

## OUTLINE DIMENSIONS

PACKAGE SPECIFICATIONS
Dimensions shown in inches and (mm).


# Complete 16-Channel 12-Bit Integrated Circuit Data Acquisition System 

ANALOG DEVICES


FEATURES
Versatility
Complete System in Reliable IC Form
Small Size: Two 32-Pin Metal DIP's
16 Single-Ended or 8 Differential Channels with Switchable Mode Control
Military/Aerospace Temperature Range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (AD363S) MIL-STD-883B Processing Available
Versatile Input/Output/Control Format
Short-Cycle Capability
Performance
True 12-Bit Operation: Nonlinearity $\leqslant \pm 0.012 \%$ Guaranteed No Missing Codes Over Temperature Range
High Throughput Rate: 30 kHz
Low Power: 1.7W
Hermetically-Sealed, Electrostatically-Shielded Metal DIP's
Value
Complete: No Additional Parts Required
Reliable: Hybrid IC Construction, Hermetically Sealed by Welding. All Inputs Fully Protected.
Precision $+10.0 \pm 0.005$ Volt Reference for External Application
Fast Precision Buffer Amplifier for External Application Low Cost

## PRODUCT DESCRIPTION

The AD363 is a complete 16 channel, 12-bit data acquisition system in integrated circuit form. By applying large-scale linear and digital integrated circuitry, thick and thin film hybrid technology and active laser trimming, the AD363 equals or exceeds the performance and versatility of previous modular designs.
The AD363 consists of two separate functional blocks, each hermetically-sealed in an electrostatically-shielded 32-pin metal dual-in-line package. The analog input section contains two eight-channel multiplexers, a differential amplifier, a sample-and-hold, a chạnnel address register and control logic. The multiplexers may be connected to the differential amplifier in either an 8 -channel differential or 16 -channel single-ended configuration. A unique feature of the AD363 is an internal usercontrollable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hard-wire programming and permits a mixture of single-ended and differential sources to be interfaced to an AD363 by dynamically switching the input mode control.


The Analog-to Digital Converter Section contains a complete 12 -bit successive approximation analog-to-digital converter, including internal clock, precision 10 volt reference, comparator, buffer amplifier and a proprietary-design 12-bit D/A converter. Active laser trimming of the reference and D/A converter results in maximum linearity errors of $\pm 0.012 \%$ while performing a 12 -bit conversion in 25 microseconds.
Analog input voltage ranges of $\pm 2.5, \pm 5.0, \pm 10,0$ to +5 and 0 to +10 volts are user-selectable. Adding flexibility and value are the precision 10 volt reference (active-trimmed to a tolerance of $\pm 5 \mathrm{mV}$ ) and the internal buffer amplifier, both of which may be used for external applications. All digital signals are TTL/DTL compatible and output data is positive-true in parallel and serial form.
System throughput rate is as high as 30 kHz at full rated accuracy. The AD 363 K is specified for operation over a 0 to $+70^{\circ} \mathrm{C}$ temperature range while the AD363S operates to specification from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Processing to MIL-STD-883B is available for the AD363S. Both device grades are guaranteed to have no missing codes over their specified temperature ranges.

| MODEL | AD363K | AD363S |
| :---: | :---: | :---: |
| ANALOG INPUTS |  |  |
| Number of Inputs | 16 Single-Ended or 8 Differential (Electronically Selectable) | * |
| Input Voltage Ranges |  |  |
| Bipolar | $\pm 2.5 \mathrm{~V}, \pm 5.0 \mathrm{~V}, \pm 10.0 \mathrm{~V}$ | * |
| Unipolar | 0 to $+5 \mathrm{~V}, 0$ to +10 V | * |
| Input (Bias) Current, Per Channel | $\pm 50 \mathrm{nA}$ max | * |
| Input Impedance |  |  |
| On Channel | $10^{10} \Omega, 100 \mathrm{pF}$ | * |
| Off Channel | $10^{10} \Omega, 10 \mathrm{pF}$ | * |
| Input Fault Current (Power Off or On) | 20 mA , max, Internally Limited | * |
| Common Mode Rejection Differential Mode | $70 \mathrm{~dB} \min (80 \mathrm{~dB}$ typ) @ $1 \mathrm{kHz}, 20 \mathrm{~V}$ p-p | * |
| Mux Crosstalk (Interchannel, |  |  |
| RESOLUTION | 12 BITS | * |
| ACCURACY |  |  |
| Gain Error ${ }^{1}$ | $\pm 0.05 \%$ FSR (Adj. to Zero) | * . |
| Unipolar Offset Error | $\pm 10 \mathrm{mV}$ (Adj to Zero) | * |
| Bipolar Offset Error | $\pm 20 \mathrm{mV}$ (Adj to Zero) | * |
| Linearity Error | $\pm 1 / 2$ LSB max | * |
| Differential Linearity Error | $\pm 1$ LSB max ( $\pm 1 / 2$ LSB typ) | * |
| Relative Accuracy | $\pm 0: 025 \%$ FSR | * |
| Noise Error | 1 mV p-p, 0 to 1 MHz | * |
| TEMPERATURE COEFFICIENTS |  |  |
| Gain | $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left( \pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ typ) | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left( \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ typ) |
| Offset, $\pm 10 \mathrm{~V}$ Range | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max $\left( \pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ | $\pm 8 \mathrm{ppm} / /^{\circ} \mathrm{C}$ max $\left( \pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ |
| Differential Linearity | No Missing Códes Over Temperature Range | * |
| SIGNAL DYNAMICS |  |  |
| Conversion Time ${ }^{2}$ | $25 \mu \mathrm{~s} \max (22 \mu \mathrm{~s}$ typ) | * |
| Throughput Rate, Full Rated Accuracy | $25 \mathrm{kHz} \min (30 \mathrm{kHz}$ typ) | * |
| Sample and Hold |  |  |
| Aperture Delay | 100ns max (50ns typ) | * |
| Aperture Uncertainty | 500ps max (100ps typ) | * |
|  |  |  |
| To $\pm 0.01 \%$ of Final Value for Full Scale Step | $18 \mu \mathrm{~s} \max (10 \mu \mathrm{~s}, \mathrm{typ})$ | * |
| Feedthrough | $-70 \mathrm{~dB} \max (-80 \mathrm{~dB}$ typ) @ 1 kHz | * |
| Droop Rate | $2 \mathrm{mV} / \mathrm{ms} \mathrm{max}$ ( $1 \mathrm{mV} / \mathrm{ms} \mathrm{typ}$ ) | * |
| DIGITAL INPUT SIGNALS ${ }^{4}$ |  |  |
| Convert Command (to ADC Section, Pin 21) | Positive Pulse, 200 ns min Width. Leading Edge (" 0 " to " 1 ") Resets Register, Trailing Edge (" 1 " to " 0 ") Starts Conversion. <br> 1TTL Load | * |
| Input Channel Select (To Analog Input Section, Pins 28-31) | 4 Bit Binary, Channel Address. <br> 1LS TTL Load | * |
| Channel Select Latch (To Analog Input Section, Pin 32) | "1" Latch Transparent <br> " 0 " Latched <br> 4LS TTL Loads | * |


| MODEL | AD363K | AD363S |
| :---: | :---: | :---: |
| DIGITAL INPUT SIGNALS, cont. |  |  |
| Sample-Hold Command (To Analog |  |  |
| Input Section Pin 13 Normally | "0" Sample Mode | * |
| Connected To ADC "Status", | " 1 " Hold Mode | * |
| Pin 20) | 2LS TTL Loads | * |
| Short Cycle (To ADC Section Pin 14) | Connect to +5 V for 12 Bits Resolution. | * |
|  | Connect to Output Bit $\mathrm{n}+1$ For n Bits | * |
|  | Resolution. | * |
|  | 1TTL Load | * |
| Single Ended/Differential Mode Select |  |  |
| (To Analog Input Section, Pin 1) | " 0 ": Single-Ended Mode | * |
|  | " 1 ": Differential Mode | * |
|  | 3TTL Loads | * |
| DIGITAL OUTPUT SIGNALS ${ }^{4}$ |  |  |
| (All Codes Positive True) |  |  |
| Parallel Data |  |  |
| Unipolar Code | Binary | * |
| Bipolar Code | Offset Binary/Two's Complement | * |
| Output Drive | 2TTL Loads | * |
| Serial Data (NRZ Format) |  |  |
| Unipolar Code | Binary | * |
| Bipolar Code | Offset Binary | * |
| Output Drive | 2TTL Loads | * |
| Status (Status) | Logic " 1 " ("0") During Conversion | * |
| Output Drive | 2TTL Loads | * |
| Internal Clock |  |  |
| Output Drive | 2TTL Loads | * |
| Frequency | 500 kHz | * |
| INTERNAL REFERENCE VOLTAGE | $+10.00 \mathrm{~V}, \pm 5 \mathrm{mV}$ | * |
| Max External Current | $\pm 4 \mathrm{~mA}$ |  |
| Voltage Temp. Coefficient | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, \max$ | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, \max$ |
| POWER REQUIREMENTS |  |  |
| Supply Voltages/Currents | +15V, $\pm 5 \%$ @ +45 mA max ( +38 mA typ) | * |
|  | $-15 \mathrm{~V}, \pm 5 \%$ @ -45 mA max ( -38 mA typ) | * |
|  | $+5 \mathrm{~V}, \pm 5 \%$ @ +136 mA max ( +113 mA typ) | * |
| Total Power Dissipation | 2 watts max (1.7 watts typ) | * |
| TEMPERATURE RANGE |  |  |
| Specification | 0 to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}^{3}$ | $-55^{\circ} \mathrm{C}$ to $+130^{\circ} \mathrm{C}$ |

NOTES:
${ }^{1}$ With $50 \Omega, 1 \%$ fixed resistor in place of Gain Adjust pot; see Figures 7 and 8 .
${ }^{2}$ Conversion time of ADC Section.
${ }^{3} \mathrm{AD} 363 \mathrm{~K}$ External Hold Capacitor is limited to $+85^{\circ} \mathrm{C}$; A nalog Input Section and ADC Section may be stored at up to $+150^{\circ} \mathrm{C}$.
${ }^{4}$ One TTL Load is defined as $\mathrm{I}_{\mathrm{IL}}=-1.6 \mathrm{~mA} \max { }^{(a)} \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IH}}=40 \mu \mathrm{Amax}$ (a) $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$.
One LS TTL Load is defined as $\mathrm{I}_{\mathrm{IL}}=-0.36 \mathrm{~mA} \max @ \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IH}}=20 \mu \mathrm{~A} \max @ \mathrm{~V}_{\mathrm{IH}}=2.7 \mathrm{~V}$.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

(ALL MODELS)

| +V, Digital Supply | +5.5 V |
| :--- | :--- |
| +V, Analog Supply | +16 V |
| -V, Analog Supply | -16 V |
| $\mathrm{~V}_{\mathrm{IN}}$, Signal | $\pm \mathrm{V}$, Analog Supply |
| $\mathrm{V}_{\mathrm{IN}}$, Digital | 0 to +V, Digital Supply |
| $\mathrm{A}_{\mathrm{GND}}$ to $\mathrm{D}_{\mathrm{GND}}$ | $\pm 1 \mathrm{~V}$ |

PIN FUNCTION DESCRIPTION

| ANALOG INPUT SECTION |  | ANALOG TO DIGITAL CONVERTER SECTION |  |
| :---: | :---: | :---: | :---: |
| Pin <br> Number | Function | Pin <br> Number | Function |
| 1 | Single-End/Differential Mode Select <br> " 0 ": Single-Ended Mode <br> "1": Differential Mode | 1 | Data Bit 12 (Least Significant Bit) Out |
|  |  | . 2 | Data Bit 11 Out |
|  |  | 3 | Data Bit 10 Out |
| 2 | Digital Ground | 4 | Data Bit 9 Out |
| 3 | Positive Digital Power Supply, +5 V | 5 | Data Bit 8 Out |
| 4 | "High" Analog Input, Channel 7 | 6 | Data Bit 7 Out |
| 5 | "High" Analog Input, Channel 6 | 7 | Data Bit 6 Out |
| 6 | "High" Analog Input, Channel 5 | 8 | Data Bit 5 Out |
| 7 | "High" Analog Input, Channel 4 | \% $\quad 9$ | Data Bit 4 Out |
| 8 | "High" Analog Input, Channel 3 | 10 | Data Bit 3 Out |
| 9 | "High" Analog Input, Channel 2 | 11 | Data Bit 2 Out |
| 10 | "High" Analog Input, Channel 1 | 12 | Data Bit 1 (Most Significant Bit) Out |
| 11 | "High" Analog Input, Channel 0 | 13 | $\overline{\text { Data Bit } 1}$ ( $\overline{\mathrm{MSB}}$ ) Out |
| 12 | Hold Capacitor (Provided, See Figure 1) | 14 | Short Cycle Control |
| 13 | Sample-Hold Command " 0 ": Samplé Mode |  | Connect to +5 V for 12 Bits Connect to Bit ( $\mathrm{n}+1$ ) Out for n Bits |
|  | " 1 ": Hold Mode | 15 | Digital Ground |
|  | Normally Connected to ADC Pin 20 | 16 | Positive Digital Power Supply, +5 V |
| 14 | Offset Adjust (See Figure 6) | 17 | $\overline{\text { Status Out }}$ |
| 15 | Offset Adjust (See Figure 6) |  | "0": Conversion in Progress |
| 16 | Analog Output |  | (Parallel Data Not Valid) |
|  | Normally Connected to ADC "Analog In" (See Figure 1) |  | " 1 ": Conversion Complete (Parallel Data Valid) |
| 17 | Analog Ground | 18 | +10Volt Reference Out (See Figures 3, 7, 8, 11) |
| 18 | "High" ("Low") Analog Input, Channel 15 (7) | 19 | Clock Out (Runs During Conversion) |
| 19 | "High" ("Low") Analog Input, Channel 14 (6) | 20 | Status Out |
| 20 | Negative Analog Power Supply, -15V |  | "0": Conversion Complete |
| 21 | Positive Analog Power Supply, +15V |  | (Parallel Data Valid) |
| 22 | "High" ("Low') Analog Input, Channel 13 (5) |  | " 1 ": Conversion in Progress |
| 23 | "High"' ("Low") Analog Irput, Channel 12 (4) |  | (Parallel Data Not Valid) |
| 24 | "High" ("Low") Analog Input, Channel 11 (3) | 21 | Convert Start In |
| 25 | "High" ("Low") Analog Input, Channel 10 (2) |  | Reset Logic : |
| 26 | "High" ("Low") Analog Input, Channel 9 (1) |  | Start Convert : |
| 27 | "High" ("Low") Analog Input, Channel 8 (0) | 22 | Comparator In (See Figures 3, 7, 8) |
| 28 | Input Channel Select, Address Bit AE | 23 | Bipolar Offset |
| 29 | Input Channel Select, Address Bit A0 |  | Open for Unipolar Injuts |
| 30 | Input Channel Select, Address Bit A1 |  | Connect to ADC Pin 22 for |
| 31 | Input Channel Select, Address Bit A2 |  | Bipolar Inputs |
| 32 | Input Channel Select Latch |  | (See Figure 8) |
|  | "0": Latched | 24 | 10 V Span R In (See Figure 7) |
|  | " 1 ": Latch "Transparent" | 25 | 20V Span R In (See Figure 8) |
|  |  | 26 | Analog Ground |
|  |  | 27 | Gain Adjust (See Figures 7 and 8) |
|  |  | 28 | Positive Analog Power Supply, +15 V |
|  |  | 29 | Buffer Out (For External Use) |
|  |  | 30 | Buffer In (For External Use) |
|  |  | 31 | Negative Analog Power Supply, -15V |
|  |  | 32 | Serial Data Out <br> Each Bit Valid On Trailing ( $\mathbb{Z}$ ) <br> Edge Clock Out, ADC Pin 19 |



## AD363 DESIGN

## Concept

The AD363 consists of two separate functional blocks as shown in Figure 1; each is packaged in a hermetically-sealed 32-pin metal DIP.


Figure 1. AD363 Functional Block Diagram
The Analog Inpur Section contains multiplexers, a differential amplifier, a sample-and-hold, a channel address register and control logic. Analog-to-digital conversion is provided by a 12 bit, 25 microsecond "ADC" which is also available separately as the AD572.

By dividing the data acquisition task into two sections, several important advantages are realized. Performance of each design is optimized for its specific function. Production yields are increased thus decreasing costs. Furthermore, the standard configuration 32 pin packages plug into standard sockets and are easier to handle than larger packages with higher pin counts.

## Analog Input Section Design

Figure 2 is a block diagram of the AD 363 Analog Input Section (AIS).


Figure 2. AD363 Analog Input Section Functional Block Diagram and Pinout

The AIS consists of two 8 -channel multiplexers, a differential amplifier, a sample-and-hold, channel address latches and control logic. The multiplexers can be connected to the differential amplifier in either an 8 -channel differential or 16 -channel single-ended configuration. A unique feature of the AD363 is an internal analog switch controlled by a digital input that performs switching between single-ended and differential modes. This feature allows a single product to perform in either mode without external hard-wire interconnections. Of more significance is the ability to serve a mixture of both single-ended and differential sources with a single AD363 by dynamically switching the input mode control.
Multiplexer channel address inputs are interfaced through a level-triggered ("transparent") input register. With a Logic " 1 " at the Channel Select Latch input, the address signals feed through the register to directly select the appropriate input channel. This address information can be held in the register by placing a Logic " 0 " on the Channel Select Latch input. Internal logic monitors the status of the Single-Ended/Differential Mode input and addresses the multiplexers accordingly.
A differential amplifier buffers the multiplexer outputs while providing high input impedance in both differential and singleended modes. Amplifier gain and common mode rejection are actively laser-trimmed.

The sample-and-hold is a high speed monolithic device that can also function as a gated operational amplifier. Its uncommitted differential inputs allow it to serve a second role as the output subtractor in the differential amplifier. This eliminates one amplifier and decreases drift, settling time and power consumption. A Logic " 1 " on the Sample-and-Hold Command input will cause the sample-and-hold to "freeze" the analog signal while the ADC performs the conversion. Normally the Sample-and-Hold Command is connected to the ADC Status output which is at Logic " 1 " during conversion and Logic " 0 " between conversions. For slowly-changing inputs, throughput speed may be increased by grounding the Sample-and-Hold Command input instead of connecting it to the ADC status.

A Polystyrene hold capacitor is provided with each commercial temperature range system (AD363K) while a Teflon capacitor is provided with units intended for operation at temperatures up to $125^{\circ} \mathrm{C}$ (AD363S). Use of an external capacitor allows the user to make his own speed/accuracy tradeoff; a smaller capacitor will allow faster sample-and-hold response but will decrease accuracy while a larger capacitor will increase accuracy at slower conversion rates.

The Analog Input Section is constructed on a substrate that includes thick-film resistors for non-critical applications such as input protection and biasing. A separately-mounted lasertrimmed thin-film resistor network is used to establish accurate gain and high common-mode rejection. The metal package affords electromagnetic and electrostatic shielding and is hermetically welded at low temperatures. Welding eliminates the possibility of contamination from solder particles or flux while low temperature sealing maintains the accuracy of the laser-trimmed thin-film resistors.

## Analog-to-Digital Converter Design

Figure 3 is a block diagram of the Analog-to-Digital Converter Section (ADC) of the AD363.


Figure 3. AD363 ADC Section (AD572) Functional Diagram and Pinout

Available separately as the AD572, the ADC is a 12 -bit, 25 microsecond device that includes an internal clock, reference, comparator and buffer amplifier.
The +10 V reference is derived from a low T.C. zener reference diode which has its zener voltage amplified and buffered by an op amp. The reference voltage is calibrated to $+10 \mathrm{~V}, \pm 5 \mathrm{mV}$ by active laser-trimming of the thin-film resistors which determine the closed-loop gain of the op amp. 4 mA of current is available for external use. The reference circuit is constructed on its own thin-film substrate which is, in turn, mounted on the thick-film ADC main substrate.
The DAC feedback weighing network is comprised of a proprietary 12 -bit analog current switch chip and silicon-chromium thin-film ladder network. (Packaged separately, this DAC is available as the AD562.) This ladder network is active lasertrimmed to calibrate all bit ratio scale factors to a precision of $0.005 \%$ of FSR (full-scale range) to guarantee no missing codes over the operating temperature range. The design of the ADC includes scaling resistors that provide user-selectable analog input signal ranges of $\pm 2.5, \pm 5, \pm 10,0$ to +5 , or 0 to +10 volts.

Other useful features includé true binary output for unipolar inputs, offset binary and two's complement output for bipolar inputs, serial output, short-cycle capability for lower resolution, higher speed measurements, and an available high input impedance buffer amplifier which may be used elsewhere in the system.
As in the Analog Input Section, the $A D C$ main substrate includes thick-film resistors in non-critical areas. Thin-film substrates are separately mounted to assure accurate and stable
reference and DAC performance. Packaging considerations are the same as for the AIS.

## THEORY OF OPERATION

System Timing
Figure 4 is a timing diagram for the AD 363 connected as shown shown in Figure 1 and operating at maximum conversion rate.


Figure 4. AD363 Timing Diagram
The normal sequence of events is as follows:

1. The appropriate Channel Select Address is latched into the address register. Time is allowed for the multiplexers to settle.
2. A Convert Start command is issued to the ADC which indicates that it is "busy" by placing a Logic " 1 " on its Status line.
3. The ADC Status controls the sample-and-hold. When the ADC is "busy" the sample-and-hold is in the hold mode.
4. The ADC goes into its 25 microsecond conversion routine. Since the sample-and-hold is holding the proper analog value, the address may be updated during conversion. Thus multiplexer settling time can coincide with conversion and need not effect throughput rate.
5. The ADC indicates completion of its conversion by returning Status to Logic " 0 ". The sample-and-hold returns to the sample mode.
6. If the input signal has changed full-scale (different channels may have widely-varying data) the sample-and-hold will typically require 10 microseconds to "acquire" the next input to sufficient accuracy for 12 -bit conversion.
After allowing a suitable interval for the sample-and-hold to stabilize at its new value, a nother Convert Start command may be issued to the ADC.

## ADC Operation

On receipt of a Convert Start command, the analog-to-digital converter converts the voltage at its analog input into an equivalent 12 -bit binary number. This conversion is accomplished as follows:
The 12 -bit successive-approximation register (SAR) has its 12 -bit outputs connected both to the respective device bit output pins and to the corresponding bit inputs of the feedback DAC.

The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.


Figure 5. ADC Timing Diagram (Binary Code 110101011001 )
The timing diagram is shown in Figure 5. Receipt of a Convert Start signal sets the Status flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 13 cycles. All SAR parallel bit and Status flip-flops are initialized on the leading edge, and the gated clock inhibit signal removed on the trailing edge of the Convert Start signal. At time t0, B1 is reset and B2-B12 are set unconditionally. At $t 1$ the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At t2, the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at t12. After 400 ns delay period, the Status flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the Status flag restores the gated clock inhibit signal, forcing the clock output to the Logic " 0 " state.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges.
Incorporation of this 400 ns delay period guarantees that the parallel (and serial) data are valid at the Logic " 1 " to " 0 " transition of the Status flag, permitting parallel data transfer to be initiated by the trailing edge of the Status signal.

The versatility and completeness of the AD 363 concept results in a large number of user-selectable configurations. This allows optimization of most systems applications.

## Singie-Ended/Differential Mode Control

The 363 features an internal analog switch that configures the Analog Input Section in either a 16 -channel single-ended or 8channel differential mode. This switch is controlled by a TTL logic input applied to pin 1 of the Analog Input Section:

$$
\begin{array}{ll}
" 0 ": & \text { Single-Ended (16 channels) } \\
" 1 ": & \text { Differential ( } 8 \text { channels) }
\end{array}
$$

When in the differential mode, a differential source may be applied between corresponding "High" and "Low" analog input channels.
It is possible to mix SE and DIFF inputs by using the mode control to command the appropriate mode. Figure 11 illustrates an example of a "mixed" application. In this case, four microseconds must be allowed for the output of the Analog Input Section to settle to within $\pm 0.01 \%$ of its final value, but if the mode is switched concurrent with changing the channel address, no significant additional delay is introduced. The effect of this delay may be eliminated by changing modes while a conversion is in progress (with the sample-and-hold in the "hold mode"). When SE and DIFF signals are being processed concurrently, the DIFF signals must be applied between corresponding "High" and "Low" analog input channels. Another application of this feature is the capability of measuring 16 sources individually and/or measuring differences between pairs of those sources.

## Input Channel Addressing

Table 1 is the truth table for input channel addressing in both the single-ended and differential modes. The 16 single-ended channels may be addressed by applying the corresponding digital number to the four Input Channel Select address bits, AE, A0, A1, A2 (Analog Input Section, pins 28-31). In the differential mode, the eight channels are addressed by applying the appropriate digital code to A0, A1 and A2; AE must be enabled with a Logic " 1 ". Internal logic monitors the status of the SE/DIFF Mode input and addresses the multiplexes singly or in pairs as required.

| ADDRESS |  |  |  | ON CHANNEL (Pin Number) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AE | A2 | A1 | A0 | Single Ended | Differential |  |
|  |  |  |  |  | " Hi " | "Lo" |
| 0 | 0 | 0 | 0 | 0 (11) | None |  |
| 0 | 0 | 0 | 1 | 1 (i0) | None |  |
| 0 | 0 | 1 | 0 | 2 (9) | None |  |
| 0 | 0 | 1 | 1 | 3 (8) | None |  |
| 0 | 1 | 0 | 0 | 4 (7) | None |  |
| 0 | 1 | 0 | 1 | 5 (6) | None |  |
| 0 | 1 | 1 | 0 | 6 (5) | None |  |
| 0 | 1 | 1 | 1 | 7 (4) | None |  |
| 1 | 0 | 0 | 0 | 8 (27) | 0 (11) | 0 (27) |
| 1 | 0 | 0 | 1 | 9 (26) | 1 (10) | 1 (26) |
| 1 | 0 | 1 | 0 | 10 (25) | 2 (9) | 2 (25) |
| 1 | 0 | 1 | 1 | 11 (24) | 3 (8) | 3 (24) |
| 1 | 1 | 0 | 0 | 12 (23) | 4 (7) | 5 (23) |
| 1 | 1 | 0 | 1 | 13 (22) | 5 (6) | 5 (22) |
| 1 | 1 | 1 | 0 | 14 (19) | 6 (5) | 6 (19) |
| 1 | 1 | 1 | 1 | 15 (18) | 7 (4) | 7 (18) |

Table 1. Input Channel Addressing Truth Table

When the channel address is changed, six microseconds must be allowed for the Analog Input Section to settle to within $\pm 0.01 \%$ of its final output (including settling times of all elements in the signal path). The effect of this delay may be eliminated by performing the address change while a conversion is in progress (with the sample-and-hold in the "hold" mode).

## Input Channel Address Latch

The AD363 is equipped with a latch for the Input Channel Select address bits. If the Latch Control pin (pin 32 of the Analog Input Section) is at Logic " 1 ", input channel select address information is passed through to the multiplexers. A Logic "0" "freezes" the input channel address present at the inputs at the time of the " 1 " to " 0 " transition.
This feature is useful when input channel address information is provided from an address, data er control bus that may be required to service many devices. The ability to latch an address is helpful whenever the user has no control of when address information may change.

## Sample-and-Hold Mode Control

The Sample-and-Hold Mode Control input (Analog Input Section, pin 13) is normally connected to the Status output (pin 20) from the ADC section. When a conversion is initiated by applying a Convert Start command to the ADC (pin 21), Status goes to Logic " 1 ", putting the sample-a nd-hold into the "hold" mode. This "freezes" the information to be digitized for the period of conversion. When the conversion is complete, Status returns to Logic " 0 " and the sample-and-hold returns to the sample mode. Eighteen microseconds must be allowed for the sample-and-hold to acquire ("catch up" to) the analog input to within $\pm 0.01 \%$ of the final value before a new Convert Start command is issued.
The purpose of a sample-and-hold is to "stop" fast changing input signals long enough to be converted. In this application, it also allows the user to change channels and/or SE/ DIFF mode while a conversion is in progress thus eliminating the effects of multiplexer, analog switch and differential amplifier settling times. If maximum throughput rate is required for slowly changing signals, the Sample-and-Hold Mode Control may be wired to ground (Logic " 0 ") rather than to ADC Status thus leaving the sample-and-hold in a continuous sample mode.

## Hold Capacitor

A 2000 pF capacitor is provided with each AD363. One side of this capacitor is wired to the Analog Input Section pin 12, the other to analog ground as close to pin 17 as possible. The capacitor provided with the AD363K is Polystyrene while the wider operating temperature range of the AD363S demands a Teflon capacitor (supplied).
Larger capacitors may be substituted to minimize noise, but acquisition time of the sample-and-hold will be extended. If less than 12 bits of accuracy is required, a smaller capacitor may be used. This will shorten the $\mathrm{S} / \mathrm{H}$ acquisition time. In all cases, the proper capacitor dielectric must be used; i.e., Polystyrene (AD 363 K only) or Teflon (AD 363 K or S). Other types of capacitors may have higher dielectric absorption (memory) and will cause errors. CAUTION: Polystyrene capacitors will be destroyed if subjected to temperatures above $+85^{\circ} \mathrm{C}$. No capacitor is required if the sample-and-hold is not used.

## Short Cycle Control

A Short Cycle Control (ADC Section, pin 14) permits the
timing cycle shown in Figure 5 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12 -bit resolution. When 12 -bit resolution is required, pin 14 is connected to +5 V (ADC Section, pin 10). When 10 -bit resolution is desired, pin 14 is connected to Bit 11 output pin 2. The conversion cycle then terminates, and the Status flag resets after the Bit 10 decision ( $\mathrm{t} 10+400 \mathrm{~ns}$ in timing diagram of Figure 2). Short Cycle pin connections and associated maximum $12-10$ - and 8 -bit conversion times are summarized in Table 2.

| Connect Short <br> Cycle Pin 14 to <br> Pin: | Bits | Resolution <br> (\% FSR) | Maximum <br> Conversion <br> Time $(\mu \mathrm{s})$ | Status Flag <br> Reset at: <br> (Figure 5) |
| :---: | :---: | :---: | :---: | :---: |
| 16 | 12 | 0.024 | 25 | $\mathrm{t}_{12}+400 \mathrm{~ns}$ |
| 2 | 10 | 0.10 | 21 | $\mathrm{t}_{10}+400 \mathrm{~ns}$ |
| 4 | 8 | 0.39 | 17 | $\mathrm{t}_{8}+400 \mathrm{~ns}$ |

Table 2. Short Cycle Connections
One should note that the calibration voltages listed in Table 4 are for 12-bit resolution only, and are not those corresponding to the center of each discrete quantization interval at reduced bit resolution.

## Digital Output Data Format

Both parallel and serial data are in positive-true form and outputted from TTL storage registers. Parallel data output coding is binary for unipolar ranges and either offset binary or two's complement binary, depending on whether Bit 1 (ADC Section pin 12) or its logical inverse Bit 1 (pin 13) is used as the MSB. Parallel data becomes valid approximately 200 ns before the Status flag returns to Logic " 0 ", fermitting parallel data transfer to be clocked on the " 1 " to " 0 " transition of the Status flag.

Serial data coding is binary for unipolar input ranges and offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid on all negative-going clock edges, permitting serial data to be clocked directly into a receiving register on these edges. There are 13 negative-going clock edges in the complete 12 -bit conversion cycle, as shown in Figure 5. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge. All serial data bits will have been correctly transferred at the completion of the conversion period.

## Analog Input Voltage Range Format

The AD363 may be configured for any of 3 bipolar or 2 unipolar input voltage ranges as shown in Table 3.

| Range | Connect <br> Analog Input <br> To ADC Pin: | Connect ADC <br> Span Pin: | Connect <br> Bipolar ADC <br> Pin 23 To: |
| :--- | :---: | :---: | :---: |
| 0 to +5 V | 24 | 25 to 22 |  |
| 0 to +10 V | 24 | - | - |
| -2.5 V to +2.5 V | 24 | 25 to 22 | 22 |
| -5 V to +5 V | 24 | - |  |
| -10 V to +10 V | 25 |  |  |

Table 3. Analog Input Voltage Range Pin Connections

| Analog Input - Volts (Center of Quantization Interval) |  |  | Input Normalized to FSR |  | Digital Output Code (Binary for Unipolar Ranges; Offset Binary for Bipolar Ranges) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \text { to }+10 \mathrm{~V} \\ & \text { Range } \end{aligned}$ | $\begin{aligned} & -5 \mathrm{~V} \text { to }+5 \mathrm{~V} \\ & \text { Range } \end{aligned}$ | $\begin{aligned} & -10 \mathrm{~V} \text { to }+10 \mathrm{~V} \\ & \text { Range } \end{aligned}$ | Unipolar Ranges | Bipolar <br> Ranges | B1 B12 <br> (MSB) (LSB) |
| +9.9976 | +4.9976 | +9.9951 | +1SR-1 $1 . \mathrm{SB}$ | +1/2FSR-1 LSB | 1111111111111111 |
| +9.9952 | +4.9952 | +9.9902 | +FSR-2 LSB | +1/2FSR-2 LSB | 1111111111110 |
| : | : | . | : | : |  |
| +5.0024 | +0.0024 | +0.0049 | +1/2 $\mathrm{FSR}+1 \mathrm{LSB}$ | +1 LSB | 100000000001 |
| +5.0000 | $+0.0000$ | +0.0000 | +1/2FSR | ZERO | 100000000000 |
| : | : | : | : | - | : |
| +0.002.4 | -4.9976 | -9.9951 | +1 L.SB | $-1 / 2 \mathrm{FSR}+1 \quad$ LSB | 000000000001 |
| +0.0000 | -5.0000 | -10.0000 | ZERO | $-1 / 2 \mathrm{~F}$ SR | 000000000000 |

Table 4. Digital Output Codes vs Analog Input For Unipolar and Bipolar Ranges
The resulting input-output transfer functions are given by Table 4.

## Analog Input Section Offset Adjust Circuit

The offset voltage of the AD363 may be adjusted at either the Analog Input Section or the ADC Section. Normally the adjustment is performed at the ADC but in some special applications, it may be helpful to adjust the offset of the Analog Input Section. An example of such a case would be if the input signals were small ( $<10 \mathrm{mV}$ ) relative to Analog Input Section voltage offset and gain was inserted between the Analog Input Section and the ADC. To adjust the offset of the Analog Input Section, the circuit shown in Figure 6 is recommended.


Figure 6. Analog Input Section Offset Voltage Adjustment
Under normal conditions, all calibration is performed at the ADC Section.

## ADC Offset Adjust Circuit

Analog and power connections for 0 to +10 V unipolar and -10 V to +10 V bipolar input ranges are shown in Figures 7 and 8, respectively. The Bipolar Offset, ADC pin 23 is open-circuited for all unipolar input ranges, and connected to Comparator input (ADC pin 22) for all bipolar input ranges. The zero adjust circuit consists of a potentiometer connected across $\pm \mathrm{V}_{\mathrm{S}}$ with its slider connected through a $3.9 \mathrm{M} \Omega$ resistor to Comparator input (ADC pin 22) for all ranges. The tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a $-1200 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ tempco contributes a worst-case offset tempco of $8 \times 244 \times 10^{-6} \times 1200 \mathrm{ppm} /{ }^{\circ} \mathrm{C}=2.3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than $\pm 4 \mathrm{LSB}$, use of a carbon composition offset summing resistor normally contributes no more than $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR offset tempco.


Figure 7. ADC Analog and Power Connections for Unipolar 0 to +10 V Input Range


Figure 8. ADC Analog and Power Connections for Bipolar -10V to +10V Input Range
An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco $<100$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) are used, is shown in Figure 9.


Figure 9. Low Tempco Zero Adj Circuit

In either zero adjust circuit, the fixed resistor connected to ADC pin 22 should be located close to this pin to keep the connection runs short, since the Comparator input (ADC pin 22 ) is quite sensitive to external noise pick-up.

## Gain Adjust

The gain adjust circuit consists of a $100 \Omega$ potentiometer connected between +10 V Reference Output pin 18 and Gain Adjust Input (ADC pin 27) for all ranges. Both GAIN and ZERO ADJ potentiometers should be multi-turn, low tempco types; 20 T cermet (tempco $=100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max) types are recommended. If the $100 \Omega$ GAIN ADJ potentiometer is replaced by a fixed $50 \Omega$ resistor, absolute gain calibration to $\pm 0.1 \%$ of FSR is guaranteed.

## Calibration

Calibration of the AD363 consists of adjusting offset and gain. Relative accuracy (linearity) is not affected by these adjustments, so if absolute zero and gain error is not important in a given application, or if system irtelligence can correct for such errors, calibration may be unnecessary.
External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 7, 8, and 9, are used for device calibration. To prevent interaction of these two adjust-ments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range ( 0 for unipolar and $-1 / 2$ FSR for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10 V Range: Ser analog input to $+1 \mathrm{LSB}=+0.0024 \mathrm{~V}$. Adjust Zero for digital output $=000000000001 ;$ Zero is now calibrated. Set analog input to + FSR $-2 \mathrm{LSB}=+9.9952 \mathrm{~V}$. Adjust Gain for 111111111110 digital output code; full-scale (Gain) is now calibrated. Half-scale calibration check: set ana$\log$ input to +5.0000 V ; digital output code should be 100000000000 .
-10 V to +10 V Range: Set analog input to -9.9951 V ; adjust Zero for 000000000001 digital output (offset binary) code. Set analog input to $\mathbf{+ 9 . 9 9 0 2 V}$; adjust Gain for 1111111111110 digital output (offset binary) code. Half-scale calibration check: set analog input to 0.0000 V ; digital output (offset binary) code should be 100000000000 .

Other Ranges: Representative digital coding for 0 to +10 V , -5 V to +5 V , and -10 V to +10 V ranges is shown in Table 4. Coding relationships are calibration points for 0 to +5 V and -2.5 V to +2.5 V ranges can be found by halving the corresponding code equivalents listed for the 0 to +10 V and -5 V to +5 V ranges, respectively.
Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1 / 4 \mathrm{LSB}$ using the static adjustment procedure described above. By summing a small sine or triangularwave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversión Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter II-4.

## Other Considerations

Grounding: Analog and digital signal grounds should be kept•
separate where possible to prevent digital signals from flowing in the analog ground circuit and inducing spurious analog signal noise. Analog Ground (Analog Input Section pin 17, ADC Section pin 26) and Digital Ground (Analog Input Section pin 2 and ADC Section pin 15) are not connected internally; these pins must be connected externally for the system to operate properly. Preferably, this connection is made at only one point, as close to the system as possible. The cases are connected internally to Digital Ground to provide good electrostatic shielding. If the grounds are not tied common on the same card with both system packages, the digital and analog grounds should be connected locally with back-to-back general-purpose diodes as shown in Figure 10. This'will protect the AD363 from possible damage caused by voltages in excess of $\pm 1$ volt between the ground systems which could occur if the key grounding card should be removed from the overall system. The system will operate properly with as much as $\pm 200 \mathrm{mV}$ between grounds, however this difference will be reflected directly as an input offset voltage.


Figure 10. Ground-Fault Protection Diodes
Power Supply Bypassing: The $\pm 15 \mathrm{~V}$ and +5 V power leads should be capacitively bypassed to Analog Ground and Digital Ground respectively for optimum device performance. $1 \mu \mathrm{~F}$ tantalum types are recommended; these capacitors should be located close to the system. It is not necessary to shunt these capacitors with disc capacitors to provide additional high frequency power supply decoupling since each power lead is bypassed internally with a $0.039 \mu \mathrm{~F}$ ceramic capacitor.

## Applications

The AD363 contains several unique features that contribute to its application versatility. The more significant features include a precision +10 V reference, an uncommitted buffer amplifier, the dynamic single-ended/differential mode switch and simple, uncommitted digital interfaces.

## Transducer Interfacing

The precision +10 V reference, buffer amplifier and mode switch can simplify transducer interfacing. Figure 11 illustrates how these features may be used to advantage.


Figure 11. AD363 Transducer Interface Application

The AD590 is a temperature transducer that can be considered an ideal two-terminal current source with an output of one microamp per degree Kelvin ( $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$ ). With an offsetting current of $273 \mu \mathrm{~A}$ sourced from the +5.46 volt buffered reference through $20 \mathrm{k} \Omega$ resistors (R1-R12) each of the 12 AD5 90 circuits develop $-20 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. The outputs are monitored with the AD363 front-end in the single-ended mode (Logic " 0 " on the Mode Control input). The +5.46 volt reference is derived from the ADC +10 volt precision reference and voltage divider R13, R14. Low output impedance for this +5.46 volt reference is provided by the ADC internal buffer amplifier. (The $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ offset voltage drift of the buffer amplifier contributes negligible errors.) At $0^{\circ} \mathrm{C}$, each temperature transducer circuit delivers a 0 volt output. At $125^{\circ} \mathrm{C}$, the output is -2.5 V ; at $-55^{\circ} \mathrm{C}$, the output is +1.10 V . By using the two's complement ADC output (complemented MSB or sign bit), the negative voltage versus temperature function is inverted and digital reading proportional to temperature in degrees centigrade is provided. Resolution is $0.061^{\circ} \mathrm{C}$ per least significant bit.
The precision +10 volt reference is also used to power several bridge circuits that require differential read-out. When addressing these bridge transducers, a Logic " 1 " at the mode control ' input will switch the AD363 to the differential mode. In many cases, this feature will eliminate the requirement for a differential amplifier for each bridge transducer.

## Microprocessor Interfacing

Digital interfacing to the AD363 has been deliberately left uncommitted; every processor sy'stem and application has different interface requirements and designing for one specific processor could complicate other applications.


Figure 12. AD363 Microprocessor Interface Application

The addition of a small amount of hardware will satisfy most interface requirements; an example based on 8080-type architecture is shown in Figure 12.
In this system the data bus is used to transmit multiplexer channel selection and convert and read commands to the AD363. It is also possible to address the AD363 as memory using the address bus to perform channel selection, convert and read operations.
The address lines can be decoded to provide channel selection, ADC convert start, status and ADC data ( 2 bytes) locations. These are accessed with I/O read/write instructions.
The ADC outputs are buffered with tri-state drivers. Figure 12 shows the 4 most significant ADC data bits and status as one byte

and the 8 least significant ADC data bits as the second byte.


Internal tri-state buffering is not provided because in many applications it would be better to have the first byte contain the 8 most significant bits. To accomodate both left and right justified formats would require more package pins and increase complexity.
The operating sequence for this system is as follows:

| 1 | MVI | $80_{\mathrm{H}}$ | puts the address for channel 0 (including SE/DIFF mode) into accumulator |
| :---: | :---: | :---: | :---: |
| 2 | OUT | $\mathrm{FF}_{\mathrm{H}}$ | puts $80_{\mathrm{H}}$ on data bus and $\mathrm{FF}_{\mathrm{H}}$ on address bus. Pulses I/O WRITE. OUT $\mathrm{FF}_{\mathrm{H}}$ is decoded as a "LOAD ADDRESS" command to the channel select latches. |
| 3 | OUT | $\mathrm{FO}_{\mathrm{H}}$ | puts $\mathrm{FO}_{\mathrm{H}}$ on address bus and pulses I/O WRITE. This is decoded to issue a "CONVERSION START" to the ADC. <br> Accumulator contents are of no significance. |
| 4 | IN | $\mathrm{FF}_{\mathrm{H}}$ | puts $\mathrm{FF}_{\mathrm{H}}$ on address bus and pulses I/O READ. This is decoded to enable the appropriate tri-states, thus putting status and the 4 most significant bits on the data bus. |

The status may be examined for " 0 " (conversion complete). In that case, the 4 MSB's would be read.


At this point, the multiplexer channel selection may be changed and another channel processed with the same instruction set (steps 2 through 5).

## OUTLINE DIMENSIONS

PACKAGE SPECIFICATIONS
Dimensions shown in inches and (mm).


## PROCESSING FOR HIGH RELIABILITY

| STANDARD PROCESSING |
| :--- |

NOTE: D Suffix = Dual-In-Line package designator.

# Fast, Complete, 16-Channel uP Compatible 12-Bit Data Acquisition System 

## ADVANCED TECHNICAL DATA

## FEATURES

Complete Data Acquisition System in 2-Package IC Form
Full 8- or 16-Bit Microprocessor Bus Interface
16 Single-Ended or 8 Differential Channels with Switchable Mode Control
True 12-Bit Operation: Nonlinearity $\leqslant \pm 0.012 \%$
Guaranteed No Missing Codes Over Specified Temperature Range
High Throughput Rate: $\mathbf{2 0 k H z}$
Fast Successive Approximation Conversion: $25 \mu \mathrm{~s}$
Buried Zener Reference for Long-Term Stability and Low Gain TC
Small Size: Requires Only 2.8 Square Inches
Short-Cycle Capability
Low Power: 1.4 Watts
Military/Aerospace Temperature Range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ MIL-STD-883 Class B Processing Available

## PRODUCT DESCRIPTION

The AD364 is a complete 16 channel, microprocessor compatible, 12-bit data acquisition system in integrated circuit form. The AD364 design is implemented with linear compatible LSI chips, active laser trimming and hybrid technology resulting in maximum performance and flexibility.
The AD364 consists of two separate functional blocks, each in a hermetically sealed dual-in-line package. The analog input section contains two eight-channel multiplexers, a differential amplifier, a sample-and-hold, a channel address register and control logic. The multiplexers may be connected to the differential amplifier in either an 8 -channel differential or 16 channel single-ended configuration. A unique feature of the AD364 is an internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hard-wire programming and permits a mixture of single-ended and differential sources to be interfaced to an AD364 by dynamically switching the input mode control.
The ADC section contains a complete 12 -bit successive approximation ADC, including internal clock, precision 10 volt reference, comparator and bus interface. The ADC uses the newly-developed LCI (Linear-Compatible Integrated Injection Logic) process to provide the low power logic necessary to make a high speed 12 -bit ADC and a 3 -state output buffer circuitry for direct interface to an 8 -, 12- or 16 -bit microprocessor bus.
The AD364 is available in 4 different grades. The AD364J and K grades are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. The AD364S are not specified for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range.


## PRODUCT HIGHLIGHTS

1. The precision laser-trimmed scaling and bipolar offset resistors provide three calibrated ranges; 0 to +10 volts unipolar, or -5 to +5 and -10 to +10 volts bipolar. Typical bipolar offset and full scale calibration errors of $\pm 0.05 \%$ can each be trimmed to zero with one external component.
2. The internal buried zener reference is trimmed to 10.00 volts with a $\pm 1 \%$ maximum error and $15 \mathrm{ppm} / /^{\circ} \mathrm{C}$ typical TC. The reference is available externally and can drive up to 1.5 mA beyond that required for the reference and bipolar offset resistors.
3. The AD364 interfaces to most popular microprocessors with an $8-, 12$-, or 16 -bit bus without external buffers or peripheral interface controllers. Multiple-mode three-state output buffers connect directly to the data bus while the read and convert commands are taken from the control bus. The 12 bits of output data can be read either as one 12 -bit word or as two 8 -bit bytes (one with 8 data bits, the other with 4 data bits and 4 trailing zeros).


AD364 Functional Block Diagram

| PARAMETER | AD364J | AD364K | AD364S | AD364T | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS |  |  |  |  |  |
| Number of Inputs | 16 Single-Ended or 8 Differential (Electronically Selectable) |  |  |  |  |
| Input Voltage Range |  |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 10$ | * | * | * | V |
| Input (Bias) Current per Channel | $\pm 50$ | * | * | * | ${ }^{n} A$ max |
| Input Impedance ON Channel | $10^{10} / 100$ | * | * | * | $\Omega / \mathrm{pF}$ |
| OFF Channel | $10^{10} / 10$ | * | * | * | $\Omega / \mathrm{pF}$ |
| Input Fault Current (Power ON or OFF) | 20 | * | * | * | mA max <br> (Internally Limited) |
| Common Mode Rejection |  |  |  |  |  |
| Differential Mode $1 \mathrm{kHz} 20 \mathrm{Vp}-\mathrm{p}$ | $70 \mathrm{~min}(80 \mathrm{typ})$ | * | * | * | dB |
| Mux Cross Talk (Any OFF Channel |  |  |  |  |  |
| 20 V p-p | -80 max (-90 typ) | * | * | * | dB |
| Offset, Channel to Channel | $\pm 5$ | * | * | * | mV max |
| ACCURACY |  |  |  |  |  |
| Gain Error ${ }^{1}$ | 0.3 | 0.3 | * | ** | \% of FSR |
| Unipolar Offset Error ${ }^{2}$ | $\pm 10$ | $\pm 8$ | * | ** | mV |
| Bipolar Offset Error ${ }^{2}$ | $\pm 50$ | $\pm 20$ | * | ** | mV |
| Linearity Error | 0.024 | 0.012 | * | ** | \% of FSR max |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 0.024 | 0.012 | * | ** | \% of FSR max |
| Differential Linearity Error | 0.024 max | 0.012 | * | ** | \% of FSR |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 0.024 max | 0.012 | * | * | \% of FSR |
| Noise Error | 1 mV p-p 0.1 Hz to 1 MHz | * | * | * |  |
| TEMPERATURE COEFFICIENTS |  |  |  |  |  |
| Gain | 54 | 31 | * | ** | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Offset ( $\pm 10 \mathrm{~V}$ Range) | 12 | 7 | * | ** | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| SIGNAL DYNAMICS |  |  |  |  |  |
| Conversion Time | 25 typ ( 32 max) | * | * | * | $\mu \mathrm{s}$ |
| Throughput Rate, Full Accuracy | 25 typ (20 min) | * | * | * | kHz |
| Sample Hold . |  |  |  |  |  |
| Aperture Delay | 50 typ ( 100 max) | * | * | * | ns |
| Aperture Uncertainty | 100 typ ( 500 max ) | * | * | * | ps |
| Acquisition Time |  |  |  |  |  |
| To 0.01\% of Final Value |  |  |  |  |  |
| For Full Scale Step | 10 typ (18 max) | * | * | * | $\mu \mathrm{s}$ |
| Feedthrough at 1 kHz | -80 typ ( -70 max ) | * | * | * | dB |
| Droop Rate | 1 typ (2 max) | * | * | * | $\mathrm{mV} / \mu \mathrm{s}$ |
| DIGITAL INPUT SIGNALS |  |  |  |  |  |
| Analog Input Section |  |  |  |  |  |
| Input Channel Sclect | 4 Bit Binary Address | * | * | * |  |
|  | 1 LS TTL Load | * | * | * |  |
| Channel Select Latch | "1" Latch Transparent | * | * | * |  |
|  | " 0 " Latched | * | * | * |  |
|  | 4 LS TTL Loads | * | * | * |  |
| Single Ended/Differential Mode Select | " 0 " S Single Ended | * | * | * |  |
|  | "1" Differential | * | * | * |  |
|  | 3TTL Loads | * | * | * |  |
| Sample and Hold Command | "0" Sample Mode | * | * | * |  |
|  | "1" Hold Mode | * | * | * |  |
|  | 1 1TL Load | * | * | * |  |
| ADC SECTION ${ }^{3} \quad 4.5 \leqslant V_{L} \leqslant 5.5$ <br> Logic Input Threshold |  |  |  |  |  |
|  |  |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  |  |  |  |
| Logic " 1 " | 2.0 | * | * | * | $V_{\text {min }}$ |
| Logic "0" | 0.8 | * | * | * | V max |
| Logic Input Current |  |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  |  |  |  |
| Logic " 1 " | 10 | * | * | * | $\mu \mathrm{A}$ max |
| Logic "0" | 10 | * | * | * | $\mu \mathrm{A}$ max |
| DIGITAL OUTPUT SIGNALS |  |  |  |  |  |
| Logic Outputs $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ |  |  |  |  |  |
| Sink Current $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ | 1.6 | * | * | * | mA min |
| Source Current $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ | 0.5 | * | * | * | $m A \min$ |
| Output Leakage When In |  |  |  |  |  |
| Output Coding |  |  |  |  |  |
| Unipolar | Positive True Binary | * | * | * |  |
| Bipolar | Positive True Offset |  |  |  |  |
|  | Binary | * | * | * |  |
| POWER REQUIREMENTS |  |  |  |  |  |
| Supply Voltages/Currents | +15V, $\pm 5 \%$ @ 36mA max | * | * | * |  |
|  | $-15 \mathrm{~V}, \pm 5 \%$ @ 65 mA max | * | * | * |  |
|  | +5V, $\pm 5 \%$ @ 75 mA max | * | * | * |  |

[^69]
## OUTLINE DIMENSIONS PACKAGE SPECIFICATIONS <br> Dimensions shown in inches and ( mm ).

ANALOG INPUT SECTION


NOTES:

1) PACKAGE: KOVAR WITH $100 \mu$ IN. MIN., NICKEL PLATE
2) PINS: KOVAR WITH $50 \mu$ IN. MIN 24K GOLD PLATE
3) PACKAGE AND PINS MEET ALL REQUIREMENTE OF MIL.STD.883
4) TOLERANCES UNLESS OTHERWISE NOTED: LERANCES, UNLESS OTHERWISE NOTED:
a) $x X= \pm .01(25)$
b) $. X X x= \pm .005(.13)$

## HOLD CAPACITOR



ANALOG-TO-DIGITAL CONVERTE


LEAD NO 1 IDENTIFIED BY OOT



Figure 1. AD364 Analog Input Section Functional Block Diagram and Pinout


Figure 2. ADC Section Functional Block Diagram and Pinout

## SYSTEM TIMING

Figure 3 is a timing diagram for the AD364 connected as shown in the Functional Block Diagram (page 15-25) and operating at maximum conversion rate.
The normal sequence of events is as follows:

1. The appropriate Channel Select Address is latched into the address register. Time is allowed for the multiplexers to settle.
2. A Convert Start Control Sequence is issued to the ADC which in response indicates that it is "busy" by placing a Logic " 1 " on its Status line.
3. The ADC STS controls the sample-and-hold. When the ADC is "busy" the sample-and-hold is in the hold mode.
4. The ADC goes into its 35 microsecond conversion routine. Since the sample-and-hold is holding the proper analog value, the address may be updated during conversion. Thus multiplexer settling time can coincide with conversion and need not affect throughput rate.
5. The ADC indicates completion of its conversion by returning Status to Logic " 0 ". The sample-and-hold returns to the sample mode.
6. If the input signal has changed full-scale (different channels may have widely-varying data) the sample-and-hold will typically require 10 microseconds to "acquire" the next input to sufficient accuracy for 12 -bit conversion.
After allowing a suitable interval for the sample-and-hold to stabilize at its new value, another Convert Start command may be issued to the ADC.

## ADC SECTION FULL CONTROL INTERFACE*

The timing for the standard full control interface is shown in Figure 3. In this operating mode, $\overline{\mathrm{CS}}$ is used as the address input which selects the particular device, $\mathrm{R} / \overline{\mathrm{C}}$ selects between the Read Data and Start Conversion functions, and CE is used to time the actual functions.

The left side of the figure shows the conversion start control.
$\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{C}}$ are brought low (their sequence does not matter), then the start pulse is applied to CE . The timing diagram shows a time delay for $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{C}}$ prior to the start pulse at CE. If less time than this is allowed, the conversion will still be started, but an appropriately longer pulse will be needed at CE.

However, if the hold time requirements for $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{C}}$ following the rising edge of the start pulse at CE are not observed, the conversion may not be initiated.
The $A_{O}$ line determines the conversion cycle length and must be selected prior to conversion initiation. If $A_{O}$ is low, a 12-bit cycle results; if $A_{0}$ is high, an 8 -bit short cycle results. Minimum set-up and hold times are shown. The status line goes high to indicate conversion in progress. The analog input signal to the ADC is allowed to vary until the STS goes high. It must then be held steady until STS again goes low at the end of conversion.
The data read function operates in a similar fashion except that $R / \bar{C}$ is now held high. The data is stored in the output register and can be recalled at will until a new conversion cycle is commanded. In addition, if the converter is arranged in the 8 -bit data mode, the $A_{0}$ line now functions as the byte select address with set-up and hold times as shown. The $A_{O}$ line can be switched directly from one byte to the next without recycling the other three control lines. With $A_{0}$ low, pins 20 to 27 (DB4 - DB11) come out of three-state and present data. With $A_{O}$ high, pins 16-19 (DB0-DB3) come out of threestate with data and pins 20-23 present active trailing zeros. In the 8 -bit mode pins $16-19$ will be hard-wired directly to pins 24-27 for direct two-byte loading onto an 8 -bit bus. There are two delay times for the data lines after CE is brought low: $\mathrm{t}_{\mathrm{HD}}$ is the delay until data is no longer valid; $\mathrm{t}_{\mathrm{HL}}$ is the delay until the outputs are fully into the high impedance state.

TIMING SPECIFICATIONS - FULL CONTROL MODE

| ${ }^{\text {t }}$ ( ${ }^{\text {ch }}$ | 300ns max | ${ }^{\text {t }}$ D | 400ns max |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{HEC}}$ | 300 ns min | ${ }^{\text {thD }}$ | 100 ns min |
| ${ }_{\text {tSSC }}$ | 300 ns min | ${ }^{\text {t SSR }}$ | 350 ns min |
| $\mathrm{t}_{\mathrm{HSC}}$ | 200ns min | ${ }_{\text {t }}^{\text {SRR }}$ | 0 min |
| ${ }_{\text {t }}$ SRC | 200ns min | ${ }^{\text {t SAR }}$ | 200ns min |
| $t_{\text {HRC }}$ | 200ns min | $\mathrm{t}_{\text {HSR }}$ | 100 ns min |
| ${ }^{\text {t }}$ SAC | 0 min | thri | 0 min |
| $\mathrm{t}_{\mathrm{HAC}}$ | 300 ns min | ${ }^{\text {thar }}$ | 100 ns min |
| ${ }^{\text {c }}$ C | $15-32 \mu \mathrm{~s}$ ( 12 bit ) | ${ }^{\text {H }}$ L | 600 ns max |
|  | $10-20 \mu \mathrm{~s}$ ( 8 bit) | ${ }^{\text {t }}$ SAL | 20ns min |
| $\mathrm{t}_{\text {SHA }}$ | $12 \mu \mathrm{~s}$ max | ${ }^{\text {tSA }}$ | 0 min |

*For more information on the ADC Section see the AD574.


Figure 3. AD364 Timing Diagram

## ANALOG INPUT SECTION

The AD364 features an internal analog switch that configures the Analog Input Section in either a 16 -channel single-ended or 8 -channel differential mode. This switch is controlled by a TTL logic input appiied to pin 1 of the Analog Input Section:

$$
\begin{array}{ll}
" 0 ": & \text { Single-Ended (16 channels) } \\
" 1 ": & \text { Differential (8 channels) }
\end{array}
$$

When in the differential mode, a differential source may be applied between corresponding "High" and "Low" analog input channels.

It is possible to mix SE and DIFF inputs by using the mode control to command the appropriate mode. In this case, four microseconds must be allowed for the output of the Analog Input Section to settle to within $\pm 0.01 \%$ of its final value, but if the mode is switched concurrent with changing the channel address, no significant additional delay is introduced. The effect of this delay may be eliminated by changing modes while a conversion is in progress (with the sample-and-hold in the "hold mode"). When SE and DIFF signals are being processed concurrently, the DIFF signals must be applied between corresponding "High" and "Low" analog input channels. Another application of this feature is the capability of measuring 16 sources individually and/or measuring differences between pairs of those sources.

## Input Channel Addressing

Table 1 is the truth table for input channel addressing in both the single-ended and differential modes. The 16 single-ended channels may be addressed by applying the corresponding digital number to the four Input Chanuel Select address bits, AE, A0, A1, A2 (Analog Input Section, pins 28-31). In the differential mode, the eight channels are addressed by applying the appropriate digital code to A0, A1 and A2; AE must be enabled with a Logic " 1 ". Internal logic monitors the status of the SE/DIFF Mode input and addresses the multiplexes singly or in pairs as required.

| ADDRESS |  |  |  | ON CHANNEL (Pin Number) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AE | A2 | A1 | A0 | Single Ended | Different "Hi" | al "Lo" |
| 0 | 0 | 0 | 0 | 0 (11) | None |  |
| 0 | 0 | 0 | 1 | 1 (10) | None |  |
| 0 | 0 | 1 | 0 | 2 (9) | None |  |
| 0 | 0 | 1 | 1 | 3 (8) | None |  |
| 0 | 1 | 0 | 0 | 4 (7) | None |  |
| 0 | 1 | 0 | 1 | 5 (6) | None |  |
| 0 | 1 | 1 | 0 | 6 (5) | None |  |
| 0 | 1 | 1 | 1 | 7 (4) | None |  |
| 1 | 0 | 0 | 0 | 8 (27) | 0 (11) | 0 (27) |
| 1 | 0 | 0 | 1 | 9 (26) | 1 (10) | 1 (26) |
| 1 | 0 | 1 | 0 | 10 (25) | 2 (9) | 2 (25) |
| 1 | 0 | 1 | 1 | 11 (24) | 3 (8) | 3 (24) |
| 1 | 1 | 0 | 0 | 12 (23) | 4 (7) | 5 (23) |
| 1 | 1 | 0 | 1 | 13 (22) | 5 (6) | 5 (22) |
| 1 | 1 | 1 | 0 | 14 (19) | 6 (5) | 6 (19) |
| 1 | 1 | 1 | 1 | 15 (18) | 7 (4) | 7 (18) |

Table 1. Input Channel Addressing Truth Table

## HOLD CAPACITOR

A Polystyrene hold capacitor is provided with each commercial temperature range system (AD364J, K) while a Teflon capacitor is provided with units intended for operation at temperatures up to $125^{\circ} \mathrm{C}$ (AD364S, T). Use of an external capacitor allows the user to make his own speed/accuracy tradeoff; a smaller capacitor will allow faster sample-and-hold response but will decrease accuracy while a larger capacitor will increase accuracy at slower conversion rates.

## AD364 ORDERING GUIDE

|  | Linearity <br> $\%$ | Temperature <br> Range |
| :--- | :---: | :--- |
| Model | Rat |  |
| AD364JD | 0.024 | 0 to $+70^{\circ} \mathrm{C}$ |
| AD364KD | 0.012 | 0 to $+70^{\circ} \mathrm{C}$ |
| AD364SD | 0.024 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD364TD | 0.012 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD364SD/883B | 0.024 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD364TD/883B | 0.012 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

(ALL MODELS)

| +V, Digital Supply | +5.5 V |
| :--- | :--- |
| +V, Analog Supply | +16 V |
| -V, Analog Supply | -16 V |
| $\mathrm{~V}_{\mathrm{IN}}$, Signal | $\pm \mathrm{V}$, Analog Supply |
| $\mathrm{V}_{\mathrm{IN}}$, Digital | 0 to +V, Digital Supply |
| $\mathrm{A}_{\mathrm{GND}}$ to $\mathrm{D}_{\mathrm{GND}}$ | 200 mV |

# Low-Cost, High Speed Data Acquisition Module 

## DASII28

FEATURES<br>Complete Data Acquisition System<br>12-Bit Digital Output<br>16 Single or 8 Differential Analog Inputs<br>High Throughput Rate<br>Selectable Analog Input Ranges<br>Versatile Input/Output/Control Format<br>Low 3 Watt Power Dissipation<br>Small $3^{\prime \prime} \times 4.6^{\prime \prime} \times 0.375^{\prime \prime}$ Module



## GENERAL DESCRIPTION

The DAS1128 is a complete self-contained miniature high speed data acquisition system. The compact $3^{\prime \prime} \times 4.6^{\prime \prime} \times 0.375^{\prime \prime}$ module provides the designer with an easily implemented solution to the data acquisition problem. It contains an analog input signal multiplexer, a sample-and-hold amplifier, a 12 -bit A/D converter, and all of the programming, timing and control circuitry needed to perform the complete data acquisition function.


Figure 1. Functional Block Diagram

| ANALOG INPUTS |  | DIGITAL OUTPUT SIGNALS |  |
| :---: | :---: | :---: | :---: |
| Number of Inputs to Multiplexer | 16 Single Ended, 8 True-Differential, 16 Pseudo-Differential | Compatibility | Standard DTL/TTL logic levels; 5 unit loads/line. |
| Input Voltage (Full Scale Range). | -10 V to $+10 \mathrm{~V}, 0 \mathrm{~V}$ to $+10 \mathrm{~V},-5 \mathrm{~V}$ to | Parallel Outputs | $\overline{\text { B1, B1 through B12 }}$ |
|  | $+5 \mathrm{~V}, 0 \mathrm{~V}$ to $+5 \mathrm{~V},-10.24 \mathrm{~V}$ to $+10.24 \mathrm{~V}, 0 \mathrm{~V}$ to $+10.24 \mathrm{~V},-5.12 \mathrm{~V}$ to +5.12 V , or 0 V to +5.12 V . | Coding | Natural binary, two's complement, offset binary, or one's complement. Pin selectable. |
| Maximum Input Voltage | $\pm 15 \mathrm{~V}$ | MUX Address Outputs | Positive true natural binary coding |
| Input Current (per channel) | 5 nA max | (8, 8, 4, 2, 1; pins 18B, | indicates channel selected. |
| Input Impedance | $>10^{10}$ ohms | 19 T through 22T) |  |
| Input Capacitance | 10pF for "OFF" channel 100 pF for "ON" channel | DELAY OUT ( $\operatorname{Pin} 23 \mathrm{~T}$ ) | Negative going transition (Logic " 1 " to Logic " 0 ") occurring normally |
| Input Fault Current (power off or MUX failure) | Internally limited to 20 mA |  | $5 \mu \mathrm{~s}$ (adjustable from $3.0 \mu \mathrm{~s}$ to $20 \mu \mathrm{~s}$ ) after STROBE command |
| Direct ADC Input Impedance | $10 \mathrm{k} \Omega$ for each input line |  | initiates A/D conversion automati- |
| ACCURACY ${ }^{1}$ |  |  | cally when connected to the |
| Resolution | 12 Bits |  | TRIGGER. |
| Error Relative to F.S. | $\pm 1 / 2$ LSB | EOC (Pin 27B) | High (Logic " 1 ") output during A/D |
| Quantization Error | $\pm 1 / 2$ LSB |  | conversion. |
| Differential Nonlinearity Error |  | ADJUSTMENTS \& TRIMS |  |
| @ 33 kHz throughput rate | $\pm 1 / 2$ LSB, 1LSB max | Off set Adjust |  |
| (2) 50 kHz throughput rate | $\pm 1 \mathrm{LSB}$ | Internal Adjustment (Externally |  |
| Noise Error | $\pm 1 / 4$ LSB | Accessible) | $\pm 10$ LSB's (min) |
| -FS to +FS Error Between Successive Channel Transitions | $\pm 1 \mathrm{LSB}$ | Remote External Adjustment (Pin 16T) | $\pm 10 \mathrm{LSB}$ 's (min) |
| TEMP. COEFFICIENTS |  | Range Adjust |  |
| Gain | 8ppm/ ${ }^{\circ} \mathrm{C}, 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | Internal Adjustment (Externally |  |
| Offset | $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | Accessible) | $\pm 10 \mathrm{LSB}$ 's (min) |
| Differential Nonlinearity | $2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 6 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | Remote External Adjustment |  |
| SIGNAL DYNAMICS |  |  | $\pm 10 \mathrm{LSB}$ 's (min) |
| Throughput Rate (12 Bits) |  | Factory Setting (Pin 26B "OPEN') | $1.25 \mu \mathrm{~s} / \mathrm{Bit}$ |
|  | (includes $5 \mu \mathrm{~s}$ for MUX and SHA settling time plus $15 \mu$ s for ADC) | External Adjustment Range | $1.25 \mu \mathrm{~s} / \mathrm{Bit}$ to $2.08 \mu \mathrm{~s} / \mathrm{Bit}$ |
| MUX Crosstalk ("OFF' channels to "ON" channel) | $>80 \mathrm{~dB}$ down @ 1 kHz | Delay Trim (Pin 23B) <br> Factory Setting (Pin 23B <br> "OPEN") |  |
| Differential Amplifier CMRR | 70 dB to 1 kHz | ' "OPEN") | $3.0 \mu \mathrm{~s}$ |
| SHA Acquisition Time to 0.01\% | $4.5 \mu \mathrm{~s}$ max | External Adjustment Range | $3.0 \mu \mathrm{~s}$ to $20 \mu \mathrm{~s}$ |
| SHA Aperture Uncertainty | 10 ns | CONTROLS |  |
| SHA Feedthrough | 70dB down@ 1 kHz | SHORT CYCLE (Pin 28T) | Connect to ground for full 12 bit |
| DIGITAL INPUT SIGNALS |  |  | resolution. Connect to $\mathrm{B}_{\mathrm{n}}$ output |
| Compatibility | Standard DTL/TTL logic levels, 1 unit load/line | Channel Selection Mode | for resolution to $\mathrm{B}_{\mathrm{n}-1}$ bits. <br> Random, sequential continuous, |
| MUX Address Inputs (8, 4, 2, 1; | Positive true natural binary coding | (MUX Address Loading Mode) | and sequential triggered. Pin selectable. |
|  | selects channel for random addressing mode. Must be stable for 100ns after STROBE. | A-D Conversion/Channel-Select Sequences | Normal (input channel remains selected during its $A / D$ conversion) |
| MUX ENABLE HI (Pin 18T) | High (Logic " 1 ") input enables MUX "HI" output (for inputs 0 through 7) |  | and overlap (next channel selested during A/D conversion). Pin select- |
| mux enable lo (Pin 17B) | High (Logic " 1 ") input enables MUX "LO" output (for inputs 8 through 15) | Range Select (Pin 12T) | able. <br> Differential Amplifier gain control: connect to ANA RTN (Pin 2T) for |
| STROBE (Pin 24T or 25T) | Negative going transition (Logic " 1 " to Logic " 0 ") updates MUX address |  | X1 gain; connect to AMP OUT (Pin <br> 13B) for X 2 gain. This control is |
|  | register. STROBE 1 must be a Logic " 1 " to enable STROBE 2. STROBE | BINARY SCALE (Pin 15B) | used in FSR selection procedure. <br> Connect to REF ADJ (Pin 16B) to |
|  | 2 must be at Logic " 1 " to enable |  | set reference to 10.24 V . This con- |
|  | STROBE 1. |  | trol is used in FSR selection pro- |
| LOAD ENABLE (Pin 24B) | High (Logic " 1 ") input allows next |  | cedure, see Table II. |
| LOAD ENABLE ( ${ }^{\text {in }}$ 24B) | STROBE command to sequentially advance MUX address register. Low (Logic " 0 ") input allows next | OUTPUT CODING (Pin 17T) | Ground for 1's complement output code; connect to -15 V dc for other available codes. |
|  | STROBE command to update MUX | POWER REQUIREMENTS | - - |
|  | address register according to exter- | +15V $\pm 3 \%$ | $40 \mathrm{~mA}, 50 \mathrm{~mA}$ max |
|  | nal address inputs. | $-15 \mathrm{~V} \pm 3 \%$ | $70 \mathrm{~mA}, 100 \mathrm{~mA}$ max |
| CLEAR ENABLE (Pin 25B) | Low (Logic "0") input allows next | +5V $\pm 5 \%$ | $250 \mathrm{~mA}, 500 \mathrm{~mA}$ max |
|  | STROBE command to reset MUX | Power Supply Sensitivity ${ }^{\text {2 }}$ : |  |
|  | address to channel " 0 " overriding | Gain | $\pm 2.0 \mathrm{mV} / \mathrm{V}$ |
|  | LOAD ENABLE. | Offset | $\pm 4.0 \mathrm{mV} / \mathrm{V}$ |
| TRIGGER (Pin 26T) |  | Ref | $\pm 0.5 \mathrm{mV} / \mathrm{V}$ |
|  | to Logic " 1 ") initiates A/D conversion (even during conversion); | ENVIRONMENT \& PHYSICAL |  |
|  | TRIGGER (Pin 27T) must be at | Operating Temperature | 0 to $+70^{\circ} \mathrm{C}$ |
|  | Logic " 0 " to allow TRIGGER | Storage Temperature | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | function. | Relative Humidity | Up to 95\% non-condensing |
| TRIGGER (Pin 27T) | Negative going transition (Logic " 1 " | Electrical Shielding | RFI \& EMI 6 sides (except connector area) |
|  | to Logic " 0 ") initiates A/D conversion; Pin 26T (TRIGGER) must be at Logic " 1 " to allow TRIGGER | Packaging | Insulated steel cased module $3.00^{\prime \prime} \times 4.60^{\prime \prime} \times$ $0.375^{\prime \prime}$ |

${ }^{1}$ Warmup time to rated accuracy is 5 minutes.
${ }^{2}$ Specification applies only when tracking +15 V and -15 V supplies are used, and for
slowly occuring variations in power supply voltages.
Specifications subject to change without notice.

16 Single Ended, 8 True-Differential, 16 Pseudo-Differential
$+5 \mathrm{~V}, 0 \mathrm{~V}$ to $+5 \mathrm{~V},-10.24 \mathrm{~V}$ to V, -5.12 V
$\pm 15 \mathrm{~V}$
$5 n A \max$
$>10^{10}$ ohms
10pF for "OFF" channel
100 pF for "ON" channel
Internally limited to 20 mA $10 \mathrm{k} \Omega$ for each input line

Bits
$+1 / 2$ LSB
$\pm 1 / 2$ LSB, 1LSB max
$\pm 1$ LSB
$8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$
$5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
$2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 6 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$
50 kHz (max)
(includes $5 \mu \mathrm{~s}$ for MUX and SHA
settling time plus $15 \mu \mathrm{~s}$ for ADC)
$>80 \mathrm{~dB}$ down @ 1 kHz
dB to 1 kHz
$5 \mu \mathrm{~s}$ max
10 ns
70dB down@ 1 kHz

Standard DTL/TTL logic levels,
1 unit load/line natural bin ets channel for random address ing mode. Must be stable for 100ns after STROBE.
High (Logic " 1 ") input enables MUX
"HI" output (for inputs 0 through 7)
"LO" output (for inputs 8 through 15)

Negative going transition (Logic " 1 " Logic " 0 ") updates MUX address . SIROBE 1 must be a Logic 2 must be at Logic " 1 " to enable STROBE 1.
High (Logic " 1 ") input allows next IROBE command to sequentially advance MUX address register. Low (Logic " 0 ") input allows next RROBE command to update MUX nal address inputs. Low (Logic " 0 ") input allows next ROBE command to reset MUX address to channel " 0 " overriding Positive going transition (Logic " 0 " to Logic "1") initiates A/D conversion (even during conversion); RIGGER (Pin 27T) must be at Logic "0" to allow TRIGGER Negative going transition (Logic " 1 " ta Logic " 0 ") initiates A/D conversion; Pin 26 T (TRIGGER) must b at Logic " 1 " to allow TRIGGER function.

## THEORY OF OPERATION

A block diagram of the DAS1128 is shown in Figure 1. Analog input signals are applied to the various inputs of the 16 channel CMOS multiplexer. This multiplexer in conjunction with the differential amplifier that follows it, can be configured by the user to accept 16 single ended analog inputs, or 8 fully differential analog inputs. It can also be connected as a 16 channel "pseudo-differential" input device, which permits some of the benefits of differential operation while maintaining a 16 channel input capability.
The differential buffer amplifier is gain programmable by the user via jumpers at the module pins. This feature, along with the selectable reference voltages, permits the user to set up the DAS1128 to operate on any of 8 input voltage ranges. The differential amplifier drives a sample-and-hold amplifier, whose furiction it is to hold the selected analog input signal at a constant level while the A/D converter is making a conversion.
The A/D converter is a high speed 12-bit successive approximation device that has been designed using the Analog Devices' AD562, 12-bit integrated circuit $\mathrm{D} / \mathrm{A}$. The reference voltage for the conversion is supplied by an adjustable precision reference circuit that has a temperature coefficient of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
In addition to these basic functional blocks, the DAS1128 also contains all of the clock circuitry necessary to perform the complete data acquisition function. The internal clock can be externally adjusted to provide various throughput rates at different accuracies. Input channel addressing logic is provided, as is the capability to short cycle the A/D converter (i.e. perform conversions of less than 12 -bits resolution). It is also possible for the user to adjust the time interval between input channel selection and the commencement of a conversion. The user can thus trade off speed vs. accuracy in the settling time of the multiplexer and sample-and-hold amplifier, as well as speed versus accuracy of the A/D converter.


Figure 2. Simplified Timing Diagram, Showing Time-Interval Assignments and Constants

## INPUT CONNECTIONS

As shown in Figure 3, three input configurations can be used. 16 single-ended inputs (3a) can be connected to the multiplexer, all referenced to analog gnd. In the second configuration (3b), the inputs are connected individually as 8 true differential pairs. In this case the differential amplifier is connected "Differentially" with the output of the MUX. Finally, a "Quasi-Differential" connection (3c) can be realized under favorable ground path conditions. In this configuration the differential amplifier Lo terminal is used as the ground return
for all sensors. In each of these input schemes, it should be noted that the input multiplexer has been designed to protect itself and signal sources from both overvoltage failure and from fault currents due to power-off loading or MUX failure.


Figure 3. Signal Input Connections for Three Different Configurations

Full scale range of the DAS1128 may be set by appropriate jumper connections for 8 different ranges: 0 to $+10 \mathrm{~V} ; 0$ to $+5 \mathrm{~V} ; 0$ to $+10.24 \mathrm{~V} ; 0$ to $+5.12 \mathrm{~V} ;-10$ to $+10 \mathrm{~V} ;-5$ to +5 V ; -10.24 to $+10.24 \mathrm{~V} ;-5.12$ to +5.12 V .
Note that 10.24 and 5.12 ranges are commonly used since conversion increments become $5 \mathrm{mV} /$ bit, $2.5 \mathrm{mV} / \mathrm{bit}$, and $1.25 \mathrm{mV} /$ bit.

## MUX AND S/H DYNAMICS - OVERLAP MODE

The overlap mode is defined as the ability of MUX to accept a new channel address thereby selecting the next channel to be sampled while the previously acquired sample is being held by the $\mathrm{S} / \mathrm{H}$ for conversion. The dynamic characteristics of the S/H circuit are shown in Figure 4. Maximum throughput rates are obtainable when a single channel is held at a single address and the channel is sampled repeatedly. In a dynamic condition, data-throughput rates obtainable are shown in Figure 5.


Figure 4. Sample-Hold Parameters Defined and Specified

## SHORT CYCLE

It is possible to short cycle the DAC1128, i.e., stop the conversion after less than 12 bits. This can be done by connecting an external jumper between short cycle terminal and one of the output terminals. With shorter cycles the attainable throughput rate increases, see Figure 5. In short cycle operation the EOC will decrease proportionately to the number of bits selected. Note the short cycle terminal must be grounded for full 12-bit operation.


Figure 5. DAS1128 Throughput Rates

## MUX ADDRESSING

External terminals have been provided for the address counter. Thus the address counter can be configured to produce the following modes: Continuous sequential scanning (free running), sequential scanning with external step command, abbreviated scan continuously, random channel selection. See Figure 6 and set up procedure for details.


Figure 6. To shorten scanning sequency of multiplexer channe/s, make the appropriate connections, (as shown in the chart) between an external NAND gate and MUX ADDRESS terminals $19 T$ to $21 T$

## GROUNDING CONSIDERATIONS

Attention should be given to the methods of connection for electrical returns and voltage reference points. Analog return (ANA RTN) and digital return (DIG RTN) are provided. The following rules should be applied when integrating the DAS1128 into the system.

1. If the $\pm 15 \mathrm{~V}$ power supply is floating (for optimum analog accuracy), connect its return to ANA RTN (Pin 2B or 2T). If the $\pm 15 \mathrm{~V}$ power supply is not floating, connect its return to DIG RTN (Pin 35T or 35B).
2. Connect the +5 V supply return to DIG RTN (Pin 35 T or 35B). If this supply also powers additional equipment, run separate, parallel returns to the equipment ground and to DIG RTN (Pin 35T or 35B).
3. To minimize signal grounding problems, single-ended input signals should only be returned to ANA RTN (Pin 2B or 2 T ). If this is not possible, then connect the input signals in either the "true differential" or "pseudo-differential" configurations (see Figure 3).
4. Connect computer ground to DIG RTN (Pin 35T or 35B). Use heavy wire or ground planes.
5. The computer chassis should be connected to the computer and power supply grounds at only one point.
6. Connect the third-wire ground from main ac power input to the computer power supply return.

## GAIN AND OFFSET ADJUSTMENTS

The DAS1128 is calibrated with external gain and offset adjustment potentiometers connected as shown in Figure 7 and 8. The offset adjustment potentiometer has an adjustment range of at least $\pm 10$ LSB's, and the gain range adjustment potentiometer has an adjustment range of at least $\pm 10$ LSB's.
Offset calibration is not affected by changes in gain calibration, and should therefore be performed prior to gain calibration. Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable. It should be capable of being set to within $\pm 1 / 10$ LSB of the desired value at any point within its range.
These adjustments are not made with zero and full scale input signals, and it may be helpful to understand why. An A/D converter will produce a given digital word output for a small range of input signals, the nominal width of the range being one LSB. If the input test signal is set to a value which should cause the converter to be on the verge of switching between two adjacent digital outputs, the unit can be calibrated so that it does switch at just that point. With a high speed convert command rate and a visual display, these adjustments can be performed in a very accurate and sensitive way. Analog Devices Analog-Digital Conversion Notes gives more detailed information on testing and calibrating A/D converters.

## OFFSET CALIBRATION

For unipolar +10 V operation set the input voltage precisely to +0.0012 V and adjust the offset potentiometer until the converter is just on the verge of switching from 000000000000 to 000000000001.

For $\pm 5 \mathrm{~V}$ bipolar operation set the input voltage precisely to -4.9988 V ; for $\pm 10 \mathrm{~V}$ units set it to -9.9976 V . Adjust the offset
potentiometer, Figure 7, until Offset Binary coded units are just on the verge of switching from 000000000000 to 000000000001 and Two's Complement coded units are just on the verge of switching 100000000000 to 100000000001 .


Figure 7. Ext. Offset Adjustment

## GAIN CALIBRATION

Set the input voltage precisely to +9.9963 V for unipolar operation, +4.9963 V for inputs of $\pm 5 \mathrm{~V}$ or +9.9926 V for inputs of $\pm 10 \mathrm{~V}$. Note that these values are $11 / 2$ LSB's less than nominal full scale. Adjust the 20 k variable gain resistor, Figure 8, until Binary and Offset Binary coded units are just on the verge of switching from 111111111110 to 1111111111111 and Two's Complement coded units are just on the verge of switching from 011111111110 to 011111111111.


Figure 8. Ext. Ref. Adjustment

## CLOCK RATE ADJUSTMENT

The clock rate may be adjusted for best conversion time/accuracy trade-off. The conversion time is varied by means of the external circuitry shown in Figure 9. An open CLK TRIM terminal ( $\operatorname{Pin} 26 \mathrm{~B}$ ) results in $1.25 \mu \mathrm{~s} /$ bit nominal conversion time. A grounded CLK TRIM terminal (for highest accuracy) results in $2.08 \mu \mathrm{~s} /$ bit conversion.


Figure 9. Clock Trim

## DELAY TIME ADJUSTMENT

The DLY OUT signal may be adjusted to vary the A/D converter triggering time by means of the external circuitry shown in Figure 10. An open DLY TRIM terminal (Pin 23B) results in a nominal delay time of $3.0 \mu \mathrm{~s}$. A grounded DLY TRIM terminal (for highest-accuracy) results in $20 \mu$ s delay time nominal.


Figure 10. Delay Trim

TABLE I

| INPUT CONFIGURATION | ANALOG INPUT CONNECTIONS | ANALOG INPUT RETURN | JUMPER CONNECTIONS |
| :---: | :---: | :---: | :---: |
| 16 Single-Ended <br> Inputs <br> (Figure 3a) | $\begin{aligned} & 3 \mathrm{~T} \text { thru } 10 \mathrm{~T} \\ & \text { and } \\ & 3 \mathrm{~B} \text { thru } 10 \mathrm{~B} \end{aligned}$ | All input returns to 2 B or 2 T | 11B to 11T <br> 12 B to 2 B or 2 T <br> 17B to 19 T <br> 18 T to 18 B |
| 8 Differential Inputs (Figure 3b) | $3 \mathrm{~T}$ <br> thru <br> 10T | $\begin{gathered} 3 B \\ \text { thru } \\ 10 B \end{gathered}$ | $\begin{aligned} & 11 \mathrm{~B} \text { to } 12 \mathrm{~B} \\ & 17 \mathrm{~B} \text { to } 18 \mathrm{~T} \text { to " } 1 \text { " } \end{aligned}$ |
| 16 Pseudo-Differential Inputs (Figure 3c) | 3 T thru 10 T and 3B thru 10B | Common Input return to 12B | $\begin{aligned} & 11 \mathrm{~B} \text { to } 11 \mathrm{~T} \\ & 17 \mathrm{~B} \text { to } 19 \mathrm{~T} \\ & 18 \mathrm{~T} \text { to } 18 \mathrm{~B} \end{aligned}$ |

## RECOMMENDED SET-UP PROCEDURE

1. Select input configuration, see Table I.
2. Select MUX address mode.

The method of addressing the multiplexer can be selected by connecting the unit as follows:
RANDOM. Set Pin 24B (LOAD ENB) to Logic " 0 ". The next falling edge of STROBE will load the address presented to Pins 19B through 22B (8, 4, 2, 1). The code or these lines must be stable during the falling edge of $\overline{\text { STROBE }}$ plus 100 ns .
SEQUENTIAL FREE RUNNING. Set to Logic " 1 ", Pin 24B (LOAD ENB) and 25B (CLR ENB). Connect Pin 27B (EOC) to Pin 24T (STROBE 1). Connect Pin 23T (DLY OUT) to Pin 27T (TRIG). Use Pin 26T (TRIG) as a run/ stop control (i.e., A/D conversion will continue while TRIG is high and will stop while TRIG is low).
SEQUENTIAL TRIGGERED. Set to Logic " 1 ", Pins 24B (LOAD ENB) and 25B (CLR ENB). Connect Pin 24T (STROBE) to external triggering source. The multiplexer address register will automatically advance by one channel whenever a STROBE command is received. The initial channel can be selected by setting Pin 24B (LOAD ENB) to Logic " 0 " during only one STROBE command. The multiplexer address will then be determined by the logic levels on Pins 19B through 22B (the external MUX address lines). Channel " 0 " can be selected as the initial channel by setting Pin 25B (CLR ENB) to Logic " 0 " during only one STROBE command. The final channel can be selected by following the procedure presented in Figure 6.
3. Select A-D conversion/channel select sequence (see Figure 5).
(1) NORMAL (input channel remains selected during its A/D conversion). Connect Pin 23T (DLY OUT) to Pin 27T (TRIG).
(2) OVERLAP (next channel is selected during A/D conversion). Connect Pin 27B (EOC) to TTL compatible inverter input. Connect inverter output to Pin 24 T (STROBE). Connect Pin 23 T (DLY OUT) to Pin 27T (TRIG). Adjust the delay to at least $4 \mu$ s greater than EOC, $20 \mu \mathrm{~s}$ max (see Figure 10 ). The signal on Pin 26T (TRIG) serves as RUN/ STOP control.
(3) REPETITIVE SINGLE CHANNEL. After selecting the input channel to be repetitively sampled (see MUX ADDRESS MODE, above), set Pin 27 T (TRIG) to Logic " 0 ". Connect Pin 26T (TRIG) to a triggering source. Conversion process is initiated by positive edge of TRIG command.
4. Select output resolution.
a. Full 12-bit resolution: connect Pin 28T (SHT CYC) to Pin 35B (DIG RTN).
b. $\mathrm{Bn}(\mathrm{Bn}<12)$ bit resolution: connect Pin 28 T to the output pin for $\mathrm{Bn}+1$.
5. Select optimum throughput rate.

The system clock frequency and the STROBE to TRIG delay (if used) can be trimmed to optimize the accuracy/ throughput rate trade-off. See Figures 9 and 10.
6. Select input voltage full scale range. See Table II.
7. Select output digital coding. See Table III.

TABLE II

| FOR FULL SCALE RANGE OF: | MAKE THE FOLLOWING CONNECTIONS |
| :---: | :---: |
| 0 to +10 V | 12T to 2T; 14T to 14B to ADC Source*. |
| 0 to +10.24 V | same as 0 to +10 V , plus 15B to 16B. |
| 0 to +5 V | 12T to 13B; 14T and 14B to ADC Source* |
| 0 to +5.12 V | same as 0 to +5 V , plus 15B to 16B |
| -10 V to +10 V | 12 T to 2 T ; 14 T to 15 T ; and 14 B to ADC Source*. |
| -10.24 V to +10.24 V | same as -10 V to +10 V , plus 15B to 16B |
| -5 V to +5 V | 12 T to $13 \mathrm{~B} ; 14 \mathrm{~T}$ to 15 T and 14 B to ADC Source*. |
| -5.12 V to +5.12 V | same as -5 V to +5 V , plus 15B to 16B. |

*ADC Source is usually Sample and Hold Output (13T), but may be any signal source including Diff. Amp. Output (13B) if Sample and Hold is not desired.

TABLE III

| OUTPUT CODE | CONNECTIONS |
| :---: | :---: |
| Unipolar Binary | Connect 17 T to -15 V <br> Use 29T (B1) for MSB |
| 2's Complement | Connect 17 T to -15 V <br> Use 28B (B1) for MSB |
| Offset Binary | Connect 17 T to -15 V <br> Use 29T (B1) for MSB |
| 1's Complement | Connect 17T to 2B Use 28B ( $\overline{\mathrm{B} 1}$ ) for MSB |



Figure 11. Timing for Non-Overlap Operation in Both Random and Sequential Addressing Modes. For Status Keys and Signal Condition Data, Refer to Box Below.

SIGNAL CONDITIONS

## AND STATUS KEYS

FOR FIGURES 11 AND 12.

SEQUENTIAL ADDRESSING, OVERLAP MODE ARRANGED FOR CONTINUOUS CONVERSION WITH $20 \mu \mathrm{~s}$ PERIOD.


Figure 12. Timing Diagram for Overlap Operation in the Sequential Addressing Mode. For Status Keys and Signal Condition Data, See Box at Right.

CH. 2 $=-3.415 \mathrm{~V}$ CODE 010101010101
$\mathrm{CH} .3=+10.235 \mathrm{~V}$ CODE 111111111111
CH. $0=-10.240 \mathrm{~V}$ CODE 000000000000
CH. $1=+3.410 \mathrm{~V}$ CODE 101010101010

ADC SET UP FOR $\pm 10.24 \mathrm{~V}$. INPUT, OFFSET BINARY. (FOR TWO'S COMPLEMENT, USE $\overline{\mathrm{B} 1}$ FOR M.S.B.)

| KEY | INPUTS | OUTPUTS |
| :--- | :--- | :--- |
| $\overline{X X}$ | May change | Don't know |
| $\square \square Z$ | May change 0 to 1 | Changes 0 to 1 |
| $\overline{\bar{D}}$ | May change 1 to 0 | Changes 1 to 0 |
| $\overline{O R}$ | Must be stable | Will be stable |

TOP VIEW

## DAS1128 Connector Pin Diagram

| $\begin{aligned} & \text { +15V } \\ & \text { ANA RTN } \end{aligned}$ |  | $\begin{aligned} & \text { 1T } \\ & 2 T \end{aligned}$ | 18 28 | $\begin{aligned} & -15 \mathrm{~V} \\ & \text { ANA RTN } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CH 0 | IN | $3 T$ | 3 B | CH 8 IN | (CHORTN) |
| CH 1 | IN | 4 T | 4 B | CH 9 IN | (CH 1RTN) |
| CH 2 | IN | 5 T | 5B | CH 10 IN | (CH 2 RTN) |
| CH 3 | IN | $6 T$ | 6 B | CH 11 IN | (CH 3 RTN) |
| CH 4 | IN | 75 | 7 B | CH 12 IN | (CH 4 RTN) |
| CH 5 | IN | 8 T | 8 B | CH 13 IN | (CH 5 RTN) |
| CH 6 | IN | 9 T | 98 | CH 14 IN | (CH 6 RTN) |
| CH 7 | IN | 10 T | 10B | CH 15 IN | (CH 7 RTN) |
| MUX HI OUT |  | 11 T | 118 | MUX LOO |  |
| RANGE SEL |  | 12T | 12B | AMP IN LO |  |
| S\&H OUT |  | 13T | 13B | AMP OUT |  |
| ADC IN 1 |  | 14 T | 14B | ADC IN 2 |  |
| +10V REF |  | 15 T | 15B | BINARY S | ALE |
| EXT OFFSET |  | $16 T$ | 168 | REF ADJ |  |
| OUTPUT CODING |  | 17 T | 17B | ENABLE L |  |
| ENABLE HI |  | 18 T | 18B | $\overline{8}$ OUT |  |
| 8 OUT | MUX | 19T | 198 | 8 IN ${ }^{\text {( M M }}$ |  |
| 4 OUT | ADDRESS | 207 | 208 | 4 IN AD | RESS |
| 2 OUT | LINES | 217 | 21B | 2 IN LIN |  |
| 1 OUT |  | 22T | 228 | 1 IN |  |
| DLY OUT |  | 235 | 23B | DLY TRIM |  |
| STROBE 1 |  | 245 | 24B | LOADENB |  |
| STROBE 2 |  | 255 | 25B | CLR ENB |  |
| TRIG |  | 26 T | 26B | CLK TRIM |  |
| TRIG |  | 27 T | 278 | EOC |  |
| SHT CYC |  | 281 | 28B | $\overline{\mathrm{B1}}$ OUT |  |
| B1 OUT |  | 295 | 298 | B2 OUT |  |
| B3 OUT |  | 307 | 308 | B4 OUT |  |
| B5 OUT |  | 317 | 318 | B6 OUT |  |
| B7 OUT |  | 32T | 32B | B8 OUT |  |
| B9 OUT |  | 33 T | 33B | B10 OUT |  |
| B11 OUT |  | 34 T | 34B | B12 LSB O |  |
| DIG RTN |  | 35 T | 35B | DIG RTN |  |
| +5V |  | 36 T | 36B | $+5 \mathrm{~V}$ |  |

## Typical Applications

NOTE:

1. 8255 USED IN MODE 1 (STROBED I/O)
2. PC6 INDEXES MUX TO DESIRED CHANNEL
3. CS TO $A_{i}$ (WHERE, $A_{i}$ IS AN ADDRESS BIT OTHER THAN $A_{0}$ OR $A_{1}$ )
4. PC7 INITIATES CONVERSION
5. 8255 SHOWN, HOWEVER 6820 CAN ALSO BE USED


NOTE:

1. 8255 USED IN MODE 1 (STROBED I/O)
2. CS TO $A_{i}$ (WHERE, $A_{i}$ IS AN ADDRESS BIT OTHER THAN $A_{0}$ OR $A_{1}$ )
3. CS TO A ${ }_{i}$ (WHERE, $A_{i}$ IS AN ADDRESS BIT OT
4. PC7 INITIATES CONVERSION
5. EOC STROBES IN DATA AND MUX INFO

# Low Level Input, 12-Bit Data Acquisition Modules 

 DASII50, DASII5FEATURES<br>DAS1150<br>Resistor-Programmable Gain ( $1=1000 \mathrm{~V} / \mathrm{V}$ )<br>High Accuracy with Low Level Input Signals<br>Low Cost<br>High Throughput Rate and High Gain<br>DAS1151<br>Software-Programmable Gain (1, 2, 4, 8V/V)<br>Provides Gain for Signal Conditioning and High Throughput Rate<br>Gain Ratio Error: $\pm 0.02 \%$ FS max

## GENERAL DESCRIPTION

The DAS1150 and DAS1151 are two data acquisition modules designed, built and tested to meet system data acquisition requirements. The designs are comprised of an instrumentation amplifier, sample-hold amplifier and 12-bit successive approximation A/D converter. These products are used on Analog Devices Real Time Interface boards as data acquisition systems to interface with microcomputer boards.
With the DAS1150 and DAS1151, users can apply gain to the instrumentation amplifier for signal conditioning and still achieve high speed data conversion. The difference between models is how the gain is controlled. With the DAS1150, the designer sets the gain from 1 to $1000 \mathrm{~V} / \mathrm{V}$ with a resistor, $\mathrm{R}_{\mathrm{G}}$. The DASI151 has gains of 1-2-4-8 that are software-programmable.

## DESIGN FEATURES AND USER BENEFITS

The DAS1150 and DAS1151 offer true high-speed 12-bit performance with maximum overall error at unity gain of $\pm 1$ least significant bit (LSB). This performance is guaranteed at a 25 kHz throughput rate. There is very little performance lost at high gains. For example, at gain of 1000, the DAS1150 has a throughput of 13 kHz and an overall accuracy of $\pm 2$ LSB. The DAS1151 with its software-programmable gain provides dynamic range expansion through subranging as well as the flexibility of using different gain settings to accommodate different input signal levels. The resistor-programmable-gain DAS1150 may be used for input ranges from 10 mV full scale to $\pm 10 \mathrm{~V}$ full scale with very little loss of speed and no degradation of linearity at high gains.

## THEORY OF OPERATION

Block diagrams of the DAS1150 and DAS1151 are shown in Figures 1 and 2. Analog input signals are applied to the input of the instrumentation amplifier. The instrumentation amplifier is gain-programmable by the user via a resistor (DAS1150) or TTL/CMOS logic (DAS1151). This feature permits the user

to operate the module on any input voltage range from $\pm 10 \mathrm{mV}$ to $\pm 10 \mathrm{~V}$ with the DAS1150 or any of 4 input voltage ranges with the DAS1151. The instrumentation amplifier drives a sample-hold amplifier, whose function is to hold the selected analog input signal at a constant level while the A/D converter is making a conversion.
The A/D converter is a high speed 12 -bit successive approximation device that has been designed using Analog Devices AD562 integrated circuit D/A converter with a precision reference source, a high speed comparator and successive approximation logic; the laser trimmed AD562 which contains precision current switches and a very stable thin film resistor network provides excellent performance over temperature.


Figure 1. DAS1151 Block Diagram and Pin Designations

| MODELS | DAS 1150 | DAS1151 |
| :---: | :---: | :---: |
| RESOLUTION | 12 Bits | * |
| DYNAMIC CHARACTERISTICS |  |  |
| ADC Conversion Time | $25 \mu \mathrm{~s}$ max | * |
| IA Settling Time, 20V Input Step |  |  |
| to $0.01 \%$ @ $\mathrm{G}=1$ | $15 \mu$ s max | $(G=1-8) 10 \mu \mathrm{~s}$ max |
| to $0.01 \%$ @ $G=10$ | $15 \mu \mathrm{~s}$ | N.A. |
| to $0.05 \%$ @ $\mathrm{G}=1000$ | $50 \mu \mathrm{~s}$ | N.A. |
| Throughput Rate G $=1$. | 25 kHz | $(\mathrm{G}=1.8) 28.5 \mathrm{kHz}$ |
| $\mathrm{G}=10$ | 25 kHz | N.A. |
| - $\mathrm{G}=1000$ | 13.3 kHz | N.A. |
| Sample-Hold |  |  |
| Aperture Delay Time | 90 ns | * |
| Aperture Time | 20ns | * |
| Aperture Uncertainty Time | 5ns | * |
| Droop Rate | $2 \mathrm{mV} / \mathrm{s}$ | * |
| ACCURACY |  |  |
| Overall Error @ G = 1 | $\pm 1$ LSB max |  |
| (@) $\mathrm{G}=1000$ | $\pm 2$ LSB max | $(\mathrm{G}=8) \pm 2 \mathrm{LSB}$ max |
| Nonlinearity Error | $\pm 1 / 2 \mathrm{LSB}$ ( $\pm 1$ LSB max) | * |
| Offset Error | Adjust to Zero | * |
| Gain Error | Adjust to Zero | * |
| TEMPERATURE COEFFICIENTS |  |  |
| Offset (RTI) | $\pm\left(1+\frac{50}{\mathrm{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Gain (RTI) | $\pm 20 \mathrm{ppm}$ of Reading $/{ }^{\circ} \mathrm{C}$ | * |
| Differential Nonlinearity | $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | * |
| ANALOG INPUTS Voltage Input Range $\left(\frac{\text { ADC FS }}{\text { GAIN }}\right)$ | 10 mV to $\pm 10 \mathrm{~V}$ | $0.625 \mathrm{~V}^{\circ}$ to $\pm 10 \mathrm{~V}$ |
| ADC Input Ranges - | 0 to +5 V | * |
|  | 0 to +10 V | * |
|  | $\pm 2.5 \mathrm{~V}$ | * |
|  | $\pm 5 \mathrm{~V}$ | * |
|  | $\pm 10 \mathrm{~V}$ | * |
| Instrumentation Amplifier |  |  |
| Gain | Resistor-Programmable | Software-Programmable |
| Gain Range | 1 to $1000(20 \mathrm{k} \Omega)$ | 1, 2, 4, 8 |
| Gain Equation | $\mathrm{G}=1+\left(-\frac{20 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}}\right)$ | See Table 4 |
| Gain Ratio Error | N.A. | $\pm 0.02 \%$ FS max |
| Input Impedance | $10^{8} \Omega$ | * |
| Bias Current | 20 nA | 2 nA |
| Offset Current | 2 nA | 500pA |
| Offset Voltage (RTI) | $\pm 50 \mu \mathrm{~V}$ | $\pm 200 \mu \mathrm{~V}$ |
| DIGITAL INPUTS |  |  |
| ADC Convert Command | Positive Pulse, TTL Compatible, 100 ns min Width |  |
| SHA Mode Control | Positive Pulse TTL Compatible Logic " 1 " = Hold, Logic " 0 " = Sample | * |
| PGA Gain Control | N.A. | TTL Compatible, Positive True |
| DIGITAL OUTPUT |  |  |
| Parallel Data Output | 6TTL Loads/Bit | * |
| Unipolar | Positive True Binary | * |
| Bipolar | Positive True Offset Binary or Two's Complement | * |
| Serial Data Output | 6 TTL Loads | * |
| Unipolar | Positive True Binary NRZ Format, MSB First | * |
| Bipolar | Positive True Offset Binary, NRZ Format, MSB First | * |
| Status Output | Logic " 1 " During Conversion, TTL | * |
|  | Compatible, 4TTL Loads, Complement also Available | * |
| Clock Output | 480 kHz , TTL Compatible, 6TTL Loads | * |
| POWER REQUIREMENTS ${ }^{1}$ | $+5 \mathrm{~V} \mathrm{dc} \pm 5 \%$ @ 130 mA ( 170 mA max) | * |
|  | $\pm 15 \mathrm{~V} \mathrm{dc} \pm 3 \%$ @ 30 mA ( 40 mA max ) | * |
|  | $\pm 15 \mathrm{~V} \mathrm{dc} \pm 3 \%$ @ 30 mA ( 40 mA max ) | * |
| TEMPERATURE RANGE |  |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


MATING SOCKET: AC1577 (4 Required)

[^70]${ }^{1}$ Recommended power supply, model $923, \pm 15 \mathrm{~V}$ (9) $\pm 100 \mathrm{~mA}$ output.
Specifications subject to change without notice.


Figure 3. Module Connections for $\pm 10 \mathrm{~V}$ Range
Figure 3 shows the connections required to operate the DAS1150 or DAS1151 with a $\pm 10 \mathrm{~V}$ input range. Table 1 shows connections for ADC input ranges.
Input Range
0 to +5 V
$\pm 2.5 \mathrm{~V}$

0 to +10 V
$\pm 5 \mathrm{~V}$
$\pm 10 \mathrm{~V}$

Jumper
Pin 20 to Pin 13, Pin 12 to Pin 18
Pin 20 to Pin 13, Pin 12 to Pin 18
Pin 17 to Pin 14
Pin 20 to Pin 13
Pin 17 to Pin 14, Pin 20 to Pin 13
Pin 17 to Pin 14, Pin 20 to Pin 12
Table 1. ADC Input Range Connections


Figure 4. Typical Settling Time Curves for DAS1150

## GAIN AND OFFSET ADJUSTMENT PROCEDURE

| ADC |  |  |
| :---: | :---: | :---: |
| ANALOG INPUT | DIGITAL OUTPUT |  |
| +5 V RANGE | +10 V RANGE | BINARY CODE |
| +4.9988 V | +9.9976 V | 11111111111 |
| +2.5000 V | +5.0000 V | 100000000000 |
| +0.6250 V | +1.2500 V | 001000000000 |
| +0.0012 V | +0.0024 V | 00000000001 |
| +0.0000 V | +0.0000 V | 000000000000 |

Table 2. Nominal Unipolar Input-Output Relationships

| $\begin{gathered} \text { ADC } \\ \text { ANALOG INPUT } \\ \hline \end{gathered}$ |  |  | DIGITAL OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TWO'S |
| $\pm 2.5 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | OFFSET BINARY | COMPLEMENT |
| RANGE | RANGE | RANGE | CODE | CODE |
| +2.4988V | +4.9976V | +9.9951V | 111111111111 | 0111111111111 |
| +1.2500V | +2.5000V | +5.0000V | 110000000000 | 0100000000000 |
| +0.0012V | +0.0024V | +0.0049V | 100000000001 | 0000000000001 |
| +0.0000V | $+0.0000 \mathrm{~V}$ | +0.0000V | 100000000000 | 0000000000000 |
| $\underline{-2.5000 V}$ | $-5.0000 \mathrm{~V}$ | $-10.0000 \mathrm{~V}$ | 000000000000 | 1000000000000 |

Table 3. Nominal Bipolar Input-Output Relationships

## OFFSET CALIBRATION

For unipolar mode set the input voltage precisely to the value of 1LSB (see Table 2) and adjust the offset potentiometer until the converter is just on the verge of switching from 000000000000 to 000000000001 .
For bipolar mode set the input voltage precisely to zero volts. Adjust the offset potentiometer until the offset binary coded units are just on the verge of switching from 011111111111 to 100000000000 and two's complement coded units are just on the verge of switching 111111111111 to 000000000000.

## GAIN CALIBRATION

The analog input values given in Tables 2 and 3 are values that should be present at the input to the internal ADC. The value of the analog input will be affected by the gain of the module, i.e., ANALOG IN $=\left(\frac{\text { ADC FULL SCALE }}{\text { GAIN }}\right)$
Set the ADC input voltage precisely to plus full scale minus $11 / 2$ LSB's: +4.9982 V for 5 V units, +9.9963 V for $\pm 10 \mathrm{~V}$ units, +2.4982 V for $\pm 2.5 \mathrm{~V}$ units, +4.9963 V for $\pm 5 \mathrm{~V}$ units, or +9.9926 V for $\pm 10 \mathrm{~V}$ units. Adjust the $100 \Omega$ variable gain resistor until binary and offset binary coded units are just on the verge of switching from 1111111111110 to 1111111111111 and two's complement coded units are just on the verge of switching from 011111111110 to 011111111111.

## TIMING

The " 0 " to " 1 " transition of the CONVERT COMMAND input resets the MSB output to Logic " 0 " and the CLOCK STATUS, MSB, and BIT 2 through BIT 12 outputs to Logic " 1 ". Nothing further happens until the CONVERT COMMAND returns to Logic " 0 ", at which time the conversion proceeds.
With the MSB in the Logic " 0 " state, the internal digital-toanalog converter's (D/A) output is compared with the analog input (SHA OUT). If the D/A output is less than the analog input, the first " 0 " to " 1 " clock transition resets the MSB Logic " 1 ". If the D/A output is greater than the analog input, the MSB remains at Logic " 0 ".
The first " 0 " to " 1 " clock transition also sets the BIT 2 output to Logic " 0 " and another comparison is made. This process continues through each successive bit until the BIT 12 (LSB) comparison is completed. At this time the STATUS output returns to Logic " 0 " and the conversion cycle ends.
The SERIAL DATA output is of the non-return-to-zero (NRZ) type. The data is available, MSB first, 40 ns after each of the twelve " 0 " to " 1 " clock transitions.

## AMPLIFIER GAIN

The DAS1150 instrumentation amplifier gain may be set to any any value between 1 and 1000 by connecting an external gain resistor between pins 41 and 43 . The resistance is determined by the formula $G=1+\left(\frac{20 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}}\right) . \mathrm{R}_{\mathrm{G}}$ should be located as close as possible to the module pins. It must be noted that the TC of $\mathrm{R}_{\mathrm{G}}$ directly affects the gain temperature coefficient of the DAS1150. A high quality metal film resistor $0.1 \%$ is recommended.
The gain of the DAS1151 is programmed by loading the proper code into the gain address, as shown in Table 4.

| $\begin{array}{c}\text { ADDRESS INPUTS } \\ \mathbf{A}_{1}\end{array}$ |  | $\mathbf{A}_{0}$ |
| :---: | :---: | :---: |$]$| DAS1151 |  |
| :---: | :---: |
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |
| 1 | 1 |

Table 4. DAS1151 Gain State Truth Kable

## Contents

Page
Selection Guide ..... 16-3
RTI-1200 Intel-Compatible Complete I/O Subsystem ..... 16-5
RTI-1201 Intel-Compatible Complete Output Subsystem ..... 16-7
RTI-1202 Intel-Compatible Complete Input Subsystem ..... 16-9
RTI-1220 Pro-Log-Compatible Analog Input Subsystem ..... 16-11
RTI-1221 Pro-Log-Compatible Output Subsystem ..... 16-11
RTI-1225 Mostek \& Pro-Log STD-Bus-Compatible I/O Subsystems ..... 16-13
RTI-1230 Motorola-Compatible Analog Input Subsystem ..... 16-15
RTI-1231 Motorola-Compatible Analog I/O Subsystem ..... 16-15
RTI-1232 Motorola-Compatible Analog-Digital Output Subsystem ..... 16-15
RTI-1240 Texas-Instruments-Compatible Analog Input Subsystem ..... 16-17
RTI-1241 Texas-Instruments-Compatible Analog I/O Subsystem ..... 16-17
RTI-1242/3 Texas-Instruments-Compatible Output Subsystems ..... 16-17
RTI-1250 DEC LSI-11/2-Compatible Analog Input Subsystem ..... 16-19
RTI-1251 DEC LSI-11/2-Compatible Combination I/O Subsystem ..... 16-19
RTI-1252 DEC LSI-11/2-Compatible Output Subsystem ..... 16-19

Analog Devices Real-Time Interfaces make possible direct memory-mapped interfacing between popular microcomputers and analog I/O signals. For each computer, input-only, output-only, and combination input/output cards are available, with a variety of inherent features and options to extend their usefulness.
The chart below provides selection information in capsule form, matching cards to features. Additional information and specifications are provided on the individual card/family data sheets.


FEATURES
Complete Analog I/O Subsystem
Intel SBC-80/10, 80/20, and MDS Compatible Memory Mapped I/O Interface
Data Acquisition:
Up to 32 Input Channels
Sample and Hold Amplifier
Programmable Gain Amplifier
12-Bit A/D Converter
Input Fault Protection-
Real-Time Pacer Clock System
On-Board PROM Socket
Two Optional 12-Bit DAC's
Optional 4-20mA Current Outputs
Optional Single +5V Power
Memory Overlay - RAM and ROM Inhibit

## GENERAL DESCRIPTION

The RTI-1200 is a complete analog input/output subsystem that greatly simplifies the task of interfacing analog signals to Intel SBC-80 Single Board Computers, or other 8080-based microcomputers. It is functionally, electrically, and mechanically compatible with the SBC-80, and all connections to it are made simply by plugging the RTI-1200 into a slot in a card cage that also contains an SBC-80. The RTI-1200 can also be readily interfaced to other 8080 -based microcomputers whose address, data, and control busses are accessible.
The RTI-1200 is interfaced to an SBC-80 or other 8080 based microcomputer as a block of contiguous memory locations. It combines on a single printed circuit card many features and capabilities which reduce the hardware required to interface analog signals to a microcomputer, and significantly ease the programming effort associated with inputting and outputting analog signals.

## DATA ACQUISITION

The RTI-1200's most basic function is data acquisition. This is accomplished with an analog input multiplexer, a programmable gain amplifier, a sample-and-hold amplifier, and a 12 bit A/D converter. The standard RTI-1200 offers either 16 single ended or 8 differential input channels (user selected). An optional multiplexer expander allows for up to 32 single ended or 16 differential input channels. All of the analog inputs are fully protected up to $\pm 28$ volts, and additional protection against larger, potentially destructive overloads is afforded by fusing resistors located at the inputs.
The RTI-1200's A/D Converter can be configured by the user to accept 0 to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$, or $\pm 10 \mathrm{~V}$ full scale input signals. A programmable gain amplifier preceding the A/D converter has software selectable gains of $1,2,4$ and 8 . This expands the dynamic range of the $A / D$ converter to 15 bits,
and results in greater input sensitivity. For example, when operating on the 0 to +10 V input range with a programmable gain amplifier gain of 8 , the actual input range is 0 to +1.25 V . The programmable gain amplifier allows the user to program different gains for different input channels, or to have different gains for varying input levels on the same channel. It is even possible to write software to implement automatic gain ranging operation.
Eight of the input channels have provisions for resistors provided by the user that allow the inputs to accept $\mathbf{4 - 2 0 m A}$ current loop signals. Output data from the A/D converter is in natural binary code for unipolar input ranges, and at the user's option can be either offset binary or two's complement coding when using bipolar input ranges. A special feature of the RTI1200's data acquisition operation is that the controlling microcomputer's CPU (i.e., the 8080) is not tied up while a conversion is taking place. This significantly enhances system throughput capability and flexibility, as the CPU is free to pursue other tasks while an A/D conversion is in progress.

## ANALOG OUTPUTS

The RTI-1200 has provisions for two optional 12-bit D/A converters which are software driven via double buffered registers. They can be used for such functions as driving an analog recorder, or generating analog control signals. Both D/A converters can be user set to any of five voltage output ranges. The D/A input data is natural binary for unipolar output ranges, and at the user's choice can be offset binary or two's complement for bipolar output ranges. Both analog output channels can also be optionally equipped with $\mathbf{4 - 2 0 m A}$ current loop outputs. This permits them to drive directly the $4-20 \mathrm{~mA}$ control loops often used in process and industrial controls.

DATA ACQUISITION
Number of Analog Inputs Standard
With Multiplexer Expander ${ }^{1}$
Multiplexer Switching Characteristics
Input Voltage Ranges ${ }^{2}$
Programmable Gains ${ }^{3}$
Input Impedance
Input Bias Current at $+25^{\circ} \mathrm{C}$
over 0 to $+70^{\circ} \mathrm{C}$
Diff. Input Bias Current at $+25^{\circ} \mathrm{C}$
over 0 to $+70^{\circ} \mathrm{C}$ Input Overvoltage Protection Continuous Overvoltage Overvoltage $> \pm 28 \mathrm{~V}$

## Accuracy

Resolution
Nonlinearity Error ${ }^{4}$
Diff. Nonlinearity Error
Quantization Error
Input Offset Voltage ${ }^{5}$
Gain Error ${ }^{5}$
CMRR
CMV
Noise Error ${ }^{6}$
Temperature Coefficients Gain
Offset
Diff. Nonlinearity
Settling Time to $\pm 0.01 \%^{7}$
SHA Aperture-Time
SHA Aperture Width
SHA Aperture Uncertainty
Conversion Time
Maximum Throughput Rate ${ }^{8}$
ANALOG OUTPUTS
Number of DAC Channels ${ }^{9}$
Accuracy

## Resolution

Nonlinearity Error ${ }^{4}$
Diff. Nonlinearity Error
Voltage Output Characteristics
Voltage Output Ranges ${ }^{2}$
Output Current
Settling Time ${ }^{10}$
Gain TC
Offset TC
Current Loop Characteristics ${ }^{11}$
Current Output Range
Load Resistance Range
Loop Supply Voltage
Settling Time ${ }^{12}$
Gain TC
Offset TC
Reference Voltage Output

16 Single-Ended or 8 Diff.
32 Single-Ended or 16 Diff.
Break-Before-Make. All Switches Open When Power is Off.
0 to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$
1, 2, 4, 8 Software Selectable
$>10^{9}$ Ohms
$5 n A$
50 nA
3nA
3.5 nA
$\pm 28$ Volts maximum
Fusing Resistors
12 Bits
$\pm 1 / 2$ LSB typ, $\pm 1$ LSB max
$\pm 1 / 2$ LSB typ, $\pm 1$ LSB $\max$
$\pm 1 / 2$ LSB $\max$
Adjustable to Zero
Adjustable to Zero
75 dB min
$\pm 10 \mathrm{~V}$
$\pm 1 / 2$ LSB max
$\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ, ${ }^{ \pm} \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
$\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Referred to Input
$\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
$10 \mu \mathrm{~s}$ max at any Gain
90 ns
20ns
$\pm 5 \mathrm{~ns}$
$25 \mu$ s max
28 kHz
2
12 Bits
$\pm 1 / 2$ LSB
$\pm 1 / 2 \mathrm{LSB}$
$\pm 2.5 \mathrm{~V}, 0$ to $+5 \mathrm{~V}, \pm 5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 10 \mathrm{~V}$
$5 \mathrm{~mA} \min @ \pm 10 \mathrm{~V}$
$10 \mu \mathrm{~s}$ max
$\pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ,$\pm 15 \mathrm{ppm} / /^{\circ} \mathrm{C}$ max
$\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ typ, $\pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
4 to 20 mA
0 to $500 \Omega$
+15 V to +30 V
$50 \mu \mathrm{~s}$ max
$\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ, $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
$\pm 0.4 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}$
$+5.00 \mathrm{~V} \pm 0.02 \%$ @ $5 \mathrm{~mA} \max$

NOTES
${ }^{1}$ The multiplexer expander is an option, and is shown in the ordering guide as MUX EXP.
${ }^{2}$ The desired range is user selectable with straps.
${ }^{3}$ The input gain of a channel is multiplied by the gain setting of the programmable gain amplifier (e.g., the input range of the 0 to +10 V range when using a gain of 8 is 0 to +1.25 V ).
${ }^{4}$ Defined as deviation from a straight line passing through the end points of the range.
${ }^{5}$ For any one software programmable gain setting. Maximum offset shift of $\pm 1 \mathrm{LSB}$ or gain shift of $\pm 0.02 \%$ when using a programmable gain setting other than the one used during calibration.
${ }^{-}$When using a programmable gain setting of 1 . It is $\pm 1.5$ LSB max when using a programmable gain setting of 8 .
${ }^{7}$ gor a 20 V step. This specification is valid for a step change on one input, or following a channel change, or following a programmable gain change, or simultaneous changes involving any combination of these changes.
${ }^{8}$ Based on a $10 \mu \mathrm{~s}$ settling time, followed by a $25 \mu \mathrm{~S}$ A/D conversion time. Overall system throughput rate is enhanced because the CPU is not held up during conversions.
${ }^{9}$ Two channels of D/A converters and two channels of current loops are available on an option basis. See Ordering Guide.
${ }^{10}$ To $\pm 0.01 \%$ of full scale range following a 20 V step.
${ }^{11}$ The current loop characteristics include the effects of the driving D/A converter.
${ }^{12}$ To $\pm 0.02 \%$ of full scale current following a full scale step.
${ }^{13}$ Space provided for $\mathrm{HC}-18 / \mathrm{U}$ crystal cut for a frequency of up to 50 MHz . User can select to divide crystal frequency by $10^{3}$ or $10^{4}$ on-board the RTI-1200.
${ }^{14}$ 15 Power requirements shown are for an RTI-1200 with no DAC or current loop options.
${ }^{15}$ The DC/DC power converter is an option that converts +5 VDC power to $\pm 15 \mathrm{~V}$. It is
shown in the ordering guide as DC/DC.
${ }^{16}+12 \mathrm{~V}$ and -5 V power is required only if optional PROM is used. This power is supplied by the SBC bus.
Specificatons subject to change without notice.

REAL-TIME PACER CLOCK SYSTEM
Modes of Operation
Types of Clocks
Crystal Clock Freq. ${ }^{13}$
Variable Freq. Clock Range
LOGIC DRIVER OUTPUTS
Number Available
Characteristics
MICROCOMPUTER INTERFACE
Compatibility
Type of Interface

Position in Memory
On-Board PROM

Memory Overlay (Inhibit)
POWER REQUIREMENTS ${ }^{14,16}$
Without DC/DC Option ${ }^{15}$

With DC/DC Option
TEMPERATURE RANGE
Operating
Storage
MECHANICAL

Pacer-Timed Conversion Trigger, Pacer-
Timed Interrupt, Pacer Off
Variable Frequency R-C, Fixed Frequency Crystal, External
Determined by User Supplied Crystal 30 Hz to 30 kHz , User Adjustable

2
Open Collector, $30 \mathrm{~V} \max , 300 \mathrm{~mA} \max$
Continuous Sink Current per Output

Completely Compatible with Intel SBC80/10, SBC-80/20, and MDS Bus System Interfaces as a Block of Memory Locations, Using Address, Data and Control Busses.
User Selectable Among any of 14 Possible Locations.
Socket for Intel 2708 or Equivalent 1024 Byte x 8 Bit PROM, of which 1008 Bytes are Usable.
RAM or ROM
$+15 \mathrm{~V} \pm 3 \%$ @ 40 mA
$-15 \mathrm{~V} \pm 3 \%$ @ 40 mA
$+5 \mathrm{~V} \pm 5 \%$ @ 1.2 A
$+5 \mathrm{~V} \pm 5 \%$ @ 1.7 A
0 to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$6.75^{\prime \prime} \times 12.00^{\prime \prime}$ with $0.6^{\prime \prime}$ Board-to-Board
Spacing ( $171.5 \times 304.8 \times 15.24 \mathrm{~mm}$ )

## RTI-1200 ORDERING GUIDE



X DENOTES OPTIONS INCLUDED WITH THE
CORRESPONDING MODEL NUMBER. THE
OPTIONS ARE DESCRIBED IN NOTES $1,9$.
AND 15.

## RTI-1200 MECHANICAL OUTLINE



## MATING CONNECTORS FOR RTI-1200

| PART NO. | MATES TO | description |
| :---: | :---: | :---: |
| AC1551 | P3 or P5 | Flat Cable Connector 20 Pin, 0.1" Center |
| AC1552 | P4 | Flat Cable Connector 50 Pin, $0.1^{\prime \prime}$ Center |
| AC1553 | P4 | Fiat Cable Connector 50 Pin, $0.1^{\prime \prime}$ Center with 2' Color Coded Assembly Attached |

FEATURES<br>Complete Output Subsystem<br>SBC-80, SYSTEM-80, MDS, BLC,80 Compatible<br>Memory Mapped I/O Interface<br>Wire Wrap Feature Selection<br>Four Software Controlled Logic Driver Outputs<br>Four Channels of 12-Bit Analog Output<br>DAC Data Read Back<br>DAC Reset Function<br>Optional $\mathbf{4 - 2 0 m A}$ Current Loop Outputs<br>Precision +10V Reference<br>Optional Single +5V Power<br>Memory Overlay - RAM and ROM Inhibit<br>Multiple Card Select Function<br>On-Board PROM Socket



## GENERAL DESCRIPTION

The RTI-1201 is a complete 8 channel output subsystem comprised of 4 digital and 4 analog channels. This subsystem is electrically and mechanically compatible with the Intel SBC-80 series of single board computers. It is also compatible with the Analog Devices RTI-1200 Analog I/O Interface board, the Intel System-80 microcomputer series, the MDS-800 microcomputer development system and the National Semiconductor BLC-80/10 board level computer.

The RTI-1201 combines on a single printed circuit board many features and capabilities which reduce both the hardware and software effort required to interface a microcomputer to the real world. The RTI-1201 was designed to be extremely versatile, efficient and easy to use in the end user's application. All connections to the microcomputer are made by simply plugging the RTI-1201 into the digital bus connector in the user's card cage. The analog interface is made through a high quality pin connector mounted at the opposite board edge from the digital bus connection. Digital outputs are made at a card edge connector.

## DIGITAL OUTPUTS

The RTI-1201 contains four digital output channels. These digital outputs are comprised of high-current logic drivers which can be used for simple "on/off" control of various system functions. These open collector driver outputs are software controlled and have a $30 \mathrm{~V}, 300 \mathrm{~mA}$ capability.

## ANALOG OUTPUTS

The RTI-1201 is configured with four 12 -bit D/A converters which are software driven via double buffered registers. They can be used for such functions as driving an analog recorder or generating analog control signals. By using the +10 V onboard reference, each of the D/A converters can be individually set by the user to any of five output ranges. The D/A input code for each channel can also be individually set for
natural binary, offset binary, or two's complement. The desired configuration is user selectable at convenient wire wrap posts.

## REFERENCE

The RTI-1201 inherently guarantees superb tracking capability of all analog output channels since they all share a single onboard reference. This reference is also buffered and brought out for user convenience. The user may also choose to disconnect the internal reference and use the provision for an external reference.

## REMOTE SENSING

Sense inputs of the D/A converter are present at the output connector for applications where the load is to be located a considerable distance from the RTI-1201. Without this feature, IR drops in the output line could rapidly degrade overall accuracy. The board is shipped with jumpers connecting the D/A converter sense inputs to local sense points.

## DAC DATA REGISTERS

The D/A converters are software driven via double buffered registers. The buffers allow two data bytes to be loaded simultaneously into the D/A converter so that the output changes directly from one 12 -bit value to another. The RTI- 1201 also has a provision for writing the 8 MSB 's in a single byte word to each D/A converter. This allows fast, highly accurate, eight bit operation.

## CURRENT LOOP OUTPUTS

Each of the four analog output channels can be optionally equipped with a voltage to current converter. With this option, a $4-20 \mathrm{~mA}$ current loop signal is available for process and industrial control applications.


NOTES
${ }^{1}$ See ordering guide for information on allowable combinations.
${ }^{2}$ Overall error is specified with gain and offset trimmed and is defined as the deviation from a straight line passing through the end points of the range. It is expressed in terms of bits and in terms of the deviation as a percent of the full scale range, (i.e., 2.5 mV is $0.0125 \%$ FSR of a -10 V to +10 V range).
${ }^{3}$ User selectable with wire-wrap jumpers.
${ }^{4}$ The current loop specifications include the effects of the driving D/A converter.
${ }^{5} \mathrm{Up}$ to 11 V compliance is possible (28 20 mA with a +18 V minimum loop supply.
${ }^{6}$ The reference is trimmed to within $0.02 \%$ accuracy at no load. Long term drift is less than 1/2LSB/ 1000 Hours operation. DAC accuracy is reduced with lower reference levels. Overall error is $0.1 \%$ with a 1 V external reference input.
'The memory map shows in detail where the data and control functions appear in memory.
${ }^{8}$ Power requirements shown are for RT1-1201-040 with 4 DAC's and no Current Loop options. Power requirements for each additional pair of $\mathrm{V} / \mathrm{I}$ converters are also shown.
${ }^{9}$ The DC/DC converter option provides $\pm 15 \mathrm{~V}$ for the analog circuits from the SBC system's +5 V bus.
Specifications subject to change without notice.

## RTI-1201 ORDERING GUIDE

| MODEL <br> NUMBER | DESCRIPTION |
| :--- | :--- |
| RTI-1201-040 | Output Subsystem <br> With 4 DAC's |
| ACCESSORIES <br> 0A08 | 4-20mA V/I Converter <br> (order 0,2 or 4) |
| 0A09 |  |

NOTE: ALL OPTIONS HAVE 4 LOGIC DRIVER OUTPUTS

MECHANICAL OUTLINE


MATING CONNECTIONS

|  | Mates to | Description |
| :--- | :--- | :--- |
| AC1551 | P3 or P5 <br> (Card Edge <br> Connector) | Solder Tail Connector <br> 20 pin, 0.1" centers <br> w/o connecting cable |
| AC1555 | P4 (Analog <br> Pin Connector) | Flat Cable Connector <br> 20 pin, $0.1^{\prime \prime}$ centers <br> with $2^{\prime}$ color coded <br> cable attached |
| AC1556 | P3 or P5 <br> (Card Edge <br> Connector) | Flat Cable Connector <br> 20 pin, 0.1" centers <br> with $3^{\prime}$ color coded <br> cable attached |

FEATURES
Complete Analog Input Subsystems for OEM Applications
SBC-80, System-80, MDS, BLC-80 Compatible
Memory Mapped I/O Interface
Wire-Wrap Feature Selection
Data Acquisition:
Up to 32 Input Channels On-Board
Auto Scan Operation Mode
Input Fault Protection
Instrumentation Amplifier
Sample and Hold Amplifier
4-20mA Current Loop Inputs
12-Bit ADC (RTI-1202-R)
8-Bit ADC (RTI-1202-8R)
Interrupt Operation Mode
Memory Overlay - RAM and ROM Inhibit
Optional Single +5V Power

## GENERAL DESCRIPTION

The RTI-1202-R and RTI-1202-8R represent complete cost effective solutions to $O E M$ applications. These analog input systems are electrically and mechanically compatible with the Intel SBC-80 series of single board microcomputers. In addition, the RTI-1202 series is compatible with the Intel MDS. microcomputer development system, the National Semiconductor BLC-80 microcomputer board and many other Multibus compatible microcomputers.
The RTI-1202 series offers on a single printed circuit board many features that significantly simplify interfacing microcomputers to real world analog signals. These analog input subsystems are versatile, easy to use and cost effective. All connections to the microcomputer are made by simply plugging the subsystem into the digital bus connector in the user's card cage. The analog signals are connected to the system via a printed circuit board connector.
The RTI-1202 series of analog input subsystems offer up to 32 channels of protected multiplexer input, a selectable gain instrumentation amplifier, a sample and hold amplifier, and either an 8 - or 12 -bit A/D converter.

## INPUTS

The basic RTI-1202-R offers 16 single-ended, 16 pseudo-differential, or 8 differential input channels (jumper selectable). Each input channel is fully protected to 20 volts beyond the supply voltages ( $\pm \mathrm{V}_{\mathrm{CC}} \pm 20 \mathrm{~V}$ ). The number of input channels can be expanded on board to 32 channels and off board to 256 channels.
The multiplexer outputs are connected to the inputs of a resistor programmable instrumentation amplifier. A single metal film or wire-wound resistor can be used to set the amplifier gain to any value between 1 and 1000. The instrumentation amplifier provides low level signal acquisition with a system CMRR (Common Mode Rejection Ratio) consistent with 8 - or 12 -bit resolution.


## A/D CONVERSION

The RTI-1202-8R offers a fast 8 -bit ADC $(2 \mu \mathrm{~s})$ and the RTI-1202 comes with a higher resolution 12-bit ADC ( $25 \mu \mathrm{~s}$ ). Data is made available to the microcomputer in both a two byte format ( 8 LSB and 4 MSB ) and a single byte format ( 8 MSB). For synchronization with external events, a TTL level sync signal can be hardwired to the P-3 edge connector to create an external convert command. A wire-wrap jumper offers the user a choice between autoscan operation and random channel addressing. In the autoscan mode each convert command automatically increments the multiplexer register to the next channel. After a channel is addressed, a built-in convert command delay provides ample time for the input signal to fully settle, before the A/D conversion.
In the memory mapped mode of operation, the user may opt to have the processor continue operation during each conversion, or halt the processor completely during the A/D conversion. The halt mode allows the operator to avoid jumping to an interrupt service routine to read the converted data. By simply addressing the selected channel as a location in memory, the data is automatically transferred to the processor at the completion of the A/D conversion. In the interrupt mode, the optional end of conversion signal sets the EOC bit in the status word, activating any one of eight jumper selectable interrupts. Upon recognition of the interrupt, the microcomputer branches to a service routine to read the converted data. At the end of the service routine the microcomputer continues with the mainline program operation. In addition to end of conversion interrupt and CPU hold, the user can simply loop to check the EOC status bit or wait a sufficient amount of time for the A/D conversion to take place. All four methods are available on these subsystems for maximum user flexibility. The converted data is available in either natural binary, offset binary, or two's complement code.

| MODEL | RTI-1202-R | RT1-1202-8R |  |
| :---: | :---: | :---: | :---: |
| INPUT |  |  | - |
| Number of Analog Inputs |  |  | * |
| Standard | 16 Single Ended, 16 Pseudo-Differential, or 8 Differential ${ }^{1}$ | * |  |
| With Multiplexer Expander Option | 3.2 SE, 32 PD or 16 Diff. ${ }^{1}$ | * |  |
| Total Channel Addressing Capability |  |  |  |
| Using On Board Logic | 256 Total | * |  |
| Multiplexer Switching Characteristics | Break-Before-Make. All Channels Off When No Power Applied | * |  |
| Input Overvoltage Protection | $\pm\left(\mathrm{V}_{\mathrm{CC}}+20 \mathrm{~V}\right)$ | * |  |
| Input Full Scale Range at Connector ${ }^{2}$ | 10 mV FS to $\pm 10 \mathrm{~V}^{\text {FS }}$ | * |  |
| Current Loop Inputs | 16 Locations For User Installed Conversion Resistors | * |  |
| INSTRUMENTATION AMPLIFIER |  |  |  |
| Gain Range | $1 \mathrm{~V} / \mathrm{V}$ to $1000 \mathrm{~V} / \mathrm{V}$ |  |  |
| Gain Equation | $\mathrm{G}=\left(1+\frac{20 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}}\right)$ |  |  |
| CMV Range | $\pm 10 \mathrm{~V}$ min | * ${ }^{\text {\% }}$ |  |
| CMRR (dc to 100 Hz ) | 74 dB min | 70 dB min |  |
| Input Impedance | $>10^{8} \Omega$ | * |  |
| Input Bias Current | $\pm 50 \mathrm{nA}$ max | * |  |
| 0 to $+70^{\circ} \mathrm{C}$ | $\pm 70 \mathrm{nA}$ | * |  |
| Input Offset Current | $\pm 5 \mathrm{nA}$ max |  |  |
| 0 to $+70^{\circ} \mathrm{C}$ | $\pm 7 \mathrm{nA}$ | $\pm 30 \mathrm{nA}$ |  |
| Offset Error | Adjustable to Zero | * |  |
| Gain Error | Adjustable to Zero | * |  |
| Offset T.C. | $\pm\left(1+\frac{35}{\mathrm{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}(\mathrm{RTI})$ | $\pm\left(5+\frac{100}{\mathrm{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ (RTI) |  |
| Gain T.C. | $\pm 25 \mathrm{ppm}$ of rdg. ${ }^{\circ} \mathrm{C}$ (RTI) | $\pm 200 \mathrm{ppm}$ of rdg. $/{ }^{\circ} \mathrm{C}$ (RTI) |  |
| Settling Time ${ }^{3}$ | $15 \mu \mathrm{~s}$ max to $0.01 \%$ | $6 \mu \mathrm{~s}$ max to $0.2 \%$ |  |
| SAMPLE/HOLD AMPLIFIER |  |  |  |
| Aperture Delay | 90 ns | * |  |
| Aperture Width | 20 ns | * . |  |
| Aperture Uncertainty | 5 ns | * |  |
| CONVERSION CHARACTERISTICS |  |  |  |
| Resolution | 12 Bits | 8 Bits |  |
| Gonversion Time | $25 \mu \mathrm{~s}$ max | $2 \mu \mathrm{~s}$ max |  |
| Throughput Rate ${ }^{4}$ | 40,000 Channels/sec | 125,000 Channels/sec |  |
| Nonlinearity Error | $\pm 1 / 2 \mathrm{LSB}$ typ, $\pm 1$ LSB max | * |  |
| Nonlinearity T.C. | $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | * |  |
| Noise Error | $\pm 1 / 4 \mathrm{LSB} \max (\mathrm{G}=1$ ) |  |  |
|  | $\pm 1 \mathrm{LSB}$ max ( $\mathrm{G}=100$ ) | $\pm 1$ LSB $\max (\mathrm{G}=1000$ ) |  |
| Overall Error | $\pm 1 \mathrm{LSB} \max (\mathrm{G}=1) \pm 2 \mathrm{LSB} \max (\mathrm{G}=200)$ | * |  |
| Output Codes ${ }^{1}$ | Bin, OBN, 2SC | * |  |
| THE FOLLOWING SPECIFICATIONS AP |  |  |  |
| POWER REQUIREMENTS |  |  |  |
| Without dc-dc Converter | 650 mA |  |  |
| +5V, $\pm 5 \%$ |  |  |  |
| +15V, $\pm 3 \%$ | 40 mA |  |  |
| $-15 \mathrm{~V}, \pm 3 \%$ | 40 mA |  |  |
| With dc-dc Converter |  |  |  |
| +5V $\pm 5 \%$ | 1100 mA |  |  |
| MICROCOMPUTER INTERFACE |  |  |  |
| Digital Bus Connections | SBC-80 "Multibus" Compatible (1TTL Load max) |  |  |
| Type of Interface | Memory Mapped Using Data, Address and Control Buses |  |  |
| Position in Memory | Selectable by the Use of 3 on-board sockets |  |  |
| Memory Overlay (Inhibit) | RAM or ROM |  |  |
| TEMPERATURE RANGE |  |  |  |
| Operating | 0 to $70^{\circ} \mathrm{C}$ |  |  |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MECHANICAL |  |  |  |
| Size | $6.25{ }^{\prime \prime}(171.5 \mathrm{~mm}) \times 12.00^{\prime \prime}$ ( 304.8 mm ) |  |  |
| Board-Board Spacing max Weight | $0.7^{\prime \prime}(15 \mathrm{~mm})$ <br> 14 ounces ( 400 grams) |  |  |

## NOTES:

${ }^{1}$ Selectable with wire-wrap jumpers.
${ }^{2}$ The input range at the connector is the $A / D$ converter full scale input range divided by the gain of the instrumentation amplifier.
${ }^{3}$ Settling time is tor a 20 V step or any channel change at $\mathrm{G}=1$. Settling time will increase to $55 \mu \mathrm{~s}$ at $\mathrm{G}=1000$.
${ }^{4}$ The effective throughput rate is determined by the user's software data handling capability. The maximum throughput rate listed is exclusive of the CPU interface operations which may or may not be completed during the subsystem's conversion time. In the CPU hold mode, the user's software and interface time must be added to the conversion time to determine the maximum effective throughput rate. Specifications subject to change without notice.

MECHANICAL OUTLINE


ORDERING GUIDE

| MODEL NUMBER | DESCRIPTION |
| :---: | :---: |
| RTI-1202-R | Input Board with 12-Bit ADC |
| RTI-1202-8R | Input Board with 8-Bit ADC and Resistor Programmable Gain IA |
| ACCESSORIES |  |
| $\begin{aligned} & \text { OA09 } \\ & \text { OA10 } \end{aligned}$ | DC-DC Converter ( $\mathbf{5 V}$ to $\pm 15 \mathrm{~V}$ ) <br> Multiplexer Expansion Kit (2 ea. HI-508A) |
| CONNECTORS |  |
| $\begin{aligned} & \text { AC1556 } \\ & \text { AC1557 } \end{aligned}$ | 20 Pin, Card Edge, with 3' Cable 50 Pin, Card Edge, with $3^{\prime}$ Cable |

## Pro-Log Compatible Analog I/O Subsystems

## MODELS RII 1220 , RII 1221

## FEATURES

Compatible with Pro-Log 8-Bit and 4-Bit Microcomputers Complete Analog Input and Output Subsystems Memory Mapped or I/O Port Interface

## Card Select Feature

Wire Wrap Feature Selection
Data Acquisition (Model RTI-1220)
16 Input Channels
4-20mA Current Input Capability
Sample and Hold Amplifier
Adjustable Gain Instrumentation Amp.
8-Bit or 12-Bit A/D Converter Option
Input Fault Protection
Analog Output (Model RTI-1221)
4 Channel Output
Full 4-Quadrant Multiplying DAC's
-5 V and -10 V Precision References Available at Pin Connector

## GENERAL DESCRIPTION

The RTI-1220, Analog Data Acquisition Board and the RTI-1221, Analog Output Board comprise complete analog I/O subsystems. They simplify system development between real-time analog signals and Pro-Log microcomputers or other 8080 and 6800 based systems. The RTI-1220 and RTI-1221 are functionally, mechanically, and electrically compatible with the Pro-Log series of microcomputers. All address, control, and data bus connections are made by simply plugging these cards into a aser wired Pro-Log card cage. The analog interface to each card is made through a high quality pin connector mounted at the opposite board edge from the digital bus.

## DATA ACQUISITION - RTI-1220

The basic functions of the RTI-1220 are analog signal data acquisition, and conversion into digital information acceptable to a microcomputer. This is accomplished with a protected analog multiplexer, an adjustable gain instrumentation amplifier, a sample and hold amplifier, and either a 12 -bit or an 8 -bit A/D converter.
The input of model RTI-1220 may be configured for either 16 channel single-ended, or pseudo-differential operation, or for 8 channel full differential operation. The desired configuration is user selectable at convenient wire wrap posts.
The RTI-1220 has a special feature that prevents erroneous data acquisition. Each time an input channel is switched an automatic convert command delay is enabled. This delay allows for signal settling at the front end before initiation of conversion. The controlling microcomputer is not held up during either the delay time or the conversion time.
The RTI- 1220 can be easily configured by wire wrap jumpers at the ADC to accept 0 to $+10 \mathrm{~V},-10 \mathrm{~V}$ to $0 \mathrm{~V}, \pm 5 \mathrm{~V}$, or $\pm 10 \mathrm{~V}$ full scale ADC input signals. Output data from the A/D con-

verter is natural binary code for unipolar input ranges and at the user's option, can be either offset binary or two's complement coding when using bipolar input ranges. Another feature of the RTI-1220 is that all of the resulting ADC data appears in both single and double byte format.

## ANALOG OUTPUTS - RTI-1221

The basic function of the RTI-1221 is to provide Analog outputs corresponding to digital information available from the microcomputer. The RTI-1221 is a complete four channel analog output system that consists of double-buffered registers, 10 -bit resolution DAC's, and output amplifiers. Two precision voltage references are also available for on-board or external system utilization.
Double-buffered input registers are used so that digital data from the microcomputer may be presented in two byte format for 10 -bit resolution or in single byte format for a highly accurate 8 -bit output. The D/A input data is natural Binary for unipolar output ranges and can be user configured for Offset Binary or Two's Complement for bipolar output ranges.
All four D/A converters can be set to virtually any voltage range desired. By using the on-board references, 4 output ranges may be selected by wire wrap jumpers ( $\pm 10 \mathrm{~V}, 0$ to $10 \mathrm{~V}, \pm 5 \mathrm{~V}, 0$ to 5 V ). If an external reference is used, the user has complete freedom to set the full scale output to any value from a few millivolts to $\pm 10$ volts. This feature is made possible by the utilization of true four quadrant multiplying DAC's. If a varying reference signal is used, the DAC becomes a programmable attenuator. For more sophisticated applications flexibility, the output of one D/A channel can be used as a reference for a second D/A channel. The resulting Analog output is then directly proportional to the product of two variables and is completely under software control.


## MODEL RTI 1225

FEATURES
Directly Compatible with Pro-Log and Mostek
STD Bus Microcomputer Systems
Memory Mapped I/O
Operates Directly from Microcomputer +5 Volt Supply
Convenient Wire Wrap Feature Selection
Combination Analog Input and Output
16 Channels of Analog Input
2 Channels of Analog Output
ANALOG INPUT
Input over Voltage Protection to $\pm 35$ Volts
Sample and Hold Amplifier
Monolithic 10-Bit A/D Converter
Differential or Single Ended Inputs
ANALOG OUTPUTS
2 High Quality 8-Bit Analog Outputs
Single On-Board Precision Reference Circuit

## GENERAL DESCRIPTION

The RTI-1225 Analog Data Acquisition and Control Board comprises a complete analog I/O subsystem which simplifies the interface of REAL TIME ANALOG SIGNALS to STD BUS compatible microcomputer systems from MOSTEK and PRO-LOG. The RTI-1225 is functionally, mechanically and electrically compatible with the STD BUS. Address, control, and data bus connections are made by simply plugging the card into the microcomputer chassis. The analog signals are connected to the board through a high quality pin connector mounted at the opposite board edge from the digital bus. The RTI-1225 comes complete with its own dc/dc converter so that the board can operate directly from the microcomputer +5 volt supply.
Each board is configured as a block of five contiguous memory locations (MEMORY MAPPED INTERFACE). The RTI1225 combines on a single printed circuit board, features and capabilities found only in systems costing twice as much. These features simplify the task of using microcomputers in real world measurement and control applications.



RTI-1225 Block Diagram


NOTES: 1. "x" HEX ADDRESS DIGITS ARE USER SELECTABLE.
2. $\varnothing$ BITS ARE IGNORED ON WRITE AND INDETERMINATE ON READ.
3. BUSY BIT IS " 1 " DURING CONVERSIONS AND " 0 " WHEN DONE.
3. WRITING THE MUX NUMBER TO LOCATION XFYB SETS THE INPUT

CHANNEL AND INITIATES A CONVERSION.

ANALOG INPUT SECTION

| Input Channels ${ }^{1}$ | 16 Single-Ended or 8 Differential |
| :--- | :--- |
| Input Protection | $\pm 35 \mathrm{~V}$ Power On, $\pm 20 \mathrm{~V}$ with System Power Off |
| Input Range ${ }^{1}$ | 0 V to $10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ |
| Input Impedance | $100 \mathrm{M} \Omega$ min |
| IA Gain | $1 \mathrm{~V} / \mathrm{V}$ |
| Input Bias Current | 50 nA |
| CMV Range | $\pm 10 \mathrm{~V}$ |
| CMRR @ 60 Hz | 60 dB min |
| ADC Resolution | 10 Bits |
| Conversion Time ${ }^{2}$ | $40 \mu \mathrm{~s}$ |
| Monotonicity | Guaranteed 0 to $+50^{\circ} \mathrm{C}$ |
| Overall System Error | $\pm 0.15 \% \mathrm{~F} . S . R$. |
| $\quad$ Offset Error | Adjustable to Zero |
| Gain Error | Adjustable to Zero |
| Noise Error RTI | $\pm 1 / 2 \mathrm{LSB}$ |
| $\quad$ Nonlinearity | $\pm 1 \mathrm{LSB}$ max |
| Offset Drift | $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Gain Drift | $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

ANALOG OUTPUT SECTION

| Output Channels | 2 |
| :--- | :--- |
| Resolution | 8 Bits |
| Output Ranges | 0 V to $10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ |
| Output Current | $5 \mathrm{~mA} @ \pm 10 \mathrm{~V}$ |
| Settling Time (20V Step) | $50 \mu \mathrm{~s}$ to $\pm 1 / 2 \mathrm{LSB}$ |
| Monotonicity | Guaranteed 0 to $+50^{\circ} \mathrm{C}$ |
| Nonlinearity | $\pm 1 / 2 \mathrm{LSB}$ max |
| Offset Error | Adjustable to Zero |
| Gain Error | Adjustable to Zero |
| Offset Drift | $30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Gain Drift | $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

ENVIRONMENTAL

| Operation | 0 to $+50^{\circ} \mathrm{C}$ |
| :--- | :--- |
|  | $5 \%$ to $95 \%$ R.H. without Condensation |
|  | 25 to 32 inches of Mercury |
| Storage | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## MECHANICAL

Size $4.5^{\prime \prime} \times 6.5^{\prime \prime}$ (compatible to the STD BUS chassis)
Spacing
Analog Connector
3M Type Ribbon Cable Connector (ADI P/N
AC1562) 34 Pins Total (Optional)
POWER REQUIREMENT
$+5 \mathrm{~V} \quad 750 \mathrm{~mA}$

## NOTES:

${ }^{1}$ User selectable with wire wrap jumpers.
${ }^{2}$ The conversion time includes the time required for the input section to settle to the required accuracy when switching from one channel at 20V potential difference from the next channel to be sampled.
Specifications subject to change without notice.

ORDERING GUIDE

| Model | Description |
| :--- | :--- |
| RTI-1225 | Analog I/O Board |
| Connector |  |
| AC1562 | 34 Pin, Ribbon Cable <br> Connector |

# Motorola Compatible <br> Analog I/O Subsystems 

## MODELS RII 1230, 1231, 1232

## FEATURES

Complete Analog, I/O Systems for OEM Applications
Motorola Micromodule and EXORcisor Compatible
Memory Mapped I/O Interface
Convenient Address and Features Selection
12-Bit or 8-Bit ADC
Direct Operation from $\pm 12 \mathrm{~V},+5 \mathrm{~V}$ Bus Power
Analog Input Subsystem RTI-1230
Up to 32 Input Channels
Each Input Channel Protected to Vcc +20 Volts
Software or Resistor Programmable Gain
Software Controlled EOC Interrupt
Auto Scan Capability
0-20mA Current Loop Input
Analog Combination I/O Subsystem RTI-1231
Same Analog Input Features Plus:
Two 12-Bit D/A Converters 4 Quadrant Multiplication
On-Board or External Reference Capability
Analog Output Subsystem RTI-1232
Four Independent 12-Bit Analog Outputs
Four Software Controlled, High Current Logic Driver Outputs
Optional 4-20mA Current Loop Converter Outputs
DAC and Logic Driver Reset
Remote Load Sensing

## SERIES DESCRIPTION

The RTI-1230 series are complete, 8-bit and 12 -bit analog I/O subsystems which are electrically and mechanically compatible with the Motorola EXORcisor Development System and Micromodule single board microcomputer. The series is comprised of an input only board (RTI-1230), an output only board (RTI-1232), and a combination I/O board (RTI-1231); each of which interfaces to the microcomputer as a block of 16 address locations (memory mapped interface). All data bus, control bus and address bus connections to the microcomputer are made by simply plugging the board into the computer card cage. The analog signals connect at the opposite board edge from the digital bus connector.
Many additional features and options reduce both the hardware and the software effort required to interface analog signals to the microcomputer; freeing the designer to spend more time and effort on his particular application.

## RTI-1230 ANALOG INPUT SUBSYSTEM

The basic function of the RTI-1230 input subsystem is to digitize analog signals and transfer the converted digital data to the microcomputer. The design includes protected input multiplexers, either a resistor-programmable-gain or a software programmable-gain instrumentation amplifier, a sample and hold amplifier, a 12-bit analog to digital (A/D) converter (RTI-1230-R and RTI-1230-S) or an 8-bit A/D converter (RTI-1230-8R) and the associated digital interface logic.


## RTI-1231 COMBINATION ANALOG I/O SUBSYSTEM

The RTI-1231 provides the same analog input functions as the RTI-1230 plus two channels of high resolution, 12-bit analog voltage output. The 12 -bit digital to analog converters are capable of full 4 quadrant multiplication. Four output voltage ranges can be jumper selected independently for each output channel, by using the on-board references.

## RTI-1232 ANALOG OUTPUT SUBSYSTEM

The RTI-1232 output subsystem provides 4 channels of 12 -bit analog output and 4 high current, digital logic driver outputs. The four digital outputs are software controlled, open collector drivers capable of sinking 300 mA and sustaining voltages up to +30 V . They can be used to provide "ON/OFF" system functions for driving relays, solenoids, and valve control.
The DAC's used are 4 quadrant multiplying 12-bit DAC's. Each DAC input code and output range are jumper selectable.
The analog output channels can also be ordered with optional $4-20 \mathrm{~mA}$ current loop outputs ideal for use in process and industrial control applications. These high compliance voltage to current (V/I) converter modules ( $\mathrm{P} / \mathrm{N} 0 \mathrm{OA} 08$ ) meet all the requirements of ISA-S50.1 compatibility of signal for Type 3, Class L, nonisolated $4-20 \mathrm{~mA}$ current loop transmitters.

ANALOG INPUT
Model Numbers - Input Boards: Combo I/O Boards:
Input Channels: Basic Board with On-Board Expansion with Off-Board Expansion
Input Range at Card Edge
Current Loop Inputs
Input Protection
Switching Characteristics
Instrumentation Amplifier Gain
Gain Range
CMV Range
CMRR (dc to 500 Hz )
Input Settling Time ( $G=1$ )
Input Impedance
Input Bias Current
0 to $+70^{\circ} \mathrm{C}$
ADC Resolution
Conversion Time
Throughput Rate
ADC Input Ranges
ADC Output Codes
Nonlinearity Error
Offset Error
Offset TC (RTI)
Gain Error
Gain TC (RTI)
Noise Error ( $G=1$ )
Overall Error ( $\mathrm{G}=1$ )
Overall Error
RTI-1230-R
RTI-1231-R
16 SE, 16 PD, 8 Diff.
32 SE, 32 PD, 16 Diff.
RTI-1230-S RTI-1230-8R

RTI-1231-S RTI-1231-8R

32 SE, 32 PD, 16 Diff.
*
256 Total *
10 mV F.S. to $\pm 10 \mathrm{~V}$ F.S
Resistor Selectable
$\pm\left(V_{C C}+20 \mathrm{~V}\right)$
Break-Before-Make
Resistor Programmable
$1 \mathrm{~V} / \mathrm{V}$ to $1000 \mathrm{~V} / \mathrm{V}$
$\pm 10 \mathrm{~V}$ min
78 dB min .
$15 \mu \mathrm{~s} \max$
$>10^{8} \Omega$
$>10^{8} \Omega$.
$\pm 50 \mathrm{nA} \quad \pm 5 \mathrm{nA}$ max $\pm 50 \mathrm{nA}$ max
$\pm 70 \mathrm{nA} \max \quad \pm 50 \mathrm{nA} \max \quad \pm 70 \mathrm{nA} \max$

12 Bits 12 Bits 8 Bits
$25 \mu \mathrm{~s}$ max *
40K Channels/sec *
$\pm 5 \mathrm{~V}, \pm 5.12 \mathrm{~V}, \pm 10 \mathrm{~V}, \pm 10.24 \mathrm{~V}$
$\pm 2.5 \mathrm{~V},+5 \mathrm{~V},+10 \mathrm{~V},+10.24 \mathrm{~V}$
BIN, OBN, 2SC
$\pm 1 / 2$ LSB typ. $( \pm 1$ LSB max)
*
Adj, *
$\left(1+\frac{50}{\mathbf{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$
*

Adj. to Zero
$\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
$\pm 25$ ppm of RDG. $/{ }^{\circ} \mathrm{C}$
*
*
$\pm 1 / 4$ LSB max

* $\quad \pm$
$\pm 1$ LSB $\max$
$\pm 1$ LSB at $G=100$
$\pm 1.5 \mathrm{LSB}$ at $\mathrm{G}=8$
$2 \mu \mathrm{~s} \max$
125K Channels/sec
* 
*     * 
* 
* 
* 

$\left(5+\frac{100}{\mathrm{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$
$\pm 200 \mathrm{ppm}$ of $\mathrm{Rdg} .{ }^{\circ} \mathrm{C}$

POWER REQUIREMENTS
ANALOG OUTPUT
Model Numbers -
Combo I/O Boards:
Output Boards:
Output Channels
DAC Resolution
Nonlinearity Error
Settling Time for a 20V Step
Output Ranges
Output Current
Offset Error
Offset TC
Gain Error
Gain TC
External Reference Range
Input Impedance
DAC Input Codes
DAC Updating
Load Sensing

| RTI-1231-R, S, -8 R |  |
| :--- | :--- |
|  | RTI-1232 |
| 2 | 4 |
| $12 \mathrm{Bit}(8 \mathrm{Bit}$ for $-8 \mathrm{R})$ | 12 Bit |
| $\pm 0.05 \%$ FSR | $*$ |
| $10 \mu \mathrm{~s}$ max | $*$ |
| $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V},+5 \mathrm{~V},+10 \mathrm{~V}$ | $*$ |
| $5 \mathrm{~mA} @ 10 \mathrm{~V}$ | $*$ |
| Adj. to Zero | $*$ |
| $\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $*$ |
| Adj. to Zero | $*$ |
| $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $*$ |
| -10 V to +10 V | $*$ |
| $10 \mathrm{k} \Omega$ Each DAC | $*$ |
| BIN, OBN, 2SC | $*$ |
| Double Buffered | $*$ |
| Each DAC | $*$ |


| Without dc-dc Option | Input Boards | Output Boards | Combo Boards | 0A08(2) |
| :---: | :--- | :--- | :--- | :--- |
| $\pm 15 \mathrm{~V} / \pm 3 \%$ | 30 mA | 50 mA | 50 mA | 10 mA |
| $-15 \mathrm{~V} / \pm 3 \%$ | 30 mA | 40 mA | 45 mA | 2 mA |
| $+5 \mathrm{~V} / \pm 5 \%$ | 700 mA | 350 mA | 900 mA | 0 mA |
| $\left.\begin{array}{clll}\text { With dc-dc Option } & & & \\ +5 \mathrm{~V} / \pm 5 \% & 1100 \mathrm{~mA} & 950 \mathrm{~mA} & - \\ & & & \end{array}\right]$ |  |  |  |  |

## ORDERING GUIDE

| MODEL NUMBER | DESCRIPTION |
| :---: | :---: |
| RTI-1230-R | Input Board with 12 Bit A/D and Resistor Programmable Gain Amplifier |
| RTI-1230-S | Input Board with Software PGA |
| RTI-1231-R | I/O Board with Resistor Programmable Gain Amplifier |
| RTI-1231-S | 1/O Board with Software PGA |
| RTI-1232 | Output Board with 4 DAC's |
| RTI-1230-8R | Input Board with 8 Bit A/D and Resistor Programmable Gain Amplifier |
| RTI-1231-8R | I/O Board with 8 Bit A/D and Resistor Programmable Gain Amplifier |

ACCESSORIES

| OA08 | 4-20mA V/I Module |
| :--- | :--- |
| 0A09 | DC-DC Converter |
| OA10 | Multiplexer Expansion |
| CONNECTORS |  |
| AC1556 | 20 Pin, Card Edge* |
| AC1557 | 50 Pin, Card Edge* |
| AC1559 | 26 Pin, Card Edge* |

## *ALL CONNECTORS HAVE 3' OF COLOR CODED CABLE ATTACHED

TEMPERATURE RANGE
Operating 0 to $+70^{\circ} \mathrm{C}$ Storage
$\begin{array}{ll}\text { CURRENT LOOP OUTPUTS (RTI-1232) } \\ \text { Type } & \text { (Option P/N 0A08) } \\ \text { ISA-S50.1, Type 3, Class L }\end{array}$
Number
Output Current Range
Supply Voltage Range
Load Resistance Range
Offset TC
Gain TC
Nonlinearity
Settling Time
DIGITAL OUTPUTS (RTI-1232)
Type
Number
Current Range
Supply Voltage Range
MECHANICAL
Size
.
*Same specifications as for RTl-1231-R.
Specifications subject to change without notice.

## MODELS RII-1240, 1241, 1242, 1243

FEATURES

## Complete Analog I/O Subsystems

 T.I. 16-Bit TM-990/100M Compatibility Memory Mapped I/O Interface12-Bit Resolution and Accuracy
Optional Single +5 V Power Wire Wrap Feature Selection
INPUT SUBSYSTEMS
256 Channel Expansion Capability Input Overvoltage Protection Software or Resistor Programmable Gain Interrupt Operation Capability
Optional Analog Output Channels

## OUTPUT SUBSYSTEMS

8 High Current Logic Driver Outputs
4 or 8 Analog Output Channels
Detailed User's Guide

## SERIES DESCRIPTION

The RTI-1240 Series are complete, 12 -bit resolution, analog I/O subsystems which are electrically and mechanically compatible with the Texas Instruments 16 -bit TM-990/100M single board microcomputer. The series is comprised of an input board, two output boards, and a combination I/O board; each of which interfaces to the microcomputer as a block of 8 or 16 address locations (memory mapped interface). All data bus, control bus and address bus connections to the microcomputer are made by simply plugging the board into the computer card cage. The analog signals connect at the opposite board edge from the digital bus connector.
Many additional capabilities, features and options are included to reduce both the hardware and the software effort required in interfacing analog signals to the microcomputer. The designer is then free to spend more time and effort on the particular application instead of on designing basic building block functions.

## RTI-1240 ANALOG INPUT SUBSYSTEM

The basic function of the RTI-1240 is to acquire signals and present them to the microcomputer in digital form. The design is comprised of a protected input multiplexer, either a resistor or a software programmable gain instrumentation amplifier, a sample and hold amplifier, a 12 -bit A/D converter and the associated digital interface logic.


The RTI-1241 has two 12-bit resolution D/A converters (DAC's) providing up to $\pm 10 \mathrm{~V}$ analog output in several ranges. The input coding and output range of each DAC are independently selectable by wire-wrap jumpers.
The +10 V reference for the DAC's is located on-board. However, should the user desire, an external reference between +1 V and +10 V may be used.

The two analog output channels can also be ordered with optional $4-20 \mathrm{~mA}$ current loop outputs for use in process and industrial control applications. These voltage to current (V/I) converter modules ( $\mathrm{P} / \mathrm{N} 0 \mathrm{O} 08$ ) meet all the requirements of ISA-S50.1 for Type 3, Class L, non-isolated $\mathbf{4 - 2 0 m A}$ current loop transmitters.

## RTI-1242 AND RTI-1243 OUTPUT SUBSYSTEMS

The RTI-1242 and 1243 output subsystems provide 4 or 8 channels of analog output and 8 high current, logic driver outputs.
The eight digital outputs are software controlled, open collector, drivers capable of 300 mA maximum sink current and voltages up to +30 V . They can be used to provide "on/off" system functions for relay, solenoid, and valve control.
The RTI-1242 and RTI-1243 have four or eight 12-bit DAC's respectively. Each DAC's input code and output range is independently selectable.

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and nominal supply voltage)


FEATURES
Complete Analog I/O Subsystems
Digital Equip. Corp. 16-Bit LSI-11/2 and 11/23 Compatibility
Memory Mapped I/O Interface
12-Bit Resolution and Accuracy
Single +5 V Power Requirement
4-20mA Current Loop I/O Capability
Convenient Wire Wrap Feature Selection
RTI-1250 Analog Input Subsystem
16 Input Channels - Expandable On-Board to 32 Channels Input Overvol tage Protection to $\pm 35$ Volts
Resistor or Software Programmable Gain Amplifier
Software Control of Interrupt, Channel Scanning and External Trigger
RTI-1251 Analog I/O Subsystem
16 Input Channels and 2 12-Bit Analog Output Channels
Four Quadrant Multiplying DAC's
On-Board Reference
RTI-1252 Analog Output Subsystem
2- or 4-, 12-Bit Analog Output Channels
Field Expandable from 2 to 4 DAC Outputs
4 High Current Digital Logic Drivers
Optional 4-20mA Current Loop Outputs
Optional DAC and Logic Driver Reset

## SERIES DESCRIPTION

The RTI-1250 Series products are complete, 12-bit resolution, analog I/O subsystems which are electrically and mechanically compatible with the Digital Equipment Corp. LSI-11, LSI-11/2, and LSI-11/23 single board microcomputers. The serics is comprised of an input only board, an output only board, and a combination I/O board; each of which interfaces to the microcomputer as a block of 4 address locations (memory mapped interface). All bus connections to the microcomputer are made by simply plugging the board into the computer card cage. The analog signals connect at the opposite board edge from the digital bus connector.
Many additional capabilities, features and options are included to reduce both the hardware and software effort required to interface analog signals to the microcomputer.

## RTI-1250 ANALOG INPUT SUBSYSTEM

The basic function of the RTI-1250 is to convert analog signals into a digital format and to present this digital data to the microcomputer. The design includes a protected input multiplexer for switching up to 32 single-ended inputs, either a software or resistor programmable gain instrumentation amplifier, a sample and hold amplifier, a 12-bit A/D converter and the associated digital interface logic.


## RTI-1251 COMBINATION ANALOG I/O SUBSYSTEM

The RTI-1251 provides 16 channels of analog input and two channels of 12-bit analog output.
The RTI-1251 has two 12 -bit resolution multiplying D/A converters (MDAC's) providing up to $\pm 10 \mathrm{~V}$ analog output in several ranges. The input coding and output range of each MDAC are independently selectable by wire-wrap jumpers.
A -5 V and a -10 V reference for the MDAC's are located onboard. However, should the user desire, an external reference or signal between -10 V and +10 V may be used for multiplying applications for each MDAC.

## RTI-1252 OUTPUT SUBSYSTEM

The RTI-1252 output subsystems provide either 2 or 4 channels of analog output, and 4 high current logic driver outputs. The 2 channel board (RTI-1252-2) may be expanded to either 3 or 4 channels by purchasing option 0A12.
Each DAC's input code and output range are independently selectable. Optional $4-20 \mathrm{~mA}$ current loop outputs are available for use in process and industrial control applications. These socketed voltage to current (V/I) converter modules ( $\mathrm{P} / \mathrm{N}$ 0A08) meet all the requirements of the ISA-S50.1 standard for Type 3, class $L$, nonisolated $4-20 \mathrm{~mA}$ current loop transmitters.
The four digital outputs are software controlled, open collector drivers capable of 300 mA maximum sink current and sustaining voltages up to +30 V . They can be used to provide "on/ off" system functions for relay, solenoid, and valve control.


# Testers for Linear Circuits 

## BIG SYSTEM PERFORMANCE IN A BENCHTOP SYSTEM AT $1 / 4$ THE PRICE

The LTS-2000 is an easy-to-use, flexible linear test system that allows you to test any component to the manufacturer's own specifications-ADS's, DAC's and linear amplifiers including op amps, voltage regulators, current regulators, voltage comparators, voltage followers, current mirror op amps, instrumentation and isolation amplifiers and similar devices. Future system capabilities will include such data acquisition components as multipliers, dividers, log amplifiers, CMOS switches and more.

Far more than a simple tester, the LTS-2000 is a powerful instrument you can use for basic go/no-go testing, for component selection and grading, for engineering analysis, for qualification testing, or as a diagnostic tool for component evalution. Test results are immediately displayed and printed on the standard LTS-2000, and full reports, including statistical analysis are available through the RS232 ports.
We've included features in the LTS-2000 that you would expect to find only in "big systems": a software-controlled automatic handler interface, IEEE-488 interface, integral printer, integral statistical analysis package, and "big system" performance.
The LTS-2000 is the only compact linear test system that offers these kinds of "big system" advantages at less than $1 / 4$ the "big system" price.

## EASY TO USE SOFTWARE AND HARDWARE

Your Test Supervisor can set up the LTS-2000 in minutes by using either a program from the device library, or the complete test menu of fill-in-the-blanks software. Prompts for each step of the fill-in-the-blanks test programs are conveniently displayed directly over the associated function switches. Your Test Supervisor just plugs in the appropriate Family Board Module (ADC, DAC or linear amplifier) and socket module, and the LTS-2000 is ready to go.
The operator just plugs in the device and presses the Go but-ton-the LTS-2000 does the rest.

Standard test programs can be easily altered to suit your needs. Select the tests you want-arrange them in the order you want. There's a full edit capability included too, so that you can change test parameters easily and quickly.
The system hardware is as easy to use as the system software. The large character digital display, the slope of the operator panel, the arrangement of the keyboard and switches are all human-engineered to ensure maximum throughput and minimum operator fatigue. This attention to detail is carried throughout the system. The socket assemblies, including the
do-it-yourself socket assembly which accommodates a variety of device packages, can be assembled quickly and easily. There's no need to solder in a lot of pins-the connector included with the socket assemblies is soldered in for you. Just a few jumpers are all that is required.

## SPECIFICATIONS

Accuracy: Overall measurement accuracy greater than 16 bits.
Sample Test Specifications:
Op Amps:
Gain Bandwidth Product to 100 MHz
Slew Rate to $1000 \mathrm{~V} / \mu \mathrm{s}$
Input Bias•Current from 10fA
Voltage Regulators (Fixed, Adj., Positive, Negative, Dual
Tracking):
Load Current to 15 Amp
Load Reg to $0.01 \% / V_{\text {OUT }}$
DAC's and ADC's:
Accuracy to 12 bit
Resolution to 16 bit
CPU: TI, TM990-101, 16 bit
Memory: TI, TM990/203, 64Kb RAM
Storage: $5-1 / 4^{\prime \prime}$ Floppy Disk, 92 Kb capacity
Display: 40 character, dot matrix
Operator Keyboard: 30 alpha-numeric keys for data entry 6 fixed function keys
5 programmable function keys with indicator lights
Strip Printer: 20-column, alpha-numeric thermal printer
Power Requirements: Switch selectable, 115 V ac or 230 V ac $50 \mathrm{~Hz} / 60 \mathrm{~Hz} 250$ watts

Dimensions: 48 cm wide $\times 66 \mathrm{~cm}$ deep $\times 31 \mathrm{~cm}$ high $19^{\prime \prime}$ wide $\times 26^{\prime \prime}$ deep $\times 12^{\prime \prime}$ high
Weight: 39 Kgs
75 lbs
Operating Temperature: $+10^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$
Humidity: Noncondensing
Options:
Printer: TI Model 820KSR, $150 \mathrm{char} / \mathrm{sec} / 132 \mathrm{col}$ 110 to 9600 baud
CRT Terminal: Perkin-Elmer Model 550
$12^{\prime \prime}$ diagonal screen,
24 lines of 80 char/line
Full 128 char ASCII, 110 to 9600 baud

Large, easy-to-read programmable display for pass/fail informstron, messages, binming, grading, etc.

Floppy disk for operating system, mass storage of data, user programs, and ADI supplied programs.

Uni-directional RS232 port for optional printer.

Handler interface for handler control signals.

Bidirectional RS232 port for communicating with an RS232 device.

Function switches can be programmed to select category from prompt on display.


Plug-in Family Board Module (ie., A/D, Op Amp, D/A)

Go button-Operator installs device in the socket and merely pushes the button. The LTS-2000 does the rest.


Keyboard for entering data to fill in the blanks on ADI supplied device programs.

## Modular AC/DC Power Supplies

Analog Devices ac/dc Power Supplies are designed to provide OEM's and circuit designers with a broad line of high reliability, regulated and short circuit protected power supplies at low overall cost. These modules are available with 5 volt to 12 volt outputs (single, dual and triple) and current ratings from 25 mA to 2 amps . Most Analog Devices' Power Supplies are available from stock in both large and small quantities. Substantial discounts apply on quantity orders.

## ADVANTAGES

Packaged circuit modules have found wide acceptance. Engineers have discovered the convenience and economy of plugin building blocks . . . op amps, logic cards, miniature A/D and D/A converters are now available in wide varieties. Now a complete line of modular power supplies is available from Analog Devices. These encapsulated units are shipped ready to use, at prices below the internal manufacturing cost of most OEM users.

## TRIPLE OUTPUT SUPPLIES - NEW

Analog Devices offers two new triple output ac/dc designs which are particularly useful in A/D, D/A and signal conditioning applications. Using a triple output supply is often less expensive than purchasing two separate supplies and also saves on space.
Model 923 is designed to provide power to data acquisition systems as well as A/D and D/A converters. The $\pm 15 \mathrm{~V}$ @ $\pm 100 \mathrm{~mA}$ outputs can drive linear circuits such as op amps, while the +5 V @ 500 mA output can power the digital logic.
Model 2B35 is designed to provide regulated excitation to transducers such as strain gages, pressure transducers or load cells, as well as $\pm 15 \mathrm{~V}$ power for amplifiers and other analog circuits. The single-resistor programmable transducer excitation output may be operated in two modes: constant voltage, providing a +1 V to +15 V output or a constant current, adjustable from $100 \mu \mathrm{~A}$ to 10 mA .

## AC/DC POWER SUPPLIES FEATURES

- Current limited short circuit protection
- PC mounted and chassis mount designs
- Single, dual and triple output designs
- Current outputs of 25 mA to 500 mA for dual output supplies, 250 mA to 2 A for single output supplies
- Free-air convection cooling-no external heat sink required

GENERAL SPECIFICATIONS FOR ALL MODELS
Input Voltage: 105 V ac to 125 V ac, 50 to 400 Hz
Temperature Coefficient: $0.02 \% /{ }^{\circ} \mathrm{C}$
Input Isolation: $\mathbf{5 0}$ megohms
Breakdown Voltage: 500V rms, minimum
Operating Temperature: $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$
Operating at elevated temperatures may require derating. Consult factory.
Storage Temperature: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Short Circuit Protection: All of the ac/dc Power Supplies employ current limiting. They can withstand substantial overload including direct shorts. Prolonged operation should be avoided since excessive temperature rises will occur.

## Modular DC/DC Converters

Analog Devices' compact dc-dc converters satisfy a wide variety of floating power requirements in analog (Computational Circuits, Op Amps, Instrumentation Amps) and digital (a-d/d-a) applications. Available in three power levels of 1.8 watt (models 949), 4.5 watt (models 940, 941, 943, 945 and 953) and 12 watt (model 951), these designs offer accurate ( $\pm 0.05 \%$ max error), regulated outputs with very low noise. Most models are high efficiency (typically over 60\% at full load) that feature complete 6 -sided continuous shielding for EMI/RFI protection.

## DUAL OUTPUT MODELS

Logic to analog power conversion is available with models 940 , 941,949 and 951 . These modules deliver floating power ( $\pm 12 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ ) from logic power sources ( +5 V ). This permits analog networks to be separated from digital systems in order to avoid intersystem grounding problems. Model 945 derives regulated $\pm 15 \mathrm{~V}$ outputs from any combination of inputs between 23 and 31 volts. The 945 can be powered from dual 12 volt, dual 15 volt, +24 volt or +28 volt power supplies.


$$
\text { Block Diagram - Models 940, 941, 945, } 951 \text { and } 953
$$

## DC/DC CONVERTERS FEATURES

- Inaudible ( $>20 \mathrm{kHz}$ ) converter switching frequency
- Continuous, Six-Sided EMI/RFI shielding except on model 949
- Free air convection cooling-no external heat sink or specification derating is required over operating temperature range
- Output short circuit protection(either output to common) for at least 8 hrs . at $\mathrm{T}_{\mathrm{A}}=+71^{\circ} \mathrm{C}$
- Automatic restart after short condition removed
- Automatic starting with reverse current injected into outputs


## GENERAL SPECIFICATIONS FOR ALL MODELS

Line Regulation-full range : $\pm 0.05 \% \max ( \pm 1 \% \max , 949)$
Load Regulation-no load to full load: $\pm 0.05 \% \max$
( $\pm 0.5 \%$ max, 949 )
Output Noise and Ripple: 1 mV rms max ( 2 mV rms max, 949) Breakdown Voltage: 500 V dc minimum
Input Filter Type: $\pi$ (except model 949)
Operating Temperaturé Range: $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$
Storage Temperature Range : $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$

## MODULAR AC/DC POWER SUPPLIES

SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ and 115 V ac 60 Hz unless otherwise noted)

| Type | Model | Output <br> Voltage <br> Volts | Output Current mA | Line Reg. <br> Max <br> \% | Load Reg. <br> Max <br> \% | Output <br> Voltage <br> Error Max | Ripple and Noise mV rms Max | Inches Dimensions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 915 | $\pm 15$ | $\pm 25$ | 0.2 | 0.2 | $\pm 1 \%$ | 1 | $3.5 \times 2.5 \times 0.875$ |
|  | 904 | $\pm 15$ | $\pm 50$ | 0.02 | 0.02 | $\begin{aligned} & +200 \mathrm{mV} \\ & -0 \mathrm{mV} \end{aligned}$ | 0.5 | $3.5 \times 2.5 \times 0.875$ |
|  | 902 | $\pm 15$ | $\pm 100$ | 0.02 | 0.02 | $\begin{aligned} & +300 \mathrm{mV} \\ & -0 \mathrm{mV} \end{aligned}$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  | 902-2 | $\pm 15$ | $\pm 100$ | 0.02 | 0.02 | $\begin{aligned} & +300 \mathrm{mV} \\ & -0 \mathrm{mV} \end{aligned}$ | 0.5 | $3.5 \times 2.5 \times 0.875$ |
|  | 920 | $\pm 15$ | $\pm 200$ | 0.02 | 0.02 | $\begin{aligned} & +300 \mathrm{mV} \\ & -0 \mathrm{mV} \end{aligned}$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  | 925 | $\pm 15$ | $\pm 350$ | 0.02 | 0.02 | $\pm 1 \%$ | 0.5 | $3.5 \times 2.5 \times 1.62$ |
|  | 921 | $\pm 12$ | $\pm 240$ | 0.02 | 0.02 | $\begin{aligned} & +300 \mathrm{mV} \\ & -0 \mathrm{mV} \end{aligned}$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  | 906 | 5 | 250 | 0.02 | 0.04 | $\pm 1$ | 1 | $3.5 \times 2.5 \times 0.875$ |
|  | 903 | 5 | 500 | 0.02 | 0.04 | $\pm 1$ | 1 | $3.5 \times 2.5 \times 1.25$ |
|  | 905 | 5 | 1000 | 0.02 | 0.05 | $\pm 1$ | 1 | $3.5 \times 2.5 \times 1.25$ |
|  | 922 | 5 | 2000 | 0.02 | 0.05 | $\pm 1$ | 1 | $3.5 \times 2.5 \times 1.62$ |
|  | 923 | $\pm 15$ | $\pm 100$ | 0.02 | 0.02 | $\pm 1$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  |  | +5 | 500 | 0.02 | 0.05 | $\pm 1$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  | 2B35J | $\pm 15$ | $\pm 65$ | 0.08 | 0.1 | $(-0,+300 \mathrm{mV})$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  | 2B35J | +1 to $+15^{*}$ | 125 | 0.08 | 0.1 | * | 0.25 | $3.5 \times 2.5 \times 1.25$ |
|  | 2B35K | $\pm 15$ | $\pm 65$ | 0.01 | 0.02 | $(-0,+300 \mathrm{mV})$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  |  | +1 to $+15^{*}$ | 125 | 0.01 | 0.02 | * | 0.25 | $3.5 \times 2.5 \times 1.25$ |
|  | 952 | $\pm 15$ | $\pm 100$ | 0.05 | 0.05 | $\pm 2$ | 1 | $4.4 \times 2.7 \times 1.44$ |
|  | 970 | $\pm 15$ | $\pm 200$ | 0.05 | 0.05 | $\pm 2$ | 1 | $4.4 \times 2.7 \times 1.44$ |
|  | 973 | $\pm 15$ | $\pm 350$ | 0.05 | 0.05 | $\pm 2$ | 1 | $4.4 \times 2.7 \times 2.00$ |
|  | 975 | $\pm 15$ | $\pm 500$ | 0.05 | 0.05 | $\pm 2$ | 1 | $4.4 \times 2.7 \times 2.00$ |
|  | 955 | 5 | 1000 | 0.05 | 0.15 | $\pm 2$ | 2 | $4.4 \times 2.7 \times 1.44$ |

${ }^{*}$ Resistor Programmable

## MODULAR DC/DC CONVERTERS

SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ over the full range of input voltages unless otherwise noted)

| Model | Output <br> Voltage <br> Volts | Output <br> Current mA | Input <br> Voltage <br> Volts | Input <br> Voltage <br> Range <br> Volts | Input <br> Current <br> Full Load | Output <br> Voltage <br> Error Max | Temperature Coefficient $1^{\circ} \mathrm{C}$ Max | Efficiency <br> Full Load <br> Min | Dimensions Inches |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 943 | 5 | 1000 | 5 | 4.65/5.5 | 152A | $\pm 1 \%$ | $\pm 0.02 \%$ | 62\% | $2.0 \times 2.0 \times 0.375$ |
| 941 | $\pm 12$ | $\pm 150$ | 5 | 4.65/5.5 | 1.17A | $\pm 0.5 \%$ | $\pm 0.01 \%$ | 58\% | $2.0 \times 2.0 \times 0.375$ |
| 949 | $\pm 15$ | $\pm 60^{*}$ | 5 | $4.65 / 5.5$ | 0.6A | $\pm 2 \%$ | $\pm 0.03 \%$ | 58\% | $2.0 \times 1.0 \times 0.375$ |
| 940 | $\pm 15$ | $\pm 150$ | 5 | 4.65/5.5 | 1.35A | $\pm 0.5 \%$ | $\pm 0.01 \%$ | 62\% | $2.0 \times 2.0 \times 0.375$ |
| 953 | $\pm 15$ | $\pm 150$ | 12 | 11/13 | 0.6A | $\pm 0.5 \%$ | $\pm 0.01 \%$ | 62\% | $2.0 \times 2.0 \times 0.375$ |
| 945 | $\pm 15$ | $\pm 150$ | 28 | 23/31 | 250 mA | $\pm 0.5 \%$ | $\pm 0.01 \%$ | 61\% | $2.0 \times 2.0 \times 0.375$ |
| 951 | $\pm 15$ | $\pm 410$ | 5 | 4.65/5.5 | 3.7A | $\pm 0.5 \%$ | $\pm 0.01 \%$ | 62\% | $3.5 \times 2.5 \times 0.88$ |

[^71]Analog Devices provides a wide array of FREE technical publications. These include data sheets for all products, catalogs, Application Notes and Guides, and two serial publications: Analog Productlog, a digest of new-product information, and Analog Dialogue, our technical journal, with in-depth discussions of products, technologies, and applications.
In addition to the free publications, three technical handbooks and a set of Analog-Digital Conversion Notes are available at reasonable cost. The most-recent of these books is the Transducer Interfacing Handbook, published in Spring, 1980.
A brief description of this literature appears below. If you would like copies, or if you want to receive Analog Productlog and Analog Dialogue, please get in touch with Analog Devices or your nearby sales office.

## CATALOGS

DATA ACQUISITION PRODUCTS CATALOG (this book)
Eight-hundred-eighty page book of data sheets for all Analog Devices circuit cards and components recommended for new designs.
DIGITAL PANEL INSTRUMENT CATALOG
Ninety-six-page data book for Analog Devices digital panel instruments and signal conditioning products.
POWER SUPPLY CATALOG (Short Form)
A concise eight-page brochure which describes and specifies Analog Devices ac to dc and dc to dc power supplies.

SYNCHRO CONVERTER SHORT-FORM GUIDE
Twelve pages of specifications and application material relative to synchro-to-digital and digital-to-synchro converters.
INTEGRATED CIRCUIT CHIPS FOR PRECISION HYBRIDS One-hundred-twenty pages of support information for Analog Devices' precision chip program ( 55 products).

## APPLICATION NOTES AND GUIDES

## ISOLATION AND INSTRUMENTATION AMPLIFIER DESIGNERS GUIDE

This guide explains, in detail, the differences between isolation and instrumentation amplifiers, and the applications for which each type is optimized ( 24 pages).

## MULTIPLIER (Analog) APPLICATION GUIDE

Over 30 workable applications for the ubiquitous multiplier. Circuits, specifications and theory ( 50 pages).

## APPLICATION GUIDE TO CMOS MULTIPLYING D TO A CONVERTERS

This 44-page guide includes detailed information on the internal design and successful application of CMOS MDACs. Typical circuits discussed include measurement, function generation, programmable filters, and audio control.

## VOLTAGE TO FREQUENCY CONVERTER APPLICATION NOTES

Twenty-four pages of V to F converter applications.
A USER'S GUIDE TO IC INSTRUMENTATION AMPLIFIERS Application note tells how they work, explains their specifica-

tions and provides an example of error budget computation (12 pages).
AN IC AMPLIFIER USER'S GUIDE TO DECOUPLING, GROUNDING, AND MAKING THINGS GO RIGHT FOR A CHANGE (8 pages)
A down-to-earth application note on the often ignored topic of ground management in combined analog and digital systems.

## UNDERSTANDING HIGH SPEED (Video) A/D CONVERTER SPECIFICATIONS

A sixteen-page profusely illustrated application note. BOOKS
TRANSDUCER INTERFACING HANDBOOK (1980) A Guide to Analog Signal Conditioning Edited by D. H. Sheingold
A book for the electronic engineer who must interface temperature, pressure, force, level or flow transducers to electronics, these 260 pages tell how transducers work-as circuit elementsand how to connect them to electronic circuits for effective processing of their signals. This includes excitation, isolation, amplification, linearization, filtering, multiplexing, offsetting and display. The viewpoint is that of the practical, working scientist, engineer, or technician. Hardcover \$14.50

MICROPROCESSOR SYSTEMS HANDBOOK (1977)
by Dr. D. Pbilip Burton and Dr. A. L. Dexter
Two hundred pages of concise explanation of microprocessor hardware and software, and how to interface to A/D and D/A converters.

Hardcover \$9.50
ANALOG-DIGITAL CONVERSION NOTES (1977) Edited by D. H. Sheingold
A 250-page guide to A/D and D/A converters and their applications, illustrated by more than 275 diagrams and tables.
$\$ 5.95$
NONLINEAR CIRCUITS HANDBOOK (1974)
Edited by D. H. Sheingold
A 540-page guide to multiplying and dividing, squaring and rooting, rms-to-dc conversion, and multifunction modules with 325 illustrations. You will uncover the principles, circuitry, performance, specifications, testing, and application of these devices. $\$ 5.95$

# WORLDWIDE SERVICE DIRECTORY North America 

MODULES, INTEGRATED CIRCUITS AND PANEL INSTRUMENTS:


#### Abstract

ALABAMA 205 536-1506 • ALASKA 617 329-4700 • ARIZONA 602 949-0048 ARKANSAS 214 231-5094 - CALIFORNIA* Southern 714 842-1717; Northern 415 969-8525 - COLORADO 303-494-3351 • CONNECTICUT Fairfield County 516 673-1900; All Others 617 329-4700 • DELAWARE 215 643-7790 • FLORIDA 305 855-0843 • GEORGIA 205 536-1506• HAWAII 714 842-1717• IDAHO Idaho Co. \& North 206 767-3870; South of Idano Co. 801 484-3365 • ILLINOIS 312 894-3300*; Northern 312 446-9085; Southern 314 725-5361 • INDIANA 317 244-7867 • IOWA 312 446-9085 • KANSAS Shawnee Mission 913 888-3330; Wichita 316 945-5501 • KENTUCKY Western 317 244-7867; Eastern 617 329-4700• LOUISIANA 713 664-6704 • MAINE 617 329-4700 • MARYLAND 301 953-7580 • MASSACHUSETTS 617 329-4700 • MICHIGAN 313 882-1717 • MINNESOTA 612 835-2414 • MISSISSIPPI 205 536-1506 • MISSOURI 314 725-5361 • MONTANA 801 484-3365 • NEBRASKA 913 888-3330 • NEVADA Clark County 505 262-1416; All Others 415-969-8525 • NEW HAMPSHIRE 617 329-4700 • NEW JERSEY Northern 516 673-1900; Southern 215 643-7790 • NEW MEXICO 505 262-1416 • NEW YORK New York City Area and Poughkeepsie 516 673-1900; Syracuse 315 454-9314 or From Area Codes $315,518,607,716$ only call toll free $800962-5701$ • NORTH CAROLINA 919 373-0380 • NORTH DAKOTA 612 835-2414 • OHIO Worthington* 614 764-8795; Cleveland 216 261-5440; Dayton 513 426-5551 • OKLAHOMA 214 231-5094 • OREGON 206 767-3870 • PENNSYLVANIA Eastern and Central 215 643-7790,* Western 412 823-0932 • RHODE ISLAND 617 329-4700 • SOUTH CAROLINA 919 373-0380 • SOUTH DAKOTA 612 835-2414 • TENNESSEE 205 536-1506• TEXAS EI Paso County 505 262-1416; Richardson* 214 231-5094; Houston* 713 664-6704 • UTAH 801 484-3365 • VERMONT 617 329-4700 • VIRGINIA 301 953-7580 • WASHINGTON 206 767-3870 • WEST VIRGINIA 412 823-0932• WISCONSIN 414 781-3763 • WYOMING 303 494-3351 • PUERTO RICO 617 329-4700 - CANADA Ottawa, Ontario 613 722-7667; Point Claire, Quebec 514 694-5343; West Vancouver, B.C. 604 926-3411; Mississauga, Ontario 416 625-7752 * Factory direct sales offices.


## MACSYM AND MICROCOMPUTER INTERFACE BOARDS:


#### Abstract

ALABAMA 205 536-1506• ALASKA 714 842-1717• ARIZONA 602 994-1285• ARKANSAS 713 664-6704 • CALIFORNIA MACSYM: 714 842-1717*; RTI: Southern 714 842-1717; RTI: Northern 415 969-8525 • COLORADO 303 494-3351• CONNECTICUT 203 229-6201 • DELAWARE 301 766-6374 • FLORIDA 305 855-0843 - GEORGIA 205 536-1506 • HAWAII 714 842-1717 • IDAHO Northern 206 767-3870; Southern 303 494-3351 • ILLINOIS 312 894-3300*; Northern 312 283-0713; Southern 314 569-1406 • INDIANA 317 844-0114 • IOWA Northern 612 835-4818; Southern 314 569-1406 • KANSAS 913 649-6996 • KENTUCKY Eastern 313 437-2705; Western 913 649-6996 - LOUISIANA 713 664-6704 • MAINE MACSYM: 617 246-1590; RTI: 617 329-4700* • MARYLAND 301 766-6374 • MASSACHUSETTS MACSYM: 617 246-1590; RTI: 617 329-4700* • MICHIGAN 313 437-2705 • MINNESOTA 414 545-8400 • MISSISSIPPI 205 536-1506 • MISSOURI 314 569-1406 • MONTANA 303 494-3351 • NEBRASKA 913 649-6996 • NEVADA Northern 415 948-4563; Southern 213 673-4300 • NEW HAMPSHIRE MACSYM: 617 246-1590; RTI: 617 329-4700* • NEW JERSEY Northern 201 785-4450; Southern 215 675-3082 • NEW MEXICO 801 484-3365 • NEW YORK Northern 716 385-1681; Southern 201 785-4450 • NORTH CAROLINA 919 373-0380 • NORTH DAKOTA 612 835-4818• OHIO Western and Southern 313 437-2705; Eastern 216 562-3228 • OKLAHOMA 713 664-6704 • OREGON 206 767-3870 • PENNSYLVANIA Eastern 215 674-3082; Western 216 562-3228 • RHODE ISLAND MACSYM: 617 246-1590; RTI: 617 329-4700* • SOUTH CAROLINA 919 373-0380 • SOUTH DAKOTA 612 835-4818• TENNESSEE 205


536-1506 • TEXAS MACSYM: 713 664-6704*; RTI: Houston 713 664-6704*; RTI: Dallas 214 231-5094* • UTAH 801 484-3365 • VERMONT MACSYM: 617 246-1590; RTI: 617 329-4700* • VIRGINIA 301 766-6374 • WASHINGTON 206 767-3670 • W. VIRGINIA 216 562-3228 • WISCONSIN 414 545-8400 • WYOMING 303 494-3351 - CANADA Ottawa, Ontario 613 722-7667; Point Claire, Quebec 514 694-5343; West Vancouver, B.C. 604 926-3411; Mississauga, Ontario 416 625-7752
*Factory direct sales offices.

## Overseas

ARGENTINA: Rayo Electronica 37-9890• AUSTRALIA*: Parameters Pty. Ltd. 02/43 93 288, 03/90 7444 • AUSTRIA*: Walter Rekirsch elektronische 347646 • BELGIUM*: Analog Devices Benelux 031/37 4803 • BRAZIL: Artimar Ltd. 228-7361• CMEA COUNTRIES: International Electronics Company, Vienna, Austria 0222/859304 - DENMARK*: Analog Devices APS 02/84 5800 • FINLAND*: SW-Instruments 90-738265 • FRANCE*: Analog Devices S.A. 687-3411, 760582 15, 614111 81, 33260761 • HOLLAND*: Analog Devices Benelux 076/879251 • INDIA: Darbari Industries (Agencies) 3385 • IRELAND: Analog Devices B.V. 061/44699 • ISRAEL*: Analog Devices, Ltd. 052-21023 • ITALY*: Dott. Ing. Giuseppe DeMico S.p.A. 02/653 131, $051 / 5556$ 14, 049/65 29 09, 06/31 62 04, 011/65 03271 • JAPAN*: Analog Devices of Japan, Inc. 03/263 68 26, 063721814 • MALAYSIA: General Engineers Corp. Pte. Ltd. • NEW ZEALAND: W. Arthur Fisher Ltd. 595-525, 850-243, 67-692 • NORWAY*: Estronic 02/78 6010 • PAKISTAN: Superior Electronic Assocs. 613655 - ROMANIA: Analog Devices SA, Switzerland 022/31 57 60, 01/840 0777 • SINGAPORE: General Eng. Corp. Pte. Ltd. 2714081 • SOUTH AFRICA*: L'Electron (pty.) Ltd. 786-5150 • SPAIN*: Interface S.A., 93/3017851, 051/55 56 14, 049/65 29 09, 06/31 62 04, 011/65 03271 • SWEDEN*: NAXAB 08/98 5140 • SWITZERLAND*: Analog Devices SA 022/31 57 60, 01/840 0777 • TAIWAN: Yuan Kong Enterprises Ltd. 331-8833 • THAILAND: Dynamic Supply Eng. R.O.P. 3914434 • TURKEY: Simge Ltd. 297744 • UNITED KINGDOM*: Analog Devices Ltd. 01/941 0466 • WEST GERMANY*: Analog Devices GmbH 089/530319, 04 187/381, 0721/616075, 030/31 64 41, 0221/68 $6006 \bullet$ YUGOSLAVIA: Analog Devices SA, Switzerland 022/31 57 60, 01/840 0777

[^72]$1$

WORLDWIDE HEADQUARTERS
Route One Industrial Park, P.O. Box 280, Norwood, Massachusetts 02062 U.S.A.


[^0]:    *In addition to the products listed here, which are recommended for new designs, a number of older products are still available; data sheets are available upon request.

[^1]:    *In the AD510, the compensating capacitor is bonded to the header, alongside the monolithic amplifier chip.

[^2]:    ${ }^{1}$ The maximum desirable junction temperature of the AD101A is $+150^{\circ} \mathrm{C}$; that of the AD201A, AD301A and AD301AL is $+100^{\circ} \mathrm{C}$. For operating at elevated temperatures, devices must be derated based upon a thermal resistance of $+150^{\circ} \mathrm{C} / \mathrm{W}$, junction to ambient, or $+45^{\circ} \mathrm{C} / \mathrm{W}$, junction to case. The thermal resistance of the Dual In-Line package is $+160^{\circ} \mathrm{C} / \mathrm{W}$, junction to ambient.
    ${ }^{2}$ For supply voltages less than $\pm 15 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
    ${ }^{3}$ For the AD301A and AD301AL continuous short circuit is allowed for case temperatures to $+70^{\circ} \mathrm{C}$ and ambient temperatures to $+55^{\circ} \mathrm{C}$.
    ${ }^{4}$ Unless otherwise specified, these specifications apply for supply voltages and ambient temperatures of $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the AD101A $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ and $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for the AD201AH ( 0 to $+70^{\circ} \mathrm{C}$ for the AD201AN), and $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ and 0 to $+70^{\circ} \mathrm{C}$ for the AD301A and AD301AL.
    Specifications subject to change without notice.

[^3]:    *Specifications same as AD5 15 J .

[^4]:    *Specifications same as Model 50J.
    **Specifications same as Model 51A.
    ${ }^{1}$ Short circuit protected to ground.
    ${ }^{2}$ Analog Devices' part number 79PR1K.
    ${ }^{3}$ Recommended power supply ADI Model $920, \pm 15 \mathrm{~V}$ @ 200 mA .
    ${ }^{4}$ Models 51 A and 51 B have an operating temperature range of $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ when operating in the differential mode.
    Specifications subject to change without notice.

[^5]:    *Specifications same as model 235 J .
    ${ }^{1}$ Externally adjustable to zero.
    ${ }^{2}$ Recommended power supply, Analog Devices model 904, $\pm 15 \mathrm{~V}$ dc © 50 mA .
    Specifications subject to change without notice.

[^6]:    - New product since the 1979 Data Acquisition Products Catalog Supplement.

[^7]:    1 'Isolation and Instrumentation Amplifiers Designer's Guide, 1978 edition, available upon request.
    2 "A User's Guide to IC Instrumentation Amplifiers," by J. Riskin, 1978, available upon request.
    ${ }^{3}$ Transducer Interfacing Handbooks, D.H. Sheingold, ed., 1980, \$14.50, Analog Devices, Inc., P.O. Box 796, Norwood, MA 02062.
    *In Model 612, sense is internally connected to the output terminal.

[^8]:    ${ }^{4}$ There is a good explanation of the specification of offset in instrumentation amplifiers in ANALOG DIALOGUE 6-2 (1972), p. 14

[^9]:    ${ }^{1}$ For further details, refer to "An I.C. User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change," by A. Paul Brokaw. This application note is available from Analog Devices without charge upon request.

[^10]:    -Specifications same as AD522A.
    ${ }^{* *}$ Specifications same as AD522B.
    Specifications subject to change without notice.

[^11]:    *Specifications same as 612A.

[^12]:    *Examples of such requirements may be found in UL STD 544 and SWC (Surge Withstand Capability) in IEEE Standard for Transient Voltage Protection 472-1974.
    ${ }^{1}$ Analog Devices Isolation and Instrumentation Amplifiers Designer's Guide" (1978)
    ${ }^{2}$ Sheingold, D.H., ed. Transducer Interfacing Handbook-A guide to analog signal conditioning. Norwood MA 02062 (P.O. Box 796): Analog Devices, Inc., 1980, \$14.50.

[^13]:    $\dagger$ Letter suffixes denote temperature range and performance grade. $\mathrm{J} / \mathrm{K} / \mathrm{L}$ are specified for
    0 to $+70^{\circ} \mathrm{C} ; \mathrm{A} / \mathrm{B}$ are specified for $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{S} / \mathrm{T}$ are specified for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
    \#Monolithic chips available with guaranteed performance for precision hybrids. Chip catalog
    available upon request.
    *Data sheet available upon request.

[^14]:    ${ }^{1}$ Multiplier Application Guide, available upon request
    ${ }^{2}$ Nonlinear Circuits Handbook, D. H. Sheingold, ed., 1976, 536pp., \$5.95, P.O. Box 796, Norwood MA 02062
    ${ }^{3}$ Data sheet available upon request.

[^15]:    *These are general definitions. Further definitions are provided as footnotes to the specification tables; they should be read carefully.

[^16]:    *TO-100 metal can package

[^17]:    *See the AD535 Data Sheet for more details.

[^18]:    *Specifications same as Model 429A
    ${ }^{1}$ Recommended power supply Model 904 available from Analog Devices. Specifications subject to change without notice.

[^19]:    *Same specifications as 433J.
    ${ }^{1}$ Terminals short circuit protected to ground.
    ${ }^{2}$ Accuracy is specified in divide mode. Input range is 10 mV to 10 V for specified accuracy when connected as a multiplier.
    ${ }^{3}$ Error is defined as the difference between the measured output and the theoretical output for any given pair of specified input voltages. Specifications subject to change without notice.

[^20]:    *A decade is a $10: 1$ ratio, two decades is $100: 1$, etc. For example, if $K=2$, and the ratio is 10 , the magnitude of the output would be 2 V , and its polarity would depend on whether the ratio were greater or less than unity. If the input signal then changed by a factor of 1000 (3 decades), the output would change by 6 V .

[^21]:    ${ }^{1}$ Nonlinear Circuits Handbook, Analog Devices, Inc., 1974, 1976, 536 pp, edited by D. H. Sheingold, $\$ 5.95$; send check or complete Master-Charge data to P.O. Box 796, Norwood MA 02062

[^22]:    ${ }^{1}$ Use terminal 1 for $K=1 \mathrm{~V} /$ decade; terminal 2 for $\mathrm{K}=2 \mathrm{~V} /$ decade; terminals 1 or 2
    (shorted together) for $K=2 / 3 \mathrm{~V} /$ decade
    ${ }^{2}$ Specification is + for model 755 N ; for model 755 P
    ${ }^{3}$ No damage due to any pin being shorted to ground.
    ${ }^{4}$ Recommended power supply, model $904, \pm 15 \mathrm{~V}$ @ $\pm 50 \mathrm{~mA}$ output.
    Specifications subject to change without notice.

[^23]:    ${ }^{1}$ Nonlinear Circuits Handbook, Analog Devices, Inc., 1974, 1976, 536 pp , edited by D. H. Sheingold, $\$ 5.95$; send check or complete Master-Charge data to P.O. Box 796, Norwood MA 02062
    ${ }^{2}$ ANALOG DIALOGUE 9-3; 1975, pp 21-22

[^24]:    *Same as " J " grade performance.
    **Same as " $L$ " grade performance.
    ***Same as " S " grade performance.
    ioperational screening ("S or U/883") per MIL-STD-883A Method 5004.2, Class B; except that constant acceleration is 10 kg . (Method 2001, Condition B. Y1 Plane).
    ${ }^{2}$ Output voltage change as a function of temperature is determined using the box method. Each unit is tested at $\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}$ and $+25^{\circ} \mathrm{C}$. At each temperature $\mathrm{V}_{\text {OUT }}$ must fall within the rectangular area bounded by the minimum and maximum temperature and whose maximum VOUT value is equal to $V_{\text {OUT }}$ nominal plus or minus the maximum $+25^{\circ} \mathrm{C}$ error plus the maximum drift error from $+25^{\circ} \mathrm{C}$.

[^25]:    - New product since 1979 Data Acquisition Products Catalog Supplement

[^26]:    \#Monolithic chips with guaranteed specs available for precision hybrids. 120-page chip catalog available upon request.

[^27]:    $\dagger$ In addition to the devices listed here, an extensive line of digital panel instruments is offered. 96-page Digital Panel Instrument Catalog available upon request.

[^28]:    ${ }^{1}$ For a more detailed circuit description see M.P. Timko, "A TwoTerminal IC Temperature Transducer," IEEE J. Solid State Circuits, Vol. SC-11, p. 784-788, Dec. 1976.

[^29]:    ${ }^{1} \mathrm{~T}\left({ }^{\circ} \mathrm{C}\right)=\mathrm{T}\left({ }^{\circ} \mathrm{K}\right)-273.2$; Zero on the Kelvin scale is "absolute zero"; there is no lower temperature.

[^30]:    -Specifications subject to change without notice.

[^31]:    $\bullet$ New product since the 1979 Data Acquisition Products Catalog Supplement.

[^32]:    *Covered by U.S. Patent No. $3,887,863$.

[^33]:    *For additional insight, "An IC Amplifier Users' Guide to Decoupling, Grounding and Making Things Go Right For A Change", is available at no charge from any Analog Devices Sales Office.

[^34]:    *The microprocessor-interface capbilities of the AD558 are extensive. A comprehensive application note, "Interfacing the AD558 8-Bit DAC to Microprocessors" is available from any Analog Devices Sales Office upon request, free of charge. (Available Spring of 1980).

[^35]:    *The AD561S/883B and AD561T/883B are fully processed to MIL-STD-883A, Method 5004, Class B. The complete procedure list is available on request.

[^36]:    *Specifications same as AD562KD. **Specifications same as AD563KD. ***Specifications same as AD563JD. ${ }^{1}$ Device calibrated with internal reference.

[^37]:    *Covered by patent numbers: $\mathbf{3 , 8 0 3 , 5 9 0 ; ~ 3 , 8 9 0 , 6 1 1 ; ~ 3 , 9 3 2 , 8 6 3 ; ~}$ $3,978,473 ; 4,020,486$; and other patents pending.

[^38]:    *Covered by patent numbers: $\mathbf{3 , 8 0 3 , 5 9 0} ; \mathbf{3 , 8 9 0}, 611 ; 3,932,863$;
    $3,978,473 ; 4,020,486$; and other patents pending.

[^39]:    Specifications subject to change withour notice.

[^40]:    ${ }^{1} 100 \%$ screened to MIL-STD-883, method 5004, para. 3.1.1 through 3.1.12 for class B device.

[^41]:    ${ }^{1}$ COVERED BY PATENT NUMBERS: $\mathbf{3 , 9 7 8 , 4 7 3 ;} \operatorname{Re} 28,633 ;$
    4,020,486; 3,747,088; 3,803,590; 3,961,326.

[^42]:    ${ }^{1}$ For details of calculations see Application Note, "AD DAC87 Reliability Predictions".
    ${ }^{2}$ COVERED BY PATENT NUMBERS: $\mathbf{3 , 9 7 8 , 4 7 3 ;}$ RE 28,633; 4,020,486; 3,747,088; 3,803,590; 3,961,326.

[^43]:    *Tri-State is a trademark of National Semiconductor Corporation.

[^44]:    ${ }^{3}$ Contact factory or local Analog Devices sales office for " M "
    Metal Case device specifications and prices.
    *Specifications same as HDS-0820.
    **Specifications same as HDH-0802.
    Specifications subject to change without notice.

[^45]:    - New product since the 1979 Data Acquisition Products Catalog Supplement.

[^46]:    \#Monolithic chips available with guaranteed performance for precision hybrids; information available upon
    request. All can be found in the 1979 Chip Catalog, available upon request.

    - New product since the 1979 Data Acquisition Products Catalog Supplement.

[^47]:    * A considerable amount of useful information about the differences between video conversion and moderate-speed conversion can be found in the article, "Very High Speed Data Acquisition," by Ed Graves, in Analog Dialogue 13-2, available upon request.

[^48]:    *For video converters, there are a number of additional applicationoriented specifications pertaining to the device's use in a system (e.g., noise power ratio, differential phase, differential gain, signal-tonoise ratio). Some useful references for understanding such specifications can be found in the following publications, available from Analog Devices:

    Kester, W.A., "PCM Signal Codecs for Video Applications", SMPTE Journal, Volume 88, November 1979, pp 770-778.
    Pratt, W.J., "Test A/D Converters Digitally", Electronic Design, December 6, 1975
    Smith, B.F. and Pratt, W.J., "Understanding High-Speed A/D Converter Specifications", Computer Labs, 1974

[^49]:    *Covered by Patent No. $3,940,760$, other patents pending.

[^50]:    ${ }^{*}$ Covered by Patent No. $\mathbf{3 , 9 4 0}, \mathbf{7 6 0}$, other patents pending.

[^51]:    Specifications subject to change without notice.

[^52]:    Specifications subject to change without notice.

[^53]:    *Same specifications as AD5201/2A, S.
    **Same specifications as AD5201/2B, T.
    ${ }^{1}$ FSR is Full Scale Range and is equal to the peak to peak input signal.
    Specifications subject to change without notice.

[^54]:    ${ }^{1}$ The equivalent input circuit is the integrator resistor $R_{1}(1 \mathrm{M} \Omega \min , 10 \mathrm{M} \Omega \max )$ in series with a voltage source $\frac{\mathrm{V}_{\text {REF1 }}}{2}$, (see Figure 1).
    ${ }^{2}$ Full Scale Voltage $= \pm$ VREF $1 \div 2.125$. For VREF $1=+4.25 \mathrm{~V}$, FS voltage is $\pm 2.000 \mathrm{~V}$.
    Specifications subject to change without notice.

[^55]:    Specifications subject to change without notice.

[^56]:    NOTES:
    ${ }^{1} 41 / 2$ digit mode; $f_{C L K}=614.4 \mathrm{kHz}, \mathrm{HREN}=\mathrm{LOW}, \mathrm{R}_{1}=360 \mathrm{k} \Omega$ $\mathrm{C}_{1}=0.22 \mu \mathrm{~F}$
    $51 / 2$ digit mode; $\mathrm{f}_{\mathrm{CLK}}=1.024 \mathrm{MHz}, \mathrm{HREN}=\mathrm{HIGH}, \mathrm{R}_{1}=750 \mathrm{k} \Omega$
    $\mathrm{C}_{1}=0.22 \mu \mathrm{~F}$
    ${ }^{2}$ Assumes voltage reference (VREF1) TC of $0 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

[^57]:    Note 1: Available 100\% screened to MIL-STD-883, Class B. To order, add "/8838" to

[^58]:    ${ }^{1}$ Typical values not guaranteed or subjected to production test.
    ${ }^{2}$ Guaranteed not tested.
    ${ }^{3} \mathrm{AC}$ parameters sample tested at $+25^{\circ} \mathrm{C}$ to ensure specification compliance.
    Specifications subject to change without notice.

[^59]:    NOTES:
    ${ }^{*} \mathrm{COB}=$ Complementary Offset Binary

    * ${ }^{\text {CTC }}=$ Complementary Two's complement-obtained by using the complement of the most significant bit ( $\overline{M S B}$ ). MSB is available.on pin 8.
    ***CSB = Complementary Straight Binary.
    ****Voltages given are the nominal value for transition to the code specified.

[^60]:    ${ }^{9}$ For MATV-0811, the leading edge of the Data Ready pulse occurs' approximately $\mathbf{1 5 n s}$ before output data changes. The trailing edge is recommended for strobing data into external circuits.
    For MATV-0816, the leading edge of the Data Ready pulse occurs approximately 10 ns before output data changes. The trailing edge is recommended for strobing data into external circuits.
    For MATV-0820, the leading edge of the Data Ready pulse occurs approximately simultaneously with output data changes. The trailing edge is recommended for strobing data into external circuits. This provides a minimum of 20 ns set-up time for external registers.
    ${ }^{10}$ The A/D's are calibrated at the factory at either $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ as a no-cost option. Other operating voltages within this range may be specified by the user at slight additional cost. See application section for more information.
    ${ }^{11}$ See Thermal Considerations for operating temperature considerations.
    Specifications subject to change without notice.

[^61]:    $V_{1}=g(t) \sin 2 \pi f t$
    $V_{2}=g(t) \cos 2 \pi f t$

    $$
    \begin{aligned}
    f & =\frac{f 0 S C}{16384} \\
    \Delta f & =\text { BW OF LOW PASS FILTER }
    \end{aligned}
    $$

[^62]:    * 50 Hz Operation

    For 50 Hz operation, a 60 Hz converter can be used with no reduction in accuracy.

[^63]:    NOTE
    No external transformers are required with these converters.

[^64]:    \#Monolithic chips available with guaranteed performance for precision hybrids.
    Chip catalog available upon request.

[^65]:    ${ }^{1}$ Recommended Power Supply ADI Model $902-2, \pm 15 \mathrm{~V} @ \pm 100 \mathrm{~mA}$ output.
    Specifications subject to change without notice.

[^66]:    Note: "/883" version is $100 \%$ screened to MIL-STD-883, class B as per note 3 on specifications table, next page.

[^67]:    Note: ${ }^{1}$ "/883" version is $100 \%$ screened to MIL-STD-883, class B as per note 3 on specifications table, next page.

[^68]:    NOTES:
    ${ }^{1}$ The AD362 is available fully processed and screened to the requirements of MIL-STD-883, Class B. A complete list of tests is given on next page. When ordering, specify "AD362SD/883B".
    ${ }^{2}$ One TTL Load is defined as $\mathrm{I}_{\mathrm{IL}}=-1.6 \mathrm{~mA} \max @ \mathrm{~V}_{\text {IL }}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IH}}=40 \mu \mathrm{~A} \max @ \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}$.
    One LS TTL Load is defined as $\mathrm{I}_{\mathrm{IL}}=-0.36 \mathrm{~mA} \max @ \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IH}}=20 \mu \mathrm{~A} \max @ \mathrm{~V}_{\mathrm{IH}}=2.7 \mathrm{~V}$.
    ${ }^{3}$ AD 362 KD External Hold Capacitor is limited to $+85^{\circ} \mathrm{C}$; AD 362 device itself may be stored at up to $+150^{\circ} \mathrm{C}$.
    Specifications subject to change without notice.

[^69]:    ${ }^{1}$ With $50 \Omega$ resistor from REF IN to REF OUT. Adjustable to zero.
    ${ }^{2}$ Adjustable to zero.
    ${ }^{3}$ See timing diagram for sequence, does not include $12 / 8$ line.
    ${ }^{*}$ Specifications same as AD364].
    **Specifications same as AD 364 K .
    Specifications subject to change without notice.

[^70]:    *Specifications same as model DAS1150.

[^71]:    *Single-ended or unbalanced operation is permissible such that total output current load does not exceed a total of 120 mA .

[^72]:    *These offices sell components and MACSYM systems.

