

III SALA

# Data-Acquisition Databook 1982

# **Integrated Circuits**

# How to Find Product Data in this Databook

#### HOW TO FIND PRODUCT DATA IN THIS DATABOOK

The Databook contains Data Sheets for all products recommended for new designs, lists of Available Products not databooked here (data sheets upon request), and a Substitution Guide for products no longer available, plus a wealth of background information.

#### THERE ARE TWO VOLUMES

VOLUME I contains technical data on our *integrated circuits and hybrids* for data acquisition, plus abbreviated data on certain Volume II products that are well-suited to new designs and do not yet have integrated-circuit equivalents.

VOLUME II has all data-acquisition products manufactured in the form of modules, cards, instruments, and discrete-assembly subsystems.

#### DO YOU KNOW THE MODEL NUMBER?

If it's an Analog Devices model number, look it up in the alphanumeric Index (Section 2) to find the Volume, Section, and Page numbers.

If you're looking for a form-and-function-compatible version of a product originally brought to market by some other manufacturer (second source), add our "AD" prefix and look it up in the Index.

#### IF YOU DON'T KNOW THE MODEL NUMBER

There are two ways to find a device to perform your function:

#### 1. FIND YOUR FUNCTION IN THE LIST ON THE OPPOSITE PAGE

Use the "bleed tabs" to turn directly to the appropriate Section. You will find one or more functional Selection Guides at the beginning of the Section. The Selection Guide will help you find the products that are closest to satisfying your need, and their Volume-Section-Page locations. Use it to compare all products in the category by salient criteria, no matter which Volume their technical data resides in.

#### 2. IF THE FUNCTION IS NOT LISTED BY A NAME THAT YOU RECOGNIZE

Find it in the diagram (opposite page) or in the Index (Section 2). The Index will help you find the Selection Guides for products in that functional category. Then use the Selection Guide(s) to find the Volume-Section-Page locations of products that will come closest to satisfying your need.

#### A RELATED PRODUCT MAY BE WHAT YOU REALLY WANT

Text in each section often mentions related or complementary product categories having a greater or lesser degree of functional integration.

#### IF YOU CAN'T FIND IT HERE . . . ASK!

See Worldwide Service Directory in last pages of this Volume.



Comprehensive Index to Both Volumes

Ordering Guide

3

4

5

6.

7

8

9

18

19

20

21

Operational Amplifiers

Instrumentation & Isolation Amplifiers

Analog Computational Circuits

**RMS-to-DC** Converters

Voltage References

Transducers

Digital-to-Analog Converters 10 Analog-to-Digital Converters 11 Voltage-Frequency Converters 12 Synchro & Resolver Converters 13 Sample/Track-Hold Amplifiers 14 Data-Acquisition Subsystems 15 CMOS Switches & Multiplexers 16

Monolithic Chips 17

Linear IC Test Systems Quality Assurance Program

Package Information

Application Notes

ANALOG DEVICES

# DATA-ACQUISITION DATABOOK 1982

## VOLUME I INTEGRATED CIRCUITS

PICTORIAL GUIDE TO PRODUCT CATEGORIES



\*Automatic Test Instrumentation Available (1:18, 11:20)



### DATA-ACQUISITION DATABOOK 1982

#### **VOLUME I: INTEGRATED CIRCUITS**

© Analog Devices, Inc., 1982 All Rights Reserved

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Specifications and prices shown in this Databook are subject to change without notice.

Products in this book may be covered by one or more of the following patents. Additional patents are pending. See individual data sheets for further information:

U.S.: 3,007,114, 3,278,736, 3,355,670, 3,441,913, 3,467,908, 3,500,218, 3,530,390, 3,533,002, 3,685,045, 3,729,660, 3,747,088, 3,793,563, 3,803,590, 3,842,412, 3,868,583, 3,872,466, 3,887,863, 3,890,611, 3,906,486, 3,909,908, 3,932,863, 3,940,760, 3,942,173, 3,946,324, 3,950,603, 3,961,326, 3,978,473, 3,979,688, 4,016,559, 4,029,974, 4,034,366, 4,092,698, 4,123,698, 4,136,349, 4,141,004, 4,213,806, 4,250,445, 4,270,118, 4,268,759, 4,054,829, 4,286,225, U.K.: 1,310,591, 1,310,592, 1,364,233, 1,470,673, 1,470,674, 1,537,542, 1,531,931, 1,571,869, 1,590,136, 1,590,137. France: 70.10561, 71.28952, 74.25263, 76 08238. West Germany: 20 14 034, 21 39 560. Italy: 933,798. Canada: 1,025,558, 1,035,464, 984,015, 1,006,236, 1,054,248. Sweden: 7603320-8.

# General Information

### Contents

D

	rage
Contents	11
General Introduction	1-2
Contents of Volume II	(back) 1-3
Selection Guides for Product Categories Not Included in this Volume	
Signal Conditioners	(back) 1-4
Digital Panel Instruments	(back) 1-6
Microcomputer Analog I/O Subsystems	(back) 1-9
AC/DC and DC/DC Power Supplies	(back) 1-11
Product Families Not Included in the Databook But Still Available	(back) 1-13
Substitution Guide for Product Families No Longer Available	(back) 1–14
Technical Publications	(back) 1-15
Worldwide Service Directory	(back) 1-16

### **General Introduction**

Analog Devices designs, manufactures, and sells worldwide sophisticated electronic components and subsystems for use in precision measurement and control. More than six hundred standard products are produced in manufacturing facilities located throughout the world. These facilities encompass all relevant technologies, including bipolar, I<sup>2</sup>L, CMOS, and hybrid integrated circuits-and assembled products in the form of potted modules, printed-circuit boards, and instrument packages.

State-of-the-art technologies have been utilized (and, in many cases, invented) to provide timely, reliable, easy-to-use advanced designs at realistic prices. More than fifteen years of successful applications experience and continuing vertical integration insure that these products are oriented to user needs. The continuing application of present state-of-the-art and the invention of future state-of-the-art processes strengthens the leadership position of Analog Devices in data-acquisition products.

#### **MAJOR PROGRESS**

Since the publication of our one-volume Databook, Data Acquisition Components and Subsystems Catalog, in 1980, more than 60 significant new products have been introduced. They are identified by bullets ( $\bullet$ ) in the Index and in the table of contents for each section of this Databook. The sheer mass of new products, the impressive volume of technical data on our large and rapidly growing line of precision integrated circuits, and the increasing diversity of our modular and subsystem product lines for precision data acquisition and control have led us to take the logical step of dividing the Databook into two Volumes, retaining within each the functional organization that our customers have found so useful.

#### INTEGRATED CIRCUITS

The list of product-category "bleed tabs" opposite the "How to Find It" Guides on the inside front cover of this Volume is a functional summary of our integrated-circuit and hybrid component and subsystem product classes. The complete Index, starting on page 2-1, provides a detailed alphanumeric panorama of products and functions, irrespective of technology, appearing in either or both Volumes of this Databook.

Among the most significant of our new products, in terms of both user applications and advancement of the technology, are the monolithic 16-bit AD7581 CMOS D/A converter; the monolithic 8-channel 8-bit AD7581 CMOS data-acquisition system with data continuously available in 8 channels of on-board memory; the AD547 family of monolithic drift-trimmed highperformance FET-input op amps and its AD647 matched-dual version; the AD7528 monolithic dual D/A converter; the highperformance AD293/294 hybrid isolation amplifiers, based on an ingenious thick-film printed transformer and a significant advance in isolator circuit design; and the µMAC-4000 Intelligent Single-Board Data-Acquisition System and its high-performance plug-in analog signal conditioners-with available software for using popular micro- and minicomputers as host computers.

#### **TECHNICAL SUPPORT**

Analog Devices offers extensive technical literature, which discusses the technology and applications of products for precision measurement and control. Besides comprehensive data sheets, of which there are many outstanding examples in this book, we offer Application Notes, Application Guides, Technical Handbooks (at reasonable prices), and two serial publications: Analog Productlog which provides brief information on new products being introduced, and Analog Dialogue, our technical journal, which provides-in-depth discussions of new developments in analog and digital circuit technology as applied to data-acquisition and control. We maintain a mailing list of engineers, scientists, and technicians with a serious interest in our products. In addition to data-book catalogs-such as this one-we also publish several short-form catalogs, including a Short-Form Guide to our entire product line. You will find our publications described on page 1-15 at the back of the book.

#### SALES OFFICES

Backing up our design and manufacturing capabilities and our extensive array of publications is a network of sales offices and representatives throughout the United States and most of the world. They are staffed by experienced sales and applications engineers, and many of them maintain a local stock of Analog Devices products. Our Worldwide Service Directory appears on pages 1-16 and 1-17 at the back of the book.

#### **STANDARDS**

Many products comply with MIL-STD-883B and/or other customer requirements. Analog Devices Semiconductor has complete capabilities for 100% screening of devices per Methods 5004 and 5005 of MIL-STD-883B; generic data is available on many of our products. Our CMOS facility in the Republic of Ireland has received plant approval from the European standardization authority; its quality-assurance procedures and capabilities have met the standards of CECC (CENELEC Electronic Components Committee), which are essentially compatible with what are known in the U.S.A. as MIL-M-38510 and MIL-STD-883B. A summary of our IC quality assurance procedures appears in Section 19 of Volume I.

#### PRODUCTS NOT CATALOGUED HERE

On page 1-3, at the back of this book, you will find a table listing the sections (bleed tabs) to be found in the other Volume of the Databook. In the pages that follow it, you will find Selection Guides listing salient characteristics of products in categories that are to be found exclusively in that volume.

For maximum usefulness to designers of new equipment, without unwieldy size, we have limited the contents of the Databook to products most likely to be used for the design of new circuits and systems. If the data sheet for a product you are interested in is not in either Volume turn to page 1-13, at the back of this book, where you will find a list of older products for which data sheets are available upon request. On page 1-14 you will find a guide to substitutions for products no longer available.

#### PRICES

At Analog Devices, we recognize that accurate, up-to-date prices of our products are an important consideration in making a choice among the many available product families. However, since prices are subject to change, current price lists and/or quotations are available upon request from our sales offices.

# **Comprehensive Index to Both Volumes**

#### Alphanumerically by Produc Alphabetically by Function

by Product	<ul> <li>abratica sint time as</li> </ul>		
Function	i i su statute bar		
	PRODUCT OR FUNCTION	Vol. I	Vol. II
AC2626 G	anaral-Purpose Temperature Probe		0 5
AD 101A	General-Purpose Low-Cost MIL-Temp IC On Amp	4 – 17	<i>y</i> = <i>y</i>
AD 201A	General-Purpose Low-Cost Industrial-Temp IC Op Amp	4 - 17	
•AD293 Hy	brid Industrial Isolation Amplifier	5 - 27	5 - 7*
•AD294 Hy	brid Medical Isolation Amplifier	. 5 - 27	5 - 7*
AD 301A	General-Purpose Low-Cost Commercial-Temp IC Op Amp	. 4 – 17	
AD 301AL	Low-Drift, Low-Cost Commercial-Temp IC Op Amp	. 4 – 17	
•AD 346 H	igh-Speed Sample-and-Hold Amplifier	. 14 – 7	
AD362 Pro	cision Sample-and-Hold with 16-Channel Multiplexer	.15 – 5*	15 – 5
AD363 Co	mplete 16-Channel 12-Bit Integrated-Circuit DAS	.15 – 13*	15 – 9
AD364 Fa	st, Complete 16-Channel µP-Compatible 12-Bit DAS	. 15 – 25*	15 – 13
AD 370/37	1 Complete Low-Power 12-Bit D/A Converter	.10 – 11	
•AD 380 W	ideband Fast-Settling FET-Input Op Amp	. 4 – 21	
•AD 381 H	gh-Speed Low-Drift FET-Input Op Amp	. 4 – 23	
•AD 382 H	igh-Speed Low-Drift FET-Input Op Amp	. 4 – 25	
•AD 390 Q	uad 12-Bit µP-Compatible D/A Converter	. 10 – 15	
AD503 Hi	gh Accuracy Low-Offset FET-Input IC Op Amps	. 4 – 27	
AD504 Hi	gh-Accuracy IC Operational Amplifier	. 4 – 31	
AD506 Hi	gh-Accuracy Low-Offset FET-Input IC Op Amps	. 4 – 2/	
AD507 IC	wideband Fast-Slewing, General-Purpose IC Op Amp	. 4 – 39	
AD510 Lo	gn-speed Fast-settling IC Op Amp	. 4 - 43	
AD510 L0	w-Cost, Laser-Trimmed, Precision IC Op Amp	. 4 - 4/	
ADSIJ PR	Cost Loss Trimmed Presiden IC On Amp	. 4 - 51	
AD517 L0	w-Cost, Laser-Thinnied Freesion IC Op Amp	. 4 - 37	
AD521 IC	Precision Instrumentation Amplifier	. 4 - 65	
A D522 Hi	The Accuracy Data-Acquisition Instrumentation Amplifier	5 15	
AD524 Pro	cision Instrumentation Amplifier	5 19	
AD532 Int	crally Trimmed Integrated Circuit Multiplier	6-11	
AD533 Lo	w-Cost IC Multiplier, Divider, Squarer, Square-Rooter	6 - 17	
AD534 Int	erhally Trimmed Precision IC Multiplier	6 - 21	
AD535 Int	ernally Trimmed Integrated-Circuit Divider	6 - 29	
AD536A I	ntegrated-Circuit True-RMS-to-DC Converter	7 - 7	
AD537 Int	egrated-Circuit Voltage-to-Frequency Converter	.12 – 7	
•AD539 Wi	deband 2-Channel, 2-Quadrant, Log-Linear Multiplier	. 6 - 35	
AD540 Hi	zh-Accuracy, Low-Cost, FET-Input Op Amp	. 4 - 67	
AD542 Pre	cision Low-Cost BIFET Op Amp	. 4 – 71	
AD544 Hig	sh-Speed Implanted FET-Input Op Amp	. 4 – 77	
AD545 Pre	cision, Low-Drift FET-Input Op Amp	. 4 – 83	
<ul> <li>AD547 Ult</li> </ul>	ra-Low-Drift BIFET Operational Amplifier	. 4 – 87	
AD558 DA	CPORT <sup>TM</sup> Low-Cost Complete µP-Compatible 8-Bit DAC	. 10 – 17	
Interfaci	ng the AD558 to Microprocessors (Application Note)	. 21 – 31	
AD561 Lo	w-Cost 10-Bit Monolithic D/A Converter	. 10 – 25	
AD562 IC	12-Bit D/A Converter	. 10 – 33	•
AD563 IC	12-Bit D/A Converter with Reference	. 10 – 33	
AD565 Co	mplete High-Speed 12-Bit Monolithic D/A Converter	.10 - 39	
AD566 L o	omplete High-Speed 12-Bit Monolithic D/A Converter	. 10 - 43	
AD300 LO	w-Cost High-Speed 12-Bit Monolithic D/A Converter	.10 - 51	
AD567 M	Converses Compatible 12-Bit D/A Converter	. 10 - 22	
AD\$70 Lo	w-Cost Complete IC 8-Bit A/D Converter	. 10 - 03	
AD571 Int	egrated Circuit 10 Bit A/D Converter	11 - 11	
AD572 12-	Bit Successive-Approximation IC A/D Converter	11 - 23	
•AD573 Fa	st. Complete 10-Bit A/D Converter with uP Interface	11 = 25	
•AD574A F	ast. Complete 12-Bit A/D Converter with uP Interface	11 - 39	
AD578 Ve	ry Fast, Complete 12-Bit A/D Converter	.11 - 47	
•AD579 Ve	ry Fast Complete 10-Bit A/D Converter	.11 - 53	
AD580 His	h Precision 2.5-Volt IC Reference	. 8 – 5	
AD581 Hi	th Precision 10-Volt IC Reference	. 8 - 9	
AD582 Lo	w-Cost Sample/Hold Amplifier	. 14 – 9	
AD583 IC	Sample-and-Hold, Gated Op Amp	. 14 – 13	
AD584 Pin	-Programmable Precision Voltage Reference	. 8 - 15	
AD589 Tw	o-Terminal IC 1.2-Volt Reference	. 8 – 21	
AD590 Tw	o-Terminal IC Temperature Transducer	. 9 – 5*	9 7
AD612/614	Self-Contained Wideband High-Performance Instrumentation Amplifier	. 5 – 23	
AD636 Lo	w-Level True-RMS-to-DC Converter	. 7 – 13	
AD642 Pre	cision Low-Cost Dual BIFET Op Amp	. 4 – 93	a sea ant
1 a to to			

†Functions are listed alphabetically and are intermixed with products listed in alphanumeric order. Products with numerical model numbers or prefixes follow at the end of the alphabetic listing. •New product since 1980 Data-Acquisition Components and Subsystems Catalog •Principal Listing

COMPREHENSIVE INDEX TO BOTH VOLUMES VOL. 1, 2-1

	Vol. I	Vol. II
•AD644 Dual High-Speed Implanted FET-Input Op Amp	4 – 99	
•AD647 Ultra-Low-Drift Dual BIFET Op Amp	4 - 105	
AD650 Voltage-to-Frequency and Frequency-to-Voltage Converter	12 – 15	
AD 7411/K/L/S Lowest Cost High-Accuracy IC On Amps	4 - 111	
AD 1403/1403A Low-Cost Precision 2.5-Volt IC Reference	8 – 25	
AD 1408 8-Bit Monolithic Multiplying D/A Converter	10 - 71	
AD 1508 8-Bit Monolithic Multiplying D/A Converter	10 – 71	
AD2004 4 1/2-Digit DPM for System Applications	· • •	16 - 13
AD2006 AC-Powered 3 1/2-Digit DPM with Sperry Display	•••	16 - 15
AD2009 5 1/2-Digit Line-Towered Digital Tablet Meter		16 - 13 16 - 23
AD2016 Low-Cost 3 1/2-Digit Line-Powered DPM with LED Display		16 - 27
AD2021 Low-Cost 3 1/2-Digit Logic-Powered DPM with LED Display		16 - 31
AD2024 Line-Powered 4 1/2-Digit DPM with LED Displays	• • • .	16 - 33
AD2025 Line-Powered 4 3/4-Digit DPM with LED Displays		16 - 37
AD2026 Low-Cost 3-Digit Analog-Fanel-Meter Replacement	• • •	16 - 41
AD2028 Logic-Powered 4 3/4-Digit DPM with LED Displays		16 = 37 16 = 37
AD2033 True-rms/dB Multirange Line-Powered 3 1/2-Digit DPM		16 - 43
AD2036 6-Channel Scanning Digital Thermocouple Thermometer	• • •	16 – 47
AD2037 6-Channel Scanning Digital Voltmeter		16 – 49
AD2038 6-Channel Scanning Digital Thermometer	• • •	16 - 49
AD2040 Low-Cost Temperature Indicator for AD590 Sensor	• • •	10 - 51
•AD2051 Intelligent Thermocouple Meter for User-Selected Sensor		16 - 55
AD2700/2702 ± 10-Volt Precision Reference Series	8 – 29	
•AD2710 ± 10.000-Volt Ultra-High Precision Reference Series	8 – 33	
•AD 3554 Wideband, Fast-Settling, FET-Input Op Amp	4 - 115	
•AD 3860 Complete Voltage-Output 12-Bit DAC	10 – 75	
•AD 5200 12-Bit Successive-Approximation High-Accuracy ADC	11 - 67	
•AD 5240 Very Fast Complete 12-Bit A/D Converter	11 – 73	
AD7110 CMOS Digitally Controlled Audio Attenuator	10 – 79	
•AD7111 LOGDAC <sup>TM</sup> CMOS Logarithmic D/A Converter	10 - 85	
AD7118 LOGDAC <sup>1M</sup> CMOS Logarithmic D/A Converter	10 – 91	
AD7501 CMOS 8-Channel Multiplexer	16 - 5	
AD7503 CMOS 8-Channel Multiplexer	16 – 5	
AD7506 CMOS 16-Channel Multiplexer	16 – 9	
AD7507 CMOS Dual 8-Channel Multiplexer	16 – 9	
AD7510DI Dielectrically Isolated CMOS Quad SPST Switches	16 – 13	
AD7512DI Dielectrically Isolated CMOS Quad SPS1 Switches	16 - 13	
AD7520 CMOS 10-Bit Monolithic Multiplying D/A Converter	10 – 97	
AD7521 CMOS 12-Bit Monolithic Multiplying D/A Converter	10 – 97	
AD7522 CMOS 10-Bit Buffered Multiplying D/A Converter	10 – 105	
AD7523 CMOS 8-Bit Multiplying D/A Converter	10 - 111	
AD7525 3 1/2-BCD Manalithic CMOS Digitally Controlled Pot	10 - 121	
•AD7527 CMOS 10-Bit (Systems) D/A Converter	10 – 121	
•AD7528 CMOS Dual-8-Bit Buffered Monolithic Multiplying DAC	10 – 139	
AD7530 CMOS 10-Bit Monolithic Multiplying D/A Converter	10 – 147	
AD7531 CMOS 12-Bit Monolithic Multiplying D/A Converter	10 – 147	
AD7551 CMOS Low-Cost 10-Bit Multiplying DAC	10 - 151	
•AD7541A CMOS 12-Bit Monolithic Multiplying DAC	10 - 163	
AD7542 Microprocessor-Compatible 12-Bit DAC	10 – 165	
AD7543 CMOS Serial-Input 12-Bit DAC	10 – 173	
•AD7544 CMOS 12-Bit 6-Word FIFO D/A Converter	10 - 181	
•AD/545 CMOS 12-Bit Bullered Multiplying DAC	10 - 189	
AD7550 CMOS 13-Bit Monolithic A/D Converter	11 – 81	
AD7552 CMOS 12-Bit-Plus-Sign Monolithic A/D Converter	11 – 89	
AD7555 CMOS 4 1/2 - 5 1/2-Digit ADC Subsystem	11 – 101	
AD7574 CMOS Microprocessor-Compatible 8-Bit A/D Converter	11 – 113	
•AD/581 CMOS µP-Compatible 8-Bit 8-Channel DAS	11 – 121	
AD7591DI DI CMOS Latched Quad SPS1 Switch     AD7591DI DI CMOS Latched Quad SPS1 Switch	16 - 21	
•AD7592DI DI CMOS Latched Dual SPDT Switch	16 – 21	
AD ADC80 12-Bit Successive-Approximation IC A/D Converter	11 – 129	
•AD ADC84/85 Fast, Complete 12-Bit A/D Converters	11 – 137	

•New product since 1980 Data-Acquisition Components and Subsystems Catalog

	Vol. I	Vol. II
ADC1130/1131 14-Bit High-Speed Analog-to-Digital Converters and the second states are second states and the second states are second states and the second states are second are second states are second are se	.11 – 145	11 - 11*
•ADC1140 Low-Cost 16-Bit A/D Converter	. 11 – 147	11 – 15*
A/D Converters		
as Components	.11 – 1	11 = 1
in Data-Acquisition Subsystems	. 15 – 1	15 – 1
in Digital Panel Instruments	•	16 - 1
in Intelligent Single-Board Data Acquisition Subsystems		18 - 1
in Microcomputer Analog I/O Cards (RTIs)		17 - 1
Monolithic Chips	. 17 – 1	
Sample/Track-Hold Amplifiers for	. 14 – 1	14 – 1
Test Systems for	. 18 – 1	20 - 1
	. 8 – 1	
AD DAC-08-Bit Monolithic High-Speed Multiplying D/A Converter	. 10 – 205	
•AD DAC71/72 High-Resolution 16-Bit D/A Converters	. 10 - 211	
AD DAC80 Low-Cost 12-Bit IC D/A Converter	. 10 – 215	
AD DAC85 High-Performance 12-Bit IC D/A Converter	. 10 – 223	
AD DAC87 Wide-Temperature-Range 12-Bit IC D/A Converter	. 10 - 231	
•AD DACIOU IU-Bit Monolithic D/A Converter	16 235	
ADG 200 DI CMOS Protected Dual SPST Analog Switch	16 - 29	
•AD LH0032 Ultra-Fast FET Operational Amplifier	. 4 - 117	
•AD LH0033 High-Speed Buffer Amplifiers	. 4 – 121	
AD OP-07 Ultra-Low Offset-Voltage Op Amp	. 4 – 125	
•AD SHC85 Fast 0.01% Track/Sample-Hold Amplifiers	. 14 - 17	14 7*
•AD SHM-5 Ultra Fast 0.01% Track/Sample-Hold Amplifiers	.14 - 21	14 - 7^
Amplifiers. Instrumentation	. 12 - 17	
Applications	. 21 – 21	
as Components	. 5 – 1*	1 – 4
in Data-Acquisition Subsystems	. 15 – 1	15 – 1
in Digital Panel Instruments	•	10-1
in MACSYM Measurement And Control Systems		13 - 1 19 - 4
in Microcomputer Analog I/O Subsystems (RTIs)	•	17 – 1
Monolithic Chips	. 17 – 1	
in Signal Conditioners		9-1
Test Systems for	. 18 – 1	20 – 1
Amplifiers, Isolation	.21 - 15	
as Components	. 5 – 1	5 - 1
in Data-Acquisition Subsystems	. 15 – 1	15 – 1
in Digital Panel Instruments	•	16 - 1
in Intelligent Data Acquisition Systems	•	18 - 1
in MACSYM Measurement And Control Systems		19 - 4
in Signal Conditioners		9-1
Amplifiers, Operational	. 4 – 1	4 – 1
How to Select (Application Note)	.21 – 3	
How to Test Basic Parameters (Application Note)	. 21 – 9	
Isolated, see 277	17 - 1	
Test Systems for	.17 = 1 .18 = 1	20 - 1
Amplifier, Power, Synchro/Resolver	•	13 - 1
Analog Computational ICs	. 6 - 1	
Analog Devices Sales Offices	. 1 – 16	1 - 10
Analog Devices Technical Publications	. 1 - 15	1-9
Data-Acquisition Subsystems as Components	. 15 - 1	15 - 1
Digital Panel Instruments		16 - 1
Intelligent Measurement and Control Subsystems (µMAC-4000)		18 - 1
MACSYM I/O Cards		19 – 4
Microcomputer Analog I/O Boards (RTIs)		17 – 1
Analog-to-Digital Converters, see A/D Converters	6-1	8_1
see also Logarithmic D/A Converters	. 10 - 1	5-1
•API1620/1718 Synchro/Resolver Angle-Position Indicator Displays		13 – 5
Application Notes, Linear ICs	. 21 – 1	
Chips, Monolithic	. 17 – 1	

COMPREHENSIVE INDEX TO BOTH VOLUMES VOL. 1, 2-3

Vol. I	Vol. II
CMOS D/A Converters	
Application Notes	
CMOS Switches and Multiplexers	1 – 6
Application Note	
Cold-Junction Compensators, Thermocouple	0 1
in Digital Panel Instruments	16 - 1
in MACSYM Measurement And Control SYsteMs	19 – 4
in µMAC Intelligent Measurement and Control Systems	18 – 1
Compensators, Cold-Junction, Thermocouple, see Cold-Junction	
Computational Circuits, Analog, see also:	0 1
Dividers Analog	6 - 1
Logarithmic Amplifiers	8-1
Multipliers, Analog $\ldots \ldots \ldots$	6 – 1
, Powers and Roots	6 - 1
Squaring	6 - 1
Square Rooting	6 – 1
Data Acquisition (µMAC-4000)	18 - 1
Measurement And Control SYsteMs (MACSYM)	19 – 1
Test Systems for Linear ICs	20 – 1
Conditioners, Signal, as Components, see also:	9 – 1*
Instrumentation Amplifiers	5-1
Data-Acquisition Subsystems $\dots \dots \dots$	15 - 1
Digital Panel Instruments	16 - 1
µMAC Intelligent Single-Board Meas. & Control Subsystem	18 – 1
MACSYM Computer-Based Measurement And Control SYsteM	19 – 4
Converters, Analog-to-Digital	11 - 1
Converters, Debe	10 - 1
Converters, Digital-to-Angle	13 – 1
Converters, Digital-to-Resolver	13 – 1
Converters, Digital-to-Synchro	13 – 1
Converters, Frequency-to-Voltage $\dots \dots \dots$	12 - 1
Converters, Resolver-to-Digital	13 – 1
Converters, RMS-to-DC	7 – 1
Converters, Synchro-to-Digital	13 – 1
Converters, Voltage-to-Current, see Signal Conditioners	12 1
DAC-08 (see AD DAC-08)	12 - 1
DAC71/72 (see AD DAC71/72)	
DAC80 (see AD DAC80)	
DAC85 (see AD DAC85)	
DACION (see AD DACION)	
DAC1106 8/10-Bit-Resolution High-Speed D/A Converter	10 - 11
DAC1108 12-Bit-Resolution High-Speed D/A Converter	10 - 11
DAC1136 High-Resolution 16-Bit Digital-to-Analog Converter	10 - 15*
DAC1138 High-Resolution 18-Bit Digital-to-Analog Converter	10 - 15*
DAC1420 8-Bit D/A Converter with 4-to-20mA Output	10 - 23
DAC1423 4-to-20mA Output 10-Bit Isolated D/A Converter	10 - 23 10 - 27*
DACs, see D/A Converters	·
D/A Converters	
Application Notes for CMOS DACs	10 1
as components	10 - 1
Logarithmic DACs	
MACSYM Measurement And Control SYsteM (Analog Output Cards)	19 4
Microcomputer Analog I/O (Output) Subsystems	17 – 1
Monoutnic Chips	15 - 17*
•DAS1152 14-Bit Sampling A/D Converter	15 - 25*
•DAS1153 15-Bit Sampling A/D Converter	15 - 25*
•DAS1155 14-Bit Low-Level Data-Acquisition System	15 - 29*
•DAS1156 15-Bit Low-Level Data-Acquisition System	15 - 29*
Data-Acquisition Lands Microcomputer Analog I/O Subsystems (RTIs)	17 - 1*
μMAC Intelligent Measurement and Control Subsystems	18 - 1
New product since 1980 Data-Acquisition Components and Subaryane Catalan	

\*Principal Listing

	•	Vol. I	Vol. II
MACSYM Measurement And Control SYsteMs			19 - 4
Data-Acquisition ICs, see Vol. I listings of:			
A/D Converters, Analog Computational Circuits, CMOS			
Switches and Multiplexers, D/A Converters, Data-			
Acquisition Subsystems, Instrumentation and Isolation			
Sample/Track-Hold Amplifiers, Synchro & Resolver Converters,			
Transducers, V/F Converters, Voltage References			
Data-Acquisition Subsystems as Components		15 – 1	15 – 1
DC/DC Converters		1 – 11	21 – 1*
DG200, DG201 (see ADG 200, ADG 201)			
Digital Panel Instruments		1 – 6	16 – 1*
Digital Thermometers	• • • • • • • • • •		16 - 1*
Digital-to-Analog Converters		13 1	10 - 1
Digital-to-Resolver Converters		13 - 1	13 - 1
Digital Vector Generator		13 – 1	13 - 1
see also Application Note (Generating Waveforms & Vectors)		21 – 43	1
Digital Voltmeters, Scanning		1 – 6	16 – 1*
Dividers, Analog		6 - 1	6 – 1
DSC1705 14-Bit Digital-to-Synchro/Resolver Converter	• • • • • • • • • • •	••	13 - 9
DSC1/06 12-Bit Digital-to-Synchro/Resolver Converter		••	13 - 9
DTM1710 14-Bit Digital-to-Analog Vector Generator		••	13 - 13
Frequency-to-Voltage Converters		12 – 1	12 - 1
HAS Series Ultra-Fast Hybrid Analog-to-Digital Converters		11 – 149	
•HDD Series Hybrid Video Low-Glitch D/A Converters		10 – 249	
•HDD1206 12-Bit Deglitched Voltage-Output D/A Converter		10 - 255	
HDG Series Hybrid Video Digital-to-Analog Converters	• • • • • • • • • • •	10 – 259	
HDH Series 8-,10-,12-Bit Video-Speed Hybrid Voltage-Out DACs		10 - 265	
•HDS-0810E Ultra-High-Speed ECL, Hybrid 8-Bit D/A Converter		. 10 - 269	
HDS-1015E Ultra-High-Speed ECL Hybrid 10-Bit D/A Converter		10 - 269	
•HDS-1240E Ultra-High-Speed ECL Hybrid 12-Bit D/A Converter		10 – 271	
HOS050/050A/050C Fast-Settling Video Operational Amplifier		4 – 131	
•HOS100 Wide-Bandwidth High-Speed Buffer Amplifiers		4 – 137	
HIC Series Ultra-High-Speed Track-and-Hold Amplifiers	• • • • • • • • • • •	14 – 23	
Inductosyn <sup>TM</sup> -to-Digital Converters	••••	13 - 1	13 – 1
Instrumentation Amplifiers		5 - 1*	1 - 1 1 - 4
Integrated Circuits (see Volume I)			
Application Notes		21 – 1	
Monolithic Chips		17 – 1	
Package Information		20 – 1	
Quality Assurance		19 - 1	
I est System, Computer-Based	• • • • • • • • • •	18 – 1	20 – 1
Microcomputer Analog I/O Subsystems (RTIs)		1 - 9	17 - 1*
µMAC Intelligent Measurement and Control Subsystem			18 - 1
•IRDC1730 Inductosyn/Resolver-to-Digital (Binary) Converter			13 - 17
IRDC1731 Inductosyn/Resolver-to-Digital (Pulses) Converter			13 - 23
Isolated Op Amps, see 277			
Isolators			
Signal Conditioners	•••••		0 1*
see also sections 16, 17, 18, 19 in Volume II		1 - 4	7 - 1.
Isolation Amplifiers, Isolators		5 – 1	5-1
see also sections 9, 16, 17, 18, 19 in Volume II			
Linear-Circuit Testers, Computer-Based	·	18 – 1	20 - 1
Log Amplifiers	• • • • • • • • • •	6 – 1	8 – 1
Lug-Annuog Ampliners	•••••••	10 1	8-1
Log-Ratio Modules	•••••	1 – 01 6 – 1	10-1
LTS-2000 Computer-Based Automatic Test System for Linear ICs		18 - 3	20 - 1
LTS-2010 Computer-Based Automatic Test System for Linear ICs		18 – 4	20 - 1
MACSYM Computer-Based Measurement And Control SYsteMs			
ADIO Analog-Digital Input/Output Cards			19 – 4
MACSYM 2 Fully Integrated Measurement and Control SYsteM		•	19 - 1
MACSYM 20 Low Cost Intelligent Front End	ations	• •	19 - 2
MAH-0801 Ultra-High-Speed 8-Bit A/D Converter		11 - 152	17-5
MAH-1001 Ultra-High-Speed 10-Bit A/D Converter		. 11 - 153	11-19*

۱.	Vol. I	Vol. II
MAS-0801 Ultra-High-Speed 8-Bit A/D Converter	. 11 – 155	11 – 23*
MAS-1001 Ultra-High-Speed 10-Bit A/D Converter	. 11 155	11 – 23*
MAS-1202 Ultra-High-Speed 12-Bit A/D Converter	. 11 – 155	11 – 23*
MATV Series 8-Bit Video Analog-to-Digital Converters	. 11 – 157	11 – 27*
MDD Series Ultra-High-Speed Deglitched D/A Converters	•	10 – 23
MDMS Series Ultra-High-Speed Multiplying D/A Converters	. 10 – 275	10 - 37
MDS/MDSE/MDSL/MDH Series 8-,10-,12-Bit Video-Speed Current-Output DACs	• *	10 - 39
Microcomputer Analog I/O Boards	. 1 – 9	17 – 1*
"Micromac"(µMAC-4000) Intelligent Single Board Measurement		
and Control Subsystem	•	18 – 1
MOD-1005 10-Bit Video A/D Converter	. 11 – 159	11 - 31*
MOD-1020 10-Bit Video A/D Converter	. 11 – 161	11 - 35*
MOD-1205 12-Bit Video A/D Converter	.11 - 163	11 - 39*
Monolithic Chips	.17 – 1	
Multichannel A/D Converters	.11 – 1	
see also all listings under A/D Converters		
Multichannel Signal Conditioners	. 1 – 4	9 – 1*
see also Sections 16, 17, 18, 19 in Volume II		
Multifunction Devices	. 6 – 1	6 - 1
Multifunction Modules	•	6 - 1
Multiplexed Signal Conditioners (see Signal Conditioners)	. 1 – 4	9 - 1*
Multiplexers, CMOS	. 16 – 1*	1-6
Multiplier/Dividers	. 6 – 1	6 – 1
Multipliers, Analog	. 6 – 1	6-1
µMAC-4000 Intelligent Measurement and Control Subsystem	•	18 - 1
Operational Amplifiers (Op Amps)	. 4 – 1	4 – 1
Operational Amplifiers, Isolated, see 277		
Package Information, Integrated Circuits	.20 – 1	
Power Amplifier, Synchro/Resolver	•	13 - 1
Powers and Roots	. 6 - 1	6 - 1
Power Supplies	. 1 – 11	21 - 1*
see also Self-Powered		
Power Supplies, AC/DC	. 1 - 11	21 - 1-
Power Supplies, DC/DC	. 1 - 11	21 - 1-
Power Supplies, Transducer Excitation	• • • • •	9-1
Publications, Technical, of Analog Devices	. 1 - 15	1-9
DC1727 Uigh Decolution Decoluter to Digital (18 Bits)	.19 - 1	13 - 49
RDC1740/1741/1742 Resolver-to-Digital Converters		13 53*
References Voltage	.15 = 5 8 = 1*	1-5
Resolver Power Amplifier	.13-1	13 - 1
Resolver-to-Digital Converters	.13 - 1	13 - 1
Resolver-to-Linear Converters	.13 – 1	13 - 1
RMS-to-DC Converters	. 7 - 1	7 - 1
RTD Signal Conditioners, see Signal Conditioners		
RTI-1200 MULTIBUS-Compatible Combination Analog I/O Subsystem		17 – 5
RTI-1201 MULTIBUS-Compatible Analog Output Subsystem		17 – 7
RTI-1202 MULTIBUS-Compatible Analog Input Subsystem		17 – 9
RTI-1225 STD-Bus-Compatible Analog Input/Output Subsystem	•	17 – 11
•RTI-1226 STD-Bus-Compatible Analog Input Subsystem		17 – 11
RTI-1230 Motorola-Compatible Analog Input Subsystem		17 – 13
RTI-1231 Motorola-Compatible Analog I/O Subsystem		17 – 13
RTI-1232 Motorola-Compatible Analog Output Subsystem	•	17 – 13
RTI-1240 TM990/100M-Compatible Analog Input Subsystem	•	17 – 15
RTI-1241 TM990/100M-Compatible Analog I/O Subsystem	•	17 – 15
RTI-1242 TM990/100M-Compatible Analog Output Board (4 DACs)	•	17 - 15
RTI-1243 TM990/100M-Compatible Analog Output Board (8 DACs)		17 - 15
RTI-1250 DEC-Compatible Analog Input Subsystem	•	17 – 17
RTI-1251 DEC-Compatible Analog I/O Subsystem	•	17 - 17
RTI-1252 DEC LSI-Compatible Analog Output Subsystem	•	17 – 17
•RTI-1260 High-Performance Analog-Input Card for STD Bus	•	17 - 19
•RT1-1261 High-Performance Analog-Output Card for STD Bus	•	17 – 19
KTM Series 5VA Resolver Output Transformers	•	13 - 27
SAU1/63 Synchro/Kesolver-to-Analog Converter	·	15 - 51
Sales Unices of Analog Devices	. 1 - 16	1 - 10
Sample-Hold Amplifiers, see also A/D Converters	· 14 - 1	14 - 1
Sample/Track-Hold Amplifiers, see also A/D Converters	. 14 - 1	14 - 1
SBCD1752 Synchro/Resolver-to-Digital (13 BCD + Sign), U'U to ± 180°C	•	15 - 55
$3DCD1735$ Synchro/Resolver-to-Digital (14 $BCD$ ), $0^{\circ}$ to $180^{\circ}$	•	12 27
SBCD1757 Synchro/Resolver-to-Digital (15 DCD + Sign), 0 C to 500 C	•	13 - 25
SDC1700 Synchro/Resolver-to-Digital (12 Birs)	•	13 - 20
oborroo oynemoreoonerto Dignar (12 bits)	•	

						Vol. I	Vol. II
SDC1702 Synchro/Resolver-to-Digital (10 Bits)							13 - 39
SDC1704 Synchro/Resolver-to-Digital (14 Bits)							13 - 39
SDC1725 Synchro/Resolver-to-Digital (12 Bits), Low Profile			• •				13 - 45
SDC1726 Synchro/Resolver-to-Digital (10 Bits), Low Profile							13 – 45
•SDC1727 High-Resolution Synchro-to-Digital (18 Bits)			• •			•	13 – 49
SDC1740/1741/1742 Synchro-to-Digital Converters	•••		••		• • •	. 13 – 5	13 – 53*
Self-Powered Instruments, Subsystems, and Systems							
Digital Panel Instruments	•••		•••			•	16 – 1
Signal Conditioners	• •		••		•••	•	9 – 1
Microcomputer Analog I/O Subsystems	• •	•••	••			•	17 - 1
$\mu$ MAC Measurement and Control Subsystems	•••		•••		• • •	•	18 – 1
MACSYM Measurement And Control SYsteMs	• •		• •			•	19 – 1
Linear-IC Test Systems	•••	• • •	••		• • •	·	20 – I
SHA1144 High-Resolution 14-Bit Sample-and-Hold Amplifier	•••	• • •	• •	. : .	•••	. 14 – 2	9 14 - 11*
Signal Conditioners as Components, see also:	• •	• • •	• •		•••	. 1 – 4	9 - 1*
Instrumentation Amplifiers	• •	• • •	• •		•••		<i>с</i> ,
Isolation Amplifiers	•••	• • •	•••		• • •		5 - 1
Data-Acquisition Subsystems	• •	• • •	••	• • •	· · ·	. 15 – 1	15 - 1
Digital Panel Instruments	•••	• • •	• •			•	10 - 1
MAC, Intelligent Single-Board Meas, & Control Subsystem	•••		. •		•••	•	18 - 1
MACSYM Computer-Based Measurement And Control System	• •	•••	•••		•••	•	19 - 1
SPA1095 5VA-Output Power Amplifier for Synchros/Resolvers	• •	• • •	• •		• • •	· , ,	13 - 57
Squaring (Analog Multipliers)	• •	• • •	• •			. 0 - 1	0-1
Square Rooting (Analog Dividers)	• •	• • •	•••		• • •	. 0 - 1	. 12 27
STM Series SVA Synchio Output Transformers	• •	•••	•••			·	13 - 27
Strain Gage Signal Conditioners	•••	• • •	•••		•••	. 1 - 4	9-1-
See also Signal Conditioners						16 1	* 1 ć
Switches, Dielectrically Isolated	• •	• • •	• •	•••	• • •	16 - 1	1-0
Switches, Dielectrically isolated	• •	• • •	•••	•••	• • •	16 - 1	
Switches, Dual	• •	•••	•••		•••	16 - 1	
Switches, Quan	• •	• • •	•••	•••	•••	12 1	12 1
Synchro-to-Digital Converters	•••	•••	•••	•••	•••	13 1	13 - 1
Synchro-to-Lipear Converters	• •	• • •	•••			13 - 1	13 - 1
Technical Publications of Analog Devices	•••	• • •	• •	•••	•••	1 - 1	5 1-9
Temperature Indicators	•••	•••	•••		•••		16-1
Temperature Transducers			•••	••••	•••	. 9 - 1	9-1
Temperature Transmitters, see Signal Conditioners						1 - 4	9 - 1*
Testers, Linear Integrated Circuits						.18 - 1	20 - 1
THC Series Fast Sample/Track-and-Hold Amplifiers							14 - 15
Thermocouple Cold-Junction Compensators, see Signal Conditioners							
Thermocouple Signal Conditioners, see Signal Conditioners							
Thermometers, Digital, see Digital Panel Instruments						. 1 - 8	16 – 1*
THS Series Ultra-Fast Sample/Track-and-Hold Amplifiers							14 - 15
Track-Hold Amplifiers, see also A/D Converters						.14 – 1	14 – 1
Transducers						. 9 – 1	9 - 1
Transducers, Temperature-to-Current (AC2626, AD590)						. 9 – 1	9 – 1
Transmitters, 4-to-20mA, see Signal Conditioners	• •		• •			. 1 – 4	9 – 1*
Transmitters, Temperature, see Signal Conditioners	•••		• •			. 1 – 4	9-1*
TSL1612 2-Speed Processor for Coarse/Fine Synchros/Resolvers .	• •		• •				13 – 59
UMAC-4000, see µMAC-4000 or "Micromac"							
Vector Generator, Digital	• •	• • •	• •			.13 – 1	13 – 1
see also App. Note: Generating Waveforms and Vectors	• •		•••			.21 – 4	3
V/F Converters	•••		• •			. 12 – 1	12 - 1
Voltage References	• •		•••			. 8 – 1	* 1-5
Voltage-to-Current Converters, see Signal Conditioners	•••	· · ·	•••		• • •	. 1 – 4	9 – 1*
Voltage-to-Frequency Converters	•••		••			. 12 – 1	12 – 1
Voltmeters, Digital, Scanning, (Digital Panel Instruments)	• •		••	• • •		. 1-6	16 – 1*
2B20 4-to-20mA-Voltage-to-Current Converter	• •		• •		• • •	•	9 - 9
2B22 Isolated 4-to-20mA Voltage-to-Current Converter	• •		•••	• • •		•	9 – 13
•2B24 Loop-Powered Isolator	••		••		• • •	•	9 - 17
2B30 Strain-Gage/KTD Signal Conditioner	•••	•••	• •	•••	•••	•	9 - 19
2B31 Strain-Gage/RTD Signal Conditioner with X'ducer Excitation	•••	• • •	•`•	• • •	•••	•	9 - 19
•2B34 Four-Channel KTD/Strain-Gage Conditioner	•••		•••			•	9 - 25
2B35 Precision Triple-Output Transducer Power Supply	•••		•••			•	9 - 29
•2B50 Isolated I hermocouple Signal-Conditioner	•••		•••			•	9 - 31
•2D32 Isolated 1 wo-wire 1 nermocouple 1 emperature 1 ransmitter	•••	• • •	•••		•••	•	9 - 35
2000 I wo-wire I nermocoupie I emperature Transmitter	•••	•••	•••		• • •	•	9 - 35
2D34 Low-Level 4-Channel Multiplexed Isolated Conditioner	•••	•••	•••		•••	•	9 - 37
2055 T-Channel Multiplexed Isolated Conditioner	•••	• • •	•••	• • •		•	y - 37
2B57 Low-Cost Two-Wire Temperature Transmitter for AD500	• • •	•••	• • •	•••	•••	•	y - 43
							7-4/

	Vol. I	Vol. II
•2B58 Two-Wire Linearized RTD Temperature Transmitter		9 - 51
•2B59 Low-Cost 2-Wire RTD Temperature Transmitter	•	9 - 53
48 Fast-Settling Mideband 100mA Output FET-Input On Amn	•	4 - 17
52 Low-Noise, Low-Drift Precision FET-Input Amplifier	. 4 – 139	4 - 17
171 High-Voltage Differential FET-Input Amplifier	. 4 - 141	4 – 23
234 Low-Noise Wideband Chopper-Stabilized Amplifier	. 4 – 143	4 - 25
235 Economy, Guaranteed Low-Noise Chopper-Stabilized Amplifier	. 4 - 143	4 - 25
201 Low-Noise, Non-Inverting Chopper Amplifier	. 4 - 143	4 - 2/ 5 - 15
281 100kHz Isolator Excitation Oscillator		5 - 17
284J Economy High-Performance Self-Contained Isolation Amplifer	•	5 – 17
286J High-CMV, High-Performance Synchronized Isolation Amplifier	·	5 - 17
289 Precision Wide-Bandwidth Synchronized Isolation Amplifier	. > - 35	5 - 23*
292A Low-Cost Multi-Channel Isolation Amplifier		5 - 27
429 Accurate Wideband, Multiplier, Divider, Square-Rooter	. 6 – 37	6 - 7*
433 Programmable Multifunction Amplifier	. 6 – 39	6 - 11*
436 High-Accuracy Two-Quadrant Analog Divider	. 7 10	6 - 15
450 High-Performance 10kHz Voltage-to-Frequency Converter	. / = 17	12 - 7
451 Low-Cost, Versatile 10kHz Frequency-to-Voltage Converter	.12 – 21	12 - 11*
453 Low-Cost, Versatile 100kHz F/V Converter	. 12 – 21	12 – 11*
454 Versatile 20kHz Voltage-to-Frequency Converter	•	12 - 7
450 LOW-Cost TOKHZ Full-Scale Voltage-to-Frequency Converter	·	12 - 7 12 - 17
460 1MHz-Full-Scale High-Accuracy V/F Converter		12 = 17 12 = 17
755N/P 6-Decade High-Accuracy Log/Antilog Amplifiers	. 6 – 41	8 – 7*
757N/P 6-Decade High-Accuracy Log-Ratio Amplifiers	. 6 - 43	8 - 11*
/Syn/l' Economy Wideband Log/Antilog Amplifiers	. 6 - 41	8 - 7* 21 - 2*
902/902-2 Dual 15V Tooling RC/DC Power Supply module	1 - 11	21 - 2* 21 - 2*
904 Dual 15V 50mA AC/DC Power Supply module	. 1 - 11	21 - 2*
905 Single 5V 1A AC/DC Power Supply module	. 1 – 11	21 – 2*
906 Single 5V 250mA AC/DC Power Supply module	. 1 - 11	21 - 2*
915 Dual 15V 20mA AC/DC Power Supply module	1-11	21 - 2*
921 Dual 12V 240mA AC/DC Power Supply module	. 1 - 11	21 - 2*
922 Single 5V 2A AC/DC Power Supply module	. 1 – 11	21 – 2*
923 Triple ± 15V 100mA, 5V 500mA AC/DC Power Supply module	. 1 – 11	21 – 2*
925 Dual ISV 550mA AC/DC Power Supply module	1-11	21 – 2* 21 – 2*
•927 Triple ± 15V 150mA, 5V 1A AC/DC Power Supply module	. 1 - 11	21 - 2 21 - 2*
•928 Single 5V 3A AC/DC Power Supply module	. 1 – 11	21 – 2*
940 5V to ± 15V 150mA DC/DC Converter module	. 1 – 11	21 – 2*
941 SV to ±12V ISUMA DC/DC Converter module	. 1 – 11	21 - 2*
945 28V to ± 15V 150mA DC/DC Converter module	1 - 11	$21 - 2^{-1}$ $21 - 2^{+1}$
949 5V to ± 15V 60mA DC/DC Converter module	. 1 - 11	21 – 2*
951 5V to ±15V 410mA DC/DC Converter module	. 1 – 11	21 – 2*
952 Dual 15V 100mA AC/DC Power Supply (chassis)	. 1 – 11	21 - 2*
955 Single SV 1A AC/DC Power Supply (chassis)	1 - 11	21 - 2*
•957 5V to 5V 100mA DC/DC Converter module	. 1 - 11	21 - 2*
•958 5V to 5V 100mA DC/DC Converter module	. 1 – 11	21 – 2*
•959 5V to $\pm$ 12V 40mA DC/DC Converter module	. 1 – 11	21 – 2*
960 SV to ± 12V 40mA DC/DC Converter module	. 1 - 11	21 - 2*
$961 \text{ JV}$ to $\pm 15\text{ V}$ 33mA DC/DC converter module	1 - 11	21 - 2*
•963 12V to $\pm$ 15V 33mA DC/DC Converter module	. 1 - 11	21 – 2*
•964 12V to ±15V 33mA DC/DC Converter module	. 1 - 11	21 – 2*
●965 5V to ±15V 190mA DC/DC Converter module	. 1 - 11	21 - 2*
= 900 12 v to $=$ 15 v 190mA DC/DC Converter module	111	∠1 → 2* 21 <u>→</u> 2*
•968 28V to ±15V 190mA DC/DC Converter module	. 1 - 11	21 - 2*
970 Dual 15V 200mA AC/DC Power Supply (chassis)	. 1 - 11	21 2*
•972 Triple ± 15V 150mA, 5V 300mA AC/DC Power Supply (chassis)	. 1 - 11	21 – 2*
9/3 Dual ISV 350mA AC/DC Power Supply (chassis)	. 1 - 11	21 - 2*
975 Dual 15V 500mA AC/DC Power Supply (chassis)	. 1 - 11	$21 - 2^*$ 21 - 2*
•976 Single 5V 3A AC/DC Power Supply (chassis)	. 1 - 11	21 - 2*

# Ordering Guide

# Contents 3

	Page
and the grant of the heatest <b>Introduction</b>	3-2
Model Numbering	3-2
Second Source	3-3
Ordering from Analog Devices	3-3
Warranty and Repair Charge Policies	3-3

#### INTRODUCTION

This Ordering Guide should make it easy to order Analog Devices products, whether you're buying one IC op amp, a multi-option subsystem, or 1000 each of 15 different items. It will help you:

- 1. Find the correct part number for the options you want.
- 2. Get a price quotation and place an order with us.
- 3. Know our warranty for components and subsystems.

For answers to further questions, call the nearest sales office (listed at the back of the book) or our main office in Norwood, Mass. U.S.A. (617-329-4700).

#### MODEL NUMBERING

Many of the data sheets in the Databook have an Ordering Guide. Use it to specify the correct part number for the exact combination of options you want. I.C. and hybrid part numbers are created using one of these two systems:

Figure 1 shows the form of model number used for our proprietary standard monolithic ICs and many of our hybrids. It consists of an "AD" (Analog Devices) prefix, a 3- or 4-digit model number, an alphabetic performance/temperature-range designator, a package designator, and a MIL-screening designator (where applicable). One or two additional letters may immediately follow the digits ("A" for second-generation redesigned ICs, "DI" for dielectrically isolated CMOS switches, e.g., AD536AJH, AD7512DIKD).

Figure 2 shows the somewhat different numbering scheme used by our Computer Labs Division for hybrid circuits. The number starts with a three-character alphabetic prefix, followed by a hyphen, a three- or four-digit number, and alphabetic designators (as applicable) to indicate additional functional designations or options, packaging options, and MIL-screening options.



Figure 1. Model-Number Designations for Standard Analog Devices Monolithic and Hybrid IC Products



#### SECOND SOURCE

In addition to our many proprietary products, we also manufacture devices that are fit-, form-, and function-compatible (and often superior in performance and reliability) to popular products that originated elsewhere. For such products, we add the prefix "AD" to the familiar model number. (Example: ADDAC85MIL-CBI-V/883).

#### **ORDERING FROM ANALOG DEVICES**

When placing an order, please provide specific information regarding model type, number, option designations, quantity, ship-to and bill-to address. Prices quoted are list; they do not include applicable taxes, customs, or shipping charges. All shipments are F.O.B. factory. Please specify if air shipment is required.

Place your orders with our local sales office or representative, or directly with our customer service group located in the Norwood facility. Orders and requests for quotations may be telephoned, sent via TWX or TELEX, or mailed. Orders will be acknowledged when received; billing and delivery information is included.

Payments for new accounts, where open-account credit has not yet been established, will be C.O.D. or prepaid. On all orders under fifty dollars (\$50.00), a five-dollar (\$5.00) processing charge is required.

When prepaid, orders should include \$2.50 additional for packaging and postage (and a 5% sales tax on the price of the goods if you are ordering for delivery to a destination in Massachusetts).

#### WARRANTY AND REPAIR CHARGE POLICIES

All Analog Devices, Inc., products are warranted against defects in workmanship and materials under normal use and service for one year from the date of their shipment by Analog Devices, Inc., except that components obtained from others are warranted only to the extent of the original manufacturers' warranties, if any, except for component test systems, which have a 180-day warranty, and µMAC and MACSYM systems, which have a 90-day warranty. This warranty does not extend to any products which have been subjected to misuse, neglect, accident, or improper installation or application, or which have been repaired or altered by others. Analog Devices' sole liability and the Purchaser's sole remedy under this warranty is limited to repairing or replacing defective products. (The repair or replacement of defective products does not extend the warranty period. This warranty does not apply to components which are normally consumed in operation or which have a normal life inherently shorter than one year.) Analog Devices, Inc., shall not be liable for consequential damages under any circumstances.

#### THE FOREGOING WARRANTY AND REMEDY ARE IN LIEU OF ALL OTHER REMEDIES AND ALL OTHER WARRANTIES, WRITTEN OR ORAL, STATUTORY, EXPRESS, OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

		1				
		· ·				
		• · · · · · · · · · · · · · · · · · · ·				
	•		· · · · · · · · · · · · · · · · · · ·	<u> </u>		. <u> </u>
					$(\mathbf{r}_{ij})$	
					•	
•						•
				•		
			υ.			
		•				
				•		
	-			<b>`</b>		
	, .					
				-		
					-	
				· · · ·		
	•					
					,	

VOL. I, 3-4 ORDERING GUIDE

# **Operational Amplifiers**

### Contents

	Page
Selection Guides	
General Purpose Op Amps	4-2
High Accuracy Op Amps	4-3
Fast/Wideband Op Amps	4-4
Selection Principles and Definitions of Specifications	4-5
AD101A/201A/301A/301AL General-Purpose IC Op Amps	4-17
•AD380J/K/L/S Wideband, Fast-Settling FET Operational Amplifier	4-21
•AD381J/K/L/S High Speed, Low Drift FET Operational Amplifier	4-23
•AD382J/K/L/S High Speed, Low Drift FET Operational Amplifier	4-25
AD503J/K/S FET-Input IC Op Amps	4-27
AD504J/K/L/M/S High-Accuracy Low-Drift IC Op Amps	4-31
AD506J/K/L/S FET-Input IC Op Amps	4-27
AD507J/K/S Wideband General-Purpose IC Op Amps	4-39
AD509J/K/S High-Speed Fast-Settling IC Op Amps	4-43
AD510J/K/L/S High-Accuracy Low-Drift IC Op Amps	4-47
AD515J/K/L Electrometer IC Op Amps	4-51
AD517J/K/L/S High-Accuracy Low Drift IC Op Amps	4-57
AD518J/K/S Fast Wideband IC Op Amps	4-63
AD540J/K/S FET-Input IC Op Amps	4-67
AD542J/K/L/S Trimmed Implanted FET (TRIFET) IC Op Amps	4-71
AD544J/K/L/S Trimmed Implanted FET (TRIFET) IC Op Amps	4-77
AD545J/K/L/M Low Bias Current FET IC Op Amps	4-83
•AD547J/K/L/S Ultra Low Drift BIFET Operational Amplifiers	4-87
AD642J/K/L/S Dual AD542 Trimmed Implanted FET (TRIFET) Op Amps	4-93
•AD644J/K/L/S Dual High-Speed Implanted FET-Input Operational Amplifiers	4-99
•AD647JH/KH/LH/SH Ultra-Low Drift BIFET Operational Amplifiers	4–105
AD741/C/J/K/L/S Internally Compensated IC Op Amps	4-111
•AD3554A/B/S Wideband, Fast-Settling FET-Input Op Amps	4-115
<ul> <li>ADLH0032G/CG Ultra Fast FET Operational Amplifiers</li> </ul>	4-117
•ADLH0033G/CG High-Speed Buffer Amplifiers	4-121
AD OP-07/A/D/C/E High-Accuracy Low-Drift IC Op Amps	4-125
HOS-050/050A/050C Ultra Fast Hybrid IC Op Amps	4-131
•HOS-100AH/SH Wide Bandwidth, High-Speed Buffer Amplifiers	4-137
52J/K High-Accuracy Low-Bias FET-Input Op Amps	4-139
171J/K High-Output Op Amps	4-141
234J/K/L Low Noise-Wideband Chopper Stabilized Amplifier	4-143
235J/K/L Inverting Chopper-Stabilized Op Amps	4-143
261J/K Noninverting Chopper Op Amps	4-145
•New product since the 1980 Data-Acquisition Components and Subsystems Catalog	

## Selection Guide Operational Amplifiers

#### FEATURE SELECTION CHART

			/	/			GENER	AL PUR	POSE			
			FET INPUT WIDEBAND									
<u>.                                    </u>		20 <sup>2</sup>	1020 - 1020 - 11	to superior	<sup>4</sup> Ds <sub>40</sub>	AD. C.	1000-	<sup>4</sup> D <sub>644</sub>	and the second s	<sup>4</sup> 0 <sub>10</sub> .	in the second se	
Monolithic Technology	Bipolar Input J-FET Dual J-FET	•			•	•	•	•	•	•		
Multi-Device Technology	Hybrid Module		•	•	•							
High Open Loop Gain	≥100dB ≥140dB					•	•					
High CMR	>100dB											
Low Offset Voltage	≤5mV ≤1mV ≤50µV	•		•		:	:	•	•	•		
Low Offset V, vs. Temp	≪5μV/°C ≪1μV/°C ≪0.6μV/°C					•	•	• .	•			
Low Bias Current	≤50pA ≤5pA ≤0.5pA		•	•	•	•	•	•	•			
Fast Settling	≤1µs to 0.1% ≤5µs to 0.01%							•				
Wideband (Unity Gain)	≥2MHz ≥10MHz							•	•	•		
High Slew Rate	$\geq 10V/\mu s$ $\geq 30V/\mu s$ $\geq 100V/\mu s$ $\geq 1000V/\mu s$							•	•	•		
Low Noise (0.1 to 2µV p-p	10Hz)					•	•	•	•	•.		
High Voltage Out High Current Out Low Power	≥100V ≥20mA ≪75mW					•	•	•	•	•		
Second Source		•	1							•		
Temperature Range 0 to +70°C -25°C to +85°C	e	•	•.	•	•	•	. •	•	•	•		
-55°C to +125°	с	•	•	•	•	•	•	•	•	•		
Dice Availability					•	•	•	•	•			
Volume I Page		4-111	4-27	4-27	4-67	4-71	4-93	4-99	4-77	4-27		
Volume II Page	·····		-	-	-	_		-	-	-		

-1

															,
		HIGH ACCURACY													
		LOW V <sub>OS</sub> DRIFT													
							$\square$			LOW	BIAS CU	RRENT			
			/				/		$\square$		FE	T INPUT			
		/	<u> </u>			/	<u> </u>	<u> </u>	·	7	· _ /	7		,	
		1050.			(a) (a)		1321	110	De.	r 1979- 1979-			1921,C	s / 5	
Manalithia	Dia dia tanàn	$\overrightarrow{}$	$\stackrel{\cdot}{-}$	$\bigwedge$	$\frac{1}{1}$	<u> </u>	<u> </u>	<u> </u>	${\longleftarrow}$	<u> </u>	$\dot{-}$	<u> </u>	<u> </u>	<u> </u>	( · ·
Technology	J-FET Dual J-FET		•	•	•					•	•				
Multi-Device Technology	Hybrid Module					•	•	•	•			•	•	•	
High Open Loop Gain	≥100dB ≥140dB	•	•	•	•	•	•	•		•	•	• .		•	
High CMR	>100dB	•	•	•	٠			•				•		•	
Low Offset Voltage	≪5mV ≪1mV ≪50µV	•	•	•	•	•	•		•	•	•	•	•		
Low Offset	<5μV/°C	•	•	•	•	•	•	•	•	•	•	•			
V, vs. Temp	≪1µV/°С ≪0.6µV/°С	•	•	•		•	•			•	•	•			
Low Bias Current	≪50pA ≪5pA ≪0.5pA						•		•	•	•	•	:	•	
Fast Settling	≤1µs to 0.1% ≤5µs to 0.01%					•									
Wideband (Unity Gain)	≥2MHz ≥10MHz					•								•	
High Slew Rate	≥10V/µs ≥30V/µs ≥100V/µs ≥1000V/µs					•				-				•	
Low Noise (0.1 to 1 2µV p-p	0Hz)	•		• ,	•	•		•		•	•	•			
High Voltage Out High Current Out Low Power	≥100V ≥20mA ≤75mW								•	•	•		•	•	
Second Source				•											
Temperature Range 0 to +70°C -25°C to +85°C		•	•	•	•		•	•	•	•	•	•		•	
-55°C to +125°C		•	•	•	•					•	•				
Dice Availability		L		•	•					•					
Volume I Page		4-31	4-47	4-125	4-57	4-143	4-143	4-145	4-83	4-87	4-105	4-139	4-51	4-141	
Volume II Page	· · · · · · · · · · · · · · · · · · ·	-		-	-	4-25	4-25	4-27	-		_	4-21	_	4-23	

<sup>1</sup>Chopper Stabilized

ž

		FAST/WIDEBAND													
	•	,	$\square$				,	FET IN	IPUT	,		Ζ_,			NITY JAIN JFFER
	*	<sup>4</sup> D5 <sub>0</sub> ,	<sup>4</sup> D5no	<sup>4051,6</sup>	0 84	<sup>4</sup> O <sub>3</sub> e	00 (Q)	4D363	4035c	20.51	HOSM	oc.	5000-	foor.	2
Monolithic Technology	Bipolar Input J-FET Dual J-FET	•	•	•											
Multi-Device Technology	Hybrid Module				•	•	•	•	•	•	•	•	•	•	
High Open Loop Gain	≥100dB ≥140dB	•			•		•	•	•		•				
High CMR	>100dB					l									
Low Offset Voltage	≪5mV ≪1mV ≪50μV	•	•		•	•	•	•	•	•		•	•		
Low Offset V, vs. Temp	≤5µV/°C ≤1µV/°C ≤0.6µV/°C						•	•							
Low Bias Current	≪50pA ≪5pA ≪0.5pA				•		•	•	•		L.	•	•		
Fast Settling	≤1µs to 0.1% ≤5µs to 0.01%	•	•	•	•	• •	•	•	•	•	:	•	•	•	
Wideband (Unity Gain)	≥2MHz ≥10MHz	•	•	•	•	•	•	•	•	•	•	•	•	•	-
High Slew Rate	$\geq 10V/\mu s$ $\geq 30V/\mu s$ $\geq 100V/\mu s$ $\geq 1000V/\mu s$	•	•	•	•	•	•	•	•	•	•	•	•	•	
Low Noise (0.1 to 2µV p-p	10Hz)						•	•							
High Voltage Out High Current Out Low Power	≥100V ≥20mA ≤75mW	•			•	•		•	•	٠	•		•	•	
Second Source		•	•						•			•	•		· ·
Temperature Range 0 to +70°C -25°C to +85°C -55°C to +125°C	c	•	•	•	•	•	•	•	•	•		:	•	•	
Dice Availability	· · · ·	· · · · ·		•		1	1								1
Volume I Page		4-39	4-43	4-63	-	4-21	4-23	4-25	4-115	_	4-131	4-117	4-121	4-137	
Volume II Page	• 	<i>_</i>		_	4-17	-		-	-	4-19	_		-	-	

### **Orientation** Operational Amplifiers

The amplifiers listed in this catalog are intended to provide cost effective solutions to the bulk of op-amp requirements in precision measurement and control, as well as to more-general requirements in electronic circuits. The technical data included here\* cover the properties of some 36 op-amp families, comprising about 100 distinct types. Some are general purpose, others provide near-optimum performance for specific classes of applications.

They differ in a variety of ways, for example, circuit technology, circuit architecture, input properties, output properties, operating temperature range and in terms of the many performance specifications.

#### BACKGROUND

The operational amplifier is today the most-widely used analog subassembly. It is safe to say that its *basic* properties and applications are sufficiently understood by most circuit designers and builders. However, the basis for choice, the subtleties of using op amps in circuits for best results (especially in precision measurement and control), and the varieties of possible applications are less clearly understood by op amp users, in varying degrees.

In these few pages, we shall address the question of making a proper choice of op amp type for an application, in relation to the extensive array of device properties presented in the data sheets that follow.

For those users requiring basic tutorial material, and detailed information on getting the most out of op amps, we have provided on page 4-16 a bibliography that should make available up to 99% of information needed now and then, with "fanout" to the vast body of literature that — with some redundancy — will provide the remainder. It should come as no surprise to successful users of Analog Devices op amps that a number of the references are to the applications sections of data sheets included in this catalog.

#### SELECTION PRINCIPLES

In selecting the right device for a specific application, you should have clearly in mind your design objectives and a firm understanding of what published specifications mean. Beyond this, you should detail the significant variables that are pertinent to your application. The purpose of this section is to put these many decision factors into perspective to help you make the most meaningful buying decisions.

To properly choose an operational amplifier for any given set of requirements, the designer must have:

> 1. A complete definition of the design objectives. Signal levels, accuracy desired, bandwidth requirements, circuit impedance, environmental conditions and other factors must be well defined before selection can be effectively undertaken.

2. Firm understanding of what the manufacturer means by the numbers published for the parameters. Frequently, any two manufacturers may have comparable published specifications, which may have been arrived at using differing measurement techniques. This creates a pitfall in op amp selection. To avoid these difficulties, the designer must know what the published specifications mean and how these parameters are measured and then must be able to translate these published specifications in terms meaningful to the design requirements.

There are three fundamental aspects to the rational selection of an operational amplifier for a given application: (1) establishing the circuit architecture, (2) defining the performance levels, and (3) choosing the amplifier(s).

1. To obtain a circuit building block to implement a defined functional job, the principal choices are either to purchase a committed functional device or to design a circuit employing op amps to perform the function. For example, to obtain a difference between two voltages, one may either purchase an instrumentation or isolation amplifier, or design a suitable subtraction circuit using op amps. If a committed functional building block, with appropriate specs and price, is not available, the circuit designer must start by developing schematic diagrams of circuits that will perform the function simply using "ideal" operational amplifiers. Many commonly used circuits can be found in textbooks, "cookbooks", and linear circuit books, as well as in application notes and data sheets.

2. Recognizing that the choice of an op amp depends on both the overall circuit requirements and the characteristics of available op amps, the designer should interpret the desired overall performance in terms of the parameters of op amps, and establish acceptable ranges of parameters, and their variation with time, temperature, supply voltage, etc. Examples of the key parameters are the input offset voltage, input bias and offset currents, and the high-frequency performance and transient behavior of the op-amp block (and its effect on the closedloop circuit) for large and small signals. It will be helpful to develop an application checklist, which includes such considerations as the character of the input signals and their impedance, the output load, the desired accuracy – static and dynamic – and the environmental conditions.

3. The designer must then relate acceptable performance of the op-amp building block to the specifications and prices of available devices from preferred suppliers, bearing in mind a firm understanding of the way in which manufacturers define their specifications, and how definitions can differ in a way that may be misleading. A set of definitions used by Analog Devices follows the next section.

#### APPLICATION CHECKLIST

By way of an application checklist, the designer will need to account for the following:

*Character of the application:* The character of the application (inverter, follower, differential amplifier, etc.) will often influence the choice of amplifier.

<sup>\*</sup>In addition to the products listed here, which are recommended for new designs, a number of older products are still available; data sheets are available upon request.

Accurate description of the input signal: It is extremely important that the input signal be thoroughly characterized. Is the input a voltage source or current source? Range of amplitude? Source impedance? Time/frequency characteristics?

*Environmental conditions:* What is the maximum range of temperature, time, and supply voltage over which the circuits must operate (to the required accuracy) without readjustment?

Accuracy desired: The accuracy requirement determines the extent to which the foregoing considerations are critical, and ultimately points the way to a device (or series of devices) which are acceptable. Accuracy must, of course, be defined in terms meaningful to the application with regard to bandwidth, DC offset, and other parameters.

#### SELECTION PROCESS

In general, the objective of amplifier selection should be to choose the least expensive device which will meet the physical, electrical, and environmental requirements imposed by the application. This suggests that a "General Purpose" amplifier will be the best choice in all applications where the desired performance requirements can be met. Where this is not possible, it is generally because of limitations encountered in two areas – bandwidth requirements, and/or offset and drift parameters.

To make it easier to relate bandwidth requirements with the drift and offset characteristics, a capsule view of bandwidth considerations precedes the DC discussions below. The reader is then returned to an expanded discussion of gainbandwidth considerations.

Gain Bandwidth Considerations, A Capsule View Although all selection criteria must be met simultaneously, determination of the bandwidth requirements is a logical starting point because:

> A) If DC information is not of interest, a suitable blocking capacitor can be connected at the amplifier input and all of the "drift" specifications may usually be ignored, and

B) Where high frequency (>10MHz) characteristics are of primary importance, the choice will be limited to those amplifiers designated "Wide Bandwidth/Fast Settling."

Where DC information is required and where frequency requirements are relatively modest (full power response below 100kHz, unity gain of less than 1.5MHz) other criteria will probably influence the final choice. It is important, however, to choose an amplifier with which an adequate value of loop gain is assured (at the maximum frequency of interest) to obtain the desired accuracy. Loop gain is the excess of open loop gain over closed loop gain, and is responsible for the diminishing error due to fluctuations in the open loop gain due to time, temperature, etc. For example, if the closed-loop gain is 1000, the open-loop gain must be at least 100,000 to yield an error of no more than 1%, and 1,000,000 to yield an error no greater than 0.1%. Where undistorted response is required, the specifications for full linear response and slewing rate should be chosen such that they are not exceeded at the highest frequency of operation.

#### Offset and Drift Considerations

In the majority of op-amp applications, final selection is determined by the DC offset and drift characteristics. To undertake amplifier selection in these cases, it is necessary to translate the requirements listed above as follows. (It is assumed that bandwidth requirements and temperature range have been established at this point.)

1. What input impedance must the circuit present to the signal source? This depends primarily on the source impedance,  $R_s$ , and the amount of loading error which is acceptable. Most amplifier circuits are designed around either the inverting or noninverting circuit of Figure 1. The choice is often made between the two to accommodate the impedance requirement. Input impedance for the inverting circuit is approximately equal to the summing impedance,  $R_i$  and the upper limit on the magnitude of  $R_i$  is determined by the allowable drift error because of input bias current as discussed below. The noninverting circuit offers inherently higher input impedance than the inverting circuit (due to "bootstrapping" feedback) and in this case input impedance of the amplifier  $R_{cm}$ .

2. How much drift error can be tolerated? The question is related to the input signal level,  $e_s$ , and the required accuracy. For example, to amplify or otherwise manipulate a DC input signal of one volt with an accuracy of 0.1%, the offset drift error,  $V_d$ , must be one millivolt or less. (This assumes that other sources of error such as input loading, noise and gain error have already been allowed for.) By the same reasoning, the allowable drift error for a 1 volt signal and 0.01% accuracy would be  $100\mu V$ .

When this has been defined, the allowable limits of offset voltage ( $e_{os}$ ), bias current ( $i_b$ ), and difference current can be calculated by the equations of Figure 1.

Figure 1 gives the equations which relate offset voltage  $(e_{OS})$ , bias current  $(i_D)$ , difference current  $(i_d)$  and the external circuit impedances to the drift error,  $V_d$ , for both the inverting and the noninverting circuits. From these equations it can be seen how the input impedance requirements of the foregoing paragraphs are related to the drift error.

For example, in the case of the inverting circuit, an offset error voltage,  $i_b R_i$ , is generated by the bias current flowing through the summing impedance. This error increases for increasing  $R_i$ . Since  $R_i$  also sets the input impedance, there is a conflict between high input impedance and low offset errors. Likewise, for a given offset error, higher values for  $R_i$ can be used with an amplifier which has lower bias current.



Input Impedance R IN ~ R

% Drift Error =  $\frac{100V_d}{e_s}$ 







Where it will otherwise function properly, the noninverting circuit generally makes a better choice for high input impedance circuits. Also, for the same source and input impedance requirement, a given amplifier will generate lower offset errors for the noninverting circuit than for the inverting circuit. This is so because the bias current flows only through Rs for the noninverter and this will always be less than the input impedance, R<sub>i</sub>, of the inverter. Input impedance of the noninverter (approximately  $R_{CM}$ ) is typically  $10^7$  ohms even for the least expensive bipolar amplifiers and up to 10<sup>11</sup> ohms for FET types.

Unfortunately, however, the noninverting configuration cannot always be used since it is not convenient to use for many circuit functions such as integration or summation. A further limitation occurs in high accuracy applications, where common mode errors may rule out this circuit configuration.

Initial offsets can usually be zeroed at room temperature so that only the maximum temperature excursion ( $\Delta T$ ) from +25°C need be considered. For example, over the range of -25°C to +85°C, the maximum temperature excursion ( $\Delta T$ ) from +25°C would be 60°C. As a practical matter, offset errors due to supply voltage and time drift can generally be neglected since errors due to temperature drift are usually much greater.

#### **Current Amplifier Considerations**

Before leaving the subject of offset errors, we shall discuss briefly the current amplifier configuration which is shown in Figure 2A. The obvious approach to measuring current is to develop a voltage drop across a load resistor, Rf, and to measure this potential with a high impedance amplifier as shown in Figure 2B.

This approach has several disadvantages as compared to the circuit of Figure 2A. First the noninverting amplifier introduces common mode errors which do not occur for Figure 2A. Second, an ideal current meter would have zero impedance whereas, Rf in Figure 2B may become very large since this resistor determines the sensitivity of the measurement. Third, the changes of input impedance, R<sub>cm</sub>,



#### Figure 2A. Current Amplifier



Figure 2B. Voltage Amplifier with Sampling Resistor

for the noninverting amplifier with temperature will cause variable loading on  $R_f$  and hence a change in sensitivity.

The current amplifier of Figure 2A circumvents all of these difficulties and approaches an ideal current meter; that is, there is essentially no voltage drop across the measuring circuit, since with enough open loop gain, A, the input impedance  $R_{IN}$  becomes very small.

In selecting a current amplifier, the most important consideration is current noise, and bias current drift. Measuring accuracy is largely the ratio of current noise and drift to signal current,  $i_s$ . To obtain the drift of error current  $I_\epsilon$  referred to the input, use the following expression.

$$\Delta \mathbf{I}_{\boldsymbol{\epsilon}} = \left[\frac{\Delta \mathbf{e}_{os}}{\Delta T} \left(\frac{\mathbf{R}_{f} + \mathbf{R}_{s}}{\mathbf{R}_{f} \mathbf{R}_{s}}\right) + \frac{\Delta \mathbf{i}_{B}}{\Delta T}\right] \Delta T$$

Now, to make a proper selection you must pick an amplifier with an error current,  $I_e$ , over the operating temperature which is small compared to the signal current,  $i_s$ . Do not overlook current noise which may be more important than current drift in many applications.

Gain Bandwidth Considerations, Expanded Discussion From the previous discussion, it is apparent that most general purpose operational amplifiers will usually give adequate performance for the DC and audio frequency range applications. However, to obtain unity gain bandwidth above 2MHz, full power response above 20kHz and slewing rate above  $6V/\mu$ sec, in general, requires special design techniques. All amplifiers with wideband, fast response characteristics have been listed in the wide bandwidth group to simplify the selection for higher frequency applications.

One factor often overlooked is that stray capacitance and impedance levels of the external feedback circuit can be the major limitation in high frequency applications. For example, in Figure 1A, if  $R_f$  were one megohm, and stray capacitance,  $C_S$ , were one picofarad then the closed loop bandwidth would be limited to 160kHz ( $1/(2\pi R_F C_S)$ ) regardless of how fast the amplifier is. Moreover, output slewing rate will be limited by how fast  $C_S$  can be charged which in turn is related to signal level,  $e_s$ , and input impedance,  $R_i$ , by  $de_o/dt = -e_s/R_iC_s$ . For these reasons it is usually not possible to obtain both fast response and high input impedance for an inverting circuit since both  $R_i$  and  $R_f$  must be large to obtain high input impedance.

Another advantage of the noninverting circuit (Figure 1B) is that input impedance, being determined by potentiometric feedback, does not depend on the impedance levels for  $R_1$  and  $R_2$ . Therefore, a low impedance can be used for  $R_2$  so that stray capacitance of  $C_s$  will not limit the circuit's bandwidth. In this case the minimum value for  $R_2$  is constrained only by the output current rating of the amplifier. Again the trade-off between the frequency response and input impedance of the inverting and noninverting circuits must be evaluated in light of the common mode rejection error introduced by the noninverter.

For greater emphasis wideband applications can be separated into two categories – steady state and transient. Since the amplifier requirements for the two are somewhat different, these categories will be discussed separately.

#### A. Steady State Applications

Steady state applications involve amplifying or otherwise manipulating *continuous* sinusoidal, complex or random waveforms. In these applications the significant issues in choosing an amplifier are as follows:

1. Is DC coupling required? If DC information is of no consequence, then the offset drift errors are not usually important and a capacitor can be used if necessary to block the output DC offset. Your only concern here is that DC offset at the output does not become so large, as might be the case with a high gain stage, that the output is saturated or the dynamic swing for AC signals is limited. One way to circumvent the latter problem is to use feedback to limit the gain at DC as shown in Figure 3. The gain of these circuits can be small at DC but large at high frequencies.



Figure 3. DC Feedback Minimizes Output Offset for AC Applications

2. What closed loop gain and bandwidth are required? Closed loop gain, G, is dictated by the application. To a first approximation the intersection of the open and closed loop gain curves in Figure 4 gives the closed loop bandwidth,  $f_{c1}(-3dB)$ . For high gain, wideband requirements, it may be necessary, or more economical, to use two amplifiers in cascade each at lower gain.

3. What loop gain is required or alternatively what gain stability, output impedance and/or linearity are necessary? The available loop gain at a particular frequency or over a range of frequencies is very often more important than closed loop bandwidth in selecting an amplifier. Loop gain as illustrated in Figure 4, is defined as the difference, in dB, or as the ratio, arithmetically, of the open to closed loop gain ( $A\beta = A/G$ ). You will find in most of the equations defining the closed loop characteristic of a feedback amplifier that the loop gain ( $A\beta$ ) is the determining factor in performance. Some of the more notable examples of this point are as follows:



Figure 4. Closed Loop Bandwidth and Loop Gain

- a. Closed loop gain stability =  $\triangle G/G$  $\triangle G/G = (\triangle A/A) [1/(1 + A\beta)]$  where  $\triangle A/A$  is the open loop gain stability, usually about  $1\%/^{\circ}C$ .
- b. Closed loop output impedance =  $Z_{ocl} = Z_o/(1 + A\beta)$ , where  $Z_o$  is the open loop output impedance, usually 200 to 5000 ohms.
- c. Ciosed loop nonlinearity =  $L_{cl} = L_{ol}/(1 + A\beta)$ , where  $L_{ol}$  is the open loop linearity, usually less than 5%.

Loop gain of 100, or 40dB, is adequate for most applications and this is readily achievable at DC and low frequencies. But note that loop gain decreases with increasing frequency which makes it difficult to obtain large loop gains at high frequencies. For this reason it may be necessary to use a 10MHz unity gain amplifier in order to obtain adequate feedback over a 10kHz bandwidth.

4. What full power response and/or slew rate are required? You should examine your expected output waveform and select an amplifier whose slewing rate exceeds the maximum rate of change of output signal. For a sinusoidal waveform with a peak voltage output equal to the rated amplifier output the frequency should not exceed  $f_p$ , the full power response of the amplifier. As the output signal voltage is reduced below the rated output voltage, the usable maximum frequency can be extended proportionately. If you do not observe these restrictions you will get distortion and unexpected DC offsets at the output of the amplifier.

For some monolithic amplifier deserts available today their frequency response is not a simple 6dB roll-off; the response may be shaped with external RC components for improved performance. Using feedforward or phase lag compensation networks, gain-bandwidth product and/or full power response may be shaped to meet varying design requirements. Most internally compensated op amps offer a stable 6dB per octave roll-off with specified unity gain-bandwidth and slew rate thereby limiting maximum speed and response to those published specifications.

B. Transient Applications In applications such as A/D and D/A converters and pulse amplifiers, the *transient response* of the wideband amplifier is generally more important than the *gain bandwidth* characteristic described above. Slewing rate, overload recovery and settling time are the specifications which determine the transient response.

When applying the high frequency amplifier, it is important to understand how amplifier performance is affected by component selection as well as impedance levels used around the amplifier.

#### Settling Time

Settling time is defined as the time elapsed from the application of a perfect step input to the time when the amplifier output has entered and remained within a specified error band symmetrical about the final value (Figure 5). Settling time therefore includes the time required for the amplifier to slew from the initial value, recover from slew rate limited overload, and settle to a given error in the linear range.



Figure 5. Typical Settling Time Characteristics

The time and frequency response of a linear, bilateral network or amplifier are related by well known mathematics. For example, the step response for a well behaved, ideally linear, 6dB/octave amplifier with a closed loop bandwidth of  $\omega_{cl}$ is shown in Figure 6.

However, since settling time is determined by a combination of amplifier characteristics (both linear and nonlinear) and because it is a closed loop parameter, it cannot be readily predicted from the open loop specifications such as slew rate, small signal bandwidth, etc.

Analog Devices specifies settling time for the condition of unity gain, relatively low impedance levels, and no capacitive loading. A full-scale step input is used to determine settling time and the step is generally unipolar – i.e.: from zero to plus or minus full scale. The settling time indicated is generally the longest time resulting from a step of either polarity and is given as a percentage of the full scale step transition.



Figure 6. Step Response for Linear 6dB/Octave Amplifier

Settling time is a nonlinear function. It varies with the input signal level and it is greatly affected by impedances external to the amplifier.

#### ERRORS DUE TO NOISE

A major criterion in the selection of an amplifier for low level signals is the amplifier input noise, since this is usually the limiting factor on system resolution. In the general case, amplifier noise can be characterized by a voltage source in series with the summing junction and a current source in parallel with the summing junction. Whenever high source impedance is encountered, current noise flowing through the source impedance will appear as an additional voltage noise, combining with the amplifier voltage noise. The sum of these noise sources will then be amplified along with the desired signal. For this reason, selection of a particular amplifier must consider both the amplifier noise performance as well as the source impedance.

Consideration must also be given to noise sources other than the amplifier whenever determining total system noise. RF noise may be fed into an amplifier through any connecting wire, including power supply and output leads. Adequate shielding and low-pass filters on all incoming leads will usually prevent noise pick-up.

Thermal noise is generated in any conductor or resistor as a result of thermal agitation of the electrons. This noise voltage source, sometimes referred to as "Johnson Noise", is generated in the resistive component of any impedance and has a value:  $e_n = \sqrt{4KTBR}$ 

where  $e_n =$  the rms value of the noise voltage

K = Boltzman's Constant (1.38 x  $10^{23}$  joules/°K)

T = absolute temperature of the resistance,  $^{\circ}K$ 

B = the bandwidth in which the noise is measured Since noise is related to the bandwidth over which the measurement is made, no noise specification is meaningful unless the bandwidth for the specification is given. Although the Thermal Noise equation may appear unwieldy for practical noise calculations, all that is required to enable rapid approximations is to apply a few simple rules of thumb.

#### **Rules of Thumb**

(1) Remember that a  $100k\Omega$  resistor generates 40nV rms in a 1Hz bandwidth. The noise voltages generated by other values of resistances in other bandwidths can be calculated by remembering that the noise is proportional to the square root of the resistance and the bandwidth; i.e.

$$e_{\rm n} (\rm rms) = (40 \, \rm nV/\sqrt{Hz}) \left(\sqrt{\frac{\rm R}{100 \rm k\Omega}} (\rm BW)\right)$$

(2) To convert the rms noise to a p-p value, a conversion factor of  $6.6\mu V$  p-p/ $\mu V$  rms is applied for less than 0.1% probability of noise peaks exceeding calculated limits.

(3) The total rms noise contribution due to several noise sources is determined by the square root of the sum of the squares:

$$e_t = \sqrt{e_a^2 + e_b^2 + e_c^2 + \dots e_n^2}$$

If any noise source is less than a third of another, it may be neglected. The resulting error will be approximately 5%.

(4) Restricting the bandwidth of a system to the minimum usable and using the lowest impedances possible are ways to reduce noise.

#### DESIGN EXAMPLE

Figure 7A illustrates a typical circuit with noise calculations shown for each noise source. The total of the noise sources is obtained by adding each of the individual sources in a RMS fashion.



TOTAL NOISE =  $\sqrt{\{e_{R_{IN}}, G\}^2 + [e_{R_S}, (G+1)]^2 + e^2_{R_F} + (i_{n_1}, R_F)^2 + [(i_{n_2}, R_S), (G+1)]^2 + [e_n, (G+1)]^2}$ 

#### Figure 7A. Noise Components

Figure 7B illustrates how the Rules of Thumb may be applied in a practical case to approximate the total output noise. In this example, AD504, or a low noise type amplifier is being used with a  $50k\Omega$  source impedance. The two major noise sources, in addition to the AD504M input voltage noise of  $0.6\mu$ V p-p, are the Johnson noise ( $58\mu$ V p-p) and current noise ( $100\mu$ V p-p).  $\begin{array}{c} GAIN = 100\\ EW = 0.01 TO 10Hz\\ R_{S} = 50k\Omega\\ R_{F} = 10k\Omega\\ R_{IN} = 100\Omega\\ \end{array}$ 1) RESISTOR NOISE: R\_{F} + 13nV/\_{V}Hz\\ R\_{IN} = (1.3nV/\_{V}/Hz) 100\\ R\_{S} + (28nV/\_{V}/Hz) 101 = 2.8\muV/\_{V}/Hz\\ TOTAL RESISTOR NOISE: IN 10Hz BW = (2.8\muV/\_{V}/Hz) (J0Hz) 6.6\muV p.p/\_{W} rms = 58\muV p.p\\ (2.8\muV/\_{V}/Hz) (\_{V}/0Hz) 6.6\muV p.p/\_{W} rms = 58\muV p.p\\ 2) AMPLIFIER CURRENT NOISE: (50pA p.p) (10k) = 0.5\muV\\ (50pA p.p) (10k) = 0.5\muV\\ \end{array}

10kΩ

3) AMPLIFIER VOLTAGE NOISE:  $(0.6\mu V p.p)$  (101) = 60.6 $\mu$ V p.p TOTAL OUTPUT NOISE =  $\sqrt{(252)^2 + (60.6)^2 + (58)^2} \approx 265\mu V p.p$ 

#### Figure 7B. Design Example

HOW THE OPERATIONAL AMPLIFIERS ARE CLASSIFIED

To assist the designer in distinguishing among the many types available from Analog Devices, we have provided a Selection Guide, in which amplifiers are grouped in terms of common properties which have been optimized in order to satisfy the needs of specific classes of applications. Once the choice has been narrowed to the manageable number of types in any group, distinctions can be drawn in terms of other requirements or considerations.

Temperature Range and Nomenclature. Analog Devices operational-amplifier nomenclature uses suffixes to permit ready identification of the temperature range for which device operation to meet critical specifications has been designed or selected. The most popular range comprises the "commercial" temperatures from 0 to 70°C; it is designated by suffixes such as J, K, L, M, in order of increasingly tighter specs (e.g., AD741L). Also popular is the "military" range, -55°C to +125°C, designated by S, T, U, (e.g., AD510S); not all families have types with specified performance in this range. There are a few types designed for operation in the "industrial" range, -25°C to +85°C, designated by A, B (e.g., model 51B). Wide-range types will generally meet the same or better specs in a narrower temperature range. A few types are second-sources for products originally introduced by other manufacturers. In those instances, the generic nomenclature is used (AD741C) or enlarged upon, if superior selections are offered (e.g., AD301AL).

There are nine divisions by class of application, based on optimization of one or more key specifications. Versions of many devices in this class are available to meet requirements of MIL-STD-883B; the availability of such devices will be noted on the data sheets.

1. General-Purpose ICs. Amplifiers in this group include our lowest-cost devices. They are best-suited for general purpose designs with moderate drift requirements, down to  $5\mu V/^{\circ} C$  max (AD301AL), and gain-bandwidth to 8MHz (AD301A). Typical applications include summing, inverting, impedance

buffering (followers), and active filtering. They are also useful for developing nonlinear transfer functions, with appropriate external circuitry.

Bipolar monolithic technology is used for all types. The AD741 is internally compensated; it does not require external capacitance for frequency compensation. On the other hand, the AD301A's ability to be externally compensated, by either lag or feedforward circuitry, permits circuits with a wide range of dynamic performance characteristics to be handled. Extended-temperature-range equivalents are the AD101A, AD201A, and AD741.

2. Low Bias-Current, High Input-Impedance, FET-Input ICs. These types use the inherently high impedance and low leakage current of junction field-effect transistors (FET's) to deal with configurations that either provide the measurement of low currents or require the use of high-resistance circuitry.

Typical applications range from general-purpose high-impedance circuitry to integrators, current-to-voltage converters, and log-function generation, to measurements with high-impedance transducers, such as photomultipliers, flame detectors, pH cells, and radiation detectors.

The performance range is from the 75fA (75 x  $10^{-15}$  A) maximum bias current of the AD515L electrometer to the 50pA max of the general purpose, lowest-cost AD540J. The AD542 is a low-cost, laser-wafer-trimmed (LWT) monolithic implanted FET input amplifier with low offset and drift. The AD544 is similar, but has higher speed. Low bias current does not necessarily imply large voltage offsets; the AD515K combines a 150fA (0.15pA) max bias current with 1.0mV max offset and  $15\mu V/^{\circ}$ C max voltage drift; comparable figures for the AD547L are 25pA, 0.25mV and  $1\mu V/^{\circ}$ C.

The types of amplifiers in this group either are completely monolithic or employ matched FET's and a special bipolar amplifier chip designed to accommodate the input FET's electrically. In nearly all the IC's, thin-film resistors are deposited on the chip at critical circuit locations to ensure stability; low offsets and drift are achieved by laser-trimming of circuit balance. All FET-input op amps from Analog Devices are manufactured to meet their published bias-current specifications *after full warmup* (some manufacturers specify *initial* current, which is lower than warmed-up bias current). Our published max bias-current specification applies to either input (some manufacturers call "bias current" the *average* of the two input currents). Bias current of junction FET's approximately doubles for every 10°C increase of temperature.

3. FET-Input Dual ICs. The AD642, AD644, and AD647 are a single-chip pair of trimmed implanted-FET-input (TRIFET) op amps similar to the AD542, AD644, and AD547 with low warmed-up bias current (35pA max - K, L, S), low offset voltage (0.5mV max - L), low offset-voltage drift ( $2.5\mu$ V/°C max - L), and excellent V<sub>os</sub> matching (0.25mV max - L). Besides applications calling for more than one FET-input op amp at low cost per function, the AD647 is especially useful in applications calling for matched duals, such as log-ratio amplifiers, FET-input instrumentation amplifiers, and buffering of differential signals. The AD644, a wideband version, was designed for fast DAC amplifiers, sample and hold, filters and wideband instrument amplifiers.

4. Electrometers. This class comprises the lowest bias-current devices, the AD515. The AD515L, with its 75fA input bias current, 1mV max offset, and  $25\mu V/^{\circ}C$  offset tempco, has differential inputs, and can be used in voltage measurements at high impedance, as a follower, or in current measurements, as an inverter, or even differentially.

5. High-Accuracy Low-Drift Differential-Input ICs. "Chopperless" low-drift designs with differential inputs, optimized for voltage offset and drift, dc open-loop gain, and CMR, should be considered for high-accuracy instrumentation, low-level transducer bridge circuits, precision voltage comparators, and for impedance buffer designs.

Performance of internally compensated premium amplifiers in this group ranges from the ADOP-07A's  $25\mu V$  max offset voltage and  $0.6\mu V/^{\circ}C$  drift, and the AD517L's  $50\mu V$  max offset voltage and  $1.3\mu V/^{\circ}C$  drift, combined with 1nA max bias current (1.5nA max over the temperature range), and CMR of 110dB min, to the low-cost AD741L's maximum offset of 0.5mV and max offset tempeca of  $5\mu V/^{\circ}C$ , with 100nA max bias current over the temperature range, and CMR of 90dB min.

The ADOP-07 is a superior second source to other OP-07 families; for example, ADOP-07AH has minimum gain of  $3 \times 10^6$  V/V compared to  $3 \times 10^5$  V/V.

Among uncompensated op amps, the premium range is from the AD504M, with 0.5mV maximum offset voltage,  $0.5\mu V/^{\circ} C$ max drift, 100nA max bias current over the temperature range, and 110dB CMR, to the low-cost AD301AL, with max offset of 0.5mV, max drift of  $5\mu V/^{\circ} C$ , max bias current of 45nA over the temperature range, and minimum CMR of 90dB. For applications in which low noise is essential, the AD504M has 100%-tested guaranteed maximum voltage noise of  $0.6\mu V p$ -p, for the frequency range 0.1 to 10Hz, and maximum spot noise of 13, 10, and 9nV/ $\sqrt{\text{Hz}}$  and 0.6, and 0.3pA/ $\sqrt{\text{Hz}}$ , at 100Hz, and 1000Hz, respectively.

External dynamic compensation permits considerably greater bandwidths, at higher gains, than are available with the compensated AD517 and AD510 families. For example, with a 3.9pF compensating capacitor, the AD504's typical smallsignal bandwidth is 100kHz at a gain of 200, vs. 1.5kHz for the internally compensated AD510; under the same conditions, the full-power bandwidth of the AD504 is 30kHz, vs. 1.5kHz for the AD510. With feedforward compensation, the AD301AL has a full-power bandwidth in excess of 150kHz, for inverting applications.

The AD741J/K/L and the AD301AL are selected from production lots of the generic AD741 and AD101A types. The AD504, AD510, and AD517 are thermally balanced for low drift and high gain (independent of output loading), with inputs that are bootstrapped for high CMR and protected against overloads to prevent bias-current degradation due to reverse breakdown. Thin-film resistors, deposited on the chip, are another key to the stability of these amplifiers. The AD510 and the AD517 employ super-beta input transistors to achieve low bias current, and they are laser-trimmed at the wafer-probe stage (LWT) to achieve their excellent offset-voltage specifications at low cost. Since the bias currents are always of one polarity, they can be nulled at a given temperature with simple circuitry; and the change over the temperature range will be considerably less than for low-cost FET-input amplifiers having comparable specifications.

Extended-temperature-range equivalents are AD504S; AD510S, AD714S, and AD517S.

6. Wide Bandwidtb, Fast-Settling ICs. High-speed op amps are characterized by high slewing rates, fast settling time, and wide bandwidth. Fast settling time is especially important in applications with rapidly changing or switched analog data, in buffers, d/a converters, and multiplexer circuitry, wide small-signal bandwidth is important in preamplification and in handling low-level wideband ac signals; high slewing rate is associated with fast settling time and is also important in handling ac signals having large magnitudes with minimal distortion, since the large-signal bandwidth is closely related to the slewing rate.

The products in this category with outstanding specifications are models HOS-050, AD3554 and AD380. Settling of the hybrid HOS-050 is to within 0.01% in 300ns in the inverting connection. Model AD3554 max slewing rate is 1000V/  $\mu$ s inverting, and small-signal unity-gain bandwidth is 70MHz; full-power bandwidth is 16MHz, min. In addition, all of these devices will deliver ±100mA of output current at ±10V, an important factor in video and line-driver circuitry, and in driving capacitive loads. For example, the current required to sustain 500V/ $\mu$ s in a 100pF load is I = C dV/dt = 50mA. AD380 is optimized for settling time: 250ns maximum to 0.01%, inverting or noninverting, with output of ±50mA at ±10V.

There are three families of monolithic ICs listed in this category, with slewing rates ranging from  $25V/\mu s$  min to  $100V/\mu s$ min. The AD509S is the fastest slewing ( $100V/\mu s$  min) and settling (500ns min to 0.1% and  $2.5\mu s$  min to 0.01%). The AD507K is the best all-around performer, with small-signal bandwidth of 35MHz, slewing rate of  $25V/\mu s$  min, and typical settling to 0.1% within 900ns, in addition to open-loop dc gain of  $10^5$  min, drift of  $15\mu V/^{\circ}C$  max, and bias current of 15nA max. The AD518J is the lowest in cost, yet it slews at  $50V/\mu s$  min, and typically settles to within 0.1% in 800ns, with single-capacitor compensation.

Extended-temperature-range equivalents are models AD507S, AD509S and AD518S.

#### **DEFINITIONS OF SPECIFICATIONS**

#### Absolute Maximum Differential Voltage

Under most operating conditions, feedback maintains the error voltage between inputs to nearly zero volts. However, in some applications, such as voltage comparators, the voltage between the inputs can become large. This specification defines the maximum voltage which can be applied between inputs without causing permanent damage to the amplifier.

#### **Common-Mode Rejection**

An ideal operational amplifier responds only to the difference voltage between inputs  $(e^+ - e^-)$  and produces no output for a *common-mode voltage*, that is, when both inputs are at the same potential. However, due to slightly different gains between the plus and minus inputs, or variations in offset voltage as a function of common-mode level, common-mode input voltages are not eliminated at the output. If the output error voltage, due to a known magnitude of common-mode voltage, is referred to the input (dividing by the closed-loop gain), it reflects the equivalent *common-mode error voltage* (CME) between the inputs. Common-mode voltage to the resulting common-mode error voltage. Common-mode rejection is often expressed logarithmically: CMR (in dB) = 20 log<sub>10</sub> (CMRR).

The precise specification of CMR is complicated by the fact that the common-mode voltage error can be a highly nonlinear function of common-mode voltage and also varies with temperature. As a consequence, CMR data published by Analog Devices are average figures, assuming an end-point measurement over the common-mode range specified. The incremental CMR about small values of common-mode voltage may be greater than the average CMR specified (on the other hand, the incremental CMR may be less in the neightborhood of large CMV). Published CMR specifications for op amps pertain to very low-frequency voltages, unless specified otherwise; CMR decreased with increasing frequency.

#### Common-Mode Voltage, Maximum

For differential-input amplifiers, the voltage at both inputs can swing about ground (power-supply common) level. *Commonmode voltage* is defined as any voltage (above or below ground) that could be observed at both inputs. The maximum common-mode voltage is defined as that voltage which will produce less than a specified value of common-mode error. This establishes the maximum input voltage for the voltage-follower connection.

#### Drift vs. Supply

Offset voltage, bias current, and difference current vary as supply voltage is varied. Usually, dc errors due to this effect are negligible compared to drift with temperature. No inference may be drawn from this low-frequency specification concerning the effects of rapid variation of voltage at the supply terminals.

#### Drift vs. Temperature

Offset voltage, bias current, and difference current all change, or "drift", from their initial values with temperature. This is by far the most important source of error in most precision applications. The temperature coefficients (tempcos) of those parameters are all defined as the average slope over a specified temperature range. Drift can be a nonlinear function of temperature (though it is often quite linear over limited temperature ranges); the slopes generally are greater at the extremes of temperature than around normal ambient ( $+25^{\circ}$ C), which generally means that for small temperature excursions in the vicinity of  $+25^{\circ}$ C, the specification is conservative.

Analog Devices precision operational amplifiers are specified by three- (or more-) point measurements, at 25° C and at the high and low extremes of the range (T<sub>H</sub>, T<sub>L</sub>), with the amplifier adjusted to zero at room temperature. The sum of the magnitudes of the drifts in the two ranges must be less than the specified drift rate  $(\mu V)^{\circ}$ C or nA/°C) multiplied by the total temperature range (modified "butterfly"), or, in some cases, the magnitude of the drifts in both ranges must be less



than the specified drift rate multiplied by the respective temperature ranges ("true butterfly").

The lowest-cost second-source IC amplifiers are specified only in terms of the maximum value of the parameter (e.g., offset voltage) over temperature in the specified range.

#### Drift vs. Time

Offset voltage, bias current, and difference current change with time as components age. It is important to realize that drift with time is random, and rarely – if ever – accumulates linearly for healthy devices. For example, voltage drift for a chopper-stabilized amplifier might be quoted at  $1\mu$ V/day, whereas cumulative drift over 30 days might not exceed  $5\mu$ V, or  $15\mu$ V in a year (e.g., model 235). A convenient rule of thumb for extrapolation is to divide the drift for a stated interval by the square root of its ratio to any other interval of interest.

#### Full-Power Response

The large-signal and small-signal response characteristics of operational amplifiers differ substantially. An amplifier's output will not respond to large signal changes as fast as the smallsignal bandwidth characteristics would predict, primarily because of slew-rate limiting in the output stages. Full-power response is specified in two ways: full linear response and full peak response. Full linear response is specified in terms of the maximum frequency, at unity closed-loop gain, for which a

#### OPERATIONAL AMPLIFIERS VOL. 1, 4-13

sinusoidal input signal will produce full output at rated load without exceeding a pre-determined distortion level. There is no industry-wide accepted value for the distortion level which determines the full-linear-response limitation, but we use 3% as a maximum acceptable limit for modules.

In many applications, the distortion caused by exceeding the full linear response can be comfortably ignored, but a moreserious effect (often overlooked) is an effect equivalent to a dc offset voltage that can be generated when full linear response is exceeded, due to rectification of the asymmetrical feedback waveform or overloading of the input stage by large distortion signals at the summing junction.

Another frequency response that is often if interest is the maximum frequency at which full output swing may be obtained, irrespective of distortion. This is termed "full peak response" and can often be found in a plot of output voltage swing vs. frequency.

#### Initial Bias Current

Bias current is defined as the current required at either input from an infinite source impedance to drive the output to zero (assuming zero common-mode voltage). For differential amplifiers, bias current is present at both the negative and the positive input. All Analog Devices specifications pertain to the *larger* of the two, *not the average*. For single-ended amplifiers (i.e., chopper types), bias current refers to the current at the input terminal.

Analog Devices specifies initial bias current,  $I_b$ , as the bias current at either input, specified at +25°C ambient with the input junctions at normal operating temperature (some manufacturers specify initial bias current at power turn-on. Such specifications may be misleading. For example, in FET-input amplifiers, bias current is doubled for each 10°C increase; since junction temperatures may warm up to 20°C or more above ambient, the "initial bias current" spec used by some manufacturers may be met only during a brief interval after the power is burned on, and  $I_b$  may be quadrupled under ordinary operation conditions.)

#### Initial Difference Current

Difference current is defined as the difference between the bias currents at the two inputs. The input circuitry of differential amplifiers is generally symmetrical, so that bias currents at both inputs tend to be equal and tend to track with changes in temperature and supply voltage. Therefore, difference current is often about 0.1 times the bias current at either input, assuming that initial bias current has not been compensated at the input terminals. For amplifiers in which bias currents track, it is often possible to reduce voltage errors due to bias current and its variations by the use of equal resistance loads at both inputs.

#### Input Impedance

Differential input impedance is defined as the impedance between the two input terminals at +25°C, assuming that the error voltage is nulled or very near zero volts. To a first approximation, dynamic impedance can be represented by a capacitor in parallel with a resistor. Common-mode impedance, expressed as a resistance in parallel with a capacitance, is defined as the impedance between each input and power-supply common, specified at +25°C. For most circuits, common-mode impedance on the negative input has little significance, except for the capacitance which it adds at the summing junction (one exception is electrometer circuitry). However, common-mode impedance on the plus input sets the upper limit on closed-loop input impedance for the non-inverting configuration. Common-mode impedance is a nonlinear function of both temperature and common-mode voltage. For FET-input amplifiers, common-mode resistance is reduced by a factor of two for each 10° of temperature rise. As a function of common-mode voltage, the resistive component is defined as the average resistance for a common-mode change from zero to the maximum common-mode voltage. Incremental resistance may be less than the specified average value, especially at full-scale for some FET-input amplifiers.

#### Input Offset Voltage

Offset voltage is defined as the voltage required at the input from zero source impedance to drive the output to zero; its magnitude is measured by closing the loop (using low values of resistance) to establish a large fixed gain, measuring the amplified error at the output, and dividing the measured value by the gain.

The initial offset voltage is specified at  $+25^{\circ}$ C and rated supply voltage. In most amplifiers, provisions are made to adjust initial offset to zero with an external trim potentiometer.

#### Input Noise

Input voltage- and current-noise characteristics can be specified and analyzed in much the same way as offset-voltage and bias-current characteristics. In fact, long-term drift can be considered as noise which occurs at very low frequencies. The primary difference is that, when evaluating noise performance, bandwidth must be considered. Also rms noise from different sources is summed by root-sum-of-squares, rather than linear, addition. Depending on the amplifier design, noise may have differing characteristics as a function of frequency, being dominated by "1/f noise", resistor noise, or junction noise, at various frequencies.

For this reason, several noise specifications are given. Lowfrequency noise in the band 0.01 to 1Hz (or 0.1 to 10Hz) is specified as peak-to-peak, with a 3.3 $\sigma$  uncertainty, signifying that 99.9% of the observed peak-to-peak excursions will fall within the specified limits. Wideband noise is specified as rms. For some types, spectral-density plots or "spot noise", at specific frequencies, in  $\mu V/\sqrt{Hz}$  or pA/ $\sqrt{Hz}$ , are provided.

#### Open-Loop Gain

Open-loop gain is defined as the ratio of a change of output voltage to the voltage applied between the amplifier inputs to produce the change. Gain is specified at dc. In many applications, the frequency dependence of gain is important; for this reason, the typical open-loop gain as a function of frequency is published for each amplifier type. See also *unity gain small-signal response*.

#### **Overload Recovery**

Overload recovery is defined as the time required for the output voltage to recover to the rated output voltage from a saturated condition caused by a 50% overdrive. Published specifications apply for low impedances and contain the assumption that overload recovery is not degraded by stray capacitance in the feedback network.

#### Rated Output

Rated output *voltage* is the minimum peak output voltage which can be obtained at rated current or a specified value of resistive load before clipping or out-of-spec nonlinearity occurs. Rated output *current* is the minimum guaranteed value of current supplied at the rated output voltage (or other specified voltage). Load impedances less than the specified (or implied) . value can be used, but the maximum output voltage will decrease, distortion may increase, and the open-loop gain will be reduced. (All models are short-circuit protected to ground, and many are safe against shorts to the supplies.)

#### Settling Time

Settling time is defined as the time elapsed from the application of a perfect step input to the time when the amplifier output has entered and remained within a specified error band symmetrical about the final value. Settling time, therefore, includes the time required: for the signal to propagate through the amplifier, for the amplifier to slew from the initial value, recover from slew-rate-limited overload (if it occurs), and settle to a given error in the linear range. It may also include a "long tail" due to the time required to reach thermal equilibrium, or the settling time of compensation circuits. Settling time is usually specified for the condition of unity gain, relatively low impedance levels, and no (or a specified value of) capacitive loading, and any specified compensation. A fullscale unipolar step input is used, and both polarities are tested.

Although settling time can generally be grossly inferred from the other amplifier specifications (an amplifier that has extrawide small-signal bandwidth, extra-fast slewing, and excellent full-power response may reasonably - but not always - be expected to have fast settling), the settling time cannot usually be rationally predicted from the other dynamic specifications.

#### Slewing Rate

The slewing rate of an amplifier, usually in volts per microsecond  $(V/\mu s)$ , defines the maximum rate of change of output voltage for a large input step change.

#### Unity-Gain Small-Signal Response

Unity-gain small-signal response is the frequency at which the open-loop gain falls to 1V/V, or 0dB under a specified compensation condition. "Small signal" indicates that, in general, it is not possible to obtain large output voltage swing at high frequencies because of distortion due to slew-rate limiting or signal rectification. For amplifiers with symmetrical response for signals applied to either input, the dynamic behavior will be consistent for both inverting and non-inverting configurations. However, if feedforward compensation is used, fast response will be available only on the negative input, restricting fast applications of the device to the inverting mode.

#### A BRIEF BIBLIOGRAPHY ON OP AMPS

- BOOKS (Not available from Analog Devices except where noted)
- IC Op-Amp Cookbook by Walter Jung, Howard Sams & Co., Second Edition, 1980, down-to-earth and practical paperback
- Linear Integrated Circuit Applications by George B. Clayton, The Macmillan Press Ltd., London, 1975
- Modern Operational Circuit Design, by J. I. Smith, John Wiley & Sons, Inc., 1971
- Nonlinear Circuits Handbook, edited by D. H. Sheingold. 1976. \$5.95. Analog Devices, Box 796, Norwood, MA 02062
- Operational Amplifiers and Linear IC's, by R. F. Coughlin and F. F. Driscoll, Prentice-Hall, Second Edition, 1982. Practical textbook
- Operational Amplifiers, Theory and Practice, by J. K. Roberge, J. Wiley & Sons, 1975. Authoritative book on op amp principles and circuitry; contains extensive material on compensation to optimize dynamic performance
- Transducer Interfacing Handbook, edited by D. H. Sheingold. 1980. \$14.50. Analog Devices, Box 796, Norwood, MA 02062
- ARTICLES AND APPLICATION NOTES (Available Upon Request; ask for specific issue of Analog Dialogue)
- "Analog Signal Handling for High Speed and Accuracy" by A. P. Brokaw, ANALOG DIALOGUE 11-2
- "Current Inverter with Wide Dynamic Range" by Barrie Gilbert, ANALOG DIALOGUE 9-1, 1975

- "How to Select Operational Amplifiers", Application Note Section 21 of Volume I
- "An IC-Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change," by A. P. Brokaw, Application Note Section 21 of Volume I
- "Laser-Trimming on the Wafer, A Powerful New Tool for IC's" by R. Wagner, ANALOG DIALOGUE 9-3, 1975
- "Noise and Operational Amplifier Circuits" by L. Smith and D. Sheingold, ANALOG DIALOGUE 3-1, 1969
- "Op Amps as Electrometers," ANALOG DIALOGUE 5-2, 1971
- "Settling Time of Operational Amplifiers" by R. Demrow, ANALOG DIALOGUE 4-1, 1970
- "Simple Rules for Choosing Resistance Values in Adder-Subtractor Circuits" by D. Sheingold, ANALOG DIALOGUE 10-1, 1976
- "Specifying and Measuring a Low-Noise FET-Input IC Op Amp" by Bill Maxwell, ANALOG DIALOGUE 8-2, 1974
- "How to Test Operational Amplifier Parameters", Application Note Section 21 of Volume I

USEFUL TUTORIAL MATERIAL IN DATA SHEETS

Electrometer Circuitry, see AD515 and Models 310/311

High-Speed Amplifiers, see AD518 and Models 50/51

Low-Drift Differential Op Amp Performance, see AD504

Low-Level Applications of Chopper-Stabilized Amplifiers: Inverting, see Models 234, 235 Non-Inverting, see Model 261



### General Purpose Low Cost IC Operational Amplifier

AD101A, AD201A, AD301A, AD301AL

#### FEATURES

Low Bias and Offset Current Single Capacitor External Compensation for Operating Flexibility Nullable Offset Voltage No Latch-Up Fully Short Circuit Protected Wide Operating Voltage Range

#### AD101 SERIES FUNCTIONAL BLOCK DIAGRAMS



#### **GENERAL DESCRIPTION**

The Analog Devices AD101A, AD201A, AD301A and AD301AL are high performance monolithic operational amplifiers. All the circuits feature full short circuit protection, external offset voltage nulling, wide operating voltage range, and the total absence or "latch-up". Because frequency compensation is performed externally with a single capacitor (30pF maximum), the AD101A, AD201A, AD301A and AD301AL provide greater flexibility than internally compensated amplifiers since the degree of compensation can be fitted to the specific system application.

The AD101A and AD201A have identical specifications in the TO-99 package; the former guaranteed over the -55°C to +125°C temperature range, and the latter over -25°C to +85°C. The AD201A is also available in the mini-DIP package for high performance operation over the 0 to +70°C temperature range. The AD301A is specified for operation over the 0 to  $+70^{\circ}$ C temperature range in both the TO-99 and mini-DIP packages. The AD301AL is the highest accuracy version of this series. Improved processing and additional electrical testing allow the user to achieve precision performance at low cost. The device provides substantially increased accuracy by reducing errors due to offset voltage (0.5mV max), offset voltage drift (5.0µV/°C max), bias current (30nA max), offset current (5nA max), voltage gain (80,000 min), PSRR (90dB min), and CMRR (90dB min). The AD301AL is also specified from 0 to +70°C and is available in the TO-99 can or 8-pin mini-DIP.

#### SCHEMATIC DIAGRAM



## SPECIFICATIONS (typical @ +25°C and ±15V dc, unless otherwise specified)

ABSOLUTE MAXIMUM RATINGS	AD101A, AD201A, AD301A, AD301AL unless otherwise specified
Supply Voltage	
AD101A, AD201A	±22V
AD301A, AD301AL	±18V
Power Dissipation <sup>1</sup>	
TO-99 (Metal Can)	500mW
Dual In-Line (Mini-DIP)	SOOmw
Differential Input Voltage	±30V
Input Voltage <sup>2</sup>	±15V
Output Short Circuit Duration <sup>3</sup>	Indefinite
Operating Temperature Range AD101A AD201A (TO-99) AD201A (Mini-DIP) AD301A, AD301AL	-55°C to +125°C -25°C to +85°C 0 to +70°C 0 to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60sec)	300°C

#### ELECTRICAL CHARACTERISTICS ( $T_A = +25^{\circ}C$ unless otherwise specified)<sup>4</sup>

		AD101A/AD201A			A	D301A		A			
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	R <sub>S</sub> ≤10kΩ		0.7	2.0		2.0	7.5		0.3	0.5	mV
Input Offset Current			1.5	10		3	50		3	5	nA
Input Bias Current			30	75		70	250		15	30	nA
Input Resistance		1.5	4	1.1	0.5	2		1.5	4		мΩ
Supply Current	$V_{S} = \pm 20V$ $V_{S} = \pm 15V$		1.8	3.0	· .	1.8	3.0		1.8	3	mA mA
Large Signal Voltage Gain	$V_{S} = \pm 15V, V_{OUT} = \pm 10V, \\ R_{L} \ge 2k\Omega$	50	160		25	160		80	300		V/mV

The Following Specifications Apply Over the Operating Temperature Ranges<sup>4</sup>

Input Offset Voltage	R <sub>S</sub> ≤10kΩ		•	3.0			10		0.5	1	mV
Input Offset Current				20			70		5	10	nA
Average Temp. Coefficient of Input Offset Voltage	$T_A(min) \leq T_A \leq T_A(max)$		3.0	15		6.0	30		2	5	μV/°C
Average Temp. Coefficient of Input Offset Current	+25°C≤T <sub>A</sub> ≤T <sub>A</sub> (max) T <sub>A</sub> (min)≤T <sub>A</sub> ≤+25°C		0.01 0.02	0.1 0.2		0.01 0.02	0.3 0.6		0.01 0.01	0.1 0.1	nA/°C nA/°C
Input Bias Current				100			300		30	45	nA
Large Signal Voltage Gain	$V_{S} = \pm 15V, V_{OUT} = \pm 10V, \\ R_{L} \ge 2k\Omega$	25			15			40	100		V/mV
Input Voltage Range	$V_{S} = \pm 20V$ $V_{S} = \pm 15V$	±15			±12			±12	•**		v v
Common Mode Rejection Ratio	$R_{S} \leq 50 k\Omega$	80	96		70	90		90	100		dB
Supply Voltage Rejection Ratio	R <sub>S</sub> ≤50kΩ	80	96		70	96		90	100		dB
Output Voltage Swing		±12 ±10	±14 ±13		±12 ±10	±14 ±13		±12 ±10	±14 ±13		v v
Supply Current	$T_A = T_A (max), V_S = \pm 20V$		1.2	2.5					1.8	3	mA

<sup>1</sup>The maximum desirable junction temperature of the AD101A is +150°C; that of the AD201A, AD301A and AD301AL is

+100°C. For operating at elevated temperatures, devices must be derated based upon a thermal resistance of +150°C/W, junction to ambient, or +45°C/W, junction to case. The thermal resistance of the Dual In-Line package is +160°C/W, junction

<sup>3</sup> For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage. <sup>3</sup> For the AD301A and AD301AL continuous short circuit is allowed for case temperatures to +70°C and ambient temperatures to +55°C.

<sup>4</sup> Unless otherwise specified, these specifications apply for supply voltages and ambient temperatures of ±5V to ±20V and -55°C to +125°C for the AD101A, ±5V to ±20V and -25°C to +85°C for the AD201AH (0 to +70°C for the AD201AN), and ±5V to ±15V and 0 to +70°C for the AD301A and AD301AL.

Specifications subject to change without notice.

to ambient.
### Applying the IC Operational Amplifier

### **ORDERING GUIDE**

TEMP RANGE	ORDER NUMBER*	PACKAGE OPTION**
0 to +70°C	AD301AL	TO-99, N8A
-25°C to +85°C	AD201A	TO-99, N8A
0 to +70°C	AD301A	TO-99, N8A
-55°C to +125°C	AD101AH	то-99
	TEMP RANGE           0 to +70°C           -25°C to +85°C           0 to +70°C           -55°C to +125°C	TEMP RANGE         ORDER NUMBER*           0 to +70°C         AD301AL           -25°C to +85°C         AD201A           0 to +70°C         AD301A           -55°C to +125°C         AD101AH

•Add package type letter: H = TO-99, N = Mini DIP. •See Section 20 for package outline information.

### FREQUENCY COMPENSATION CIRCUITS







4





### **GUARANTEED PERFORMANCE CURVES**





### **TYPICAL PERFORMANCE CURVES<sup>4</sup>**



Input Current AD101A, AD201A









Output Swing



Input Current - AD301A







Voltage Gain



### TYPICAL PERFORMANCE CURVES







Large Signal Frequency Response



Voltage Follower Pulse Response









Voltage Follower Pulse Response





**Open Loop Frequency Response** 



Large Signal Frequency Response





# Wideband, Fast-Settling FET Operational Amplifier

AD380

### FEATURES

High Output Current: 50mA  $@ \pm 10V$ Fast Settling to 0.1%: 130ns High Slew Rate: 330V/ $\mu$ s High Gain-Bandwidth Product: 350MHz High Unity Gain Bandwidth: 40MHz Low Offset Voltage (1mV for AD380K, L, S)

### PRODUCT DESCRIPTION

The AD380 is a hybrid operational amplifier that combines the low input bias current advantages of a FET input stage with the high slew rate and line driving capability of a fast, high power output amplifier.

The AD380 has a slew rate of  $330V/\mu s$  and will output  $\pm 10V$ and  $\pm 50mA$ . A single external compensation capacitor allows the user to optimize the bandwidth slew rate, or settling time for the given application.

A true differential input ensures equally superior performance in all system designs whether they are inverting, noninverting, or differential.

The AD380 is especially designed for use in applications, such as fast A/D, D/A and sampling circuits, that require fast and smooth settling and FET input parameters.

The AD380 is offered in three commercial versions, J, K and L specified from 0 to  $+70^{\circ}$ C and one military version, the S, specified from  $-55^{\circ}$ C to  $+125^{\circ}$ C. All grades are packaged in hermetically sealed TO-8 style cans. The S grade is available screened to MIL-STD-883, Level B.

#### AD380 FUNCTIONAL BLOCK DIAGRAM



12-PIN TO-8 STYLE TOP VIEW

- 1. The AD380's high output current (50mA @  $\pm$  10V) makes it suitable for driving terminated 200 $\Omega$  twisted pair outputs.
- 2. The fast settling output (250ns to 0.01%) makes the AD380 an ideal choice for video A/D and D/A converters and sample and hold applications.
- 3. The settling wave forms are not only fast but are also very smooth. The absence of large overshoot and oscillations makes the AD380 a very predictable and dependable system element.
- 4. The high gain-bandwidth product (350MHz) ensures low distortion in high frequency applications.
- 5. Laser trimming techniques reduce offset voltage to 1mV on the AD380K, L and S grades.

## **SPECIFICATIONS** (typical $@ +25^{\circ}C$ and $V_s = \pm 15V$ dc unless otherwise specified)

MODEL	AD380J	AD380K	AD380L	AD380S1
OPEN LOOP GAIN	<u></u>			· · · · · · · · · · · · · · · · · · ·
$V_{OUT} = \pm 10V, R_L \ge 200\Omega$	25,000 min	*	*	*
OUTPUT CHARACTERISTICS			•.	
Voltage $@R_t = 200\Omega$ , $T_A = \min to max$	$+12V(\pm 10V min)$	*	*	*
Output Impedance (Open Loop)	1000	*	*	*
Short Circuit Current	100mA	*	*	* .
DYNAMIC RESPONSE				
Unity Gain, Small Signal	40MHz	*	*	*
Gain-Bandwidth Product <sup>2</sup>	350MHz	*	*	*
Full Power Response	6MH2	*	*	*
Slew Rate	330V/u.s	*	*	*
Settling Time: 10V Step to 1%	90ns	*	*	*
10V step to 1.1%	130ns	<b>*</b>	*	*
10V step to 0.01%	250ns	*	*	*
INDUT OFESET VOL TAGE <sup>3</sup>	2.0mV max	1 0mV max	**	**
INFOI OFFSEI VOLIAGE	50V/°C may	20 V/°C max	10V/°C max	20urV/°C max
vs. Temperature	1mV/V max	20μ V/ C max	τομ ν/ C max	20μ V/ C Παχ
vs. supply, $T_A = \min \text{ to max}$	Inv/v max			
INPUT BIAS CURRENT				
Either Input <sup>9</sup>	200pA max	100pA max	**	**
Input Offset Current	20pA	*	*	*
INPUT IMPEDANCE		•.		
Differential	10 <sup>10</sup>  6pF	*	*	* .
Common Mode	10 <sup>10</sup>  6pF	*	*	*
INPUT VOLTAGE RANGE				
Differential <sup>6</sup>	± 20V	*	*	*
Common Mode	$\pm 12V(\pm 10V min)$	*	*	*
Common Mode Rejection, $V_{IN} = \pm 10V$	60dB min	*	*	*
POWER SUPPLY				······································
Rated Performance	+ 15V	*	*	*
Operating	+(10  to  20)V	*	*	*
Oujescent Current	12mA(15mAmax)	*	*	` <b>*</b>
VOLTAGENOISE				· · · · · · · · · · · · · · · · · · ·
0 1Hato 100Ha	$4 \cup V \cap \cap (0.5 \cup V \cap (0.5))$	*	*	*
100Hz to 10kHz	$-\mu v p - p (0.5 \mu v m s)$	*	*	*
	$5\mu v p \cdot p (1\mu v ms)$	*	*	*
TEMPERATURERANGE				
Operating, Rated Performance	0 to + 70°C	*	*	$-55^{\circ}$ C to $+125^{\circ}$ C
Storage	- 65°C to + 150°C	*	*	×
PACKAGE OPTION <sup>7</sup>				
TO-8 Style (H12A)	AD380JH	AD380KH	AD380LH	AD389SH

#### NOTES

'The AD380SH is offered screened to MIL-STD-883, Level B.

<sup>2</sup>Gain-Bandwidth Product measured at f = 10MHz,  $C_F = 0pF$ . <sup>3</sup>Input Offset Voltage specifications are guaranteed after 5 minutes of operation at

 $T_{A} = +25^{\circ}C.$ 

Input Offset Voltage Drift is specified with the offset voltage unnulled. Nulling will induce an additional  $3\mu V^{\rho}C/mV$  of nulled offset.

<sup>5</sup>Bias Current specifications are guaranteed maximum at either input after 5



Output Settling Time vs. Output Voltage Swing and Error

minutes of operation at  $T_A = +25^{\circ}$ C. For higher temperatures, the current doubles every 10°C.

<sup>6</sup>Defined as the maximum safe voltage between inputs, such that neither exceeds ±10V from ground.

<sup>7</sup>See Section 20 for package outline information.

\*Specifications same as AD380J.

\*\*Specifications same as AD380K.

Specifications subject to change without notice.

### TYPICAL APPLICATION



Noninverting Unity Gain Amplifier



# High Speed, Low Drift FET Operational Amplifier

# AD381

4

### FEATURES

High Slew Rate:  $30V/\mu s$ Fast Settling to 0.01%: 700ns High Output Current: 10mA Low Drift ( $5\mu V/^{\circ}C-AD381L$ ) Low Offset Voltage (0.25mV-AD381L) Low Input Bias Currents (25pA-AD381L, K) Low Noise ( $2\mu V p \cdot p$ )

### **PRODUCT DESCRIPTION**

The AD381 is a hybrid operational amplifier combining the very low input bias current advantages of a FET input stage with a high speed output stage.

The offset voltage (0.25mV maximum for AD381L) and offset voltage drift ( $5\mu V/^{\circ}C$  maximum for AD381L) are exceptionally low for a high speed operational amplifier.

In addition to superior low drift performance, the AD381 offers the lowest guaranteed input bias currents of any wideband FET amplifier with 50pA max for the J grade and 25pA max for the K and L grades. Since Analog Devices, unlike most other manufacturers, specifies input bias currents with the amplifiers warmed-up, our FET amplifiers are specified under actual operating conditions

The AD381 is especially designed for use in applications, such as precision, high speed data acquisition systems and signal conditioning circuits that require excellent input parameters and a fast output.

The AD381 if offered in three commercial versions, J, K and L specified from 0 to  $+70^{\circ}$ C and two military versions, the S and T, specified from  $-55^{\circ}$ C to  $+125^{\circ}$ C. All grades are packaged in hermetically sealed TO-99 style cans. The S and T grades are available screened to MIL-STD-883, Level B.

### **AD381 FUNCTIONAL BLOCK DIAGRAM**



- 1. Advanced laser trimming techniques reduce offset voltage drift to  $5\mu V/^{\circ}C$  max and offset voltage to only 0.25mV max on the AD381L.
- Analog Devices FET processing provides 25pA max (10pA typical) bias currents, specified after 5 minutes of warm-up.
- 3. The AD381's high slew rate  $(30V/\mu s)$  and high gain-bandwidth product (5MHz) makes it an ideal choice for sample and hold and high speed integrator circuits.
- 4. The fast settling time (700ns + 0.01%) makes the AD381 ideal for D/A and A/D converter applications.
- 5. The AD381 is capable of driving  $1k\Omega$  loads over the commercial temperature range.

# **SPECIFICATIONS** (typical @ +25°C and V<sub>S</sub> = ±15V dc unless otherwise specified)

MODEL	AD381J	AD381K	AD381L	AD381S <sup>1</sup>	AD381T <sup>1</sup>
OPEN LOOP GAIN					
$V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	60,000 min	100,000 min	••	**	**
OUTPUT CHARACTERISTICS		· · · · · · · · · · · · · · · ·			
Voltage @ $R_{I} = 1k\Omega$ , $T_{A} = min$ to max	±12V (±10V min)	•	•	<b>*</b> 2	• 2
Voltage (a) $R_1 = 2k\Omega$ , $T_A = min$ to max	±12V (±10V min)	•	•	•	•
Voltage @ $R_L = 10k\Omega$ , $T_A = min$ to max	±13V (±12V min)	•	•	•	•
Short Circuit Current	20mA	•	•	•	•
DYNAMIC RESPONSE					
Unity Gain, Small Signal	5MHz	•	•	*	•
Full Power Response	500kHz	•	•	•	•
Slew Rate, Unity Gain	30V/µs	•	• · ·	•	
Settling Time: 10V Step to 0.1%	700ns	•	•	•	•
10V Step to 0.01%	1.2µs	•	•	•	•
INPUT OFFSET VOLTAGE <sup>3</sup>	1.0mV max	0.5mV max	0.25mV max		••
vs Temperature <sup>4</sup>	$15uV/^{\circ}C$ max	$10\mu V/^{\circ}C$ max	$5 \mu V /^{\circ} C max$	$10 \mu V/^{\circ} C max$	$5 \mu V \beta C max$
vs. Supply	$200\mu V/V max$	$100\mu V/V max$	** .	** .	**
INPUT BIAS CURRENT <sup>5</sup>					
Fither Input	10nA (50nA max)	10n4 (25n4 max)	**	••	•• <sup>1</sup>
Input Offset Current	5nA	2nA	**	**	**
Differential	10 <sup>12</sup> 0 75 F		•		•
Common Mode	10 <sup>12</sup> 0 <sup>11</sup> 7pF	•	•	*	•
	10 320701		· · · · · · · · · · · · · · · · · · ·		····
INPUT VOLTAGE RANGE	12011	•		· •	•
Common Mada	±20V				
Common Mode	$\pm 12V (\pm 10V min)$				
Common Mode Rejection, vin=±10v	700B	80dB min			
POWER SUPPLY					
Rated Performance	±15V		:	•	
Operating	±(5 to 18)V	•	:	•	
Quiescent Current	3.3mA (5mA max)	•	· · · · · · · · · · · · · · · · · · ·	•	
VOLTAGE NOISE	1				
0.1-10Hz	2μV p-p				-
10Hz	$70 nV / \sqrt{Hz}$	•	*	•	•
100Hz	45nV/ <u>Hz</u>	•	•	•	*
1kHz	30nV/√ <u>Hz</u>	•	•	•	•
10kHz	25nV/√Hz	•	•	•	•
TEMPERATURE RANGE	-				
Operating, Rated Performance	0 to +70°C	•	•	-55°C to +125°C	***
Storage	-65°C to +150°C	*	•	•	•
				1	
TO 00 Could (100R)	A 13201 TH	40201211	45301111	4020101	40301711

NOTES <sup>1</sup> The AD381SH and AD381TH are offered screened to MIL-STD-883. Level B.

 $^2$  The AD381S, T have an output voltage of ±12V (±10V min) for a 1k $\Omega$ load from T<sub>min</sub> to +100°C. From +100°C to +125°C the output current is 7 mA.

<sup>15</sup> Juput Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25$  C. <sup>4</sup> Input Offset Voltage Drift is specified with the offset voltage unnulled. Nulling will induce an additional  $3\mu V^{f}CmV$  of nulled offset,



TYPICAL APPLICATION

Unity Gain Follower

<sup>5</sup>Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at  $T_A = +25^{\circ}C$ . For higher temperatures,

the current doubles every 10° C. <sup>6</sup>Defined as the maximum safe voltage between inputs, such that

neither exceeds ± 10V from ground.

<sup>7</sup>See Section 20 for package outline information.

\*Specifications same as AD381J.

\*\*Specifications same as AD381K, \*\*\*Specifications same as AD381S.

Specifications subject to change without notice,



Output Settling Time vs. Output Voltage Swing and Error



# High Speed, Low Drift FET Operational Amplifier

AD382

### FEATURES

High Slew Rate:  $30V/\mu s$ Fast Settling to 0.1%: 750ns High Output Current: 50mA min Low Drift ( $5\mu V/^{\circ}C-AD382L$ ) Low Offset Voltage (0.25mV-AD382L) Low Input Bias Currents (25pA-AD382L, K) Low Noise ( $2\mu V p$ -p)

### AD382 FUNCTIONAL BLOCK DIAGRAM



12-PIN, TO-8 STYLE TOP VIEW

### **PRODUCT DESCRIPTION**

The AD382 is a hybrid operational amplifier combining the very low input bias current advantages of a FET input stage with high slew rate and line driving capability of a high power output stage.

The offset voltage (0.25mV maximum for AD382L) and offset voltage drift ( $5\mu V/^{\circ}C$  maximum for AD382L) are exceptionally low for a high speed operational amplifier.

In addition to superior low drift performance, the AD382 offers the lowest guaranteed input bias currents of any wideband FET amplifier with 50pA max for the J grade and 25pA max for the L grade. Since Analog Devices, unlike most other manufacturers, specifies input bias current with the amplifiers warmed-up, our FET amplifiers are specified under actual operating conditions.

The AD382 is especially designed for use in applications, such as precision high speed data acquisition systems and signal conditioning circuits, that require excellent input parameters and a fast, high power output.

The AD382 is offered in three commercial versions, J, K and L specified from 0 to  $+70^{\circ}$ C and two military versions, the S and T specified from  $-55^{\circ}$ C to  $+125^{\circ}$ C. All grades are packaged in hermetically sealed TO-8 style cans. The S and T grades are available screened to MIL-STD-883, Level B.

- 1. Laser trimming techniques reduce offset voltage drift to  $5\mu V/^{\circ} C$  max and reduce offset voltage to only 0.25mV max on the AD382L.
- Analog Devices FET processing provides 25pA max (10pA typical) bias currents specified after 5 minutes of warm-up.
- 3. Low voltage noise and outstanding offset performance make the AD382 a true precision FET amplifier.
- 4. The fast settling output (750ns to 0.1%) makes the AD382 an ideal choice for D/A and A/D converter amplifier applications.
- The AD382's high output current (50mA minimum at ±10 volts for commercial temperature range versions makes it suitable for driving terminated (200Ω) twisted pair outputs.

# **SPECIFICATIONS** (typical @ +25°C and $V_S = \pm 15V$ dc unless otherwise specified)

MODEL	AD382J	AD382K	AD382L	AD382S <sup>1</sup>	AD382T <sup>1</sup>
OPEN LOOP GAIN	,				
$V_{OUT} = \pm 10V, R_L = 200\Omega$	30,000 min	40,000 min	**	**	**
$R_L = 1k\Omega$	100,000 min	150,000 min	**	**	**
OUTPUT CHARACTERISTICS					
Voltage $(R_I = 200\Omega, T_A = min \text{ to max})$	±12V (±10V min)	+	•	<b>*</b> 2	*2
Voltage $\otimes R_{L} = 10k\Omega$ , $T_{A} = min$ to max	±13V (±12V min)	•	•	•	
Short Circuit Current	80mA	•	•	•	•
FREQUENCY RESPONSE					
Unity Gain, Small Signal	5MHz	• • • • • • • • • • • • • • • • • • •	•	•	•
Full Power Response	500kHz	•	•	•	•
Slew Rate, Unity Gain	30V/μs	•	*	*	•
Settling Time to 0.01%	1.3µs	*	•	*	*
INPUT OFFSET VOLTAGE <sup>3</sup>	1.0mV max	0.5mV max	0.25mV max	*	**
vs. Temperature <sup>4</sup>	15µV/°C max	10µV/°C max	5µV/°C max	10µV/°C max	5µV/°C max
vs. Supply, $T_A = \min to \max$	200µV/V max	100µV/V max	**	**	**
INPUT BIAS CURRENT <sup>5</sup>					
Either Input	10pA (50pA max)	10pA (25pA max)	** 、	** .	**
Input Offset Current	5pA	2pA	**	**	**
INPUT IMPEDANCE	· · · · · · · · · · · · · · · · · · ·				
Differential	10 <sup>12</sup> Ω∥7pF	•	*	*	*
Common Mode	10 <sup>12</sup> Ω∥7pF	*	*	• • • • • • • • • • • • • • • • • • •	*
INPUT VOLTAGE RANGE					
Differential <sup>6</sup>	±20V	*	•	*	•
Common Mode	±12V (±10V min)	•	*	•	*
Common Mode Rejection, $V_{IN} = \pm 10V$	76dB min	80dB min	***	**	**
POWER SUPPLY					
Rated Performance	±15V	•	*	*	*
Operating	±(5 to 18)V	•	*	*	*
Quiescent Current	3.5mA (6mA max)	•	. •	*	*
VOLTAGE NOISE					
0.1-10Hz	2µV р-р	*	*	•	•
10Hz	$70 nV / \sqrt{Hz}$	•	*	*	*
100Hz	45nV/ <del>V</del> Hz	*	•	•	*
1kHz	30nV/√Hz	• , <u>,</u> ,	•	*	•
10kHz	25nV/ <del>V</del> Hz	•	*	*	
TEMPERATURE RANGE				_	
Operating, Rated Performance	0 to +70°C	•	•	-55°C to +125°C	***
Storage	-65°C to +150°C	*	*	*	*
PACKAGE OPTION <sup>7</sup>					

TO-8 Style (H12A) NOTES:

<sup>1</sup>The AD382S and AD382T are offered screened to MIL-STD-883, Level B.

<sup>2</sup> The AD382S, T have an output voltage of ±12V (±10V min) for a 200 $\Omega$  load from T<sub>min</sub> to +100°C. From +100°C to +125°C the output current is 7mA.

Support offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}C$ .

Nulling will induce an additional 3µV/°C/mV of nulled offset.

### TYPICAL APPLICATION

AD382JH



Unity Gain Follower

AD382LH <sup>5</sup> Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at  $T_A = +25^{\circ}C$ . For higher temperatures,

the current doubles every 10°C. <sup>6</sup>Defined as the maximum safe voltage between inputs, such that

neither exceeds ±10V from ground.

<sup>7</sup>See Section 20 for package outline information.

\*Specifications same as AD382J.

\*\*Specifications same as AD382K.

AD382KH

\*\*\* Specifications same as AD 382S.

Specifications subject to change without notice.



AD382SH

AD382TH

Output Settling Time vs. Output Voltage Swing and Error



Low Ib: 15pA max (AD503J, AD506J)

Low Drift: 25µV/°C max (AD503K, AD506K)

5pA max (AD506L)

Low VOS: 1mV max (AD506L)

 $10\mu V/^{\circ}C \max (AD506L)$ 

FEATURES

### High Accuracy Low Offset IC FET-Input Op Amps

### AD503, AD506

### AD503, AD506 FUNCTIONAL BLOCK DIAGRAM





### **PRODUCT DESCRIPTION**

The AD503J/AD506J, AD503K/AD506K, AD506L and AD503S/AD506S are IC FET input op amps that provide the user with input currents of a few pA, high overall performance, low cost, and accurately specified, predictable operation. The devices achieve maximum bias currents as low as 5pA, minimum gain of 75,000, CMRR of 80dB, and a minimum slew rate of  $3V/\mu$ s. They are free from latch-up and are short circuit protected. No external compensation is required as the internal 6dB/octave rolloff provides stability in closed loop applications.

The AD503 is suggested for all general purpose FET input amplifier requirements where low cost is of prime importance. The AD506, with specifications otherwise similar to the AD503, offers significant improvement in offset voltage and nulled offset voltage drift by supplementing the AD503 configuration with internal laser trimming of thin film resistors to provide typical offset voltages below 1mV.

The AD503 and AD506 are especially designed for applications involving the measurement of low level currents or small voltages from high impedance sources, in which bias current can be a primary source of error. Input bias current contributes to error in two ways: (1) in current measuring configurations, the bias current limits the resolution of a current signal; (2) the bias current produces a voltage offset which is proportional to the value of input resistance (in the case of an inverting "buffer" connection is used). The AD503 and AD506 IC FET input amplifiers, therefore, are of use where small currents are to be measured or where relatively low voltage drift is necessary despite large values of source resistance.

All the circuits are supplied in the TO-99 package; the AD503J, K and AD506J, K and L are specified for 0 to +70°C temperature range operation; the AD503S and AD506S for operation from -55°C to +125°C.

### **PRODUCT HIGHLIGHTS**

- The AD503 and AD506 op amps meet their published input bias current and offset voltage specs after full warmup. Conventional high speed IC testing does not allow for selfheating of the chip due to internal power dissipation under operating conditions.
- The bias currents of the AD503 and AD506 are specified as a maximum for *either* input. Conventional IC FET op amps generally specify bias currents as the average of the two input currents.
- 3. Offset voltage nulling of the AD503 and AD506 is accomplished without affecting the operating current of the FET's and results in relatively small changes in temperature drift characteristics. The additional drift induced by nulling is only ±0.8µV/°C per millivolt of nulled offset for the AD506 and ±2.0µV/°C per millivolt of nulled offset for the AD503, compared to several times this for other IC FET op amps.
- 4. The gain of the AD503 and AD506 is measured with the offset voltage nulled. Nulling a FET input op amp can cause the gain to decrease below its specified limit. The gain of the AD503 and AD506 is fully guaranteed with the offset voltage both nulled and unnulled.
- 5. Bootstrapping of the input FET's achieves a superior CMRR of 80dB, while reducing bias currents and maintaining them constant through the CMV range.

4

# SPECIFICATIONS (typical @ +25°C and ±15V dc, unless otherwise noted)

PARAMETER	AD503J	AD503K	AD503S
OPEN LOOP GAIN <sup>1</sup> $V_{OUT} = \pm 10V, R_{L} \ge 2k\Omega$	20,000 min (50,000 typ)	50,000 min (120,000 typ)	**
$T_A = min \text{ to } max$	15,000 min	40,000 min	25,000 min
OUTPUT CHARACTERISTICS			
Voltage $(\mathbb{R}_{L} = 2k\Omega, T_{A} = \min to \max$	±10V min (±13V typ)	1 <b>.</b>	•
(a) $R_L = 10k\Omega$ , $T_A = min$ to max	±12V min (±14V typ)	•	*
Load Capacitance <sup>2</sup>	750pF	•	*
Short Circuit Current	25mA	*	*
FREQUENCY RESPONSE			
Unity Gain, Small Signal	1.0MHz	•	•
Full Power Response	100kHz	•	*
Slew Rate, Unity Gain	3.0V/μs min (6.0V/μs typ)	•	* • •
Settling Time, Unity Gain (to 0.1%)	10µs	*	•
INPUT OFFSET VOLTAGE <sup>3</sup>	50mV max (20mV typ)	20mV max (8mV typ)	**
vs. Temperature, $T_A = min$ to max	$75\mu V/^{\circ}C max (30\mu V/^{\circ}C typ)$	$25\mu V/^{\circ}C \max(10\mu V/^{\circ}C typ)$	$50\mu V/^{\circ}C \max (20\mu V/^{\circ}C typ)$
vs. Supply, $T_A = min$ to max	400µV/V max (200µV/V typ)	200µV/V max (100µV/V typ)	**
INPUT BIAS CURRENT			
Either Input <sup>4</sup>	15pA max (5pA typ)	10pA max (2.5pA typ)	**
INPUT IMPEDANCE	·····	· · · · ·	
Differential	$10^{11} \Omega \  2 \mathrm{pF}$	•	*
Common Mode	$10^{12} \Omega \ _{2pF}$	•	*
INPUT NOISE			
Voltage 0.1Hz to 10Hz	15 <i>u</i> V (p-p)	*	*
5Hz to 50kHz	$5.0\mu V (rms)$	• • · · · · · · · · · · · · · · · · · ·	•
f = 1 kHz (spot noise)	30.0nV/ <del>√Hz</del>	* •	. <b>*</b>
INPUT VOLTAGE RANGE			
Differential <sup>5</sup>	±3.0V	•	*
Common Mode, $T_A = \min to \max$	$\pm 10V \min(\pm 12V typ)$	*	
Common Mode Rejection, $V_{IN} = \pm 10V$	70dB min (90dB typ)	80dB min (90dB typ)	**
POWER SUPPLY			
Rated Performance	±15V	•	. •
Operating	±(5 to 18)V	• • · · · · · · · · · · · · · · · · · ·	±(5 to 22)V
Quiescent Current	7mA max (3mA typ)	•	*
TEMPERATURE		·····	
Operating, Rated Performance	$0 \text{ to } +70^{\circ}\text{C}$	•	-55°C to +125°C
Storage	$-65^{\circ}$ C to $+150^{\circ}$ C	•	*
PACKAGE OPTIONS: <sup>6</sup> TO-99 Style (H08B)	AD503JH	AD503KH	AD503SH

NOTES: <sup>1</sup> Open Loop Gain is specified with V<sub>os</sub> both nulled and unnulled. <sup>2</sup> A conservative design would not exceed 500pF of load capacitance.

<sup>A</sup> found of seven to the second of the second sec

<sup>5</sup>See comments in Input Considerations Section.

<sup>6</sup>See Section 20 for package outline information.

\*Specifications same as for AD503J. \*\*Specifications same as for AD503K.

Specifications subject to change without notice.

AD506J	AD506K	AD506L	AD506S
•	**	75,000 min (100,000 typ)	**
*	**	50,000 min	25,000 min
•	*	*	•
*	*	* .	•
1000pF	*	*	*
* 	* 	*	* .
•	•	•	•
•	•	•	•
*	•	<b>*</b>	*
*	•	•	•
3.5mV max (1.0mV typ)	1.5mV max (0.5mV typ)	1.0mV max (0.4mV typ) $10\mu V/^{\circ}C$ max ( $5\mu V/^{\circ}C$ typ)	1.5mV max (0.5mV typ) $50\mu V/^{\circ}C$ max ( $20\mu V/^{\circ}C$ typ)
**	100μV/V max (50μV/V typ)	100µV/V max (50µV/V typ)	100µV/V max (50µV/V typ)
•	**	5pA max (2pA typ)	**
•	•	•	•
*	•	*	•
40-14 (= =)	*	*	*
$40\mu V (p-p)$	•	$6\mu V (rms)$	•
$80 \text{nV}/\sqrt{\text{Hz}}$	•	$25 \text{nV}/\sqrt{\text{Hz}}$	*
±4V	•	*	•
*	•	*	*
*	**	**	**
*	*	*	
*	•	*	±(5 to 22)V
7mA max (5mA typ)	*	*	*
			55°C += 125°C
•	- *	*	-33 U t0 +123 U *
AD506JH	AD506KH	AD506LH	AD506SH



Standard Offset Null Circuit

### APPLICATIONS CONSIDERATIONS Bias Current

Most IC FET op amp manufacturers specify maximum bias currents as the value immediately after turn-on. Since FET bias currents double every  $10^{\circ}$ C and since most FET op amps have case temperature increases of  $15^{\circ}$ C to  $20^{\circ}$ C above ambient, initial "maximum" readings may be only 4 of the true warmed up value. Furthermore, most IC FET op amp manufacturers specify I<sub>b</sub> as the average of both input currents, sometimes resulting in twice the "maximum" bias current appearing at the input being used. The total result is that 8X the expected bias current may appear at either input terminal in a warmed up operating unit.

The AD503 and AD506 specify maximum bias currents at either input after warmup, thus giving the user the values he expected.

Improving Bias Current Beyond Guaranteed Values Bias currents can be substantially reduced in the AD503 and AD506 by decreasing the junction temperature of the device. One technique to accomplish this is to reduce the operating supply voltage. This procedure will decrease the power dissipation of the device, which will in turn result in a lower junction temperature and lower bias currents. The supply voltage effect on bias current is shown in Figure 1.



Figure 1. Normalized Bias Current vs. Supply Voltage

Operation of the AD503K and AD506K at  $\pm 5V$  reduces the warmed up bias current by 70% to a typical value of 0.75 pA.

A second technique is the use of a suitable heat sink. Wakefield Engineering Series 200 heat sinks were selected to demonstrate this effect. The characteristic bias current vs. case temperature above ambient is shown in Figure 2. Bias current has been normalized with unity representing the 25°C free air reading.



Figure 2. Normalized Bias Current vs. Case Temperature

Note that the use of the model 209 heat sink reduces warmed up bias current by 60% to 1.0pA in the AD503/AD506K.

Both of these techniques may be used together for obtaining lower bias currents. Remember that loading the output can also affect the power dissipation.



Figure 3. Input Bias Current vs. Temperature

### Input Considerations

The common mode input characteristic is shown in Figure 4. Note that positive common mode inputs up to +13.5 volts and negative common mode inputs to  $-V_S$  are permissible, without incurring excessive bias currents. To prevent possible damage to the unit, do not exceed  $V_{CM} = V_S$ .



Figure 4. Input Bias Current vs. Common Mode Voltage

Like most other FET input op amps, the AD503 and AD506 display a degraded bias current specification when operated at moderate differential input voltages. The AD503 maintains its specified bias current up to a differential input voltage of  $\pm 3V$  typically, while the AD506's bias current performance is not significantly degraded for  $V_{diff} \leq 4V$  typically. Above  $V_{diff} = \pm 3V$  in the AD503 and  $V_{diff} = \pm 4V$  in the AD506, the bias current will increase to approximately  $400\mu$ A. This is not a failure mode. Above  $\pm 10V$  differential input voltage, the bias current will increase  $100\mu$ A/V<sub>diff</sub> (in volts), and other parameters may suffer degradation.



# High Accuracy IC Operational Amplifier

# AD504

### FEATURES

Low  $V_{OS}$ : 500µV max (AD504M) High Gain: 10<sup>6</sup> min (AD504L, M, S) Low Drift: 0.5µV/°C max (AD504M) Free of Popcorn Noise

### AD504 FUNCTIONAL BLOCK DIAGRAM





### PRODUCT DESCRIPTION

The Analog Devices AD504J, K, L, M and S IC operational amplifiers provide ultra-low drift and extremely high gain, comparable to that of modular amplifiers, for precision applications. A new double integrator circuit concept combined with a precise thermally balanced layout achieves gain greater than 10<sup>6</sup>, offset voltage drift of less than  $1\mu V/^{\circ}C$ , small signal unity gain bandwidth of 300kHz, and slew rate of 0.12V/µs. Because of monolithic construction, the cost of the AD504 is significantly below that of modules, and becomes even lower with larger quantity requirements. The amplifier is externally compensated for unity gain with a single 470pF capacitor; no compensation is required for gains above 500. The inputs are fully protected, which permits differential input voltages of up to  $\pm V_S$  without voltage gain or bias current degradation due to reverse breakdown. The output is also protected from short circuits to ground and/or either supply voltage, and is capable of driving 1000pF of load capacitance. The AD504I, K, L and M are supplied in the hermetically sealed TO-99 package, and are specified for operation over the 0 to +70°C temperature range. The AD504S is specified over the -55°C to +125°C temperature range and is also supplied in the TO-99 package.

- Fully guaranteed and 100% tested 1µV/°C maximum voltage drift combined with voltage offset of 500µV (AD504L).
- 2. Fully protected input  $(\pm V_S)$  and output circuitry. The input protection circuit prevents offset voltage and bias current degradation due to reverse breakdown, and is of critical importance in this type of device whose overall performance is strongly dependent upon front-end stability.
- 3. Single capacitor compensation eliminates elaborate stabilizing networks while providing flexibility not possible with an internally compensated op amp. This feature allows bandwidth to be optimized by the user for his particular application.
- High gain is maintained independent of offset nulling, power supply voltage and load resistance.
- 5. Bootstrapping of the critical input transistor quad produces CMRR and PSRR compatible with the tight  $1\mu V/^{\circ}C$  drift. CMRR and PSRR are both in the vicinity of 120dB.

# **SPECIFICATIONS** (typical @ +25°C and ±15V dc unless otherwise noted)

PARAMETER	AD504J	AD504K	AD504L
OPEN LOOP GAIN			· · · · · · · · · · · · · · · · · · ·
$V_{OS} = \pm 10V, R_L \ge 2k\Omega$	250,000 min (4 x 10 <sup>6</sup> typ)	500,000 min (4 x 10 <sup>6</sup> typ)	$10^6 \text{ min} (8 \times 10^6 \text{ typ})$
$T_{min} \leq T_A \leq T_{max}$	125,000 min (10 <sup>6</sup> typ)	250,000 min (10 <sup>6</sup> typ)	500,000 min (10 <sup>6</sup> typ)
OUTPUT CHARACTERISTICS			
Voltage at $R_1 \ge 2k\Omega$ , $T_{min} \le T_A \le T_{max}$	±10V min (±13V typ)	•	•
Load Capacitance	1000pF	•	*
Output Current	10mA min	*	• *
Short Circuit Current	25mA	•	*
FREQUENCY RESPONSE			
Unity Gain, Small Signal, C <sub>c</sub> = 390pF	300kHz	•	•
Full Power Response, $C_c = 390 pF$	1 SkHz	•	•
Slew Rate, Unity Gain, C <sub>c</sub> = 390pF	$0.12V/\mu s$	· • · · ·	•
INPUT OFFSET VOLTAGE		<u></u>	······
Initial Offset Bassiok	2.5 mV max (0.5 mV tun)	1.5mV max (0.5mV tup)	0.5mV max (0.2mV tup)
vs Temp, T_s_s <t_s <t_s="" nulled<="" td="" voc=""><td><math>5.0 \mu V/^{\circ} C</math> max (0.5 mV (yp)</td><td><math>3.0 \mu V/^{\circ} C</math> max (0.5 <math>\mu V/^{\circ} C</math> typ)</td><td><math>1.0 \mu V/^{\circ}C</math> max <math>(0.2 \mu V/^{\circ}C</math> typ)</td></t_s>	$5.0 \mu V/^{\circ} C$ max (0.5 mV (yp)	$3.0 \mu V/^{\circ} C$ max (0.5 $\mu V/^{\circ} C$ typ)	$1.0 \mu V/^{\circ}C$ max $(0.2 \mu V/^{\circ}C$ typ)
Tmin TA Tmax, Vos unnulledt	$10\mu V/^{\circ}C max (0.5\mu V/^{\circ}C tup)$	$5.0\mu V' C max (0.5\mu V' C typ)$	$2.0\mu V/^{\circ}C \max(1.0\mu V/^{\circ}C \tan)$
vs Supply	$10\mu V/C \max(1.5\mu V/C typ)$ $25\mu V/V \max$	$15\mu V/V$ max	$10\mu V/V$ max
@ Tmin≤TA≤Tmax		$25\mu V/V max$	$15\mu V/V max$
vs Time	20µV/mo	$15\mu V/m$	$10\mu V/m_0$
	20,000		
INPUT OFFSET CURRENT	10.1	15.4	10.4
$W_{I_A} = 25 C$	40nA max	15nA max	IUnA max
INPUT BIAS CURRENT			
Initial	200nA max	100nA max	80nA max
T <sub>min</sub> to T <sub>max</sub>	300nA max	150nA max	100nA max
vs Temp, T <sub>min</sub> to T <sub>max</sub>	300pA/ C	250pA/ C	200pA/ C
INPUT IMPEDANCE			
Differential	0.5ΜΩ	1.0MΩ	1.3MΩ
Common Mode	100MΩ  4pF	*·	*
INPUT NOISE			,
Voltage, 0.1 to 10Hz	1.0μV (p-p)	•	*
100Hz	$10 \text{nV} / \sqrt{\text{Hz}} (\text{rms})$	*	*
1kHz	$8 nV / \sqrt{Hz} (rms)$	·	<b>*</b> .
Current, 0.1 to 10Hz	50pA(p-p)	•	*
100Hz	$0.6 pA/\sqrt{Hz}(rms)$	*	•
1kHz	$0.5 pA/\sqrt{Hz}(rms)$	*	*
INPUT VOLTAGE RANGE		······································	
Differential or Common Mode, Max Safe	±V <sub>S</sub>	•	* .
Common Mode Rejection, $V_{IN} = \pm 10V$	94dB min (120dB typ)	100dB min (120dB typ)	110dB min (120dB typ)
POWER SUPPLY			
Rated Performance	±15V	*	• •
Operating	±(5 to 18)V	•	•
Current, Quiescent	±4.0mA max (±1.5mA typ)	±3.0mA max (±1.5mA typ)	±3.0mA max (±1.5mA typ)
TEMPERATURE RANCE			
Operating Rated Performance	· · ·		
(True to True)	$0 t_0 + 70^{\circ}C$	*	•
Storage	$-65^{\circ}$ C to $+150^{\circ}$ C	•	• •
		······	
PACKAGE OPTION:1 TO-99 Style (H08B)	AD504JH	AD504KH	AD504LH

•Specifications same as for AD504J. †This parameter is not 100% tested. Typically, 90% of the units meet this limit.

Specifications subject to change without notice.

<sup>1</sup>See Section 20 for package outline information.

NOTE

Analog Devices 100% tests and guarantees all specified maximum and minimum limits. Certain parameters, because of the relative difficulty minimum limits. Certain parameters, because of the relative difficulty and cost of 100% testing, have been specified as "typical" numbers. At ADI, "typical" numbers are subjected to rigid statistical sampling and outgoing quality control procedures, resulting in "typicals" that are indicative of the performance that can be expected by the user.

AD504M	AD504S(AD504S/883)
106	$10^6 \min (8 \times 10^6 \tanh)$
$10^{\circ} \text{ min} (8 \times 10^{\circ} \text{ typ})$	250,000 min
500,000 min (10 typ)	230,000 mm
•	
•	•
•	•
*	*
*	*
•	•
•	*
0.5mV max (0.2mV typ)	0.5mV max
$0.5\mu V/^{\circ}C \max(0.2\mu V/^{\circ}C typ)$	$1.0\mu V/^{\circ}C \max(0.3\mu V/^{\circ}C typ)$
$1.0\mu V/^{\circ} C \max (0.5\mu V/^{\circ} C tvp)$	$2.0\mu V/^{\circ} C \max(1.0\mu V/^{\circ} C tvp)$
$10\mu V/V max$	$10\mu V/V max$
15µV/V max	20μV/V max
10µV/mo	10µV/mo
10nA max	10nA max
80n A max	80n A max
100nA max	200nA max
200pA/°C	200pA/°C
1.3ΜΩ	1.3MΩ
0.6µV (p-p) max	•
$10 \text{nV} / \sqrt{\text{Hz}} \text{ max}$	•
9nV/ <del>√Hz</del> max	•
50pA p-p max	•
0.6pA/√Hz max	•
0.3pA/√Hz max	* <u>.</u>
•	*
110dB min (120dB typ)	110dB min (120dB typ)
*	*
•	•
±3.0mA max (±1.5mA typ)	±3mA max (±1.5mA typ)
•	-55°C to +125°C
•	$-65^{\circ}$ C to $+150^{\circ}$ C
AD504MH	AD504SH

### **OFFSET VOLTAGE DRIFT AND NULLING**

Most differential operational amplifiers have provisions for adjusting the initial offset voltage to zero with an external trim potentiometer. It is often not realized that there is a resulting increase in voltage drift which accompanies this initial offset adjustment. The increased voltage drift can often be safely ignored in conventional amplifiers, since it may be a small percentage of the specified voltage drift. However, the voltage drift of the AD504 is so small that this effect cannot be ignored.

To achieve low drift over temperature, it is necessary to maintain equal current densities in the input pair. Unless the initial offset nulling circuit is carefully arranged, the nulling circuits will themselves drift with temperature. The resulting change in the input transistor current *ratio* will produce an additional input offset voltage drift. This drift component can actually be larger than the unnulled drift.

Typically, IC op amps are nulled by using an external potentiometer to adjust the ratio of two resistances. These resistances are part of a network from which the input stage emitter currents are derived. Most commercially available op amps use diffused resistors in their internal nulling circuitry, which typically display large positive temperature coefficients of the order of 2000ppm/°C. As a result of the failure of the external potentiometer resistance to track the diffused resistors over temperature, the two resistance branches will drift relative to one another. This will cause a change in the emitter current ratio and induce an offset drift with temperature.

In the AD504, this problem is reduced an order of magnitude by the use of thin film resistors deposited on the monolithic amplifier chip. These resistors, which make up the critical bias network from which the input stage emitter current balance is determined, display typical temperature coefficients of less than 200ppm/°C, an order of magnitude improvement over diffused types. Thus, when the initial offset of the AD504 is trimmed using a low TC pot in combination with the thin film network, the drift induced by nulling even relatively large offsets is extremely small. This means that AD504 units of all three grades (J, K, L) will typically yield significantly better temperature performance in nulled applications than an alldiffused amplifier with comparable initial offset.

Since the intrinsic offset drift of the amplifier is improved by nulling, the direct measurement of any additional drift induced by differing temperature coefficients of resistors would be extremely difficult. However, the *induced* offset drift can be established by calculating the change in the emitter current ratio brought about by the differing TC's of resistances. From the change in this ratio, the offset voltage contribution at any temperature can be easily calculated.

A simple computer program was written to calculate induced offset drift as a function of initial offset voltage nulled. This calculation was made assuming zero TC of the amplifier resistors, and TC's of 200ppm/°C and 2000ppm/°C for the null pot. These results are very nearly equivalent to the case where the pot has zero temperature coefficient and the amplifier resistors drift. The results of these calculations are summarized graphically in Figure 1.

Figure 1 shows the variation of induced voltage drift with nulled offset voltage for: .

a. AD504 op amp.

b. 725 typ op amp.

Note that as a result of nulling 1.4mV of offset, the AD504 induces 30X less offset drift (only  $0.05\mu V/^{\circ}C$ ) than the 725 type op amp with its actual diffused resistor values and the recommended 100k pot to trim the offset. Actual induced drifts from this source for the AD504 may be even lower in the practical case when metal film resistors or pots are used for nulling, since their TC's tend to closely match the negative TC's of the thin film resistors on the AD504 chip.



Figure 1. Induced Offset Drift vs. Nulled Offset Using Manufacturer's Recommended Adjustment Potentiometer

#### **NULLING THE AD504**

Since calculations show that superior drift performance can be realized with the AD504, special care should be taken to null it in the most advantageous manner. Using the actual values of resistors in the AD504, it is possible to calculate, under worst case conditions, that the total adjustment rage of the AD504 is approximately 8mV. Since the amplifier may often be trimmed to within 1 $\mu$ V, this represents an adjustment of 1 part in 8000. This type of accuracy would require a pot with 0.0125% resolution and stability. Because of the problems of obtaining a pot of this stability, a slightly more sophisticated nulling operation is recommended for applications where offset drift is critical (see Figure 2a).



Figure 2a. High Resolution, High Stability Nulling Circuit

### NULLING PROCEDURE

- 1. Null the offset to zero using a commercially available pot (suggest  $R_P = 10k\Omega$ ).
- 2. Measure pot halves R1 and R2.
- 3. Calculate:

$$R_1' = \frac{R_1 \times 50k\Omega}{50k\Omega - R_1}, R_2' = \frac{R_2 \times 50k\Omega}{50k\Omega - R_2}$$

- 4. Insert R1' and R2' (closest 1% fixed metal film resistors).
- 5. Use an industrial quality  $100k\Omega$  pot  $(R_P)$  to fine tune the trim.

For applications in which stringent nulling is not required, the user may choose a simplified nulling scheme as shown in Figure 2b. For best results the wiper of the potentiometer should be connected directly to pin 7 of the op amp. This is true for both nulling schemes.



Figure 2b. Simplified Nulling Circuit

### INPUT BIAS CURRENT

The input bias current vs. temperature characteristic is displayed in Figure 3.



Figure 3. Input Bias Current vs. Temperature

### GAIN PERFORMANCE

Most commercially available monolithic op amps have gain characteristics that vary considerably with:

- 1. Offset Nulling.
- 2. Load Resistance.
- 3. Supply Voltage.

Careful design allows the AD504 to maintain gain well in excess of 10<sup>6</sup>, independent of nulling, load or supply voltage.

Nulling – The gain of a 741 op amp varies considerably with nulling (see Figure 4).



Figure 4. Gain Error Voltage Before and After Nulling a Typical 741 Op Amp

The gain of the AD504 is independent of nulling.



Figure 5. Gain Error Voltage Before and After Nulling the AD504

Load Resistance – The gain of the AD504 is flat with load resistance to  $1k\Omega$  loads and below.



Figure 6. Gain vs. Load Resistance

Supply Voltage – The gain of the AD504 stays well above 1M down to  $V_S = \pm 5V$ .



Figure 7. Gain vs. Supply Voltage

OPERATIONAL AMPLIFIERS VOL: 1, 4-35



Figure 8. Normalized Open Loop Gain vs. Temperature

### NOISE CHARACTERISTICS

An op amp with the precision of the AD504 must have correspondingly low noise levels if the user is to take advantage of its exceptional dc characteristics. Of primary importance in this type of amplifier is the absence of popcorn noise and minimum I/f or "flicker" noise in the 0.01Hz to 10Hz frequency band. Sample noise testing is done on every lot to guarantee that better than 90% of all devices will meet the noise specifications.

Separate voltage and current noise levels referred to the input are specified to enable the designer to calculate or optimize signal-to-noise ratio based on any desired source resistance. The spot noise figures are useful in determining total wideband noise over any desired bandwidth (see Figure 9).



Figure 9. Spot Noise vs. Frequency

The key to success in using the AD504 in precision low noise applications is "attention to detail".

Here are a few reminders to help the user achieve optimum noise performance from the AD504.

- 1. Use metal film resistors in the source and feedback networks.
- 2. Use fixed resistors instead of potentiometers for nulling or gain setting.
- Take advantage of the excellent common-mode noise rejection qualities of the AD504 by connecting the input differentially.

- 4. Limit the bandwidth of the system to the minimum possible consistent with the desired response time.
- 5. Use input guarding to reduce capacitive and leakage noise pickup.
- 6. Avoid ground loops and proximity to strong magnetic or electrostatic fields, etc.



Figure 10, RMS Noise vs. Source Resistance

### DYNAMIC PERFORMANCE

The dynamic performance of the AD504, although comparable to most general purpose op amps, is superior to most low drift op amps. Figure 11 shows the small signal frequency response for both open and closed loop gains for a variety of compensating values. Note that the circuit is completely stable for  $C_C = 390$  pF with a -3dB bandwidth of 300 kHz; with  $C_C = 0$ , the -3dB bandwidth is 50 kHz at a gain of 2000.



Figure 11. Small Signal Gain vs. Frequency

More important, at unity gain (390pF), full power bandwidth is (Figure 12) 2kHz which corresponds to a  $0.12V/\mu s$  slew rate. At a gain of 10 (39pF), it increases to 20kHz, corresponding to  $1.2V/\mu s$ , a considerable improvement over "725 type" amplifiers.



Figure 12. Output Voltage Swing vs. Frequency





Figure 13. Voltage Follower Step Response

The common mode rejection of the AD504 is typically 120dB, and is shown as a function of frequency in Figure 14.



Figure 14. CMRR vs. Frequency

The power supply rejection ratio of the AD504 is shown in Figure 15.



Figure 15. PSRR vs. Frequency



Figure 16. CMV Range vs. Supply Voltage



Figure 17. Output Characteristics

OPERATIONAL AMPLIFIERS VOL. 1, 4-37

### THERMAL PERFORMANCE

#### **Temperature Gradients**

Most modular and bybrid operational amplifiers are extremely sensitive to thermal gradients. The transient offset voltage response to thermal shock for a high performance modular op amp is shown in Figure 18.



Figure 18. Response to Thermal Shock for High Performance Modular Op Amp

The graph shows the transient offset voltage resulting from a thermal shock when the amplifier's temperature is abruptly changed from  $25^{\circ}$ C to  $50^{\circ}$ C by dipping it into a hot silicon oil bath. Note the large overshoot (approximately  $60\mu$ V) and long settling time (2.5 minutes). Also note the hysteresis of about  $30\mu$ V.

Monolithic technology affords the AD504 significant improvements in this area. Thermal transients in the AD504 are small and over with quickly (see Figure 19).



Figure 19. Response to Thermal Shock for AD504

In Figure 19, a 50°C step change in ambient temperature, applied to the can via a room temperature heat sink, then a 75°C thermal probe and back to the heat sink, results in settling to

the final value within 30 seconds, for both increases and decreases in temperature. Note that the offset goes directly to its final value, with no spikes or hysteresis.

#### Warmup Drift

Modular and hybrid op amps bave historically been plagued by excessive thermal time constants. Figure 20 shows the typical warmup drift of a high performance modular op amp.



### Figure 20. Warmup Voltage Drift for High Performance Modular Op Amp

Note that although warmup drift is low ( $20\mu V$ ), it requires a long time to settle (>20 minutes).

Monolithic technology results in significant reduction of thermal time constants (see Figure 21).



Figure 21. Warmup Voltage Drift for AD504 and 741 Type Op Amp

Note that warmup drift remains low  $(10\mu V)$ , but that the thermal time constant decreases significantly to about 2 minutes. If a heat sink were used, total settling time would be completed within 30 seconds. Note that the 741 type op amp has a significantly longer warmup drift and thermal time constant.



Gain Bandwidth: 100MHz

IB: 15nA max (AD507K) Vos: 3mV max (AD507K)

Vos Drift: 15µV/°C max (AD507K)

Slew Rate: 20V/µs min

**High Capacitive Drive** 

**FEATURES** 

# IC, Wideband, Fast Slewing, General Purpose Operational Amplifier

### AD507

### AD507 FUNCTIONAL BLOCK DIAGRAM

PREDUENCY COMPENSATION OFFSET NULL INVERTING OFFSET INPUT NON-INVERTING OFFSET INPUT V-

> TO-99 TOP VIEW

### PRODUCT DESCRIPTION

The Analog Devices AD507J, K and S are low cost monolithic operational amplifiers that are designed for general purpose applications where high gain bandwidth and high speed are significant requirements. The devices also provide excellent dc performance with low input offset voltage, low offset voltage drift and low bias current. The AD507 is a low cost, high performance alternative to a wide variety of modular and IC op amps; a brief review of the specifications confirms its outstanding price/performance characteristics.

The AD507 is recommended for use where low cost and all around performance, especially at high frequencies, are needed. It is particularly well suited as a fast, high impedance comparator, integrator or wideband amplifier and in sample/ hold circuits. It is unconditionally stable for all closed loop gains above 10 without external compensation; the frequency compensation terminal is used for stability at lower closed loop gains. The circuit is short circuit protected and offset voltage nullable. The AD507J and K are specified over the 0 to +70°C temperature range, -55°C to +125°C. All devices are packaged in the hermetic TO-99 metal can.

- 1. Excellent dc and ac performance combined with low cost.
- 2. The AD507 will drive several hundred pF of output capacitance without oscillation.
- 3. All guaranteed dc parameters, including offset voltage drift, are 100% tested.
- 4. To insure compliance with gain bandwidth and slew rate specifications, all devices are tested for ac performance characteristics.

# **SPECIFICATIONS** (typical at +25°C and ±15V dc, unless otherwise noted)

PARAMETER	AD507J	AD507K	AD507S(AD507S/883)**
OPEN LOOP GAIN		· · ·	,
$R_{L} = 2k\Omega, C_{L} = 50pF$	80,000 min (150,000 typ)	100.000 min (150.000 typ)	100.000 min (150.000 typ)
® T min to T max	70,000 min	85,000 min	70,000 min
OUTPUT CHARACTERISTICS			
Voltage @ $R_1 = 2k\Omega$ , $C_1 = 50pF$ , $T_{min}$ to $T_{max}$	±10V min (±12V typ)	•	+10V min (+12V typ)
Current @ $V_0 = \pm 10V$	$\pm 10$ mA min ( $\pm 20$ mA typ)	•	$\pm 15$ mA min ( $\pm 22$ mA typ)
Short Circuit Current	25mA	•	25mA
FREQUENCY RESPONSE			· · · · · · · · · · · · · · · · · · ·
Unity Gain, Small Signal	· · ·		
(A = 1  (open loop))	35MHz	•	•
@ A = 100 (closed loop)	1 MHz	•	•
Full Power Response	320kHz min (600kHz typ)	400kHz min (600kHz tyn)	400kHz min (600kHz typ)
Slew Rate	$\pm 20 V/\mu s \min(\pm 35 V/\mu s typ)$	$\pm 25 V/\mu s \min(\pm 35 V/\mu s typ)$	$20V/\mu s min (\pm 35V/\mu s typ)$
Settling Time (to 0.1%)	900ns	* *	•
INPUT OFFSET VOLTAGE			· · · ·
Initial	5.0mV max (3.0mV typ)	3.0mV max (1.5mV typ)	4mV max (0.5mV typ)
Avg vs Temp, Tmin to Tmax	15µV/°C	$15\mu V/^{\circ}C \max(8\mu V/^{\circ}C typ)$	$20\mu V/^{\circ}C \max (8\mu V/^{\circ}C \tan)$
vs Supply, Tmin to Tmax	$200\mu V/V max$	$100\mu V/V max$	$100\mu V/V max$
INPUT BIAS CURRENT	· · · · · · · · · · · · · · · · · · ·		
Initial	25nA max	15nA max	15nA max
T <sub>min</sub> to T <sub>max</sub>	40nA max	25nA max	35nA max
INPUT OFFSET CURRENT	·····		
Initial	25nA max	15nA max	15n 4 may
Tmin to Tmax	40nA max	25nA max	35n A max
Avg vs Temp, T <sub>min</sub> to T <sub>max</sub>	0.5nA/°C	$0.2nA/^{\circ}C$	$0.2 \text{ pA/}^{\circ}C$
INPUT IMPEDANCE			
Differential	40MQ min (300MQ turn)	•	(5)(0
Common Mode	1000MΩ	•	*
INPUT VOLTAGE NOISE		· · · · · · · · · · · · · · · · · · ·	
f = 10Hz	100-1/4/11-		
f = 100 Hz	30pV/6/Hz	•	
f = 100 kHz	12nV/5/Hz	•	•
INBUT VOLTACE BANCE	12111/1/112		
Differential Max Safe	+12.01/		•
Common Mode Voltage Bange T to T	±12.0V		
Common Mode Rejection @ ±5V. Tmin to Tmax	74dB min (100dB twn)	80dB min (100dB tun)	Rod R min (100 d R turn)
POWER SLIDDLY		soub min (rooub typ)	sous min (roods typ)
Rated Performance	+1537		
Operating	113 V +(5 20)V		
Current Quiescent	$\pm (3 \ (0 \ 20))^{\circ}$		
	4.0mA max (3.0mA typ)		
TEMPERATURE RANGE			
Rated Performance	0 to +70°C	•	-55°C to +125°C
Operating	-25°C to +85°C	*	-65°C to +150°C
Storage	-65°C to +150°C	₹ <sup>*</sup>	•
PACKAGE OPTION: 1 TO-99 Style (HO8A)	AD507JH	AD507KH	AD507SH

\*Specifications same as AD507J. \*\*AD5075/883 minimum order 10 pieces. 'See Section 20 for package outline information. Specifications subject to change without notice.



Slew Rate Definition and Test Circuit

### Applying the AD507

### APPLICATION CONSIDERATIONS

The AD507 combines excellent dc characteristics and dynamic performance with ease of application. Because it is a wideband, high speed amplifier, care should be exercised in its stabilization. Several practical stabilization techniques are suggested to insure proper operation and minimize user experimentation.

### GENERAL PURPOSE WIDEBAND COMPENSATION

The following considerations are intended to provide guidance in critical wideband applications. While not necessary in all cases, the considerations are of prime importance for the user attempting to obtain the highest performance from his circuit design.

### **High Gain Conditions**

The AD507 is fully compensated *internally* for all closed loop gains above 10; however, it is necessary to load the amplifier with 50pF. In many applications this minimum capacitive load will be provided by the load or by a cable at the output of the AD507, making an additional 50pF unnecessary. Figure 1 shows the suggested configuration for general purpose use for closed loop gains above 10.

The  $0.1\mu$ F ceramic power supply bypass capacitors are considerably more important for the AD507 than for low frequency general purpose amplifiers. Their main purpose is to convert the distributed high frequency ground to a lumped single point (the V+ point). The V+ to V-  $0.1\mu$ F capacitor equalizes the supply grounds while the  $0.1\mu$ F capacitor from V+ to signal ground should be returned to signal common. The signal common, which is bypassed to pin 7, is defined as that point at which the input signal source, the feedback network, and the return side of the load are joined to the power common.

Note that the diagrams show each individual capacitor directly connected to the appropriate terminal (pin 7 [V+] and pin 6 [Output]). In addition, it is suggested that all connections be made short and direct, and as physically close to the can as possible, so that the length of any conducting path shared by external components will be minimized.



### Figure 1. General Purpose Configuration to Closed Loop Gain > 10

### Low Gain Conditions

For low closed loop gain applications, the AD507 should be compensated with a 20pF capacitor from pin 8 (frequency compensation) to signal common or pin 7 (V+). This configuration also requires a 30pF feedback capacitor from pin 6 (Output) to pin 8 (see Figure 2). The 50pF minimum load capacitance recommended for uncompensated applications is not required when the AD507 is used in the compensated mode. This compensation results in a unity gain frequency of approximately 10 to 12MHz. The excellent input characterisites of the AD507 make it useful in low frequency applications where both dc and ac performance superior to the 741 type of op amp is desired. Some experimentation may be necessary to optimize the AD507 for the specific requirement. The unity gain bandwidth can be reduced by increasing the value of the compensation capacitor in inverse proportion to the desired bandwidth reduction. It is advisable to increase the feedback capacitor at the same time, maintaining its value about 50% larger than the compensation capacitor. Because the AD507 is fundamentally a wideband amplifier, careful power supply decoupling and compensation component layout are required even in low bandwidth applications.

### **OFFSET VOLTAGE NULLING**

Note that the offset voltage null circuit includes a  $2k\Omega$  resistor in series with the wiper arm of the  $100k\Omega$  potentiometer. This resistor is not absolutely required, but its use can prevent a condition of false null that can be obtained at the ends of the pot range. The knowledgeable user should have no trouble differentiating between nulling in the pot mid-range and erratic end-range behavior when the wiper is connected directly to V+.



Figure 2. Configuration for Unity Gain Applications

### HIGH CAPACITIVE LOADING

Like all wideband amplifiers, the AD507 is sensitive to capacitive loading. Unlike many, however, the AD507 can be used to effectively drive reasonable capacitive loads in virtually all applications, and capacitive loads of several hundred picofarads in a number of specific configurations.

In an inverting gain of ten configuration, the internally compensated amplifier will drive more than 200pF in addition to the recommended 50pF load, or a total of over 250pF. Under such conditions, the slew rate will be only slightly reduced, and the overall settling time somewhat lengthened.

In general, the capacitive drive capability of the AD507 will increase in high gain configurations which reduce closed loop bandwidth.

In any wideband application, it is essential to return the load currents supplied by the amplifier to the power supply without sharing a path with input or feedback signals. This consideration becomes particularly important when driving capacitive loads which may resonate with short lengths of interconnecting wire.

### FAST SETTLING TIME

A small capacitor (CS in Figure 3) will improve the settling time of the AD507, when it is used with large feedback resistors. The AD507 input capacitance (typically 2 or 3pF), together with additional circuit capacitance, will introduce an unwanted pole of open-loop response. The extra phase shift introduced, for example, by 4pF of input capacitance, and  $5k\Omega$  input source impedance, will result in an underdamped transient response, and long settling time. A small (1.5 to 3.0pF) feedback capacitor will introduce a zero in the open-loop transfer function, reducing the phase shift and increasing the damping, which will more than compensate for the slight reduction in closed-loop bandwidth.

### BIAS COMPENSATION NOT REQUIRED

Circuit applications using conventional op amps generally require that the source resistances be matched at the inputs to cancel the effects of the input currents and take advantage of low offset current. In circuits similar to that shown in Figure 3, the compensation resistance would be equal to the parallel combination of  $R_I$  and  $R_F$ , and for large values would require a bypass capacitor. The AD507 is specially designed to cancel the input currents so as to reduce them to the offset current level. As a result, optimum performance can be obtained even though no bias compensation is used, and the non-inverting input can be connected directly to the signal common.



Figure 3. Fast Settling Time Configuration



### **TYPICAL PERFORMANCE CURVES**



+25

+50

TEMPERATURE - °C

+75



Fast Settling Time (100% Tested)

Guaranteed Vos Drift: 30µV/°C max

0.1% in 500ns max 0.01% in 2.5µs max High Slew Rate: 100V/µs min

Low Ios: 25nA max

High CMRR: 80dB min

D/A and A/D Conversion Wideband Amplifiers

**FEATURES** 

Drives 500pF Low Price APPLICATIONS

Multiplexers

Pulse Amplifiers

# High Speed, Fast Settling IC Op Amp

### AD509

#### AD509 FUNCTIONAL BLOCK DIAGRAM



TOP VIEW

### PRODUCT DESCRIPTION

The AD509J, AD509K and AD509S are monolithic operational amplifiers specifically designed for applications requiring fast settling times to high accuracy. The AD509K and AD509S are 100% tested to settle to 0.1% in 500ns max and 0.01% in 2.5 $\mu$ s max, with typical performance that is twice as fast. Other comparable dynamic parameters include a small signal bandwidth of 20MHz, slew rate of 100V/ $\mu$ s min and a full power response of 150kHz min. The devices are internally compensated for all closed loop gains greater than 3, and are compensated with a single capacitor for lower gains.

The input characteristics of the AD509 are consistent with 0.01% accuracy over limited temperature ranges; offset current is 25nA max, offset voltage is 8mV max, nullable to zero, and offset voltage drift is limited to  $30\mu V/^{\circ}C$  max. PSRR and CMRR are typically 90dB.

The AD509 is designed for use with high speed D/A or A/D converters where the minimum conversion time is limited by the amplifier settling time. If 0.01% accuracy of conversion is required, a conversion cannot be made in a shorter period than the time required for the amplifier to settle to within 0.01% of its final value.

All devices are supplied in the TO-99 package. The AD509J and AD509K are specified for 0 to  $+70^{\circ}$ C temperature range; the AD509S for operation from  $-55^{\circ}$ C to  $+125^{\circ}$ C.

- 1. The AD509K and AD509S are 100% tested for minimum slew rate and guaranteed to settle to 0.01% of its final value in less than  $2.5\mu s$ .
- 2. The AD509 is internally compensated for all closed loop gains above 3, and compensated with a single capacitor for lower gains; thus eliminating the elaborate stabilizing techniques required by other high speed IC op amps.
- 3. The AD509 will drive capacitive loads of 500pF without any deterioration in settling time. Larger capacitive loads can be driven by tailoring the compensation to minimize settling time.
- 4. Common Mode Rejection, Gain and Noise are compatible with a 0.01% accuracy device.

# **SPECIFICATIONS**

(typical @ +25°C and ±15V dc, unless otherwise specified)

MODEL	AD509J	AD509K	AD509S
OPEN LOOP GAIN			
$R_{\rm L} = 2k\Omega$	7,500 min (15,000 typ)	10,000 min (15,000 typ)	**
$^{\circ}$ T <sub>A</sub> = min to max	5,000 min	7,500 min	**
OUTPUT CHARACTERISTICS	<u> </u>		
Voltage @ $R_L = 2k\Omega$ , $T_A = min$ to max	±10V min (±12V typ)	•	•
FREQUENCY RESPONSE			
Unity Gain, Small Signal	20MHz	•	•
Full Power Response $V_0 = \pm 10V$	$1200 \text{kHz} \min(1.6 \text{MHz} \text{typ})$	1500kHz min (2.0MHz typ)	**
Slew Rate, $R_1 = 2k\Omega$ , $V_2 = \pm 10V$ , $C_1 = 50$ nF	$80V/\mu s min (120V/\mu s typ)$	*	$100V/\mu s min (120V/\mu s typ)$
Settling Time	00 · / µ0 · · · µ0 (120 · / µ3 () p)		1001/µ3 mm (1201/µ3 typ/
to 0.1%	200ns	500ps max (200ps typ)	**
to 0.01%	1.0µs	$2.5\mu s max (1.0\mu s typ)$	**
INPUT OFFSET VOLTAGE	·		
Initial	10mV max (5mV typ)	8mV max (4mV typ)	**
$T_A = min to max$	14mV max	11mV max	**
Avg vs. Temperature, $T_A = \min to \max$	$20\mu V/^{\circ}C$	$30\mu V/^{\circ}C$ max $(20\mu V/^{\circ}C$ typ)	**
vs. Supply, $T_A = \min to \max$	$200\mu V/V max$	$100\mu V/V$ max	**
INPUT BIAS CURRENT			
Initial	250nA max (125nA typ)	200nA max (100nA typ)	**
$T_A = min to max$	500nA max	400nA max	**
INPUT OFFSET CURRENT			
Initial	50nA max (20nA typ)	25nA max (10nA typ)	**
$T_A = min \text{ to } max$	100nA max	50nA max	**
Differential	40MQ min (100MQ typ)	50MQ min (100MQ tun)	**
	Tomas min (Toomas (yp)	Source min (Toomse typ)	· · · · · · · · · · · · · · · · · · ·
Differential may safe	+1517		
Common Mode Voltage Range	2.15 V		
$T_A = \min_{x \to x} t_A max$	+10V	•	•
Common Mode Rejection V = +5V	2100		
$T_A = min \text{ to } max$	74dB min (90dB typ)	80dB min (90dB tyn)	**
INPUT VOLTACE NOISE			
$f = 10H_7$	100 mV/4 /Hz	*	
f = 100Hz	30nV///Hz	*	• • • • • •
f = 100 kHz	19nV/v/Hz	*	
	17/10/01/2	<u> </u>	
POWER SUPPLY Bated Berformance	+1537		<b>_</b>
Operating	$\pm 13 v$ $\pm (5 \pm 0.20) V$		*
Current Quiescent	$\pm (3 10 20) V_{1}$	*	
	onia max (4ma typ)	·	
I EMPERATURE RANGE	0	• ·	
Storage		-	-55 C to +125 C
3101agc	-05 C to +150 C		
PACKAGE OPTION:1 TO-99 Style (H08A)	AD509JH	AD509KH	AD509SH

\*Specification same as AD509J. \*\*Specification same as AD509K.

<sup>1</sup> See Section 20 for package outline information.

Specifications subject to change without notice.



Simplified Nulling Circuit

### **APPLYING THE AD509**

MEASURING SETTLING TIME. Settling time is defined as that period required for an amplifier output to swing from 0 volts to full scale, usually 10 volts, and to settle to within a specified percentage of the final output voltage. For high accuracy systems, the accuracy requirement is normally specified as either 0.1% (10-bit accuracy) or 0.01% (12-bit accuracy) of the 10 volt output level. The settling time period is comprised of an initial propagation delay, an additional time for the amplifier to slew to the vicinity of 10 volts, and a final time period to recover from internal saturation and other effects, and settle within the specified error band. Because settling time depends on both linear and nonlinear factors, there is no simple approach to predicting its final value to different levels of accuracy. In particular, extremely high slew rates do not assure a rapid settling time, since this is only one of many factors affecting settling time. In most high speed amplifiers, after the amplifier has slewed to the vicinity of the final output voltage, it must recover from internal saturation and then allow any overshoot and ringing to damp out. These definitions are illustrated in Figure 1.



Figure 1. Settling Time

The AD509K and AD509S are 100% tested and guaranteed to settle to 0.1% in 500ns and 0.01% in 2.5 $\mu$ s (see Test Circuit, Figure 2). Note that the devices are tested compensated, at a gain of one, with a 50pF capacitive load. There is no appreciable degradation in settling time when the capacitive load is increased to 500pF, as discussed below. The settling time is computed by summing the output and the input into a differential amplifier, which then drives a scope



Figure 2. AD509 Settling Time Test Circuit

display. The resultant waveform of  $(E_0 - E_{in})$  of a typical AD509 is shown in Figure 3. Note that the waveform crosses the 1mV point representing 0.01% accuracy in approximately 1.5 $\mu$ s. The top trace represents the output signal; the bottom trace represents the error signal.



Figure 3. Settling Time of AD509

SETTLING TIME VS. Rf AND Ri. Settling time of an amplifier is a function of the feedback and input resistors, since they interact with the input capacitance of the amplifier. When operating in the non-inverting mode, the source impedance should be kept relatively low; e.g.,  $5k\Omega$ ; in order to insure optimum performance. The small feedback capacitor (5pF) is used in the settling time test circuit in parallel with the feedback resistor to reduce ringing. This capacitor partially cancels the pole formed in the loop gain response as a result of the feedback and input resistors, and the input capacitance.

SETTLING TIME VS. CAPACITIVE LOAD. The AD509 will drive capacitive loads of 500pF without appreciable deterioration in settling time. Larger capacitive loads can be driven by tailoring the compensation to minimize settling time. Figure 4 shows the settling time of a typical AD509, compensated for unity gain with a 15pF capacitor, with a 500pF capacitive load on the output. Note that settling time to 0.01% is still under 2.0µs.



Figure 4. AD509 with 500pF Capacitive Load

SUGGESTIONS FOR MINIMIZING SETTLING TIME. The AD509 has been designed to settle to 0.01% accuracy in 1 to 2.5 $\mu$ s. However, this amplifier is only a building block in a circuit that also has a feedback network, input and output connections, power supply connections, and a number of external components. What has been painstakingly gained in amplifier design can be lost without careful circuit design. Some of the elements of a good high speed design are......

CONNECTIONS. It is essential that care be taken in the signal and power ground circuits to avoid inducing or generating extraneous voltages in the ground signal paths.

The  $0.1\mu$ F ceramic power supply bypass capacitors are considerably more important for the AD509 than for low frequency general purpose amplifiers. Their main purpose is to convert the distributed high frequency ground to a lumped single point (the V+ point). The V+ to V-  $0.1\mu$ F capacitor equalizes the supply grounds while the  $0.1\mu$ F capacitor from V+ to signal ground should be returned to signal common. The signal common, which is bypassed to pin 7, is defined as that point at which the input signal source, the feedback network, and the return side of the load are joined to the power common.

Note that the diagram shows each individual capacitor directly connected to the appropriate terminal (pin 7 [V+]).



Figure 5. Configuration for Unity Gain Applications

### **DYNAMIC RESPONSE OF AD509**



Figure 6. Open Loop Frequency and Phase Response

### THE AD509 AS AN OUTPUT AMPLIFIER FOR FAST CURRENT-OUTPUT D-TO-A CONVERTERS

Most fast integrated circuit digital to analog converters have current outputs. That is, the digital input code is translated to an output current proportional to the digital code. In many applications, that output current is converted to a voltage by connecting an operational amplifier in the current-tovoltage conversion mode.

The settling time of the combination depends on the settling time of the DAC and the output amplifier. A good approximation is:

$$t_s TOTAL = \sqrt{(t_s DAC)^2 + (t_s AMP)^2}$$

Some IC DACs settle to final output value in 100-500 nanoseconds. Since most IC op amps require a longer time to settle to  $\pm 0.1\%$  or  $\pm 0.01\%$  of final value, amplifier settling time can dominate total settling time. And for a 12-bit DAC, one least significant bit is only 0.024% of full-scale, so low drift and high linearity and precision are also required of the output amplifier. In addition, it is suggested that all connections be short and direct, and as physically close to the case as possible, so that the length of any conducting path shared by external components will be minimized.

COMPONENTS. Resistors are preferably metal film types, because they have less capacitance and stray inductance than wirewound types, and are available with excellent accuracies and temperature coefficients.

Diodes are hot carrier types for the very fastest-settling applications, but 1N914 types are suitable for more routine uses.

*Capacitors* in critical locations are polystyrene, teflon, or polycarbonate to minimize dielectric absorption.

*CIRCUIT.* For the fastest settling times, keep leads short, orient components to minimize stray capacitance, keep circuit impedance levels as low as consistent with the output capabilities of the amplifier and the signal source, reduce all external load capacitances to the absolute minimum. Don't overlook sockets or printed circuit board mounting as possible sources of dielectric absorption. Avoid pole-zero mismatches in any feedback networks used with the amplifier. Minimize noise pickup.



Figure 7. Open Loop Frequency Response for Various C<sub>C</sub>'s

Figure 8 shows the AD509K connected as an output amplifier with the AD565K, high speed 12-bit IC digital-to-analog converter. The 10 picofarad capacitor, C1, compensates for the 25pF AD565 output capacitance. The voltage output of the AD565K/AD509K combination settles to  $\pm 0.01\%$  in one microsecond. The low input voltage drift and high open loop gain of the AD509K assures 12-bit accuracy over the operating temperature range.



Figure 8. AD507 as an Output Amplifier for a Fast Current-Output D-to-A Converter



# Low Cost, Laser Trimmed, Precision IC Op Amp

# AD510

**FEATURES** Low Cost

Low Vos: 25µV max (AD510L), 100µV max (AD510J) Low V<sub>os</sub> Drift:  $0.5\mu V/^{\circ}C$  max (AD510L) Internally Compensated High Open Loop Gain: 10<sup>6</sup> min Low Noise: 1µV p-p 0.01 to 10Hz

### NULL

AD510 FUNCTIONAL BLOCK DIAGRAM

OFFSET



### PRODUCT DESCRIPTION

The AD510 is the first low cost high accuracy IC op amp available. Analog Devices' precise thermally-balanced layout combined with high-yield IC processing provides truly superlative op amp performance at the lowest possible cost. The device is internally compensated, thus eliminating the need for an additional external capacitor.

A truly precision device, the AD510 achieves laser trimmed offset voltages less than  $25\mu V$  max and offset voltage drifts of  $0.5\mu V/^{\circ}C$  max (nulled). Bias currents and offset currents are available at less than 10nA and 2.5nA respectively, while open loop gain is maintained at over 1,000,000, even under loaded conditions. Designed along a thermal axis, the AD510 is unaffected by thermal gradients across the monolithic chip caused by current loading.

The AD510 has fully protected inputs, permitting differential input voltages of up to  $\pm V_S$  without voltage gain or bias current degradation due to reverse breakdown. The output is also protected from short circuits and drives 1000pF of load capacitance without oscillation.

The AD510 is specifically designed for applications requiring high precision at the lowest possible cost, such as bridge instruments, stable references, followers and analog computation. Packaged in a hermetically-sealed TO-99 metal can, the AD510 is available in three versions of performance (J, K and L) over the commercial temperature range, 0 to +70°C and one version (S) over the full military temperature range, -55°C to +125°C.

- 1. Offset voltage drift is guaranteed and 100% tested on all models with a controlled temperature drift bath with the offset voltage nulled. Offset voltage on the AD510L is tested following a 3 minute warm-up.
- 2. The AD510 offers fully protected input (to  $\pm V_S$ ) and output circuitry. The input protection circuit prevents offset voltage and bias current degradation due to reverse breakdown, a critical factor in high accuracy op amps where overall performance is strongly dependent on front-end stability.
- 3. Internal compensation eliminates the need for elaborate and costly stabilizing networks, often required by many high accuracy IC op amps.
- 4. A thermally balanced layout maintains high gain (1,000,000 min, K, L and S) independent of offset nulling, power supply voltage and output loading.
- 5. Bootstrapping of critical input transistors produces CMRR and PSRR of 110dB min and 100dB min, respectively.

# SPECIFICATIONS (typical @ +25°C and ±15V dc unless otherwise noted)

MODEL	AD510JH	AD510KH	AD510LH	AD510SH (AD510SH/883B)
OPEN LOOP GAIN				
$V_{OS} = \pm 10V, R_L > 2k\Omega$	250,000 min	10 <sup>6</sup> min	**	••
T <sub>min</sub> to T <sub>max</sub>	125,000 min	500,000 min	**	250,000
OUTPUT CHARACTERISTICS				
Voltage @ $R_1 \ge 2k\Omega$ , $T_{min}$ to $T_{max}$	±10V min	•	*	•
Load Capacitance	1000pF	•	• .	•
Output Current	10mA min	*	*	•
Short Circuit Current	25 mA	•	*	•
FREQUENCY RESPONSE				
Unity Gain, Small Signal	300kHz	•	*	•
Full Power Response	1.5kHz	*	*	•
Slew Rate, Unity Gain	0.10V/µs		* .	•
INPUT OFFSET VOLTAGE		· · · · · · · · · · · · · · · · · · ·		
Initial Offset, $R_c \leq 10k\Omega$	100µV max	50µV max	25µV max	**
vs Temp, T_in to T_in	$3.0\mu V/^{\circ}C$ max	$1.0\mu V/^{\circ}C max$	$0.5 \mu V/^{\circ} C max$	**
vs. Supply	$25\mu V/V max$	$10\mu V/V max$	**	** `
T <sub>min</sub> to T <sub>max</sub>	$40\mu V/V max$	15µV/V max	**	20µV/V max
INPUT OFFSET CURRENT				
Initial	5nA max	4nA max	2.5nA max	**
Tmin to Tmax	8nA max	6nA max	4nA max	10nA max
INPUT BIAS CORRENT	25n 4 max	13nA max	10nA max	**
Tmm to Tmax	40n A max	20nA max	15nA max	30nA max
vs Temp T <sub>min</sub> to T <sub>man</sub>	$\pm 100 \text{ pA/}^{\circ}\text{C}$	$\pm 50 \text{ pA/}^{\circ}\text{C}$	$\pm 40 \text{ pA/}^{\circ}\text{C}$	**
	-100piii 0	-topin d		
Differential	4140	4110	**	**
Common Mode	4/036 100MO#4=E	*	*	•
	100///2011-01			
INPUT NOISE		•	· .	
Voltage, 0.1Hz to 10Hz	1μV p-p	•		•
f = 10Hz	$18nV/\sqrt{Hz}$	÷ ·		a 🖕 e 👘 e e e e e e e e e e e e e e e e e
f = 100Hz	$13nV/\sqrt{Hz}$	*		
I = I K H Z				*
$f = 100 H_7$	$0.3pA/\sqrt{Hz}$	*	*	*
f = 1kHz	$0.3pA/\sqrt{Hz}$	*	*	*
	0.5911 VII2			
INPUT VOLTAGE RANGE		1		
Differential or Common Mode	+17		*	
Common Mode Rejection V.	<u> </u>			
$t_{\rm in} = t_{\rm in}$	04dB min	110 dB min	**	**
Common Mode Rejection T	940D min	TTOUD IIIII		
to Time	94dB	100dB min	**	**
		10000 1111		
POWER SUPPLY	+1517	•	*	*
Character Performance	$\pm 15 V$ $\pm (5 + 0.18) W$	•	*	+(5 to 22))V
Operating Current Ouleccent	$\pm (5 10 18) v$	3m A max	**	±(3 (0 22)v **
	тала шах	JIIIA IIIdA		
IEMPERATURE RANGE	0 70°	•	<b>.</b>	55°C
Operating Rated Performance	U to +70 C	-	•	->> U to +125°C
Storage	-05 C to +150 C		-	
PACKAGE OPTIONS: <sup>1</sup> TO-99 Style (H08B)	AD510JH	AD510KH	AD510LH	AD510SH

NOTES:

\*Specifications same as AD510JH. \*\*Specifications same as AD510KH.

<sup>1</sup> See Section 20 for package outline information. Specifications subject to change without notice.

### Applying the AD510

### TYPICAL NON-INVERTING AMPLIFIER CONFIGURATION



#### **NULLING THE AD510**

Nulling the AD510 can be achieved using the high resolution circuit of Figure 1.

- 1. Null the offset to zero using a commercially available pot (approximately  $10k\Omega$ ).
- 2. Measure pot halves, R1 and R2.

3. Calculate ... 
$$R_1' = \frac{R_1 \times 50 k\Omega}{50 k\Omega - R_1}$$
  $R_2' = \frac{R_2 \times 50 k\Omega}{50 k\Omega - R_2}$ 

4. Insert  $R_1$  and  $R_2$  (closest 1% fixed metal film resistors).

5. Use an industrial quality  $100k\Omega$  pot (r<sub>p</sub>) to fine tune the trim.

Nulling to within 1 microvolt can be achieved using this technique. For best results, the wiper of the potentiometer should be connected directly to pin 7 of the op amp.



Figure 1. High Resolution, High Stability Nulling Circuit

THE AD510L IN A SIMPLE INSTRUMENTATION AMPLIFIER The circuit of Figure 2 illustrates a simple instrumentation amplifier suitable for use with strain gauges, thermocouples and other transducers. It provides high input impedance to ground at each of the differential input terminals and excellent common mode rejection.





The configuration shown is designed for a gain of 10, however the gain can be varied upwards by adding a gain select resistor  $R_5$ . In operation, amplifier  $A_1$  provides a gain of 10/9 for signals at the negative input terminal. This output feeds the inverting amplifier  $A_2$ , which has a gain of 9, resulting in an overall gain of 10. For signals at the positive input, the output of  $A_1$  is at ground potential and the amplifier  $A_2$  provides a gain of 10. Thus, the circuit has a gain of 10 for differential signals and 0 for common mode signals; the very high CMRR and open loop gain of the AD510L automatically produces common mode rejection of at least 25,000 at dc at a gain of 10 and over 1,000,000 at a gain of 1000. The common mode rejection, of course, depends upon the resistor ratios and their specified tolerance. Less accurate resistors can be used if the network is trimmed.

For gains of 10 the frequency response is down 3dB at 500kHz, for gains of 1000, 2kHz. Full output of  $\pm 10V$  can be attained up to 1800Hz.

The common mode rejection at 60Hz is limited by the finite gain bandwidth of  $A_1$  causing a phase lag on the negative input signal. At 60Hz the CMRR measures 72dB at a gain of 1000 and 62dB at a gain of 10.

















Figure 6. Gain vs. Load Resistance





FREQUENCY – Hz Figure 3. Small Signal Gain vs. Frequency



## Precision, Low-Power FET-Input Electrometer Op Amp

# AD515

### FEATURES

Ultra Low Bias Current: 0.075pA max (AD515L) 0.150pA max (AD515K) 0.300pA max (AD515J) Low Power: 1.5mA max Quiescent Current (0.8mA typ) Low Offset Voltage: 1.0mV max (AD515 K & L) Low Drift: 15µV/°C max (AD515K) Low Noise: 4µV p-p, 0.1 to 10Hz

Low Cost

### AD515 FUNCTIONAL BLOCK DIAGRAM



### PRODUCT DESCRIPTION

The AD515 series of FET-input operational amplifiers are second generation electrometer designs offering the lowest input bias currents available in any standard operational amplifier. The AD515 also delivers laser-trimmed offset voltage, low drift, low noise and low power, a combination of features not previously available in ultra-low bias current circuits. All devices are internally compensated, free of latch-up, and short circuit protected.

The AD515 delivers a new level of versatility and precision to a wide variety of electrometer and very high impedance buffer measurement situations, including photo-current detection, vacuum ion-gauge measurement, long term precision integration, and low drift sample/hold applications. The device is also an excellent choice for all forms of biomedical instrumentation such as pH/plon sensitive electrodes, very low current oxygen sensors, and high impedance biological microprobes. In addition, the low cost and pin compatibility of the AD515 with standard FET op amps will allow designers to upgrade the performance of present systems at little or no additional cost. The  $10^{15}$  ohm common mode input impedance, resulting from a solid bootstrap input stage, insures that the input bias current is essentially independent of common mode voltage.

As with previous electrometer amplifier designs from Analog Devices, the case is brought out to its own connection (pin 8) so that the case can be independently connected to a point at the same potential as the input, thus minimizing stray leakage to the case. This feature will also shield the input circuitry from external noise and supply transients, as well as reducing common mode input capacitance from 0.8pF to 0.2pF.

The AD515 is available in three versions of bias current and offset voltage, the "J", "K", and "L"; all are specified for rated performance from 0 to  $+70^{\circ}$ C and supplied in a hermetically sealed TO-99 package.

### PRODUCT HIGHLIGHTS

1. The AD515 provides the lowest bias currents available in an integrated circuit amplifier.

- The ultra low input bias currents are specified as the maximum measured at either input with the device fully warmed up on ±15 volt supplies at +25°C ambient with no heat sink. This parameter is 100% tested.
- By using ±5 volt supplies, input bias current can typically be brought below 50fA.

2. The input offset voltage on all grades is laser trimmed to a level typically less than  $500\mu$ V.

- The offset voltage drift is the lowest available in an FET electrometer amplifier.
- If additional nulling is desired, the amount required will have a minimal effect on offset drift (approximately  $3\mu V / ^{\circ}C$  per millivolt).

3. The low quiescent current drain of 0.8mA typical and 1.5mA maximum, which is among the lowest available in operational amplifier designs of any type, keeps self-heating effects to a minimum and renders the AD515 suitable for a wide range of remote probe situations.

4. The combination of low input noise voltage and very low input noise current is such that for source impedances from much over one Megohm up to  $10^{11}$  ohm, the Johnson noise of the source will easily dominate the noise characteristic.

### **SPECIFICATIONS** (typical @ +25°C with Vs = ±15V dc, unless otherwise specified)

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	MODEL	AD515J .	AD515K	AD515L
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	OPEN LOOP GAIN <sup>1</sup>			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{OUT} = \pm 10 V, R_L \ge 2 k \Omega$	20,000V/V min	40,000V/V min	25,000V/V min
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$R_L \ge 10k\Omega$	40,000V/V min	100,000V/V min	50,000V/V min
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$T_A = \min to \max R_L \ge 2k\Omega$	15,000V/V min	40,000V/V min	25,000V/V min
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	OUTPUT CHARACTERISTICS			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Voltage @ $R_L = 2k\Omega$ , $T_A = min$ to max	±10V min (±12V typ)	•	•
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	(a) $R_L = 10k\Omega$ , $T_A = mintomax$	±12V min (±13V typ)	•	
Short Circuit Current10mA min (25mA typ)FREQUENCY RESPONSE350kHzUnity Gain, Small Signal350kHzFull Power Response5kHz min (16kHz typ)Slew Rate Inverting Unity Gain0.3 V/ $\mu$ s min (1.0V/ $\mu$ s typ)Overload Recovery Inverting Unity Gain100 $\mu$ s max (16 $\mu$ s typ)INPUT OFFSET VOLTAGE <sup>3</sup> 3.0mV max (0.4mV typ)1.0mV max (0.4mV typ)1.0mV max (0.4mV typ)vs. Temperature, T_A = min to max50 $\mu$ V/° C maxVolty TA = min to max400 $\mu$ V/V max (50 $\mu$ V/V typ)INPUT IAS CURRENT1.6pF  10 <sup>13</sup> \OmegaEither Input <sup>4</sup> 300fA maxINPUT IMPEDANCE-Differential1.6pF  10 <sup>13</sup> \OmegaCommon Mode0.8pF  10 <sup>15</sup> \OmegaVoltage, 0.1Hz to 10Hz4.0 $\mu$ V (p-p)f = 10Hz75nV/ $\sqrt{Hz}$ f = 10Hz55nV/ $\sqrt{Hz}$ f = 10Hz55nV/ $\sqrt{Hz}$ f = 10Hz0.01pA rmsiOHz to 10Hz0.01pA rmsiOHz to 10Hz0.01pA rmsiOHz to 10kHz0.01pA rmsiOHz to 10kHz56dB min (94dB typ)Maximum Safe Input Voltage <sup>5</sup> ±Vs	Load Capacitance <sup>2</sup>	1000pF	•	
FREQUENCY RESPONSEUnity Gain, Small Signal350kHzFull Power Response5kHz min (16kHz typ)Slew Rate Inverting Unity Gain0.3V/µs min (1.0V/µs typ)Overload Recovery Inverting Unity Gain100µs max (16µs typ)INPUT OFFSET VOLTAGE <sup>3</sup> 3.0mV max (0.4mV typ)1.0mV max (0.4mV typ)1.0mV max (0.4mV typ)1.0mV max (0.4mV typ)1.0mV max (0.4mV typ)10µ/°C max25µV/°C maxvs. Supply, TA = min to max400µV/V max (50µV/V typ)10µUT BIAS CURRENT1.6pF  10 <sup>13</sup> ΩEither Input <sup>4</sup> 300fA max1NPUT IMPEDANCE	Short Circuit Current	10mA min (25mA typ)	•	• •
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	FREQUENCY RESPONSE			
Full Power Response5kHz min (16kHz typ).Slew Rate Inverting Unity Gain $0.3V/\mu s min (1.0V/\mu s typ)$ .Overload Recovery Inverting Unity Gain $100\mu s max (16\mu s typ)$ .INPUT OFFSET VOLTAGE <sup>3</sup> $3.0mV max (0.4mV typ)$ $1.0mV max (0.4mV typ)$ vs. Temperature, T <sub>A</sub> = min to max $50\mu V/^{\circ} C max$ $15\mu V^{\circ} C max$ VS. Temperature, T <sub>A</sub> = min to max $40\mu V/V max (50\mu V/V typ)$ $100\mu V max (20\mu V/V max ($	Unity Gain, Small Signal	350kHz	*	•
Slew Rate Inverting Unity Gain Overload Recovery Inverting Unity Gain $0.3V/\mu_S \min(1.0V/\mu_S typ)$ $100\mu_S \max(16\mu_S typ)$ .INPUT OFFSET VOLTAGE <sup>3</sup> vs. Temperature, T <sub>A</sub> = min to max vs. Supply, T <sub>A</sub> = min to max $400\mu V/V \max(50\mu V/V typ)$ $1.0mV \max(0.4mV typ)$ $15\mu V/^{\circ}C \max$ $25\mu V/^{\circ}C \max$ $200\mu V/V \max$ $1.0mV \max(0.4mV typ)$ $25\mu V/^{\circ}C \max$ $200\mu V/V \max$ INPUT BIAS CURRENT Either Input <sup>4</sup> $300fA \max$ $0.8pF  10^{13}\Omega$ $Common Mode$ $1.0mV \max$ $0.8pF  10^{13}\Omega$ $0.8pF  10^{15}\Omega$ INPUT NOISE Voltage, 0.1Hz to 10Hz f = 10Hz $10Hz$ $10Hz$ $10Hz$ $0.01pA rms0.03pA (p-p)0.01pA rmsINPUT VOLTAGE RANGEDifferentialCommon Mode, TA = min to max100V/VHz1.0mV \max(0.4mV typ)100\mu V/V \maxINPUT VOLTAGE RANGEDifferentialf = nothz10Hz to 10Hz0.01pA rms1.0mV \max(0.4mV typ)100\mu V/V \maxINPUT VOLTAGE RANGEDifferentialforman Mode, TA = min to max100V (p-p)10Hz to 10kHz1.0mV \maxINPUT VOLTAGE RANGEDifferentialCommon Mode, TA = min to max100V \min(\pm12V typ)1.0mV \min(\pm12V typ)100Hz type100Hz100Hz type100Hz type100Hz type100Hz type100Hz type100Hz type100Hz type100Hz type100Hz $	Full Power Response	5kHz min (16kHz typ)	•	- • ·
Overload Recovery Inverting Unity Gain $100\mu s max (16\mu s typ)$ •••INPUT OFFSET VOLTAGE <sup>3</sup> $3.0mV max (0.4mV typ)$ $1.0mV max (0.4mV typ)$ $1.0mV max (0.4mV typ)$ $1.0mV max (0.4mV typ)$ vs. Supply, T <sub>A</sub> = min to max $50\mu V/^{\circ} C max$ $15\mu V/^{\circ} C max$ $25\mu V/^{\circ} C max$ INPUT BIAS CURRENT100µV/V max (50µV/V typ) $100\mu V/V max$ $200\mu V/V max$ INPUT IMPEDANCE $1.6pF  10^{13} \Omega$ ••Differential $1.6pF  10^{13} \Omega$ ••Common Mode $0.8pF  10^{15} \Omega$ ••INPUT NOISE $4.0\mu V (p-p)$ ••Voltage, 0.1Hz to 10Hz $4.0\mu V (p-p)$ ••f = 10Hz $55nV/\sqrt{Hz}$ ••f = 10Hz $55nV/\sqrt{Hz}$ ••f = 10Hz $0.03pA (p-p)$ ••10Hz to 10Hz $0.003pA (p-p)$ ••10Hz to 10Hz $0.01pA rms$ ••Current, 0.1 to 10Hz $0.01pA rms$ ••Differential $\pm 20V min$ ••Maximum Safe Input Voltage <sup>5</sup> $\pm V_s$ ••	Slew Rate Inverting Unity Gain	0.3V/µs min (1.0V/µs typ)	*	•
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Overload Recovery Inverting Unity Gain	100μs max (16μs typ)	•	•
vs. Temperature, $T_A = \min to max$ $50\mu V/^{\circ} C max$ $15\mu V/^{\circ} C max$ $25\mu V/^{\circ} C max$ vs. Supply, $T_A = \min to max$ $400\mu V/V max (50\mu V/V typ)$ $100\mu V/V max$ $200\mu V/V max$ INPUT BIAS CURRENT $200\mu V/V max$ $200\mu V/V max$ $200\mu V/V max$ Either Input <sup>4</sup> $300fA max$ $150fA max$ $75fA max$ INPUT IMPEDANCE $0.8pF  10^{13} \Omega$ Differential $1.6pF  10^{13} \Omega$ Common Mode $0.8pF  10^{15} \Omega$ INPUT NOISE $100\mu V (p-p)$ Voltage, 0.1Hz to 10Hz $4.0\mu V (p-p)$ .f = 10Hz $75nV/\sqrt{Hz}$ .f = 10Hz $55nV/\sqrt{Hz}$ .f = 10Hz $0.03pA (p-p)$ .f = 10Hz $0.01pA rms$ .INPUT VOLTAGE RANGEDifferential $\pm 20V min \pm 10V min (\pm 12V typ)$ .Common Mode, $T_A = min to max$ $\pm 10V min (\pm 12V typ)$ .Maximum Safe Input Voltage <sup>5</sup> $\pm V_S$ .	INPUT OFFSET VOLTAGE <sup>3</sup>	3.0mV max (0.4mV typ)	1.0mV max (0.4mV typ)	1.0mV max (0.4mV typ)
vs. Supply, $T_A = \min to max$ $400\mu V/V max (50\mu V/V typ)$ $100\mu V/V max$ $200\mu V/V max$ INPUT BIAS CURRENT Either Input <sup>4</sup> $300fA max$ $150fA max$ $75fA max$ INPUT IMPEDANCE Differential Common Mode $1.6pF  10^{13}\Omega$ $0.8pF  10^{15}\Omega$ ••INPUT NOISE Voltage, 0.1Hz to 10Hz f = 10Hz<	vs. Temperature, $T_A = \min to \max$	$50\mu V/^{\circ}C$ max	$15\mu V/^{\circ}C$ max	25µV/°C max
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	vs. Supply, $T_A = \min to \max$	400µV/V max (50µV/V typ)	100µV/V max	200µV/V max
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	INPUT BIAS CURRENT			· · · · · · · · · · · · · · · · · · ·
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Either Input <sup>4</sup>	300fA max	150fA max	75fA max
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			•	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Differential	$1.6 pF    10^{13} \Omega$	•	•
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Common Mode	0.8pF  10 <sup>15</sup> Ω	•	•
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	INPUT NOISE	· · · · · · · · · · · · · · · · · · ·	-	
	Voltage, 0.1Hz to 10Hz	4.0μV (p-p)	• .	•
	f = 10Hz	75nV/VHz	•	•
	f = 100Hz	55nV/ <del>V</del> Hz	•	•
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	f = 1 kHz	50nV/ <del>V/Hz</del>	<ul> <li>Image: A second sec second second sec</li></ul>	•
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Current, 0.1 to 10Hz	0.003pA (p-p)	•	•
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	10Hz to 10kHz	0.01pA rms	* · · · ·	•
Differential $\pm 20V \text{ min}$ *Common Mode, $T_A = \min \text{ to } \max$ $\pm 10V \min (\pm 12V \text{ typ})$ *Common Mode Rejection, $V_{IN} = \pm 10V$ 66dB min (94dB typ)80dB minMaximum Safe Input Voltage <sup>5</sup> $\pm V_S$ *	INPUT VOLTAGE RANGE			······································
Common Mode, $T_A = \min to max$ $\pm 10V \min (\pm 12V typ)$ *Common Mode Rejection, $V_{IN} = \pm 10V$ 66dB min (94dB typ)80dB minMaximum Safe Input Voltage <sup>5</sup> $\pm V_S$ *	Differential	±20V min	•	•
Common Mode Rejection, $V_{IN} = \pm 10V$ 66dB min (94dB typ)80dB min70dB minMaximum Safe Input Voltage <sup>5</sup> $\pm V_s$ **	Common Mode. $T_A = \min to \max$	±10V min (±12V typ)	•	• -
Maximum Safe Input Voltage <sup>5</sup> $\pm V_s$ *	Common Mode Rejection, $V_{INI} = \pm 10V$	66dB min (94dB typ)	80dB min	70dB min
	Maximum Safe Input Voltage <sup>5</sup>	±Vs	*	•
POWER SUPPLY	POWER SUPPLY	· · · · · · · · · · · · · · · · · · ·	• <u></u>	· · · · · · · · · · · · · · · · · · ·
Rated Performance ±15V typ *	Rated Performance	±15V typ	•	11 <b>a</b> 11 11 11 11 11 11 11 11 11 11 11 11 11
Operating ±5V min (±18V max) *	Operating	±5V min (±18V max)	* · · · · · · · · · · · · · · · · · · ·	•
Quiescent Current 1.5mA max (0.8mA typ) *	Quiescent Current	1.5mA max (0.8mA typ)	*	•
TEMPERATURE	TEMPERATURE			
Operating, Rated Performance 0 to +70°C *	Operating, Rated Performance	0 to +70°C	*	•
Storage -65°C to +150°C *	Storage	-65°C to +150°C	•	•
PACKAGE OPTIONS <sup>6</sup> , TO-99 Style (H08B) ADS151H ADS15KH ADS151 H	PACKAGE OPTIONS <sup>6</sup> TO-99 Stule (H08R)	AD5151H	AD515KH	AD515LH

NOTES

<sup>1</sup> Open Loop Gain is specified with or without nulling of V<sub>OS</sub>. <sup>2</sup> A conservative design would not exceed 750pF of load capacitance.

<sup>3</sup> Input Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}$  C. <sup>4</sup> Bias Current specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}$  C. For

higher temperatures, the current doubles every +10°C. <sup>5</sup> If it is possible for the input voltage to exceed the supply voltage, a series protection resistor should be added to limit input current to 0,5mA. The input device can handle overload

currents of 0.5mA indefinitely without damage. See next page. <sup>6</sup> See Section 20 for package outline information.

\*Specifications same as AD515J.

Specifications subject to change without notice.

Ve Vs

Standard Offset Null Circuit

### Applying the AD515

### LAYOUT AND CONNECTION CONSIDERATIONS

The design of very high impedance measurement systems introduces a new level of problems associated with the reduction of leakage paths and noise pickup.

- A primary consideration in high impedance system designs is to attempt to place the measuring device as near to the signal source as possible. This will minimize current leakage paths, noise pickup and capacitive loading. The AD515, with its combination of low offset voltage (normally eliminating the need for trimming), low quiescent current (minimal source heating, possible battery operation), internal compensation and small physical size lends itself very nicely to installation at the signal source or inside a probe. Also, as a result of the high load capacitance rating, the AD515 can comfortably drive a long signal cable.
- 2. The use of guarding techniques is essential to realizing the capability of the ultra-low input currents of the AD515. Guarding is achieved by applying a low impedance bootstrap potential to the outside of the insulation material surrounding the high impedance signal line. This bootstrap potential is held at the same level as that of the high impedance line; therefore, there is no voltage drop across the insulation, and hence, no leakage. The guard will also act as a shield to reduce noise pickup and serves an additional function of reducing the effective capacitance to the input line. The case of the AD515 is brought out separately to pin 8 so that the case can also be connected to the guard potential. This technique virtually eliminates potential leakage paths across the package insulation, provides a noise shield for the sensitive circuitry, and reduces commonmode input capacitance to about 0.2pF. Figure 1 shows a proper printed circuit board layout for input guarding and connecting the case guard. Figures 2 and 3 show guarding connections for typical inverting and non-inverting applications. If pin 8 is not used for guarding, it should be connected to ground or a power supply to reduce noise.



(BOTTOM VIEW)

### Figure 1. Board Layout for Guarding Inputs with Guarded TO-99 Package (

3. Printed circuit board layout and construction is critical for achieving the ultimate in low leakage performance that the AD515 can deliver. The best performance will be realized by using a teflon IC socket for the AD515; but at least a teflon stand-off should be used for the high-impedance lead. If this is not feasible, the input guarding scheme shown in Figure 1 will minimize leakage as much as possible; the guard ring is connected to a low impedance potential at the same level as the inputs. High impedance signal lines should not be extended for any unnecessary length on a printed circuit; to minimize noise and leakage, they must be carried in rigid, shielded cables.

4. Another important concern for achieving and maintaining low leakage currents is complete cleanliness of circuit boards and components. Completed assemblies should be washed thoroughly in a low residue solvent such as TMC Freon or high-purity methanol followed by a rinse with deionized water and nitrogen drying. If service is anticipated in a high contaminant or high humidity environment, a high dielectric conformal coating is recommended. All insulation materials except Kel-F or teflon will show rapid degradation of surface leakage at high humidities.



Figure 2. Picoampere Current-to-Voltage Converter Inverting Configuration



Figure 3. Very High Impedance Non-Inverting Amplifier

### INPUT PROTECTION

The AD515 is guaranteed for a maximum safe input potential equal to the power supply potential. The unique bootstrapped input stage design also allows differential input voltages of up to  $\pm 20$  volts (or within 10 volts of the sum of the supplies) while maintaining the full differential input resistance of  $10^{13}$  Ω, as shown in Figure 10. This makes the AD515 suitable for low speed comparator situations employing a direct connection to a high impedance source.

Many instrumentation situations, such as flame detectors in gas chromatographs, involve measurement of low level currents from high-voltage sources. In such applications, a sensor fault condition may apply a very high potential to the input of the current-to-voltage converting amplifier. This possibility necessitates some form of input protection. Many electrometer type devices, especially CMOS designs, can require elaborate zener protection schemes which often compromise overall performance. The AD515 requires input protection only if the source is not current-limited, and as such is similar to many JFETinput designs. The failure mode would be overheating from excess current rather than voltage breakdown. If the source is not current-limited, all that is required is a resistor in series with the affected input terminal so that the maximum overload current is 0.5mA (for example, 200k $\Omega$  for a 100 volt overload). This simple scheme will cause no significant reduction in performance and give complete overload protection. Figures 2 and 3 show proper connections.

### COAXIAL CABLE AND CAPACITANCE EFFECTS

If it is not possible to attach the AD515 virtually on top of the signal source, considerable care should be exercised in designing the connecting lines carrying the high impedance signal. Shielded coaxial cable must be used for noise reduction, but use of coaxial cables for high impedance work can add problems from cable leakage, noise, and capacitance. Only the best polyethylene or virgin teflon (not reconstituted) should be used to obtain the highest possible insulation resistance.

Cable systems should be made as rigid and vibration-free as possible since cable movement can cause noise signals of three types, all significant in high impedance systems. Frictional movement of the shield over the insulation material generates a charge which is sensed by the signal line as a noise voltage. Low noise cable with graphite lubricant will reduce the noise, but short rigid lines are better. Cable movements will also make small changes in the internal cable capacitance and capacitance to other objects. Since the total charge on these capacitances cannot be changed instantly, a noise voltage results as predicted from:  $\Delta V = Q/\Delta C$ . Noise voltage is also generated by the motion of a conductor in a magnetic field. The conductor-to-shield capacitance of coaxial cable is normally about 30pF/foot. Charging this capacitance can cause considerable stretching of high impedance signal rise-time, thus cancelling the low input capacitance feature of the AD515. There are two ways to circumvent this problem. For inverting signals or low-level current measurements, the signal is carried on the line connected to the inverting input and shielded (guarded) by the ground line as shown in Figure 2. Since the signal is always at virtual ground, no voltage change is required and no capacitances are charged. In many circumstances, this will de-stabilize the circuit; if so, capacitance from output to inverting input will stabilize the circuit.

Non-inverting and buffer situations are more critical since the signal line voltage and therefore charge will change, causing signal delay. This effect can be reduced considerably by connecting the cable shield to guard potential instead of ground, an option shown in Figure 3. Since such a connection results in positive feedback to the input, the circuit may destabilize and oscillate. If so, capacitance from positive input to ground must be added to make the net capacitance at pin 3 positive. This technique can considerably reduce the effective capacitance which must be charged.

### **Typical Performance Curves**



Figure 4. PSRR and CMRR Versus Frequency



Figure 5. Open Loop Frequency Response



Figure 6. Input Common Mode Range Versus Supply Voltage




# **ELECTROMETER APPLICATION NOTES**

The AD515 offers the lowest input bias currents available in an integrated circuit package. This design will open up many new application opportunities for measurements from very high impedance and very low current sources. Performing accurate measurements of this sort requires careful attention to detail; the notes given here will aid the user in realizing the full measurement potential of the AD515 and perhaps extending its performance limits.

- 1. As with all junction FET input devices, the temperature of the FET's themselves is all-important in determining the input bias currents. Over the operating temperature range, the input bias currents closely follow a characteristic of doubling every 10°C; therefore, every effort should be made to minimize device operating temperature.
- 2. The heat dissipation can be reduced initially by careful investigation of the application. First, if it is possible to reduce the required power supplies, this should be done since internal power consumption contributes the largest component of self-heating. To minimize this effect, the quiescent current of the AD515 has been reduced to a level much lower than that of any other electrometer-grade device, but additional performance improvement can be gained by lowering the supply voltages, to ±5 volts if possible. The effects of this are shown in Figure 8, which shows typical input bias current and quiescent current versus supply voltage.
- 3. Output loading effects, which are normally ignored, can cause a significant increase in chip temperature and therefore bias current. For example, a  $2k\Omega$  load driven at 10 volts at the output will cause at least an additional 25 milliwatts dissipation in the output stage (and some in other stages) over the typical 24 milliwatts, thereby at least doubling the effects of self-heating. The results of this form of additional power dissipation are demonstrated in Figure 9, which shows normalized input bias current versus additional power dissipated. Therefore, although many dc performance parameters are specified driving a  $2k\Omega$  load, to reduce this additional dissipation, we recommend restricting the load impedance to be at least  $10k\Omega$ .



Figure 8. Input Bias Current and Supply Current Versus Supply Voltage



Figure 9. Input Bias Current Versus Additional Power Dissipation



Figure 10. Input Bias Current Versus Differential Input Voltage

# AD515 CIRCUIT APPLICATION NOTES

The AD515 is quite simple to apply to a wide variety of applications because of the pre-trimmed offset voltage and internal compensation, which minimize required external components and eliminate the need for adjustments to the device itself. The major considerations in applying this device are the external problems of layout and heat control which have already been discussed. In circuit situations employing the use of very high value resistors, such as low level current to voltage converters, electrometer operational amplifiers can be destabilized by a pole created by the small capacitance at the negative input. If this occurs, a capacitor of 2 to 5pF in parallel with the resistor will stabilize the loop. A much larger capacitor may be used if desired to limit bandwidth and thereby reduce wideband noise.

Selection of passive components employed in high impedance situations is critical. High-megohm resistors should be of the carbon film or deposited ceramic oxide to obtain the best in low noise and high stability performance. The best packaging for high-megohm resistors is a glass body sprayed with silicone varnish to minimize humidity effects. These resistors must be handled very carefully to prevent surface contamination. Capacitors for any high impedance or long term integration situation should be of a polystyrene formulation for optimum performance. Most other types have too low an insulation resistance, or high dielectric absorption.

Unlike situations involving standard operational amplifiers with much higher bias currents, balancing the impedances seen at the input terminals of the AD515 is usually unnecessary and probably undesirable. At the large source impedances where these effects matter, obtaining quality, matched resistors will be difficult. More important, instead of a cancelling effect, as with bias current, the noise voltage of the additional resistor will add by root-sum-of-squares to that of the other resistor thus increasing the total noise by about 40%. Noise currents driving the resistors also add, but in the AD515 are significant only above  $10^{11} \Omega$ .



(ALL RESISTORS OF SAME NUMBER SHOULD BE MATCHED 10,1%) (BUFFER AT BOOSTS COMMON MODE Z<sub>IN</sub> BY DRIVING CABLE SHIELDS AT COMMON MODE VOLTAGE AND NEUTRALIZING CM CAPACITANCE)

Figure 11. Very High Impedance Instrumentation Amplifier



Figure 12. Low Drift Integrator and Low-Leakage Guarded Reset

# LOW-LEVEL CURRENT TO VOLTAGE CONVERTERS

Figure 2 shows a standard low-level current-to-voltage converter. To obtain higher sensitivity, it is obvious to simply use a higher value feedback resistor. However, high value resistors above  $10^9\Omega$  tend to be expensive, large, noisy and unstable. To avoid this, it may be desirable to use a circuit configuration with output gain, as in Figure 13. The drawback is that input errors of offset voltage drift and noise are multiplied by the same gain, but the precision performance of the AD515 makes the tradeoff easier.



Figure 13. Picoampere to Voltage Converter with Gain

One of the problems with low-level leakage current testing or low-level current transducers (such as Clark oxygen sensors) is finding a way to apply voltage bias to the device while still grounding the device and the bias source. Figure 14 shows a technique in which the desired bias is applied at the non-inverting terminal thus forcing that voltage at the inverting terminal. The current is sensed by  $R_F$ , and the AD521 instrumentation amplifier converts the floating differential signal to a singleended output.



Figure 14. Current-to-Voltage Converters with Grounded Bias and Sensor



# Low Cost, Laser Trimmed, Precision IC Op Amp

FEATURES

Low Input Bias Current: 1nA max (AD517L) Low Input Offset Current: 0.25nA max (AD517L) Low V<sub>OS</sub>:  $50\mu$ V max (AD517L),  $150\mu$ V max (AD517J) Low V<sub>OS</sub> Drift:  $1.3\mu$ V/°C (AD517L) Internal Compensation Low Cost

ς.

# AD517 FUNCTIONAL BLOCK DIAGRAM



# PRODUCT DESCRIPTION

The AD517 is a high accuracy monolithic op amp featuring extremely low offset voltages and input currents. Analog Devices' thermally-balanced layout and superior IC processing combine to produce a truly precision device at low cost.

The AD517 is laser trimmed at the wafer level (LWT) to produce offset voltages less than  $50\mu$ V and offset voltage drifts less than  $1.3\mu$ V/<sup>6</sup>C unnulled. Superbeta input transistors provide extremely low input bias currents of 1nA max and offset currents as low as 0.25nA max. While these figures are comparable to presently available BIFET amplifiers at room temperature, the AD517 input currents decrease, rather than increase, at elevated temperatures. Open-loop gain in many IC amplifiers is degraded under loaded conditions due to thermal gradients on the chip. However, the AD517 layout is balanced along a thermal axis, maintaining open-loop gain in excess of 1,000,000 for a wide range of load resistances.

The input stage of the AD517 is fully protected, allowing differential input voltages of up to  $\pm V_S$  without degradation of gain or bias current due to reverse breakdown. The output stage is short-circuit protected and is capable of driving a load capacitance up to 1000pF.

The AD517 is well suited to applications requiring high precision and excellent long-term stability at low cost, such as stable references, followers, bridge instruments and analog computation circuits.

The circuit is packaged in a hermetically sealed TO-99 metal can, and is available in three performance versions (J, K, and L) specified over the commercial 0 to  $+70^{\circ}$ C range; and one version (AD517S) specified over the full military temperature range,  $-55^{\circ}$ C to  $+125^{\circ}$ C. The AD517S is also available with processing to the requirements of MIL-STD-883, Level B.

# PRODUCT HIGHLIGHTS

- 1. Offset voltage is 100% tested and guaranteed on all models. Testing is performed following a 5 minute warm-up period.
- 2. The AD517 exhibits extremely low input bias currents without sacrificing CMRR (over 100dB) or offset voltage stability.
- 3. The AD517 inputs are protected (to  $\pm V_S$ ), preventing offset voltage and bias current degradation due to reverse breakdown of the input transistors.
- Internal compensation is provided, eliminating the need for additional components (often required by high accuracy IC op amps).
- 5. The AD517 can directly replace 725, 108, and AD510 amplifiers. In addition, it can replace 741-type amplifiers if the offset-nulling potentiometer is removed.
- 6. Thermally-balanced layout insures high open-loop gain independent of thermal gradients induced by output loading, offset nulling, and power supply variations.

AD517

# **SPECIFICATIONS** (typical @ +25°C and ±15V dc unless otherwise noted)

MODEL	AD517J	AD517K	AD517L	AD517S <sup>1</sup>
OPEN LOOP GAIN				
$V_{O} = \pm 10V, R_{L} \ge 2k\Omega$	10 <sup>6</sup> min	*	•	•
T <sub>min</sub> to T <sub>max</sub>	500,000 min	* *	•	250,000
OUTPUT CHARACTERISTICS	····			······································
Voltage @ $R_1 \ge 2k\Omega$ , $T_{min}$ to $T_{max}$	±10V min	*	•	*
Load Capacitance	1000pF	+	•	*
Output Current	10mA min	•	*	*
Short Circuit Current	25mA	•	•	*
FREQUENCY RESPONSE				· · · · · · · · · · · · · · · · · · ·
Unity Gain, Small Signal	250kHz	•	<ul> <li>*</li> </ul>	*
Full Power Response	1.5kHz	+	*	<ul> <li>▲</li> </ul>
Slew Rate, Unity Gain	0.10V/µs	*	♦ 10	*
INPUT OFFSET VOLTAGE				
Initial Offset, $R_c \leq 10k\Omega$	150µV max	75μV max	50µV max	**
vs. Temp., T <sub>min</sub> to T <sub>max</sub>	$3.0\mu V/^{\circ}C \max$	$1.8\mu V/^{\circ}C max$	1.3µV/°C max	**
vs. Supply	$25\mu V/V max$	$10\mu V/V max$	**	**
(T <sub>min</sub> to T <sub>max</sub> )	$40\mu V/V \max$	15μV/V max	**	20µV/V max
INPUT OFFSET CURRENT			-	
Initial	1nA max	0.75nA max	0.25nA max	**
T <sub>min</sub> to T <sub>max</sub>	1.5nA max	1.25nA max	0.4nA max	2nA max
		<u> </u>		· · · · · · · · · · · · · · · · · · ·
InPUT BIAS CORRENT	5nA max	2nd max	In A max	**
T to $T$	8nA max	3 5nA max	1 5nA max	10nA max
$min = 10^{1} max$	$\pm 20 \text{ pA/}^{\circ}\text{C}$	$\pm 10 \text{ pA/}^{\circ}\text{C}$	$\pm 4nA^{\prime}C$	**
min to max			······	
INPUT IMPEDANCE			• •	**
Differential	15M12111.5pF	20M32111.5pF	*	*
	2.0010 32		· · · · · · · · · · · · · · · · · · ·	
INPUŢ NOISE				
Voltage, 0.1Hz to 10Hz	2µV р-р	•	*	*
f = 10Hz	35nV/\/Hz	*	•	*
f = 100Hz	$25 \text{ nV}/\sqrt{\text{Hz}}$		*	*
I = I K H Z	$20 \text{ nV}/\sqrt{\text{Hz}}$	*	*	*
f = 100 Hz	0.03pA/VHZ	•	•	*
f = 100Hz	$0.03 \text{pA}/\sqrt{\text{Hz}}$	*	. <b>*</b>	*
	0.05 pra v 112			
INPUT VOLTAGE RANGE			•	*
Differential or Common Mode max Safe	±V <sub>S</sub>		**	**
Common Mode Rejection, $v_{in} = \pm 10v$	94dB min 94dB min	100dB min	**	**
Common Mode Rejection, 1 <sub>min</sub> to 1 <sub>max</sub>				
POWER SUPPLY				
Rated Performance	±15V	T.	*	+(5 += 22)37
Operating	$\pm (5 \text{ to } 18)V$	2. 4	**	±(5 to 22)V
Current, Quiescent	4mA max	omA max		
TEMPERATURE RANGE				· ·
Operating Rated Performance	$0 \text{ to } +70^{\circ}\text{C}$	*	*	-55°C to +125°C
Storage	-65°C to +150°C	<b>#</b>	<b>*</b>	<b>▼</b> ,
PACKAGE OPTION: <sup>2</sup> TO-99 Style (H08B)	AD517JH	AD517KH	AD517LH	AD517SH

NOTES

\*Specifications same as AD517J \*\*Specifications same as AD517K

<sup>1</sup> The AD517S is available processed and screened to the requirements of MIL-STD-883, Level B. <sup>2</sup> See Section 20 for package outline information.

Specifications subject to change without notice.



Small-Signal Gain vs. Frequency



Input Bias Current vs. Temperature



CMRR vs. Frequency

# **Typical Performance Curves**



Open-Loop Gain vs. Load Resistance



Untrimmed Offset Voltage vs. Temperature





OPERATIONAL AMPLIFIERS VOL. 1, 4-59



Maximum Undistorted Output vs. Frequency (Distortion  $\leq 1\%$ )



Input Current vs. Differential Input Voltage



Total Input Noise Voltage vs. Frequency

Output Voltage vs. Load Resistance



Warm-Up Offset Voltage Drift



Low Frequency Voltage Noise (0.1 to 10Hz)

# Applying the AD517

### **NULLING THE AD517**

The internally-trimmed offset voltage of the AD517 will be low enough for most circuits without further nulling. However, in high precision applications, the AD517 may be nulled using either of the following methods:

Figure 1A shows a simple circuit using a  $10k\Omega$ , ten-turn potentiometer. This circuit allows nulling to within several microvolts.

The circuit of Figure 1B is recommended in applications where nulling to within  $1\mu V$  is desired. This circuit has the advantage that potentiometer instability effects are reduced by a factor of ten. Values of  $R_1'$  and  $R_2'$  are calculated as follows:

- 1. Null the offset to zero using a standard 10k pot, as shown in Figure 1A.
- 2. Measure pot halves R1 and R2.
- 3. Calculate:

$$R_1' = \frac{R_1 \times 50k\Omega}{50k\Omega - R_1} \qquad R_2' = \frac{R_2 \times 50k\Omega}{50k\Omega - R_2}$$

- Replace the pot with R<sub>1</sub>' and R<sub>2</sub>' using the closest value 1% metal film resistors.
- 5. Use a 100k, ten-turn pot for  $R_p$  to complete the nulling.





B. High Precision

Figure 1. Nulling Circuits

# AN INSTRUMENT INPUT AMPLIFIER USING THE AD517L The circuit shown in Figure 2 represents a typical input stage for laboratory instruments and panel meters. The amplifier is non-inverting and offers selectable gains from 1 to 1000 in decade steps.



Figure 2. Stable Instrument Input Amplifier

Input impedance of this amplifier is 10 megohms, determined by resistor  $R_1$ . The offset nulling network comprised of  $R_3$ ,  $R_4$  and  $R_5$  is the same one described earlier. If a less precise adjustment can be tolerated, a single 10k potentiometer can be substituted for  $R_3$ ,  $R_4$  and  $R_5$ .

Gain switching is accomplished in the feedback network. The divider consisting of  $R_{10}$ ,  $R_{11}$ ,  $R_{12}$  and  $R_{13}$  determines the gain by dividing the output and returning it to the inverting input of the amplifier. The ratio tolerances of these resistors uniquely determine the gain of the amplifier. The impedance seen by the inverting input is held constant at 10k ohms by  $R_6$ ,  $R_7$   $R_8$  or  $R_9$  depending on the gain selected. Since input bias currents flow through equal resistances, the offset voltages produced will cancel each other. The input offset currents will produce an insignificant offset voltage on the order of 1 microvolt. If this offset is nulled out at the highest gain selected, it will be nulled on all ranges.

The AD517 offers excellent temperature stability in this circuit. Once the offset has been zeroed, the error produced by offset current drift will remain quite low due to the extremely low offset current drift of the AD517. A FET-input op amp would not work well in this application, since the input offset currents would double for each  $10^{\circ}$ C increase in temperature, soon exceeding the input offset currents of the AD517.



# Low Cost, High Speed, IC Operational Amplifier

AD518

# FEATURES

Low Cost High Slew Rate: 70V/µs Wide Bandwidth: 12MHz 60° Phase Margin (At Unity Gain Crossover) Drives 300pF Load Guaranteed Low Offset Drift: 15µV/°C Max (AD518K) Pin Compatible With 118-Type Op Amp Series MIL-STD-883 Availability



# **PRODUCT DESCRIPTION**

The AD518J, AD518K, and AD518S are high speed precision monolithic operational amplifiers designed for applications where slew rate and wide bandwidth are required, but low cost and ease of use are essential. The devices are internally compensated for unity gain applications with a  $60^{\circ}$  phase margin to insure stability, a minimum unity gain slew rate of  $50V/\mu$ s, and a typical bandwidth of 12MHz. In addition, in inverting applications external feedforward compensation may be added to increase the slew rate to over  $100V/\mu$ s, and nearly double the bandwidth. If desired, settling time to 0.1% can be reduced to under  $1\mu$ s with a single external capacitor.

The AD518's dc performance is consistent with its precision dynamic characteristics. The devices feature offset voltages below 2mV, maximum offset drifts of  $15\mu V/^{\circ}C$ , and offset currents below 50nA max.

The high slew rate, fast settling time, ease of use, and low cost of the AD518 make it ideal for use with D/A and A/D converters, as well as active filters, sample-and-hold circuits, and as a general purpose, fast, wideband amplifier. The AD518 is supplied in the TO-99 package. The AD518J and AD518K are specified for operation over the 0 to  $+70^{\circ}$ C temperature range; the AD518S for operation from  $-55^{\circ}$ C to  $+125^{\circ}$ C.

# **PRODUCT HIGHLIGHTS**

- 1. The AD518 offers the user high speed performance and flexibility previously unavailable at low cost .....
  - Internal compensation for unity gain applications
  - Capability to increase slew rate to over 100V/µs and double the bandwidth by an external feedforward technique
  - Capability to reduce settling time to under 1µs to 0.1% with a single external capacitor
  - Differential input capability
- 2. The phase margin of the AD518, uncompensated at the unity gain crossover frequency, is 60°, providing unconditional stability for all conditions. This conservative phase margin represents a clear improvement over that of the 118 series IC op amps currently available.
- 3. The static performance of the AD518 is consistent with its excellent dynamic performance, providing offset voltage drift under  $15\mu V/^{\circ}C$ , CMRR of 80dB, and offset current below 50nA.

# **SPECIFICATIONS**

(typical @  $+25^{\circ}$ C and VS =  $\pm 15$ V dc unless otherwise specified)

PARAMETER	AD518J	AD518K	AD518S
OPEN LOOP GAIN		· · · · · · · · · · · · · · · · · · ·	
$R_L \ge 2k\Omega, V_O = \pm 10V$	25,000 min (100,000 typ)	50,000 min (100,000 typ)	50,000 min (100,000 typ)
$  T_A = \min to max $	20,000 min	25,000 min	25,000 min
OUTPUT CHARACTERISTICS			
Voltage <b>(a)</b> $R_L \ge 2k\Omega$ , $T_A = \min$ to max	±12V min (±13V typ)	•	•
Current $@V_0 = \pm 10V$	±10mA	•	•
Short Circuit Current	25mA	*	*
FREQUENCY RESPONSE			•
Unity Gain, Small Signal	12MHz	•	•
Slew Rate, Unity Gain	50V/µs min (70V/µs typ)		•
Settling Time to 0.1%			
(Single Capacitor Compensation)	800ns	•	•
Phase Margin, Uncompensated at Unity	•		
Gain Crossover Frequency	60°		
INPUT OFFSET VOLTAGE			
Initial, $R_S \leq 10k\Omega$	10mV max (4mV typ)	4mV max (2mV typ)	4mV max (2mV typ)
@ T <sub>A</sub> = min to max	15mV max	6mV max	6mV max
Avg vs. Temp, TA = min to max	10µV/°C	15µV/°C max (5µV/°C typ)	20μV/°C max (10μV/°C typ)
Avg vs. Supply, $T_A = \min to \max$	65dB min (80dB typ)	80dB min (90dB typ)	80dB min (90dB typ)
INPUT BIAS CURRENT			
Initial	500nA max (120nA typ)	250nA max (120nA typ)	250nA max (120nA typ)
$ T_A = min to max $	750nA max	400nA max	400nA max
INPUT OFFSET CURRENT	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
Initial	200nA max (30nA typ)	50nA max (6nA typ)	50nA max (6nA typ)
$  T_{A} = min to max $	300nA max	100nA max	100nA max
INPUT IMPEDANCE			
Differential	0.5MΩ min (3.0MΩ typ)	•	•
INPUT VOLTAGE RANGE <sup>1</sup>	······································		
Common Mode, max safe	±Vs	•	•
Operating, $V_S = \pm 15V$	±11.5V	•	•
Common Mode Rejection Ratio	70dB min (100dB typ)	80dB min (100dB typ)	80dB min (100dB typ)
POWER SUPPLY			
Rated Performance	±15V	•	•
Operating	±(5 to 20)V	•	•
Current, Quiescent	10mA max (5mA typ)	7mA max (5mA typ)	7mA max (5mA typ)
TEMPERATURE RANGE			
Rated Performance	0 to +70°C	▲ 4	-55°C to +125°C
Storage	-65°C to +150°C	•	•
PACKAGE OPTION: <sup>2</sup> TO-99 Style (H08A)	AD518JH	AD518KH	AD518SH

NOTES <sup>1</sup>The inputs are shunt with back-to-back diodes; if the differential input exceeds ±1 volt, a resistor should be used to limit the input current to 10mA. <sup>3</sup>See Section 20 for package outline information.

\*Specifications same as AD518J. Specifications subject to change without notice.

# **STABILITY & PHASE MARGIN**

Perhaps one of the most meaningful ways to express the relative stability of a closed loop amplifier is in terms of phase margin. Phase margin is measured at that frequency where the open loop gain of the amplifier becomes unity or OdB. It is the additional amount of phase shift that, if introduced in the loop, would make the loop unstable.

At very low frequencies the gain of most operational amplifiers is generally large. Moreover, the amplifier output signal is very nearly in phase with the differential input signal. This output is, therefore, nearly  $180^\circ$  out of phase with the feedback signal applied to the inverting input. At sufficiently high frequencies the gain of the amplifier begins to decrease as a function of frequency, with the resulting consequence of a lagging phase characteristic. That is, as the gain falls with increasing frequency, the phase of the output signal at a given frequency will lag the phase of the input signal. The phase shift depends most critically on the slope of the gain curve with respect to the logarithm of the frequency at the frequency where the phase is measured. If the gain changes more rapidly than 12dB/octave over a substantial frequency range, the minimum resulting phase shift may exceed  $180^\circ$ .

To insure amplifier stability, it is necessary that the phase shift near the unity gain frequency (12MHz in the AD518) is less than  $180^{\circ}$ . Moreover, it is generally required that the phase shift be substantially below the critical stability point to insure proper system performance. If the unity gain phase shift approaches  $180^{\circ}$ , the system will be on the verge of oscillation. As a result, there will be a large peak in the closed loop response near the unity loop gain frequency. This sharply peaked frequency response generally causes an undesirable small signal transient response with a poorly damped overshoot.

The term *phase margin* refers to the difference between  $180^{\circ}$  and the actual frequency-dependent phase shift at the system unity gain frequency. It is the margin between the actual system phase shift and the critical phase shift at which oscillation will occur. Not only does it indicate the relative immunity to oscillation, but it also gives some indication about the peaking and overshoot that can be expected.

The simple pole or frequency response of a single R-C network has a gain slope of 6dB/octave. This response has an associated phase shift which is asymptotic to  $-90^{\circ}$ . Linear systems which are dominated by this characteristic in their open loop response are stable. They show no overshoot or ringing in their small signal transient response. Additional poles, either above or below the unity loop gain frequency, will add phase shift. As phase shift increases up to a lagging phase of about 120°, representing a 60° phase margin, little or no peaking will result. As the unity gain phase shift increases, peaking becomes more and more evident. For example, as the phase shift reaches 160° (20° of phase margin), between 9 and 10dB of peaking will occur.

The AD518 has been designed for a  $60^{\circ}$  phase margin at the unity gain crossover frequency, for absolute stability and absence of ringing and overshoot. (Note the transient response of the AD518 in Figure 1.) Note also in Figure 2 that the phase shift at 12MHz, the unity gain crossover frequency, is  $120^{\circ}$ , representing  $60^{\circ}$  of phase margin.



Figure 1. Transient Response of the AD518



Figure 2. Amplitude and Phase Response of the AD518

# THE FLEXIBILITY OF THE AD518

MINIMUM SETTLING TIME APPLICATIONS For applications where a minimum settling time is desired, the settling time of the AD518 may be reduced significantly by employing the compensation scheme suggested in Figure 3.



Figure 3. Minimum Settling Time Compensation

Using the  $0.1\mu$ F capacitor from Pin 5 to V+ (Pin 7), the settling time to 0.1% is reduced from  $2\mu$ s to 800ns.

# HIGHER BANDWIDTH OR

HIGHER SLEW RATE APPLICATIONS For applications where higher bandwidth is desired, the bandwidth of the AD518 may be increased to nearly 25MHz by using the feedforward technique shown in

Figure 4.



Figure 4. High Bandwidth Configuration

For applications where higher slew rate is desired, the slew rate of the AD518 may be nearly doubled using the technique shown in Figure 5.



Figure 5. High Slew Rate Configuration

Note that the techniques of Figures 4 and 5 may be used in conjunction with each other to both double the bandwidth to 25MHz and increase the slew rate to  $100-140V/\mu s$ .

### **USING THE AD518**

The connection scheme employed when using the AD518 is considerably more important than for low frequency, general purpose amplifiers. The primary purpose of the 0.1 $\mu$ F bypass capacitors shown in Figure 6 is to convert the distributed high frequency ground to a lumped single point (the V+ point). The V+ to V-0.1 $\mu$ F capacitor equalizes the supply grounds, while the  $0.1\mu$ F capacitor from V+ to signal ground should be returned to signal common. This signal common, which is bypassed to pin 7, is defined as that point at which the input signal source, the feedback network, and the return side of the load are joined to the power common.

When using the AD518, this decoupling configuration should be used in conjunction with the configuration of Figures 3, 4 and 5, depending on the specific application.

Note that the diagram shows each individual capacitor directly connected to the appropriate terminal. In addition, it is suggested that all connections be made short and direct, and as physically close to the can as possible, so that the length of any conducting path shared by external components will be minimized.





### **NULLING THE AD518**



# OTHER IC HIGH SPEED AMPLIFIERS AVAILABLE

- AD507 35MHz Gain Bandwidth Slew Rate of 25V/µs min Bias Current of 15nA max Offset Voltage Drift of 15µV/°C max
- AD509 Settles to 0.01% in 1µs Settles to 0.1% in 200ns Slew Rate of 100V/µs min



# High Accuracy, Low Cost, FET-Input Operational Amplifier

# AD540

OUTPUT

DFFSET NULL

# AD540 FUNCTIONAL BLOCK DIAGRAM

FEATURES Low Cost Low I<sub>b</sub>: 25pA max (K) Low V<sub>OS</sub>: 20mV max (K) Low V<sub>OS</sub> Drift:  $25\mu$ V/°C max (K) High Differential Input Voltage Capability:  $\pm$ 20V

### **PRODUCT DESCRIPTION**

The AD540 is the lowest cost, high accuracy FET-input op amp available which provides the user with low bias currents, high overall performance, and accurately specified predictable operation. The device offers maximum bias currents as low as 25pA, offset voltages below 20mV, maximum offset voltage drift below  $25\mu V/^{\circ}C$  and a minimum gain of 50,000.

All devices are free from latchup and are short-circuit protected. No external compensation is required as the internal 6dB/octave roll-off provides stability in closed loop applications.

The AD540 is suggested for all FET-input amplifier requirements where low cost is of prime importance. Its performance is comparable to modular FET op amps, but its IC construction reduces the price significantly below that of modules.

All versions of the AD540 are supplied in the hermeticallyscaled, 8-pin, TO-99 package. The AD540J and AD540K are specified for 0 to  $+70^{\circ}$ C applications, while the AD540S is offered for operation over the full military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

### PRODUCT HIGHLIGHTS

OFFSE1

2

INVERTING

NONINVERTIN

1. The AD540 op amp meets specified input bias current and offset voltage values after full warm-up. Conventional high speed IC testing does not allow for self-heating of the chip due to internal power dissipation under operating conditions.

TO-99 TOP VIEW

- The bias currents of the AD540 are specified as a maximum for either input. Conventional IC FET op amps generally specify bias currents as the average of the two input currents.
- Unlike many FET-input op amps, the AD540 allows a maximum differential input voltage of ±20V dc. Standard "bootstrapped" FET-input op amps permit maximum differential input voltages of only about ±3V.
- 4. Offset nulling of the AD540 is accomplished without affecting the operating current of the FET's and results in relatively small changes in temperature drift characteristics. The additional drift induced by nulling is only  $\pm 2.0\mu V/^{\circ}C$  per millivolt of nulled offset, compared to several times this for other IC FET op amps.
- 5. The gain of the AD540 is measured with the offset voltage nulled. Nulling a FET-input op amp can cause the gain to decrease below its specified limit. The gain of the AD540 is fully guaranteed with the offset voltage both nulled and unnulled.

# **SPECIFICATIONS** (typical @ +25°C and $V_S = \pm 15V dc$ unless otherwise specified)

MODEL	AD540J	AD540K	AD540S
OPEN LOOP GAIN <sup>1</sup>	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
$V_{out} = \pm 10V, R_{\rm I} \ge 2k\Omega$	20,000 min	50.000 min	** .
$T_A = min to max$	15,000 min	25,000 min	**
OUTPUT CHARACTERISTICS			
Voltage @ $R_L = 2k\Omega$ , $T_A = min$ to max	±10V min (±13V typ)	*	*
Voltage @ $R_L = 10k\Omega$ , $T_A = min$ to max	±12V min (±14V typ)	*	•
Short Circuit Current	25mA	*	*
FREQUENCY RESPONSE			
Unity Gain, Small Signal	1.0MHz	<b>*</b>	•
Full Power Response	100kHz	*	<b>*</b>
Slew Rate, Unity Gain	6.0V/µs	*	*
INPUT OFFSET VOLTAGE <sup>2</sup>	50mV max	20mV max	**
vs. Temperature	75μV/°C max	25μV/°C max	50μV/°C max
vs. Supply, T <sub>A</sub> = min to max	$400\mu V/V \max$	300µV/V max	**
INPUT BIAS CURRENT		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
Either Input <sup>3</sup>	50pA max	25pA max	**
INPUT IMPEDANCE	· · · · · · · · · · · · · · · · · · ·		
Differential	$10^{10} \Omega \ 2 pF$	*	*
Common Mode	$10^{11}\Omega \ 2pF$	• .	*
INPUT VOLTAGE RANGE			<u></u>
Differential <sup>4</sup>	±20V	•	*
Common Mode	±10V min (±12V typ)	•	*
Common Mode Rejection, V <sub>in</sub> = ±10V	70dB min		*
POWER SUPPLY	······································		
Rated Performance	±15V		*
Operating	±(5 to 18)V	*	*
Quiescent Current	7mA max (3mA typ)	*	*
TEMPERATURE RANGE			
Operating, Rated Performance	0 to +70°C	•	-55°C to +125°C
Storage	-65°C to +150°C	*	*
PACKAGE OPTIONS: <sup>5</sup> TO-99 Style (H08B)	AD540JH	AD540KH	AD540SH

NOTES: <sup>1</sup> Open Loop Gain is specified with VOS both nulled and unnulled. <sup>2</sup> Input Offset Voltage specifications are guaranteed after 5 minutes

of operation at  $T_A = +25^{\circ}C$ . <sup>3</sup> Bias Current specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}C$ . For higher temperatures, the current doubles every 10°C.

<sup>4</sup>Defined as voltage between inputs, such that neither exceeds ±10V from ground.

<sup>8</sup>See Section 20 for package outline information.

\* Specifications same as AD540J. \*\* Specifications same as AD540K.

Specifications subject to change without notice.



Standard Offset Nulling Circuit

# Applying the AD540

# **APPLYING THE AD540**

The AD540 is especially designed for low cost applications involving the measurement of low level currents or small voltages from high impedance sources in which bias current can be a primary source of error. Input bias current contributes to error in two ways: (1) in current measuring configurations the bias current limits the resolution of a current signal; (2) the bias current produces a voltage offset which is proportional to the value of input resistance (in the case of an inverting configuration) or source impedance (when the non-inverting "buffer" connection is used). The AD540 FET-input operational amplifier is, therefore, of use where small currents are to be measured or where relatively low voltage drift is necessary despite large values of source resistance.

# APPLICATIONS CONSIDERATIONS

BIAS CURRENTS. Most IC FET op amp manufacturers specify maximum bias currents as the value immediately after turn-on. Since FET bias currents double every  $10^{\circ}$  C and since most FET op amps have case temperature increases of  $15^{\circ}$  C to  $20^{\circ}$ C above ambient, initial "maximum" readings may be only ¼ of the true warmed-up value. Furthermore, most IC FET op amp manufacturers specify I<sub>b</sub> as the average of both input currents, sometimes resulting in twice the maximum bias current appearing at the input being used. The total result is that 8X the expected bias current may appear at either input terminal in a warmed-up operating unit.

The AD540 specifies maximum bias current at either input after warm-up, thus giving the user the values he expected.

IMPROVING BIAS CURRENT BEYOND GUARANTEED VALUES. Bias currents can be substantially reduced in the AD540 by decreasing the junction temperature of the devices. One technique to accomplish this is to reduce the operating supply voltage. This procedure will decrease the power dissipation of the device, which will in turn result in a lower junction temperature and lower bias currents. The supply voltage effect on bias current is shown in Figure 1.



Figure 1. Normalized Bias Current vs. Supply Voltage

Operation of the AD540K at  $\pm$ 5V reduces the warmed-up bias current by 70% to a typical value of 8pA.

A second technique is the use of a suitable heat sink. Wakefield Engineering Series 200 heat sinks were selected to demonstrate this effect. The characteristic bias current vs. case temperature above ambient is shown in Figure 2. Bias current has been normalized with unity representing the 25°C free air reading. Note that the use of the Model 209 heat sink reduces warmed-up bias current by 60% to 10pA in the AD540K.



Figure 2. Normalized Bias Current vs. Case Temperature

Both of these techniques may be used together for obtaining lower bias currents. Remember that loading the output can also affect the power dissipation.



Figure 3. Input Bias Current vs. Temperature



Figure 4. Bias Current vs. Common Mode Voltage

INPUT CONSIDERATIONS. Unlike some FET-input operational amplifiers, the AD540 accommodates differential input voltages of up to  $\pm 20V$ ....without any degradation in bias current. In certain time-dependent applications, such as charge amplifiers and integrators, large differential input voltages temporarily occur which may exceed the rated value of a typical FET op amp (approximately  $\pm 3V$  differential).

# **OPERATIONAL AMPLIFIERS VOL. 1, 4–69**

By utilizing un-bootstrapped FET's at the inputs, the AD540 assures the user of expected performance at large differential input voltages....without the use of protective diodes or resistors.

OFFSET VOLTAGE DRIFT. Most commercially available IC FET op amps are nulled by adjusting the FET operating currents, causing the offset voltage temperature coefficients to vary 3 to  $6\mu V/^{\circ}$ C per millivolt of offset nulled. Thus a conventional FET op amp with 20mV initial offset, when nulled may display an additional offset drift of 60 to  $120\mu V/^{\circ}$ C, in addition to its nulled value.

The AD540 achieves nulling without disturbing the operating currents of the FET's, thus allowing a substantial reduction in drift. Figure 5 graphically displays the offset drift performance of the AD540, nulled and unnulled. As can be seen, nulling the device can result in either positive or negative offset drifts given by the slope  $\Delta V_{OS}/\Delta T$ . The nulled curves represent the maximum changes in drift, indicating performance considerably better than many other IC FET op amps which null  $V_{OS}$  by varying the operating currents of the FET's.



Figure 5. Vos vs. Temperature

NOISE PERFORMANCE. The noise spectral density vs. frequency for the AD540 is given in Figure 6. The curve shows approximately  $300nV/\sqrt{Hz}$  at 10Hz, declining in a 1/f fashion (1/f for power,  $1/\sqrt{f}$  for voltage) to approximately  $12nV/\sqrt{Hz}$  at higher frequencies.

Current noise in the AD540 is approximately  $0.001pA/\sqrt{Hz}$  at low frequencies. Above 300Hz, the current noise generated by the op amp increases at a 3dB/octave rate, determined by  $\omega e_n C_{in}$ , where  $e_n$  = spectral noise density and  $C_{in}$  = input capacitance. In most practical applications, the current noise from source or feedback resistors will be larger than the low frequency current noise from the amplifier.

At high frequencies, the total circuit current noise is equal to  $\omega e_n C$ , where C is the sum of all input and feedback capacitors. In well-shielded circuits, C is usually 10 to 100pF, so that the  $\omega e_n C$  can be a significant factor. Thus the user should attempt to minimize C.



Figure 6. Noise Spectral Density vs. Frequency

DYNAMIC PERFORMANCE. The AD540 is internally compensated to achieve a -3dB bandwidth of 1MHz (see Figure 7). At unity gain the full power bandwidth is 50kHz minimum, and typically 100kHz. Slew rates are  $3V/\mu s$  minimum and  $6V/\mu s$  typical (see Figure 8 and Figure 9).



Figure 7. Small Signal Gain vs. Frequency



Figure 8. Voltage Follower Step Response





VOL. 1, 4-70 OPERATIONAL AMPLIFIERS



# Precision Low Cost BIFET Op Amp

AD542

# FEATURES

Low Bias Current: 25pA max, warmed-up (AD542K,L), 50pA max (AD542J) Low Offset Voltage: 0.5mV max (AD542L), 1.0mV max (AD542K) Low Offset Voltage Drift: 5μV/°C max (AD542L), 10μV/°C max (AD542K) 20μV/°C max (AD542J) Low Quiescent Current: 1.5mA max Low Price

# AD542 FUNCTIONAL BLOCK DIAGRAM



TOP VIEW

### **PRODUCT DESCRIPTION**

The AD542 is a precision, monolithic FET-input operational amplifier fabricated with the most advanced BIFET and laser trimming technologies. The AD542 offers bias currents significantly lower than currently available BIFET devices: 25pA max, warmed-up for the AD542K and L, 50pA max for the AD542J. In addition, the offset voltage is laser trimmed to less than 0.5mV on the AD542L and 1.0mV on the AD542K utilizing Analog's exclusive laser-wafer-trimming (LWT) process. When combined with the AD542's low offset voltage drift  $(5\mu V)^{\circ}$ C max for "L",  $10\mu V/^{\circ}$ C max for "K"), these features offer the user IC performance truly superior to existing BIFET op amps – and at low, BIFET pricing.

The key to BI-FET technology is the ion-implanted JFET. Ion-implantation (as opposed to diffusion) permits the fabrication of precision, matched JFETs on a monolithic bipolar chip. Analog Devices optimizes the BIFET process to produce bias currents lower than other popular BIFET op amps and specifies each device for the maximum value at either input in the fully warmed-up condition. Additional benefits of this optimization include low voltage noise ( $2\mu V p$ -p, 0.1 - 10Hz), and low quiescent current.

The AD542 is recommended for any operational amplifier application requiring excellent dc performance at low and moderate costs. Precision instrument front ends requiring accurate amplification of millivolt level signals from megohm source impedances will benefit from the device's excellent combination of low offset voltage and drift, low bias current and low 1/f noise. High common mode rejection (80dB, min on the "K" and "L" versions) and high open-loop gain—even under heavy loading—ensures better than "12-bit" linearity in high impedance buffer applications. Additionally, bandwidth and slew rate are much increased over presently available precision, bipolar op amps.

The AD542 is available in three versions: the "J", "K" and "L", all specified over the 0 to  $+70^{\circ}$ C temperature range and one version, "S", over the  $-55^{\circ}$ C to  $+125^{\circ}$ C military operating temperature range. All devices are packaged in the hermetically-sealed, TO-99 metal can.

# PRODUCT HIGHLIGHTS

- 1. Improved BIFET processing on the AD542 results in the lowest bias current available in a BIFET op amp.
- Analog Devices, unlike some manufacturers, specifies each device for the maximum bias current at either input in the warmed-up condition, thus assuring the user that the AD542 will meet its published specifications in actual use.
- Laser-wafer-trimming reduces offset voltage to as low as 0.5mV max (AD542L), thus eliminating the need for external nulling in many situations.
- 4. If offset nulling is required, the additional offset voltage drift induced will be minimal. (Offset voltage drift can increase an additional  $3\mu V/^{\circ}C$  per mV of offset nulled.)
- 5. Low voltage noise  $(2\mu V, p-p)$ , and low offset voltage drift enhance the AD542's performance as a precision op amp.
- 6. The 1.5mA max quiescent current enables the device to be used in numerous portable applications where low battery drain is essential. This is achieved without sacrificing open loop gain or the ability to drive up to a 10mA load.

# **SPECIFICATIONS** (typical @ +25°C and $V_S = \pm 15V$ dc unless otherwise specified)

MODEL	AD542J	AD542K	AD542L	AD542SH (AD542SH/883B) <sup>1</sup>
OPEN LOOP GAIN <sup>2</sup>				
$V_{out} = \pm 10V, R_L \ge 2k\Omega$	100.000 min	250,000 min	••	<b>**</b> · · · ·
$T_A = \min to \max$	100.000 min	250,000 min	**	**
OUTPUT CHARACTERISTICS				
Voltage @ $B_1 = 2k\Omega$ T <sub>1</sub> = min to max	+10V min (+12V typ)		•	*
Voltage @ $R_1 = 10k\Omega$ T <sub>4</sub> = min to max	$\pm 12V \min(\pm 12V typ)$	•	*	•
Short Circuit Current	25mA	•	•	•
FREQUENCY RESPONSE				· · · · · · · · · · · · · · · · · · ·
Unity Gain Small Signal	1.0MHz	•		•
Full Power Response	50kHz	•	•	•
Slew Rate. Unity Gain	3.0V/µs	*	•	•
INPUT OFFSET VOLTAGE <sup>3</sup>	2.0mV max	1.0mV max	0.5mV max	**
vs Temperature	$20\mu V/^{\circ}Cmax$	$10\mu V/^{\circ}C$ max	$5\mu V/^{\circ} C max$	$15\mu V/^{\circ}C$ max
vs. Supply, $T_A = \min to \max$	$200\mu V/V max$	$100\mu V/V max$	** ,	**
INPUT BIAS CURRENT		· · · ·		<u> </u>
Either Input <sup>4</sup>	50pA max	25pA max	**	**
Input Offset Current	5pA	2pA	**	**
INPUT IMPEDANCE				
Differential	$10^{12}\Omega    6 \mathrm{pF}$	•	•	•
Common Mode	$10^{12}\Omega \ 6pF$	•	•	•
INPUT VOLTAGE RANGE				
Differential <sup>5</sup>	±20V	<ul> <li>• .</li> </ul>	•	•
Common Mode	±10V min (±12V tvp)	•	•	•
Common Mode Rejection, V <sub>in</sub> =±10V	76dB min	80dB min	**	**
POWER SUPPLY	· · · · · · · · · · · · · · · · · · ·		· · · · ·	· · ·
Rated Performance	±15V	•	•	•
Operating	±(5 to 18)V	*	•	•
Quiescent Current	1.5mA max	•	•	•
VOLTAGE NOISE				
0.1-10Hz	2μV p-p	•	•	•
10Hz	70nV/√Hz	•	•	•
100Hz	45nV/√Hz	•	•	•
1kHz	30nV/√Hz	•	•	•
10kHz	$25 nV / \sqrt{Hz}$	•	•	•
TEMPERATURE RANGE				
Operating, Rated Performance	0 to +70°C	*	•	-55 to +125°C
Storage	-65 to +150°C	•	*	*
PACKAGE OPTION:6 TO-99 Style (1108B)	AD5421H	AD542KH	AD542LH	AD542SH

NOTES:

<sup>1</sup> The AD542SH/883B is an AD542SH which is inspected and processed to the requirements of MIL-STD-883, Level B.

Open Loop Gain is specified with VOS both nulled and unnulled.
 Input Offset Voltage specifications are guaranteed after 5 minutes of operation at T<sub>A</sub> = +25°C.
 Bias Current specifications are guaranteed maximum at either

input after 5 minutes of operation at  $T_A = +25^{\circ}C$ . For higher temperatures, the current doubles every  $10^{\circ}C$ .

<sup>5</sup>Defined as voltage between inputs, such that neither exceeds ±10V from ground.

<sup>6</sup> See Section 20 for package outline information.

\*Specifications same as AD542J. \*\*Specifications same as AD542K.

Specifications subject to change without notice.



**OPERATIONAL AMPLIFIERS VOL. 1, 4-73** 

125

125

10M



Figure 13. Common Mode Rejection vs. Frequency



Figure 16. Total Harmonic Distortion vs. Frequency



a. Unity Gain Follower



Figure 21a. Unity Gain Follower Pulse Response (Large Signal)



Figure 22a. Unity Gain Inverter



Figure 14. Large Signal Frequency Response



Figure 17. Input Noise Voltage Spectral Density



Follower b. Follower with Gain = 10 Figure 19, T.H.D. Test Circuits



Figure 21b. Unity Gain Follower Pulse Response (Small Signal)



Figure 22b. Unity Gain Inverter Pulse Response (Large Signal)



Figure 15. Output Settling Time vs. Output Swing and Error (Circuit of Figure 23)



Figure 18. Total Noise vs. Source Resistance



a. Standard Null Circuit b. Null to +V<sub>S</sub> Figure 20. Offset Voltage Null Circuits



Figure 21c. Unity Gain Follower



Figure 22c. Unity Gain Inverter Pulse Response (Small Signal)



# Figure 23, Settling Time Test Circuit

Fast settling time ( $8\mu$ s to 0.01% for 20V p-p step), low power and low offset voltage make the AD542 an excellent choice for use as an output amplifier for current output D/A converters such as the AD7541.



Figure 24. Settling Characteristic Detail

The upper trace of the oscilloscope photograph of Figure 23 shows the settling characteristic of the AD542. The lower trace represents the input to Figure 22. The AD542 has been designed for fast settling to 0.01%, however, feedback components, circuit layout and circuit design must be carefully considered to obtain optimum settling time.



Figure 25. 0.1Hz to 10Hz Band Pass Filter

The low frequency (1/f) noise has a power spectrum that is inversely proportional to frequency. Typically this noise is not important above 10Hz, but it can be important for low frequency-high gain applications.

The low noise characteristics of the AD542 make it ideal for 1/f noise testing circuits. The circuit of Figure 24 is 0.1Hz to 10Hz band pass filter with second order filter characteristics.

The output impedance of a CMOS DAC varies with the digital word thus changing the noise of the amplifier circuit. This effect will cause a nonlinearity whose magnitude is dependent on the offset voltage of the amplifier. The AD542K with trimmed offset will minimize the effect. The Schottky protection diodes recommended for use with many older CMOS DACs are not required when using the AD542.



Figure 26a. AD542 Used as DAC Output Amplifier

Figure 26a illustrates the AD7541 12-bit digital-to-analog converter, connected for bipolar operation. Since the digital input can accept bipolar numbers and  $V_{REF}$  can accept a bipolar analog input, the circuit can perform a 4-quadrant multiplication.



Figure 26b. Voltage Output DAC Settling Characteristic

The photo above shows the output of the circuit of Figure 26a. The upper trace represents the reference input, and the bottom trace shows the output voltage for a digital input of all ones on the DAC. The 47pF capacitor across the feedback resistor compensates for the DAC output capacitance, and the 150pF load capacitor serves to minimize output glitches.

Low amplifiers or log ratio amplifiers are useful in applications requiring compression of wide-range analog input data, linearization of transducers having exponential outputs, and analog computing, ranging from simple translation of natural relationships in log form (e.g., computing absorbance as the logratio of input currents), to the use of logarithms in facilitating analog computation of terms involving arbitrary exponents and multi-term products and ratios.

The picoamp level input current and low offset voltage of the AD542 make it suitable for wide dynamic range log amplifiers. Figure 22 is a schematic of a log ratio circuit employing the AD542 that can achieve less than 1% conformance error over 5 decades of current input, 1nA to 100 $\mu$ A. For voltage inputs, the dynamic range is typically 50mV to 10V for 1% error, limited on the low end by the amplifiers' input offset voltage.



Figure 27. Log-Ratio Amplifier

The conversion between current (or voltage) input and log output is accomplished by the base emitter junctions of the dual transistor Q1. Assuming Q1 has  $\beta$ >100, which is the case for the specified transistor, the base-emitter voltage on side 1 is to a close approximation:

 $V_{BEA} = kT/q \ln I_1/I_{S1}$ 

This circuit is arranged to take the difference of the  $V_{BE}$ 's of Q1A and Q1B, thus producing an output voltage proportional to the log of the *ratio* of the inputs:

 $V_{OUT} = -K (V_{BE | A} - V_{BE | B}) = - \frac{KkT}{q} (ln I_1/I_{S1} - ln I_2/I_{S2})$ V\_{OUT} = -K kT/q ln I\_1/I\_2

The scaling constant, K is set by R1 and  $R_{TC}$  to about 16, to produce 1V change in output voltage per decade difference in input signals.  $R_{TC}$  is a special resistor with a +3500pm/°C temperature coefficient, which makes K inversely proportional to temperature, compensating for the "T" in kT/q. The logratio transfer characteristic is therefore independent of temperature.

This particular log ratio circuit is free from the dynamic problems that plague many other log circuits. The -3dB bandwidth is 50kHz over the top 3 decades, 100nA to 100 $\mu$ A, and decreases smoothly at lower input levels. This circuit needs no additional frequency compensation for stable operation from input current sources, such as photodiodes, that may have 100pF of shunt capacitance. For larger input capacitances a 20pF integration capacitor around each amplifier will provide a smoother frequency response.

This log ratio amplifier can be readily adjusted for optimum accuracy by following this simple procedure. First, apply V1 = V2 = -10.00V and adjust "Balance" for V<sub>OUT</sub> = 0.00V. Next apply V1 = -10.00V, V2 = -1.00V and adjust gain for V<sub>OUT</sub> = +1.00V. Repeat this procedure until gain and balance readings are within 2mV of ideal values.

The low input bias current (35pA) and low noise characteristics of the AD542 make it suitable for electrometer applications such as photo diode preamplifiers and picoampere current-to-voltage converters. The use of guarding techniques in printed circuit board layout and construction is critical for achieving the ultimate in low leakage performance that the AD542 can deliver. The input guarding scheme shown in Figure 28 will minimize leakage as much as possible; the guard ring should be applied to both sides of the board. The guard ring is connected to a low impedance potential at the same level as the inputs. High impedance signal lines should not be extended for any unnecessary length on a printed circuit; to minimize noise and leakage, they must be carried in rigid shielded cables.



Figure 28. Board Layout for Guarding Inputs with TO-99 Package

# INPUT PROTECTION

The AD542 is guaranteed for a maximum safe input potential equal to the power supply potential. The input stage design also allows differential input voltages of up to  $\pm 0.5$  volts while maintaining the full differential input resistance of  $10^{12}\Omega$ . This makes the AD542 suitable for low speed voltage comparators directly connected to a high impedance source.

Many instrumentation situations, such as flame detectors in gas chromatographs, involve measurement of low level currents from high-voltage sources. In such applications, a sensor fault condition may apply a very high potential to the input of the current-to-voltage converting amplifier. This possibility necessitates some form of input protection. Many electrometer type devices, especially CMOS designs, can require elaborate zener protection schemes which often compromise overall performance. The AD542 requires input protection only if the source is not current-limited, and as such is similar to many JFET-input designs. The failure mode would be overheating from excess current rather than voltage breakdown. If the source is not current-limited, all that is required is a resistor in series with the affected input terminal so that the maximum overload current is 1.0mA (for example,  $100k\Omega$ for a 100 volt overload). This simple scheme will cause no significant reduction in performance and give complete overload protection. Figure 29 shows proper connections.







# High Speed Implanted FET-Input Op Amp

AD544

# FEATURES

Low Bias Current: 25pA max, warmed-up Low Offset Voltage:  $500\mu V max$ Low Offset Voltage Drift:  $5\mu V/^{\circ}C max$ Low Input Voltage Noise:  $2\mu V p$ -p Low Quiescent Current: 2.5mA maxHigh Slew Rate:  $13V/\mu$ s Fast Settling to  $\pm 0.01\%$ :  $3\mu$ s Low Total Harmonic Distortion: 0.0015% at 1kHz

# AD544 FUNCTIONAL BLOCK DIAGRAM



### PRODUCT DESCRIPTION

The AD544 is a high speed monolithic FET-input operational amplifier fabricated with the most advanced bipolar, JFET and laser trimming technologies. The AD544 offers bias currents significantly lower than currently available monolithic FET-input devices: 25pA max, warmed-up for the AD544K and L, 50pA max for the AD544J. In addition, the offset voltage is laser trimmed to less than 0.5mV on the AD544L and 1.0mV on the AD544K utilizing Analog's laser-wafer-trimming (LWT) process. When combined with the AD544's low offset voltage drift  $(5\mu V)^{\circ}$ C max for "L",  $10\mu V \rangle^{\circ}$ C max for "K"), these features offer the user IC performance truly superior to existing FET-input op amps-and at low, monolithic pricing.

The key technology required for monolithic JFET-input op amps is the ion-implanted JFET. Ion-implantation (as opposed to diffusion) permits the fabrication of precision, matched JFET's on a monolithic bipolar chip. Analog Devices optimizes the process to produce bias currents lower than other popular FET-input op amps and specifies each device for the maximum value at either input in the fully warmed-up condition. Additional benefits of this optimization include low voltage noise  $(2\mu V p-p, 0.1-10Hz)$ , and low quiescent current.

The AD544 is recommended for any operational amplifier application requiring excellent ac and dc performance at low cost. The 2MHz bandwidth and low offset of the AD544 make it an excellent choice as an output amplifier for current output D/A Converters such as the AD7541, 12-Bit CMOS DAC. High common mode rejection (80dB, min on the "K" and "L" versions) and open-loop gain ensures better than "12-bit" linearity in high impedance buffer applications.

The AD544 is available in four versions: the "J", "K" and "L" are specified over the 0 to  $+70^{\circ}$ C temperature range and the "S" over the  $-55^{\circ}$ C to  $+125^{\circ}$ C operating temperature range. All devices are packaged in the hermetically-sealed, TO-99 metal can.

### PRODUCT HIGHLIGHTS

- 1. Improved bipolar and JFET processing on the AD544 results in the lowest bias current available in a high speed monolithic FET op amp.
- Analog Devices, unlike some manufacturers, specifies each device for the maximum bias current at either input in the warmed-up condition, thus assuring the user that the AD544 will meet its published specifications in actual use.
- Laser-wafer-trimming reduces offset voltage to as low as 0.5mV max (AD544L), thus eliminating the need for external nulling in many situations.
- 4. If offset nulling is required, the additional offset voltage drift induced will be minimal. (In some devices, offset voltage drift can increase an additional  $3\mu V/^{\circ}C$  per mV of offset nulled.)
- Low voltage noise (2µV, p-p), and low offset voltage drift (5µV/°C) enhance the AD544's performance as a precision op amp.
- The high slew rate (13.0V/µs) and fast settling time to 0.01% (3.0µs) make the AD544 ideal for D/A, A/D, samplehold circuits and high speed integrators.
- 7. Low harmonic distortion (0.0015%) makes the AD544 an ideal choice for audio applications.

# **SPECIFICATIONS** (typical @ +25°C and V<sub>S</sub> = ±15V dc unless otherwise specified)

MODEL	AD544J	AD544K	AD544L	AD544S (AD544SH/883B) <sup>1</sup>
OPEN LOOP GAIN <sup>2</sup>				
$V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	30,000 min	50,000 min	••	**
$T_A = \min to \max R_L = 2k\Omega$	20,000 min	40,000 min	••	· •
OUTPUT CHARACTERISTICS				-
Voltage $\otimes R_1 = 2k\Omega$ , $T_A = \min to max$	±10V min (±12V typ)	•	•	•
Voltage @ $R_L = 10k\Omega$ , $T_A = min$ to max	±12V min (±13V typ)	•	•	•
Short Circuit Current	25mA	•	•	*
FREQUENCY RESPONSE	•			
Unity Gain, Small Signal	2.0MHz	•	•	•
Full Power Response	200kHz	•	•	•
Slew Rate, Unity Gain	13.0V/µs (8.0V/µs min)	• .	• .	•
Total Harmonic Distortion, f = 1kHz	0.0025%	•	•	•
INPUT OFFSET VOLTAGE <sup>3</sup>	2.0mV max	1.0mV max	0.5mV max	**
vs Temperature	$20\mu V/^{\circ}C max$	10µV/°C max	5µV∕°C max	15μV/°C max
vs. Supply, $T_A = min$ to max	200µV/V max	100µV/V max	**	**
INPUT BIAS CURRENT				
Either Input <sup>4</sup>	50pA max (10 tvp)	25pA max (10 typ)	**	**
Input Offset Current	5pA	2pA	**	**
INPUT IMPEDANCE				
Differential	10 <sup>12</sup> Ω  6pF	•	•	•
Common Mode	10 <sup>12</sup> Ω∥3pF	• .	•	•
INPUT VOLTAGE RANGE	· · · · · · · · · · · · · · · · · · ·		· · ·	
Differential <sup>5</sup>	±20V	* •	•	•
Common Mode	±10V min (±12V tvp)	•	•	•
Common Mode Rejection, $V_{IN} = \pm 10V$	74dB min	80dB min	**	· • • •
POWER SUPPLY				
Bated Performance	+15V	•	· •	•
Operating	±(5 to 18)V	*	•	•
Quiescent Current	2.5mA max (1.8mA typ)	•	•	•
VOLTAGE NOISE				· · · · · · · · · · · · · · · · · · ·
0 1-10Hz	24V p-p	•	*	•
10Hz	35nV/s/Hz	•	•	•
100Hz	$22nV/\sqrt{Hz}$	+	•	•
1kHz	18nV/s/Hz	•	•	•
10kHz	16nV/v/Hz	•	•	•
IEMPERATURE RANGE	$0 to \pm 70^{\circ}C$	•	•	-55°C to +125°C
Operating, Rated Performance	$-65^{\circ}C$ to $\pm 150^{\circ}C$	•	•	*
Storage	-03 6 10 +130 6			
PACKAGING OPTIONS <sup>6</sup> :				
TO-99 Style (HO8B)	AD544JH	AD544KH	AD544LH	AD544SH

NOTES <sup>1</sup> The AD5445/883 is an AD544S which is inspected and processed to the full requirements of MIL-STD-883, Level B. A complete listing of the tests is available on request.

listing of the tests is available on request. <sup>9</sup> Open Loop Gain is specified with VOS both nulled and unnulled. <sup>9</sup> Input Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}$  C. <sup>4</sup> Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at  $T_A = +25^{\circ}$ C. For higher temperatures, the current doubles every 10°C.

.

<sup>5</sup> Defined as voltage between inputs, such that neither exceeds ±10V from ground.

<sup>6</sup>See Section 20 for package outline information.

\*Specifications same as AD544J. \*\*Specifications same as AD544K.

Specifications subject to change without notice.









Figure 4. Input Bias Current vs. Supply Voltage



Figure 7. Change in Offset Voltage vs. Warm-Up Time



Figure 10. Open Loop Voltage Gain vs. Supply Voltage



SUPPLY VOLTAGE - 1V Figure 2. Output Voltage Swing vs. Supply Voltage



Figure 5. Input Bias Current vs. Temperature



Figure 8. Open Loop Gain vs. Temperature







Figure 3. Output Voltage Swing vs. Resistive Load



Figure 6. Input Bias Current vs. CMV



Figure 9. Open Loop Frequency Response



Figure 12. Common Mode Rejection Ratio vs. Frequency







Figure 16. Total Harmonic Distortion vs. Frequency



a. Unity Gain Follower



Figure 21a. Unity Gain Follower Pulse Response (Large Signal)



Figure 22a. Unity Gain Inverter



Figure 14. Output Settling Time vs. Output Swing and Error (Circuit of Figure 23a)



Figure 17. Closed Loop Gain & Phase vs. Frequency



b. Follower with Gain = 10

Figure 19. T.H.D. Test Circuits



Figure 21b. Unity Gain Follower Pulse Response (Small Signal)



Figure 22b. Unity Gain Inverter Pulse Response (Large Signal)



Figure 15. Noise Spectral Density



Figure 18. Slew Rate vs. Error Signal



Figure 20. Offset Null Configuration



Figure 21c. Unity Gain Follower



Figure 22c. Unity Gain Inverter Pulse Response (Small Signal)



Figure 23a. Settling Time Test Circuit



Figure 23b. Settling Characteristic Detail

The fast settling time  $(3.0\mu \text{s to } 0.01\% \text{ for 20V p-p step})$  and low offset voltage make the AD544 an excellent choice as an output amplifier for current output D/A converters such as the AD7541. The upper trace of the oscilloscope photograph of Figure 23b shows the settling characteristics of the AD544. The lower trace represents the input to Figure 23a. The AD544 has been designed for fast settling to 0.01%, however, feedback components, circuit layout and circuit design must be carefully considered to obtain the optimum settling time.



Figure 24. Circuit for Driving a Large Capacitive Load





The circuit in Figure 24 employs a  $100\Omega$  isolation resistor which enables the amplifier to drive capacitive loads exceeding 500pF; the resistor effectively isolates the high frequency feedback from the load and stabilizes the circuit. Low frequency feedback is returned to the amplifier summing junction via the low pass filter formed by the 100  $\Omega$  series resistor and the load capacitance,  $C_L.$ 

The low input bias current (35pA), low noise, high slew rate and high bandwidth characteristics of the AD544 make it suitable for electrometer applications such as photodiode preamplifiers and picoampere current-to-voltage converters. The use of guarding techniques in printed circuit board layout and construction is critical for achieving the ultimate in low leakage performance that the AD544 can deliver. The input guarding scheme shown in Figure 25 will minimize leakage as much as possible. The same layout should be used on both sides of a double side board. The guard ring is connected to a low impedance potential at the same level as the inputs. High impedance signal lines should not be extended for any unnecessary length on a printed circuit; to minimize noise and leakage, such conductors should be replaced by rigid shielded cables.



SAME PATTERN SHOULD BE LAID OUT ON BOTH SIDES OF P.C. BOARD 4

(BOTTOM VIEW)

Figure 25. Board Layout for Guarding Inputs with TO-99 Package

### INPUT PROTECTION

The AD544 is guaranteed for a maximum safe input potential equal to the power supply potential. The input stage design also allows differential input voltages of up to  $\pm 1$  volt while maintaining the full differential input resistance of  $10^{12} \Omega$ . This makes the AD544 suitable for comparator situations employing a direct connection to high impedance source.

Many instrumentation situations, such as flame detectors in gas chromatographs, involve measurement of low level currents from high-voltage sources. In such applications, a sensor fault condition may apply a very high potential to the input of the current-to-voltage converting amplifier. This possibility necessitates some form of input protection. Many electrometer type devices, especially CMOS designs, can require elaborate zener protection schemes which often compromise overall performance. The AD544 requires input protection only if the source is not current-limited, and as such is similar to many JFETinput designs. The failure mode would be overheating from excess current rather than voltage breakdown. If the source is not current-limited, all that is required is a resistor in series with the affected input terminal so that the maximum overload current is 1.0mA (for example,  $100k\Omega$  for a 100 volt overload). This simple scheme, will cause no significant reduction in performance and give complete overload protection. Figure 26 shows proper connections.



Figure 26. AD544 Input Protection



Figure 27a. AD544 Used as DAC Output Amplifiers



Figure 27b. Large Signal Response



### Figure 27c. Small Signal Response

Figure 27a illustrates the 10-bit digital-to-analog converter, AD7533, connected for bipolar operation. Since the digital input can accept bipolar numbers and VREF can accept a bipolar analog input, the circuit can perform a 4-quadrant multiplying function. The photos exhibit the response to a step input at VREF. Figure 27b is the large signal response and Figure 27c is the small signal response.

The output impedance of a CMOS DAC varies with the digital word thus changing the noise gain of the amplifier circuit. The effect will cause a nonlinearity the magnitude of which is

dependent on the offset voltage of the amplifier. The AD544K with trimmed offset will minimize the effect. The Schottky protection diodes recommended for use with many older CMOS DACs are not required when using the AD544.

# **ACTIVE FILTERS**

Literature on active filter techniques and characteristics based on operational amplifiers is readily available. The successful application of an active filter however, depends on the component selection to achieve the desired performance. The AD544 is recommended for filters in medical, instrumentation, data acquisition and audio applications, because of its high gain bandwidth figure, symmetrical slewing, low noise, and low offset voltage.

The state variable filter (Figure 28) is stable, easily tuned and is independent of circuit Q and gain. The use of the AD544 with its low input bias current simplifies the resistor (R3, R4) selection for the passband center frequency, circuit Q and voltage gain.



fo \* CENTER FREQUENCY = 1/2 π Rc  $Q_0 = QUALITY FACTOR = \frac{R_1 + R_2}{2R_1}$ Ho = GAIN AT RESONANCE = R2/R1  $R_3 = R_4 \approx 10^8/f_o$ 

Qo, IS ADJUSTABLE BY VARYING R2 fo, IS ADJUSTABLE BY VARYING R OR C

### Figure 28. Band Pass State Variable Filter



Figure 29. Sample and Hold Circuit

The sample and hold circuit, shown in Figure 29 is suitable for use with 8-bit A/D converters. The acquisition time using a 3900pF capacitor and fast CMOS SPST (ADG200) switch is 15µs.

The droop rate is very low  $25 \times 10^{-9}$  V/ $\mu$ s due to the low input bias currents of the AD544. Care should be taken to minimize leakage paths. Leakages around the hold capacitor will increase the droop rate and degrade performance.



# Precision, Low Drift FET-Input Op Amp

AD545

# FEATURES

Low Offset Voltage: 0.5mV max (AD545L), 0.25mV max (AD545M) Low Offset Voltage Drift:  $5\mu V/^{\circ}$ C max (AD545L),  $3\mu V/^{\circ}$ C max (AD545M) Low Power: 1.5mA max Low Bias Current: 1pA max (AD545K, L, M) Low Noise:  $3\mu V p \cdot p$ , 0.1 to 10Hz Low Cost

### AD545 FUNCTIONAL BLOCK DIAGRAM



TO-99 TOP VIEW

# PRODUCT DESCRIPTION

The AD545 is a precision FET-input operational amplifier with overall performance far superior to the general purpose IC FET-input op amp. The device is fabricated using a low leakage FET paired with a low power op amp. Bias current is specified as 2pA max for the AD545J and 1pA max for the AD545K, L and M. Offset voltage is laser trimmed to 0.5mV max for the AD545L, 0.25mV max for the AD545M. All devices also feature low voltage noise and power consumption. The AD545 is internally compensated, short circuit protected and free of latch-up.

The AD545 series offers a broad combination of performance features previously unavailable from a single device. For precision applications the AD545M specifies a 0.25mV max offset voltage,  $3\mu V/^{\circ}$ C max drift and 1pA max bias current. The AD545J, with a 1mV max offset voltage,  $25\mu V/^{\circ}$ C max drift and 2pA max bias current, is the best price performance choice.

These devices are recommended for a variety of general purpose and precision applications requiring low bias currents and high input impedance such as pH/plon sensitive electrodes, photo-current detectors, biological microprobes, long term precision integrators and vacuum iongauge measurements. The versatility of the AD545 is further enhanced by its excellent low frequency noise  $(3\mu V p-p, 0.1 to 10Hz)$  and low power consumption (1.5mA max) for portable applications.

As with previous electrometer amplifier designs from Analog Devices, the case is guarded thus minimizing stray leakage. This feature will also shield the input circuitry from external noise and supply transients, as well as reducing common mode input capacitance from 0.8pF to 0.2pF.

The AD545 is available in four versions of bias current and offset voltage, the "J", "K", "L", and "M". All are specified from 0 to  $+70^{\circ}$ C and supplied in a hermetically sealed TO-99 package.

### **PRODUCT HIGHLIGHTS**

- 1. The offset voltage on the AD545 is laser trimmed to a level typically less than  $250\mu$ V. Offset voltage drift is significantly lower than previously available FET-input devices  $(3\mu$ V/°C max for the AD545M). If additional external nulling is desired, the effect on drift is minimal (approximately  $3\mu$ V/°C per millivolt, nulled).
- 2. Bias current is specified as the maximum measured at either input with the device fully warmed up on  $\pm 15V$  supplies at  $\pm 25^{\circ}C$  ambient.
- 3. The low quiescent current drain of 0.8mA typical, and 1.5mA max, is among the lowest of any IC op amp and keeps self heating to a minimum.
- 4. The combination of low input noise voltage and very low input noise current is such that for source impedances from much over one megohm up to 10<sup>11</sup> ohm, the Johnson noise of the source will easily dominate the noise characteristics.

# **SPECIFICATIONS** (typical @ +25°C with $V_S = \pm 15V \text{ dc}$ , unless otherwise specified)

MODEL	AD545J	AD545K	AD545L	AD545M
OPEN LOOP GAIN <sup>1</sup>				
$V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	20,000V/V min	40,000V/V min	40,000V/V min	40,000V/V min
$R_L \ge 10k\Omega$	40,000V/V min	50,000V/V min	50,000V/V min	50,000V/V min
$T_A = \min to \max R_L \ge 2k\Omega$	15,000V/V min	25,000V/V min	40,000V/V min	40,000V/V min
OUTPUT CHARACTERISTICS				
Voltage @ $R_L = 2k\Omega$ , $T_A = min$ to max	±10V min (±12V typ)	•	•	•
$\otimes R_L = 10k\Omega$ , $T_A = min$ to max	±12V min (±13V typ)	•	•	•
Load Capacitance <sup>2</sup>	500pF	•	•	•
Short Circuit Current	10mA min (25mA typ)	•	•	•
FREQUENCY RESPONSE			·	
Unity Gain, Small Signal	700kHz	•	•	•
Full Power Response	5kHz min (16kHz typ)	•	•	•
Slew Rate Inverting Unity Gain	0.3V/µs min (1.0V/µs typ)	•	•	•
Overload Recovery Inverting Unity Gain	100µs max (16µs typ)	•	•	•
INPUT OFFSET VOLTAGE <sup>3</sup>	1.0mV max	1.0mV max	0.5mV max	0.25mV max
vs. Temperature, $T_A = \min to \max t$	25µV/°C max	15µV/°C max	5µV/°C max	3µV/°C max
vs. Supply, $T_A = \min to \max$	400µV/V max (50µV/V typ)	200µV/V max	200µV/V max	200µV/V max
INPUT BIAS CURRENT				
Either Input <sup>4</sup>	2pA max	1pA max	1pA max	1pA max
INPUT IMPEDANCE		· · · · · · · · · · · · · · · · · · ·		
Differential	$1.6 \text{pF} \  10^{13} \Omega$	•	•	•
Common Mode	$0.8pF  10^{15}\Omega$	•	•	•
INPUT NOISE	• • • • • • • • • • • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·	·	
Voltage, 0, 1Hz to 10Hz	3.0uV (p-p)	•	. •	5 <i>u</i> V (p-p) max
f = 10Hz	55nV/5/Hz	•	•	•
f = 100Hz	45nV/ <del>V</del> Hz	•	•	•
f = 1 kHz	35nV/VHz	•	•	•
Current, 0.1 to 10Hz	0.01pA (p-p)	•	•	•
10Hz to 10kHz	0.03pA rms	•	•	•
INPUT VOLTAGE RANGE		· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
Differential	±20V min	•	•	•
Common Mode, $T_A = min$ to max	±10V min (±12V typ)	•	•	•
Common Mode Rejection, VIN = ±10V	66dB min (80dB typ)	70dB min	76dB min	76dB min
Maximum Safe Input Voltages <sup>5</sup>	±Vs	+	•	•
POWER SUPPLY				
Rated Performance	±15V typ	•	•	•
Operating	±5V min (±18V max)	•	•	•
Quiescent Current	1.5mA max (0.8mA typ)	•	•	•
TEMPERATURE				
Operating, Rated Performance	0 to +70°C	•	•	. •
Storage	-65°C to +150°C	•	•	•
6			· · · · · · · · · · · · · · · · · · ·	
PACKAGE OPTION®	1.5.6.6.00			
10-99 Style (H08B)	AD545JH	AD545KH	AD545LH	AD545MH

Specifications same a resolution. NOTES <sup>1</sup> Open Loop Gain is specified with or without nulling of VQS. <sup>1</sup> A conservative design would not exceed 500p for load capacitance. <sup>3</sup> A conservative design would not exceed 500p for load capacitance. <sup>4</sup> Binst Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}$ C. <sup>4</sup> Bias Current specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}$ C. For higher temperatures, the current doubles every +10<sup>o</sup>C. <sup>4</sup> If it is possible for the input voltage to exceed the supply voltage, a series protection resistor should be added to limit input current to 0.5mA. The input devices can handle overload currents of 0.5mA indefinitely without damage. <sup>4</sup> See Section 20 for package outline information. Specifications subject to change without notice.

Specifications subject to change without notice.



Standard Offset Null Circuit

# LAYOUT AND CONNECTION CONSIDERATIONS

The design of very high impedance measurement systems introduces a new level of problems associated with the reduction of leakage paths and noise pickup.

- A primary consideration in high impedance system designs is to attempt to place the measuring device as near to the signal source as possible. This will minimize current leakage paths, noise pickup and capacitive loading.
- 2. The use of guarding techniques is essential to realizing the capability of the low input currents of the AD545. Guarding is achieved by applying a low impedance bootstrap potential to the outside of the insulation material surrounding the high impedance signal line. This bootstrap potential is held at the same level as that of the high impedance line; therefore, there is no voltage drop across the insulation, and hence, no leakage. The guard will also act as a shield to reduce noise pickup and serves the additional function of reducing the effective capacitance to the input line. The case of the AD545 is brought out separately to pin 8 so that it can also be connected to the guard potential. This technique virtually eliminates potential leakage paths across the package insulation, provides a noise shield for the sensitive circuitry, and reduces common-mode input capacitance to about 0.2pF. Figure 10 shows a proper printed circuit board layout for input guarding and connecting the case guard. Figures 2 and 3 show guarding connections for typical inverting and non-inverting applications. If pin 8 is not used for guarding, it should be connected to ground or one of the amplifier's power supplies to reduce noise.
- 3. Printed circuit board layout and construction is critical in achieving low leakage performance. The best performance will be realized by using a teflon IC socket for the AD545 but at least a teflon stand-off should be used for the high-impedance lead. If this is not feasible, the input guarding scheme shown in Figure 10 will minimize leakage as much as possible and should be applied to both sides of the board. The guard ring is connected to a low impedance potential at



Figure 1. Picoampere Current-to-Voltage Converter Inverting Configuration

the same level as the inputs. High impedance signal lines should not be extended for any unnecessary length on a printed circuit; to minimize noise and leakage, they must be carried in rigid, shielded cables.

### APPLICATION NOTES

The AD545 offers one of the lowest input bias currents available in an integrated circuit package. Performing accurate measurements with this device requires careful attention to detail; the notes given here will aid the user in realizing the full measurement potential of the AD545 and extending its performance limits.

- As with all junction FET input devices, the temperature of the FET's themselves is all-important in determining the input bias currents. Over the operating temperature range, the input bias currents closely follow a characteristic of doubling every 10°C; therefore, every effort should be made to minimize device operating temperature
- 2. The heat dissipation can be reduced initially by careful investigation of the application. First, if possible, reduce the required power supplies, since internal power consumption contributes the largest component of self-heating. The effects of this are shown in Figure 7, which shows typical input bias current and quiescent current versus supply voltage.
- 3. Output loading effects, which are normally ignored, can cause a significant increase in chip temperature and therefore bias current. For example, a 2kΩ load driven at 10 volts at the output will cause at least an additional 25 milliwatts dissipation in the output stage (and some in other stages) over the typical 24 milliwatts, thereby at least doubling the effects of self-heating. The results of this form of additional power dissipation are demonstrated in Figure 9, which shows normalized input bias current versus additional power dissipated (it doubles every 10°C); we recommend restricting the load impedance to be at least 10kΩ.



Figure 2. Very High Impedance Non-Inverting Amplifier

# **Typical Performance Curves**



Figure 3. PSRR and CMRR Versus Frequency



Figure 5. Open Loop Frequency Response



Figure 4. Input Common Mode Range Versus Supply Voltage



Figure 6. Total Input Noise Voltage Versus Source Impedance and Bandwidth



Figure 7. Input Bias Current and Supply Current Versus Supply Voltage



Voirr - Voia Figure 8. Input Bias Current Versus Differential Input Voltage



Figure 9. Input Bias Current Versus Addition Power Dissipation



Figure 10. Board Layout for Guarding Inputs with Guarded TO-99 Package



# Ultra Low Drift BIFET Operational Amplifier

# AD547

# FEATURES

Ultra Low Drift  $(1\mu V)^{\circ}C-AD547L)$ Low Offset Voltage (0.25mV-AD547L) Low Input Bias Currents (25pA-AD547L, K) Low Quiescent Current (1.5mA) Low Noise (2 $\mu$ V p-p) High Open Loop Gain (110dB-AD547K, L, S)

# AD547 FUNCTIONAL BLOCK DIAGRAM



TO-99 TOP VIEW

# PRODUCT DESCRIPTION

The AD547 is a monolithic, FET input operational amplifier combining the very low input bias current advantages of a BIFET op amp with offset and drift performance previously available only from high quality bipolar amplifiers.

The exclusive Analog Devices laser wafer trim process trims both the input offset voltage and offset voltage drift to levels far lower than any competing BIFET amplifier (1mV,  $5\mu V/^{\circ}C-AD547JH$ , 0.25mV,  $1\mu V/^{\circ}C-AD547LH$ ).

In addition to superior low drift performance, the AD547 offers the lowest guaranteed input bias currents of any BIFET amplifier with 50pA max for the J grade and 25pA max for the L grade. Since Analog Devices, unlike most other manufacturers, specifies input bias current with the amplifiers warmed-up, our BIFET amplifiers are specified under actual operating conditions.

The AD547 is especially designed for use in applications, such as instrumentation signal conditioning and analog computation, that require a high degree of precision at low cost.

The AD547 is offered in three commercial versions, J, K and L specified from 0 to  $+70^{\circ}$ C and one military version, the S, specified from  $-55^{\circ}$ C to  $+125^{\circ}$ C. All grades are packaged in hermetically sealed TO-99 cans. The S grade is available fully screened to MIL-STD-883, Level B.

# PRODUCT HIGHLIGHTS

- 1. Advanced laser wafer trimming techniques reduce offset voltage drift to  $1\mu V/^{\circ}C$  max and reduce offset voltage to only 0.25mV max on the AD547L.
- 2. Analog Devices BIFET processing provides 25pA max (10pA typical) bias currents specified after 5 minutes of warm-up.
- 3. Low voltage noise, high open loop gain and outstanding offset performance make the AD547 a true precision BIFET amplifier.
- 4. The low quiescent supply current, typically 1.1mA, enables the AD547 to bring a new level of precision to applications where low power consumption is essential.
- 5. A further benefit on the AD547's low power consumption and low offset voltage drift is a minimal warm-up drift after power is applied (typically  $7\mu$ V shift for the AD547L).

# **SPECIFICATIONS** (typical @ +25°C and $V_S = \pm 15V$ dc unless otherwise specified)

MODEL	AD547J	AD547K	AD547L	AD547SH (AD547SH/883B) <sup>1</sup>
OPEN LOOP GAIN <sup>2</sup>				<u> </u>
$V_{out} = \pm 10V, R_L \ge 2k\Omega$	100.000 min	250.000 min	**	**
$T_A = min \text{ to } max$	100,000 min	250,000 min	**	••
OUTPUT CHARACTERISTICS				
Voltage @ $R_1 = 2k\Omega$ , $T_A = min$ to max	±10V min (±12V typ)		•	•
Voltage @ $R_{L} = 10k\Omega$ , $T_{A} = min$ to max	±12V min (±13V typ)	•	•	•
Short Circuit Current	25mA	•	•	•
FREQUENCY RESPONSE				
Unity Gain, Small Signal	1.0MHz	•	•	*
Full Power Response	50kHz	•	•	*
Slew Rate, Unity Gain	3.0V/µs	•	•	•
INPUT OFFSET VOLTAGE <sup>3</sup>	1.0mV max	0.5mV max	0.25mV max	**
vs. Temperature <sup>4</sup>	5µV/°C max	2µV/°C max	$1\mu V/^{\circ} C max$	5µV/°C max
vs. Supply, $T_A = \min to \max$	200µV/V max	100µV/V max	` <b>*</b> *	**
INPUT BIAS CURRENT				
Either Input <sup>5</sup>	10pA (50pA max)	10pA (25pA max)	**	• *
Input Offset Current	5pA	2pA	**	**
INPUT IMPEDANCE				
Differential	10 <sup>12</sup> Ω∥6pF	•	•	•
Common Mode	10 <sup>12</sup> Ω  6pF	•	*	* <u></u>
INPUT VOLTAGE RANGE				
Differential <sup>6</sup>	±20V	•	•	•
Common Mode	±10V min (±12V typ)	•	•	•
Common Mode Rejection, $V_{IN} = \pm 10V$	76dB min	80dB min	**	**
POWER SUPPLY				
Rated Performance	±15V	•	•	•
Operating	±(5 to 18)V	•	•	* *
Quiescent Current	1.5mA max (1.1mA typ)	•	•	*
VOLTAGE NOISE				
0.1-10Hz	2μV p-p typ	4µV p∙p max	**	**
10Hz	$70 nV / \sqrt{Hz}$	*	•	*
100Hz	45nV/ <del>V</del> Hz	•	*	*
1kHz	30nV/√Hz	•	*	*
10kHz	25nV/√Hz	1 🕈	•	*
TEMPERATURE RANGE				
Operating, Rated Performance	$0 \text{ to } +70^{\circ}\text{C}$	•	•	-55°C to +125°C
Storage	-65°C to +150°C	*	•	•
PACKAGE OPTION <sup>7</sup>				
TO-99 STVLF (HO8B)	405471H	ÅD547KH	4054714	4054754
10 // STILL (108B)	ADJT/JII	ADJT/ KH	ADJ4/LH	ADJ#/30

NOTES <sup>1</sup>The AD5475H is offered screened to MIL-STD-883, Level B. <sup>2</sup>Open Loop Gain is specified with VQ5 both nulled and unnulled.

The Dop Can is spectree with VOS both number and annunce. <sup>3</sup> Input Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}$  C. <sup>4</sup> Input Offset Voltage Drift is specified with the offset voltage

unnulled. Nulling will induce an additional 3µV/°C/mV of nulled offset.

<sup>6</sup> Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at T<sub>A</sub> = +25°C. For higher temperatures, the current doubles every 10°C. <sup>6</sup> Defined as the maximum safe voltage between inputs, such that

neither exceeds ±10V from ground. <sup>7</sup>See Section 20 for package outline information.

\*Specifications same as AD547J. \*\*Specifications same as AD547K.

Specifications subject to change without notice.



Standard Null Circuit



OPERATIONAL AMPLIFIERS VOL. 1, 4-89



Figure 13. Common Mode Rejection vs. Frequency



Figure 16. Total Harmonic Distortion vs. Frequency



a. Unity Gain Follower



Figure 21a. Unity Gain Follower Pulse Response (Large Signal)



Figure 22a. Unity Gain Inverter



Figure 14. Large Signal Frequency Response



Figure 17. Input Noise Voltage Spectral Density



er b. Follower with Gain = 10 Figure 19. T.H.D. Test Circuits



Figure 21b. Unity Gain Follower Pulse Response (Small Signal)



Figure 22b. Unity Gain Inverter Pulse Response (Large Signal)



Figure 15. Output Settling Time vs. Output Swing and Error (Circuit of Figure 20)



Figure 18. Total Noise vs. Source Resistance



Figure 20. Settling Time Test Circuit



Figure 21c. Unity Gain Follower



Figure 22c. Unity Gain Inverter Pulse Response (Small Signal)
## APPLICATION NOTES

The AD547 was designed for high performance op-amp applications that require true dc precision. To capitalize on all of the performances available from the AD547 there are some practical error sources that should be considered in using this precision BIFET.

The bias currents of JFET input amplifiers double with every  $10^{\circ}$ C increase in chip temperature. Therefore, minimizing the junction temperature of the chip will result in extending the performance limits of the device.

- Heat dissipation due to power consumption is the main contributor to self-heating and can be minimized by reducing the power supplies to the lowest level allowed by the application.
- 2. The effects of output loading should be carefully considered. Greater power dissipation increases bias currents and decreases open loop gain.



Figure 23. Board Layout for Guarding Inputs with TO-99 Package

## **GUARDING**

The low input bias current (25pA) and low noise characteristics of the AD547 make it suitable for electrometer applications such as photo diode preamplifiers and picoampere current-to-voltage converters. The use of guarding techniques in printed circuit board layout and construction is critical for achieving the ultimate in low leakage performance available from AD547. The input guarding scheme shown in Figure 23 will minimize leakage as much as possible; the guard ring is connected to a low impedance signal lines should not be extended for any unnecessary length on a printed circuit; to minimize noise and leakage, they must be carried in rigid shielded cables.

## **OFFSET NULLING**

The AD547 has low initial offset voltage to compliment its excellent drift performance. Even so, in some applications it is necessary to null out even this low offset voltage. Precision bipolar amplifiers such as the AD510 or AD OP-07 ideally have zero drift when their offset is nulled to zero, this is not the case for FET input amplifiers. A BIFET amplifier will typically exhibit a change of  $3\mu V/^{\circ}C$  in drift for each mV of offset voltage nulled.

In view of this fact the circuit of Figure 24 is recommended for the most critical applications. The current in the AD590 is proportional to absolute temperature. This current through the 15 $\Omega$  resistor generates a small drift proportional to the setting of the null potentiometer. This drift just cancels the drift induced by nulling. This circuit will typically remove all but  $\pm 0.5\mu$ V/°C per mV of nulled offset. For best results the 15 $\Omega$  resistor should be connected directly to the V- pin of the AD547. This prevents any signal from coupling into the null terminals via changing currents in the supply rails.

#### INPUT PROTECTION

The AD547 is guaranteed for a maximum safe input potential equal to the power supply potential. The input stage design also allows for differential input voltages of up to  $\pm 0.5$  volts while maintaining the full differential input resistance of  $10^{12}\Omega$ . This makes the AD547 suitable for voltage comparators directly connected to a high impedance source.

Many instrumentation situations, such as flame detectors in gas chromatographs, involve measurement of low level currents from high-voltage sources. In such applications, a sensor fault condition may apply a very high potential to the input of the current-to-voltage converting amplifier. This possibility necessitates some form of input protection. Many electrometer type devices, especially CMOS designs, can require elaborate zener protection schemes which often compromise overall performance. The AD547 requires input protection only if the source is not current-limited and, as such, is similar to many JFET-input designs. (The failure would be due to overheating from excess current rather than voltage breakdown.) If this is the case, a resistor in series with the affected input terminal is required so that the maximum overload current is 1.0mA (for example,  $100k\Omega$  for a 100 volt overload). This simple scheme will cause no significant reduction in performance and give complete overload protection. Figure 25 shows proper connections.



Figure 24. Offset Nulling Circuit





## A PRECISION INSTRUMENTATION AMPLIFIER

The instrumentation amplifier of Figure 26 utilizes the outstanding characteristics of the AD547 to provide high performance at a reasonable cost.

The low drift, low bias currents and high open loop gain provide both high accuracy and linearity. The input amplifiers A1 and A2 are AD547Ls selected for their low offset characteristics (0.25mV of offset voltage and  $1\mu V/^{\circ}$ C drift) and low bias currents (25pA max). The use of the AD547Ls as the input guarantees a maximum input offset voltage drift of  $2\mu V/^{\circ}$ C with an input offset voltage of 0.5mV max untrimmed. A3 is an AD741JH and A4 is an AD547J. These serve two unrelated but critical purposes, A4 is the output amplifier and A3 is an active data guard.





USING THE AD547 IN LOG AMPLIFIER APPLICATIONS Log amplifiers or log ratio amplifiers are useful in applications requiring compression of wide-range analog input data, linearization of transducers having exponential outputs, and analog computing, ranging from simple translation of natural relationships in log form (e.g., computing absorbance as the logratio of input currents), to the use of logarithms in facilitating analog computation of terms involving arbitrary exponents and multi-term products and ratios.

The picoamp level input current and low offset voltage of the AD547 make it suitable for wide dynamic range log amplifiers. Figure 27 is a schematic of a log ratio circuit employing the AD547 that can achieve less than 1% conformance error over 5 decades of current input, 1nA to  $100\mu$ A. For voltage inputs, the dynamic range is typically 50mV to 10V for 1% error, limited on the low end by the amplifier's input offset voltage.



The conversion between current (or voltage) input and log output is accomplished by the base emitter junctions of the dual transistor Q1. Assuming Q1 has  $\beta$ >100, which is the case for the specified transistor, the base-emitter voltage on side 1 is to a close approximation:

$$V_{BEA} = kT/q \ln I_1/I_{S1}$$

This circuit is arranged to take the difference of the  $V_{BE}$ 's of Q1A and Q1B, thus producing an output voltage proportional to the log of the *ratio* of the inputs:

$$V_{OUT} = -K (V_{BE A} - V_{BE B}) = -\frac{KkT}{q} (\ln I_1 / I_{S1} - \ln I_2 / I_{S2})$$
  
 $V_{OUT} = -K kT/q \ln I_1 / I_2$ 

The scaling constant, K is set by R1 and  $R_{TC}$  to about 16, to produce 1V change in output voltage per decade difference in input signals.  $R_{TC}$  is a special resistor with a +3500ppm/°C temperature coefficient, which makes K inversely proportional to temperature, compensating for the "T" in kT/q. The logratio transfer characteristic is therefore independent of temperature.

This particular log ratio circuit is free from the dynamic problems that plague many other log circuits. The -3dB bandwidth is 50kHz over the top 3 decades, 100nA to 100 $\mu$ A, and decreases smoothly at lower input levels. This circuit needs no additional frequency compensation for stable operation from input current sources, such as photodiodes, that may have 100pF of shunt capacitance. For larger input capacitances a 20pF integration capacitor around each amplifier will provide a smoother frequency response.

This log ratio amplifier can be readily adjusted for optimum accuracy by following this simple procedure. First, apply V1 = V2 = -10.00V and adjust "Balance" for  $V_{OUT}$  = 0.00V. Next apply V1 = -10.00V, V2 = -1.00V and adjust gain for  $V_{OUT}$  = +1.00V. Repeat this procedure until gain and balance readings are within 2mV of ideal values.

# 

Matched Offset Voltage Over Temperature

Low Bias Current: 35pA max Warmed Up Low Offset Voltage: 500µV max

Low Input Voltage Noise: 2µV p-p

Low Quiescent Current: 2.8mA max Low Total Harmonic Distortion

Standard Dual Amplifier Pin Out

FEATURES

Matched Offset Voltage

Matched Bias Current Crosstalk -124dB at 1kHz

High Open Loop Gain

# Precision Low Cost Dual BIFET Op Amp

# AD642

# AD642 FUNCTIONAL BLOCK DIAGRAM



## PRODUCT DESCRIPTION

The AD642 is a pair of matched high speed monolithic FETinput operational amplifiers fabricated with the most advanced bipolar, JFET and laser trimming technologies. The AD642 offers matched bias currents that are significantly lower than currently available monolithic dual FET input operational amplifiers: 35pA max matched to 25pA for the AD642K and L; 75pA max, matched to 35pA for the AD642J and S. In addition, the offset voltage is laser trimmed to less than 0.5mV and matched to 0.25mV for the AD642L, 1.0mV and matched to 0.5mV for the AD642K, utilizing Analog's laserwafer trimming (LWT) process.

The tight matching and temperature tracking between the operational amplifiers is achieved by ion-implanted JFETs and laser-wafer trimming. Ion-implantation permits the fabbrication of precision, matched JFETs on a monolithic bipolar chip. This optimizes the process to produce matched bias currents which have lower initial bias currents than other popular FET input op amps. Laser-wafer trimming each amplifier's input offset voltage assures a tight initial match, this combined with superior IC processing guarantees offset voltage tracking over the temperature range.

The AD642 is recommended for applications in which excellent ac and dc performance is required. The matched amplifiers provide a low cost solution for true instrumentation amplifiers, log ratio amplifiers, and output amplifiers for four quadrant multiplying D/A converters such as the AD7541.

The AD642 is available in three versions: the "J", "K" and "L", all specified over the 0 to  $+70^{\circ}$ C temperature range and one version, "S", over the  $-55^{\circ}$ C to  $+125^{\circ}$ C military operating temperature range. All devices are packaged in the hermetically-sealed, TO-99 metal can.

# PRODUCT HIGHLIGHTS

- 1. The AD642 has tight matching specifications to ensure high performance, eliminating the need to match individual devices.
- Analog Devices, unlike some manufacturers, specifies each device for the maximum bias current at either input in the warmed-up condition, thus assuring the user that the AD642 will meet its published specifications in actual use.
- 3. Laser-wafer-trimming reduces offset voltage to as low as 0.5mV max and matched side to side to 0.25mV (AD642L), thus eliminating the need for external nulling.
- Low voltage noise (2μV, p-p), and high open loop gain enhance the AD642's performance as a precision op amp.
- 5. The standard dual amplifier pin out allows the AD642 to replace lower performance duals without redesign.

4

# **SPECIFICATIONS** (typical @ +25°C and V<sub>S</sub> = ±15V dc unless otherwise specified)

······································							
MODEL	AD642JH	AD642KH	AD642LH	AD642SH(AD642SH/883B) <sup>1</sup>			
OPEN LOOP GAIN							
Vour = $\pm 10V$ , $R_1 \ge 2k\Omega$	100 000 min	250,000 min	**	••			
$T_{A} = \min to \max$	100.000 min	250,000 min	••	**			
	100,000						
UNIPUT CHARACTERISTICS				•			
Voltage $@ R_L = 2k32$ , $I_A = min to max$	$\pm 10V \min(\pm 12V typ)$						
Voltage $\otimes R_L = 10KM$ , $I_A = \min to max$	$\pm 12V \min(\pm 13V typ)$						
Short Circuit Current	25mA			<u> </u>			
FREQUENCY RESPONSE							
Unity Gain, Small Signal	1.0MHz	•	*	•			
Full Power Response	50kHz	•	•	. •			
Slew Rate, Unity Gain	3.0V/µs	•	• .	•			
INPUT OFFSET VOLTAGE <sup>2</sup>	2.0mV max	1.0mV max	0.5mV max	**			
Tmin - Tmax	3.5mV max	2.0mV max	1.0mV max	•			
vs. Supply, $T_A = \min to \max$	200µV/V max	$100\mu V/V max$	**	••			
INDUT BLAS CURDENIT							
Fither Input <sup>3</sup>	10nA 75nA max	10n4 35n4 max	••	••			
Input Offset Current	50A	2n A	**	••			
		2017					
MATCHING CHARACTERISTICS*			4				
Offset Voltage	1.0mV max	0.5mV max	0.25mV max	••			
Offset Voltage	3.5mV max	2.0mV max	1.0mV max	•			
T <sub>min</sub> -T <sub>max</sub>							
Input Bias Current	35pA max	25pA max	**	•			
Crosstalk–1kHz 20V p-p	-124dB	*	•	• .			
INPUT IMPEDANCE							
Differential	$10^{12}\Omega$ [6pF	•	•	•			
Common Mode	$10^{12} \Omega$ [6pF	•	•	•			
INPUT VOLTAGE RANGE							
Differential <sup>5</sup>	+20V	•	•	•			
Common Mode	$\pm 10V \min(\pm 12V typ)$	•	- · · ·	•			
Common Mode Rejection Vivi = ±10V	76dB min	80dB min	**	••			
	70dB IIII			· · · · · · · · · · · · · · · · · · ·			
POWER SUPPLY							
Rated Performance	±15V	•					
Operating	±(5 to 18)V			•			
Quiescent Current	2.8mA max	•	-	· · · · · · · · · · · · · · · · · · ·			
VOLTAGE NOISE							
0.1-10Hz	2μV p-p	•	*	•			
10Hz	70nV/ <u>/Hz</u>		*	•			
100Hz	45nV/√Hz	•	•	•			
1kHz	30nV/√Hz	*	•	•			
10kHz	25nV/ <del>/Hz</del>	•	•	• • • • • • • • • • • • • • • • • • •			
TEMPERATURE BANGE		······································					
Operating Rated Performance	$0 to \pm 70^{\circ} C$	•	•	-55°C to +125°C			
Storage	$-65^{\circ}C$ to $+150^{\circ}C$	*	•	*			
				· · · · · · · · · · · · · · · · · · ·			
PACKAGING OPTIONS <sup>6</sup>			· · · ·				
TO-99 Style (HO8B)	AD642JH	AD642KH	AD642LH	AD642SH			

NOTES

The AD642SH/883B is an AD642SH which is inspected and processed to the full requirements of MIL-STD-883, Level B. A

complete listing of the tests is available on request.

<sup>2</sup> Input Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = 425^{\circ}C$ . <sup>3</sup> Bias current specifications are guaranteed maximum at either

input after 5 minutes of operation at  $T_A = +25^{\circ}$ C. For higher temperatures, the current doubles every 10°C.

<sup>4</sup>Matching is defined as the difference between parameters of the two amplifiers.

<sup>5</sup>Defined as the maximum safe voltage between inputs, such that neither exceeds ±10V from ground. <sup>6</sup>See Section 20 for package outline information.

\*Specifications same as AD642JH. \*\*Specifications same as AD642KH.

Specifications subject to change without notice.



Figure 12. Power Supply Rejection

SUPP

Vs = ±15V

70

125

125

10M

1M

100



Figure 13. Common Mode Rejection vs. Frequency



Figure 16. Total Harmonic Distortion vs. Frequency



a. Unity Gain Follower



Figure 21a. Unity Gain Follower Pulse Response (Large Signal)



Figure 22a. Unity Gain Inverter



Figure 14. Large Signal Frequency Response



Figure 17. Input Noise Voltage Spectral Density



ollower b. Follower with Gain = 10 Figure 19. T.H.D. Test Circuits



Figure 21b. Unity Gain Follower Pulse Response (Small Signal)



Figure 22b. Unity Gain Inverter Pulse Response (Large Signal)



Figure 15. Output Settling Time vs. Output Swing and Error (Circuit of Figure 23)



Figure 18. Total Noise vs. Source Resistance



Figure 20. Crosstalk Test Circuit



Figure 21c. Unity Gain Follower



Figure 22c. Unity Gain Inverter Pulse Response (Small Signal)



#### Figure 23. Settling Time Test Circuit

Fast settling time ( $8\mu$ s to 0.01% for 20V p-p step), low power and low offset voltage make the AD642 an excellent choice for use as an output amplifier for current output D/A converters such as the AD7541.



Figure 24. Settling Characteristic Detail

The upper trace of the oscilloscope photograph of Figure 24 shows the settling characteristic of the AD642. The lower trace represents the input to Figure 23. The AD642 has been designed for fast settling to 0.01%, however, feedback components, circuit layout and circuit design must be carefully considered to obtain optimum settling time.



Figure 25. 0.1Hz to 10Hz Band Pass Filter

The low frequency (1/f) noise has a power spectrum that is inversely proportional to frequency. Typically this noise is not important above 10Hz, but it can be important for low frequency-high gain applications.

The low noise characteristics of the AD642 make it ideal for 1/f noise testing circuits. The circuit of Figure 25 is a 0.1Hz to 10Hz bandpass filter with second order filter characteristics.

The circuit illustrated in Figure 26 uses two AD642s to construct an instrumentation amplifier with low input current (35pA max), high linearity and low offset voltage and offset voltage drift. The AD644 may be substituted for increased speed, but the higher open-loop gain of the AD642 maintains better linearity over the gain range of 1 to 1000. Amplifier A1 is an AD642L for low input offset voltage (250 $\mu$ V max) and low input offset voltage drift at high gains because matching and tracking are very important for the balanced input stage. Amplifier A2 serves two nonrelated functions, output amplifier and active data-guard drive, and does not require close matching between sections; thus it may be an AD642J.



Figure 26. Precision FET Input Instrumentation Amplifier

The output impedance of a CMOS DAC varies with the digital word thus changing the noise of the amplifier circuit. This effect will cause a nonlinearity whose magnitude is dependent on the offset voltage of the amplifier. The AD642K with trimmed offset will minimize the effect. The Schottky protection diodes recommended for use with many older CMOS DACs are not required when using the AD642.



Figure 27a. AD642 Used as DAC Output Amplifier

Figure 27a illustrates the AD7541 12-bit digital-to-analog converter, connected for bipolar operation. Since the digital input can accept bipolar numbers and  $V_{REF}$  can accept a bipolar analog input, the circuit can perform a 4-quadrant multiplication.



Figure 27b. Voltage Output DAC Settling Characteristic

The photo above shows the output of the circuit of Figure 27a. The upper trace represents the reference input, and the bottom trace shows the output voltage for a digital input of all ones on the DAC. The 47pF capacitor across the feedback

## OPERATIONAL AMPLIFIERS VOL. 1, 4-97

4

resistor compensates for the DAC output capacitance, and the 150pF load capacitor serves to minimize output glitches.

Low amplifiers or log ratio amplifiers are useful in applications requiring compression of wide-range analog input data, linearization of transducers having exponential outputs, and analog computing, ranging from simple translation of natural relationships in log form (e.g., computing absorbance as the logratio of input currents), to the use of logarithms in facilitating analog computation of terms involving arbitrary exponents and multi-term products and ratios.

The picoamp level input current and low offset voltage of the AD642 make it suitable for wide dynamic range log amplifiers. Figure 28 is a schematic of a log ratio circuit employing the AD642 that can achieve less than 1% conformance error over 5 decades of current input, 1nA to  $100\mu$ A. For voltage inputs, the dynamic range is typically 50mV to 10V for 1% error, limited on the low end by the amplifiers' input offset voltage.





The conversion between current (or voltage) input and log output is accomplished by the base emitter junctions of the dual transistor Q1. Assuming Q1 has  $\beta$ >100, which is the case for the specified transistor, the base-emitter voltage on side 1 is to a close approximation:

 $V_{BEA} = kT/q \ln I_1/I_{S1}$ 

This circuit is arranged to take the difference of the  $V_{BE}$ 's of Q1A and Q1B, thus producing an output voltage proportional to the log of the *ratio* of the inputs:

$$V_{OUT} = -K (V_{BE | A} - V_{BE | B}) = -\frac{KkT}{q} (\ln I_1 / I_{S1} - \ln I_2 / I_{S2})$$
  
 $V_{OUT} = -K kT/q \ln I_1 / I_2$ 

The scaling constant, K is set by R1 and  $R_{TC}$  to about 16, to produce 1V change in output voltage per decade difference in input signals.  $R_{TC}$  is a special resistor with a +3500ppm/°C temperature coefficient, which makes K inversely proportional to temperature, compensating for the "T" in kT/q. The logratio transfer characteristic is therefore independent of temperature.

This particular log ratio circuit is free from the dynamic problems that plague many other log circuits. The -3dB bandwidth is 50kHz over the top 3 decades, 100nA to 100 $\mu$ A, and decreases smoothly at lower input levels. This circuit needs no additional frequency compensation for stable operation from input current sources, such as photodiodes, that may have 100pF of shunt capacitance. For larger input capacitances a 20pF integration capacitor around each amplifier will provide a smoother frequency response. This log ratio amplifier can be readily adjusted for optimum accuracy by following this simple procedure. First, apply V1 = V2 = -10.00V and adjust "Balance" for  $V_{OUT}$  = 0.00V. Next apply V1 = -10.00V, V2 = -1.00V and adjust gain for  $V_{OUT}$  = +1.00V. Repeat this procedure until gain and balance readings are within 2mV of ideal values.

The low input bias current (35pA) and low noise characteristics of the AD642 make it suitable for electrometer applications such as photo diode preamplifiers and picoampere current-to-voltage converters. The use of guarding techniques in printed circuit board layout and construction is critical for achieving the ultimate in low leakage performance that the AD642 can deliver. The input guarding scheme shown in Figure 29 will minimize leakage as much as possible; the guard ring should be applied to both sides of the board. The guard ring is connected to a low impedance potential at the same level as the inputs. High impedance signal lines should not be extended for any unnecessary length on a printed circuit; to minimize noise and leakage, they must be carried in rigid shielded cables.



Figure 29. Board Layout for Guarding Inputs

#### INPUT PROTECTION

The AD642 is guaranteed for a maximum safe input potential equal to the power supply potential. The input stage design also allows differential input voltages of up to  $\pm 0.5$  volts while maintaining the full differential input resistance of  $10^{12}\Omega$ . This makes the AD642 suitable for low speed voltage comparators directly connected to a high impedance source.

Many instrumentation situations, such as flame detectors in gas chromatographs, involve measurement of low level currents from high-voltage sources. In such applications, a sensor fault condition may apply a very high potential to the input of the current-to-voltage converting amplifier. This possibility necessitates some form of input protection. Many electrometer type devices, especially CMOS designs, can require elaborate zener protection schemes which often compromise overall performance. The AD642 requires input protection only if the source is not current-limited, and as such is similar to many IFET-input designs. The failure mode would be overheating from excess current rather than voltage breakdown. If the source is not current-limited, all that is required is a resistor in series with the affected input terminal so that the maximum overload current is 1.0mA (for example,  $100k\Omega$ for a 100 volt overload). This simple scheme will cause no significant reduction in performance and give complete overload protection. Figure 30 shows proper connections.



Figure 30. AD642 Input Protection

## VOL. 1, 4-98 OPERATIONAL AMPLIFIERS

# 

# Dual High Speed Implanted FET-Input Op Amp

# AD644

## FEATURES

Matched Offset Voltage Matched Offset Voltage Over Temperature Matched Bias Currents Crosstalk -124dB at 1kHz Low Bias Current: 35pA max Warmed Up Low Offset Voltage: 500µV max Low Input Voltage Noise: 2µV p-p High Slew Rate: 13V/µs Low Quiescent Current: 4.5mA max Fast Settling to ±0.01%: 3µs Low Total Harmonic Distortion: 0.0015% at 1kHz Standard Dual Amplifier Pin Out

# AD644 FUNCTIONAL BLOCK DIAGRAM



### PRODUCT DESCRIPTION

The AD644 is a pair of matched high speed monolithic FETinput operational amplifiers fabricated with the most advanced bipolar, JFET and laser trimming technologies. The AD644 offers matched bias currents that are significantly lower than currently available monolithic dual FET input operational amplifiers: 35pA max, matched to 25pA for the AD644K and L, 75pA max matched to 35pA for the AD644J and S. In addition, the offset voltage is laser trimmed to less than 0.5mV, and matched to 0.25mV for the AD644L, 1.0mV and matched to 0.5mV for the AD644K, utilizing Analog Devices' laserwafer trimming (LWT) process.

The tight matching and temperature tracking between the operational amplifiers is achieved by ion-implanted JFETs and laser-wafer trimming. Ion-implantation permits the fabrication of precision, matched JFETs on a monolithic bipolar chip. This process optimizes the ability to produce matched amplifiers which have lower initial bias currents than other popular FET input op amps. Laser-wafer trimming each amplifier's input offset voltage assures tight initial match and superior IC processing guarantees offset voltage tracking over the temperature range.

The AD644 is recommended for applications in which both excellent ac and dc performance is required. The matched amplifiers provide a low cost solution to true wideband instrumentation amplifiers, low dc drift active filters and output amplifiers for four quadrant multiplying D/A converters such as the AD7541, 12-bit CMOS DAC.

The AD644 is available in four versions: the "J", "K" and "L" are specified over the 0 to  $+70^{\circ}$ C temperature range and the "S" over the  $-55^{\circ}$ C to  $+125^{\circ}$ C operating temperature range. All devices are packaged in the hermetically-sealed, TO-99 metal can.

## PRODUCT HIGHLIGHTS

- 1. The AD644 has tight side to side matching specifications to ensure high performance without matching individual devices.
- Analog Devices, unlike some manufacturers, specifies each device for the maximum bias current at either input in the warmed-up condition, thus assuring the user that the AD644 will meet its published specifications in actual use.
- 3. Laser-wafer-trimming reduces offset voltage to as low as 0.5mV max matched side to side to 0.25mV (AD644L), thus eliminating the need for external nulling.
- 4. Improved bipolar and JFET processing on the AD644 result in the lowest matched bias current available in a high speed monolithic FET op amp.
- 5. Low voltage noise  $(2\mu V p p)$  and high open loop gain enhance the AD644's performance as a precision op amp.
- 6. The high slew rate (13.0V/μs) and fast settling time to 0.01% (3.0μs) make the AD644 ideal for D/A, A/D, samplehold circuits and dual high speed integrators.
- 7. Low harmonic distortion (0.0015%) and low crosstalk (-124dB) make the AD644 an ideal choice for stereo audio applications.
- 8. The standard dual amplifier pin out allows the AD644 to replace lower performance duals without redesign.

# **SPECIFICATIONS** (typical @ +25°C and Vs = ±15V dc unless otherwise specified)

MODEL	AD644J	AD644K	AD644L	AD644S (AD644S/883B)
OPEN LOOP GAIN		· · · · ·		· · · · · · · · · · · · · · · · · · ·
$V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	30,000 min	50,000 min	••	**
$T_A = \min to \max, R_L = 2k\Omega$	20,000 min	40,000 min	**	•
OUTPUT CHARACTERISTICS				
Voltage @ $R_L = 2k\Omega$ , $T_A = min$ to max	±10V min (±12V typ)	•	•	•
Voltage @ $R_{L} = 10k\Omega$ , $T_{A} = min$ to max	±12V min (±13V tvp)	•	•	<b>`</b> •
Short Circuit Current	25mA	*	•	•
FREQUENCY RESPONSE				*
Unity Gain, Small Signal	2.0MHz	•	*	•
Full Power Response	200kHz	•	•	•
Slew Rate, Unity Gain	13.0V/us (8.0V/us min)	•	•	•
Total Harmonic Distortion, f = 1kHz	0.0015%	• .	•	•
INPUT OFFSET VOLTAGE <sup>2</sup>	2 0mV max	1.0mV max	0.5mV max	**
Input Offset Voltage T_:T_:-	3.5mV max	2.0mV max	1.0mV max	•
vs. Supply, $T_A = \min to max$	200µV/V max	$100\mu V/V max$	**	••
INPUT BIAS CURRENT				<u> </u>
Fither Innut <sup>3</sup>	10nA (75nA max)	10nA (35nA max)	**	**
Input Offset Current	10nA	5pA	**	
MATCHING CHARACTERISTICS <sup>4</sup>		-11		
Input Offeet Valtage	1.0mV mar	0.5mV max	0.25mV max	••
Input Offset Value of T	2.5mV max	2.0mV max	1.0 W max	•
Input Offset Voltage Imin - Imax	25 A max	25 A max	1.0mv max	•
Crosstalk	-124dB	*	•	•
INPUT IMPEDANCE	1110 H ( P	• •	<b>.</b>	
Differential	101252  6pF			
Common Mode	101232  3pF			
INPUT VOLTAGE RANGE				
Differential	±20V	•	•	•
Common Mode	±12V (±10V min)	•	•	•
Common Mode Rejection, V <sub>IN</sub> = ±10V	76dB min	80dB min	**	**
POWER SUPPLY				
Rated Performance	±15V	•	*	•
Operating	±(5 to 18)V	•	•	•
Quiescent Current	3.5mA (4.5mA max)	*	• · · · · · · · · · · · · · · · · · · ·	•
VOLTAGE NOISE				
0.1-10Hz	2μV p-p	•	•	. •
10Hz	35nV/ <del>VHz</del>	•	• '	•
100Hz	$22nV/\sqrt{Hz}$	• .	•	•
1kHz	18nV/VHz	•	•	• • •
10kHz	16nV/ <del>V</del> Hz	•	•	•
TEMPERATURE RANGE				
Operating, Rated Performance	0 to +70°C	•	•	-55°C to +125°C
Storage	-65°C to +150°C	•	•	*
DACKACINIC OPTIONIC	·····			
TO-00 Style (HO8R)	4064411	AD644KU	AD644111	4064451
10-77 Style (1108)		AD044KI	AD044LH	AD0445H

NOTES <sup>1</sup> The AD6445/883B is an AD644S which is inspected and processed to the requirements of MIL-STD-883, Level B. A complete listing of the tests is available on request.

of the tests is available on request. <sup>3</sup> Input Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}$ C. <sup>3</sup> Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at  $T_A = +25^{\circ}$ C. For higher temperatures, the current doubles every 10°C.

\*Specifications same as AD644J. \*\*Specifications same as AD644K.

Specifications subject to change without notice.

<sup>6</sup>See Section 20 for package outline information.

<sup>4</sup> Matching is defined as the difference between parameters of the two amplifiers. <sup>5</sup> Defined as voltage between inputs, such that neither exceeds ±10V from ground.



OPERATIONAL AMPLIFIERS VOL. 1, 4-101



Figure 13. Large Signal Frequency Response



Figure 16. Total Harmonic Distortion vs. Frequency



a. Unity Gain Follower



Figure 21a. Unity Gain Follower Pulse Response (Large Signal)



Figure 22a. Unity Gain Inverter



Figure 14. Output Settling Time vs. Output Swing and Error (Circuit of Figure 23a)



Figure 17. Closed Loop Gain & Phase vs. Frequency



b. Follower with Gain = 10

Figure 19. T.H.D. Test Circuits



Figure 21b. Unity Gain Follower Pulse Response (Small Signal)



Figure 22b. Unity Gain Inverter Pulse Response (Large Signal)



Figure 15. Noise Spectral Density



Figure 18. Slew Rate vs. Error Signal



Figure 20. Crosstalk Test Circuit



Figure 21c. Unity Gain Follower



Figure 22c. Unity Gain Inverter Pulse Response (Small Signal)





Figure 23b. Settling Characteristic Detail

The fast settling time  $(3.0\mu s to 0.01\%$  for 20V p-p step) and low offset voltage make the AD644 an excellent choice as an output amplifier for current output D/A converters such as the AD7541. The upper trace of the oscilloscope photograph of Figure 23b shows the settling characteristics of the AD644. The lower trace represents the input to Figure 23a. The AD644 has been designed for fast settling to 0.01%, however, feedback components, circuit layout and circuit design must be carefully considered to obtain the optimum settling time.



Figure 24. Circuit for Driving a Large Capacitive Load



Transient Response  $R_L = 2k\Omega C_L = 500pF$ 

The circuit in Figure 24 employs a  $100\Omega$  isolation resistor which enables the amplifier to drive capacitive loads exceeding 500pF; the resistor effectively isolates the high frequency feedback from the load and stabilizes the circuit. Low frequency feedback is returned to the amplifier summing junction via the low pass filter formed by the  $100\Omega$  series resistor and the load capacitance,  $C_L$ .

The low input bias current (35pA), low noise, high slew rate and high bandwidth characteristics of the AD644 make it suitable for electrometer applications such as photodiode preamplifiers and picoampere current-to-voltage converters. The use of guarding techniques in printed circuit board layout and construction is critical for achieving the ultimate in low leakage performance that the AD644 can deliver. The input guarding scheme shown in Figure 25 will minimize leakage as much as possible. The same layout should be used on both sides of a double side board. The guard ring is connected to a low impedance potential at the same level as the inputs. High impedance signal lines should not be extended for any unnecessary length on a printed circuit; to minimize noise and leakage, such conductors should be replaced by rigid shielded cables.



Figure 25. Board Layout for Guarding Inputs

## INPUT PROTECTION

The AD644 is guaranteed for a maximum safe input potential equal to the power supply potential. The input stage design also allows differential input voltages of up to  $\pm 1$  volt while maintaining the full differential input resistance of  $10^{12} \Omega$ . This makes the AD644 suitable for comparator situations employing a direct connection to high impedance source.

Many instrumentation situations, such as flame detectors in gas chromatographs, involve measurement of low level currents from high-voltage sources. In such applications, a sensor fault condition may apply a very high potential to the input of the current-to-voltage converting amplifier. This possibility necessitates some form of input protection. Many electrometer type devices, especially CMOS designs, can require elaborate zener protection schemes which often compromise overall performance. The AD644 requires input protection only if the source is not current-limited, and as such is similar to many JFET-input designs. The failure mode would be overheating from excess current rather than voltage breakdown. If the source is not current-limited, all that is required is a resistor in series with the affected input terminal so that the maximum overload current is 1.0mA (for example,  $100k\Omega$  for a 100 voltoverload). This simple scheme will cause no significant reduction in performance and give complete overload protection. Figure 26 shows proper connections.



OPERATIONAL AMPLIFEIRS VOL. 1, 4-103



Figure 27a. AD644 Used as DAC Output Amplifiers



Figure 27b. Large Signal Response

			00	Z			
						÷	
	$\sum_{i=1}^{n}$						
*****	1.1.1				1		
	-+				1		
					- \		
/		5	Dav			IIIS	

# Figure 27c. Small Signal Response

Figure 27a illustrates the 10-bit digital-to-analog converter, AD7533, connected for bipolar operation. Since the digital input can accept bipolar numbers and  $V_{REF}$  can accept a bipolar analog input, the circuit can perform a 4-quadrant multiplying function. The photos exhibit the response to a step input at  $V_{REF}$ . Figure 27b is the large signal response and Figure 27c is the small signal response.

The output impedance of a CMOS DAC varies with the digital word thus changing the noise gain of the amplifier circuit. The effect will cause a nonlinearity the magnitude of which is dependent on the offset voltage of the amplifier. The AD644K with trimmed offset will minimize the effect. The Schottky protection diodes recommended for use with many older CMOS DACs are not required when using the AD644.

## **ACTIVE FILTERS**

Literature on active filter techniques and characteristics based on operational amplifiers is readily available. The successful application of an active filter however, depends on the component selection to achieve the desired performance. The AD644 is recommended for filters in medical, instrumentation, data acquisition and audio applications, because of its high gain bandwidth figure, symmetrical slewing, low noise, and low offset voltage. The state variable filter (Figure 28) is stable, easily tuned and is independent of circuit Q and gain. The use of the AD644 with its low input bias current simplifies the resistor (R3, R4) selection for the passband center frequency, circuit Q and voltage gain.





Figure 29. Sample and Hold Circuit

The sample and hold circuit, shown in Figure 29 is suitable for use with 8-bit A/D converters. The acquisition time using a 3900pF capacitor and fast CMOS SPST (ADG200) switch is  $15\mu s$ .

The droop rate is very low  $25 \times 10^{-9}$  V/µs due to the low input bias currents of the AD644. Care should be taken to minimize leakage paths. Leakages around the hold capacitor will increase the droop rate and degrade performance.



#### Figure 30. Wide Bandwidth Instrumentation Amplifier

The AD644 in the circuit of Figure 30 provides highly accurate signal conditioning with high frequency input signals. It provides an offset voltage drift of  $10\mu V/^{\circ}$  C, CMRR of 80dB over the range of dc to 10kHz and a bandwidth of 200kHz (-3dB) at 20V p-p output. The circuit of Figure 30 can be configured for a gain range of 1 to 1000 with a typical nonlinearity of 0.01% at a gain of 10.



# Ultra-Low Drift Dual BIFET Op Amp AD647

## FEATURES

Low Offset Voltage Drift Matched Offset Voltage Matched Offset Voltage Over Temperature Matched Bias Current Crosstalk -124dB at 1kHz Low Bias Current: 35pA max Warmed Up Low Offset Voltage: 250µV max Low Input Voltage Noise: 2µV p-p High Open Loop Gain: 108dB Low Quiescent Current: 2.8mA max Low Total Harmonic Distortion Standard Dual Amplifier Pin Out

# AD647 FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT DESCRIPTION

The AD647 is an ultra low drift dual JFET amplifier that combines high performance and convenience in a single package.

The AD647 uses the most advanced ion-implantation and laser wafer drift trimming technologies to achieve the highest performance currently available in a dual JFET. Ion-implantation permits the fabrication of matched JFETs on a monolithic bipolar chip. Laser wafer drift trimming trims both the initial offset voltage and its drift with temperature to provide offsets as low as  $100\mu V (250\mu V max)$  and drifts of  $2.5\mu V/^{\circ}C$ max.

In addition to outstanding individual amplifier performance, the AD647 offers guaranteed and tested matching performance on critical parameters such as offset voltage, offset voltage drift and bias currents.

This high level of performance makes the AD647 especially well suited for high precision instrumentation amplifier applications that previously would have required the costly selection and matching of space wasting single amplifiers.

The AD647 also offers high levels of performance for Digital to Analog Converter output amplifiers, and filtering applications.

The AD647 is offered in four performance grades, three commercial (the J, K, and L) and one military (the S). All are supplied in hermetically sealed 8-pin TO-99 packages.

### **PRODUCT HIGHLIGHTS**

- 1. The AD647 is guaranteed and tested to tight matching specifications to ensure high performance and to eliminate the selection and matching of single devices.
- 2. Laser wafer drift trimming reduces offset voltage and offset voltage drifts to  $250\mu$ V and  $2.5\mu$ V/°C max.
- 3. Voltage noise is guaranteed at 4µV p-p max (0.1 to 10Hz) on K, L and S grades.
- 4. Bias current (35pA K, L, S; 75pA J) is specified after five minutes of operation.
- 5. Total supply current is a low 2.8mA max.
- 6. High open loop gain ensures high linearity in precision instrumentation amplifier applications.
- 7. The standard dual amplifier pin out permits the direct substitution of the AD647 for lower performance devices.

# **SPECIFICATIONS** (typical @ +25°C and $V_S = \pm 15V$ dc unless otherwise specified)

MODEL	AD647JH	AD647KH	AD647LH	AD647SH(AD647SH/883B)1
OPEN LOOP GAIN				
$V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	100,000 min	250,000 min	**	**
$T_A = \min to \max$	100,000 min	250,000 min	••	
OUTPUT CHARACTERISTICS				
Voltage @ $R_I = 2k\Omega$ , $T_A = min to max$	±10V min (±12V typ)	•	•	*
Voltage @ $R_1 = 10k\Omega$ , $T_A = min to max$	±12V min (±13V typ)	•	• 11 to 1	•
Short Circuit Current	25mA	•		• .
FREQUENCY RESPONSE				
Unity Gain, Small Signal	1.0MHz	•	*	•
Full Power Response	50kHz	•	•	*
Slew Rate, Unity Gain	3.0V/µs	•	•	•
INPUT OFFSET VOLTAGE <sup>2</sup>	1.0mV max	0.5mV max	0.25mV max	**
vs. Temperature	10.0μV/°C max	5µV/°C max	$2.5\mu V/^{\circ}C max$	•
vs. Supply, $T_A = \min to \max$	$200\mu V/V max$	100µV/V max	**	**
INPUT BIAS CURRENT	····			
Fither Input <sup>3</sup>	10pA (75pA max)	10pA (35pA max)	**	**
Input Offset Current	5pA	2pA	**	••
MATCHING CHARACTERISTICS <sup>4</sup>			· · · · · · · · · · · · · · · · · · ·	•
Offset Voltage	1 0mV max	0.5mV may	0.25mV may	<b>**</b>
vs Temperature T · -T	100V/°C max	$5.0 \mu V/^{\circ} C$ max	$2.5 \mu V/^{\circ} C$ max	*
Input Bias Current	35nA max	25nA max	2.5µV/ C max	**
Crosstalk-1kHz 20V p-p	-124dB	*	•	•
Differential	10 <sup>12</sup> Oll6 - F	•	*	•
Common Mode	10 <sup>12</sup> Oll6pF	•	•	•
	10 341001			······································
INPUT VOLTAGE RANGE	12011			•
Common Mode	±20V	•	•	•
Common Mode Rejection Viv = ±10V	±10V min (±12V typ)	POd P min	**	**
	76dB min	800B mm		· · · · · · · · · · · · · · · · · · ·
POWER SUPPLY			2.	•
Rated Performance	±15V			
Operating	$\pm (5 \text{ to } 18)V$	•	•	•
Quiescent Current	2.8mA max			
VOLTAGE NOISE				
0.1-10Hz	2μV p-p	4µV p-p max	**	**
10Hz	70nV/ <del>/Hz</del>	•	:	•
100Hz	45nV/VHz			•
1kHz	3UnV/VHz			
10kHz	25nV/VHz			
TEMPERATURE RANGE				0
Operating, Rated Performance	0 to +70°C		•	-55°C to +125°C
Storage	-65°C to +150°C		*	· ·
PACKAGING OPTION <sup>6</sup>	)			
TO-99 Style (H08B)	AD6471H	AD647KH	AD647LH	AD647SH
10 // Style (1100B)	110077 J11		1100-11 1511	1100.001

NOTES

<sup>1</sup> The AD647SH/883B is an AD647SH which is inspected and

The ADD+7517003B is an ADD+751 WILSTD-883, Level B. A complete listing of the tests is available on request.
Input Offset Voltage specifications are guaranteed after 5 minutes of operation at T<sub>A</sub> = 425°C.
Bias current specifications are guaranteed maximum at either the specifications are guaranteed maximum at either

input after 5 minutes of operation at  $T_A = +25^{\circ}C$ . For higher temperatures, the current doubles every 10°C.

<sup>4</sup>Matching is defined as the difference between parameters of

the two amplifiers. <sup>5</sup> Defined as the maximum safe voltage between inputs, such that neither exceeds ±10V from ground.

<sup>6</sup>See Section 20 for package outline information.

\*Specifications same as AD647JH. \*\*Specifications same as AD647KH.

Specifications subject to change without notice.



Figure 1. Input Voltage Range vs. Supply Voltage



Figure 4. Quiescent Current vs. Supply Voltage



Figure 7. Input Bias Current vs. CMV



Figure 10. Open Loop Frequency Response



Figure 2. Output Voltage Swing vs. Supply Voltage



Figure 5. Input Bias Current vs. Supply Voltage



Figure 8. Input Offset Voltage Turn On Drift vs. Time



Figure 11. Open Loop Voltag Gain vs. Supply Voltage

# **Typical Characteristics**



Figure 3. Output Voltage Swing vs. Resistive Load



Temperature



Figure 9. Open Loop Gain vs. Temperature



Figure 12. Power Supply Rejection vs. Frequency

OPERATIONAL AMPLIFIERS VOL. 1, 4-107



Figure 13. Common Mode Rejection vs. Frequency



Figure 16. Total Harmonic Distortion vs. Frequency



a. Unity Gain Follower b. Fol Figure 19. T.H.D. Test Circuits



Figure 21a. Unity Gain Follower Pulse Response (Large Signal)



Figure 22a. Unity Gain Inverter



Figure 14. Large Signal Frequency Response



Figure 17. Input Noise Voltage Spectral Density



b. Follower with Gain = 10 Circuits



Figure 21b. Unity Gain Follower Pulse Response (Small Signal)



Figure 22b. Unity Gain Inverter Pulse Response (Large Signal)



OUTPUT SETTLING TIME - #

Figure 15. Output Settling Time vs. Output Swing and Error (Circuit of Figure 23)



Source Resistance



Figure 20. Crosstalk Test Circuit



Figure 21c. Unity Gain Follower



Figure 22c. Unity Gain Inverter Pulse Response (Small Signal)

VOL. I, 4-108 OPERATIONAL AMPLIFIERS

# APPLICATION NOTES

The AD647 is fully specified under actual operating conditions to insure high performance in any application, but there are some steps that will improve on even this high level of performance.

The bias current of a JFET amplifier doubles with every  $10^{\circ}$ C increase in junction temperature. Any heat source that can be eliminated or minimized will significantly improve bias current performance. To account for normal power dissipation, the largest contributor to chip self-heating, the bias currents of the AD647 are guaranteed fully warmed up with ±15V supplies. A decrease in supply voltage will decrease power consumption, resulting in a corresponding drop in bias currents.

Open loop gain and bias currents, to some extent, are affected by output loading. In applications where high linearity is essential, load impedance should be kept as high as possible to minimize degradation of open loop gain.

The outstanding ac and dc performance of the AD647 make it an ideal choice for critical instrumentation applications. In such applications, leakage paths, line losses and external noise sources should be considered in the layout of printed circuit boards. A guard ring surrounding the inputs and connected to a low impedance potential (at the same level as the inputs) should be placed on both sides of the circuit board. This will eliminate leakage paths that could degrade bias current performance. All signal paths should be shielded to minimize noise pick-up.



Figure 23. AD647 Used as DAC Output Amplifier

# A CMOS DAC AMPLIFIER

The output impedance of a CMOS DAC, such as the AD7541, varies with digital input code. This causes a corresponding variation in the noise gain of the DAC-amplifier combination. This noise gain modulation introduces a nonlinearity whose magnitude is dependent on the amount of offset voltage present.

Laser wafer drift trimming lowers the initial offset voltage and the offset voltage drift of the AD647, therefore minimizing the effect of this nonlinearity and its drift with temperature. This, in conjunction with the low bias current and high open loop gain, makes the AD647 ideal for DAC output amplifier applications.

#### THE AD647 USED WITH THE AD7546

Figure 24 shows the AD647 used with the AD7546 16-bit segment DAC. In this application, amplifier performance is critical to the overall performance of the AD7546. A1 is used as a dual precision buffer. Here the offset voltage match, low offset voltage and high open loop gain of the AD647 ensure monotonicity and high linearity over the entire operating temperature range. A2 serves a dual function: amplifier A is a Track and Hold circuit that deglitches the DAC output and amplifier B acts as an output amplifier. The performance of the amplifiers of A2 is crucial to the accuracy of the system. The errors of these amplifiers are added to the errors due strictly to DAC imperfections. For this reason great care should be used in the selection of these amplifiers. The matching characteristics, low bias current and low temperature coefficients of the AD647 make it ideal for this application.



Figure 24. AD647 Used with AD7546 16-Bit DAC

## **USING THE AD647 IN LOG AMPLIFIER APPLICATIONS**

Log amplifiers or log ratio amplifiers are useful in a wide range of analog computational applications, ranging from the simple linearization of exponential transducer outputs to the use of logarithms in computations involving multi-term products or arbitrary exponents. Log amps also facilitate the compression of wide ranging analog input signals into a range that can be easily handled using standard circuit techniques.

The picoamp level input current and low offset voltage of the AD647 make it suitable for wide dynamic range log amplifiers. Figure 27 is a schematic of a log ratio circuit employing the AD647 that can achieve less than 1% conformance error over 5 decades of current input, 1nA to  $100\mu$ A. For voltage inputs, the dynamic range is typically 50mV to 10V for 1% error, limited on the low end by the amplifiers' input offset voltage.





The conversion between current (or voltage) input and log output is accomplished by the base-emitter junctions of the dual transistor Q1. Assuming Q1 has  $\beta$ >100, which is the case for the specified transistor, the base-emitter voltage on side 1 is to a close approximation:

 $V_{BEA} = kT/q \ln I_1/I_{S1}$ 

This circuit is arranged to take the difference of the  $V_{BE}$ 's of Q1A and Q1B, thus producing an output voltage proportional to the log of the *ratio* of the inputs:

 $V_{OUT} = -K (V_{BE A} - V_{BE B}) = -\frac{KkT}{q} (\ln I_1 / I_{S1} - \ln I_2 / I_{S2})$  $V_{OUT} = -K kT/q \ln I_1 / I_2$ 

The scaling constant, K is set by R1 and  $R_{TC}$  to about 16, to produce a 1V change in output voltage per decade difference in input signals.  $R_{TC}$  is a special resistor with a +3500ppm/°C temperature coefficient, which makes K inversely proportional to temperature, compensating for the "T" in kT/q. The logratio transfer characteristic is therefore independent of temperature.

This particular log ratio circuit is free from the dynamic problems that plague many other log circuits. The -3dB bandwidth is 50kHz over the top 3 decades, 100nA to 100 $\mu$ A, and decreases smoothly at lower input levels. This circuit needs no additional frequency compensation for stable operation from input current sources, such as photodiodes, which may have 100pF of shunt capacitance. For larger input capacitances a 20pF integration capacitor around each amplifier will provide a smoother frequency response.

This log ratio amplifier can be readily adjusted for optimum accuracy by following this simple procedure. First, apply V1 = V2 = -10.00V and adjust "Balance" for  $V_{OUT}$  = 0.00V. Next apply V1 = -10.00V, V2 = -1.00V and adjust gain for  $V_{OUT}$  = +1.00V. Repeat this procedure until gain and balance readings are within 2mV of ideal values.

# **ACTIVE FILTERS**

In active low pass filtering applications the dc accuracy of the amplifiers used is critical to the performance of the filter circuits. DC error sources such as offset voltage and bias currents represent the largest individual contributors to output error. Offset voltages will be passed by the filtering network and may, depending on the design of the filter circuit, be amplified and generate unacceptable output offset voltages. In filter circuits for low frequency ranges large value resistors are used to generate the low pass filter function. Input bias currents passing through these resistors will generate an additional offset voltage that will also be passed to the output of the filter.

The use of the AD647 will minimize these error sources and, therefore, maximize filter accuracy. The wide variety of performance levels of the AD647 allows for just the amount of accuracy required for any given application.

## AD647 AS AN INSTRUMENTATION AMPLIFIER

The circuit shown in Figure 26 uses the AD647 to construct an ultra high precision instrumentation amplifier. In this type of application the matching characteristics of a monolithic dual amplifier are crucial to ensure high performance.



Figure 26. Precision FET Input Instrumentation Amplifier

The use of an AD647L as the input amplifier A1, guarantees maximum offset voltage of  $250\mu$ V, drift of  $2.5\mu$ V/°C and bias currents of 35pA. A2 serves two less critical functions in the amplifier and, therefore can be an AD647J. Amplifier À is an active data guard which increases ac CMRR and minimizes extraneous signal pickup and leakage. Amplifier B is the output amplifier of the instrumentation amplifier. To attain the precision available from this configuration, a great deal of care should be taken when selecting the external components. CMRR will depend on the matching of resistors R1, R2, R3, and R4. The gain drift performance of this circuit will be affected by the matching TC of the resistors used.



# Low Cost High Accuracy IC Op Amps

AD741 SERIES

# FEATURES

**Precision Input Characteristics** Low Vos: 0.5mV max (L) Low V<sub>os</sub> Drift:  $5\mu V/^{\circ}C \max (L)$ Low Ib: 50nA max (L) Low Ios: 5nA max (L) High CMRR: 90dB min (K, L) **High Output Capability**  $A_{ol} = 25,000 \text{ min}, 1 \text{k}\Omega \text{ load } (J, S)$ Tmin to Tmax  $V_0 = \pm 10V \text{ min}, 1k\Omega \text{ load } (J, S)$ 

## AD741 SERIES FUNCTIONAL DIAGRAMS



TOP VIEW

8-PIN MINI DIP TOP VIEW

#### **GENERAL DESCRIPTION**

The Analog Devices AD741 series are high performance monolithic operational amplifiers. All the devices feature full short circuit protection and internal compensation.

The Analog Devices AD741J, AD741K, AD741L and AD741S are specially tested and selected versions of the standard AD741 operational amplifier. Improved processing and additional electrical testing guarantee the user precision performance at a very low cost. The AD741J, K and L substantially increase overall accuracy over the standard AD741C by providing maximum limits on offset voltage drift and significantly reducing the errors due to offset voltage, bias current, offset current, voltage gain, power supply rejection, and common mode rejection. For example, the AD741L features maximum offset voltage drift of  $5\mu V/^{\circ}C$ , offset voltage of 0.5mV max, offset current of 5nA max, bias current of 50nA max, and a CMRR of 90dB min. The AD741S offers guaranteed performance over the extended temperature range of -55°C to +125°C, with max offset voltage drift of  $15\mu V/^{\circ}C$ , max offset voltage of 4mV, max offset current of 25nA, and a minimum CMRR of 80dB.

# HIGH OUTPUT CAPABILITY

Both the AD741J and AD741S offer the user the additional advantages of high guaranteed output current and gain at low values of load impedance. The AD741J guarantees a minimum gain of 25,000 swinging ±10V into a  $1k\Omega$  load from 0 to +70°C. The AD741S guarantees a minimum gain of 25,000 swinging  $\pm 10V$  into a 1k $\Omega$  load from -55°C to +125°C.

All devices feature full short circuit protection, high gain, high common mode range, and internal compensation. The AD7411, K and L are specified for operation from 0 to +70°C, and are available in both the TO-99 and mini-DIP packages. The AD741S is specified for operation from -55°C to +125°C, and is available in the TO-99 package.

# **SPECIFICATIONS** (typical @ +25°C and ±15V dc, unless otherwise specified)

	· · · · · · · · · · · · · · · · · · ·					····				
		AD741C			AD741			AD741J		
Model	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
$\begin{array}{l} \text{OPEN LOOP GAIN} \\ R_L = 1k\Omega, V_O = \pm 10V \\ R_L = 2k\Omega, V_O = \pm 10V \\ T_A = \min \text{ to max } R_L = 2k\Omega \end{array}$	20,000 15,000	200,000		50,000 25,000	200,000		50,000 25,000	200,000		V/V V/V V/V
OUTPUT CHARACTERISTICS Voltage @ $R_L = 1k\Omega$ , $T_A = min$ to max Voltage @ $R_L = 2k\Omega$ , $T_A = min$ to max Short Circuit Current	±10	±13 25		±10	±13 25		±10	±13 25		V V mA
FREQUENCY RESPONSE Unity Gain, Small Signal Full Power Response Slew Rate Transient Response (Unity Gain)		1 10 0.5			1 10 0.5			1 10 0.5		MHz kHz V/μs
Rise Time $C_L \leq 10^{\circ} \text{ p-p}$		0.3			0.3			0.3		μs
		5.0			5.0			3.0		%
INPUT OFFSET VOLTAGE Initial, $R_S \le 10k\Omega$ , Adj, to Zero $T_A = min to max$ Average vs. Temperature (Untrimmed) vs. Supply, $T_A = min to max$		1.0 1.0	6.0 7.5		1.0 1.0	5.0 6.0		1.0 30	3.0 4.0 20 100	mV mV μV/°C μV/V
INPUT OFFSET CURRENT Initial T <sub>A</sub> = min to max Average vs. Temperature	:	20 40	200 300		20 85	200 500		5 0.1	50 100	nA nA nA/°C
INPUT BIAS CURRENT Initial T <sub>A</sub> = min to max Average vs. Temperature		80 120	500 800	-	80 300	500 1,500		40 0.6	200 400	nA nA nA/°C
INPUT IMPEDANCE DIFFERENTIAL	0.3	2.0		0.3	2.0			1.0		мΩ
INPUT VOLTAGE RANGE <sup>1</sup> Differential, max Safe Common Mode, max Safe Common Mode Rejection, $R_S = \le 10k\Omega$ , $T_A = min to max$ ,	±12	±13		±12	±13		· ·	±15	±30	v v
$V_{IN} = \pm 12V$	70	90		70	90		80	90		dB
POWER SUPPLY Rated Performance Operating Power Supply Rejection Ratio Quiescent Current Power Consumption T <sub>A</sub> = min T <sub>A</sub> = max		±15 30 1.7 50	150 2.8 85		±15 30 1.7 50 60 45	150 2.8 85 100 75	±5	±15 2.2 50	±18 3.3 85	V V μV/V mA mW mW mW
TEMPERATURE RANGE Operating Rated Performance Storage	0 -65		+70 +150	-55 -65		+125 +150	0 -65		+70 +150	°c °c

NOTE <sup>1</sup>For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Specifications subject to change without notice.



Standard Nulling Offset Circuit

# **SPECIFICATIONS** (typical @ +25°C and ±15V dc, unless otherwise specified)

Model	Min '	AD741K Typ	Max	Min	AD741L Typ	Max	Min	AD741S Typ	Max	Units
OPEN LOOP GAIN $R_L = 1k\Omega, V_O = \pm 10V$ $R_L = 2k\Omega, V_O = \pm 10V$ $T_A = min \text{ to max } R_L = 2k\Omega$	50,000 25,000	200,000		50,000 25,000	200,000		50,000 25,000	200,000		V/V V/V V/V
OUTPUT CHARACTERISTICS Voltage @ $R_L = 1k\Omega$ , $T_A = min$ to max Voltage @ $R_L = 2k\Omega$ , $T_A = min$ to max Short Circuit Current	±10	±13 25		±10	±13 25		±10	±13 25		V V mA
FREQUENCY RESPONSE Unity Gain, Small Signal Full Power Response Slew Rate Transient Respone (Unity Gain)		1 10 0.5			1 10 0.5			1 10 0.5		MHz kHz V/μs
Rise Time Overshoot		0.3 5.0		5	0.3 5.0			0.3 5.0	•	μs %
INPUT OFFSET VOLTAGE Initial, $R_S \le 10k\Omega$ , Adj. to Zero $T_A = min to max$ Average vs. Temperature (Untrimmed) vs. Supply, $T_A = min to max$		0.5 6.0 5	2.0 3.0 15.0 15.0		0.2 2.0 5	0.5 1.0 5.0 15.0		1.0 6.0 30	2 4 15.0 100	mV mV μV/°C μV/V
INPUT OFFSET CURRENT Initial T <sub>A</sub> = min to max Average vs. Temperature		2 0.02	10 15 0.2		2 0.02	5 10 0.1		2.0.1	10 25 0.25	nA nA nA/°C
INPUT BIAS CURRENT Initial T <sub>A</sub> = min to max Average vs. Temperature		30 0.6	75 120 1.5		30 0.6	50 100 1.0		30 0.6	75 250 2.0	nA nA nA/°C
INPUT IMPEDANCE DIFFERENTIAL		2			2			2		MΩ
INPUT VOLTAGE RANGE <sup>1</sup> Differential, max Safe Common Mode max Safe Common Mode Rejection,		±30 ±15			±30 ±15			±30 ±15		V V
$V_{IN} = \pm 12V$	90	100		90	100		90	100		dB
POWER SUPPLY Rated Performance Operating Power Supply Rejection Ratio	±5	±15	±22	±5	±15	±22	±5	±15	±22	ν ν μν/ν
Quiescent Current Power Consumption T <sub>A</sub> = min T <sub>A</sub> = max		1.7 50	2.8 85		1.7 50	2.8 85		2.0 50 60 115	2.8 85 100 75	mA mW mW mW
TEMPERATURE RANGE Operating Rated Performance Storage	0 -65		+70 +150	0 -65		+70 +150	-55 -65		+125 +150	°C °C

NOTE

<sup>1</sup> For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage. Specifications subject to change without notice.

#### ORDERING GUIDE

Model	Temperature Range	Package <sup>1</sup>	Initial Off- Set Voltage		
AD741CN	0 to +70°C	MINI-DIP (N8A)	6,0mV		
AD741CH	0 to +70°C	TO-99	6.0mV		
AD741JN	0 to +70°C	MINI-DIP (N8A)	3.0mV		
AD741JH	0 to +70°C	TO-99	3.0mV		
AD741KN	0 to +70°C ·	MINI-DIP (N8A)	2.0mV		
AD741KH	0 to +70°C	TO-99	2.0mV		
AD741LN	0 to +70°C	MINI-DIP (N8A)	0.5mV		
AD741LH	0 to +70°C	TO-99	0.5mV		
AD741H	-55°C to +125°C	TO-99	5.0mV		
AD741SH	-55°C to +125°C	TO-99	2.0mV		
AD741SH/883B	$-55^{\circ}$ C to $+125^{\circ}$ C	TO-99	2.0mV		

<sup>1</sup>See Section 20 for package outline information.

## MIL-STANDARD-883

The AD741S and AD741 are available with screening to MIL-STD-883, Method 5004, Class B.

## ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings	AD741, J, K, L, S	AD741C
Supply Voltage	±22V	±18V
Internal Power Dissipation	500mW <sup>1</sup>	500mW
Differential Input Voltage	±30V	±30V
Input Voltage	±15V	±15V
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C
Lead Temperature (soldering, 60 seconds)	300°C	300°C
Output Short Circuit Duration	Indefinite <sup>2</sup>	Indefinite
NOTES		

<sup>1</sup> A a tring applies for case temperature to +125°C. Derate TO-99 linearity at 6.5mW<sup>2</sup>C for ambient temperatures above +70°C. <sup>2</sup> Rating applies for shorts to ground or either supply at case temperatures to +125°C or ambient temperatures to +75°C.

# **Typical Performance Curves**



Figure 1. Offset Current vs. Temperature



Figure 4. Open Loop Phase Response vs. Frequency



Figure 7. Input Noise Voltage vs. Frequency



Figure 10. Output Voltage Swing vs. Supply Voltage



Figure 2. Bias Current vs. Temperature



Figure 5. Common Mode Rejection vs. Frequency



Figure 8. Input Noise Current vs. Frequency



Figure 11. Output Voltage Swing vs. Load Resistance



Figure 3. Open Loop Gain vs. Frequency



Figure 6. Broad Band Noise vs. Source Resistance



Figure 9. Voltage Follower Large Signal Pulse Response



Figure 12. Output Voltage Swing vs. Frequency



# Wideband, Fast-Settling FET-Input Op Amp

# AD3554

#### FEATURES

Very High Slew Rate:  $1000V/\mu s$ Fast Settling: 150ns max to  $\pm 0.05\%$ Gain Bandwidth Product: 1.7GHz typical High Output Current: 100mA min @ V<sub>OUT</sub> = 10V Full Differential Input

# AD3554 FUNCTIONAL BLOCK DIAGRAM



## TO-3 STYLE BOTTOM VIEW

## PRODUCT DESCRIPTION

The AD3554 is a FET-input, hybrid operational amplifier that features an excellent combination of high slew rate, fast settling time and large gain-bandwidth product. The AD3554 has a full differential input with matched input FETs for low offset voltage.

The AD3554 can supply  $\pm 100$ mA at 10 volts. The slew rate is 1000V/µs minimum; 1200V/µs is typical. Settling time to  $\pm 0.05\%$  of final value is only 150ns when configured as a unity gain amplifier. The user can optimize the combination of bandwidth, slew rate, and settling time for a particular application by selecting the external compensation capacitor.

The AD3554 is recommended for any operational amplifier application where speed and bandwidth are important considerations. The high slew rate and fast settling time make the AD3554 an excellent choice for use in fast D/A converters, fast current amplifiers, integrators, waveform generators and multiplexer buffers.

The AD3554 is available in three versions: the "A" and "B" are specified over the  $-25^{\circ}$ C to  $+85^{\circ}$ C temperature range and "S" over the  $-55^{\circ}$ C to  $+125^{\circ}$ C operating temperature range. All devices are packaged in the hermetically-sealed TO-3 style metal can.

#### **PRODUCT HIGHLIGHTS**

- The high slew rate (1000V/µs min) and fast settling time to 0.01% (250ns max) make the AD3554 ideal for D/A, A/D, sample-hold circuits and high speed integrators.
- Laser trimming techniques reduce offset voltage to as low as 1mV max (AD3554B), thus eliminating the need for external nullling in many applications.
- 3. Very high gain-bandwidth product (1.7GHz typically at A = 1000) makes the AD3554 an ideal choice for high frequency amplifier applications.
- FET inputs result in a low bias current (50pA max, 10pA typ) in a high gain-bandwidth product operational amplifier.
- 5. Full differential input makes the AD3554 ideal for all standard operational amplifier applications such as high speed integrators, differentiators, high gain amplifiers, etc.
- 6. The 100mA at 10V output makes the AD3554 suitable for many applications that require high output power, such as cable drivers.

# **SPECIFICATIONS** (typical @ +25°C and V<sub>S</sub> = ±15V dc unless otherwise specified)

MODEL	AD3554A	AD3554B	AD35545
OPEN LOOP GAIN			
No Load	106dB (100dB min)	•	•
$R_L = 100\Omega$	96dB (90dB min)	*	•
OUTPUT CHARACTERISTICS			······
Voltage $@ I_0 = \pm 100 \text{mA}$	±11V (±10V min)	*	•
Output Resistance, Open Loop @ f = 10MHz	20Ω		
Current @ $V_0 = \pm 10V$	±125mA (±100mA min)	•	•
FREQUENCY RESPONSE			······································
Bandwidth (0dB, Small Signal, $C_{\rm E} = 0$ ) <sup>1</sup>	90MHz (70MHz min)	•	•
Gain-Bandwidth Product, $C_{\rm E} = 0.1$	,		
G = 10V/V	225MHz (150MHz min)	•	•
G = 100V/V	725MHz (425MHz min)	•	•
G = 1000 V/V	1700MHz (1000MHz min)	•	•
Full Power Bandwidth, $C_{\rm E} = 0$ , $V_{\rm O} = 20$ V n-n			
$R_{\rm r} = 100\Omega^{1}$	19MHz (16MHz min)	*	•
Slew Rate $C_{\rm D} = 0$ Vo = 20V p-p	Tylaniz (Tolaniz mini)		
$B_{r} = 100\Omega$	1200V/us (1000V/us min)	•	*
Settling Time <sup>1</sup> $A = -1$ to $\pm 1\%$	60me	•	•
to ±0.1%	120ne	•	•
to ±0.05%	140ns (150ns max)	*	•
to ±0.05%	200ns (250ns max)		•
INPUT OFFSET VOLTAGE	0.5mV (2.0mV max)	0.2mV(1.0mV max)	**
vs Temperature	$20\mu V l^{\circ}C$ (50 $\mu V l^{\circ}C$ max)	$8\mu V/^{\circ}C(15\mu V/^{\circ}Cmax)$	$12\mu V/^{\circ}C(25\mu V/^{\circ}Cmax)$
vs. Funder T min to may	$20\mu V/V (200\mu V/V mou)$	δμν/ C(15μν/ C max)	$12\mu v = C(25\mu v = C \max)$
vs. supply, IA = min to max	80μ V/V (300μ V/V max)		
INPUT BIAS CURRENT			
Either Input <sup>2</sup>	10pA (50pA max)	*	*
vs. Supply Voltage	1pA/V	*	•
INPUT IMPEDANCE			
Differential	$10^{11} \Omega \ _{2pF}$	•	*
Common' Mode	10 <sup>11</sup> Ω∥2pF	•	•
INPUT VOLTAGE RANGE			
Max Safe Input Voltage	±Vcc	•	•
Common Mode	$\pm ( V_{CC}  - 4)$	•	* · · · · · · · · · · · · · · · · · · ·
Common Mode Rejection, $V_{CM} = +7V - 10V$	78dB (44dB min)		*
POWER SURPLY			
POWER SUPPLY	+1537		•
Rated Performance	±15V		•
Operating	$\pm(5 \text{ to } 18)V$		•
Quiescent Current	28mA (45mA max)	· · · · · · · · · · · · · · · · · · ·	•
INPUT NOISE			
Voltage, f <sub>o</sub> = 1Hz	125nV/ <u>\/H</u> z (450nV/ <u>\/H</u> z max) <sup>1</sup>	•	*
f <sub>o</sub> = 10Hz	50nV/ <u>√Hz</u> (160nV/ <u>√H</u> z max) <sup>1</sup>	*	•
$f_0 = 100Hz$	$25 \text{nV} / \sqrt{\text{Hz}} (90 \text{nV} / \sqrt{\text{Hz}} \text{max})^1$	*	*
$f_o = 1 kHz$	15nV/√Hz (50nV/√Hz max) <sup>1</sup>	*	•
$f_o = 10 kHz$	$10 \text{nV} / \sqrt{\text{Hz}} (35 \text{nV} / \sqrt{\text{Hz}} \text{max})^1$	•	•
$f_o = 100 kHz$	$8nV/\sqrt{Hz} (25nV/\sqrt{Hz} max)^{1}$	2 S. 🕈	•
$f_0 = 1MHz$	$7 \text{nV} / \sqrt{\text{Hz}} (25 \text{nV} / \sqrt{\text{Hz}} \text{max})^1$	.*	• • • • • • • • • • • • • • • • • • •
$f_B = 0.3Hz$ to 10Hz	2μV, p-p (7μV, p-p max)	•	•
$f_B = 10Hz$ to 1MHz	$8\mu$ V, rms (25 $\mu$ V, rms max)	•	*
Current, $f_B = 3Hz$ to $10Hz$	45fA, p-p	•.	•
$f_B = 10Hz$ to $1MHz$	2pA, rms	*	*
TEMPERATURE RANGE			
Operating, Rated Performance	$-25^{\circ}$ C to $+85^{\circ}$ C	•	$+55^{\circ}C$ to $+125^{\circ}C$
Storage	-65°C to +150°C	•	*
PACKAGE OPTION <sup>3</sup> TO-3 Style (H08-C)	AD3554AH	4D35548H	40355451
		ADJJJTBII	חנייננעה

<sup>3</sup>See Section 20 for package outline information.

\*Specifications same as AD3554A. \*\*Specifications same as AD3554B.

Specifications subject to change without notice.

# NOTES <sup>1</sup>This parameter is guaranteed but not tested. This specification is established to a 90% confidence level. <sup>2</sup> Bias Current specifications are guaranteed maximum at either input at T<sub>A</sub> = +25°C. For higher temperatures, the current doubles every 10°C.

# **TYPICAL APPLICATION**



X10 Inverting Amplifier

# 

# Ultra Fast FET Operational Amplifier

# ADLH0032G/ADLH0032CG

## FEATURES

2nd Source; Replaces All LH0032G High Slew Rate;  $500V/\mu s$ Wide 70MHz Bandwidth Operation Guaranteed -55°C to +125°C (ADLH0032G) High Input Impedance of  $10^{12} \Omega$ 2mV Input Offset Voltage

# APPLICATIONS

High Speed DAC Comparators ADC and SHA Input Buffers High Speed Integrators Video Amplifiers

## GENERAL DESCRIPTION

The ADLH0032G and ADLH0032CG are high slew rate, high input impedance, differential operational amplifiers, suitable for numerous applications in high-speed signal processing. These second source devices are the same in every characteristic as other LH0032G/LH0032CG amplifiers, and thus are particularly suited for comparator applications due to their high allowable differential input capabilities (±15V), ease of output clamping, and high output drive capabilities.

Featuring a wide 70MHz bandwidth, high input impedance  $(10^{12} \Omega)$ , and high output drive capacity, the ADLH0032G and ADLH0032CG have already been designed into such applications as summing amplifiers in high-speed DACs, Buffer Amps in ADCs and high-speed SHAs, as well as other applications normally reserved for special purpose video amplifiers.

The ADLH0032G is guaranteed over the entire MIL temperature range from  $-55^{\circ}$ C to  $+125^{\circ}$ C, while the commercial grade ADLH0032CG is guaranteed from  $-25^{\circ}$ C to  $+85^{\circ}$ C. Both devices are packaged in a TO-8 metal can package. The ADLH0032G is available screened to MIL-883B requirements (see ordering guide).

### ADLH0032G/ADLH0032CG FUNCTIONAL BLOCK DIAGRAM



# BOTTOM VIEW







Figure 2. Output Short Circuit Protection

# **SPECIFICATIONS**

Model	ADL	H0032G, ADLH0032CG							
ABSOLUTE MAXIMUM RATINGS	<u> </u>								
Supply Voltage	±18V								
Power Dissipation	See C	haracteri	stic Curve	s					
Differential Input Voltage	±30V	•		-					
Input Voltage									
Operating Temperature Range	ADLH0032G -55°	2 to + 125	°c						
openning i emperature mange	ADLH0032CG -25°	$10 + 85^{\circ}$	c						
Storage Temperature Range	-65°	2 to +150	°c						
Lead Temperature (soldering, 10)	sec) 300°		U						
			100220			1 110022	<u></u>	+	
Damage at a s	Conditions		.n0032G		AD				
Parameter		min	гур	max	min	Тур	max	Units	
DC ELECTRICAL CHARACTERIS	TICS.					<u> </u>	ļ	<b></b>	
Input Offset Voltage*	$T_J = +25^{\circ}C$		2	5		5	15	mV	
				10		ļ	20		
Input Offset Current <sup>2</sup>	$T_J = +25^{\circ}C$		5	25		10	50	pA	
				25		ļ	5	nA	
Input Bias Current <sup>*</sup>	$T_{J} = +25^{\circ}C$		10	100		25	200	pA	
				50			15	nA	
Average Offset Voltage Drift			25	50		25	50	$\mu V/°C$	
Large Signal Voltage Gain	$V_{OUT} = \pm 10V$ , F = 1kHz,							1	
	$R_L = 1k\Omega, T_C = +25^{\circ}C$	60	70		60	70		dB	
	$V_{OUT} = \pm 10V, R_L = 1k\Omega,$		1 1				1		
	F = 1  kHz	57			57			dB	
Input Voltage Range		[ ±10	±12		±10	±12		l v	
Output Voltage Swing	$R_{\rm L} = 1 k \Omega$	±10	±13.5		±10	±13		v	
Power Supply Rejection Ratio	$\Delta V_{S} = \pm 10 V$	50	60		50	60		dB	
Common Mode Rejection Ratio	$\Delta V_{IN} = 10V$	50	60	/	50	60		dB	
Supply Current	$T_{C} = +25^{\circ}C$		18	20		20	22	mA	
AC ELECTRICAL CHARACTERIS								1	
Slew Rate	$A_{V} = \pm 1$ $\wedge V_{DV} = 20V$	350	500		350	500		V/us	
Settling Time									
to 1% of Final Value	$A_{\rm V} = -1$ $\Delta V_{\rm DV} = 20 V$		100			100		ns	
Settling Time	1, 2, 1, 2, 1, 20,							+	
to 0.1% of Final Value	$A_{\rm V} = -1$ $\Delta V_{\rm PV} = 20 V$		300	1		300		ns	
Small Signal Rise Time	$A_{V} = \pm 1$ , $\Delta V_{IN} = 1V$	+	8	20		8	20	ns	
Small Signal Delay Time	$A_V = +1, \Delta V_{IN} = 1V$		10	25		10	25	ns	
MTRE <sup>4</sup>			1			1	1	+	
Meantime Between Failures	$2.03 \times 10^{6}$ Hours		1						
	2.03 \ 10 Hours	+						<u> </u>	
PACKAGE OPTION <sup>°</sup>		· ·	H12A			H12A			

<sup>1</sup>These specifications apply for  $V_S = \pm 15V$  and  $-55^{\circ}C$  to  $+125^{\circ}C$  for the ADLH0032G and  $-25^{\circ}C$  to  $+85^{\circ}C$  for the ADLH0032CG.

<sup>2</sup> Due to high speed automatic test techniques employed these parameters are correlated to junction temperature. <sup>3</sup> These specifications apply for  $V_S = \pm 15V$ ,  $R_L = 1k\Omega$ ,  $T_C = \pm 25^{\circ}C$ .

<sup>4</sup>ADLH0032G/883 calculated per MIL-HNBK 217, Ground; Fixed; Temperature (Case) =  $70^{\circ}$ C.

<sup>5</sup>See Section 20 for package outline information.

<sup>6</sup> Refer to Package Type G = TO-8 Hermetically Sealed Can.

<sup>7</sup>Specifies processing to MIL-883B.

Specifications subject to change without notice.

# **ORDERING INFORMATION<sup>6</sup>**

Model ADLH0032CG ADLH0032G ADLH0032G/8837

**Temperature Range** -25°C to +85°C -55°C to +125°C -55°C to +125°C

# Applying the ADLH0032G/ADLH0032CG

## POWER SUPPLY DECOUPLING

The ADLH0032G/ADLH0032CG, like most high-speed circuits, are sensitive to stray capacitances and layout. Power supplies should be bypassed as near to  $\pm V$  (Pins 10 and 12) as possible, using low inductance capacitors such as  $0.01\mu$ F disc ceramics. Components for compensation should also be located close to the appropriate pins to reduce stray capacitances. A large ground plane area for low-impedance ground paths is highly recommended.

#### HEAT SINKING

The ADLH0032G/ADLH0032CG are specified for operation without any heat sink. Since internal power dissipation does create a significant temperature rise, improved bias current performance can be achieved by using a small heat sink such as the Thermalloy 2241 or equivalent. Since the case of the ADLH0032G/ADLH0032CG has no internal connection, it may be electrically connected to the heat sink. This, however, will affect the stray capacitances to all pins, therefore requiring adjustment of all circuit compensation values.

#### INPUT CAPACITANCE

## Inverting Input:

For optimum performance, the inverting input should be compensated by a small capacitance, around 10pF, across the feedback resistor. This is because the 5pF input capacitance may cause significant time constants with high-value resistors. The capacitor value may be changed somewhat depending on the effects of layout and closed loop gain.

#### Noninverting Input:

To divert leakage currents away from the noninverting input and to reduce the effective input capacitance, it is desirable to bootstrap the case and/or a guard conductor to the inverting input. The resulting input capacitance of a unity gain follower configured this way will be less than 1 picofarad.

## TYPICAL APPLICATIONS



Figure 3. DC to Video Log Amplifier



Figure 4. High Impedance, High Speed Comparator



Figure 5. Current Mode Multiplexer



Figure 6. Unity Gain Follower



Figure 7. High Speed Sample and Hold

**OPERATIONAL AMPLIFIERS VOL. 1, 4-119** 

# **Typical Performance Curves**





# High Speed Buffer Amplifiers ADLH0033G/ADLH0033CG

## FEATURES

2nd Source – Replaces All LH0033G Series Wide Bandwidth – dc to 100MHz High Slew Rate – 1500V/ $\mu$ s Operates on Single or Dual Power Supplies Operation Guaranteed –55°C to +125°C (ADLH0033G) High 10<sup>11</sup>  $\Omega$  Input Impedance

# APPLICATIONS

High-Speed Line Drivers Video Impedance Transformation High-Speed A/D Input Buffers Nuclear Instrumentation Amplifiers Coaxial Cable Drive

#### **GENERAL DESCRIPTION**

The ADLH0033G and ADLH0033CG are superhigh speed (1500V/ $\mu$ s slew rate) and high input impedance (10<sup>11</sup>  $\Omega$ ) buffer amplifiers, designed to replace all LH0033 series amplifiers in applications such as high-speed line drivers or as high impedance buffers for fast A/D converters and comparators.

The ADLH0033G and ADLH0033CG are rated for operation over the voltage range of  $\pm 5V$  to  $\pm 20V$ . The ADLH0033G is guaranteed over the temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C, while the commercial grade ADLH0033CG is guaranteed over the range of  $-25^{\circ}$ C to  $+85^{\circ}$ C.

Guaranteed operation over temperature of the ADLH0033G is achieved by using specially selected junction FET's and the latest state-of-the-art laser trimming techniques. They are available in the industry standard 12 pin TO-8 metal can. Screening to the requirements of MIL-883B is available.

# **OPERATION WITHIN AN OP AMP LOOP**

When using the ADLH0033G/ADLH0033CG as a current booster or isolation buffer with op amps such as LH0032, 118, 741, etc., an isolation resistor of at least  $47\Omega$  must be



Figure 1. Offset Adjustment

ADLH0033G/ADLH0033CG FUNCTIONAL BLOCK DIAGRAM



### **TO-8 PACKAGE**

used between the op amp's output and the input of the ADLH0033G.

## HEAT SINKING

To assure maximum output drive capability of the ADLH0033G/ADLH0033CG over temperature, heat sinks should be used. The cases are electrically isolated from the circuit and thus may be connected to system grounds.

## POWER SUPPLY BYPASSING

To prevent oscillation, power supply bypassing is recommended. Use low-inductance ceramic disc caps, keeping lead lengths as short as possible (1/4" to 1/2" max from device package), connected between ground plane and each supply lead. Use one or two  $0.1\mu\text{F}$  caps in parallel with a  $4.7\mu\text{F}$  tantalum for best results.



Figure 2. Short Circuit Protection Using Current Limiting Resistors (RLIM)

# **SPECIFICATIONS**

	ADLH0033G	ADLH00	33CG					· · · · ·	
ABSOLUTE MAXIMUM RATI	NGS								
Supply Voltage (V+ - V-)	40V								
Maximum Power Dissipation	(see curves) 1.5W								
Maximum Junction Temper	ature 175°C								
Input Voltage	Equal t	o Supplies							
Continuous Output Current	±100m	A							
Peak Output Current +250mA									
$-25^{\circ}$ Charles of the theorem in the theorem is									
	DI H0033CG -25°C	$10 + 85^{\circ}C$							
Storage Temperature Range	-65°C	$t_0 \pm 150^{\circ}C$				· · ·			
Lead Temperature (Solderin	(7, 10 sec.) 300°C	10 150 0							
Ecau remperature (Solderm	g, 10 sec.) 500 C							-	
		ADL	H0033G		AD	LH00330	CG	<u> </u>	
Parameter	Conditions	min	typ	max	min	typ	max	Units	
DC ELECTRICAL CHARACT	ERISTICS								
Input Bias Current	$T_{\rm C} = 25^{\circ} {\rm C}^2$		0.1			0.15		nA	
	-(,			10			5	nA	
Input Impedance	$R_L = 1k\Omega$	1010	1011		10 <sup>10</sup>	1011		Ω	
Voltage Gain	$V_{IN} = 1V \text{ rms}, f = 1kHz,$	0.97	0.98	1.0	0.96	0.98	1.0	V/V	
5	$R_{L} = 1k\Omega, R_{S} = 100k\Omega$						1		
Output Offset Voltage	$R_{s} = 100 k\Omega, T_{C} = 25 C$	1	5	10		12	20	mV	
	$R_{s} = 100 k\Omega$			15			25	mV	
Output Offset Voltage TC	$B_{c} = 100 k \Omega -55^{\circ} C \leq T_{c} \leq 125^{\circ} C$		50	100		50	100	μV/°C	
Output Impedance	$V_{\rm tyr} = 1V$ rms f = 1kHz		6	10		6	10	Ω	
Output impedance	$R_0 = 100k\Omega$ R <sub>i</sub> = 1kΩ		Ŭ			-	1	1	
Output Voltage Swing	$R_{\rm r} = 110$	+12	+13		+12	+13		l v	
Output voltage Swing	$R_{\rm L} = 1000$ T = 25°C	+0	-15		+0			l v	
	$K_{L} = 10032, 1C = 23 C$		<u>د</u>		-/	6		V n-n	
	$v_{S} = \pm 5v$ , $\kappa_{L} = 1\kappa_{S2}$						Į		
Supply Current	$V_{IN} = 0V, V_S = \pm 15V$	1	20	22		21	24	mA	
	$V_{S} = \pm 5V$	· · .	18			18		mA	
Power Consumption	$V_{IN} = 0V, V_S = \pm 15V$	1.1	600	660		630	720	mW	
	$V_S = \pm 5V$		180			180		mW	
AC ELECTRICAL CHARACT	ERISTICS ( $T_C = 25^{\circ}C$ , $V_S = \pm 15V$ ,	R <sub>S</sub> = 50Ω,	$R_L = 1kS$	2)					
Slew Rate	$V_{IN} = \pm 10V$	1000	1500		1000	1400		V/μs	
Bandwidth	$V_{\rm INI} = 1 V  \rm rms$		100			100	1	MHz	
Phase Nonlinearity	BW = 1 to 20MHz		2			ż		Degrees	
Rise Time	$\Delta V_{\rm ev} = 0.5 V$		29			3.2	ļ	ns	
Propagation Delay	$\Delta V_{\rm DV} = 0.5 V$		12			1.5		ns	
Harmonic Distortion	$f > 1kH_7$		<01			<0.1		%	
						L	L	<u> </u>	
MTBF <sup>3</sup>									
Meantime Between Failure	5.5 × 10° hours								
PACKAGE OPTION <sup>4</sup>	H12A								

<sup>1</sup> Unless otherwise specified, these specifications apply for +15V applied to pins 1 and 12, -15V

applied to pins 9 and 10, and pin 6 connected to pin 7. <sup>3</sup>Unless otherwise noted, specifications apply over a temperature range, -55°C<T<sub>C</sub><+125°C for the ADLH0033G, and -25°C<T<sub>C</sub><+85°C for the ADLH0033CG. Typical values shown

ORDERING INFORMATION

**Temperature Range** Model -25°C to +85°C -55°C to +125°C ADLH0033CG ADLH0033G -55°C to +125°C ADLH0033G/8835

are for  $T_C = 25^{\circ}$ C. <sup>3</sup>ADLH0033G/883 calculated per Mil Handbook 217. Ground: Fixed; Temperature (case) = 70°C. <sup>5</sup>See Section 20 for package outline information.

<sup>5</sup> Specifies processing to MIL-883B.

Specifications subject to change without notice.

# Applying the ADLH0033G/ADLH0033CG

## LAYOUT CONSIDERATIONS

As is the case with any high-speed design, proper layout is critical to avoid the introduction of unnecessary errors due to high-frequency coupling, stray capacitance, and the like.

Large ground planes should be used whenever possible to provide a low resistance, low inductance circuit path, as well as shielding the effects of high-frequency coupling. Sockets should be avoided, as the increased inter-lead capacitance can degrade bandwidth. Input and output connections should be kept as short as practical.

# OFFSET ADJUSTMENT

The ADLH0033G/ADLH0033CG are factory trimmed for output voltage offsets well within the guaranteed limits, thereby eliminating the need to calibrate each device individually. To use this feature, simply connect Pin 6 (OFFSET PRESET) to Pin 7 (OFFSET ADJUST).

When it is desirable to eliminate any errors due to output offsets, the circuit of Figure 1 may be used to adjust these errors to zero.

# SHORT CIRCUIT PROTECTION

The circuit of Figure 2 is used to protect the ADLH0033G/ ADLH0033CG from short circuits on the output. The value of  $R_{LIM}$  is determined by the following:

$$R_{LIM} \cong \frac{V^+}{I_{sc}} = \frac{V^-}{I_{sc}}$$

Where  $I_{sc}$  = Output Current under short circuit conditions  $\leq 100$  mA.

Note that output voltage swing will also be somewhat limited in this configuration, however, decoupling of Pins 1 and 9 through disc type capacitors to ground as shown in Figure 2 will restore full output swing and slew rate.

#### **OPERATION WITH ASYMMETRICAL SUPPLIES**

Since Symmetrical Power Supplies may not always be desirable or available, the ADLH0033G/ADLH0033CG is designed to operate on Asymmetrical Supplies. This causes an apparent output offset; however, this is because of the amplifier's gain of less than unity. To accurately predict the output voltage shift due to Asymmetrical Supplies, use the following formula:

$$A_{VO} \cong (1 - A_V) \frac{(V + - V -)}{2} = 0.005 (V + - V -)$$

Where A<sub>V</sub> = No Load Voltage Gain, typically 0.99 V+ = Positive Supply Voltage V- = Negative Supply Voltage

Of course, these apparent offsets may be adjusted to zero by using the circuit shown in Figure 1, OFFSET ADJUSTMENT.

# CAPACITIVE LOADING

The ADLH0033G/ADLH0033CG have been designed to drive capacitive loads of several thousand picofarads (such as coaxial cable) without oscillation. In these applications, peak current resulting from ( $C \times dv/dt$ ) should be limited below the absolute maximum peak current rating of ±250mA.

Also, power dissipation due to driving capacitive loads plus standby power should be kept below the total power rating of 1.5W.

1











Figure 5. High Speed Peak Detector



Figure 6. High Speed Shield/Line Driver

# **Typical Performance Curves**



10V ٩ Vs = ±15V INPUT BIAS CURRENT 100 Vs = 15V 0.01 0.00 100 50 125 0 25 75 TEMPERATURE - °C



Power Dissipation vs Temperature



Supply Current vs Supply Voltage





Input Bias Current vs Temperature



Output Voltage vs Supply Voltage



Rise and Fall Time vs Temperature





40

35

30

25

20

15 10

5

100

AV

50

PHASE LAG – Degree

Frequency Response

10.0 20.0



# FEATURES

Ten Times More Gain Than Other OP-07 Devices (3.0M min) Ultra-Low Offset Voltage: 10μV Ultra-Low Offset Voltage Drift: 0.2μV/°C Ultra-Stable vs. Time: 0.2μV/month Ultra-Low Noise: 0.35μV p-p No External Components Required Monolithic Construction High Common Mode Input Range: ±14.0V Wide Power Supply Voltage Range: ±3V to ±18V Fits 725, 108A/308A, 741 Sockets

# Ultra-Low Offset Voltage Op Amp AD OP-07

## AD OP-07 FUNCTIONAL BLOCK DIAGRAM





# **PRODUCT DESCRIPTION**

The AD OP-07 is an improved version of the industry-standard OP-07 precision operational amplifier. A guaranteed minimum open-loop voltage gain of 3,000,000 (AD OP-07A) represents an order of magnitude improvement over older designs; this affords increased accuracy in high closed loop gain applications. Input offset voltages as low as  $10\mu$ V, bias currents of 0.7nA, internal compensation and device protection eliminate the need for external components and adjustments. An input offset voltage temperature coefficient of  $0.2\mu$ V/°C and long-term stability of  $0.2\mu$ V/month eliminate recalibration or loss of initial accuracy.

A true differential operational amplifier, the AD OP-07 has a high common mode input voltage range ( $\pm 14V$ ) high common mode rejection ratio (up to 126dB) and high differential input impedance ( $50M\Omega$ ); these features combine to assure high accuracy in noninverting configurations. Such applications include instrumentation amplifiers, where the increased openloop gain maintains high linearity at high closed-loop gains.

The AD OP-07 is available in five performance grades. The AD OP-07E, AD OP-07C and AD OP-07D are specified for operation over the 0 to  $+70^{\circ}$ C temperature range, while the AD OP-07A and AD OP-07 are specified for  $-55^{\circ}$ C to  $+125^{\circ}$ C operation. Processing to the requirements of MIL-STD-883, Class B, is available on the AD OP-07 and AD OP-07A. All devices are packaged in TO-99 hermetically-scaled metal cans.

## PRODUCT HIGHLIGHTS

- 1. Increased open-loop voltage gain (3.0 million, min) results in better accuracy and linearity in high closed-loop gain applications.
- 2. Ultra-low offset voltage and offset voltage drift, combined with low input bias currents, allow the AD OP-07 to maintain high accuracy over the entire operating temperature range.
- 3. Internal frequency compensation, ultra-low input offset voltage and full device protection eliminate the need for additional components. This reduces circuit size and complexity and increases reliability.
- 4. High input impedances, large common mode input voltage range and high common mode rejection ratio make the AD OP-07 ideal for noninverting and differential instrumentation applications.
- 5. Monolithic construction along with advanced circuit design and processing techniques result in low cost.
- The input offset voltage is trimmed at the wafer stage. Unmounted chips are available for hybrid circuit applications.

MODEL		AD OP-07E				AD OP-07	:		AD OP-071	)
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX
OPEN LOOP GAIN	A <sub>VO</sub>	2,000	5,000		1,200	4,000		1,200	4,000	
		1,800	4,500		300	4,000		1,000 300	4,000 1.000	
OUTPUT CHARACTERISTICS		<u> </u>								
Maximum Output Swing	VOM	±12.5	±13.0		±12.0	±13.0		±12.0	±13.0	
-		±12.0	±12.8		±11.5	±12.8		±11.5	±12.8	
		±10.5	±12.0			±12.0				
		±12.0	±12.6		±11.0	±12.6		±11.0	±12.6	
Open-Loop Output Resistance	RO		60			60			60	
FREQUENCY RESPONSE					1					
Closed Loop Bandwidth	BW		0.6			0.6			0.6	
Slew Rate	SR		0.17		· .	0.17			0.17	
INPUT OFFSET VOLTAGE				_					· · · · ·	
Initial	vos		30	75		60	150		60	150
A division Bango			45	130		85	250		85	250
Augustment Kange			14		ļ	<u>-</u> 4	() · · · ·		14	() ()
No External Trim	TCVos	ļ	0.3	1.3	l	0.5	(Note 3) 1.8		0.7	(Note 3) 2.5
With External Trim	TCVOSN		0.3	1.3		0.4	1.6		0.7	2.5
							(Note 3)			(Note 3)
Long Term Stability	V <sub>OS</sub> /Time		0.3	1.5		0.4	2.0		0.5	3.0
INPUT OFFSET CURRENT										
Initial	los		0.5	3.8		0.8	6.0		0.8	6.0
		·	0.9	5.3		1.6	8.0		1.6	8.0
Average Drift	TCIOS	[ .	8 (Not	e 3) <sup>35</sup>	Į	12 (Note	e 3) <sup>50</sup>		12 (Not	e 3) 50
INPUT BIAS CURRENT						·····				
Initial	I <sub>B</sub>		±1.2	±4.0		±1.8	±7.0		±2.0	±12
		1	±1.5	±5.5	1	±2.2	±9.0		±3.0	±14
Average Drift	TCIB	1	13 (Not	e 3) <sup>35</sup>		18 (Note	50 3)		(Not	e_3) <sup>50</sup>
INPUT RESISTANCE										
Differential	RIN	15	50		8	33		7	31	
Common Mode	R <sub>IN</sub> CM		160			120			120	
INPUT NOISE		1								
Voltage	en p-p		0.35	0.6		0.38	0.65		0.38	0.65
Voltage Density	en		10.3	18.0	1	10.5	20.0		10.5	20.0
		1	10.0	13.0	1	10.2	13.5		10.2	13.5
Guarant		1	9.6	. 11.0		9.8	11.5		9.8	11.5
Current	in p-p	1 1	14	30	1	15	30	1	15	33

Long Term Stability	V <sub>OS</sub> /Time		0.3	1.5		0.4	2.0		0.5	3.0
INPUT OFFSET CURRENT								Î		
Initial	los		0.5	3.8		0.8	6.0		0.8	6.0
	-		0.9	5.3		1.6	8.0		1.6	8.0
Average Drift	TCIOS		8 (Note 3) <sup>35</sup>		<sup>12</sup> (Note 3) <sup>50</sup>			(Note 3) 50		
INPUT BIAS CURRENT								1		
Initial	IB.		±1.2	±4.0	1997 - 19	±1.8	±7.0		±2.0	±12
			±1.5	±5.5	1	±2.2	±9.0	· ·	±3.0	±14
Average Drift	TCIB		13 (Note	$(35)^{35}$		18 (Note	50 2 3)		(Note	$(2.3)^{50}$
INPUT RESISTANCE										
Differential	R <sub>IN</sub>	15	50		8	33		7	31	
Common Mode	R <sub>IN</sub> CM		160			120			120	
INPUT NOISE										
Voltage	en p-p		0.35	0.6		0.38	0.65		0.38	0.65
Voltage Density	en		10.3	18.0	1	10.5	20.0		10.5	20.0
			10.0	13.0	1	10.2	13.5	1	10.2	13.5
			9.6	11.0		9.8	11.5		9.8	11.5
Current	i <sub>n</sub> p-p		14	30		15	35	1	15	35
Current Density	i <sub>n</sub>		0.32	0.80		0.35	0.90		0.35	0.90
			0.14	0.23	1	0.15	0.27	1	0.15	0.27
			0.12	0.17		0.13	0.18		0.13	0.18
INPUT VOLTAGE RANGE	CHUR	+12.0	+14.0		+12.0			1120	+14.0	
Common Mode	CMVR	±13.0	±14.0		±13.0	±14.0		+12.0	±14.0	
Common Mode Principan Batio	CMPP	106	123	<b>*</b> .	100	120		04	±13.5	
common mode rejection ratio	CMRR	103	123		97	120		94	106	
POWER SUPPLY								+		
Current, Quiescent	lo		3.0	4.0	1	3.5	5.0	1	3.5	5.0
Power Consumption	Pn		90	120	1	105	150		105	150
	Б		6.0	8.4	1	6.0	8.4		6.0	8.4
Rejection Ratio	PSRR	94	107		90	104		90	104	
		90	104		86	100		86	100	
OPERATING TEMPERATURE										
RANGE	T <sub>min</sub> , T <sub>max</sub>	0		+70	0		+70	0		+70
PACKAGE OPTION <sup>5</sup>										
TO-99 Style - (H08B)		AD OP-07EH		AD OP-07CH			AD OP-07DH			
Mini-Dip – (N8A)		AD OP-07EN			AD OP-07CN			AD OP-07DN		
								· ·		
NOTES:										
<sup>4</sup> The AD OP-07A and AD OP-07 are ava	ulable processes	d to MIL-ST	D-883, Class I	B. Order AD	OP-07AH-883	B or AD OP-0	7H-883B.			

<sup>a</sup> Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. Additionally, AD OP-07A offset voltage is measured five minutes after power supply application at 25°C, -55°C and +125°C.
<sup>b</sup> Parameter is not 100% tested; 90% of units meet this specification.
<sup>c</sup> Long Term Input Offset Voltage Stability refers to the averaged trend line of VOS vs. Time over extended periods of time and is extrapolated from high temperature test data. Excluding the initial hour of operation, changes in VOS during the first 30 operating days are typically. 2.3 µV – Parameter is not 100% tested: 90% of units meet this specification.
<sup>b</sup> See Section 20 for package outline information.

Specifications subject to change without notice.
AD OP-07A	1		AD OP-071				
MIN	TYP	MAX	MIN	TYP	MAX	TEST CONDITIONS	UNITS
3,000 2,000 300	5,000 4,000 1,000		2,000 1,500 300	5,000 4,000 1,000		$\begin{array}{l} R_L \ge 2k\Omega, V_O = \pm 10V \\ R_L \ge 2k\Omega, V_O = \pm 10V, T_{min} \text{ to } T_{max} \\ R_L \ge 500\Omega, V_O = \pm 0.5V, V_S = \pm 3V \end{array}$	V/mV V/mV V/mV
$\pm 12.5$ $\pm 12.0$ $\pm 10.5$ $\pm 12.0$	±13.0 ±12.8 ±12.0 ±12.6 60		±12.5 ±12.0 ±10.5 ±12.0	±13.0 ±12.8 ±12.0 ±12.6 60		$ \begin{array}{l} R_L \geqslant 10 k \Omega \\ R_L \geqslant 2 k \Omega \\ R_L \geqslant 1 k \Omega \\ R_L \geqslant 2 k \Omega, \ T_{min} \text{ to } T_{max} \\ V_O = 0, \ I_O = 0 \end{array} $	V V V V Ω
	0.6 0.17			0.6 0.17		$A_{VCL} = +1.0$ R <sub>L</sub> $\ge 2k$	MHz V/μs
	10 25 ±4	25 60		30 - 60 ±4	75 200	Note 2 Note 2, $T_{min}$ to $T_{max}$ $R_p = 20k\Omega$	μV μV mV
	0.2 0.2	0.6 0.6		0.3 0.3	1.3 1.3	$T_{min}$ to $T_{max}$ Rp = 20k $\Omega$ , $T_{min}$ to $T_{max}$	μV/°C μV/°C
	0.2	1.0		0.2	1.0	Note 4	μV/Month
	0.3 0.8 5	2.0 4.0 25		0.4 1.2 8	2.8 5.6 50	T <sub>min</sub> to T <sub>max</sub> T <sub>min</sub> to T <sub>max</sub>	nA nA pA/°C
	±0.7 ±1.0 8	±2.0 ±4.0 25		±1.0 ±2.0 13	±3.0 ±6.0 50	T <sub>min</sub> to T <sub>max</sub> T <sub>min</sub> to T <sub>max</sub>	nA nA pA/°C
30	80 200		20	60 200			ΜΩ GΩ
	0.35 10.3 10.0 9.6 14 0.32 0.14 0.12	0.6 18.0 13.0 11.0 30 0.80 0.23 0.17		0.35 10.3 10.0 9.6 14 0.32 0.14 0.12	0.6 18.0 13.0 11.0 30 0.80 0.23 0.17	0.1Hz to 10Hz, Note 3 $f_O = 10Hz$ , Note 3 $f_O = 100Hz$ , Note 3 $f_O = 1kHz$ , Note 3 0.1Hz to 10Hz, Note 3 $f_O = 10Hz$ , Note 3 $f_O = 100Hz$ , Note 3 $f_O = 1kHz$ , Note 3	
±13.0 ±13.0 110 106	±14.0 ±13.5 126 123		±13.0 ±13.0 110 106	±14.0 ±13.5 126 123		T <sub>min</sub> to T <sub>max</sub> V <sub>CM</sub> = ±CMVR V <sub>CM</sub> = ±CMVR, T <sub>min</sub> to T <sub>max</sub>	V V dB dB
100 94	3.0 90 6.0 110 106	4.0 120 8.4	100 94	3.0 90 6.0 110 106	4.0 120 8.4		mA mW mW dB dB
-55		+125	-55		+125		°c
	AD OP-0	D7AH		AD OP-0	7H		

4

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage±22V	Storage Temperature Range65°C to +150°C
Internal Power Dissipation (Note 1)	Operating Temperature Range
Differential Input Voltage±30V	OP-07A, OP-07
Input Voltage (Note 2)	OP-07E, OP-07C, OP-07D 0 to +70°C
Output Short Circuit Duration Indefinite	Lead Temperature Range (Soldering, 60sec) 300°C

#### NOTES:

Note 1: Maximum package power dissipation vs. ambient temperature.

	Maximum Ambient	Derate Above Maximum
Package Type	Temperature for Rating	Ambient Temperature
TO-99 (H)	80°C	7.1mW/°C

Note 2: For supply voltages less than  $\pm 22$ V, the absolute maximum input voltage is equal to the supply voltage.



SEE NOISE PHOTO, NEXT PAGE





c

Offset Voltage Test Circuit



Burn-In Circuit

### Applying the AD OP-07

The AD OP-07 may be directly substituted for other OP-07's as well as 725, 108/208/308, 108A/208A/308A, 714, OP-05 or LM11 devices, with or without removal of external frequency compensation or offset nulling components. If used to replace 741 devices, offset nulling components must be re-



Figure 1. Optional Offset Nulling Circuit and Power Supply Bypassing

moved (or referenced to  $+V_S$ ). Input offset voltage of the AD OP-07 is very low, but if additional nulling is required, the circuit shown in Figure 1 is recommended.

The AD OP-07 provides stable operation with load capacitances up to 500pF and  $\pm 10V$  swings; larger capacitances should be decoupled with 50 $\Omega$  resistor.

Stray thermoelectric voltages generated by dissimilar metals (thermocouples) at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.

Although the AD OP-07 features high power supply rejection, the effects of noise on the power supplies may be minimized by bypassing the power supplies as close to pins 4 and 7 of the AD OP-07 as possible, to load ground with a good-quality  $0.01\mu$ F ceramic capacitor as shown in Figure 1.



to Output) ad to Input)

5mV/DIV (Referred to 200nV/DIV (Referred

on the Previous Page)



AD OP-07 Open Loop Gain Curve



Open Loop Gain vs. Temperature

AD OP-07 Low Frequency Noise (See Test Circuit,



Open Loop Frequency Response

### **Typical Performance Curves**



Closed Loop Response for Various Gain Configurations



Input Wideband Noise vs. Bandwidth (0.1Hz to Frequency Indicated)



CMRR vs. Frequency



Power Consumption vs. Power Supply



Maximum Undistorted Output vs. Frequency



Offset Voltage vs. Time



PSRR vs. Frequency



Output Voltage vs. Load Resistance



#### FEATURES

80ns Settling to 0.1%; 200ns to 0.01% 100MHz Gain Bandwidth Product 55MHz 3dB Bandwidth 100mA Output @ ±10V

#### APPLICATIONS

D/A Current Converter Video Pulse Amplifier CRT Deflection Amplifier Wideband Current Booster

#### **GENERAL DESCRIPTION**

The HOS-050, HOS-050A, and HOS-050C op amps are very high speed wideband operational amplifiers designed to complement the Analog Devices' lines of high speed data acquisition products. They feature a 100MHz gain bandwidth product; slew rate of  $300V/\mu s$ ; and settling time of 80ns to  $\pm 0.1\%$ .

The HOS-050A, HOS-050, and HOS-050C have typical input offset voltages of 10mV, 25mV, and 45mV, respectively.

All models have a rated output of  $\pm 100$ mA minimum, and an exceptional noise spec of only 7 $\mu$ V rms, dc to 2MHz; they are ideally suited for a broad range of video applications.

#### **FAST-SETTLING OP AMPS**

At one time, operational amplifiers could be specified according to slew rates, bandwidth, and drive capability; and these parameters would be sufficient. Settling time was not considered until the use of high speed video D/A converters became widespread.

The conversion speed of the D/A can be limited by the settling time of the output amplifier, so it has become essential to select an op amp whose settling time is compatible with the D/A converter.

The increased emphasis on settling time has, in some cases, created a preoccupation with slew rates in the minds of some designers. But slew rate is only one component in establishing settling time.

The amount of overshoot, and the ringing which are present at the end of a step function change also have an effect. These parameters, in turn, are influenced by the bandwidth (or lack of it) when operating the op amp with closed loop gains greater than one.

The HOS-050 Series stands up under close scrutiny of these characteristics because of its 100MHz gain bandwidth product. The use of these amplifiers in a wide variety of applications has confirmed their suitability for video circuits.

The HOS-050 is also available with MIL-883 processing. Model numbers change from HOS-050 to HOS-050B; and HOS-050A to HOS-050AB.

### Fast Settling Video Operational Amplifier

### HOS-050, 050A, 050C

#### HOS-050/A/C FUNCTIONAL BLOCK DIAGRAM







Figure 1. HOS-050 Frequency Response



Figure 2. Power Dissipation vs. Temperature

### **SPECIFICATIONS** (typical @ + 25°C and ± 15V unless otherwise specified)

Model	HOS-050	HOS-050A	HOS-050C
ABSOLUTE MAXIMUM RATINGS			
Supply Voltages (V <sub>S</sub> )	± 18V	*	*
Power Dissipation	See Figure 2	*	*
Input Voltage	±Vs	*	. *
Differential Input Voltage	±Vs	<b>*</b> -	*
Operating Temperature Range (case)	- 55°C to + 125°C	*	-25°C to +85°C
Junction Temperature	175°C	<b>*</b> .	*
Storage Temperature Range	-65°C to +150°C	*	*
Lead Temperature (soldering, 10 sec.)	300°C	*	*

#### DCELECTRICAL CHARACTERISTICS

Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Open Loop Gain Rated Output	$R_{L} = 100\Omega$ $R_{L} = >100\Omega$		100			*			*		dB
Voltage		± 10/8			•			*			v
(not short circuit protected)		± 100			*			*			mA
Voltage	$R_L = >200\Omega$	± 10			*			*			v
Input Offset Voltage Initial vs. Temperature vs. Power Supply Voltage	Adjustable to Zero @ + 25°C		25 50 0.5	35 150		10 20	15 35		45 75 *	65 200	mV μV/°C mV/V
Input Bias Current Initial vs. Temperature	@ +25℃		l Double	2 s		* *	*	,	*	*	nA /10°C
Input Offset Current Initial	@ +25℃		± 100			*		}	*		nA
Input Impedance Differential Common Mode	}In parallel with 5pF		10 <sup>10</sup> 10 <sup>10</sup>			*			*		Ω Ω
Input Voltage Range Common Mode Differential Common Mode Rejection		± 10	70	±18 ±18	*	<b>*</b> .	* *	*	*	* *	V V dB
Input Noise dc to 100kHz dc to 2MHz	$R_{FF} = 100\Omega; R_{FB} = 1k\Omega$		5			*			*		μV rms μV rms
ACELECTRICAL CHARACTER	ISTICS <sup>1</sup>				• •		_				

Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Slew Rate	$A = -1; R_{FF} = R_{FB} = 500\Omega;$										
•	$Load = 100\Omega$		300			*			*		V/µs
Noninverting Slew Rate	$A = 2; R_{FF} = R_{FB} = 1000\Omega;$				· ·						
	$Load = 100\Omega$		320			* .			*		V/µs
Overload Recovery	50% Overdrive		400			*			*		ns
Gain Bandwidth Product	$R_{FF} = R_{FB} = 500\Omega$		100			*			*		MHz
Small Signal Bandwidth, – 3dB	$A = -1; R_{FF} = R_{FB} = 500\Omega$		45			*			*		MHz
-	$A = -1; R_{FF} = R_{FB} = 1000\Omega$		35			. *			*		MHz
	$A = -2; R_{FF} = R_{FB} = 500\Omega;$					<b>.</b>					
	$R_{FB} = 1000\Omega$		35		· .	*			*		MHz
	$A = -4; R_{FF} = R_{FB} = 250\Omega;$										
	$R_{FB} = 1000\Omega$		30			*			*		MHz
Output Impedance				<1			*			*	Ω
Noninverting Bandwidth, – 3dB	$A = 2; R_{FF} = R_{FB} = 1000\Omega;$										
	100 $\Omega$ load; 10pF capacitance							1.1			
	5-volt p-p output		25 `			*			*		MHz
	4-volt p-p output		30			* .			*		MHz
	2-volt p-p output		55			*			*		MHz
	$A = 3; R_{FF} = 500\Omega;$										
	$\mathbf{R}_{\mathbf{FB}} = 1000\Omega; 100\Omega, 1000\Omega;$							l			
	or 2000Ω load; 10pF										
	capacitance				l		i				· · ·
	10-volt p-p output		17			*			*		MHz
	5-volt p-p output		25			*			*		MHz

AC ELECTRICAL CHARACTER	ISTICS <sup>1</sup> (Continued)	ŀ	1OS-050		1	HOS050A		н	OS-050C		
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Noninverting Bandwidth, – 3dB (continued)	$A = 5; R_{FF} = 500\Omega;$ $R_{FB} = 2000\Omega; 100\Omega, 1000\Omega,$ or 2000Ωload/10pF capacitance 5-volt p-p output		15			*			*	-	MHz
	4-volt p-p output 2-volt p-p output 1-volt p-p output		30 40 40			* * *			* * ·		MHz MHz MHz
Full Power Bandwidth	Output = $+10V/-8V @ \pm 100mA;$ 5% distortion A = $-1: P_{} = P_{} = 5000$		5			*			*		MHz
(See Figure 5) Noninverting											
II	$V_{OUT} = \pm 5V$ $V_{OUT} = \pm 2.5V$		200 135			*			*		ns ns
(See Figure 9) Noninverting Harmonic Distortion (See Figure 10)	A = -1; Load = 10001 Signal = 4MHz; 2V output $A = 2; R_{FF} = R_{FB} = 1000\Omega;$ Load = 1000Ω;		- 63			*	•	•	*		dB
Power Supply	Signal = 4MHz; 2V output		- 59			*			*		dB
Voltage Voltage Current Power Consumption Power Dissipation	Rated performance Operating range Quiescent Quiescent	± 12	±15 ±20 0.6	± 18 ± 25 1.25	*	*	*	*	* *	*	V dc V dc mA W W
Temperature Range Operating (Case) Storage	(See Figure 2 for Derating Information)	- 55 - 65		+ 125 + 150	*		*	-25 *		+ 85 *	°C °C
Meantime Between Failures (MTBF)	MIL-HNBK 217; Ground; Fixed; Case = 70°C 883B Processing	2.78 × 10 <sup>6</sup>			*			*			Hours

Notes: <sup>1</sup>Specification for Inverting Mode unless otherwise noted. \*Specification same as HOS-050

Individual socket assemblies (one per pin) are available from AMP as part number 6-330808-0. Specifications subject to change without notice.

### PIN DESIGNATIONS<sup>1</sup>

PINS	FUNCTION
1	+ V
2	GROUND
3	OFFSET ADJ*
4	OFFSET ADJ*
5	-INPUT
6	+ INPUT
7	NC
8	GROUND
. é	-v
10	l -v
11	OUTPUT
12	+ V

SEE SECTION 20 (H12A) FOR PACKAGE OUTLINE INFORMATION. \*PINS FOR CONNECTING OPTIONAL OFFSET POTENTIOMETER.

4

#### **VOLTAGE AMPLIFIERS/CURRENT BOOSTERS**

Video op amps such as the HOS-050 are generally characterized by high gain bandwidth products, fast settling times, and high output drive.

One of the most common uses of video op amps is for D/A converter output voltage amplification or current boosting. Figure 3 is one example of this type of application. In this circuit, the internal resistance of the D/A is the feed forward resistor for the op amp.



Figure 3. Inverting Unipolar or Bipolar Voltage Output

The HDS Series D/A converters are fast-settling, current output D/As available in 8-, 10-, and 12-bit resolutions. Both TTL and ECL versions are available, and settling times range from 10ns for 8-bit units through 40ns for 12-bit units.

The circuit which is shown will provide a negative unipolar output with binary coding on the input, and bipolar offset grounded. It will provide a bipolar output with complementary offset binary coding on the input, and bipolar offset connected to  $I_{\Omega}$ .

An approximation of the total settling time for the D/A op amp combination is calculated by:

$$T_{\rm S} = \sqrt{T_{\rm D}^2 + T_{\rm O}^2}$$

where  $T_D$  is D/A settling time and  $T_O$  is HOS-050 settling time.

This approximation is valid because both the D/A and the HOS-050 exhibit 6dB/octave roll-off charateristics (single pole response); and the combination of low D/A output capacitance and op amp input capacitance does not materially affect the formula.

The user of the HOS-050 should remember the current flowing in the feedback resistor (R1) must be subtracted from the output available from the HOS-050.

There is a tendency, because of this fact, to use a high value of feedback resistor to assure maximum current drive being available for driving low impedances; but this approach may create undesirable side effects.

Calculating the minimum load that can be driven under two conditions of feedback resistor values will serve to illustrate the difference.

Assume the feedback resistor value is  $500\Omega$ . If output voltage of the HOS-050 is 10 volts, and output current is 100mA, minimum load would be:

 $\frac{E_O \ max}{I_O \ max} \ - \ I_{RFB} \ = \ \frac{10V}{100mA \ - \ 20mA} \ = \ \frac{10V}{80mA} \ = \ 125\Omega \ minimum \ load$ 

where:  $E_0 \max$  = peak voltage needed

 $I_O max = maximum$  continuous current HOS-050 can produce

 $I_{RFB}$  = current in feedback resistor at peak voltage

Assume the feedback resistor value is  $5,000\Omega$ . Minimum load would be:

E <sub>O</sub> max	10V	_10V	1020		
$I_0 \max - I_{RFB} =$	100mA - 2mA	= <u>98mA</u> =	10211 minimum load		

Designs which strive for driving a minimum load (by increasing the feedback resistor) can create settling problems because of a fundamental characteristic of op amp circuits . . . the higher the feedback resistance, the slower the system response.

This phenomenon is the result of increased impedance for driving stray capacitances in the circuit employing the op amp, and fixed capacitances in the summing node.

Impedances need to be kept as low as possible consistent with low distortion; and stray capacitances need to be eliminated to the maximum possible extent. A large ground plane structure is recommended to help assure low ground impedances. In addition,  $0.1\mu$ F ceramic capacitors and  $3-10\mu$ F tantalum capacitors connected as close as possible to power supply inputs will decrease the potential for parasitic oscillations and other noise signals.

Another argument for limiting the size of the feedback resistor is because of its effect on bandwidth. Bandwidth of the HOS-050 op amp and the value of the feedback resistor are inversely related.

At any given gain of the op amp, the gain setting with the widest bandwidth will be the one which employs the lower value of feedback. As an example, a gain of 1 can be achieved with  $R_{FF}$ =  $R_{FB} = 500\Omega$ ; or  $R_{FF} = R_{FB} = 1,000\Omega$ . Small-signal bandwidth for the first combination is typically 45MHz; bandwidth for the second is typically 35MHz.

#### OFFSET AND GAIN ADJUSTMENT

Figure 4 shows a method of using the HOS-050 op amp which allows adjusting the offset and gain of the output voltage.



#### Figure 4. HOS–050 Offset and Gain Adjust

As shown, the gain of the circuit is established by the equation:

$$\mathbf{G} = -\left(\frac{\mathbf{R}_{\mathbf{F}\mathbf{B}}}{\mathbf{R}_{\mathbf{F}\mathbf{F}}}\right)$$

where R<sub>FB</sub> is the total of R<sub>GAIN</sub> and Gain Adjust.

Once the user has established the desired gain for the illustrated circuit, the value of  $R_{FB}$  can be used to determine the correct value of  $R_{OFFSET}$  with the equation:

$$\mathbf{R}_{\mathbf{OFFSET}} = -\left(\frac{\mathbf{V}_{\mathbf{CC}} \times \mathbf{R}_{\mathbf{FB}}}{\Delta \mathbf{E}_{\mathbf{O}}}\right)$$

where  $\Delta E_{O}$  is the desired amount of offset on the output.

Assume  $\pm V_{CC} = \pm 15V$ ;  $R_{GAIN} = 900\Omega$ ; Gain Adjust = 100 $\Omega$ ; the desired change on the output =  $\pm 1$  volt.

Under these conditions,  $R_{OFFSET}$  will be 15k $\Omega$ :

$$R_{OFFSET} = -\left(\frac{15V \times [900 + 100]}{1V}\right)$$
$$R_{OFFSET} = -\left(\frac{15kV}{1V}\right)$$
$$R_{OFFSET} = 15,000\Omega$$

Figure 4 shows bipolar output operation. If unipolar output is desired, the appropriate  $V_{CC}$  should be removed from the Offset Adjust potentiometer.

The  $0.1\mu$ F capacitor attached to the wiper arm of the Offset Adjust control isolates the control and helps prevent adjustment noise from appearing on the output of the HOS-050.

 $C_{FB}$  can be any value between 0 and 20pF, depending on the value of  $R_{GAIN}$ ; and should be selected to optimize settling time for the particular circuit layout in which the HOS-050 is being used.

The Gain Adjust control should be a low value, low inductance cermet trimming potentiometer.

Note:  $R_{FF}$ ,  $R_{GAIN}$ ,  $C_{FB}$  and  $R_{OFFSET}$  must be located as close to the summing node of the HOS-050 as physically possible. This helps prevent additional capacitance in the summing node and corresponding bad effects on frequency response and settling times.

Variable controls (such as Offset Adjust and Gain Adjust) should never be tied to the summing node of the op amp. Their correct electrical locations are those shown in Figure 4.





#### SETTLING TIME MEASUREMENT

Although there are some exceptions, most members of industry are in agreement on the description which says settling time is:

The interval of time from the application of an ideal step function input until the closed-loop amplifier output has entered and remains within a specified error band.

The well-informed user needs to be alert to the consequences of settling time specs which do not meet that description.

This definition encompasses the major components which comprise

settling time. They include (1) propogation delay through the amplifier; (2) slewing time to approach the final output value; (3) the time of recovery from the overload associated with slewing; and (4) linear settling to within the specified error band.

Expressed in these terms, the measurement of settling time is obviously a challenge and needs to be done accurately to assure the user that the amplifier is worth consideration for his application.

Figure 6 is the test circuit for measuring settling time to 0.1%. This method creates a "false" summing junction and the error band is observed at that point.



#### Figure 6. Settling Time Test Circuit for 0.1% Settling

If one were to attempt the measurement at the "true" summing junction of the op amp, the results would be misleading. All scope probes will add capacitance to the input and will change the response of the system. Making the measurement at the output of the amplifier is also impractical, since scope nonlinearities and reading inaccuracies caused by overdriving the scope preclude accurate measurements to the tolerances which are required.

The false summing junction method causes the amplifier to subtract the output from the input; only one-half the actual error appears at the false junction, and it can be measured to the required accuracies.

The false junction is clamped with diodes to limit the voltage excursion appearing at that point. This is necessary because the amplifier will be overdriven and one-half its input voltage will appear at the junction. Without the clamps, the scope used for making the measurement would be overdriven and its recovery time would mask the settling time of the amplifier.

The test circuit for measuring settling time to 0.01%, Figure 7, is simply an extension of the same basic technique. Measuring to the closer tolerance requires additional gain in the circuit driving the oscilloscope.



Figure 7. Settling Time Test Circuit for 0.01% Settling

#### IMPEDANCE MATCHING

The characteristics of the HOS-050 operational amplifier make it an ideal choice for matching the impedances of video circuits to the impedances of transmission lines.

In this application, source and load terminating resistors will cause the output voltage to be halved at the end of the cable

#### OPERATIONAL AMPLIFIERS VOL. 1, 4-135

being driven by the op amp. This makes it necessary to set the gain of the circuit to provide twice the desired voltage.

Three different values of resistors and cables are "phantomed" into the figure as examples of possible characteristic impedances which might be used. Figure 8 is *not* meant to imply the HOS-050 can drive three cables simultaneously.



Figure 8. HOS-050 Impedance Matching

#### NONINVERTING OPERATION

The vast majority of video operational amplifiers display marked differences in settling times and bandwidths when operated in a noninverting mode instead of the inverting mode. There are a number of valid reasons for this characteristic.

Most high-speed op amps use feed-forward compensation for optimizing performance in the inverting mode. This is necessary to obtain wide gain-bandwidth products while maintaining dc performance in these types of devices. In effect, the op amp has a wideband ac channel which is not perfectly matched to the dc channel.

Feed-forward techniques enhance the performance of the op amp in the inverting mode by increasing the slew rate and smallsignal bandwidth. These techniques, however, also decrease the amplifier's tolerance to stray capacitances, so must be employed judiciously.

The overall input capacitance of the op amp is kept as low as possible in the design; and any mismatch in the capacitance of the two channels appears as an error in the output. Because of the inherently low total input capacitance of the op amp, even a small capacitive mismatch between channels shows up as a large effective error signal.

Decreasing the channel mismatch can be achieved only by complicating the design of the op amp with additional components, and rigorous selection of those components in the manufacturing process.

As a consequence, the mismatch is reduced to the smallest practical value consistent with the economics of producing and using the op amp. But it remains a mismatch, and manifests itself as a difference in performance in the inverting versus noninverting modes.

There are video op amps available at low cost which use a 741-type amplifier for high dc open loop gain in the noninverting channel. The user of these kinds of designs may sometimes gain an economic advantage, but at a high cost in performance. Bandwidths for noninverting applications are often measured in kHz, not MHz, for this approach.

A video op amp is acting as a voltage mode device at both inputs when operating in the noninverting mode. This contrasts with the inverting mode, where it is operating as a current mode device. The Analog Devices HOS-050 has different performance characteristics when operating as a noninverting amplifier, but the care used in the design makes the differences less pronounced than they are in many competing units.

The HOS-050 can be considered a true differential video op amp. It requires little or no external compensation because its rolloff characteristics approach a 6dB/octave slope. This helps the user determine summing errors and loop response; and helps assure the stability of the system.

The performance parameters for both inverting and noninverting operation are shown elsewhere in this data sheet (see SPECIFI-CATIONS section and figures). A comparison of the characteristics will highlight the similarities in performance, with the exceptions noted above.



Figure 9. Harmonic Distortion – Inverting



Figure 10. Harmonic Distortion - Noninverting

IN SUMMARY ... A CAVEAT

Settling time specifications, bandwidth capabilities, harmonic distortion performance, and other parameters for video op amps cannot possibly include all possible situations and applications.

A multitude of seemingly insignificant conditions can have a major impact on the unit and its ability to operate in any given circuit.

The potential user is strongly urged to evaluate the effectiveness of the HOS-050 in the actual circuit in which it will be used. In many instances, the application conditions are different from the conditions used in specifying; there is no substitute for a trial in the proposed circuit to determine if the op amp will provide the desired results.



### Wide Bandwidth, High Speed Buffer Amplifiers

### HOS-100AH, 100SH

#### **FEATURES**

Wide Bandwidth – dc to 125MHz High Slew Rate – 1500V/ $\mu$ s Operation Guaranteed -55°C to +125°C (SH) High Output Drive – ±10V with 100 $\Omega$  Load MIL-STD-883 Processing Available

#### APPLICATIONS

Current Boosters High Speed A/D Input Buffers Nuclear Instrumentation Amplifiers Coaxial Cable Drive High Speed Line Drivers Video Impedance Transformation

#### **GENERAL DESCRIPTION**

The HOS-100SH and HOS-100AH Bipolar Buffer Amplifiers are high-speed, voltage follower/buffers designed to provide high-current drive at frequencies from dc to over 125MHz, as well as providing  $\pm 10$ mA into  $1k\Omega$  loads ( $\pm 100$ mA peak) at slew rates of 1500V/ $\mu$ s. Both units also exhibit excellent phase linearity (2°), and low distortion (<0.1%).

For commercial temperature ranges the HOS-100AH is specified for operation over the range of  $-25^{\circ}$ C to  $+85^{\circ}$ C (case). The HOS-100SH is specified for operation over the military range of  $-55^{\circ}$ C to  $+125^{\circ}$ C (case). Further, the HOS-100SH may be processed to the requirements of MIL-STD-883.

The HOS-100SH and HOS-100AH are intended to fulfill a wide range of buffer applications, such as video impedance transformation, high impedance input buffers for A/D converters and comparators, as well as high-speed line drivers and



Figure 1. Schematic Diagram HOS-100

HOS-100SH/HOS-100AH FUNCTIONAL BLOCK DIAGRAM



#### TO-8 PACKAGE BOTTOM VIEW

nuclear instrumentation amplifiers. Additionally, both amplifiers will continuously drive  $50\Omega$  coaxial cables or serve as yoke drives in high resolution CRT displays.

They are particularly well suited for current booster applications (Figure 2) within an op-amp loop where input impedance and bias current requirements are less stringent than in FET design.



Figure 2. Power Derating



Figure 3. Current Booster

## **SPECIFICATIONS**

· · · · · · · · · · · · · · · · · · ·		но	<b>DS-10</b>	DSH	н	OS-10	0AH	
PARAMETER	CONDITIONS	MIN	түр	MAX	MIN	TYP	MAX	UNITS
DC ELECTRICAL CHARACTERISTICS <sup>1,2</sup>								
Input Bias Current	$T_C = 25^{\circ}C$		5	20 25		5	25	
Input Impedance	$V_{IN} = 1V \text{ rms}, f = 1 \text{kHz}$ $R_L = 1 \text{k}, T_C = 25^{\circ} \text{C}$	100	200	23	100	200		kΩ
Voltage Gain	$V_{IN} = 1V \text{ rms}, f = 1kHz$ $R_L = 1k, T_C = 25^{\circ}C$	0.95	0.97	1.0	0.94	0.96	1.0	v/v
Output Offset Voltage	$R_s = 50\Omega, T_c = 25^{\circ}C$		5	10 25		10	25 35	mV mV
Output Offset Voltage T <sub>C</sub>	$R_S = 50\Omega$		25	75		25	75	μV/°C
Output Impedance	$V_{IN} = 1V \text{ rms}, f = 1 \text{kHz}$ R <sub>S</sub> = 500 $\Omega$ , R <sub>L</sub> = 1k		8	12		8	12	Ω
Output Voltage Swing	$R_{S} = 50\Omega, R_{L} = 1k$ $V_{S} = \pm 5V, R_{L} = 1k$	±12	±13 6		±12	±13 6		v v
Supply Current	$V_{IN} = 0V, T_C = 25^{\circ}C$ $V_S = \pm 15$ $V_S = \pm 5$	-	13 10	16		15 10	20	mA mA
Power Consumption	$V_{IN} = 0V, V_S = \pm 15V$ $T_C = 25^{\circ}C$		390	480		450	600	mW
AC ELECTRICAL CHARACTERISTICS <sup>3</sup>								
Slew Rate	$V_{IN} = \pm 10V$	1000	1500	)	1000	1400		V/μs
Bandwidth	$V_{IN} = 1V rms$	100	125		100	125		MHz
Rise Time	$\Delta V_{IN} = 0.5 V$		2		1 ·	2		ns
Propagation Delay	$\Delta V_{IN} = 0.5 V$		1.5			1.5		ns
Phase Nonlinearity	BW = 1 to 20MHz		2		I I	2		Degrees
Harmonic Distortion	· · · · · · · · · · · · · · · · · · ·		<0.1			<0.1		%
MFBF <sup>4</sup>	>550,000 hours		,					
PACKAGE OPTION <sup>5</sup>	H12A							,

NOTES

<sup>1</sup> Unless otherwise noted, these specifications apply for +15V applied to Pin 12, and -15V applied to Pin 10. <sup>2</sup> Unless otherwise noted, specifications apply over a temperature range,  $-55^{\circ}C \le T_{C} \le +125^{\circ}C$  for the HOS-100SH, and  $-25^{\circ}C \le T_{C} \le +85^{\circ}C$  for the HOS-100AH. Typical values shown are for  $T_{C} = +25^{\circ}C$ . <sup>3</sup> These specifications all measured with following conditions:  $T_{C} = +25^{\circ}C$ ,  $V_{S} = \pm15V$ ,  $R_{S} = 50\Omega$ ,  $R_{L} = 1k$ .

<sup>4</sup>HOS-100SH/883 calculated using MIL Handbook 217. Ground: Fixed, Temperature (case) = 70°C.

<sup>5</sup>See Section 20 for package outline information.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V+ - V-)
Maximum Power Dissipation
Input Voltage Equal to Supply Voltage
Maximum Continuous Output Current±100mA
Maximum Peak Output Current
Operating Temperature Range (Case)55°C to +125°C
Storage Temperature
Lead Temperature (Soldering, 10 sec) +300°C
Maximum Junction Temperature +175°C

#### ORDERING INFORMATION

Model	Temperature Range
HOS-100AH	-25°C to +85°C
HOS-100SH	-55°C to +125°C
HOS-100SH/883 <sup>1</sup>	-55°C to +125°C

<sup>1</sup> Specifies 100% processing to MIL-STD-883 per Method 5008.



### Low Noise, Low Drift Precision FET Amplifier

MODEL 52

#### FEATURES

Guaranteed Low Noise  $1.5\mu V p-p max (0.01 to 1Hz)$ Low Voltage Drift:  $1\mu V/^{\circ}C max (52K)$ Low Bias Current: 3pA, max High CMR: 100dB, min High Voltage Gain: 120dB, min Wide Power Supply Range: ±9V to ±18V Excellent Long Term Stability:  $5\mu V/month$ Fast Thermal Response

#### APPLICATIONS

Low Level Instrumentation Preamp High Impedance Precision Buffer Long Term Integrator Current to Voltage Converter Precision Voltage Regulator Preamp for 16-Bit Resolution V/F Converters

#### **GENERAL DESCRIPTION**

Model 52, a low noise, high accuracy FET input operational amplifier was designed for handling microvolt signals from high impedance (>100k $\Omega$ ) sources. It features guaranteed low voltage noise (1.5 $\mu$ V p-p max, 0.01 to 1Hz bandwidth) with low input offset voltage drift (3 $\mu$ V/°C max, 52J; 1 $\mu$ V/°C max 52K). Unlike most available low drift amplifiers, model 52 voltage drift is unaffected by trimming the initial offset voltage (0.5 mV max). The low input bias current (3pA max) is held constant over the entire ±10V common mode voltage range. High voltage gain (120dB; min) and high CMR (100dB, min) complete the performance profile. Model 52 is an excellent choice for high accuracy, high resolution linear signal processing applications.

By incorporating a new low noise N-channel monolithic FET input stage, thermal stability, voltage noise and differential signal performance are improved to a level previously obtainable only in the best bipolar amplifier designs. Model 52 is an excellent choice to replace chopper stabilized amplifiers where significant sources of error are introduced from zero beating, "chopper spikes" and ground loop currents.

The guaranteed accuracy performance of model 52 suggests critical applications such as low noise, low drift "front-end" preamplifiers for A to D converters and DVM's. For high impedance buffering applications, model 52 offers low input bias current, high linear common mode rejection, complete protection from input transients (offset voltage and bias current will not degrade due to reverse breakdown) and freedom from latch up when the common mode voltage range is exceeded. Model 52 is supplied in a reliable, compact epoxy module package. Output is protected from shorts to ground and/or supply voltage and is capable of driving up to  $0.01\mu$ F load capacitance.

VOLTAGE AND CURRENT NOISE PER ROOT Hz OF BANDWIDTH



#### IMPROVED OFFSET VOLTAGE STABILITY

Model 52 has been designed for the lowest possible input voltage drift over the 0 to  $+70^{\circ}$  C temperature range. In most operational amplifier designs, trimming is accomplished by unbalancing the current in the input stage. This trimming technique introduces an additional 2 to  $12\mu$ V/ $^{\circ}$ C for each millivolt of E<sub>OS</sub> that is nulled. To provide performance consistent with low offset voltage drift, model 52 incorporates a three-point trim (see connection diagram) whereby a compensating voltage is introduced without unbalancing the input stage currents. By virtue of this trim scheme, there is no degradation in T.C. when E<sub>OS</sub> is nulled and the specified performance is achieved.

#### IMPROVED NOISE PERFORMANCE

Input noise limits signal resolution in low level signal processing applications. The FET input stage of model 52 reduces noise current significantly from that of bipolar amplifiers, permitting high source impedance applications. Model 52 also offers voltage noise levels appreciably below that of other FET amplifiers. To illustrate the excellent low noise performance of model 52, Figure 1 shows typical input voltage noise in a 0.01 to 1Hz bandwidth. Noise is typically less than  $1\mu V$  p-p and is free of noise spikes.



Figure 1. Voltage Noise 0.01 to 1Hz Bandwidth

### **SPECIFICATIONS**

(typical @ +25°C	and ±15V	unless otherwise	noted)
------------------	----------	------------------	--------

MODEL	52J	52K
OPEN LOOP GAIN		
DC 2kΩ Load	120dB min (130dB typ)	•
RATED OUTPUT <sup>1</sup>		
Voltage, $2k\Omega$ Load	±10V min	•
Current	±5mA min	•
Maximum Load Capacitance	0.01µF	•
Impedance, Open Loop	75Ω	•
FREQUENCY RESPONSE		
Unity Gain, Small Signal	500kHz	•
Full Power	4kHz min	•
Slew Rate	0.25V/µs min	•
Overload Recovery	130µs	•
Settling Time, ±0.1%, ±10V Step	100µs	•
Settling Time, ±0.01%, ±10V Step	150µs	•
INPUT OFFSET VOLTAGE		
Initial <sup>2</sup> , @ +25°C	±500μV max	•
With External Trim Potentiometer	Adjustable to Zero	•
vs. Temperature (0 to +70°C)	±3µV/°C max	$\pm 1\mu V/C max$
vs. Supply Voltage	±2µV/%	•
vs. Time	±5µV/Month	:
Warm-Up Drift, 5 Minutes	±5µV	·
INPUT BIAS CURRENT		
Initial, @ +25°C	-3pA max (-1pA typ)	
vs. Temperature (0 to +70°C)	x2/+10 <sup>-</sup> C	
vs. Supply Voltage	±0.01pA/%	-
INPUT DIFFERENCE CURRENT		
Initial, @ +25°C	±1pA	
vs. Temperature (0 to +70°C)	x2/+10 C	•
INPUT IMPEDANCE	12 0.00 -	
Differential	10 <sup>1</sup> Ω  3.5pF	
Common Mode	10 <sup>12</sup> Ω  3.5pF	•
INPUT NOISE		
Voltage, 0.01Hz to 1Hz	1.5μV p-p max (1μV p-p typ)	•
10Hz to 10kHz	$3\mu V \text{ rms max} (2\mu V \text{ rms typ})$	•
f = 1Hz	$70 \text{nV} / \sqrt{\text{Hz}} \text{rms}$	•
f = 10Hz	25nV/VHz rms	•
f = 100Hz	20nV/VHz rms	
f = 1 kHz	13nV/VHz rms	•
Current, 0.01Hz to 1Hz	0.1pA p-p	
f = 1Hz	7tA/V Hz rms	
f = 10Hz	2.5fA/VHz rms	
f = 100Hz	3.5TA/V HZ rms	•
	BIA/V HZ HIIS	
INPUT VOLTAGE RANGE	11017	
Common Mode Voltage	$\pm 10V \text{ min}$	
Mar Safa Differential Voltage	+v	•
Max Sale Differential Voltage	± V s	
POWER SUPPLY	+1637	•
Voltage, Rated Performance	$\pm 10^{\circ}$	•
Current Quiescent	±5mA	•
TEMPERATURE RANCE		
Rated Performance	$0 to +70^{\circ}C$	•
Operating	-25°C to +85°C	•
Storage	-55°C to +125°C	•
MECHANICAL		<u>`</u> a
Case Size	1.12" x 1.12" x 0.4"	• .
Weight	16g	•
Mating Socket	AC1008	•

#### **OUTLINE DIMENSIONS** Dimensions shown in inches and (mm).





<sup>1</sup>Optional 1k $\Omega$  external trim pot. Input offset voltage may be adjusted to zero with trim pot connected as shown. With trim pins left open, input offset voltage will be ±0.5mV, maximum.

\*Common Supply connection not required.



\*No connection required on Model 52.

#### FREQUENCY RESPONSE

From the plot of Open Loop Voltage Gain and Phase Shift (see Figure 2) versus Frequency, it can be seen that model 52 is stable for all closed loop gains. Even at the crossover frequency of 500kHz, model 52 has a phase margin of 75°.



Figure 2. Open Loop Frequency Response and CMR

\*Specifications same as model 52J.

<sup>1</sup> Protected for short circuit to ground.

<sup>2</sup> With no external trim potentiometer connected.

<sup>3</sup>Recommended power supply, ADI model 904, ±15V @ 50mA output.

Specifications subject to change without notice.



## High Voltage Differential FET Amplifier

MODEL 171

#### **FEATURES**

High Output Voltage:  $\pm$ 140V High CMR: 100dB min Operates With a Wide Range of Power Supplies High CMV:  $\pm$ (|V<sub>S</sub>| - 10V)

#### APPLICATIONS

High Voltage Compliance Current Source High Voltage Follower With Gain High Voltage Integrator Diff. Amp for High CMV Bridge Applications Reference Power Supply



**171 APPLICATION** 

#### **GENERAL DESCRIPTION**

Model 171 is a high performance FET input op amp designed for operation over a wide range of supply voltages. This module features an output range of  $\pm 15V$  to  $\pm 140V$  at 10mA, a minimum CMRR of 100dB and a high common mode voltage rating of  $\pm (V_S - 10V)$  min. DC offset is less than  $\pm 1mV$ , and maximum drift of either  $\pm 50$  or  $\pm 15\mu V/^{\circ}$ C is available in the J or K versions. Bias current is less than 50pA (171J) or 20pA (171K), doubling per  $\pm 10^{\circ}$ C increase of temperature. The model 171 also features small signal bandwidth of 3MHz for unity gain, full-power bandwidth of 15kHz, and slew rate of  $10V/\mu$ s. These operating characteristics make model 171 an excellent choice for high voltage buffer applications, followers with gain, off-ground signal measurements and reference power supplies.

Excellent power supply rejection of  $7\mu V/V$  enables model 171 to be powered by inexpensive, low regulation supplies, without sacrificing any of the 171's inherent high performance. The supplies also need not be symmetrical. Any combination of power supply voltages between the limits of 15 to +300V for

the positive side and 15 to -300V for negative side is acceptable provided the total voltage across the amplifier is within the range of 30 to 300V.

RAD

Model 171's output is completely short circuit protected by the use of a current limit scheme. This type of protection provides a short circuit output that is only slightly greater than the rated output current for normal operation. With this design the module and external circuitry are protected, internal heat dissipation and the associated high temperature rise are limited, and added reliability is built in.

#### POWER SUPPLY VOLTAGES

Model 171 offers the flexibility of operating with an extensive range and combination of power supply voltage. The chart above shows a chart of permissible combinations of supply voltages for the 171. The model 171 maintains its normal operating characteristics when using asymmetrical power supply configurations.

## **SPECIFICATIONS** (typical @ +25°C and ±125V unless otherwise noted)

MODEL	171J	171K
OPEN LOOP GAIN	10 <sup>6</sup> min	*
RATED OUTPUT		
Voltage	$\pm ( V_{s}  - 10V) \min$	*
Current	±10mA min	*
Maximum Load Capacitance	1000pF	*
FREQUENCY RESPONSE		
Unity Gain, Small Signal	3MHz	*
Slewing Rate	10V/μs min	• .
Full Power	15kHz min	*
Settling Time to ±0.1%, ±10V Step	25µs	*
Overload Recovery	5μs	*
INPUT OFFSET VOLTAGE		
Initial Offset, +25°C <sup>1</sup>	±1mV	*
Avg. vs. Temp (0 to $+70^{\circ}$ C)	±50µV/°C max	±15µV/°C max
vs. Supply Voltage	$\pm 7\mu V/V$	*
vs. Time	±250μV/mo	*
INPUT BIAS CURRENT		
Initial Bias, +25°C	-50pA max	-20pA max
vs. Temp (0 to +70°C)	x 2/10°C	*
Difference Current	±10pA	±5pA
INPUT IMPEDANCE		
Differential	$10^{11} \Omega \  3.5 \text{pF}$	*
Common Mode	10 <sup>11</sup> Ω  3.5pF	*
INPUT NOISE		
Voltage, 0.01 to 1.0Hz	4μV p-p	•
10Hz to 10kHz	2.5µV rms	*
5Hz to 50kHz	6μV rms	*
INPUT VOLTAGE RANGE		
Common Mode Voltage	±( V <sub>S</sub>  -10V) min	*
Common Mode Rejection	· 100dB min	*
Common Mode Rejection	114dB	*
Max Safe Differential Voltage	±V <sub>S</sub>	*
POWER SUPPLY		
Voltage, Rated Specification	$\pm 25$ to $\pm 150$ V dc	
Voltage, Operating	$\pm 15$ to $\pm 150V$ dc	•
Current, Quiescent	±6mA typ	
TEMPERATURE RANGE	٥	
Rated Specification	0 to +70°C	*
Operating	$-25^{\circ}C$ to $+85^{\circ}C$	*
Storage	-40°C to +100°C	*
MECHANICAL	"	11
Case Size	2.41" x 1.82" x 0.61	*
Weight	80g	*
Mating Socket	AC1037	*

\*Specifications same as 171J

<sup>1</sup>No external trim connection required. Specifications subject to change without notice.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



#### MATING SOCKET

Dimensions shown in inches and (mm).



#### MATING SOCKET AC1037

SINGLE SUPPLY OPERATION The model 171 requires at least ±15 volts applied across it in order to operate properly. The 171 may be operated from a single floating supply voltage by using the power supply offsetting scheme shown in Figure 1. When this configuration is used, the 171 is capable of operating over its specified input and output voltage range.



Figure 1. Single Supply Operation



### Low Noise Chopper Stabilized Amplifiers

### **MODELS 234, 235**

4

#### FEATURES

Ultra-Low Noise:  $0.7\mu$ V p-p, 0.01Hz to 1Hz BW (234)  $0.5\mu$ V p-p, 0.01Hz to 1Hz BW (235) Very Low Offset Drift:  $0.1\mu$ V/°C, 1pA/°C (234L)  $0.1\mu$ V/°C, 0.5pA/°C (235L) Excellent Long Term Stability:  $5\mu$ V/year (235) Fast Settling:  $4\mu$ s to 0.01%, 2.5MHz BW (235)

#### APPLICATIONS

Precision Integration Servo/Null Detector Loops Microvolt/Picoamp Measurements Bridge Amplifier Controlled Current Source Balance Scales and Weighing Instruments

### MODEL 234 COMPARATIVE INPUT NOISE (RTI) PERFORMANCE IN A DC TO 1kHz BANDWIDTH



This combination of noise and drift performance makes model 235 ideally suited for demanding applications such as balance scales and weighing instruments requiring high accuracy and excellent long-term stability without the use of "front panel" balance pots or periodic internal adjustment.

Model 235 has been designed to virtually eliminate intermodulation problems caused by "beating" against power line frequencies. The chopper's ultra-stable oscillator is precisely set at the factory to a frequency that minimizes ineractions with harmonics of 50Hz, 60Hz and 400Hz power lines.

#### APPLICATIONS

In general, the models 234, 235 inverting amplifiers should be considered where long term stability of offset voltage must be maintained with time and temperature for precision designs, or wherever maintenance-free operation of instruments and remote circuits is essential. Typical applications include low drift amplification of microvolt signals, integration of low duty-cycle pulse trains and analog computing for general purpose designs. Low input noise and stable offset voltages also make 234, 235 an ideal preamp for precision low frequency applications such as DVMs, 12- to 16-bit A to D converters, and for error amplifiers in servo and null detector systems.

#### GENERAL DESCRIPTION

Analog Devices' models 234, 235 are high performance, economy chopper-stabilized op amps that meet the demands of critical laboratory and industrial applications requiring ultra-low noise, exceptional long term offset stability and versatility. Both models feature compact plug-in modular design, and are ideally suited for new design applications, or upgrading of existing systems, where both improved performance and cost savings can be realized.

Model 234: The model 234 is designed for wideband applications and features  $10^7 \text{ V/V}$  open loop gain, 2.5MHz unity gain bandwidth, full power response to 500kHz and settling time of 4µs (to 0.01%, 10V step, 20k $\Omega$  load). The model 234 also features low input voltage noise of  $0.7\mu\text{V}$  p-p (0.01Hz to 1Hz BW), low offset voltage drift of  $1\mu\text{V/}^\circ\text{C}$  (234J),  $0.03\mu\text{V/}^\circ\text{C}$ (234K) or  $0.1\mu\text{V/}^\circ\text{C}$  (234L) and long term stability of  $\pm 2\mu\text{V/}$ month.

Incorporating MOSFET choppers and discrete components (vs. IC op amps) for the main and stabilizing amplifier channels, this inverting design is virtually free of input chopper spikes and offers reduced modulation ripple for quieter wideband performance. These characteristics are especially desirable when operating from high source impedances (above  $100k\Omega$ ) at wide bandwidths. To illustrate the improvements in noise and bandwidth performance, over previous Analog Devices' designs, comparative data is set forth in the following sections comparing models 232 and 233 with 234.

Model 235: The model 235 is recommended for applications where lowest cost and lowest noise are required. The model 235 features low input voltage noise of  $0.5\mu V p$ -p (0.01Hz to 1Hz BW), low offset voltage drift of  $0.5\mu V/^{\circ}C$  (235J),  $0.25\mu V/^{\circ}C$  (235K),  $0.1\mu V/^{\circ}C$  (235L) and a long term stability of  $5\mu V/year$ .

### SPECIFICATIONS (typical @ +25°C and ±15V unless otherwise noted)

MODEL	234J	234K	234L	235]	235K	235L
OPEN LOOP GAIN DC, 2k ohm load	10 <sup>7</sup> V/V min	•	*	5 x 10 <sup>7</sup> V/V min	**	**
RATEDOUTPUT						· .
Voltage	±10V min	•	•	•	•	•
Current	±5mA min	•	•	•	•	•
Load Capacitance Range-	0-1000pF min	•	•	0.01µF	** .	**
FREQUENCY <sup>1</sup>						
Unity Gain, Small Signal	2.5MHz	•	•	1MHz	**	**
Full Power Response	500kHz min	•	•	5kHz min	**	**
SlewRate	30V/µs	•	•	0.3V/µs min	**	**
SETTLING TIME to 0.01% 20kΩ load, 10V step	4µs	•	•	N/A	N/A	N/A
INDET OFFET VOLTACE		· .				<u> </u>
Initial Offset <sup>2</sup>	+SOUV max	+20uV max	+20uV max	+25uV max	••	+15uV max
$rac{1}{2}$	$\pm 1.0 \mu V/^{\circ} C max$	$\pm 0.3 \mu V/^{\circ} C max$	$\pm 0.1 \mu V/^{\circ} C max$	$\pm 0.5 \mu V/^{\circ} C max$	$\pm 0.25 \mu V/^{\circ} C max$	$\pm 0.1 \mu V/^{\circ} C max$
vs. Temp, 0 to +70 C	$\pm 1.0 \mu V/\%$	• C max	•	+0.14V/%	**	**
vs. Supply voltage	+211V/month	•	•	+5//V/vear	••	••
vs. Turn On, 10 sec to 10 min	±3μV	•	•	•	•	•
INPUT BIAS CURRENT	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·			
Initial, @ +25°C	±100pA max	•	•	•	±50pA max	±50pA max
vs. Temp, 0 to +70°C	±4pA/°C max	±2pA/°C max	±1pA/°C max	1pA/°C max	0.5pA/°C max	0.5pA/°C max
vs. Supply Voltage	±0.5pA/%	•	•	0.2pA/%	••	**
INPUT IMPEDANCE Inverting Input to Signal Ground	300k ohms	•	•	•	•	•
Voltage 0.01 to 1Hz	$0.7 \mu V n-n$	•	•	0.5µV p-p	2µV p-p max	2µV p-p max
0 1 to 10Hz	1.5µV p-p	•	•	3.5µV p-p	**	++
10Hz to 10kHz	2uV rms	•	•	5µV rms	**	••
Current 0.01 to 1Hz	2 pA p-p	1 • J	•	10pA p-p	**	••
0.1 to 10Hz	4рАр-р	••	•	30pA p-p	**	••
		·····				
INPUT VOLTAGE RANGE		•	•	•	•	•
(-) Input to Signal Ground	±15V max					·
POWER SUPPLY (V dc) <sup>3</sup>		•				
Rated Performance	±15V @ 5mA	•	•	•	•	•.
Operating	±(12 to 18)V	•	•	•	•	• ·
TEMPERATURE RANGE	· · · · ·					
Rated Specifications	0 to +70°C	•	*	•		•
Operating	-25°C to +85°C	•.	•	•	•	* 
Storage	-25°C to +100°C	3 •	-	-55°C to +125°C	2	**

NOTES \*Specifications same as model 234J. \*Specifications same as model 235J. <sup>1</sup> Model 235 overload recovery, 10 sec typ.



Model 235 Voltage and Current Noise. Model 233 Voltage Noise Shown for Comparison.

 <sup>3</sup> Externally adjustable to zero.
 <sup>3</sup> Recommended power supply: Analog Devices model 904, ±15V dc @ 50mA. Specifications subject to change without notice.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



NOTES:

- \*Connect Trim Terminal to Common if Trim Pot is not used.
- 1. SG Tied to Common.
- 2. Mating Socket AC1010.
- 3, Weight: 27 grams,



### Low Noise Non-Inverting Chopper Amplifier

### MODEL 261

#### FEATURES

Non-Inverting Input  $10^9 \Omega$  Common Mode Impedance Protected MOSFET Chopper Ultra Low Drift  $0.1 \mu V/^{\circ}$ C, Max (261K) Guaranteed Low Noise of  $0.4 \mu Vp$ -p (0.01 to 1Hz) Low Cost

APPLICATIONS Microvolt & Millivolt Measurements Meter & Recorder Preamplifier Semiconductor Strain Gage Amplifier Biological Sensors Potentiometer Buffer

#### MODEL 261 FUNCTIONAL BLOCK DIAGRAM



#### GENERAL DESCRIPTION

Model 261 is a low cost non-inverting chopper amplifier featuring ultra low drift of  $0.1\mu V/^{\circ}C$ , open loop gain of greater than 10 million V/V and guaranteed low noise performance of  $0.4\mu V$  p-p max in a 0.01 to 1Hz bandwidth. It is ideally suited for low level pre-amplifier applications where high input impedance and low noise are essential.

Model 261 also offers a solution to beat frequency problems caused by a low frequency carrier mixing with harmonics of the ac line. Its carrier frequency of 3500Hz is nearly a decade higher than that of models previously available. The required harmonic of the ac line that could cause interference with a 3500Hz carrier has negligible energy content and beat frequencies are eliminated. As a further protection against interfering signals, model 261 has been completely shielded internally. This protective shield reduces interference due to RF signals, as well as carrier signals from adjacent chopper amplifiers.

Still another advantage of the 261 due to its higher chopper frequency and shielded design is an output signal that is free from both distortion and chopper spikes. The result is a design that can process low level signals while maintaining low distortion and high signal to noise ratios.

#### CHOPPER VS. CHOPPER-STABILIZED

Most conventional ultra-stable amplifiers are chopper-stabilized to achieve low drift. In these units, the higher frequency signal components are separated and directly amplified, while the low frequency and dc components are separately chopped, amplified, demodulated, and then summed with the high frequency components in an output stage. This method provides wide bandwidth and excellent performance at the expense of increased cost and complexity. Since many requirements for ultra-low drift amplification involve only dc and low frequency signals, the additional high frequency amplifier stage found in most chopper-stabilized amplifiers has been eliminated from the model 261. This design approach has made it possible to achieve a practical non-inverting configuration, which retains the advantages of low cost and small size. The input stage of the model 261 chops the signal at a 3500Hz rate, resulting in a maximum useful -3dB bandwidth of about 100Hz. For increased flexibility in meeting specific design requirements, terminals are provided for an external compensation capacitor, which determines the amplifier's gain-bandwidth product.

#### INPUT IMPEDANCE

One of the prime advantages of the non-inverting amplifier is the capability of bootstrapping the input impedance up to the level of the common mode impedance. For the model 261, this means that the 40k $\Omega$  open loop input resistance will be multiplied by the open loop gain times the feedback factor. With a typical open loop gain of 40 x 10<sup>6</sup>, closed loop gains of up to 1600 will allow the user to realize 10<sup>9</sup>  $\Omega$  input resistance. Even at a gain of 10,000, the effective input resistance will be over 100 megohms. (i.e.)  $(40k\Omega) \frac{40 \times 10^6}{10^4} = 160M\Omega$ .

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 4-27.

# SPECIFICATIONS (typical @ +25°C and ±15V dc unless otherwise noted)

Model	261J	261K
OPEN LOOP GAIN		•
DC rated load	10 <sup>7</sup> V/V min	
RATED OUTPUT		
Voltage	±10V min	<b>*</b>
Current	±5mA min	*
Load Capacitance Range	0 to 0.001µF	1 <b>*</b>
FREQUENCY RESPONSE		
Small Signal, -3dB	100Hz	<b>*</b> .
Full Power Response	2-50Hz min	•
Slewing Rate	100V/s min	•
Overload Recovery	300ms	*
INPUT OFFSET VOLTAGE <sup>1</sup>		·····
External Trim Pot	50kΩ	•
Initial Offset, +25°C	$\pm 25 \mu V max$	•
Avg vs Temp (0 to $\pm 70^{\circ}$ C)	$\pm 0.3 \mu V/^{\circ} C max$	$\pm 0.1 \mu V/^{\circ} C max$
Supply Voltage	$\pm 0.1 \mu V/\%$	*
Time	±%uV/month	•
Warm-Up Drift	$<3\mu$ V in 20 minutes	•
INPUT BLAS CURRENT		
Initial Bias +25°C + Input	+300nA max	<b>*</b> ·
Avg vs Temp (0 to $\pm 70^{\circ}$ C)	+10nA/°C max	*
Initial Bias +25°C - Input	±10nA max	*
Avg vs Supply Voltage	$\pm 3nA/\%$	•
Differential	AOLOIIO OLUE	*
Common Mode	$10^9 \Omega    0.02 \mu F$	*
INDUT NOISE	•	
Nelture 0.01 to 145 p.p.	0.4.117	•
0.01 to 10Hz p-p	1 OuV max	•
0.01 to $1$ Hz $p-p$	1.0µv max	*
0.01 to 10Hz p-p	20nA	*
	2007	
INPUT VOLTAGE RANGE	+0.5V min	+1 OV min
Common Mode Voltage	100.000	±1.0V mm
Max Safa Differential Voltage	500,000 +20V	•
Max Safe Common Mode Voltage	±20V	
Max Sale Common Mode Voltage	<u> </u>	
POWER SUPPLY		•
Voltage, Rated Specification	$\pm (14 \text{ to } 16)V$	
Voltage, Operating	$\pm (13 \text{ to } 18)V$	
Current, Quiescent	±/mA	•
TEMPERATURE RANGE	. 0 .	
Rated Specifications	0 to +70 °C	*
Operating	$-25^{\circ}C$ to $+85^{\circ}C$	•
Storage	-55°C to +125°C	<b>*</b>
MECHANICAL		
Case Size	1.5" x 1.5" x 0.62"	*
Mating Socket	AC1022	*
Weight	1.75 oz. (50g)	*

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



- 1. Trim terminal should be grounded if potentiometer is not used.
- 2. See Note 1 below for cap value. Use Polycarbonate, Mylar, Mica, Glass, or Polystyrene capacitor for best performance.

#### MATING SOCKET AC1022



Notes

- 1. R.O. is connection for compensation capacitor.
- 2. Bottom View Shown.
- 3. Mounting holes 0.141 Dia., countersunk 82° to 0.23" Dia.
- 4. All in line pins spaced 0.2".
- 5. Dimensions in inches.
- 6. Markings printed on socket.

<sup>1</sup>Ground trim terminal if trim potentiometer is not used.

<sup>2</sup> Recommended power supply, ADI model 904, ±15V @ 50mA output.

\*Specifications same as for model 261J.

Specifications subject to change without notice.

# **Instrumentation & Isolation Amplifiers**

Contents

Page.
5-2
5-4
5-9
5-15
5-19
5-23
5-23
5-27
5-27
5-35

•New product since 1980 Data-Acquisition Components and Subsystems Catalog

5

## **Selection Guide Instrumentation & Isolation Amplifiers**

The abbreviated specifications listed here permit a choice on the basis of the key parameters of instrumentation amplifiers, depending on which parameters are critical for the application. Complete and detailed specifications can be found in the data-sheet section.

Descriptive information on instrumentation and isolation amplifiers and a guide to specifications are provided on the following pages. Devices that perform instrumentation-amplifier functions can also be found in section 15 (Data Acquisition Subsystems).

All specifications are typical at rated supply voltage and load, and  $T_A = 25^{\circ}C$ , unless otherwise noted.

× · · · ·	Monolithic IC AD521J(K)(L)(S) <sup>1</sup>	Hybrid IC AD522A(B)(S) <sup>1</sup>	Monolithic AD524J(K)(L)(S)	Hybrid IC AD612A(B)(C)	Hybrid IC AD614A(B)
GAIN Range V/V Nonlinearity (G = 100) – % max	0.1 to 1000 0.2(0.2)(0.1)(0.2)	1 to 1000 0.01(0.005)(0.005)	1 to 1000 0.02(0.01)(0.005)(0.02)	1 to 1024 0.001	1 to 1024 0.001
RATED OUTPUT - V dc/mA	±10/±10	±10/±5	±10/±5	±10/±5	±10/±5
DYNAMIC RESPONSE Small Signal (-3dB) G = 1000 Full Power Frequency Slew Rate - V/µs	40kHz 100kHz 10	300Hz 1.5kHz 0.1	25kHz 5	10kHz  1	20kHz — 1
OFFSET VOLTAGE Input Offset Voltage vs. Temperature Output Offset Voltage vs. Temperature	3(1.5)(1)(1.5)µV max 15(15)(2)(5)µV/°C 400(1200)(100)(200)µV max 400(150)(75)(150)µV/°C	±400(200)(200)μV max ±6(2)(6)μV/°C	250(100)(25)(100)μV 3(1.5)(0.5)(1.5)μV/ <sup>°</sup> C 1mV(500μV)(250μV)(500μV) 50(20)(10)(20)μV/ <sup>°</sup> C	±200μV ±5(2)(1)μV/°C	±200μV ±5(2)μV/°C
INPUT BIAS CURRENT - nA max	±80(40)(40)(40)	±25(15)(25)	50(70)(10)(50)	+100	+100
INPUT IMPEDANCE Common Mode – Ω	6 × 10 <sup>10</sup>	109	109	10 <sup>9</sup>	10 <sup>9</sup>
COMMON MODE REJECTION RATIO min @ $1k\Omega$ Source Unbalance, CMV = $\pm 10V$ G = $1 - dB$ G = $10 - dB$ C = $1000 - dB$	$70(74)(74)(74)^2$ $30(94)(94)(94)^2$ $100(110)(10)(10)^2$	75(80)(85) dc to 30Hz 90(95)(90) dc to 10Hz 100(110)(100) dc to 1Hz	70(75)(80)(70) 90(95)(100)(90) 115(125)(30)(190)	74 80 94	74 80 94
	100(110)(110)	100(110)(100) dt (0 1112		· · ·	
Volume I Page	5-9	5-15	5-19	5-23	5-23

#### **SELECTION GUIDE - INSTRUMENTATION AMPLIFIERS**

<sup>1</sup> Processing to MIL-STD-883B available. <sup>2</sup> DC to 60Hz,

#### **SELECTION GUIDE - ISOLATION AMPLIFIERS**

2			,					,			
									. L	н	YBRID
		L	WDE BAND	A DOT	rest Cost	*05001.	Ulf May	CNCOMMITTE OP ANN TTE	ANDOO AND	MEDICAL	MILITARY
	<u> </u>	580 980	-00-t-	ant of the second secon	1984 J	1987 1989		Ę, <sup>d</sup>	r for	F (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	~/
Max Input/Output CMV	±2500V dc pk max ±1500V dc pk max ±850V dc pk max	•		•	•	•	•	•	•	•	
Nonlinearity	±0.012% ±0.025% ±0.050% ±0.100%	•	•	•	•	•	•	•	•	•	
Output Voltage	±5V ±10V	•	•	•	٠	•	•	•	•	•	
Gain Range	1-1000V/V 1-100V/V 1-10V/V	•	•	•	•	•	•	•	•	•	
Synchronized Operation	With External Oscillator With Internal Oscillator	•		•		•		•	•		
Output Amplifier		٠					•	•	•	٠	
Isolated Power Out		•	•	•	٠	٠	•				
Defibrillation Protection		'			٠	٠			•		
Three Port Isolation		•						•	•	•	
Volume I Page		5-35	_	-	-	_	-	5-27	5-27	5-27	
Volume II Page		5-23	5-27	5-27	5-17	5-17	5-15	5-7	5-7	5-7	

See Signal Conditioners for other analog/analog products with input/output isolation—including current-output devices.

### **Orientation** Instrumentation & Isolation Amplifiers

An instrumentation amplifier is a committed "gain block" that measures the difference between the voltages existing at its two input terminals, amplifies it by a precisely set gain – usually from 1V/V to 1000V/V or more – and causes the result to appear between a pair of terminals in the output circuit. Referring to Figure 1,

 $V_{\rm S} - V_{\rm R} = G (V^+ - V^-)$ 

An ideal instrumentation amplifier responds only to the difference between the input voltages. If the input voltages are equal  $(V^+ = V^- = V_{CM})$ , the common-mode voltage), the output of the ideal instrumentation amplifier will be zero.



#### Figure 1. Basic Instrumentation Amplifier Functional Diagram

An amplifier circuit which is optimized for performance as an instrumentation-amplifier gain block has high input impedance, low offset and drift, low nonlinearity, stable gain, and low effective output impedance. It is commonly used for applications which capitalize on these advantages. Examples include: transducer amplification – for thermocouples, strain-gage bridges, current shunts, and biological probes, preamplification of small differential signals superimposed on high common-mode voltages, signal conditioning and (moderate) isolation for data acquisition, and signal translation for differential and single-ended signals wherever the common "ground" is noisy or of questionable integrity.

Instrumentation-amplifiers are usually chosen in preference to user-assembled op-amp circuitry, because they offer optimized, specified performance in low-cost, easy-to-use, compact packages. If the application calls for high common-mode voltages (typically, voltages in excess of the amplifier supply voltage), or if isolation impedances must be very high (e.g.,  $10^{10}\Omega$ , with galvanic isolation, as in medical and industrial applications), the designer should consider an isolation amplifier.

#### SPECIFYING INSTRUMENTATION AMPLIFIERS

The instrumentation amplifier chosen for a given application will be the lowest-cost device that satisfies the performance and environmental requirements. In addition to the products listed here, which are recommended for new designs, a number of older products are still available; data sheets are available upon request. It is essential that the designer have a firm understanding of the specifications of instrumentation amplifiers and of the contributions of the various sources of error to the total error. The data sheets provide much useful application data on these devices, as well as examples of basic error analyses.

Definitions of the key specifications follow a brief discussion of instrumentation-amplifier architectures. For more-complete information on the fundamentals and applications of instrumentation amplifiers, a number of publications are available from Analog Devices.<sup>1,2,3</sup>

#### INSTRUMENTATION-AMPLIFIER ARCHITECTURE

All Analog Devices instrumentation amplifiers have two highimpedance input terminals, a set of terminals for gainprogramming, an "output" terminal, and a pair of feedback terminals, labeled *sense* and *reference*, as well as terminals for power supply and offset trim.\*

Two basic circuit concepts are employed. The AD522, AD612 and AD524 use variations of the well-known three-op-amp configuration, consisting of a differential input-output gain stage and subtractor stage. Gain  $(\geq 1V/V)$  is set by the choice of a single gain-setting resistor, R<sub>G</sub>. When the *sense* (V<sub>S</sub>) feedback terminal is connected to the output terminal, and the *reference* terminal (V<sub>R</sub>) is connected to power common, the output voltage appears between the output terminal and power common.

The V<sub>S</sub> and V<sub>R</sub> terminals may be used for remote sensing – to establish precise outputs in the presence of line drops; they may be used with an inside-the-loop booster follower to obtain power amplification without loss of accuracy; and they may be used to establish an output current that is precisely proportional to the difference signal. A voltage applied to the V<sub>R</sub> terminal will bias the output by a predetermined amount. It is important always to maintain very low impedance (in relation to the specified V<sub>S</sub> and V<sub>R</sub> input impedances), when driving the V<sub>S</sub> and V<sub>R</sub> inputs, in order not to introduce common-mode, gain, and/or offset errors. In devices using the 3-amplifier configuration, the V<sub>R</sub> terminal is sometimes used for "tweaking" common-mode rejection.

<sup>3</sup>Transducer Interfacing Handbooks, D.H. Sheingold, ed., 1980, \$14.50, Analog Devices, Inc., P.O. Box 796, Norwood, MA 02062. \*In Model 612, *sense* is internally connected to the output terminal.

<sup>&</sup>lt;sup>1</sup> "Isolation and Instrumentation Amplifiers Designer's Guide, 1978 edition, available upon request.

<sup>&</sup>lt;sup>2</sup> "A User's Guide to IC Instrumentation Amplifiers," by J. Riskin, 1978, available upon request.

#### SPECIFICATIONS

Specification tables are generally headed by the legend: "specifications are typical at  $V_S = \pm 15V$ ,  $T_A = \pm 25^{\circ}C$ , and rated load, unless otherwise noted." This tells the user that these are the normal operating conditions under which the device is tested. Deviations from these conditions from the "normal" conditions are likely (such as a change in temperature), the significant effects are usually indicated within the specs. "Typical" means that the manufacturer's characterization process has shown this number to be "average," but individual devices vary.

Specifications not discussed in detail are self-explanatory and require only a basic knowledge of electronic measurements. Such specs are not uniquely applicable to instrumentation amps.

GAIN These specifications refer to the linear transfer function of the device; for example, the AD522 gain equation is: G =

1 +  $\frac{200,000}{R_G}$  V/V. The value of R<sub>G</sub> for a given gain value is:

 $R_{G} = \frac{200,000}{G-1} \Omega.$  For example, if G is to be 100 V/V, R<sub>G</sub> = 2020.2 ohms.

Gain Range Specified at 1 to 1000, for example, the device may work at higher gains (1 V/V is minimum, except for the AD521), but the manufacturer does not specify performance outside the range. In practice, noise and drift may make higher gains impractical for a given device.

Equation Error (or "Gain Accuracy") The number given by this specification describes deviation from the gain equation when  $R_G$  is at its nominal value (or, in the case of model 612, when connected for a given gain). The user can trim the gain or compensate for gain error elsewhere in the overall system. Systems using microprocessors (or computers, or other digital "intelligence") can be made self-calibrating, to take into account the lumped gain errors of all the stages in the analog portion of the system, from transducer to a/d converter.

Nonlinearity (or Gain Nonlinearity) Nonlinearity is defined as the deviation from a straight line on the plot of output vs. input. The magnitude of linearity error is the maximum deviation from a "best straight line," with the output swinging through its full-scale range. Nonlinearity is usually specified in percent of full-scale output range.

Gain vs. Temperature These numbers give the deviations from the gain equation as a function of temperature.

SETTLING TIME is defined as that length of time required for the output voltage to approach and remain within a certain  $(\pm)$ tolerance of its final value. It is usually specified for a fast step that will drive the output through its full-scale range and it includes slewing time. Since several factors contribute to the overall settling time, fast settling to 0.1% does not necessarily mean proportionally fast settling to 0.01%, nor is settling time necessarily proportional to gain. Principal contributing factors include slew-rate limiting, underdamping (ringing), and thermal gradients ("long tails").

VOLTAGE OFFSET Voltage offset and common-mode rejection (see below) specifications are often considered the key figures of merit for instrumentation amplifiers. While initial offset can be adjusted to zero, shifts in offset voltage with time and temperature introduce errors. Systems that involve "intelligent" processors can correct for offset errors in the whole measurement chain, but such applications are still relatively infrequent; in most applications, the instrumentation amplifier's contribution to system offset error must be defined.

Voltage offset and offset drift in instrumentation amplifiers are functions of gain.<sup>4</sup> The offset, measured at the output, is equal to a constant plus a term proportional to gain. For an amplifier with specified performance over a gain range from 1 to 1000, the constant is essentially the offset at unity gain, and the proportionality term (or slope) is equal to the change in output offset between G = 1 and G = 1000, divided by 999. To refer offset to the input (RTI), divide the total output offset by the gain. Since offset at a gain of 1000 is dominated by the proportional term, the slope is often called the "RTI offset, G = 1000." At any value of gain, the offset is equal to the unity-gain offset plus the product of the gain and the "RTI offset, G = 1000".

The same considerations apply to the offset drift. For example, the maximum RTI drift of the AD522B is specified at  $25\mu V/^{\circ}C$  at G = 1,  $2\mu V/^{\circ}C$  at G = 1000, and  $(\frac{25}{G}+2)\mu V/^{\circ}C$  at any arbitrary gain in the range. Thus, the output drift is  $(25 + 2G)\mu V/^{\circ}C$  at any gain, G, in the range. The data sheets provide offsetvs.-gain plots, but the function is easily computed in the manner described above.

Voltage offset as a function of power supply level is also specified RTI at one or more gain settings.

INPUT BIAS AND OFFSET CURRENTS Input bias currents are those currents needed to bias the input transistors of a dc amplifier or to supply the junction-leakage of FET's. FET-input devices have lower bias currents than those using bipolar transistors, but FET leakage currents increase dramatically with temperature, approximately doubling every 11°C. Since bias currents can be considered as a source of voltage offset (when multiplied by source resistance), the change in bias currents is of more concern than the magnitude of the bias currents. Input offset current is the difference between the two input bias currents.

<sup>4</sup>There is a good explanation of the specification of offset in instrumentation amplifiers in ANALOG DIALOGUE 6–2 (1972), p. 14

#### Important Note

Although instrumentation amplifiers have differential inputs, there *must* be a return path for the bias currents. If it is not provided, those currents will charge stray capacitances, causing the output to drift uncontrollably or to saturate. Therefore, when amplifying outputs of "floating" sources, such as transformers and thermocouples, as well as ac-coupled sources, there must still be a dc path from each input to common, or to the guard terminal. If a dc return path is impracticable, an *isolator* must be used.

COMMON-MODE REJECTION (CMR) is a measure of the change in output voltage when both inputs are changed by equal amounts. CMR is usually specified for a full-range common-mode voltage change (CMV), at a given frequency, and a specified imbalance of source impedance (e.g.  $1k\Omega$  source unbalance, at 60Hz). CMR is a logarithmic expression of the *common-mode rejection ratio* (CMRR): CMR = 20 log<sub>10</sub> (CMRR). The common-mode rejection ratio is defined as the ratio of the signal gain, G, to the ratio of common mode signal appearing at the output to the input CMV.

In most instrumentation amplifiers, the CMR increases with gain, because the front-end configuration does not amplify common-mode signals, and the amount of common-mode signal appearing at the output stays relatively constant as the signal gain (G) increases.

However, at higher gains, amplifier bandwidth decreases. Since differences in phase shift through the differential input stage will show up as common-mode errors, CMR becomes more frequency-dependent at high gains.

#### **ISOLATION AMPLIFIERS**

The isolation amplifier (or isolator) has an input circuit that is galvanically isolated from the power supply and the output circuit. Isolators are intended for applications requiring safe, accurate measurement of dc and low-frequency voltage or current in the presence of high common-mode voltage (to thousands of volts) with high CMR, line-receiving of signals transmitted at high impedance in noisy environments, and for safety in general-purpose measurements where dc and line-frequency leakage must be maintained at levels well below certain mandated minima.\* Principal applications are in electrical environments of the kind associated with medical equipment, conventional and nuclear power plants, automatic test equipment, and industrial process-control systems.

Analog Devices Isolators described in this catalog use electromagnetically coupled high-frequency carrier techniques for communication of power to and signals from the input circuit.

•Examples of such requirements may be found in UL STD 544 and SWC (Surge Withstand Capability) in IEEE Standard for Transient Voltage Protection 472-1974.

#### CHOOSING AN ISOLATOR

The choice of an isolator depends on the desired functional characteristics and the required specifications. Functional characteristics include such considerations as number of channels, range of output common-mode (output to power supply), nature of the front-end amplifier (amplification only or general op-amp functioning), and the availability of isolated power for additional external front-end circuitry. Key specifications include performance specs and "absolute max/min" mandated safety specifications. Definitions of specifications follow this section. In addition to the products listed here, which are recommended for new designs, a number of older products are still available; data sheets are available upon request. In addition to the useful applications information on the data sheets published here, a designers' guide<sup>1</sup>, available upon request, provides information useful to the circuit designer.

Functional Characteristics The basic design of both amplifiers is identical. As shown in Figure 1, an amplifier is divided into three isolated sections—input, output, and power—coupled together by a single transformer. A power oscillator (which may be powered by system power or a separate power source) furnishes isolated power to the input amplifier, plus a carrier, which is modulated by the amplified input signal, coupled across the isolation barrier to the output section, demodulated, and buffer-amplified by a system-powered output amplifier.

Two significant innovations are responsible for the small size and excellent performance of these amplifiers. The first is an ultra-compact transformer, using screened wiring and wellconceived assembly technology. The second is an improvement in the use of the flyback (unclamped) portion of a blocking-oscillator waveform as the modulated signal carrier (U.S. Patent 4,286,225).





<sup>&</sup>lt;sup>1</sup>Analog Devices Isolation and Instrumentation Amplifiers Designer's Guide" (1980)

As the block diagram shows, the synchronizable oscillator requires a two-wire power supply, which may be different (and (and isolated) from the power supply for the output amplifier, A2. The oscillator's output is coupled to (and loaded by, but isolated from) the circuitry connected to the other five identical transformer windings. One winding delivers power to the input amplifier, A1.

The flyback portion of the oscillator waveform is amplitudemodulate by A1's output signal, then coupled through separate transformer windings to a demodulator (I) in the amplifier's feedback path. Since A1 is an operational amplifier, the feedback signal must replicate the input signal (gain, from 1 to 100V/V, is equal to  $1 + R_8/R_G$ ), and the transformer flux during flyback must be whatever is necessary to make this happen. The common flux, through an identical winding, applied to an identical demodulator (II), causes its output to be very nearly identical to the voltage at the output of the first demodulator, i.e., an accurately amplified version of the input signal. The other winding connected to Demodulator II provides a reference signal. The output of the demodulator is filtered and buffered by output amplifier, A2, which may be connected for gain values from 1 to 10V/V.

The AD293 and AD294 are 3-port isolators; the input, output, and power sections are mutually isolated from one another. The use of separate substrates for the spiral-winding triplets of the transformer makes possible isolation of  $\pm 2500V$  (peak or continuous) for the AD293, and  $\pm 8000V$  (peak, 10ms pulse) for the AD294, between the input and output/power circuits. The high-temperature-fired dielectrics between the individual windings permit 500V rms of isolation between the output and power ports.

·							
•	• •						
					•		
	•						
			,				

### VOL. 1, 5-8 INSTRUMENTATION & ISOLATION AMPLIFIERS

### ANALOG DEVICES

### Integrated Circuit Precision Instrumentation Amplifier

### AD521

#### FEATURES

Programmable Gains from 0.1 to 1000 Differential Inputs High CMRR: 110dB min Low Drift:  $2\mu V/^{\circ}$ C max (L) Complete Input Protection, Power ON and Power OFF Functionally Complete with the Addition of Two Resistors Internally Compensated Gain Bandwidth Product: 40MHz Output Current Limited: 25mA Very Low Noise:  $0.5\mu V$  p-p, 0.1Hz to 10Hz, RTI @ G = 1000 Extremely Low Cost

### AD521 FUNCTIONAL BLOCK DIAGRAM





#### **PRODUCT DESCRIPTION**

The AD521 is a second generation, low cost, monolithic IC instrumentation amplifier developed by Analog Devices. As a true instrumentation amplifier, the AD521 is a gain block with differential inputs and an accurately programmable input/ output gain relationship.

The AD521 IC instrumentation amplifier should not be confused with an operational amplifier, although several manufacturers (including Analog Devices) offer op amps which can be used as building blocks in variable gain instrumentation amplifier circuits. Op amps are general-purpose components which, when used with precision-matched external resistors, can perform the instrumentation amplifier function.

An instrumentation amplifier is a precision differential voltage gain device optimized for operation in a real world environment, and is intended to be used wherever acquisition of a useful signal is difficult. It is characterized by high input impedance, balanced differential inputs, low bias currents and high CMR.

As a complete instrumentation amplifier, the AD521 requires only two resistors to set its gain to any value between 0.1 and 1000. The ratio matching of these resistors does not affect the high CMRR (up to 120dB) or the high input impedance ( $3 \times 10^9 \Omega$ ) of the AD521. Furthermore, unlike most operational amplifier-based instrumentation amplifiers, the inputs are protected against overvoltages up to ±15 volts beyond the supplies.

The AD521 IC instrumentation amplifier is available in four different versions of accuracy and operating temperature range. The economical "J" grade, the low drift "K" grade, and the lower drift, higher linearity "L" grade are specified from 0 to  $+70^{\circ}$ C. The "S" grade guarantees performance to specification over the full MIL-temperature range:  $-55^{\circ}$ C to  $+125^{\circ}$ C and is available screened to MIL-STD-883, Class B. All versions are packaged in a hermetic 14-pin DIP.

#### **PRODUCT HIGHLIGHTS**

- 1. The AD521 is a true instrumentation amplifier in integrated circuit form, offering the user performance comparable to many modular instrumentation amplifiers at a fraction of the cost.
- 2. The AD521 has low guaranteed input offset voltage drift  $(2\mu V)^{\circ}C$  for L grade) and low noise for precision, high gain applications.
- 3. The AD521 is functionally complete with the addition of two resistors. Gain can be preset from 0.1 to more than 1000.
- 4. The AD521 is fully protected for input levels up to 15V beyond the supply voltages and 30V differential at the inputs.
- 5. Internally compensated for all gains, the AD521 also offers the user the provision for limiting bandwidth.
- 6. Offset nulling can be achieved with an optional trim pot.
- 7. The AD521 offers superior dynamic performance with a gain-bandwidth product of 40MHz, full peak response of 100kHz (independent of gain) and a settling time of  $5\mu s$  to 0.1% of a 10V step.

# **SPECIFICATIONS** (typical @ $V_S = \pm 15V$ , $R_L = 2k\Omega$ and $T_A = 25^{\circ}C$ unless otherwise specified)

MODEL	AD521JD	AD521KD	AD521LD	AD521SD (AD521SD/883B)
GAIN		- ,		
Range (For Specified Operation, Note 1)	1 to 1000	•	•	•
Equation	$G = R_S/R_G V/V$	•	•	
Error from Equation	(±0.25-0.004G)%	•	•	•
Nonlinearity (Note 2)	0.2%	•	0.1% max	• 1
Gain Temperature Coefficient	1.2% max +(3 ±0.05G)nnm/°C	•	•	±(15 ±0.4G)ppm/°C
OUTPUT CHARACTERISTICS	=(5=0.050)phil/ C			
Rated Output	±10V, ±10mA min	•	•	•
Output at Maximum Operating Temperature	±10V @ 5mA min	•	•	•
Impedance	0.1Ω	•	•	•
DYNAMIC RESPONSE				
Small Signal Bandwidth (±3dB)				
G = 1	>2MHz	•	•	
G = 10	300kHz			
G = 100	40kHz	•	•	•
Small Signal. ±1.0% Flatness	408112			
G = 1	75kHz	•	•	•
G = 10	26kHz	•	•	•
G = 100	24kHz	•	·•	•
G = 1000	6kHz	•	•	•
Full Peak Response (Note 3)	100kHz			
Siew Rate, $I \leq G \leq 1000$ Settling Time (any 10V step to within 10mV of Final Value)	10ν/μs			
G = 1	7///5	•	•	•
G = 10	Sus	•	•	•
G = 100	10µs	•	•	•
G = 1000	35µs	•	•	•
Differential Overload Recovery (±30V Input to within				
10mV of Final Value) (Note 4)			-	
G = 1000 Common Mode Step Recovery (201/ Input so wishin	50µs	•	. •	•
10mV of Final Value) (Note 5)				
G = 1000	1005	•	•	•
	1005			
Input Offset Voltage (Vos.)	3mV max (2mV typ)	1.5mV max (0.5mV typ)	1.0mV max (0.5mV typ)	
vs. Temperature	$15\mu V/^{\circ}C max (7\mu V/^{\circ}C typ)$	$5\mu V/^{\circ}C max (1.5\mu V/^{\circ}C typ)$	2µV/°C max	••
vs. Supply	3µV/%	•	•	· •
Output Offset Voltage (VOS0)	400mV max (200mV typ)	200mV max (30mV typ)	100mV max	••
vs. Temperature	400µV/°C max (150µV/°C typ)	150µV/°C max (50µV/°C typ)	75µV/~C max	••
vs. Supply (Note 6)	0.005V <sub>050</sub> /%	-	-	·
INPUT CURRENTS				
Input Bias Current (either input)	80nA max	40nA max	••	••
vs. Temperature	InA/°C max	500pA/°C max	••	••
vs. Supply	2%/V	•	•	•
Input Offset Current	20nA max 250nA/ <sup>o</sup> C max	10nA max	••	••
vs. rempetature	250pA/ Chiax	125pA/ C max	·······	
INPUI Differential Input Impedance (Note 7)	t x 10 <sup>9</sup> Oll1 8nE	•	•	
Common Mode Input Impedance (Note 7)	$6 \times 10^{10} \Omega \  3.0 \mathrm{pF}$	•	•	•
Input Voltage Range for Specified Performance	0 x 10 •••••••••			
(with respect to ground)	±10V	•	•	•
Maximum Voltage without Damage to Unit, Power ON				
or OFF Differential Mode (Note 9)	30V	•	•	•
Voltage at either input (Note 9)	V <sub>S</sub> ±15V	•	•	•
common Mode Rejection Ratio, DC to 60Hz with $1k\Omega$				
	70dB min (74dB tun)	74dB min (80dB typ)		
G = 10	90dB min (94dB ton)	94dB min (100dB typ)	**	••
G = 100	100dB min (104dB typ)	104dB min (114dB typ)	••	**
G = 1000	100dB min (110dB typ)	110dB min (120dB typ)	••	••
NOISE				
Voltage RTO (p-p) @ 0.1Hz to 10Hz (Note 10)	$\sqrt{(0.5G)^2 + (225)^2 \mu V}$	•	• •	•
RMS RTO, 10Hz to 10kHz	$\sqrt{(1.2G)^2 + (50)^2} \mu V$	•	•	•
Input Current, rms, 10Hz to 10kHz	15pA (rms)	•	•	•
REFERENCE TERMINAL				
Bias Current	3µA		•	
Input Resistance	10M12	•	•	:
volage Range	1	•	•	•
		······		
Operating Voltage Bange	±5V to ±18V	•	•	•
Quiescent Supply Current	5mA max	•	•	•
TEMPERATURE RANGE			·····	
Specified Performance	0 to +70°C	•	•	-55°C to +125°C
Operating	-25°C to +85°C	•	•	~55°C to +125°C
Storage	-65°C to +150°C	•	•	•
BACKACE OPTION TO 116 End (D144)	4062110	ADS21KD	1062110	1061160
TAGAAGE UP HUN: 10-110 Style (D14A)	AD321JD	AU)/IKD	ADJZILD	AD3215D

<sup>1</sup> See Section 20 for package outline information.

\*Specifications same as AD521JD, \*\*Specifications same as AD521KD, Specifications subject to change without notice.

#### VOL. I, 5-10 INSTRUMENTATION & ISOLATION AMPLIFIERS

### Applying the AD521

#### NOTES:

1. Gains below 1 and above 1000 are realized by simply adjusting the gain setting resistors. For best results, voltage at either input should be restricted to  $\pm 10V$  for gains equal to or less than 1.

2. Nonlinearity is defined as the ratio of the deviation from the "best straight line" through a full scale output range of  $\pm 9$  volts. With a combination of high gain and  $\pm 10$  volt output swing, distortion may increase to as much as 0.3%.

3. Full Peak Response is the frequency below which a typical amplifier will produce full output swing.

4. Differential Overload Recovery is the time it takes the amplifier to recover from a pulsed 30V differential input with 15V of common mode voltage, to within 10mV of final value. The test input is a 30V, 10µs pulse at a 1kHz rate. (When a differential signal of greater than 11V is applied between the inputs, transistor clamps are activated which drop the excess input voltage across internal input resistors. If a continuous overload is maintained, power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as added thermal time constant, but will not damage the device.)

5. Common Mode Step Recovery is the time it takes the amplifier to recover from a 30V common mode input with zero volts of differential signal to within 10mV of final value. The test input is 30V, 10 $\mu$ s pulse at a 1kHz rate. (When a common mode signal greater than V<sub>S</sub> -0.5V is applied to the inputs, transistor clamps are activated which drop the excessive input voltage across internal input resistors. Power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as an added thermal time constant, but will not damage the device.)

6. Output Offset Voltage versus Power Supply Change is a constant 0.005 times the unnulled output offset per percent change in either power supply. If the output offset is nulled, the output offset change versus supply change is substantially reduced.

7. Differential Input Impedance is the impedance between the two inputs.

8. Common Mode Input Impedance is the impedance from *either* input to the power supplies.

9. Maximum Input Voltage (differential or at either input) is 30V when using  $\pm 15V$  supplies. A more general specification is that neither input may exceed either supply (even when  $V_S = 0$ ) by more than 15V and that the difference between the two inputs must not exceed 30V. (See also Notes 4 and 5.)

10. 0.1Hz to 10Hz Peak-to-Peak Voltage Noise is defined as the maximum peak-to-peak voltage noise observed during 2 of 3 separate 10 second periods with the test circuit of Figure 10.

#### DESIGN PRINCIPLE

Figure 1 is a simplified schematic of the AD521. A differential input voltage,  $V_{IN}$ , appears across  $R_G$  causing an imbalance in the currents through  $Q_1$  and  $Q_2$ ,  $\Delta I = V_{IN}/R_G$ . That imbalance is forced to flow in  $R_S$  because the collector currents of  $Q_3$  and  $Q_4$  are constrained to be equal by their biasing (current mirror). These conditions can only be satisfied if the differential voltage across  $R_S$  (and hence the output voltage of the AD521) is equal to  $\Delta I \times R_S$ . The feedback amplifier,  $A_{FB}$ 

performs that function. Therefore,  $V_{OUT} = \frac{V_{IN}}{R_G} \times R_S$  or  $\frac{V_{OUT}}{V_{IN}} = \frac{R_S}{R_G}$ .



Figure 1. Simplified AD521 Schematic

#### **APPLICATION NOTES FOR THE AD521**

These notes ensure the AD521 will achieve the high level of performance necessary for many diversified IA applications.

- 1. Gains below 1 and above 1000 are realized by adjusting the gain setting resistors as shown in Figure 2 (the resistor, R<sub>S</sub> between pins 10 and 13 should remain  $100k\Omega \pm 15\%$ , see application note 3). For best results, the input voltage should be restricted to  $\pm 10V$  especially for gain equal to or less than 1.
- 2. Provide a return path to ground for input bias currents. The AD521 is an instrumentation amplifier, not an isolation amplifier. When using a thermocouple or other "floating" source, this return path may be provided directly to ground or indirectly through a resistor to ground from pins 1 and/ or 3, as shown in Figure 3. If the return path is not provided, bias currents will cause the output to saturate. The value of the resistor may be determined by dividing the maximum allowable common mode voltage for the application by the bias current of the instrumentation amplifier.



Figure 2. Operating Connections for AD521

- 3. The resistors between pins 10 and 13, (R<sub>SCALE</sub>) must equal 100k $\Omega \pm 15\%$  (Figure 2). If R<sub>SCALE</sub> is too low (below 85k $\Omega$ ) the output swing of the AD521 is reduced. At values below 80k $\Omega$  and above 120k $\Omega$  the stability of the AD521 may be impaired.
- 4. Do not exceed the allowable input signal range. The linearity of the AD521 decreases if the inputs are driven within 5 volts of the supply rails, particularly when the device is used at a gain less than 1. To avoid this possibility, attenuate the input signal through a resistive divider network and use the AD521 as a buffer, as shown in Figure 4. The resistor R/2 matches the impedance seen by both AD521 inputs so that the voltage offset caused by bias currents will be minimized.



a). Transformer Coupled, Direct Return



b). Thermocouple, Direct Return



c). AC Coupled, Indirect Return

Figure 3. Ground Returns for "Floating" Transducers





5. Use the compensation pin (pin 9) and the applicable compensation circuit when the amplifier is required to drive a capacitive load. It is worth mentioning that coaxial cables can "invisibly" provide such capacitance since many popular coaxial cables display capacitance in the vicinity of 30pF per foot.

This compensation (bandwidth control) feature permits the user to fit the response of the AD521 to the particular application as illustrated by Figure 5. In cases of extremely high load capacitance the compensation circuit may be changed as follows:

- 1. Reduce  $680\Omega$  to  $24\Omega$
- Reduce 330Ω to 7.5Ω
- 3. Increase 1000pF to  $0.1\mu$ F
- 4. Set  $C_X$  to 1000pF if no compensation was originally used. Otherwise, do not alter the original value.

This allows stable operation for load capacitances up to 3000 pF, but limits the slew rate to approximately  $0.16 \text{V}/\mu \text{s}$ .

6. Signals having frequency components above the Instrumentation Amplifier's output amplifier closed-loop bandwidth will be transmitted from V- to the output with little or no attenuation. Therefore, it is advisable to decouple the Vsupply line to the output common or to pin 11.<sup>1</sup>



 $(f_t \text{ in } kHz, C_X \text{ in } \mu F)$ 

Figure 5. Optional Compensation Circuit

#### INPUT OFFSET AND OUTPUT OFFSET

without charge upon request.

When specifying offsets and other errors in an operational amplifier, it is often convenient to refer these errors to the inputs. This enables the user to calculate the maximum error he would see at the output with any gain or circuit configuration. An op amp with 1mV of input offset voltage, for example, would produce 1V of offset at the output in a gain of 1000 configuration.

In the case of an instrumentation amplifier, where the gain is controlled in the amplifier, it is more convenient to separate errors into two categories. Those errors which simply add to the output signal and are unaffected by the gain can be classified as output errors. Those which act as if they are associated with the input signal, such that their effect at the output is proportional to the gain, can be classified as input errors.

As an illustration, a typical AD521 might have a +30mV output offset and a -0.7mV input offset. In a unity gain configuration, the *total* output offset would be +29.3mV or the sum of the two. At a gain of 100, the output offset would be -40mV or: 30mV + 100(-0.7mV) = -40mV.

By separating these errors, one can evaluate the total error independent of the gain settings used, similar to the situation with the input offset specifications on an op amp. In a given gain configuration, both errors can be combined to give a total error *referred to the input* (R.T.I.) or *output* (R.T.O.) by the following formula:

Total Error R.T.I. = input error + (output error/gain)

Total Error R.T.O. = (Gain x input error) + output error

The offset trim adjustment (pins 4 and 6, Figure 2) is associated primarily with the output offset. At any gain it can be used to introduce an output offset equal and opposite to the input offset voltage multiplied by the gain. As a result, the total output offset can be reduced to zero.

As shown in Figure 6, the gain range on the AD521 can be extended considerably by adding an attenuator in the sense terminal feedback path (as well as adjusting the ratio,  $R_S/R_G$ ). Since the sense terminal is the inverting input to the output amplifier, the additional gain to the output is controlled by  $R_1$  and  $R_2$ . This gain factor is  $1 + R_2/R_1$ .



Figure 6. Circuit for utilizing some of the unique features of the AD521. Note that gain changes introduced by changing R1 and R2 will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.

<sup>1</sup> For further details, refer to "An I.C. User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change," by A. Paul Brokaw. This application note is available from Analog Devices Where offset errors are critical, a resistor equal to the parallel combination of  $R_1$  and  $R_2$  should be placed between pin 11 and  $V_{REF}$ . This minimizes the offset errors resulting from the input current flowing in  $R_1$  and  $R_2$  at the sense terminal. Note that gain changes introduced by changing the  $R_1/R_2$  attenuator will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.

When a predetermined output offset is desired,  $V_{REF}$  can be placed in series with pin 11. This offset is then multiplied by the gain factor  $1 + R_2/R_1$  as shown in the equation of Figure 6.



Figure 7. Ground loop elimination. The reference input, Pin 11, allows remote referencing of ground potential. Differences in ground potentials are attenuated by the high CMRR of the AD521.



Figure 8. Test circuit for measuring peak to peak noise in the bandwidth 0.1Hz to 10Hz. Typical measurements are found by reading the maximum peak to peak voltage noise of the device under test (D.U.T.) for 3 observation periods of 10 seconds each.



### High Accuracy Data Acquisition Instrumentation Amplifier



#### AD522 FUNCTIONAL BLOCK DIAGRAM



14-PIN DIP

This excellent performance is achieved by combining a proven circuit configuration with state-of-the-art manufacturing technology which utilizes active laser trimming of tight-tolerance thin-film resistors to achieve low cost, small size and high reliability. This combination of high value with no-compromise performance gives the AD522 the best features of both monolithic and modular instrumentation amplifiers, thus providing extremely cost-effective precision low-level amplification.

The AD522 is available in three versions with differing accuracies and operating temperature ranges; the "A", and "B" are specified from  $-25^{\circ}$ C to  $+85^{\circ}$ C, and the "S" is guaranteed over the military/aerospace temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C. All versions are packaged in a 14-pin DIP and are supplied in a pin configuration similar to that of the popular AD521 instrumentation amplifier.

#### FEATURES Performance

Low Drift:  $2.0\mu V/^{\circ}C$  (AD522B) Low Nonlinearity: 0.005% (G = 100) High CMRR: >110dB (G = 1000) Low Noise:  $1.5\mu V$  p-p (0.1 to 100Hz) Low Initial VOS: 100 $\mu$ V (AD522B) Versatility Single-Resistor Gain Programmable:  $1 \le G \le 1000$ Output Reference and Sense Terminals Data Guard for Improving ac CMR Value Internally Compensated No External Components except Gain Resistor Active Trimmed Offset, Gain, and CMR

**PRODUCT DESCRIPTION** 

The AD522 is a precision IC instrumentation amplifier designed for data acquisition applications requiring high accuracy under worst-case operating conditions. An outstanding combination of high linearity, high common mode rejection, low voltage drift, and low noise makes the AD522 suitable for use in many 12-bit data acquisition systems.

An instrumentation amplifier is usually employed as a bridge amplifier for resistance transducers (thermistors, strain gauges, etc.) found in process control, instrumentation, data processing, and medical testing. The operating environment is frequently characterized by low signal-to-noise levels, fluctuating temperatures, unbalanced input impedances, and remote location which hinders recalibration.

The AD522 was designed to provide highly accurate signal conditioning under these severe conditions. It provides output offset voltage drift of less than  $10\mu V/^{\circ}C$ , input offset voltage drift of less than  $2.0\mu V/^{\circ}C$ , CMR above 80dB at unity gain (110dB at G = 1000), maximum gain nonlinearity of 0.001% at G = 1, and typical input impedance of  $10^{\circ}\Omega$ .

### **SPECIFICATIONS**<sup>1</sup>

### (typical @ +VS = $\pm 15V$ , R<sub>L</sub> = $2k\Omega \& T_A = +25^{\circ}C$ unless otherwise specified)

MODEL	AD522AD	AD522BD	AD522S <sup>2</sup>
GAIN Gain Equation	$1 + \frac{2(10^5)}{2}$	•	•
Gain Bange	Rg 1 to 1000	•	•
Equation Error	0.20	0.06%	
G = 1 G = 1000	1.0% max	0.2% max	••
Nonlinearity, max (see Fig. 4) G = 1	0.005%	0.001%	**
G = 1000	0.01%	0.005%	••
vs. Temp, max G = 1	2ppm/°C (1ppm/°C typ)	•	•
G = 1000 OUTPUT CHARACTERISTICS	50ppm/°C (25ppm/°C typ)	•	*
Output Rating	±10V @ 5mA	•	•
DYNAMIC RESPONSE (see Fig. 6) Small Signal (-3dB)		•	
G = 1	300kHz	•	•
G = 100 Full Power GBW	3kHz 1.5kHz	•	•
Slew Rate	0.1V/µs	•	•
Settling Time to 0.1%, $G = 100$	0.5ms	•	•
to $0.01\%$ , G = 10	2ms	•	•
to 0.01%, G = 1	0.5ms	· · · · · · · · · · · · · · · · · · ·	·
Offsets Referred to Input			
Initial Offset Voltage			
G = 1	±400µV max (±200µV typ)	±200µV max(±100µV typ)	±200μV max (±100μV typ)
vs. Temperature, max (see Fig. 3) G = 1	$\pm 50\mu$ V/°C ( $\pm 10\mu$ V/°C typ)	$\pm 25\mu V/^{\circ}C(\pm 5\mu V/^{\circ}C typ)$	$\pm 100 \mu V/^{\circ} C (\pm 10 \mu V/^{\circ} C typ)$
G = 1000	±6μV/°C	±2μV/°C	±6μV/°C
1<6<1000	$\pm (\frac{50}{G} + 6)\mu V/^{\circ}C$	$\pm (\frac{23}{G} + 2)\mu V/C$	$\pm (\frac{100}{G} + 6)\mu V/^{3}C$
vs. Supply, max G = 1	±20µV/%	•	•
G = 1000	±0.2µV/%	• •	•
INPUT CURRENTS			
Initial max, +25°C	±25nA	±15nA	±25 nA
vs. Temperature	±100pA/°C	±50pA/ C	±100pA/ C
Initial max, +25°C	±20nA	±10nA	$\pm 20$ nA
	±100pA/ C	250pA/ C	100pA/ C
Input Impedance	9 –		
Differential Common Mode	10 <sup>2</sup> Ω	•	•
Input Voltage Range	10 00		÷
Maximum Differential Input, Linear	±10V ±20V	•	•
Maximum Differential Input, Safe Maximum Common Mode, Linear	±10V	•	•
Maximum Common Mode Input, Safe	±15V	•	•
Common Mode Rjection Ratio, Min @ ±10V, 1kΩ Source			
Imbalance (see Fig. 5)			75 40 (00 40 +)
G = 1 (dc  to  30Hz) $G = 10 (dc  to  10Hz)$	75dB (90dB typ) 90dB (100dB typ)	95dB (110dB typ)	90dB (110dB typ)
G = 100 (dc to 3Hz)	100dB (110dB typ)	100dB (120dB typ)	100dB (120dB typ)
G = 1000 (dc to 1Hz)	100dB (120dB typ)	110dB (>120dB typ)	100dB (>120dB typ)
	730B (660B (94)		
Voltage Noise, RTI (see Fig. 4)			
0.1Hz to 100Hz (p-p) G = 1	15µV	•	•
G = 1000	1.5μV	•	•
10Hz to 10kHz (rms) G = 1	15µV	•	•
TEMPERATURE RANGE		•	55°C to 1125°C
Specified Performance Operating	-25 C to +85 C -55°C to +125°C	•	•
Storage	-65°C to +150°C	• .	•
POWER SUPPLY		•	•
Power Supply Range Quiescent Current, max @ ±15V	±(5 to 18)V ±10mA	±8mA	••
PACKAGE OPTIONS <sup>3,4</sup>			
Hermetic, Metal (HY14D)	AD522AD	AD522BD	AD522SD
<sup>1</sup> Specifications guaranced after 10 minute warm-up, The AD5225D is available processed to MLI-STD-883 <sup>2</sup> See Section 20 for package outline information. <sup>4</sup> Analog Device reserves the right to ship ceramic pack in lieu of metal packages (HY14D). <sup>4</sup> Specifications same as AD522A. <sup>4</sup> Specifications same as AD522B.	Level B.		

Specifications subject to change without notice.
### Applying the AD522

#### GENERAL APPLICATION CONSIDERATIONS

Figure 1 illustrates the AD522 wiring configuration when used in a typical bridge amplifier application. In any low-level, high impedance, noise-dominated environment, proper shielding and grounding are requisite for optimum performance; a recommended technique is shown.



Direct coupling of the AD522 inputs makes it necessary to provide a signal ground return for input amplifier bias currents. This can be achieved by direct connection as shown, or through an indirect path of less than  $1M\Omega$  resistance such as other system interconnections.

To minimize noise, shielding should be provided for the input leads and gain resistor connections. A passive data guard is provided to improve ac common mode rejection by "bootstrapping" the capacitance of the input cabling, thus minimizing differential phase shift. This will also reduce degradation of system bandwidth.

Balanced design eliminates the need for external bypass capacitors for most applications. If, however, the power supplies are remotely located (farther than 10 feet or so) or if they are likely to carry more than a few millivolts of noise, local filtering will enable the user to retain optimal performance.

Reference and sense pins are provided to permit remote load

sensing. These points can also be used to trim the device CMR, add an output booster, or to offset the output to a reference level. These applications are illustrated in following sections.

It is good practice to place  $R_G$  within several inches of the AD522. Longer leads will increase stray capacitance and cause phase shifts that will degrade CMR at higher frequencies. For frequencies below 10Hz, a remote R<sub>G</sub> is generally acceptable; no stability problems are caused. Bear in mind that a leakage impedance of 200M $\Omega$  between R<sub>G</sub> pins will cause an 0.1% gain error at G = 1. Unity gain is not trimmable.

#### TYPICAL APPLICATION AND ERROR BUDGET ANALYSIS (See Figure 1 and Table 1)

A floating transducer with a 0 to 1 volt output has a  $1k\Omega$  source imbalance. A noisy environment induces a one volt 0 to 60Hz common mode signal in the ground return. This signal must be amplified to interface with a data acquisition system calibrated for a 0 to 10 volt signal range. The operating temperature range is 0 to +50°C and an AD522B is to be used. Table 1 lists error sources and their effect on system accuracy.

The total effect on absolute accuracy is less than ±0.2%, allowing adjustment-free 8-bit operation. In computer or microprocessor controlled data-acquisition systems, automatic recalibration can nullify gain and offset drifts leaving noise, distortion and CMR as the only error sources. In this case, full 12-bit operation is achieved.

Gain Errors: Absolute gain errors can be nulled by trimming RG. Gain drift is a linear effect, not detrimental to resolution and is caused by the change in value of internal resistors over the operating temperature range. An "intelligent" system can correct for these errors with an automatic calibration cycle. Gain nonlinearity never exceeds 0.002% at G = 10.

Offset Drift & Pins Current Errors: Special care has been taken in the design of the AD522 input stage to minimize offset drift. Unless transducer impedances are unbalanced by more than  $2k\Omega$ , errors caused by offset current drift are negligible compared to offset voltage drift. Although initial offset voltages are laser-nulled for most applications, provisions have been made to allow further adjustment to correct for initial system offset. In this example, all offset drifts amount to ±0.014% and do not effect resolution (can be corrected with an automatic calibration cycle).

CMR and Noise Errors: Common mode rejection and noise performance of instrumentation amplifiers are critical because

Error Source	Specification	Effect on Absolute Accuracy, % of F.S.	Effect on Resolution % of F.S.
Gain Nonlinearity	±0.002% max, G = 10 (from Spec. Sheet and Fig. 4)	±0.002	±0.002
Voltage Drift	$\frac{25\mu V/^{\circ}C}{Gain} + 2.0\mu V/^{\circ}C = 4.5\mu V/^{\circ}C$ R.T.I. = 0.00055%/^{\circ}C (from Spec. Sheet)	±0.011	* <u>-</u>
CMR	86dB (from Spec. Sheet, CMR vs. F vs. G, typical curve)	±0.005	±0.005
Noise, R.T.O. (0.1 to 100Hz)	15μV (p-p) R.T.O. (from Spec. Sheet, Noise vs. G typical curve)	±0.0015	±0.0015
Offset Current Drift	±50pA/°C x 1k source imbalance (Spec. Sheet) = ±50μV/°C = ±1.25μV R.T.I.	±0.000125	
Gain Drift (add 10ppm/°C for external R <sub>C</sub> )	60ppm/°C (Spec. Sheet)	±0.15	

Table 1. Error Sources

these errors can not be corrected by calibration. Common mode rejection of the AD522 is active laser-trimmed to the limits of thin-film resistor stability. Further trimming could improve CMR on a short term basis, but regular readjustment would be necessary to maintain this improvement (see Figure 2). In this example, untrimmed CMR and noise cause a total error of  $\pm 0.0065\%$  of full scale and are the major contributors to resolution error.



#### Figure 2. Optional CMR Trim

#### PERFORMANCE CHARACTERISTICS

Offset Voltage and Current Drift: The AD522 is available in four drift selections. Figure 3 is a graph of maximum RTO offset voltage drift vs. gain for all versions. Errors caused by offset voltage drift can thus be determined for any gain. Offset current drift will cause a voltage error equal to the product of the offset current drift and the source impedance unbalance.



Figure 3. Output Offset Drift (RTO) vs. Gain

Gain Nonlinearity and Noise: Gain nonlinearity increases with gain as the device loop-gain decreases. Figure 4 is a plot of typical nonlinearity vs. gain. The shape of the curve can be safely used to predict worst-case nonlinearity at gains below 100. Noise vs. gain is shown on the same graph.



Figure 4. Gain Nonlinearity and Noise (RTO) vs. Gain

Common Mode Rejection: CMR is rated at  $\pm 10V$  and  $1k\Omega$ source imbalance. At lower gains, CMR depends mainly on thin-film resistor stability but due to gain-bandwidth considerations, is relatively constant with frequency to beyond 60Hz. The dc CMR improves with increasing gain and is increasingly subject to phase shifts in limited bandwidth high-gain amplifiers. Figure 5 illustrates CMR vs. Gain and Frequency.

**Dynamic Performance:** Settling time and unity gain bandwidth are directly proportional to gain. As a result, dynamic performance can be predicted from the well-behaved curves of Figure 6.



Figure 5. Common Mode Rejection vs. Frequency and Gain



Figure 6. Small Signal Frequency Response (-3dB)

#### SPECIAL APPLICATIONS

Offset and Gain Trim: Gain accuracy depends largely on the quality of  $R_G$ . A precision resistor with a 10ppm/°C temperature coefficient is advised. Offset, like gain, is laser-trimmed to a level suitable for most applications. If further adjustment is required, the circuit shown in Figure 1 is recommended. Note that good quality (25ppm) pots are necessary to maintain voltage drift specifications.

**CMR Trim:** A short-term CMR improvement of up to 10dB at low gains can be realized with the circuit of Figure 2. Apply a low-frequency 20/G volt peak-to-peak input signal to *botb* inputs through their equivalent source resistances and trim the pot for an ac output null.

Sense Output: A sense output is provided to enable remote load sensing or use of an output current booster. Figure 7 illustrates these applications. Being "inside the loop", booster drift errors are minimized. When not used, the sense output should be tied to the output.



#### Figure 7. Output Current Booster and Buffered Output Level Shifter

Reference Output: The reference terminal is provided to permit the user to offset or "level shift" the output level to a datum compatible with his load. It must be remembered that the total output swing is ±10 volts to be shared between signal and reference offset. Furthermore, any reference source resistance will unbalance the CMR trim by the ratio  $10k/R_{ref}$ . For example, if the reference source impedance is  $1\Omega$ , CMR will be reduced to 80dB ( $10k\Omega/1\Omega = 10,000 = 80dB$ ). A buffer amplifier can be used to eliminate this error, as shown in Figure 7, but the drift of the buffer will add to output offset drift. When not used, the reference terminal should be grounded.



### **Precision Instrumentation Amplifier**

AD524

#### ADVANCE TECHNICAL DATA

#### FEATURES

Low Nonlinearity: 0.005% (G = 1) High CMRR: 130dB (G = 1000) Low Offset Voltage:  $50\mu$ V Low Offset Voltage Drift:  $0.5\mu$ V/°C Gain Bandwidth Product: 25MHzPin Programmable Gains of 1, 10, 100, 1000 Complete Input Protection, Power On – Power Off No External Components Required Internally Compensated

#### AD524 FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT DESCRIPTION

The AD524 is a precision monolithic instrumentation amplifier designed for data acquisition applications requiring high accuracy under worst-case operating conditions. An outstanding combination of high linearity, high common mode rejection, low offset voltage drift, and low noise makes the AD524 suitable for use in many data acquisition systems.

The AD524 has an output offset voltage drift of less than  $20\mu V/^{\circ}C$ , input offset voltage drift of less than  $0.5\mu V/^{\circ}C$ , CMR above 90dB at unity gain (120dB at G = 1000) and maximum nonlinearity of 0.005% at G = 1. In addition to the outstanding dc specifications the AD524 also has a 25MHz gain bandwidth product (G = 100). To make it suitable for high speed data acquisition systems the AD524 has an output slew rate of 5V/µs and settles in 15µs up to a gain of 100.

As a complete amplifier the AD524 does not require any external components for fixed gains of 1, 10, 100 and 1,000. For other gain settings between 1 and 1000 only a single resistor is required. The AD524 input is fully protected for both power on and power off fault conditions.

The AD524 IC instrumentation amplifier is available in four different versions of accuracy and operating temperature range. The economical "J" grade, the low drift "K" grade and lower drift, higher linearity "L" grade are specified from 0 to  $+70^{\circ}$ C. The "S" grade guarantees performance to specification over the full MIL-temperature range:  $-55^{\circ}$ C to  $+125^{\circ}$ C and is available screened to MIL-STD-883, Class B.

#### PRODUCT HIGHLIGHTS

- 1. The AD524 has low guaranteed offset voltage, offset voltage drift and low noise for precision high gain applications.
- 2. The AD524 is functionally complete with pin programmable gains of 1, 10, 100 and 1000.
- Input and output offset nulling terminals are provided for very high precision applications and to minimize offset voltage changes in gain ranging applications.
- 4. The AD524 is fully input protected for both power on and power off fault conditions.
- 5. The AD524 offers superior dynamic performance with a gain bandwidth product of 25MHz, full peak response of 75kHz and a settling time of 15 $\mu$ s to 0.01% of a 10V step (G = 100).

## **SPECIFICATIONS** (typical @ $V_s = \pm 15V$ , $R_L = 2K\Omega$ and $T_A = +25^{\circ}C$ unless otherwise specified)

Model	AD5741	AD524K	AD5241	405245
CAIN	10514	ADJ24K	ADJIAL	AD3243
Gain Equation				
(External Resistor Gain				
Programming)	$\frac{40,000}{10}$ + 1 ± 20%	*	*	•
	м <sub>G</sub>			
Gain Range Bin Broassammable	I to 1000		•	•
Gain Error Max				
G = 1	±0.05%	±0.02%	±0.02%	*
G = 10	±0.25%	±0.1%	±0.05%	*
G = 100	±0.5%	±0.25%	±0.1%	*
G = 1000	± 5%	± 2.5%	±1%	•
G = l	+0.01%	*	+ 0.005%	*
G = 10	±0.01%	*	±0.005%	*
G = 100	±0.01%	•	*	*
G = 1000	± 0.01%	*	*	*
Gain vs. Temperature	Spom/°C	*	*	
G = 10	Sppm/°C	*	*	*
G = 100	10ppm/°C	*	*	•
G = 1000	25ppm/°C	· •	*	*
OUTPUT RATING	± 10V (# 5mA	*	*	*
DYNAMIC RESPONSE				
Small Signal – 3dB				
G = 1	1MHz	*	*	*
G = 10	400kHz		:	
G = 100 G = 1000	25kHz	*	*	*
Slew Rate				
G = 1	2.5V/µs	*	*	*
G = 10 - 1000	5.0V/µs	*	*	*
Settling Time to 0.01%	15			
G = 100	15µs	*	*	*
G = 1000	75µs	*	•	•
VOLTAGE OFFSET (May be Nulled)				
Input Offset Voltage, max	250µV	100µV	50µV	**
vs. Temperature, max	2μV/°C	lμV/°C	0.5µV/°C	2μV/°C
Output Offset Voltage, max	ImV 100V/°C	500µV 500µV	250µV	20
Offset Referred to the	100μ V/ C	30μ γ/ C	204 17 C	20447 C
Input vs. Supply				
G = 1	75dB	80dB	85dB	**
G = 10	85dB	95dB	100dB	**
G = 100 G = 1000	90dB	100018	105dB	**
NIPUT CURDENT	100010	HUD	11505	
INPUT CURRENT Input Bias Current max	+ 50nA	+ 20nA	+ 10nA	*
vs. Temperature	± 100pA/°C	*	*	*
Input Offset Current, max	± 35nA	±15nA	± 10nA	*
vs. Temperature	± 100pA/°C	*	.*	*
INPUT				
Input Impedance				
Differential Common Made	10'12		•	
Input Voltage Range	10 11			
Max Differ. Input Linear	±10V	•	*	*
Max Common Mode Linear	± 10V	*	•	*
Common Mode Rejection Ratio dc				
G = 1	70	75	80	•
G = 10	90	95	100	*
G = 100	110	115	120	· •
G = 1000	115	125	130	*
NOISE				
Voltage Noise, 1kHz $\sqrt{(7-i/(3/12))}$	2 (00-V/0/H-)2	•	•	•
	G G			
R.T.O $\sqrt{(90nV/\sqrt{Hz})}$	$\frac{1}{2}$ + $(7\pi V/\sqrt{H_2} \times G)^2$	*	*	*
	/ · (//////////////////////////////////			
TEMPERATURE RANGE	0.1-1 70%	•	•	600 ··· · · · · · · · · · · · · · · · ·
Specified Performance	+ 65°C to + 150°C	*	•	- 55°C to + 125°C
DOWER CURRENT	, 0, 0,0 + 1,0 0			
POWER SUPPLY	+ 6V to + 18V	•	*	•
Quiescent Current	5mA max	3.5mA	**	**
PACKAGE OPTIONS <sup>1</sup>		1		
Hermetic 16-Pin Ceramic DIP	D16A	*	*	*
Plastic 16-Pin DIP	N16A	*	*	-

NOTES <sup>1</sup>See Section 20 for package outline information. \*Specifications same as AD524J. \*\*Specifications same as AD524K.

Specifications subject to change without notice.

#### VOL. 1, 5-20 INSTRUMENTATION & ISOLATION AMPLIFIERS



Figure 1. Pin Configuration







Figure 5. Slew Rate vs. Gain





Figure 2. Offset Null Circuits



Figure 4. CMRR vs. Frequency RTI, Zero to 1k Source Imbalance



Figure 6. PSRR vs. Frequency

#### **APPLICATION NOTES ON THE AD524**

 The AD524 has internal high accuracy pretrimmed resistors for pin programmable gains of 1, 10, 100 and 1000. One of the preset gains can be selected by pin strapping the appropriate gain terminal and RG<sub>2</sub> together.



Figure 7. Operating Connections for G = 100

 The AD524 can be configured for gains other than those that are internally preset. There are two methods to do this. The first shown in Figure 8a uses just an external resistor to program the gain.



Figure 8a. Operating Connections for G = 20

The second technique uses the internal resistors in parallel with an external resistor Figure 8b. This technique minimizes the gain adjustment range and reduces the effects of temperature coefficient sensitivity.



Figure 8b. Operating Connections for G = 20, Low Gain T.C. Technique

3. The AD524 may also be configured to provide gain in the output stage. Figure 9 shows an H pad attenuator connected to the reference and sense lines of the AD524. R1, R2 and R3 should be made as low as possible to minimize the gain variation and reduction of CMRR. Varying R2 will precisely set the gain without affecting CMRR. CMRR is determined by the match of R1 and R3.



Figure 9. Gain of 2000

Outpu	t		Nominal
Gain	R1, R3	R2	Gain
2	5kΩ	2.26kΩ	2.02
5	$2.05k\Omega$	$1.05k\Omega$	5.01
10	lkΩ	$4.42k\Omega$	10.1

Table 1. Output Gain Resistor Values

4. To minimize noise, shielding should be provided for the inputs. An active data guard is configured to improve ac common mode rejection by "bootstrapping" the capacitances of the input cabling, thus minimizing differential phase shift. This will also reduce degradation of system bandwidth.



Figure 10. Differential Shield Drivers



Figure 11. Improved Differential Shield Driver



## Self-Contained High Performance Wide Band Instrumentation Amplifiers

### AD612, AD614

#### FEATURES

Pin-Programmable Gain: 1 to 1,024 in Binary Steps Fast Settling:  $20\mu s$  max to 0.05%, @ G = 128 (AD614A,B) High Gain Accuracy:  $\pm 0.02\%$  max (AD612C) Gain Nonlinearity:  $\pm 0.001\%$ Low Gain TC:  $\pm 10ppm/^{\circ}$ C max Low Offset Drift:  $\pm 1\mu V/^{\circ}$ C max, RTI, G = 1024 (AD612C) High CMR: 94dB min @ G = 1,024 Hybrid Construction

#### APPLICATIONS

Low Level High Speed Data Acquisition Systems Bridge Amplifiers for Resistance Transducers Precision Current Amplifiers Preamplifier for Recorder Instrumentation

#### **PRODUCT DESCRIPTION**

The AD612, AD614 are self-contained, high accuracy, high speed hybrid instrumentation amplifiers designed for data acquisition applications requiring speed and accuracy under worst-case operating conditions. Three versions (A, B, C) of the AD612 are available which provide superior dc characteristics with good dynamic performance, while the AD614 (A & B) versions provide superior dynamic performance with good dc characteristics.

The AD612, AD614 contain precision thin-film resistor networks that allows the user to set the gain in binary steps from 1 to 1024V/V by strapping the appropriate gain pins. In addition the excellent tracking characteristics of the active lasertrimmed thin-film resistors provide maximum gain drift of  $\pm 10ppm/^{\circ}C$  max.

The AD612, AD614 are designed to provide high speed and high accuracy signal conditioning. They feature input offset drift of  $1\mu V'^{\circ}$  C max, output offset drift of  $\pm 75\mu V^{\circ}$  C max, CMR of 74dB min at unity gain (94dB min at G = 1024) in the highest accuracy version (AD612C) or 160kHz small signal bandwidth and settling time to 0.01% of 30 $\mu$ s max in the high speed version (AD614A or B).

#### APPLICATIONS

The AD612, AD614 offer exceptional quality and value to the data acquisition designer, either as a signal conditioner per channel or as a high speed instrumentation amplifier in multichannel data acquisition systems, analytical instruments and transducer interfacing.

High CMR, input protection, low noise and excellent temperature stability make the AD612, AD614 an excellent choice for precise measurement and control in harsh industrial environments. The high speed of the AD612, AD614 provide higher throughput rates in multichannel data acquisition systems

#### AD612, AD614 FUNCTIONAL BLOCK DIAGRAM



### INTERCONNECTION DIAGRAM AND SHIELDING TECHNIQUES

Figure 1 shows the interconnection diagram for the AD612, AD614 along with the recommended shielding and grounding techniques. Because the AD612, AD614 are direct coupled, a ground return path for amplifier bias currents must be provided either by direct connection (as shown) or by an implicit ground path having up to  $1M\Omega$  resistance between signal ground and amplifier common. For best performance, sensitive input and gain setting terminals should be shielded from noise sources especially at high gains. The AD612, AD614 provide a guard terminal to drive the input cable shield at the input common mode voltage. This feature greatly reduces noise pickup and improves CMRR by maintaining the shield at the common mode voltage.



Figure 1. Typical Bridge Application

## **SPECIFICATIONS** (typical @ +25°C and V<sub>S</sub> = ±15V, unless otherwise noted)

	HIG	H ACCURACY		HIGH SPEE	D
MODEL	AD612A	AD612B	AD612C	AD614A	AD614B
GAIN					
Gain Range, in Binary Steps	1 to 1024V/V	•	•	1 to 1024V/V	••
Gain Temperature Coefficient	±10ppm/°C max	*	•	±10ppm/°C max	•• .
Gain Accuracy, $R_L = 10k\Omega$	±0.1% max	±0.04% max	±0.02% max	±0.1% max	±0.04% max
Gain Nonlinearity	±0.001%	•	•	±0.001%	••
RATED OUTPUT					
Voltage	±10V min	•	•	±10V min	••
Current	±5mA min	•	•	±5mA min	••
Impedance	0.1552	•	•	0.15Ω	••
INPUT CHARACTERISTICS					
Absolute Max Voltage	±V <sub>S</sub>	•	•	±V <sub>S</sub>	••
Common Mode Voltage	±10V min		1	±10V min	••
Differential and Common Mode Impedance	10'12  3pF	•	•	10'Ω  3pF	••
OFFSET VOLTAGES					
Input Offset Voltage					
Initial $\oplus +25$ C (Adjustable to Zero) <sup>2</sup>	±200µV	* * * * * * * * * * * * * * * * * * *		±200µV	+2
vs. Temperature (G = $1024$ )(-25 C to +85 C)	$\pm 5\mu V/C max$	$\pm 2\mu V/C max$	$\pm 1\mu V/C max$	±5µV/ C max	12µv/ C max
Output Offset Voltage $G = 1$	±25µV/V		•	±25µV/V	
Initial $(0, \pm 25^{\circ}C)$ (Adjustable to Zero)	+2mV			+21/	••
vs. Temperature $(-25^{\circ}C \text{ to } +85^{\circ}C)$	$\pm 200 \mu V/^{\circ} C max$	+1500V/°C max	+75"V/°C max	$\pm 200 \mu M/^{\circ} C$ max	$\pm 150 \mu V/^{\circ}C$ max
	2200µ17 C max	=150µ 17 C max		±200µv/ C max	2130µ V/ C max
INPUT BIAS CURRENT	100= 1 max	•		. 100	
$\frac{1}{1000} = \frac{1}{1000} = 1$	+100nA max	•	•	+100nA max	
	10.511A/ C			±0.5hA/ C	
INPUT DIFFERENCE CURRENT	404		•		
Initial $(\oplus +2)$ C	±2nA ±10nA/°C			±2nA	
vs. Temperature (-25 C to +85 C)	LIOPA/ C			±10pA/_C	
INPUT VOLTAGE NOISE, $\underline{G} = 1024$					
0.01Hz to 10Hz	1μV p-p		•	1μV p-p	••
	2µV rms	· · · · · · · · · · · · · · · · · · ·	-	$2\mu V rms$	··
OUTPUT VOLTAGE NOISE, $(G = 1)$					
0.01Hz to 10Hz	20μV p-p	•	•	20µV p-p	** •
10Hz to 10kHz	50µV rms	•		50μV rms	
COMMON MODE REJECTION RATIO					
1k $\Omega$ Source Imbalance, dc to 60Hz					
G = 1	74dB min	•	•	74dB min	••
G = 1024	94dB min	·	·	94dB min	<u> </u>
DYNAMIC RESPONSE					
Slew Rate	1V/μs	•	•	1V/μs	••
Sn all Signal Bandwidth (-3dB)	100111		•	4001.0	
G = 129	TOOKHZ	•		100kHz	
G = 128	10kHz	•	•	100KHZ	••
G = 1024 Settling Time to 0.01% 20V p-p Output Ster	TOKTIZ			20KH2	
G = 1	200us max	•	•	40us max	**
G = 128	100µs max	•	•	30us max	••
Settling Time to 0.05% 20V p-p Output Step					
G = 1  to  128	60µs max	•	• •	20µs max	••
G = 1024	150µs max	•	•	70µs max	••
POWER SUPPLY <sup>2</sup>					
Voltage, Rated Performance	±15V	•	•	±15V	••
Voltage, Operating	±8V to ±18V	•	• 1	±8V to ±18V	**
Current, Quiescent	±8mA	•	•	±8mA	**
TEMPERATURE BANGE					
Rated Performance	-25°C to +85°C	•	•	-25°C to +85°C	
Storage	-55°C to +125°C	•	•	-55°C to +125°C	••

\*Specifications same as AD612A. \*\*Specifications same as AD614A.

<sup>1</sup>One minute warm-up. <sup>2</sup>Recommend model 904, ±15V @ ±50mA. Specifications subject to change without notice.

#### **PIN CONFIGURATION**



#### TYPICAL ERROR BUDGET ANALYSIS

The error calculations for a typical transducer application shown in Figure 1 ( $350\Omega$  bridge, 1mV/V FS, 10V excitation) are listed in Table 1.

Assumptions: AD612C is used, G = 1024V/V, temperature range is +25°C ±10°C, source imbalance is 100 $\Omega$ , common mode noise is 0.05V rms (60Hz) on the ground return.

Error	% of FS (10V)	Calculations
Gain Nonlinearity	±0.001%	
Gain Accuracy	±0.02%	•
Gain Drift	±0.01%	
Voltage Offset Drift	±0.11%	$\pm 1  1 \text{mV}^{\circ} \text{C} (\text{RTO})$ x $\Delta \text{T} x 1/10 \text{V}$
Offset Current Drift	±0.0004%	±10pA/°C x G x ΔT x 350Ω x 1/10V
Noise	±0.01%	

Total Output Error ±0.15% Worst Case

#### Table 1. Error Budget Analysis

#### **OPERATING INSTRUCTIONS**

Install AD612, AD614 as shown in the diagram of Figure 1. Gain setting, offset trim and use of reference and guard terminals are described below.

Gain Setting: The AD612, AD614 operates at G = 1 without pin strapping. For binary gains 2 thru 256, strap appropriate gain pin (3 thru 10) to the gain programming pin (1). For gain 512, strap both pins 10 and 11 to pin 1; for gain 1024, strap pins 10, 11 and 12 to pin 1. The exceptional gain accuracy and gain drift of the AD612, AD614 are provided by the internal laser-trimmed thin-film resistor network.

If a nonbinary gain is required, an external resistor  $(R_G)$  can be connected between pins 1 and 2 to set the gain according to the formula  $G = 1 + (80k/R_G)$ . For  $R_G$  a precision resistor with a 10ppm/°C temperature coefficient is recommended.

Figure 2 shows a way to reduce the effects of  $R_G$  on gain accuracy and drift by using part of the internal resistor network in parallel with an external resistor to set the gain. Since the current flowing through the external resistor in Figure 2 is a small part of the total current, the effect of the external resistor is reduced by the ratio.



Figure 2. Nonbinary Gain Setting

### Applying the AD612, AD614

Reference Output: Normally tied to load low, the reference terminal (pin 13) may be connected to a stable reference voltage,  $E_{REF}$ , to permit adjustment of the output level between ±10V, independent of initial offset adjustments. Source impedance of  $E_{REF}$  will be critical to CMR rating since the impedance at pin 13 is 16k $\Omega$  and forms a balanced bridge network around the output amplifier stage. (For example, a 60 $\Omega$  imbalance results in a CMR of 49dB; 16k $\Omega/60\Omega$  = 49dB). The use of a buffer amplifier, as shown below, will eliminate these difficulties. Reference source stability becomes critical when operating at low gains since any shifts may be referred to the input as RTI offset errors; i.e.,  $\Delta E_{REF}/G$  = Offset Error (RTI).

Common Mode Rejection: CMR is dependent on source impedance imbalance, signal frequency and amplifier gain. CMR is specified at gains 1 and 1024 with  $\pm$ 10V CMV and 1k $\Omega$  source imbalance over the frequency range of dc to 60Hz. Figure 5 shows the typical CMR performance vs. gain and frequency. For AD612, AD614 CMR is typically 26dB above the specified minimum.

Figures 6 and 7 illustrate the effect of source imbalance on CMR performance at dc (Figure 6) and at 60Hz (Figure 7) for several gains. CMR is typically 120dB at 60Hz and a 1k $\Omega$ source imbalance. At Gain = 1, CMR is maintained greater than 80dB for source imbalances up to 100k $\Omega$ .

Output Noise: As one would expect, total output voltage noise increases with gain and frequency. Figure 9 shows the typical wideband (10Hz to 10kHz) output noise performance vs. gain for  $0\Omega$  and  $100k\Omega$  source resistances.

Figure 10 shows output noise for several source resistances.

Bandwidth and Settling Time: Bandwidth (-3dB) is relatively constant with gain (see Figure 11) and is typically 100kHz at gain 1. At 4V/V and below, gain starts peaking at about 20kHz. Full power response and slew rate are 16kHz and  $1V/\mu s$  (typ) respectively, independent of gain.

Settling time response to  $\pm 10V$  step output is relatively constant and gain insensitive, except for gains below 4V/V. AD612, AD614 have two speed selections with the AD612A, B, C being the slower versions and the AD614A, B, the faster versions. Settling times are specified to 0.01% for gains 1 and 128, and 0.05% for gains 1, 128 and 1024. Figure 12 shows typical settling times vs. gain for both versions to 0.01% and 0.05% accuracies. Settling time to 0.01% for gains greater than 128 are not shown because of the effects of voltage noise at the higher gains.



Figure 3. Total Offset Voltage (Typical) vs. Gain (RTO)

INSTRUMENTATION & ISOLATION AMPLIFIERS VOL. 1, 5-25



Figure 4. Total Offset Voltage Drift (Typical) vs. Gain (RTO)



Figure 5. Common-Mode Rejection vs. Frequency and Gain



Figure 6. DC Common-Mode Rejection vs. Source Resistance Imbalance



Figure 7. 60Hz Common-Mode Rejection vs. Source Resistance Imbalance





Figure 9. Wideband Output Voltage Noise vs. Gain



Figure 10. Output Voltage Noise vs. Bandwidth



Figure 11. Small Signal Frequency Response



Figure 12. Settling Time vs. Gain

VOL. I, 5-26 INSTRUMENTATION & ISOLATION AMPLIFIERS



### Hybrid Industrial/ Medical Isolation Amplifier

### AD293/AD294

#### FEATURES

High Common Mode Voltage: AD293 ±2500V peak max AD294 ±8000V peak max
Nonlinearity: ±0.05% max (AD293B)
Adjustable Input & Output Gain: 1V/V to 1000V/V
Complies with NEMA ICS1-111
Meets UL Std 544 Leakage: 2.0μA max @ 115V ac, 60Hz
Hermetically Sealed Hybrid Construction
Military Versions Available
Low Cost:

APPLICATIONS Off Ground Signal Measurement Industrial Control Nuclear & Military Instrumentation High Voltage Protection for Data Acquisition Systems Medical Diagnostic and Patient Monitoring Equipment

#### **GENERAL DESCRIPTION**

The AD293/AD294 are low-cost, high-accuracy, high reliability hybrid isolation amplifiers designed specifically for industrial, medical and military applications. The AD293 is available in three selected versions for industrial and military use; two of which are graded for nonlinearity, the AD293A ( $\pm 0.1\%$  max) and the AD293B ( $\pm 0.05\%$  max). The third version, AD293S/ 883B, is designed for extended temperature operation (-55°C to +125°C) offering screening and testing per MIL-STD-883B. The AD294A provides low leakage and higher CMV capability required for medical applications. Using modulation techniques with a proprietary hybrid magnetic transformer, the AD293/ AD294 provides isolation from ground loop and leakage paths and guarantees common mode voltage protection up to  $\pm 2500$  V/  $\pm$  8000V peak respectively. All versions provide a small signal (-3dB) frequency response from dc to 2.5kHz and a large signal (full power) frequency response from dc to 250Hz at a gain of 1V/V. Gain, from 1V/V to 1000V/V, can be programmed at either the input section or output section allowing for user flexibility.

The AD293/AD294 are available in hermetically sealed 40 pin DIP ceramic packages that insure quality performance, high stability, and high reliability. Input/output pin spacing comply with NEMA (ICS1-111) separation specifications which is necessary for many industrial applications.

#### WHERE TO USE THE AD293/AD294

Industrial: In process control systems, high CMV instrumentation and multi-channel computer interface systems, the AD293 provides guaranteed protection against high transient voltages, lethal ground fault currents and high common mode voltages.





Medical: In biomedical and patient monitoring equipment such as ECG recorders, diagnostic systems and blood pressure monitors, the AD294A offers protection from lethal ground fault currents as well as 8kV peak defibrillator pulse inputs.

Low level signal recording and monitoring is achieved with the AD294A's low input noise  $(10\mu V \text{ p-p} @ \text{G} = 100V/V)$  high CMR (100dB min @ 60Hz).

Military: In servo systems and instrumentation the AD293S/883B provides isolation from both ground loops and high common mode voltages.

#### DESIGN FEATURES AND USER BENEFITS

Adjustable Gain: Gain can be selected at either the input, output, or both. Thus, circuit response can be tailored to the user's application. The input gain can be selected from 1V/V to 100V/V with a single resistor. The output gain can be selected from 1V/V to 10V/V with or without compensation. The AD293/AD294 provides the user with flexibility for circuit optimization without requiring external active components.

**Buffered Output:** The AD293/AD294 prevent inaccuracies related to low impedance loads by providing an uncommitted output amplifier capable of supplying  $\pm 10V$  @ 2mA min.

Isolated Power: Low level isolated power provides -13V @ 200 $\mu$ A. This feature permits the AD293/AD294 to enhance system designs by eliminating the need for a separate isolated dc/dc converter.

## SPECIFICATIONS (typical @ + 25°C, & V<sub>s</sub> = 15V unless otherwise noted)

MODEL	AD293A	AD293B	AD293S/883B†	AD294A	<b>OUTLINE DIMENSIONS</b>
GAIN			,		Dimensions shown in inches and (mm).
Range	1 to 1000V/V	* .	*	*	,
Formula(Input)	$G_{IN} = (1 +$	$\frac{100k}{R_{G}}$ ); $R_{G} \ge 1k!$	$\Omega; G_{IN} max = 100$		(17.18)
(Output)	$G_{OUT} = (1$	$+\frac{R_{\Lambda}}{R_{R}}$ ; $1 \leq G_{OUT}$	< 10; G <sub>OUT</sub> max =	10	0.290 (7.42)
Deviation from Formula	±1.0%	*	*	*	┸╴╔═┺━━━━━┻╤╗╺┸
vs. Temperature (-25°C to +85°C) <sup>1</sup> (Gain = 1)	± 50ppm/°C max	*	*	*	
(Gain >1)	± 100ppm/°C max	*	*	*	(5.12)
Nonlinearity (±5V swing) <sup>2,3</sup>	± 0.1% max	±0.05% max	*	*	0.600 (15.36)
INPUT VOLTAGE RATINGS					MAX
Linear Differential Range	± 10V min	*	*	*	0.858 (21.96)
Max Safe Differential Input					MAX
Continuous	120V rms max		2		· • • • • • • • • • • • • • • • • • • •
1 Minute	240V rms max	•	•		
Max CMV (Inputs to Outputs)	+ 2500V peak	*	*	+ 3500V mask	
Continuous (ac or dc)	2 2 3 0 0 V peak 2 5 0 0 V rms	*	*	2500V pcak	
Bulca 10ms Duration 1 pulse/10 sec	2500 V 1113		<u> </u>	+ 8000V peak	
CMB				_00001 perio	
$R_c \leq 1k\Omega$ Balanced Source Impedance	115dB	*	*	*	
$R_s \leq 1k$ Source Impedance Imbalance	100dB min	*	*	*	2.64
R <sub>S</sub> ≤ 5k Balanced Source Impedance	·	-	-	115dB	(67.58)
$R_S \leq 5k$ Source Impedance Imbalance		-	—	100dB min	
Leakage Current, Input to Output					AD293/ 1.1
(115V ac, 60Hz)	2µA rms max	*	*	*	AD234 (28.16)
Input Impedance, G = 1				•	2.533
Differential	150pF 10°11		•	*	
Overload	100K12 $20\pi E^{1}(5 \times 10^{10}(1))$		•	*	
Lonnon Mode	50pr ((5 × 10 11)				
Initial (1 + 25 °C	2nA (7nA max)	*	*	*	
vs. Temperature	2pA/°C	*	*	*	
Input Noise ( $G = 100V/V$ )	-,	- 4			呂 (2.56)
Voltage					
0.05Hz to 100Hz	10 µV p-р	*	*	*	0.357 (9.14)
10Hz to 1kHz	5µV rms	*	•	* .	
Current					TOP VIEW
0.05Hz to 100Hz	50pA p-p	*	*		RECOMMENDED MATING SOCKET: AUGAT
FREQUENCY RESPONSE					CMV INTEGRITY OF THE AD293/AD294 RE-
Small Signal $(-3dB)G = 1V/V$ to $100V/V$	2.5kHz	•	•	*	MOVE ALL UNUSED SOCKET PINS.)
Full Power, 20V p-p Output					
$G = 1V/V (G_{IN} = 1V/V, G_{OUT} = 1V/V)$	250Hz			*	PIN DESIGNATIONS
$G = 100V/V (G_{IN} = 100V/V, G_{OUT} = 1V/V)$	250HZ	*	*	*	The Designations
$G = 10V/V(G_{IN} = 1V/V, G_{OUT} = 10V/V)$	2.5KHZ	•	*	*	
	7.1 4/103				1 R. AO HLIN
OFFSET VOLTAGE, REFERRED TO INPUT	, ,				2 COM
Initial, $(\alpha + 25^{\circ}C, max)$	$(\pm 8 \pm \frac{10}{5})$ mV	*	•	*	3 -Voc TRIM 38 INPLIT FILTER
vs. Temperature	` G/				4 LO-IN 37 -13V
( )500 - ( )500	( . r. 150)	( 100)	•	*	5 + Vos TRIM 36 NC
$(-25^{\circ}\text{C to} + 85^{\circ}\text{C})$ max	$(\pm 25 \pm \frac{1}{G})\mu\nu/C$	$(\pm 5\pm \overline{G})\mu\nu/C$			
vs. Supply Voltage	75µV/V	*	*	*	16 + Vosc 25 Eos TRIM
RATED OUTPUT					17 COM <sub>OSC</sub> 24 V <sub>OUT</sub>
Voltage, 5kfl Load	± 10V min	*	*	* '	18 -15V 23 FEEDBACK
Output Impedance	< 1Ω		-		19 + 15V 22 OUTPUT HLTER
Output Ripple, (dc to 100kHz) Bandwidth	4mV p-p				20 STNC 21 CUMOUT
POWER SUPPLY					
Voltage, Rated Performance	$\pm 15$ V dc $\pm 5\%$	*	*		
Voltage, Operating	$\pm 15V dc \pm 10\%$	-	-		· · · · ·
Current, Quescent ( $(\alpha V_{S} = \pm 15V)$ )	+ 10mA, - 1mA	-	-		
ISOLATED POWER	- 13V dc (ω 200μA	*	*	*	
TEMPERATURE RANGE					· · · · · ·
Rated Performance	- 25°C to + 85°C	* '	– 55°C to + 125°C	*	
Operating	$-40^{\circ}$ C to $\pm 100^{\circ}$ C	*	- 55°C to + 125°C	*	



MENDED MATING SOCKET: AUGAT )-AG39D (TO PRESERVE THE HIGH TEGRITY OF THE AD293/AD294 RE-ALL UNUSED SOCKET PINS.)

#### PIN DESIGNATIONS

			and the second se
PIN	FUNCTION	PIN	FUNCTION
1	R <sub>G</sub>	40	HI-IN
2	COMIN		
3	-Vos TRIM	38	INPUT FILTER
4	LO-IN	37	- 13V
5	+Vos TRIM	36	NC
		· .	
16	+Vosc	25	E <sub>os</sub> TRIM
17	COMosc	24	Vout
18	– 15V	23	FEEDBACK
19	+ 15V	22	OUTPUT FILTER
20	SYNC	21	COMOUT

NOTES:

CASE DIMENSIONS

Your List Specifications same as AD293A Y882B MIL version to be available in January, 1982. Gain temperature difft is specified as a percentage of output signal level. Yoain nonlinearity is specified as a percentage of 10V pk-pk output span. Recommended power supply, ADI Model 904, ± 15V (# 50mA output. Specifications unknown being mithout point)

Specifications are subject to change without notice.

2.64" × 0.86" × 0.35

### **Understanding the Isolation Amplifier Performance**

Synchronization: Due to their hybrid transformer design and low power operation, RFI levels emitted by the AD293/AD294 are very low. A synchronization terminal is provided for use in high accuracy multi-channel applications. By connecting the synchronization terminals together and driving them with a TTL device, the AD293/AD294 internal oscillators will synchronize and "beat frequency" interference will be eliminated.

High Reliability: The AD293/AD294 are designed specifically to provide highly reliable operation in extremely harsh environments. These devices are available in hermetically sealed ceramic packages which use hybrid techniques and incorporate a revolutionary new hybrid magnetic transformer eliminating traditional wire wound methods. The AD293S/883B is manufactured and tested per MIL-STD-883B having a calculated MTBF of 1,682,369 hours.

#### INTERCONNECTIONS AND SHIELDING TECHNIQUE

To preserve the high CMR performance of the AD293/AD294, care must be taken to keep the capacitance balanced about the input terminals. Use twisted shielded cable, for the input signal, to reduce inductive and capacitive pickup. The cable shield should be connected to the common mode signal source and as close as possible to their respective terminal connections so pick-up can be minimized (shown in Figure 1).



NOTES:

- 1. GAIN RESISTORS RG, RA AND RB, 1% 50ppm/°C METAL FILM TYPE.
- 2. INPUT GAIN =1 +  $\frac{100k}{R_G}$ ;  $R_G \ge 1k$ ; MAX INPUT GAIN =100V/V.

 $R_{\uparrow}$  = 100 $\Omega$  AND C1 = 100pF (OPTIONAL); REQUIRED ONLY FOR CAPACITIVE LOADS >1000pF..

3. OUTPUT GAIN =  $\frac{R_A \cdot R_B}{R_B}$ ; 1 < OUTPUT GAIN < 10.

4.  $C_{iF} = \frac{1}{2\pi F(97.5 \times 10^4)}$  FARADS

5.  $C_{OF} = \frac{1}{2\pi F(10^5)}$  FARADS.

6. Ro IS REQUIRED ONLY FOR THE AD294 TO PROVIDE PROTECTION AGAINST DEFIBRILLATOR PULSES. USE TWO 240kU1 1/2 WATT RESISTORS . WHEN MOUNTING, PLACE THEM IN SERIES AND AWAY FROM THE PCB.

Figure 1. Basic Isolator Interconnection

#### THEORY OF OPERATION

The AD293/AD294 attribute their outstanding performance to the innovation of a hybrid magnetic ceramic transformer T1 (shown in the block diagram of Figure 2). Windings are screened on two ceramic alumina substrates which are placed together separated by a ceramic isolation barrier. Then an E-core is carefully fitted around the substrates to complete the transformer.



#### Figure 2. AD293/AD294 Block Diagram

Incorporating the carrier isolation technique, both power and signals are transferred between the amplifier's input stage and output circuitry via T1. The input signal is filtered and appears at the input of the inverting amplifier A1. This signal is then amplified by A1, with its gain (1V/V to 100V/V) determined by the value of resistance connected between R<sub>G</sub> and COM<sub>IN</sub>. The output of A1 is modulated, carried across the isolation barrier by signal transformer T1, and demodulated. The demodulator output voltage is filtered and then buffered by A2. Output gain (1V/V to 10V/V) and frequency compensation is determined by the value of resistance and capacitance selected between A2's feedback, V<sub>OUT</sub>, and COM terminals. The 200kHz asymmetric square wave power oscillator drives the primary windings of transformer T1. The secondary windings of T1 then energizes the input power supply and drives both the modulator and demodulator.

### INTERELECTRODE CAPACITANCE AND TERMINAL RATINGS

**Capacitance:** Interelectrode terminal capacitance effects are developed from stray capacitance that couple the input and output terminals together. The difference shown in Figure 3 between the AD293 and AD294 is a result of the separate transformer designs. Each terminal capacitance is shunted by leakage resistance exceeding  $3.4 \times 10^{9}\Omega$ .

**Terminal Ratings:** CMV performance is given in peak pulse and continuous ac or dc peak ratings. Continuous peak ratings apply from dc up to the normal full power response frequencies. Figure 3 illustrates the AD293/AD294 ratings between terminals.



Figure 3. Interelectrode Capacitance and Terminal Ratings

#### OFFSET AND GAIN TRIM PROCEDURES

The calibration procedure, shown in Figure 4, illustrates the recommended techniques which can be used to minimize output error. In this example, the output span is +10V to -10V and gain = 100V/V (G<sub>IN</sub> = 10V/V; G<sub>OUT</sub> = 10V/V).



Figure 4. Recommended Offset & Gain Adjustments

#### Offset Adjustment

- 1. Set  $G_{OUT} = 1V/V$  by disconnecting  $R_B$  from COM.
- 2. Apply  $E_{IN} = 0$  volts and adjust  $R_{IN}$  for  $E_O = 0$  volts.
- 3. Connect  $R_B$  to COM.
- 4. Adjust  $R_{OUT}$  for  $E_O = 0$  volts.

#### Gain Adjustment

- 5. Set  $G_{OUT} = 1V/V$  by disconnecting  $R_B$  from COM.
- 6. Apply  $E_{IN} = +1.000V$  and adjust  $R_G$  for  $E_O = +10.000V$ .
- 7. Connect  $R_B$  to COM.
- 8. Apply  $E_{IN} = +0.100V$  and adjust  $R_G$  for  $E_O = +10.000V$ .

#### LEAKAGE CURRENT LIMITS

The low coupling capacitance between input and output yields a ground leakage current of less than  $2\mu A$  rms of 115V ac, 60Hz in the AD293/AD294 which meet standards established by UL STD 544.

For medical applications, the AD294 is designed to improve on patient safety current limits proposed by the F.D.A., U.L., A.A.M.I. and other regulatory agencies.

In patient monitoring equipment, such as ECG recorders, the AD294A will provide adequate isolation without exposing the patient to potentially lethal microshock hazards. With the use of passive components for input protection, this design limits input fault currents even under amplifier failure conditions.

#### PERFORMANCE CHARACTERISTICS

**Phase vs. Frequency:** The phase vs. frequency responses, for the AD293/AD294, is shown in Figure 5. The bandwidth is sufficient for the majority of isolation applications where accurate signal measurements must be made in the presence of noise and high common mode voltages.





**Common Mode Rejection:** Input-to-output CMR is dependent on source impedance imbalance, input signal frequency and amplifier gain. CMR is rated at 115V ac, 60Hz and 1kΩ (AD293)/5kΩ (AD294) source impedance imbalance at a gain of 1V/V. Figure 6 illustrates the CMR vs. frequency characteristics for the AD293/AD294. CMR approaches 144dB at dc with sources impedance as high as 1kΩ(AD293)/5kΩ (AD294).



Figure 6. Typical AD293/AD294 – CMR vs. Frequency

Figure 7 illustrates the effect of source impedance imbalance on CMR performance at 60Hz for various gain settings. CMR is maintained greater than 60dB for source imbalances up to  $100 k\Omega$ . As shown, increasing isolator gain increases CMR.



Figure 7. Typical AD293/AD294 – CMR vs. Source Impedance

Input Voltage Noise: Voltage noise, referred to input, is dependent on gain and bandwidth as illustrated in Figure 8. RMS voltage noise in a bandwidth from 0.05Hz to 100kHz is shown on the horizontal axis. The noise in a bandwidth from 0.05Hz to 100Hz is typically  $5\mu V$  pk-pk at a gain of 1000V/V.



Figure 8. Typical AD293/AD294 – Input Noise vs. Frequency

VOL. I, 5-30 INSTRUMENTATION & ISOLATION AMPLIFIERS

### **Applications**

The peak-to-peak value is derived by multiplying the rms value @ F = 100Hz (0.75 $\mu$ V rms) by 6.6.

For applications requiring improved noise performance, additional low pass filters may be placed at either the input or output sections to selectively roll-off noise and undesired signals beyond the bandwidth of interest.

#### Gain Nonlinearity vs. Gain

Figure 9, shows the AD293/AD294 gain nonlinearity vs. gain as a function of output gain. As input gain is increased, gain nonlinearity increases. Although, as output gain is increased to ten, gain nonlinearity decreases.



Figure 9. Typical AD293/AD294 – Gain Nonlinearity vs. Gain as a Function of Output Gain

#### Full Power Bandwidth vs. Gain

Figure 10 shows the -3dB full power bandwidth vs. gain with the input and output gain curves shown separately. As shown, the -3dB full power bandwidth with gain provided at the input is typically 330Hz. But with gain provided only at the output, the -3dB full power bandwidth approaches the small signal bandwidth.



Figure 10. Typical AD293/AD294 - Full Power Bandwidth vs. Gain

#### Gain Nonlinearity vs. Output Swing

The gain nonlinearity vs. output swing, for the AD293/AD294, is illustrated in Figure 11. As shown, increasing either the input



Figure 11. Typical AD293/AD294 - Gain Nonlinearity vs. Output Swing

gain or the output swing will cause the gain nonlinearity to increase. Here the input gain is varied from 1V/V to 100V/V.

#### **OPTIMIZING THE AD293/AD294**

The AD293/AD294 can be optimized for many applications as shown by the performance charts on the previous page. Gain and filtration can be implemented on both the input and output stages while providing true galvanic isolation. Provisions for an additional two poles of filtration are also available without the addition of external operational amplifiers. Due to their low power consumption and novel transformer design, the beat frequency problem normally associated with adjacent isolation amplifiers is eliminated. A sync terminal is provided for applications where ultra-sensitive circuitry might interpret the isolator carrier frequency.

#### SELECTING GAIN

The AD293/AD294 contain both input and output amplifiers (see Figures 1 and 2), the gains of which can be set independently. The selection of a particular combination tailors isolator properties to the application, minimizes errors, and optimizes frequency response.

Nonlinearity is the deviation of response from a straight line. This error arises from slight differences in responses of the input demodulator I and demodulator II, their respective transformer windings responses, and rectification of carrier signal in the input stage due to large signal amplitudes in this section. Hence, linearity is best obtained by raising output gain and lowering input gain.

Gain errors are deviations in slope from the predicted gain equation. Gain errors are attributable to the difference in gain between demodulators I and II. These errors are quite small, due to the highly predictable and uniform nature of the thickfilm transformer. The gain drift of this portion of gain error is also small. Since this gain error source dominates at unity gain, the unity gain temperature coefficients of these units is very small. As input gain is taken, errors arise due to the inaccuracies of the internal feedback resistor R8, and user selected R<sub>G</sub>. Failure of these resistors to temperature track introduces a gain TC. R8 is trimmed within  $\pm 2\%$  and has a TC of  $\pm 100$  ppm/°C. Since the temperature coefficient of R8 is not user controllable, best gain TC at low gains is favored by taking output gain. The output stage also contributes gain error only when gain is taken. Here, both the feedback and gain resistors are user supplied and can be made as accurate as desired.

Offset errors are apparent both in the input stage and in the transformer-output stage combination. Provisions are available to eliminate these initial offset errors at both the input and output stages through trim potentiometers. These errors also have temperature dependence where at unity gain, output offset drift dominates. Taking output gain multiplies output drift by the gain taken. Taking input gain helps dilute output stage offset drift and is recommended where offset drift is to be minimized.

Errors due to small signal and large signal bandwidth limitations can also be optimized in the AD293/AD294. Small signal bandwidth is limited by lack of gain as frequency is raised, a condition caused by the necessity to limit bandwidth internally to preserve stability in the A1, modulator, input demodulator loop. The input stage contains most of the small signal bandwidth limitations thus, taking input gain limits small signal bandwidth (see Figure 10). The demodulators limit slew rate and large signal bandwidth. Apparent slew rate at the isolator output is

#### INSTRUMENTATION & ISOLATION AMPLIFIERS VOL. 1, 5-31

multiplied by gain taken in the output stage. With maximum gain taken in the output stage, large signal bandwidth for moderate swings approaches small signal bandwidth (shown in Figure 10). Thus applying input gain, limits bandwidth while output gain enhances it.

#### FILTRATION

With the AD293/AD294, the addition of filtration can be implemented in a number of different configurations without the use of external operational amplifiers. Capacitors can be placed in series with the input or output terminals or configured in combination with the gain setting resistors to tailor performance. An input filter terminal and an output filter terminal are provided for user selectable filtration. Characteristics are determined by the formulas shown in Figure 1.

#### **REDUCING NORMAL MODE VOLTAGE**

A prime isolator function is the rejection of common mode signals. The extremely high input to output resistance of isolators allows excellent rejection of dc common mode voltages. As frequency rises, the small capacitance across the isolation barrier causes an ac common mode current to flow through that barrier, which is proportional to applied common mode voltage, frequency and barrier capacitance. Since the isolation mechanism (transformer T1) is more initimately connected to the input low terminal than the input high terminal, the bulk of common

#### MEDICAL APPLICATIONS

In medical applications, a good connection to the patient, even on the third wire cannot be guaranteed due to electrode resistance to and through the skin. Illustrated in Figure 12 is a medical front end with right leg drive powered by the AD294A. Here the common mode drive amplifier helps force common mode current to flow in the third wire in preference to the differential input wires. The FET input has low noise current to avoid development of voltage noise in the input protection mode current flows through the input low terminal. Any resistance in series with the input source and the input low terminal then develops a normal mode voltage, which may constitute objectionable interference.

An isolator cannot separate normal mode interference from the desired signal without help, but interference can be rejected in several ways.

Conversion of common mode current to normal mode voltage can be reduced by minimizing resistance in the input low lead. In the AD293/AD294 CMR is enhanced and input trimming sacrificed by returning the input signal to pin 2. With known stable source resistances common mode current to normal mode voltage conversion can also be cancelled as shown in Figure 13.

#### ISOLATED INDUSTRIAL APPLICATIONS

As illustrated in Figure 14, the AD293 can be applied where differential signal sources are used such as an isolated strain gauge. With a third wire connected to the common mode potential of that source, a common mode current is forced to flow thorough the third wire and through the isolation barrier; thus, sparing the differential input wires the necessity of conducting the common mode current. In this manner, the isolator is responsive to only the differential inputs while ignoring the passage of common mode currents. Input gain is selected via  $R_G$  and determined by the input gain formula.

resistors. These resistors protect the input from defibrillator pulses with the AD294A having the capability of withstanding an 8kV pulse. The patient is also protected from fault currents due to input component failure. It is necessary to connect the third wire to establish the input common mode level. If not connected the input common mode level, with respect to common of the input section power supplies, will cause the isolator to drift out of its linear range. Layout is also very important, both for common mode rejection and isolation.



Figure 12. Multilead Medical Application Using the AD294A with Right Leg Drive

-1pF, MUST WITHSTAND FULL CMV -Skil, Rrms Reconcer -Skil, Rrms -Sk

Figure 13. Improving CMR by Cancellation





#### **CURRENT LOOP INTERFACE**

Illustrated in Figure 15, the AD293 provides an isolated sensor interface that is compatible with standard 4-to-20mA current loops. Here high common mode rejection and high common mode voltage suppression are easily attained with the AD293. The AD293 conditions the 0V to 10V input signal and provides a proportional voltage at the isolator's output. Then the circuitry shown converts it into a 4 to 20mA current, which in turn, may be applied to the loop load  $R_L$ .



Figure 15. Isolated Current Loop Interface

#### TEMPERATURE MEASUREMENT AND COLD JUNCTION COMPENSATION

Illustrated in Figure 16, the AD293 can be used for isolated temperature measurements while providing cold junction compensation. With the circuitry connected as shown, the LM334 must be thermally connected to the cold junction terminal for an accurate temperature measurement to be made of this terminal. The 500 $\Omega$  potentiometer will set the gain accuracy while the 100 $\Omega$  potentiometer establishes offset trimming. Using this configuration, accurate temperature measurements of the industry's popular J type thermocouple can be made with the AD293 providing the added isolation feature. Gain and filtration can be addressed as required.



Figure 16. Temperature Measurement & Cold Junction Compensation

#### DRIVING CAPACITIVE LOADS

For driving capactive loads greater than 1000pF, compensation should be implemented as shown in Figure 17. Here a 100pF capacitor and 100 $\Omega$  resistor are used to insure that the AD293 output stage remains stable. These components can also be changed to tailor frequency response to the particular application. The 100 $\Omega$  resistor isolates the output of the AD293 while the 100pF provides response lead.



#### Figure 17. Driving Capacitive Loads

#### **INCREASING OUTPUT DRIVE CAPABILITY**

For applications requiring increased output drive, Figure 18 illustrates a single solution. Here the output voltage of the AD293 is conditioned and applied to the drive circuitry.  $R_A$  will supply the output stage with unity gain as connected. For gain to be added to the output stage, connect  $R_B$  as shown. Output gain will be determined by the output equation previously stated in the specifications.  $R_O$  and  $C_O$  should also be implemented so output stability will be insured. With this output drive circuitry, 200 $\Omega$  loads can be easily driven with  $\pm$  10V (@ 50mA.



Figure 18. Increasing Output Drive Capability



### Precision, Wide Bandwidth, Synchronized Isolation Amplifier

## MODEL 289

#### FEATURES

Low Nonlinearity: ±0.012% max (289L) Frequency Response: (-3dB) dc to 20kHz (Full Power) dc to 5kHz Gain Adjustable 1 to 100V/V, Single Resistor 3-Port Isolation: ±2500V CMV Isolation Input/Output Low Gain Drift: ±0.005%/°C max Floating Power Output: ±15V @ ±5mA 120dB CMR at 60Hz: Fully Shielded Input Stage Meets UL Std. 544 Leakage: 2µA rms max, @ 115V ac, 60Hz

#### APPLICATIONS

Multi-Channel Data Acquisition Systems Current Shunt Measurements Process Signal Isolator High Voltage Instrumentation Amplifier SCR Motor Control

#### **GENERAL DESCRIPTION**

Model 289 is a wideband, accurate, low cost isolation amplifier designed for instrumentation and industrial applications. Three accuracy selections are available offering guaranteed gain nonlinearity error at 10V p-p output: ±0.012% max (289L), ±0.025% max (289K), ±0.05% max (289J). All versions of the 289 provide a small signal frequency response from dc to 20kHz (-3dB) and a large signal response from dc to 5kHz (full power) at a gain of 1V/V. This new design offers true 3-port isolation, ±2500V dc between inputs and outputs (or power inputs), as well as 240V rms between power supply inputs and signal outputs. Using carrier modulation techniques with transformer isolation, model 289 interrupts ground loops and leakage paths and minimizes the effect of high voltage transients. It provides 120dB Common Mode Rejection between input and output common. The high CMV and CMR ratings of the model 289 facilitate accurate measurements in the presence of noisy electrical equipment such as motors and relays.

#### WHERE TO USE THE MODEL 289

The model 289 is designed to interface single and multichannel data acquisition systems with dc sensors such as thermocouples, strain gauges and other low level signals in harsh industrial environments. Providing high accuracy with complete galvanic isolation, and protection from line transients of fault voltages, model 289's performance is suitable for applications such as process controllers, current loop receivers, weighing systems, high CMV instrumentation and computer interface systems.

Use the model 289 when data must be acquired from floating transducers in computerized process control systems. The photograph above shows a typical multichannel application allowing potential differences or interrupting ground loops, among transducers, or between transducers and local ground.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 5-23.

#### **MODEL 289 FUNCTIONAL BLOCK DIAGRAM**



#### DESIGN FEATURES AND USER BENEFITS

Isolated Power: The floating power supply section provides isolated  $\pm 15V$  outputs (2)  $\pm 5mA$ . Isolated power is regulated to within  $\pm 5\%$ . This feature permits model 289 to excite floating signal conditioners, front-end buffer amplifiers and remote transducers such as thermistors or bridges, eliminating the need for a separate isolated dc/dc converter.

Adjustable Gain: A single external resistor adjusts the model 289's gain from 1V/V to 100V/V for applications in high and low level transducer interfacing.

Synchronized: The model 289 provides a synchronization terminal for use in multichannel applications. Connecting the synchronization terminals of model 289s synchronizes their internal oscillators, thereby eliminating the problem of oscillator "beat frequency" interference that sometimes occurs when isolation amplifiers are closely mounted.

Internal Voltage Regulator: Improves power supply rejection and helps prevent carrier oscillator spikes from being broadcast via the isolator power terminal to the rest of the system.

**Buffered Output:** Prevents gain errors when an isolation amplifier is followed by a resistive load of low impedance. Model 289 can drive a  $2k\Omega$  load.

Three-Port Isolation: Provides true galvanic isolation between input, output and power supply ports. Eliminates need for power supply and output ports being returned through a common terminal.

Reliability: Model 289 is conservatively designed to be capable of reliable operation in harsh environments. Model 289 has a calculated MTBF of 271,835 hours. In addition, the model 289 meets UL Std. 544 leakage, 2µA rms @ 115V ac, 60Hz.

## **SPECIFICATIONS** (typical @ +25°C and $V_S$ = +14.4V to +25V dc unless otherwise noted)

Model	289j	289K	289L
GAIN (NONINVERTING)			
Range		1 to 100V/V	
Formula		$G = 1 + \frac{10k\Omega}{R - (k\Omega)}$	
Deviation from Formula		±1.5% max	
vs. Temperature $(0 \text{ to } +70^{\circ}\text{C})^{1}$		15ppm/°C typ (50ppm	n/°C max)
Nonlinearity, (±5V Swing) <sup>2,3</sup>	±0.05% max	±0.025% max	±0.012% máx
INPUT VOLTAGE RATINGS		+10V min	
Max Safe Differential Input			
Continuous		120V rms	
A Minute Max CMV (Inputs to Outputs)		240V rms	
Continuous ac or dc		±2500V peak max	
ac, 60Hz, 1 Minute Duration		2500V rms	
$R_S \le 1k\Omega$ , Balanced Source Impedance		120dB	
$R_S \leq 1k\Omega$ , HI IN Lead Only		104dB min	
Max Leakage Current, Input to Output @		211 A rms max	
		2µ/(IIIIS IIIax	· · · · · · · · · · · · · · · · · · ·
Differential		33pF  10 <sup>8</sup> Ω	
Overload		100kΩ	
		20pF  5 X 10**12	
Initial @ +25°C		10nA (75nA max)	
vs. Temperature (0 to 70°C)		0.15nA/°C	
INPUT NOISE (GAIN = 100V/V)			
Voltage		9v3/ = =	
10Hz to 1kHz		δµv p-p 3µV rms	
Current		•	
0.05Hz to 100Hz		3pA rms	
FREQUENCY RESPONSE			
G = 1V/V		20kHz	
G = 100V/V		5kHz	
Full Power, 10V p-p Output		51.02	
$G = 100V/\dot{V}$		3.5kHz	
Full Power, 20V p-p Output			
G = 10/V G = 100V/V		2.3kHz	
Slew Rate		0.14V/µs	
Settling Time <sup>4</sup> ±0.05%, ±10V Step		400µs	
OFFSET VOLTAGE, REFERRED TO INPUT		10	
Initial, @ +25 C		$\frac{1}{G} = \frac{1}{G} $	
vs. Temperature (0 to +70°C)	$\pm 20 \pm \frac{200}{C}$ max	$\pm 15 \pm \frac{100}{C}$ max	$\pm 10 \pm \frac{50}{C} \mu V/^{\circ} C max$
	ŭ	10	
vs. supply voltage (+15v to +20v change)	·	$\frac{12}{G}\frac{1}{G}\frac{\mu}{V}$	
RATED OUTPUT Voltage 2kΩ Load		±10V min	
Output Impedance		<1Ω(dc to 100Hz)	
Output Ripple, 0.1MHz Bandwidth		f 11	
+10VIN		50mVpp	
ISOLATED POWER SUPPLY			
Voltage		±15V dc	
Accuracy		±10%	
Regulation No Load to Full Load		±5%	
Ripple, 0.1MHz Bandwidth, No Load		25mV p-p	
Full Load		/smV p-p	
Voltage, Bated Performance		+14 4V to +25V	
Voltage, Operating		+8.5V to +25V	
Current, Quiescent (@ V <sub>S</sub> = +15V)		+25mA	
TEMPERATURE RANGE		0	
Rated Performance Operating		0 to +70 C -15°C to +75°C	
Storage		-55°C to +85°C	1.00
CASE DIMENSIONS		1.5" × 2.0" × 0.75"	
NOTES			<u> </u>

OUTLINE DIMENSIONS Dimensions shown in inches and (mm).



SHIELDED MATING SOCKET AC1214



#### INTERCONNECTIONS AND SHIELDING **TECHNIQUE**

To preserve the high CMR performance of model 289, care must be taken to keep the capacitance balanced about the input terminals. A shield should be provided on the printed circuit board under model 289 as illustrated in the outline drawing above (screened area). The LO IN/ISO PWR COM (pin 1) must be connected to this shield. This shield is provided with the mounting socket, model AC1214 (solder feedthrough wire to the socket pin 1 and copper foil surface). A recommended shielding technique using model AC1214 is illustrated in Figure 1.

Best CMR performance will be achieved by using twisted, shielded cable for the input signal to reduce inductive and capacitive pickup. To further reduce effective cable capacitance, the cable shield should be connected to the common mode signal source as close to signal low as possible.

<sup>1</sup>Gain temperature drift is specified as a percentage of output signal level <sup>2</sup>Gain nonlinearity is specified as a percentage of 10V pk-pk output span

<sup>4</sup>When isolated power output is used, nonlinearity increases by ±0.002%/mA of current drawn <sup>4</sup>G = 1V/V; with 2-pole, 5kHz output filter.

Recommended power supply, ADI model 904, ±15V @ 50mA output.

Specifications subject to change without notice.

# **Analog Computational Circuits**

Contents

	Page
Selection Guide	6-2
General Information and Definitions of Specifications	6-4
AD532J/K/S General-Purpose Internally Trimmed IC 4-Quadrant Multiplier/Divider	6-11
AD533J/K/L/S Lowest-Cost IC 4-Quadrant Multiplier/Divider	6-17
AD534J/K/L/S/T Highest-Performance Internally Trimmed IC 4-Quadrant Multiplier/Divider	6-21
AD535J/K High-Performance Internally Trimmed IC 2-Quadrant Divider	6-29
•AD539 Wideband Low-Distortion Dual-Channel Two-Quadrant Log/Linear Multiplier	6-35
429A/B Wideband 4-Quadrant Multiplier Module	6-37
433J/B Multifunction Device: Y(Z/X) <sup>m</sup>	6-39
755N/P 6-Decade, High Accuracy Log, Antilog Amplifiers	6-41
757N/P 6-Decade, High Accuracy Log, Antilog Amplifiers	6-43
759N/P Economy, Wideband Log/Antilog Amplifiers	6-41

•New product since 1980 Data-Acquisition Components and Subsystems Catalog

## Selection Guide Analog Computational Circuits

In this Selection Guide, analog computational circuit products are partitioned into five categories:

- 1. General-purpose devices capable of optimization as multipliers or dividers
- 2. Internally trimmed devices optimized as multipliers
- 3. Internally trimmed devices optimized as dividers
- 4. Multifunction devices
- 5. Log/antilog amplifiers

Complete and detailed specifications, descriptions, and application information can be found in the data sheets. General information and definitions of important specifications can be found in the following pages.<sup>†</sup> Specifications are typical at rated supply voltage and load, and  $T_A = +25^{\circ}$ C, unless noted otherwise.

#### 1. GENERAL-PURPOSE EXTERNALLY TRIMMED DEVICES

Туре	Characteristics	Page	Page
AD533J/K/L/S	Lowest cost general-purpose 4-quadrant multiplier, external trim to 0.5% max total error (L)	6-17	-

Vol II

Vol I

#### 2. INTERNALLY TRIMMED MULTIPLIERS

Туре	Characteristics		
AD532J/K/S	General-purpose 4-quadrant multiplier, differential inputs, standard pinouts, internally trimmed to 1.0% max total error (K), 0.04%/°C max (S)	6-11	<del>-</del> .
Model 429A/B	Wide-bandwidth 4-quadrant multiplier, full-power response to 2MHz min, slewing rate 120V/µs min, -3dB bandwidth 10MHz, small-signal, 1% settling-time 500ns; pretrimmed to 0.5% max error (B)	6-37	6-7
AD534J/K/L/S/T	High-accuracy internally trimmed 4-quadrant multiplier featuring 0.25% max total error (L), low noise (90µV rms, 10Hz – 10kHz), and versatile differential input configuration.	6-21	-
AD539J/S	Wideband low distortion dual-channel 2-quadrant log/linear multiplier, signal bandwidth 35MHz	6-35	-

#### **3. INTERNALLY TRIMMED DIVIDERS**

Туре	Characteristics		
Model 436A/B	High-accuracy 2-quadrant divider-only, pretrimmed to 0.25% max error (B, denominator $[V_x]$ range from +0.1V to +10V $[ V_z  \le  V_x]$ ), 2% max error over temperature (B), 1% max error 0 to +70°C.	<del>-</del> .	6-15
AD535J/K#	2-quadrant divider, pretrimmed for 0.5% max total error (K version) for 10:1 denominator range. Differential inputs permit choice of denomi- nator range. Differential inputs permit choice of denominator polarity.	6-29	

#### 4. MULTIFUNCTION DEVICES

Туре	Characteristics		
Model 433J/B	Programmable multifunction device, $Y(Z/X)^m$ (10V/E <sub>REF</sub> ), one quadrant, m adjustable from 0.2 to 5, max division error 25mV (B, V <sub>z</sub> from 0.01V to 10V, V <sub>x</sub> from 0.1V to 10V, V <sub>z</sub> $\leq$ V <sub>x</sub> ), 1% max over temperature.	6-39	6-11

+Letter suffixes denote temperature range and performance grade. J/K/L are specified for 0 to +70°C; A/B are specified for -25°C to +85°C; S/T are specified for -55°C to +125°C.

#### VOL. 1, 6-2 ANALOG COMPUTATIONAL CIRCUITS

5. LOG/ANTILOG AMPLI	FIERS	Vol I	Vol II
Туре	Characteristics	Page	Page
Model 755N/P	High performance: $\pm 1\%$ max log-conformity error for 6 decades of current (1nA to 1mA) and 4 decades of voltage (1mV to 10V), and 0.5% max conformity error for 4 decades of current (10nA to 100µA) and 3 decades of voltage (1mV to 1V). Antilog output range: 4 decades, 1mV to 10V, K = 1, 2, 2/3 V/decade, I <sub>ref</sub> = 10µA (externally adjustable).	6-41	8-7
Model 759N/P	Small size and low cost: $1.13'' \times 1.13'' \times 0.4''$ module, wide bandwidth 200kHz @ 1 $\mu$ A, ±2% max log-conformity error for 5 decades of current (10nA to 1mA) or 4 decades of voltage (1.0mV to 10V), and ±1% max conformity error for 4 decades of current (20nA to 200 $\mu$ A). Log operating range: 6 decades of current (1nA to 1mA) and 4 decades of voltage (1mV to 10V). Antilog output range: 4 decades (1mV to 10V), K = 1, 2, 2/3 V/decade, I <sub>ref</sub> = 10 $\mu$ A (externally adjustable).	6-41	8-7
Model 757N/P Log-ratio	Input dynamic range, 6 decades of current (1nA to 1mA), either channel, log conformity error $\pm 1.0\%$ max; for 4 decades (10nA to 100 $\mu$ A), log conformity error $\pm 0.5\%$ max. Log of voltage by using external resistors. K = 1 V/decade, $\pm 1\%$ , max, or externally programmable. Can be used for antilog operations.	6-43	8-11

## Orientation Analog Computational Circuits

The devices catalogued in this section accept analog voltages and multiply, divide, square, and/or square-root them, depending on device properties and connections.

Multiplication For two inputs,  $V_x$  and  $V_y$ , a multiplier will provide the output,  $E_{out} = V_x V_y / E_{ref}$ , where  $E_{ref}$  is a dimensional constant, usually of 10V nominal value. If  $E_{ref} = 10V$ ,  $E_{out} = 10V$  when  $V_x$  and  $V_y$  are 10V. Multipliers are used for modulation and demodulation, fixed and variable remote gain adjustment, power measurement, and mathematical operations in analog computing, curve fitting, and linearizing.

If the inputs may be of either positive or negative polarity, and the output polarity is in a correct relationship for multiplication, the device is called a "four-quadrant" multiplier, reflecting the 4 quadrants of the X-Y plane.

Squaring If  $V_x = V_y = V_{in}$ , a multiplier's output will be  $V_{in}^2 / E_{ref}$ . A four-quadrant multiplier, used as a squarer, will have an output that is positive, whether  $V_{in}$  is positive or negative. Squarers are useful in frequency doubling, power measurement of constant loads, and mathematical operations.

Division For a numerator input,  $V_z$ , and a denominator input,  $V_x$ , an analog divider will provide the output,  $E_{out} = E_{ref}(V_z/V_x)$ . If  $E_{ref} = 10V$ ,  $E_{out}$  will be 10V or less for  $V_z \leq V_x$ .  $V_x$  is of a single polarity and will not provide meaningful results if it approaches zero too closely. If  $V_z$  may be of either positive or negative polarity, the device is described as a "two-quadrant" divider, and the output will reflect the polarity of  $V_z$ . Analog dividers are used to compute ratios—such as efficiency, attenuation, or gain; they are also used for fixed and variable remote gain adjustment, ratiometric measurements, and for mathematical operations in analog computing.

Square rooting For a numerator input,  $V_{in}$ , and a denominator input,  $E_0$  (the output fed back to the denominator input), the output of a divider is  $E_0 = E_{ref}(V_{in}/E_0)$ ; hence  $E_0 = \sqrt{E_{ref}V_{in}}$ . A square-rooter works in one quadrant; some devices require external diode circuitry to prevent latchup if the input polarity changes, even momentarily. Square roots are used in vector and rms computation, to linearize flowmeters, and for mathematical operations in analog computing.

#### CHOOSING A MULTIPLIER, DIVIDER, etc.

A number of devices are listed here, differing in internal architecture, external functional configuration, device technology, and performance specifications. Some have essentially fixed references; others have an actively variable or programmable references as a third input (*multifunction devices*), and one type (model 433) performs the one-quadrant operation,  $E_0 = V_z(V_y/V_x)^m$ , where m is an exponent adjustable from 1/5 to 5. With one exception (model 436 precision 2-quadrant divider), all of the devices listed here can be used for any of the functions defined above.

Considerable information on these functions, the nature of devices to perform them, and extensive discussions of their applications can be found in two publications available from Analog Devices.<sup>1,2</sup> A wealth of information is also to be

#### VOL. 1, 6-4 ANALOG COMPUTATIONAL CIRCUITS

found in the data sheets for the individual devices, published in this section. In addition to the products listed here, a number of popular earlier products are still available; data sheets are available upon request.

Internal Architecture All of the devices in this selection rely on the logarithmic properties of silicon P-N junctions. With the exception of models 433 and 436, the circuit employed is basically like that of the "Gilbert cell" (its 4-quadrant-multiplying circuitry and performance are described in (1) and (2), with further references to original sources). The input voltages are converted to currents, the currents are multiplied together and divided by a reference, and the net output current,  $I_x I_y/I_{ref}$ , is converted to voltage by feedback around the output amplifier. The feedback terminals are available as inputs for applications involving division. In the AD531<sup>3</sup>, the  $I_{ref}$  terminals are available for external programming or variation; thus, the AD531 is a 3-variable "multifunction" IC which can divide without external feedback. This versatile feature offers greater bandwidth as a divider.



Basic 4-Quadrant Variable-Transconductance Multiplier Circuit





Functional Block Diagram of Model 433

In multifunction devices like Model 433, the feedback currents of the input op amps are used to develop logarithmic

<sup>1</sup>Multiplier Application Guide, available upon request <sup>2</sup>Nonlinear Circuitt Handbook D. H. Sheingold ed. 1976, 536n

<sup>2</sup>Nonlinear Circuits Handbook, D. H. Sheingold, ed., 1976, 536pp., \$5.95, P.O. Box 796, Norwood MA 02062

<sup>3</sup>Data sheet available upon request.

voltages across transistor base-emitter junctions; these voltages are summed and differenced and produce an exponential current proportional to  $V_y V_z / V_x$  via another transistor junction in the input path of the output amplifier. Thus, the output voltage is proportional to  $V_v V_z / V_x$ ; an internally generated reference voltage is available as a fixed reference for the odd input in two-variable operations. In the 433, the internal emittervoltage difference proportional to log  $(V_z/V_x)$  can be amplified or attenuated by the appropriate connection of a resistive attenuator with an attenuation ratio, m; since the antilog of  $m(\log V_z/V_x)$  is  $(V_z/V_x)^m$ , the output of the 433 is proportional to  $V_y(V_z/V_x)^m$ . In the model 436 divider, the inputs are scaled and linearly combined, before the log-antilog computation takes place; the result is that the numerator (of  $V_z/V_x$ ) may have positive or negative values. The 436 circuit is optimized and trimmed for performance as a dedicated divider; it has a fixed reference. Its circuit principles are discussed in some detail on the data sheet.

External functional configuration As noted earlier, with the exception of the model 436 dedicated divider, all of the devices listed here can be used for multiplication, division, squaring, and/or square-rooting (MDSSR), by the appropriate connection of external jumpers. As an example, the AD534 is shown connected for multiplication, and the AD535, which has similar architecture but is optimized for division, is shown connected for division and square-rooting. Performance of pre-trimmed devices is optimized in specified modes of operation, usually multiplication. The data sheets show how devices are connected for the various modes of operation; where appropriate, the trim circuits and procedures for optimizing performance are provided.

Some devices have differential inputs, which provide a great deal of flexibility. They permit polarity changes without external inversion, direct subtraction of inputs, insertion of bias voltages for additive constants, and direct multiplication of the results of differential measurements.

Technologies The devices described here are either monolithic integrated circuits or high-performance modules. For any application, the user will evaluate a device on the basis of its performance in the desired mode(s). The modules provide the highest performance: speed (model 429), accuracy as a divider (436), and accuracy in multifunction applications (433). On the other hand, the IC's provide economy of cost and space, and the availability of "mil-temp" range (-55°C to +125°C) versions. The pretrimmed IC's (AD534, AD535 and AD532) use laser trimming of thin-film-on-silicon chips at the wafer stage and buried-Zener reference circuitry, as well as thermally balanced input stages and "core" circuitry, for overall maximum errors to 0.25%, and linearities as yet unmatched in the industry.

*Performance* Multiplier performance, specifications and test circuitry are described in great detail in the NONLINEAR CIRCUITS HANDBOOK. Here is a brief digest of the factors relating to low-frequency performance.

In theory, a multiplier has an output which is ideally the product of two input variables, X and Y, divided by the 10V scaling voltage. However, the practical multiplier is subject to various offset errors and nonlinearities, which must be accounted for in its application. This discussion is intended to assist the designer in understanding and interpreting multiplier and divider specifications and obtaining insight into device performance.

In practice (see the figure), the multiplier may be considered as having two parts, one (M) contains the input circuitry and the multiplying cell; the other is the gain-conditioning op amp, A.



Functional Block Diagram of Typical Multiplier/Divider

Also summed at the op-amp input is the feedback variable, Z. In multiplication, Z is connected to the output circuit. In division, Z and X are the inputs, and Y is connected to the output. The figure shows a model used for considering errors.  $X_0$ and  $Y_0$  are input offset voltages,  $Z_0$  is the offset-referred-tothe-input of the output amplifier, and F(X', Y') is the nonlinearity, viewed as the departure from the ideal multiplication,  $\frac{X'Y'}{10R}$ . The output equation, including the errors is of the form



6

$$E_{o} = \frac{XY}{10B} \pm \left[ \frac{X_{o}Y}{10B} \pm \frac{XY_{o}}{10B} \pm Z_{o} + f(X,Y) \right]$$
Product  $\underbrace{X_{offset}}_{UYU} \underbrace{Y_{offset}}_{UYU} = \underbrace{V_{offset}}_{UYU} \underbrace{V_{offset}}_{U$ 

The errors are included in the bracketed term, except for gain error, which is the departure of "B", the gain-error term, from its nominal value of unity. The effects of input offsets (called "linear feedthrough") can be set to zero by applying external input biases, the output offset can be set to zero by biasing the output amplifier, and the gain can be externally calibrated by adjusting the reference or the feedback resistance. The remaining departure from the ideal output for any combination of input values is the irreducible *linearity error*, or *nonlinearity*, a function of X and Y that differs from device to device and, with temperature, within a given device. The component of nonlinearity for X = 0 is called "Y feedthrough" and for Y = 0, it is called "X feedthrough".

The "total error" specification includes the effects of all these errors. Although a guide to performance, it may produce an excessively conservative design in some applications. For example, output offset is not important if the output is to be capacitively coupled or the initial offset is nulled. Gain error is not important if system gain is to be adjusted elsewhere in the system or if gain is not a critical factor in system performance. If frequent calibration of offset and scale-factor errors is available (e.g., in a "smart" instrument, via software) nonlinearity becomes the limiting parameter. In such cases, improvements in predicted error can be achieved by using the approximate linearity equation:

$$f(X,Y) \cong |V_X| \epsilon_X + |V_Y| \epsilon_Y$$

were  $\epsilon_x$  and  $\epsilon_y$  are the specified fractional linearity errors (%/100) and  $V_x$  and  $V_y$  are the input signals.

When multipliers are fed back for use in division applications, it is important to recognize that maximum multiplication errors are increased approximately in proportion to the inverse of the denominator voltage  $(10V/V_x)$ , and bandwidth is decreased in proportion to denominator voltage. Pretrimmed multipliers used in such applications, with wide dynamic range of X (e.g., 10:1), will always benefit greatly by the trimming of offsets, especially Z<sub>0</sub> (affects offsets) and X<sub>0</sub> (affects gain), for small values of X.

#### **DEFINITIONS OF SPECIFICATIONS\***

Accuracy is defined in terms of total error of the multiplier at room temperature and constant nominal supply voltage. Total error includes the sum of the effects of input and output de offsets, nonlinearity, and feedthrough. Temperature dependence and supply-voltage effects are specified separately.

Scale Factor The scale-factor error (or gain error) is the difference between the average scale factor and the ideal scale

\*These are general definitions. Further definitions are provided as footnotes to the specification tables; they should be read carefully. factor (e.g.,  $(10V)^{-1}$ ). It is expressed in percent of the output signal. *Temperature dependence* is specified.

Output Offset refers to the offset voltage at the output-amplifier stage. This offset is usually minimized at manufacture and can be trimmed where high accuracy is desired. Output offset vs. temperature is also specified.

Linearity Error or Nonlinearity is the maximum difference between actual and "best-straight-line" theoretical output, for all pairs of input values, expressed as a percentage of full scale, with all other dc errors nulled. It is the irreducible minimum error. It is usually expressed in terms of X and Y nonlinearity, with the named input swinging over its full-scale range and the other input at  $(\pm)$  10V. Y nonlinearity is considerably less than X nonlinearity in "Gilbert-cell" multipliers. This specification includes nonlinear feedthrough.

X or Y Feedthrough is the signal at the output for any value of X or Y input in the rated range, when the other input is zero. It has two components, a linear one, corresponding to an *input offset* at the zero input, which can be trimmed out (but can drift and has a *temperature specification*), and a nonlinear one, which is irreducible. Feedthrough is usually specified at one frequency (50Hz) for a 20V p-p sine wave input. It increases with frequency, and plots of typical feedthrough vs. frequency are provided on multiplier data sheets.

Noise is specified and measured with both inputs at zero signal and zero impedance (i.e., shorted). For low-frequency applications, filtering the output of the multiplier may improve smallsignal resolution significantly.

#### Dynamic Parameters include: small-signal bandwidth, fullpower response, slew(ing) rate, small-signal amplitude error, and settling time.

Small-signal bandwidtb is the frequency at which the output is down 3dB from its low-frequency value (i.e., by about 30%) for a nominal output amplitude of 10% of full scale.

Full-power response is the maximum frequency at which the multiplier can produce full-scale voltage into its rated load without noticeable distortion.

Slew(ing) rate is the maximum rate of change of output voltage for the product of a full-scale dc voltage and a fullscale step input.

Small-signal amplitude error is defined in relation to the frequency at which the amplitude response, or scale factor, is in error by 1%, measured with a small (10% of full-scale) signal.

Settling time, for the product of a  $\pm 10V$  step and 10Vdc, is the total length of time the output takes to respond to an input change and stay within some specified error band of its final value. Settling time cannot be accurately predicted from any other dynamic specifications; it is specified in terms of a prescribed measurement.

Vector error is the most-sensitive measure of dynamic error. It is usually specified in terms of the frequency at which a phase error of 0.01 radians  $(0.57^\circ)$  occurs.

#### VOL. 1, 6-6 ANALOG COMPUTATIONAL CIRCUITS

#### LOGS AND LOG RATIOS

In the logarithmic mode, the ideal output equation is

$$E_o = -K \log_{10} \left( \frac{l_{in}}{l_{ref}} \right)$$

 $E_o$  can be positive or negative; it is zero when the ratio is unity, i.e.,  $I_{in} = I_{ref}$ . K is the output scale constant; it is equal to the number of output volts corresponding to a decade\* change of the ratio. In the 755 and 759 log amplifiers, K is pin-programmable to be either 1V, 2V, or 2/3V, or externally adjustable to any value  $\ge 2/3V$ ; in the model 757 logratio amplifier, K may be either a preset value of 1V, or an arbitrary value adjustable by an external resistance ratio.

I<sub>in</sub> is a unipolar input current within a 6-decade range (1nA to 1mA); it may be applied directly, as a current, or derived from an input voltage via an input resistor (in which case, the ratio becomes  $E_{in}/(R_{in}I_{ref}) = E_{in}/E_{ref}$ . In models 755 and 759, the magnitude of  $I_{ref}$  is internally fixed at 10 $\mu$ A ( $E_{ref} = 0.1V$ ) or externally adjusted; but model 757 is a *log-ratio* amplifier, in which both  $I_{in}$  and  $I_{ref}$  (or  $E_{in}$  and  $E_{ref}$ , using external scaling resistors) are input variables.

Each of the log amplifiers is available as a "P" or "N" option, depending on the polarity of the input voltage. Logarithms may be computed only for positive arguments, therefore the reference current must be of appropriate polarity to make the ratio positive. "N" indicates that the input current (or voltage) for the log mode is *positive*; "P" indicates that only *negative* voltage or current may be applied in the log mode. The polarity of K also differs: K is positive for "N" versions and negative for "P" versions. Thus, +10V applied to model 755N, with K = +1V, would produce an output voltage,  $E_0 = -1V \log (100) = -2V$ ; on the other hand, -10V applied to model 755P, with K = 1V, would produce an output voltage,  $E_0 = -(-1V) \log (100) = +2V$ . The figure shows, in condensed form, the outputs of P and N log-amps, with differing K values, for voltage and current inputs.

Log amplifiers in the log mode are useful for applications requiring compression of wide-range analog input data, linearization of transducers having exponential outputs, and analog computing, ranging from simple translation of natural relationships in log form (e.g., computing absorbance as the logratio of input currents), to the use of logarithms in facilitating analog computation of terms involving arbitrary exponents and multi-term products and ratios.

#### ANTILOGS

In the antilogarithmic (exponential) mode, the ideal output equation is

 $E_0 = E_{ref} \exp_{10} \left(-E_{in}/K\right)$ 

\*A decade is a 10:1 ratio, two decades is 100:1, etc. For example, if K = 2, and the ratio is 10, the magnitude of the output would be 2V, and its polarity would depend on whether the ratio were greater or less than unity. If the input signal then changed by a factor of 1000 (3 decades), the output would change by 6V.



Log of Voltage

Output vs. Input of Model 755N & 755P in Log Connection (Log Input Scales), Showing Voltages, and Polarity Relationships

 $E_{in}$  can be positive or negative; when it is zero,  $E_o = E_{ref}$ . However,  $E_o$  is always of single polarity, positive for "N" versions, negative for "P" versions. Thus, for 759P, connected for K = -2V, if  $E_{in} = +4V$ , and  $E_{ref} = -0.1V$ , then

 $E_0 = -0.1V \cdot 10^{-4/-2}$ , or -10V; if  $E_{in} = -4V$ , then

 $E_o = -0.1 V \cdot 10^{-(-4)/-2} = -1 mV$ . The figure on the next page shows, in condensed form, the outputs of P and N log amps, connected for antilogarithmic operation, with different K values.

Antilog amplifiers are useful for applications requiring expansion of compressed data, linearization of transducers having logarithmic outputs, analog function fitting or function generation, to obtain relationships or generate curves having voltage-programmable rates of growth or decay, and in analog computing, for such functions as compound multiplication and division of terms having differing exponents.

#### ANALOG COMPUTATIONAL CIRCUITS VOL. 1, 6-7



Antilog Operator Response Curves, Semilog Scale E<sub>o</sub> = E<sub>REF</sub> 10 <sup>V</sup>IN<sup>/-K</sup>

#### LOG-ANTILOG AMPLIFIER PERFORMANCE

Considerable information regarding log- and antilog-amplifier circuit design, performance, selection, and applications is to be found in the NONLINEAR CIRCUITS HANDBOOK<sup>1</sup>. Several salient points will be covered here, and specifications will be defined.

A log/antilog amplifier consists of an operational amplifier and an element with antilogarithmic transconductance (i.e., the voltage into the element produces a current that is an exponential function of the voltage). As the figure shows, for logarithmic operations, the input current is applied at the opamp summing point, and the feedback circuit causes the amplifier output to produce whatever voltage is required to provide a feedback current that will exactly balance the input current.

In antilog operation, the input voltage is applied directly to the input of the antilog element, producing an exponential input current to the op-amp circuit. The feedback resistance transduces it to an output voltage.



a) Log/Antilog Amplifier Connected in the Log Mode (K = 1)

<sup>1</sup>Nonlinear Circuits Handbook, Analog Devices, Inc., 1974, 1976, 536pp, edited by D. H. Sheingold, \$5.95; send check or complete MasterCard data to P.O. Box 796, Norwood MA 02062



b) Log/Antilog Amplifier Connected in the Exponential Mode

The wide range of log/exponential behavior is made possible by the exponential current-voltage relationship of transistor base-emitter junctions,

$$I = I_0(\epsilon q V/kT - 1) \cong I_0 \epsilon q V/kT$$

and  $V = (kT/q) \ln (I/I_0)$ 

where I is the collector current,  $I_0$  is the extrapolated current for V = 0, V is the base-emitter voltage, q/k (11605° K/V) is the ratio of charge of an electron to Boltzmann's constant, and T is junction temperature kelvin. In log/antilog devices, two matched transistors are connected so as to subtract the junction voltages associated with the input and reference currents, making the ratio independent of  $I_0$ 's variation with temperature.

$$\Delta V = (kT/q) \ln (I_{in}/I_o) - (kT/q) \ln (I_{ref}/I_o)$$
  
= (kT/q) (ln I<sub>in</sub> - ln I<sub>ref</sub>) + (kT/q) (ln I<sub>o</sub> - ln I<sub>o</sub>)  
= (kT/q) ln (I<sub>in</sub>/I<sub>ref</sub>)

The temperature-dependence of gain is compensated for by a resistive attenuator that uses a temperature-sensitive resistor for compensation. The attenuator also produces amplification of K to the specified nominal values, e.g., from the basic  $59mV/decade (kT/q) \ln 10$  at room temperature) to 1V/decade.

Errors are introduced by the offset current of the amplifier, and the offset voltage, for voltage inputs; by inaccuracy of the reference current (or the effective reference voltage, for voltage inputs) in fixed-reference devices; and by inaccuracy of setting K. Additional errors are introduced by drift of these parameters with temperature. At any temperature, if these parameters are nulled out, there remains a final irreducible difference between the actual output and the theoretical output, called *log-conformity error*, which is manifested as a "nonlinearity" of the input-output plot on semilog paper. Best log conformity is realized away from the extremities of the rated signal range. For example, log-conformity error of model 755 is  $\pm 1\%$ maximum, referred to the input, over the entire 6-decade range from 1nA to 1mA; but it is only  $\pm 0.5\%$  maximum over the 4decade range from 10nA to 100 $\mu$ A.

Errors occurring at the input, and log-conformity errors, can only be observed at the output, but it is useful to refer them to the input (RTI). Equal percentage errors at the input, at whatever input level, produce equal incremental errors at the output, for a given value of K. For example, if K = 1, and the RTI log-conformity error is +1%, the magnitude of the output error will be

#### Error = Actual output - ideal output

= 
$$1 V \cdot \log (1.01 I/I_{ref}) - 1 V \cdot \log (I/I_{ref})$$
  
=  $1 V \cdot \log 1.01 = 0.0043 V = 4.3 m V$ 

If, in this example, the input range happens to be 5 decades, the corresponding output range will be 5 volts, and the 4.3 mVlog-conformity error, as a percentage of total *output* range, will be less than 0.1%. Because this ambiguity can prove confusing to the user, it is important that a manufacturer specify whether the error is referred to the input or the output. The table below indicates the conversion between RTI percentage and output error-magnitudes, for various percent errors, and various values of K.

#### LOG OUTPUT ERROR (mV)

% ERROR RTI	K = 1V	K = 2V	K = (2/3)V
0.1	0.43	0.86	0.28
0.5	2.2	4.3	1.4
1.0	4.3	8.6	2.9
2.0	8.6	17.	5.7
3.0	13.	26.	8.6
4.0	17.	34.	11.
5.0	21.	42.	14.
10.0	41.	83.	28.

For antilog operations, input and output errors are interchanged.

To arrive at the total error, an error budget should be made up, taking into account each of the error sources, and its contribution to the total error, over the temperature range of interest.

Dynamic response of log amps is a function of the input level. Small-signal bandwidths of ac input signals biased at currents above 1 $\mu$ A tend to be roughly comparable. However, below 1 $\mu$ A, bandwidth tends to be in rough proportion to current level. Similarly, rise time depends on step magnitude and direction – step changes in the direction of increasing current are responded to more quickly than step decreases of current.

#### DEFINITIONS OF SPECIFICATIONS

Log-Conformity Error When the parameters have been adjusted to compensate for offset, scale-factor, and reference errors, the log-conformity error is the deviation of the resulting function from a straight line on a semilog plot over the range of interest.

Offset Current  $(I_{os})$  is the bias current of the amplifier, plus any stray leakage currents. This parameter can be a significant source of error when processing signals in the nanoampere region. Its contribution in antilog operation is negligible.

Offset Voltage ( $E_{os}$ ) depends on the operational amplifier used for the log operation. Its effect is that of a small voltage in series with the input resistor. For current-logging operations, with high-impedance sources, its error contribution is negligible. However, for voltage logging, it modifies the value of  $V_{in}$ . Though it can be adjusted to zero at room temperature, its drift over the temperature range should be considered. In antilog operation,  $E_{os}$  appears at the output as an essentially constant voltage; its percentage effect on error is greatest for small outputs.

Reference Current ( $I_{ref}$ ) is the effective internally-generated current-source output to which all values of input current are compared.  $I_{ref}$  tolerance appears as a dc offset at the output; it can be adjusted towards zero by adjusting the reference current, adding a voltage to the output by injecting a current into the scale-factor attenuator, or simply by adding a constant bias at the output's destination.

Reference Voltage ( $E_{ref}$ ) is the effective internally generated voltage to which all input voltages are compared. It is related to  $I_{ref}$  by the equation:  $E_{ref} = I_{ref}R_{in}$ , where  $R_{in}$  is the value of input resistance. Typically,  $I_{ref}$  is less stable than  $R_{in}$ ; therefore, practically all the tolerance is due to  $I_{ref}$ .

Scale Factor (K) is the voltage change at the output for a decade (i.e., 10:1) change at the input, when connected in the log mode. Error in scale factor is equivalent to a change in gain, or slope (on a semilog plot), and is specified in percent of the nominal value.

VOL. I,	-10 ANALOG COMPUTATIONAL CIRCUITS	

).



### Internally Trimmed Integrated Circuit Multiplier

### AD532

#### FEATURES

Pretrimmed To ±1.0% (AD532K) No External Components Required Guaranteed ±1.0% max 4-Quadrant Error (AD532K) Diff Inputs For (X<sub>1</sub>-X<sub>2</sub>) (Y<sub>1</sub>-Y<sub>2</sub>)/10V Transfer Function

Monolithic Construction, Low Cost

#### APPLICATIONS

Multiplication, Division, Squaring, Square Rooting Algebraic Computation Power Measurements Instrumentation Applications

#### **PRODUCT DESCRIPTION**

The AD532 is the first pretrimmed single chip monolithic multiplier/divider. It guarantees a maximum multiplying error of  $\pm 1.0\%$  and a  $\pm 10V$  output voltage without the need for any external trimming resistors or output op amp. Because the AD532 is internally trimmed, its simplicity of use provides design engineers with an attractive alternative to modular multipliers, and its monolithic construction provides significant advantages in size, reliability and economy. Further, the AD532 can be used as a direct replacement for other IC multipliers that require external trim networks (such as the AD530).

#### FLEXIBILITY OF OPERATION

The AD532 multiplies in four quadrants with a transfer function of  $(X_1 - X_2)(Y_1 - Y_2)/10V$ , divides in two quadrants with a  $10VZ/(X_1-X_2)$  transfer function, and square roots in one quadrant with a transfer function of  $\pm \sqrt{10VZ}$ . In addition to these basic functions, the differential X and Y inputs provide significant operating flexibility both for algebraic computation and transducer instrumentation applications. Transfer functions, such as XY/10V, (X<sup>2</sup>-Y<sup>2</sup>)/10V, ±X<sup>2</sup>/ 10V, and  $10VZ/(X_1-X_2)$  are easily attained, and are extremely useful in many modulation and function generation applications, as well as in trigonometric calculations for airborne navigation and guidance applications, where the monolithic construction and small size of the AD532 offer considerable system advantages. In addition, the high CMRR (75dB) of the differential inputs makes the AD532 especially well qualified for instrumentation applications, as it can provide an output signal that is the product of two transducergenerated input signals.

#### AD532 FUNCTIONAL BLOCK DIAGRAM



#### GUARANTEED PERFORMANCE OVER TEMPERATURE

The AD532J and AD532K are specified for maximum multiplying errors of  $\pm 2\%$  and  $\pm 1\%$  of full scale, respectively at  $\pm 25^{\circ}$ C, and are rated for operation from 0 to  $\pm 70^{\circ}$ C. The AD532S has a maximum multiplying error of  $\pm 1\%$  of full scale at  $\pm 25^{\circ}$ C; it is also 100% tested to guarantee a maximum error of  $\pm 4\%$  at the extended operating temperature limits of  $\pm 55^{\circ}$ C and  $\pm 125^{\circ}$ C. All devices are available in either the hermetically-sealed TO-100 metal can or TO-116 ceramic DIP.

#### AD532H







## **SPECIFICATIONS**

### (typical @ $+25^{\circ}$ C with Vc = +15V dc. Vcc arounded, unless otherwise specified)

PARAMETER	CONDITIONS	AD532J	AD532K	AD532S
ABSOLUTE MAX RATING	S			
Supply Voltage		±18V		±22V
Internal Power Dissipatio	'n	Soomw	- · · · ·	
X V V. Z		±Vs	•	•
Rated Operating Temp R	ange	0 to +70°C	•	-55°C to +125°C
Storage Temp Range		-65°C to +150°C	•	•
Lead Temperature	60 Sec Soldering	+300°C	•	•
Output Short Circuit	To Ground	Indefinite	· •	•
MULTIPLIER SPECIFICAT	TIONS			
Transfer Function		$(X_1 - X_2)(Y_1 - Y_2)/10V$	•	•
Total Error (% F.S.)	$V_x = 0/\pm 10V$ , $V_y = 0/\pm 10V$	±2%max [±1.5% typ]	±1.0% max [±0.7% typ]	±1.0% max [±0.5% typ]
	$T_A = min to max$	±2.5%	±1.5%	±4.0% max
vs. Temperature	T <sub>A</sub> = min to max	±0.04%/°C	±0.03%/°C	$\pm 0.04\%$ C max
				[±0.01%/ C typ]
Nonlinearity	1/ 201/(	10.0%	+0.5%	••
X Input	$V_x = 20V(p-p), y_y = \pm 10V$	10.8%	±0.3%	•••
Y Input Feedsheeveb	$v_y = 20v(p-p), v_x = 110v$	10.3%	10.2%	
Y Input	V = 20V(n.n) V = 0	200mV(n-n) max	100 mV(n-n) max	
X Input	$f = 50H_7$	150mV(p-p) typ]	[30mV(p-p) typ]	**
Y Input	$V_{\rm H} = 20V(n-n)$ $V_{\rm H} = 0$	150 mV(p-p) max	80 mV(p-p) max	
pat	f = 50Hz	[30mV(p-p) typ]	[25mV(p-p) typ]	••
vs. Temperature	$T_A = min \text{ to } max$	2.0mV(p-p)/°C	1.0mV(p-p)/°C	••
DIVIDER SPECIFICATION	15			
Transfer Function	13	$10V7/(X_{1}-X_{2})$	•	•
Total Error <sup>2</sup>	$V_{\rm H} = -10V V_{\rm H} = +10V$	+2%	±1%	••
10101 20101	$V_{x} = -1V$ , $V_{z} = \pm 10V$	±4%	±3%	**
COLLADED SPECIFICATIO	NC			
SQUARER SPECIFICATIO	INS .	(X X ) <sup>2</sup> (10)	•	•
Total Error		+0.8%	+0.4%	••
		10.0%	-0.4%	
SQUARE ROOTER SPECI	FICATIONS	101/7		•
Tansfer Function	V = 0/110V	- 1012	+1.0%	••
Total Error	v <sub>z</sub> = 0/+10v	1.5 %	-1.0%	
INPUT SPECIFICATIONS				
Input Resistance		-		
X, Y Inputs		10MΩ	•	•
ZInput		36k52	•	•
Input Bias Current		2	4.1.4 may [1 5.1.4 mm] :	••
Z Inputs		5μA +10μA	4µA max [1.5µA typ]	••
X X Inputs	T <sub>4</sub> = min to max	1004	215µA max [25µA typ]	••
Z Input	$T_A = \min to \max$	+30µA	+25/14	**
Input Offset Current	TA - min to max	_>0µ11	-2001	and the second
X, Y Inputs		±0.3µA	±0.1µA	••
Input Voltage Diff/CM	$T_A = min to max$			
X, Y, Z Inputs	For Rated Accuracy	±10V	•	•
CMRR (X or Y Inputs)	X or $Y = \pm 10V$	40dB min	50dB min	**
DYNAMIC SPECIFICATIO	INS			
Small Signal, Unity Gain		1.0MHz	•	•
Full Power Bandwidth		750kHz	•	•
Slew Rate		45V/μs	•	•
Small Signal Amplitude I	Error	1% at 75kHz	•	•
Small Signal 1% Vector I	Error 0.5° phase shift	5kHz	•	•
Settling Time	±10V step	1µs to 2%	•	•
Overload Recovery		2µs to 2%	•	•
OUTPUT AMPLIFIER SPE	CIFICATIONS			· · · · · · · · · · · · · · · · · · ·
Output Impedance	Closed Loop	1Ω	• .	•
Output Voltage Swing	$T_A = min to max$		· .	
	$R_L \ge 2k\Omega, C_L \le 1000 pF$	±10V min [±13V typ]	•	•
Output Noise	f = 5Hz to 10kHz	0.6mV(rms)	•	•
	f = 5Hz to $5MHz$	3.0mV(rms)	•	• • • • • • • • • • • • • • • • • • •
Output Offset Voltage				
Initial Offset	Trimmable To Zero	±40mV	±30mV max	**
vs. Temperature	T <sub>A</sub> = min to max	0.7mV/°C	* . <u></u>	2.0mV/°C max
POWER SUPPLY SPECIFIC	CATIONS			
Supply Voltage	Rated Performance	±15V	•	*
	Operating	±10V to ±18V	•	±10V to ±22V
Supply Current	Quiescent	±6mA max [±4mA typ]	•	•
Power Supply Variation				
Multiplier Accuracy		±0.05%/%	•	• .
Output Offset		±2.5mV/%		-
Scale Factor		-0.05%/%		•
recatitrough		±0.23 mV/70		

NOTES: <sup>1</sup> Max input voltage is zero when supplies are turned off. <sup>2</sup> With recommended external trim (see Applications). <sup>4</sup> Specifications same as AD5321. <sup>4</sup> Specifications same as AD532X. Specifications subject to change without notice.

#### VOL. I, 6-12 ANALOG COMPUTATIONAL CIRCUITS

#### FUNCTIONAL DESCRIPTION

The functional block diagram for the AD532 is shown on the first page, and the complete schematic in Figure 1. In the multiplying and squaring modes, Z is connected to the output to close the feedback around the output op amp. (In the divide mode, it is used as an input terminal.)

The X and Y inputs are fed to high impedance differential amplifiers featuring low distortion and good common mode rejection. The amplifier voltage offsets are actively laser trimmed to zero during production. The product of the two inputs is resolved in the multiplier cell using Gilbert's linearized transconductance technique. The cell is laser trimmed to obtain  $V_{out} = (X_1 - X_2)(Y_1 - Y_2)/10$  volts. The built-in op amp is used to obtain low output impedance and make possible self-contained operation. The residual output voltage offset can be zeroed at  $V_{os}$  in critical applications . . . . otherwise the  $V_{os}$  pin should be grounded.



Figure 1. AD532 Schematic Diagram

### 6

#### **ORDERING GUIDE**

Model	Package Option <sup>1</sup>	Max Mult Error	Temperature Range
AD532JH	TO-100	±2.0%	$0 \text{ to } +70^{\circ} \text{C}$
AD532ID	TO-116 Style (D14A)	±2.0%	0 to +70°C
AD532KH	TO-100	±1.0%	0 to +70°C
AD532KD	TO-116 Style (D14A)	±1.0%	0 to +70°C
AD532SH	TO-100	±1.0%	-55°C to +125°C
AD532SD	TO-116 Style (D14A)	±1.0%	-55°C to +125°C

<sup>1</sup> See Section 20 for package outline information.

#### **AD532 PERFORMANCE CHARACTERISTICS**

Multiplication accuracy is defined in terms of total error at  $+25^{\circ}$ C with the rated power supply. The value specified is in percent of full scale and includes  $X_{in}$  and  $Y_{in}$  nonlinearities, feedback and scale factor error. To this must be added such application-dependent error terms as power supply rejection, common mode rejection and temperature coefficients (although worst case error over temperature is specified for the AD532S). Total expected error is the rms sum of the individual components, since they are uncorrelated.

Accuracy in the divide mode is only a little more complex. To achieve division, the multiplier cell must be connected in the feedback of the output amp as shown in Figure 12. In this configuration, the multiplier cell varies the closed loop gain of the op amp in an inverse relationship to the denominator voltage. Thus, as the denominator is reduced, output offset, bandwdith and other multiplier cell errors are adversely affected. The divide error and drift are then  $\epsilon_m \cdot 10V/X_1-X_2$ ) where  $\epsilon_m$  represents multiplier full scale error and drift, and  $(X_1-X_2)$  is the absolute value of the denominator.

#### NONLINEARITY

Nonlinearity is easily measured in percent harmonic distortion. The curves of Figures 2 and 3 characterize output distortion as a function of input signal level and frequency respectively, with one input held at plus or minus 10V dc. In Figure 3 the sine wave amplitude is 20V (p-p).



Figure 2. Percent Distortion vs. Input Signal



Figure 3. Percent Distortion vs. Frequency

#### AC FEEDTHROUGH

AC Feedthrough is a measure of the multiplier's zero suppression. With one input at zero, the multiplier output should be zero regardless of the signal applied to the other input, Feedthrough as a function of frequency for the AD532 is shown in Figure 4. It is measured for the condition  $V_x = 0$ ,  $V_y = 20V(p \cdot p)$  and  $V_y = 0$ ,  $V_x = 20V(p \cdot p)$  over the given frequency range. It consists primarily of the second harmonic and is measured in millivolts peak-to-peak.



Figure 4. Feedthrough vs. Frequency

#### COMMON MODE REJECTION

The AD532 features differential X and Y inputs to enhance its flexibility as a computational multiplier/divider. Common mode rejection for both inputs as a function of frequency is shown in Figure 5. It is measured with  $X_1 = X_2 = 20V$  (p-p),  $(Y_1-Y_2) = \pm 10V$  dc and  $Y_1 = Y_2 = 20V$ (p-p),  $(X_1-X_2) = \pm 10V$  dc.



Figure 5. CMRR vs. Frequency





### **Applying the AD532**

#### DYNAMIC CHARACTERISTICS

The closed loop frequency response of the AD532 in the multiplier mode typically exhibits a 3dB bandwidth of 1MHz and rolls off at 6dB/octave thereafter. Response through all inputs is essentially the same as shown in Figure 6. In the divide mode, the closed loop frequency response is a function of the absolute value of the denominator voltage as shown in Figure 7.

Stable operation is maintained with capacitive loads to 1000pF in all modes, except the square root for which 50pF is a safe upper limit. Higher capacitive loads can be driven if a 100 $\Omega$  resistor is connected in series with the output for isolation.



Figure 7. Frequency Response, Dividing

#### POWER SUPPLY CONSIDERATIONS

Although the AD532 is tested and specified with  $\pm 15V$  dc supplies, it may be operated at any supply voltage from  $\pm 10V$  to  $\pm 18V$  for the J and K versions and  $\pm 10V$  to  $\pm 22V$ for the S version. The input and output signals must be reduced proportionately to prevent saturation, however, with supply voltages below  $\pm 15V$ , as shown in Figure 8. Since power supply sensitivity is not dependent on external null networks as in the AD530 and other conventionally nulled multipliers, the power supply rejection ratios are improved from 3 to 40 times in the AD532.



Figure 8. Signal Swing vs. Supply

#### NOISE CHARACTERISTICS

All AD532s are screened on a sampling basis to assure that output noise will have no appreciable effect on accuracy. Typical spot noise vs. frequency is shown in Figure 9.



#### APPLICATIONS CONSIDERATIONS

The performance and ease of use of the AD532 is achieved through the laser trimming of thin film resistors deposited directly on the monolithic chip. This trimming-on-the-chip technique provides a number of significant advantages in terms of cost, reliability and flexibility over conventional in-package trimming of off-the-chip resistors mounted or deposited on a hybrid substrate.

First and foremost, trimming on the chip eliminates the need for a hybrid substrate and the additional bonding wires that are required between the resistors and the multiplier chip. By trimming more appropriate resistors on the AD532 chip itself, the second input terminals that were once committed to external trimming networks (e.g., AD530) have been freed to allow fully differential operation at both the X and Y inputs. Further, the requirement for an input attenuator to adjust the gain at the Y input has been eliminated, letting the user take full advantage of the high input impedance properties of the input differential amplifiers. Thus, the AD532 offers greater flexibility for both algebraic computation and transducer instrumentation applications.

Finally, provision for fine trimming the output voltage offset has been included. This connection is optional, however, as the AD532 has been factory-trimmed for total performance as described in the listed specifications.

#### REPLACING OTHER IC MULTIPLIERS

Existing designs using IC multipliers that require external trimming networks (such as the AD530) can be simplified using the pin-for-pin replaceability of the AD532 by merely grounding the  $X_2$ ,  $Y_2$  and  $V_{os}$  terminals. (The  $V_{os}$  terminal should always be grounded when unused.)

#### APPLICATIONS

#### MULTIPLICATION



Figure 10, Multiplier Connection

For operation as a multiplier, the AD532 should be connected as shown in Figure 10. The inputs can be fed differentially to the X and Y inputs, or single-ended by simply grounding the unused input. Connect the inputs according to the desired polarity in the output. The Z terminal is tied to the output to close the feedback loop around the op amp (see first page). The offset adjust  $V_{OS}$  is optional and is adjusted when both inputs are zero volts to obtain zero out, or to buck out other system offsets.

#### SQUARE



Figure 11. Squarer Connection

The squaring circuit in Figure 11 is a simple variation of the multiplier. The differential input capability of the AD532 can be used, however, to obtain a positive or negative output response to the input....a useful feature for control applications, as it might eliminate the need for an additional inverter somewhere else.

DIVISION





The AD532 can be configured as a two-quadrant divider by connecting the multiplier cell in the feedback loop of the op amp and using the Z terminal as a signal input, as shown in Figure 12. It should be noted, however, that the output error is given approximately by  $10V\epsilon_m/(X_1-X_2)$ , where  $\epsilon_m$ is the total error specification for the multiply mode; and bandwidth by  $f_m \cdot (X_1-X_2)/10V$ , where  $f_m$  is the bandwidth of the multiplier. Further, to avoid positive feedback, the X input is restricted to negative values. Thus for singleended negative inputs (0V to -10V), connect the input to X and the offset null to  $X_2$ ; for single-ended positive inputs (0V to +10V), connect the input to  $X_2$  and the offset null to  $X_1$ . For optimum performance, gain (S.F.) and offset ( $X_0$ ) adjustments are recommended as shown and explained in Table I.

For practical reasons, the useful range in denominator input is approximately  $500mV \le |(X_1-X_2)| \le 10V$ . The voltage offset adjust (V<sub>os</sub>), if used, is trimmed with Z at zero and  $(X_1-X_2)$  at full scale.

#### VOL. I, 6-16 ANALOG COMPUTATIONAL CIRCUITS

#### SQUARE ROOT



Figure 13. Square Rooter Connection

The connections for square root mode are shown in Figure 13. Similar to the divide mode, the multiplier cell is connected in the feedback of the op amp by connecting the output back to both the X and Y inputs. The diode D<sub>1</sub> is connected as shown to prevent latch-up as Z<sub>in</sub> approaches 0 volts. In this case, the V<sub>OS</sub> adjustment is made with  $Z_{in} = +0.1V$  dc, adjusting V<sub>OS</sub> to obtain -1.0V dc in the output, V<sub>out</sub> =  $-\sqrt{10VZ}$ . For optimum performance, gain (S.F.) and offset (X<sub>0</sub>) adjustments are recommended as shown and explained in Table I.

#### DIFFERENCE OF SQUARES



Figure 14. Differential of Squares Connection

The differential input capability of the AD532 allows for the algebraic solution of several interesting functions, such as the difference of squares,  $X^2 - Y^2/10V$ . As shown in Figure 14, the AD532 is configured in the square mode, with a simple unity gain inverter connected between one of the signal inputs (Y) and one of the inverting input terminals  $(-Y_{in})$  of the multiplier. The inverter should use precision (0.1%) resistors or be otherwise trimmed for unity gain for best accuracy.

#### TABLE I

#### ADJUST PROCEDURE (Divider or Square Rooter)

		DIV	IDER	SQUARE ROOTER		
	Wi	th:	Adjust for:	With:	Adjust for:	
Adjust	х	Z	Vout	Z	Vout	
Scale Factor	-10V	+10V	±10V	+10V	-10V	
X <sub>o</sub> (Offset)	-1V	+0.1V	′ ±10V	+0.1V	-1V	

Repeat if required.


### Low Cost IC Multiplier,Divider,Squarer,Square Rooter

### AD533

FEATURES Low Cost Simplicity of Operation: Only Four External Adjustments Max 4-Quadrant Error Below 0.5% (AD533L) Low Temperature Drift: 0.01%/°C (AD533L) Multiplies, Divides, Squares, Square Roots

#### AD533 PIN CONFIGURATIONS



#### PRODUCT DESCRIPTION

The Analog Devices AD533 is a low cost integrated circuit multiplier comprised of a transconductance multiplying element, stable reference, and output amplifier on a monolithic silicon chip. Specified accuracy is easily achieved by the straight-forward adjustment of feedthrough, output zero, and gain trim pots. The AD533 multiplies in four quadrants with a transfer function of XY/10V, divides in two quadrants with a 10VZ/X transfer function, and square roots in one quadrant with a transfer function of  $-\sqrt{10VZ}$ . Several levels of accuracy are provided: the AD533J, AD533K, and AD533L, for 0 to +70°C operation, are specified for maximum multiplying errors of 2%, 1%, and 0.5% respectively at +25°C. The AD533S, for operation from -55°C to +125°C, is guaranteed for a maximum 1% multiplying error at +25°C. The maximum error specification is a true measure of overall accuracy since it includes the effects of offset voltage, feedthrough, scale factor, and nonlinearity in all four quadrants.

The low drift design of the AD533 insures that high accuracy is maintained with variations in temperature. The op amp output provides  $\pm 10$  volts at 5mA, and is fully protected against short circuits to ground or either supply voltage: all inputs are fully protected against over-voltage transients with internal series resistors. The devices provide excellent ac performance, with typical small signal bandwidth of 1.0MHz, full power bandwidth of 750kHz, and slew rate of  $45V/\mu s$ . The low cost and simplicity of operation of the AD533 make it especially well suited for use in such widespread applications as modulation and demodulation, automatic gain control and phase detection. Other applications include frequency discrimination, rms computation, peak detection, voltage controlled oscillators and filters, function generation, and power measurements.

All models are available in the hermetically sealed TO-100 metal can and TO-116 ceramic DIP packages.

**SPECIFICATIONS** (typical @ +25°C, externally trimmed and Vs = ±15V dc unless otherwise specified)

PARAMETER	CONDITIONS	AD533J	AD533K	AD533L	AD533S
ABSOLUTE MAX RATINGS					
Internal Power Dissipation Input Voltage <sup>1</sup>		500mW	•	•	•
$X_{in}, Y_{in}, Z_{in}, X_0, Y_0, Z_0$		±VS	•	•	•
Rated Operating Temp Range	e	0 to +70°C	•	•	-55°C to +125°C
Storage Temp Range		-65°C to +150°C	1		:
Output Short Circuit	To Ground	Indefinite	·	• <u>•</u> •••••	•
MULTIPLIER SPECIFICATION	15				
Transfer Function	the day of	XY/10V			
Total Error (of full scale)	Untrimmed	+2.0% max [X 1/10v min]	+1.0% max	+0.5% max	+1.0% max
Total Erior (of Tall Scale)	$T_A = min to max$	+3.0%	±2.0%	±1.0%	±1.5%
vs. Temperature	$T_A = min to max$	±0.04%/°C	±0.03%/°C	±0.01%/°C	±0.01%/°C
Nonlinearity					
X Input	$V_x = V_0 = 20V(p-p)$	±0.8%	±0.5%	**	**
Y Input	$V_y = V_0 = 20V(p-p)$	±0.3%	±0.2%	**	**
Feedthrough					
X Input	$V_x = 20V(p-p), V_y = 0,$	150 11/2 ->	100 V()	50m1/(n.n) may	100mV (p-p) mey
Y Input	$V_{11} = 20V(n-n)$ $V_{11} = 0$	150mv(p-p) max	200mv(p-p) max	John (p-p) max	Toomv (p p) max
	f = 50Hz	200mV(p-p) max	150mV(p-p) max	50mV(p-p) max	100mV (p-p) max
DIVIDER SPECIFICATIONS				· · ·	
Transfer Function		10VZ/X	•	•	•
	Untrimmed	10VZ/X max [6VZ/X min]	•	•	•
Total Error (of full scale)	$V_x = -10V dc, V_z = \pm 10V dc$	±1.0%	±0.5%	±0.2%	±0.5%
	$V_x = -1V \text{ dc}, V_z = \pm 10V \text{ dc}$	±3.0%	±2.0%	±1.5%	±2.0%
SQUARER SPECIFICATIONS	-				
Transfer Function		X <sup>2</sup> /10V	•	:	
Total Error (of full code)	Untrimmed	X*/6V max [X*/10V min]	+0.4%	+0.2%	+0.4%
		10.8%		10.276	
SQUARE ROOTER SPECIFICA	TIONS	101/7			
Transfer Punction	Untrimmed	$=\sqrt{10VZ}$			*
Total Error (of full scale)	ontrinined	±0.8%	±0.4%	±0.2%	±0.4%
INDUT ODECLEICATIONS					
Input Besistance					
X Input		10MΩ	*	•	•
Y Input		6ΜΩ	*	• '	•
Z Input		36kΩ	•	•	*
Input Bias Current				· · · · · ·	7.5.4
X, Y Inputs		3µA	7.5µA max	5μA max	7.5μA max *
Z Input	T <sub>1</sub> = min to max	12:1A	10// 4	7#A	7uA
Z Input	$T_A = \min to \max$	±35µA	*	•	•
Input Voltage	$T_A = min to max$				
$v_x, v_y, v_z$	For Rated Accuracy	±10V	•	•	•
DYNAMIC SPECIFICATIONS					
Small Signal, Unity Gain		1.0MHz	•	•	• *
Full Power Bandwidth		750kHz	•	•	*
Slew Rate		45V/µs	•	•	*
Small Signal Amplitude Erro	r í	1% at 75kHz	•		
Sm Sig 1% Vector Error	0.5 phase shift	5KHz	•	•	•
Overload Recovery	±10v step	1µs to 2%	•	•	*
OUTDUT AMPLIEIED SPECIE					
Output Impedance	IGATIONS	1000	*	•	•
Output Voltage Swing	$T_A = min to max$				
	$R_L \ge 2k\Omega$ , $C_L \le 1000pF$	±10V min	•	•	•
Output Noise	f = 5Hz to 10kHz	0.6mV(rms)	•	•	•
	f = 5Hz to 5MHz	3.0mV(rms)	*	•	•
Output Offset Voltage	The second	Trimmable To Zero	*	•	*
vs. 1 emperature	IA = min to max	0./mv/ C			
POWER SUPPLY SPECIFICAT	IONS				•
Supply Voltage	Rated Performance	±15V	+101/ 40 +191/	+10V to +18V	+10V to +22V
Supply Current	Operating	115V to 118V	+ 10V to ±18V	+ 10V 10 118V	±10V 10 ±22V
Power Supply Variation	Includes Effects of	10mA max			
. Once Supply Vallation	Recommended Null Pots				
Multiplier Accuracy		±0.5%/%	•	•	•
Output Offset		±10mV/%	•	•	•
Scale Factor		±0.1%/%	•	•	•
Feedthrough		±10mV/%	-		

<sup>1</sup>Max input voltage is zero when supplies are turned off.
<sup>•</sup>Specifications same as AD533J.
<sup>•</sup>Specifications same as AD533K.

Specifications subject to change without notice.

#### MULTIPLIER

Multiplier operation is accomplished by closing the loop around the internal op amp with the Z input connected to the output. The  $X_0$  null pot balances the X input channel to minimize Y feedthrough and similarly the  $Y_0$  pot minimizes the X feedthrough. The  $Z_0$  pot nulls the output op amp offset voltage and the gain pot sets the full scale output level.



#### **TRIM PROCEDURES**

- 1. With X = Y = 0 volts, adjust  $Z_0$  for 0V dc output.
- With Y = 20 volts p-p (at f = 50Hz) and X = 0V, adjust X<sub>0</sub> for minimum ac output.
- 3. With X = 20 volts p-p (at f = 50Hz) and Y = 0V, adjust  $Y_0$  for minimum ac output.
- 4. Readjust Z<sub>0</sub> for 0V dc output.
- 5. With X = +10V dc and Y = 20 volts p-p (at f = 50Hz), adjust gain for output =  $Y_{in}$ .

NOTE: For best accuracy over limited voltage ranges (e.g.,  $\pm 5V$ ), gain and feedthrough adjustments should be optimized with the inputs in the desired range, as linearity is considerably better over smaller ranges of input.

#### SQUARER

Squarer operation is a special case of multiplier operation where the X and Y inputs are connected together and two quadrant operation results since the output is always positive. When the X and Y inputs are connected together, a composite offset results which is the algebraic sum of the individual offsets which can be nulled using the  $X_0$  pot alone.



#### TRIM PROCEDURES

- 1. With X = 0 volts, adjust  $Z_0$  for 0V dc output.
- 2. With X = +10V dc, adjust gain for +10V dc output.
- Reverse polarity of X input and adjust X<sub>0</sub> to reduce the output error to ½ its original value, readjust the gain to take out the remaining error.
- 4. Check the output offset with input grounded. If nonzero, repeat the above procedure until no errors remain.

#### DIVIDER

The divide mode utilizes the multiplier in a fed-back configuration where the Y input now controls the feedback factor. With X = full scale, the gain  $(V_0/Z)$  becomes unity after trimming. Reducing the X input reduces the feedback around the op amp by a like amount, thereby increasing the gain. This reciprocal relationship forms the basis of the divide mode. Accuracy and bandwidth decrease as the denominator decreases.



#### TRIM PROCEDURES

- 1. Set all pots at mid-scale.
- 2. With Z = 0V, trim  $Z_0$  to hold the output constant, as X is varied from -10V dc through -1V dc.
- 3. With  $Z = 0V_{,X} = -10V dc$ , trim  $Y_0$  for 0V dc.
- 4. With Z = X or -X, trim X<sub>0</sub> for the minimum worst-case variations as X is varied from -10V dc to -1V dc.
- 5. Repeat steps 2 and 3 if step 4 required a large initial adjustment.
- 6. With Z = X or -X, trim the gain for the closest average approach to ±10V dc output as X is varied from -10V dc to -3V dc.

#### SQUARE ROOTER

This mode is also a fed-back configuration with both the X and Y inputs tied to the op amp output through an external diode to prevent latchup. Accuracy, noise and frequency response are proportional to  $\sqrt{Z}$ , which implies a wider usable dynamic range than the divide mode.



#### **TRIM PROCEDURES**

- 1. With Z = +0.1V dc, adjust  $Z_0$  for Output = -1.0V dc.
- 2. With Z = +10.0V dc, adjust gain for Output = -10.0V dc.
- 3. With Z = +2.0V dc, adjust  $X_0$  for Output = -4.47  $\pm 0.1V dc$ .
- 4. Repeat steps 2 and 3, if necessary. Repeat step 1.

#### TYPICAL PERFORMANCE CHARACTERISTICS



Allowable Signal Swing vs. Supply Voltage



Closed Loop Frequency and Phase Response



Feedthrough vs. Frequency



Divide Mode Frequency Response

MODEL	MULT. ERROR (Max @ +25°C)	TEMP. RANGE	ORDER NUMBER	PACKAGE OPTIONS <sup>1</sup>
AD533J	±2.0%	0 to +70°C	AD5331H	TO-100
÷.			AD5331D	TO-116 Style (D14A)
AD533K	±1.0%	0 to +70°C	AD533KH	TO-100
			AD533KD	TO-116 Style (D14A)
AD533L	±0.5%	0 to +70°C	AD533LH	TO-100
		,	AD533LD	TO-116 Style (D14A)
AD533S	±1.0%	-55°C to +125°C	AD533SH	TO-100
		1 A	AD533SD	TO-116 Style (D14A)

#### **ORDERING GUIDE**

<sup>1</sup> See Section 20 for package outline information.



AD534

#### FEATURES

Pretrimmed to ±0.25% max 4-Quadrant Error (AD534L) All Inputs (X, Y and Z) Differential, High Impedance for  $[(X_1-X_2)(Y_1-Y_2)/10V] + Z_2$  Transfer Function Scale-Factor Adjustable to Provide up to X100 Gain Low Noise Design: 90µV rms, 10Hz-10kHz Low Cost, Monolithic Construction Excellent Long Term Stability

#### APPLICATIONS

High Quality Analog Signal Processing Differential Ratio and Percentage Computations Algebraic and Trigonometric Function Synthesis Wideband, High-Crest rms-to-dc Conversion Accurate Voltage Controlled Oscillators and Filters

#### **PRODUCT DESCRIPTION**

The AD534 is a monolithic laser trimmed four-quadrant multiplier divider having accuracy specifications previously found only in expensive hybrid or modular products. A maximum multiplication error of  $\pm 0.25\%$  is guaranteed for the AD534L without any external trimming. Excellent supply rejection, low temperature coefficients and long term stability of the on-chip thin film resistors and buried zener reference preserve accuracy even under adverse conditions of use. It is the first multiplier to offer fully differential, high impedance operation on all inputs, including the Z-input, a feature which greatly increases its flexibility and ease of use. The scale factor is pretrimmed to the standard value of 10.00V; by means of an external resistor, this can be reduced to values as low as 3V.

The wide spectrum of applications and the availability of several grades commend this multiplier as the first choice for all new designs. The AD534J ( $\pm$ 1% max error), AD534K ( $\pm$ 0.5% max) and AD534L ( $\pm$ 0.25% max) are specified for operation over the 0 to +70°C temperature range. The AD534S ( $\pm$ 1% max) and AD534T ( $\pm$ 0.5% max) are specified over the extended temperature range, -55°C to +125°C. All grades are available in hermetically sealed TO-100 metal cans and TO-116 ceramic DIP packages.

#### **PROVIDES GAIN WITH LOW NOISE**

The AD534 is the first general purpose multiplier capable of providing gains up to X100, frequently eliminating the need for separate instrumentation amplifiers to precondition the inputs. The AD534 can be very effectively employed as a variable gain differential input amplifier with high common mode rejection. The gain option is available in all modes, and will be found to simplify the implementation of many functionfitting algorithms such as those used to generate sine and tangent. The utility of this feature is enhanced by the inherent low noise of the AD534:  $90\mu$ V, rms (depending on the gain), a factor of 10 lower than previous monolithic multipliers. Drift and feedthrough are also substantially reduced over earlier designs.

#### UNPRECEDENTED FLEXIBILITY

The precise calibration and differential Z-input provide a degree of flexibility found in no other currently available multiplier. Standard MDSSR functions (multiplication, division, squaring, square-rooting) are easily implemented while the restriction to particular input/output polarities imposed by earlier designs has been eliminated. Signals may be summed into the output, with or without gain and with either a positive or negative sense. Many new modes based on implicit-function synthesis have been made possible, usually requiring only external passive components. The output can be in the form of a current, if desired, facilitating such operations as integration.

AD534 PIN CONFIGURATIONS  $x_1$   $x_2$  (0)  $y_2$   $y_2$   $y_2$   $y_3$  (1)  $y_2$  (1) (2) (3) (2) (3)(3

## **SPECIFICATIONS** (typical at +25°C, with $\pm V_S = 15V$ , $R_L \ge 2k$ , unless otherwise stated)

PARAMETER	CONDITIONS	AD5341	AD534K	AD5341.	AD5345 (AD5345/883B) <sup>1</sup>	AD534T
MULTIPLIER PERFORMANCE		$(X_1 - X_2)(Y_1 - Y_2)$		•	(10) 543/8858)	(100341/0050)
Total Error <sup>2</sup>	-10058 85+100	$\frac{10V}{10V} + Z_2$	+0.5% max	10 25% max	•	•
	$T_A = min \text{ to } max$	11.0% max	20.9 % 1142	-0.23 /0 (nax		
	$V_S = \pm 14V$ to $\pm 16V$	±1.5%	±1.0%	±0.5%	±2.0% max	±1.0% max
vs. Temperature Scale Factor Error	$SE = 10.00V \text{ nominal}^3$	±0.022%/C	±0.015%/C	±0.008%/ C	±0.02%/Cmax	±0.01%/ C max
Temperature-Coefficient of	51 - 10.00 v homman	-0.25%	20.170			
Scaling-Voltage	T <sub>A</sub> = min to max	±0.02%/°C	±0.01%/°C	±0.005%/°C	•	±0.005%/°C max
Supply Rejection	$\pm V_{\rm S} = (15V) \pm 1V$	±0.01%	•	•	.•	•
Nonlinearity, X	X = 20V  pk-pk $V = \pm 10V$	+0.4%	+0.2% (0.3% max)	+0.1% (0.12% max)	•	••
Nonlinearity, Y	Y = 20V pk-pk	20.4%	10.2 % (0.5 % max)	20.1% (0.12% max)		
	$X = \pm 10V$	±0.01%	±0.01%(±0.1% max)	±0.005% (±0.1% max)	•	••
Feedthrough", X	Y nulled	10.30	10 1 50 (0 30			
Feedthrough <sup>4</sup> , Y	X = 20V pk-pk 50Hz X nulled	±0.3%	±0.15% (0.3% max)	±0.05% (0.12% max)	•	
, i i i i i i i i i i i i i i i i i i i	Y = 20V pk-pk 50Hz	±0.01%	±0.01% (±0.1% max)	±0.003% (±0.1% max)	•	••
Output Offset Voltage,	• •	±5mV (±30mV max)	±2mV (±15mV max)	±2mV (±10mV max)	•	••
Drift	$T_A = min to max$	200µV/°C	100µV/°C	**	500µV/°C max	300µV/°C max
DYNAMICS						
Small-Signal BW	$V_{OUT} = 0.1 V \text{ rms}$	1MHz		:		:
Slew Rate	VOUT 20V pk-pk	20V/µs	•	•	•	•
Settling Time to ±1%	$\Delta V_{OUT} = 20V$	2μs	•	•	•	•
NOISE					· · · · · · · · · · · · · · · · · · ·	
Noise Spectral-Density	SF = 10V	$0.8\mu V/\sqrt{Hz}$	•	•	•	•
	SF = 3V (Note 5)	0.4µV/√Hz	•	•	•	•
Wideband Noise	f = 10Hz to 5MHz f = 10Hz to 10kHz	1mV rms	•	•	:	•
	f = 10Hz to $10kHz$ .	90µv ms				
<u> </u>	SF = 3V (Note 5)	60µV rms	•	•	•	•
OUTPUT			_			
Output Voltage Swing	$T_A = \min to \max$	±11V min	:	•		
Maximum Output Current	$R_1 = 0$ , $T_A = min to max$	30mA	•	•	•	•
Amplifier Open-Loop Gain	f = 50Hz	70dB	•	•	•	.• ·
INPUT AMPLIFIERS (X, Y and Z)6		·				
Signal Voltage Range	Rated Accuracy					
	(Diff. or CM)	±10V	•	•	•	•
Offset Voltage X V	Operating (Diff.)	±12V ±5mV (±20mV max)	+2mV (+10mV max)	••	•	•••
Drift	$T_A = min to max$	100µV/°C	50µV/°C	••	•	150µV/°C
Offset Voltage, Z		±5mV (±30mV max)	±2mV (±15mV max)	±2mV (±10mV max)	•	••
Drift	$T_A = \min to \max$	200µV/°C	100μV/°C	••	500µV/°C max	300µV/°C max
CMRR (X, Y, Z)	50Hz, 20V pk-pk	80dB (60dB min)	90dB (70dB min)	•	•	
Offset Current	Diff. Input = 0	0.8µA (2µA max) 0.1µA	•	0.05µA (0.2µA m2x)	•	•
Differential Resistance		10ΜΩ	•	•	•	•
DIVIDER PERFORMANCE <sup>7</sup>						
Transfer Function	$x_1 > x_2$	$10V \frac{(Z_2 - Z_1)}{(Z_2 - Z_1)} + Y_1$	•	• 、	•	•
Total Error <sup>2</sup>	X = 10V	$(X_1 - X_2)$				
	-10V≤Z≤+10V	±0.75%	±0.35%	±0.2%	•	••
	X = 1V					
	-1V≤Z≤+1V	±2.0%	±1.0%	±0.8%	•	••
	0.1V≤X≤10V					
(Note 8)	-100 224+100	±2.5%	±1.0%	±0.8%	· · · ·	
SQUARER PERFORMANCE		$(X_1 - X_2)^2$ + 7	•	•		•
		10V + 22				
I otal Error	-10V < X < +10V	±0.6%	±0.3%	±0.2%	·	
SQUARE-ROOTER PERFORMANCE	7. < 7.	$\sqrt{10V(7-7)+V}$		•		
Total Error <sup>2</sup>	$1V \le Z \le 10V$	$\pm 1.0\%$	±0.5%	±0.25%	•	••
POWER SUPPLY SPECIFICATIONS						· · · · ·
Supply Voltage	Rated Performance	±15V	•	•	•	•
	Operating	±8V to ±18V	•	•	±8V to ±22V	±8V to ±22V
Supply Current	Quiescent	4mA (6mA max)	•	• .	•	•
PACKAGE OPTIONS <sup>9</sup>						
H: TO-100 Package		AD534JH	AD534KH	AD534LH	AD534SH	AD534TH
D: TO-116 Package (D14A)		AD534JD	AD534KD	AD534LD	AD534SD	AD534TD

NOTES

NOTES \*Specifications same as AD534J. \*Specifications same as AD534K. The AD534S and AD534T are available fully processed to MIL-STD-883 Class B. \* Figures given are percent of full-scale, ±10V (i.e., 0.01% = 1mV). \* May be reduced down to 3V using external resistor between -Vg and SF. \*Irreducible component due to nonlinearity: excludes effect of offsets. \* Using external resistor adjusted to give SF = 3V.

See Functional Block Diagram, Figure 1, for definition of sections. The AD335 is a functional equivalent to the AD334, has guaranteed performance in the divider and square rooter modes and is recommended for such applications. With external Z-offset adjustment, Z < X.</p>

4

\*See Section 20 for package outline information.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

	AD534J, K, L	AD534S, T
Supply Voltage	±18V	±22V
Internal Power Dissipation	500mW	*
Output Short-Circuit to Ground	Indefinite	•
Input Voltages, X1 X2 Y1 Y2 Z1 Z2	±V <sub>S</sub>	*
Rated Operating Temperature Range	0 to +70°C	–55°C to +125°C
Storage Temperature Range	-65°C to +150°C	•
Lead Temperature, 60s soldering	+300°C	•

\*Same as AD534J specs.

#### **OPTIONAL TRIMMING CONFIGURATION**



#### **FUNCTIONAL DESCRIPTION**

Figure 1 is a functional block diagram of the AD534. Inputs are converted to differential currents by three identical voltageto-current converters, each trimmed for zero offset. The product of the X and Y currents is generated by a multiplier cell using Gilbert's translinear technique. An on-chip "Buried Zener" provides a highly stable reference, which is laser trimmed to provide an overall scale factor of 10V. The difference between XY/SF and Z is then applied to the high gain output amplifier. This permits various closed loop configurations and dramatically reduces nonlinearities due to the input amplifiers, a dominant source of distortion in earlier designs. The effectiveness of the new scheme can be judged from the fact that under typical conditions as a multiplier the nonlinearity on the Y input, with X at full scale (±10V), is ±0.005% of F.S.; even at its worst point, which occurs when  $X = \pm 6.4V$ , it is typically only ±0.05% of F.S. Nonlinearity for signals applied to the X input, on the other hand, is determined almost entirely by the multiplier element and is parabolic in form. This error is a major factor in determining the overall accuracy of the unit and hence is closely related to the device grade.



Figure 1. AD534 Functional Block Diagram

The generalized transfer function for the AD534 is given by:

$$V_{OUT} = A \left( \frac{(X_1 - X_2)(Y_1 - Y_2)}{SF} - (Z_1 - Z_2) \right)$$

where A = open loop gain of output amplifier, typically 70dB at dc

> X, Y, Z = input voltages (full scale =  $\pm$ SF, peak=  $\pm$ 1.25SF)

SF = scale factor, pretrimmed to 10.00V but adjustable by the user down to 3V.

In most cases the open loop gain can be regarded as infinite, and SF will be 10V. The operation performed by the AD534, can then be described in terms of equation:

$$(X_1 - X_2)(Y_1 - Y_2) = 10V(Z_1 - Z_2)$$

The user may adjust SF for values between 10.00V and 3V by connecting an external resistor in series with a potentiometer between SF and  $-V_S$ . The approximate value of the total resistance for a given value of SF is given by the relationship:

$$R_{SF} = 5.4K \frac{SF}{10 - SF}$$

Due to device tolerances, allowance should be made to vary  $R_{SF}$  by  $\pm 25\%$  using the potentiometer. Considerable reduction in bias currents, noise and drift can be achieved by decreasing SF. This has the overall effect of increasing signal gain without the customary increase in noise. Note that the peak input signal is always limited to 1.25SF (i.e.,  $\pm 5V$  for SF = 4V) so the overall transfer function will show a maximum gain of 1.25. The performance with small input signals, however, is improved by using a lower SF since the dynamic range of the inputs is now fully utilized. Bandwidth is unaffected by the use of this option.

Supply voltages of  $\pm 15V$  are generally assumed. However, satisfactory operation is possible down to  $\pm 8V$  (see curve 1). Since all inputs maintain a constant peak input capability of  $\pm 1.25SF$  some feedback attenuation will be necessary to achieve output voltage swings in excess of  $\pm 12V$  when using higher supply voltages.

#### **OPERATION AS A MULTIPLIER**

Figure 2 shows the basic connection for multiplication. Note that the circuit will meet all specifications without trimming.





In some cases the user may wish to reduce ac feedthrough to a minimum (as in a suppressed carrier modulator) by applying an external trim voltage ( $\pm 30$ mV range required) to the X or Y input (see Optional Trimming Configuration, previous page). Curve 4 shows the typical ac feedthrough with this adjustment mode. Note that the Y input is a factor of 10 lower than the X input and should be used in applications where null suppression is critical.

VOL. 1, 6-24 ANALOG COMPUTATIONAL CIRCUITS

The high impedance  $Z_2$  terminal of the AD534 may be used to sum an additional signal into the output. In this mode the output amplifier behaves as a voltage follower with a 1MHz small signal bandwidth and a 20V/µs slew rate. This terminal should always be referenced to the ground point of the driven system, particularly if this is remote. Likewise the differential inputs should be referenced to their respective ground potentials to realize the full accuracy of the AD534.

A much lower scaling voltage can be achieved without any reduction of input signal range using a feedback attenuator as shown in Figure 3. In this example, the scale is such that  $V_{OUT} = XY$ , so that the circuit can exhibit a maximum gain of 10. This connection results in a reduction of bandwidth to about 80kHz without the peaking capacitor  $C_F = 200pF$ . In addition, the output offset voltage is increased by a factor of 10 making external adjustments necessary in some applications. Adjustment is made by connecting a  $4.7M\Omega$  resistor between  $Z_1$  and the slider of a pot connected across the supplies to provide  $\pm 300mV$  of trim range at the output.

Feedback attenuation also retains the capability for adding a signal to the output. Signals may be applied to the high imped-



Figure 3. Connections for Scale-Factor of Unity

ance  $Z_2$  terminal where they are amplified by +10 or to the common ground connection where they are amplified by +1. Input signals may also be applied to the lower end of the 10k $\Omega$ resistor, giving a gain of -9. Other values of feedback ratio, up to X100, can be used to combine multiplication with gain.

Occasionally it may be desirable to convert the output to a current, into a load of unspecified impedance or dc level. For example, the function of multiplication is sometimes followed by integration; if the output is in the form of a current, a simple capacitor will provide the integration function. Figure 4 shows how this can be achieved. This method can also be applied in squaring, dividing and square rooting modes by appropriate choice of terminals. This technique is used in the voltage-controlled low-pass filter and the differential-input voltage-tofrequency converter shown in the Applications Section.



Figure 4. Conversion of Output to Current

#### **OPERATION AS A SQUARER**

Operation as a squarer is achieved in the same fashion as the multiplier except that the X and Y inputs are used in parallel. The differential inputs can be used to determine the output polarity (positive for  $X_1 = Y_1$  and  $X_2 = Y_2$ , negative if either one of the inputs is reversed). Accuracy in the squaring mode is typically a factor of 2 better than in the multiplying mode, the largest errors occurring with small values of output for input below 1V.

If the application depends on accurate operation for inputs that are always less than  $\pm 3V$ , the use of a reduced value of SF is recommended as described in the FUNCTIONAL DESCRIPTION section (previous page). Alternatively, a feedback attenuator may be used to raise the output level. This is put to use in the difference-of-squares application to compensate for the factor of 2 loss involved in generating the sum term (see Figure 7).

The difference of squares function is also used as the basis for a novel rms-to-dc converter shown in Figure 14. The averaging filter is a true integrator, and the loop seeks to zero its input. For this to occur,  $(V_{IN})^2 - (V_{OUT})^2 = 0$  (for signals whose period is well below the averaging time-constant). Hence  $V_{OUT}$ is forced to equal the rms value of  $V_{IN}$ . The absolute accuracy of this technique is very high; at medium frequencies, and for signals near full scale, it is determined almost entirely by the ratio of the resistors in the inverting amplifier. The multiplier scaling voltage affects only open loop gain. The data shown is typical of performance that can be achieved with an AD534K, but even using an AD534J, this technique can readily provide better than 1% accuracy over a wide frequency range, even for crest-factors in excess of 10.

#### **OPERATION AS A DIVIDER**

The AD535, a pin for pin functional equivalent to the AD534, has guaranteed performance in the divider and square-rooter configurations and is recommended for such applications.

Figure 5 shows the connection required for division. Unlike earlier products, the AD534 provides differential operation on both numerator and denominator, allowing the ratio of two floating variables to be generated. Further flexibility results from access to a high impedance summing input to  $Y_1$ . As with all dividers based on the use of a multiplier in a feedback loop, the bandwidth is proportional to the denominator magnitude, as shown in curve 8.



Figure 5. Basic Divider Connection

Without additional trimming, the accuracy of the AD534K and L is sufficient to maintain a 1% error over a 10V to 1V denominator range. This range may be extended to 100:1 by simply reducing the X offset with an externally generated trim voltage (range required is  $\pm 3.5$ mV max) applied to the unused X input (see Optional Trimming Configuration). To trim, apply a ramp of +100mV to +V at 100Hz to both X<sub>1</sub> and Z<sub>1</sub> (if X<sub>2</sub> is used for offset adjustment, otherwise reverse the signal polarity) and adjust the trim voltage to minimize the variation in the output.\*

Since the output will be near +10V, it should be ac-coupled for this adjustment. The increase in noise level and reduction in bandwidth preclude operation much beyond a ratio of 100 to 1.

As with the multiplier connection, overall gain can be introduced by inserting a simple attenuator between the output and  $Y_2$  terminal. This option, and the differential-ratio capability of the AD534 are utilized in the percentage-computer application shown in Figure 11. This configuration generates an output proportional to the percentage deviation of one variable (A) with respect to a reference variable (B), with a scale of one volt per percent.

#### **OPERATION AS A SQUARE ROOTER**

The operation of the AD534 in the square root mode is shown in Figure 6. The diode prevents a latching condition which could occur if the input momentarily changes polarity. As shown, the output is always positive; it may be changed to a negative output by reversing the diode direction and interchanging the X inputs. Since the signal input is differential, all combinations of input and output polarities can be realized, but operation is restricted to the one quadrant associated with each combination of inputs.



Figure 6. Square-Rooter Connection

In contrast to earlier devices, which were intolerant of capacitive loads in the square root modes, the AD534 is stable with all loads up to at least 1000pF. For critical applications, a small adjustment to the Z input offset (see Optional Trimming Configuration) will improve accuracy for inputs below 1V.

\*See the AD535 Data Sheet for more details.

### **Applications Section**

The versatility of the AD534 allows the creative designer to implement a variety of circuits such as wattmeters, frequency doublers and automatic gain controls to name but a few. These applications along with many other such "idea stimulators" are described in detail in the Multiplier Application Guide, available upon request from Analog Devices.



Figure 7. Difference-of-Squares



- 3) 4)
- Figure 8. Voltage-Controlled Amplifier



USING CLOSE TOLERANCE RESISTORS AND AD534L, ACCURACY OF FIT IS WITHIN  $\pm 0.5\%$  AT ALL POINTS.  $\theta$  IS IN RADIANS.

Figure 9. Sine-Function Generator



THE SF PIN OR A Z ATTENUATOR CAN BE USED TO PROVIDE OVERALL SIGNAL AMPLIFICATION. OPERATION FROM A SINGLE SUPPLY IS POSSIBLE; BIAS  $\rm Y_2$  TO V\_s/2.

Figure 10. Linear AM Modulator



OTHER SCALES, FROM 10% PER VOLT TO 0.1% PER VOLT CAN BE OBTAINED BY ALTERING THE FEEDBACK RATIO.

Figure 11. Percentage Computer



Figure 12. Bridge-Linearization Function

VOL. 1, 6-26 ANALOG COMPUTATIONAL CIRCUITS





WITH  $E_{\rm C}$  = 1.0V, ADJUST POT TO SET f = 1.000kHz. WITH  $E_{\rm C}$  = 8.0V, ADJUST TRIMMER CAPACITOR TO SET f = 8.000kHz. LINEARITY WILL TYPICALLY BE WITHIN ±0.1% OF F.S. FOR ANY OTHER INPUT.

DUE TO DELAYS IN THE COMPARATOR, THIS TECHNIQUE IS NOT SUITABLE FOR MAXIMUM FREQUENCIES ABOVE 100Hz. FOR FREQUENCIES ABOVE 100Hz THE AD537 VOLTAGE TO FREQUENCY CONVERTER IS RECOMMENDED.

A TRIANGLE-WAVE OF ±5V PK APPEARS ACROSS THE 0.01µF CAPACITOR; IF USED AS AN OUTPUT, A VOLTAGE-FOLLOWER SHOULD BE INTERPOSED.

CALIBRATION PROCEDURE:

10µF

INPUT

RMS + DC

AC

MODE

WITH 'MODE' SWITCH IN 'RMS + DC' POSITION, APPLY AN INPUT OF +1.00VDC, ADJUST ZERO UNTIL OUTPUT READS SAME AS INPUT, CHECK FOR INPUTS OF ±10V; OUTPUT SHOULD BE WITHIN ±0.05% (5mV).

MATCHED TO 0.025%

ID T

AD741

O+15V

ZERO

OUTPUT 0 TO +5V

10k

ACCURACY IS MAINTAINED FROM 60Hz to 100kHz, AND IS TYPICALLY HIGH BY 0.5% AT 1MHz FOR  $v_{\rm IN}$  = 4V RMS (SINE, SQUARE OR TRIANGULAR WAVE). PROVIDED THAT THE PEAK INPUT IS NOT EXCEEDED, CREST-FACTORS UP TO AT LEAST TEN HAVE NO APPRECIABLE EFFECT ON ACCURACY.

INPUT IMPEDANCE IS ABOUT  $10k\Omega$ ; FOR HIGH ( $10M\Omega$ ) IMPEDANCE, REMOVE MODE SWITCH AND INPUT COUPLING COMPONENTS.

FOR GUARANTEED SPECIFICATIONS THE AD536A AND AD636 IS OFFERED AS A SINGLE PACKAGE RMS-TO-DC CONVERTER.

20k

+V s

out

·v.

-15V

AD534

20k

Figure 13. Differential-Input Voltage-to-Frequency Converter

Figure 14. Wideband, High-Crest Factor, RMS-to-DC Converter





Curve 1. Input/Output Signal Range Vs. Supply Voltages



Curve 2. Bias Currents Vs. Temperature (X, Y or Z inputs)



Curve 3. Common-Mode-Rejection-Ratio Vs. Frequency



Curve 4. AC Feedthrough Vs. Frequency



Curve 5. Noise Spectral Density Vs. Frequency



Curve 6. Wideband Noise Vs. Scaling Voltage



Curve 7. Frequency Response as a Multiplier



Curve 8. Frequency Response Vs. Divider Denominator Input Voltage



### **Internally Trimmed Integrated Circuit Divider**

### AD535

#### **FEATURES**

Pretrimmed to ±0.5% max Error, 10:1 Denominator Range (AD535K) ±2.0% max Error, 50:1 Denominator Range (AD535K) All Inputs (X, Y and Z) Differential Low Cost, Monolithic Construction

#### APPLICATIONS

General Analog Signal Processing **Differential Ratio and Percentage Computations** Precision AGC Loops Square-Rooting

#### AD535 PIN CONFIGURATIONS



6

TO-116

#### PRODUCT DESCRIPTION

The AD535 is a monolithic laser-trimmed two-quadrant divider having performance specifications previously found only in expensive hybrid or modular products. A maximum divider error of ±0.5% is guaranteed for the AD535K without any external trimming over a denominator range of 10:1; ±2.0% max error over a range of 50:1. A maximum error of ±1% over the 50:1 denominator range is guaranteed with the addition of two external trims. The AD535 is the first divider to offer fully differential, high impedance operation on all inputs, including the z-input, a feature which greatly increases its flexibility and ease of use. The scale factor is pretrimmed to the standard value of 10.00; by means of an external resistor, this can be reduced by any amount down to 3.

The extraordinary versatility and performance of the AD535 recommend it as the first choice in many divider and computational applications. Typical uses include square-rooting, ratio computation, "pin-cushion" correction and AGC loops. The device is packaged in a hermetically sealed, 10-pin TO-100 can or 14-pin TO-116 DIP and made available in a ±1% max error version (J) and a  $\pm 0.5\%$  max error version (K). Both versions are specified for operation over the 0 to +70°C temperature range.

#### **PRODUCT HIGHLIGHTS**

- 1. Laser trimming at the wafer stage enables the AD535 to provide high accuracies without the addition of external. trims (±0.5% max error over a 10:1 denominator range for the AD535K).
- 2. Improved accuracies over a wider denominator range are possible with only two external trims  $(\pm 0.5\%)$  max error over a 20:1 denominator range for the AD535K).
- 3. Differential inputs on the X, Y and Z input terminals enhance the AD535's versatility as a generalized analog computational circuit.
- 4. Monolithic construction permits low cost and, at the same time, increased reliability.

PARAMETER	CONDITIONS	AD535J	AD535K
TRANSFER FUNCTION	Figure 2	$10V \frac{(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1$	*
TOTAL ERROR <sup>1</sup>	No External Trims, Figure 2	1.0% may	0.5% max
	$1 \sqrt{3} \sqrt{10} \sqrt{2} \sqrt{3}$	5.0% max	2.0% max
	With External Trime Figure 5	5.0% max	2.070 max
	$0.5V \le Y \le 10V$ , $7 \le  Y $	1.0% max	0.5% max
	$0.2V \leq X \leq 10V, Z \leq  X $	2.0% max	1.0% max
TEMPERATURE COEFFICIENT	$1V \le X \le 10V$ $7 \le  X $	0.01%/°C typ	*
	$0.5V \leq X \leq 10V, Z \leq  X $	0.02% C typ	
. ·	$0.2V \leq X \leq 10V, Z \leq  X $	0.05%/°C typ	*
SUPPLY RELATED	1V≤X≤10V	0.1%/V tvp	+
Frror	$0.5V \le X \le 10V$	0.2%/V typ	*
$V_{\rm S} = \pm 14$ V to $\pm 16$ V	0.2V≤X≤10V	0.5%/V typ	*
SOLIARE BOOTER	No External Trims Figure 11	i	
TOTAL EPROP <sup>1</sup>	$1V \le 7 \le 10V$	0.4% twp	*
IOTAL ERROR	$0.2V \le Z \le 10V$	0.7% typ	*
NOISF <sup>2</sup>	X = 0.2V f = 10Hz to 10kHz	4 5mV rms tun	*
BANDWIDTH	X = 0.2V	20kHz tup	•
INPLIT AMPLIEIERS <sup>3</sup>	A-0.21	20KH2 (yp	
CMRR	f = 50Hz 20V p-p	60dB min	* .
Bias Current	1 - Jonz, 207 p.p	2 Ou A max	•
Offset Current		$0.1\mu A$ typ	*
Differential Resistance		$10M\Omega$ typ	*
OUTPUT AMPLIFIER <sup>3</sup>	· · · ·		
Open-Loop Gain	f = 50Hz	70dB typ	*
Small Signal Gain-Bandwidth	$V_{OUT} = 0.1 V \text{ rms}$	1MHz typ	*
1% Amplitude Error	$C_{LOAD} = 1000 \text{pF}$	50kHz typ	*
Output Voltage Swing	T <sub>min</sub> to T <sub>max</sub>	±11V min	*
Slew Rate	$V_{OUT} = 20V p - p$	20V/µs typ	•
Settling Time	$V_{OUT} = 20V \pm 1\%$	2µs typ	•
Output Impedance	Unity Gain, f≤1kHz	0.1Ω typ	•
Wide-band Noise	f = 10Hz to 5MHz	1mV rms typ	*
	f = 10Hz to $10kHz$	90μV rms typ	•
OUTPUT CURRENT	$T_{min}$ to $T_{max}$ , $R_1 = 0$	30mA max	*
POWER SUPPLIES			
Rated Performance		±15V	*
Operating		±8V min, ±18V max	*
Supply Current	Quiescent	6mA max	*
PACKAGE OPTIONS <sup>4</sup>			
H: TO-100		AD5351H	AD535KH
D: TO-116 Style (D14A)		AD535JD	AD535KD
NOTES.	·		· · · · · · · · · · · · · · · · · · ·
*Specifications same as AD535J.			
<sup>1</sup> Figures are given as a percent of full scale (	i.e. $1.0\% = 100 \text{mV}$ ).		
<sup>2</sup> Noise may be reduced as shown in Figure 1	4.		
<sup>4</sup> See Section 20 for package outline informa	ution.	•	
Specifications subject to change without not	tice		

CIPIC A TH

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

#### FUNCTIONAL DESCRIPTION

Figure 1 is a functional block diagram of the AD535. Inputs are converted to differential currents by three identical voltage to current converters, each trimmed for zero offset. The product of the X and Y currents is generated by a multiplier cell using Gilbert's translinear technique with an internal scaling voltage.

The difference between XY/SF and Z is applied to the high gain output amplifier. The transfer function can then be expressed...

$$V_{OUT} = A \left[ \frac{(X_1 - X_2) (Y_1 - V_{OUT})}{SF} - (Z_1 - Z_2) \right]$$

where A = open loop gain of output amplifier, typically 70dB at dc

- X, Y, Z = input voltages
- SF = scale factor, pretrimmed to 10.00V but adjustable by the user down to 3V.

In most cases the open loop gain can be regarded as infinite and SF will be 10V. Dividing both sides of the equation by A and solving the  $V_{OUT}$ , we get...

$$V_{OUT} = 10V \frac{(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1$$



Figure 1. AD535 Functional Block Diagram

#### SOURCES OF ERROR

Divider error is specified as a percent of full scale (i.e. 10.00V) and consists primarily of the effects of X, Y and Z offsets and scale factor (which are trimmable) as shown in the generalized equation....

$$V_{OUT} = (SF + \Delta SF) \left[ \frac{(Z_2 - Z_1) + Z_{OS}}{(X_1 - X_2) + X_{OS}} \right] + Y_1 + Y_{OS}$$

Note especially that divider error is inversely proportional to X, that is, the error increases rapidly with decreasing denominator values. Hence, the AD535 divider error is specified over several denominator ranges on previous page. (See also Figure 12, AD535 Total Error as a function of denominator values.)

Overall accuracy of the AD535 can be significantly improved by nulling out X and Z offset as described in the applications sections. Figure 13 illustrates a factor of 2 improvement in accuracy with the addition of these external trims. The remaining errors stem primarily from scale factor error and Y offsets which can be trimmed out as shown in Figure 6.

Figure 14 illustrates the bandwidth and noise relationships versus denominator voltage. Whereas noise increases with decreasing denominator, bandwidth decreases, the net result given by the expression...

En<sub>OUT</sub> (wideband) = 
$$\frac{1.26}{\sqrt{\frac{X}{10}}}$$
 mV rms

External filtering can be added to limit output voltage noise even further. In this case...

En<sub>OUT</sub> (B.W. externally limited) = 
$$\frac{0.9\sqrt{f}}{\left(\frac{X}{10}\right)}$$
 mV rms

where f = bandwidth in MHz of an external filter whose bandwidth is less than the noise bandwidth of the AD535. Table 1 provides calculated values of the typical output voltage noise, both filtered and unfiltered for several denominator values.

x	Noise 10Hz to 5MHz	Noise Limited by External Filtering 10Hz to 10kHz
0.2V	8.9mV rms	4.5mV rms
0.5V	5.6mV rms	1.8mV rms
1V	4.0mV rms	0.9mV rms
10V	1.3mV rms	0.09mV rms

Table 1. AD535 Calculated Voltage Noise

#### APPLICATIONS

Figure 2 shows the standard divider connection without external trims. The denominator X, is restricted to positive values in this configuration. X, Y and Z inputs are differential with high (80dB typical) CMRR permitting the application of differential signals on X and Z (see Figure 3).



Figure 2. Divider Without External Trims



Figure 3. Differential Divider Connection



Figure 4. Divider Connection for Negative X Inputs

Negative denominator inputs are handled as shown in Figure 4. Note that in either configuration, operation is limited to two quadrants (i.e. Z is bipolar, X is unipolar).

A factor of two improvements in accuracy is possible by trimming the X and Z offsets as illustrated in Figure 5. To trim, set X to the smallest denominator value for which accurate computation is required (i.e., X = 0.2V). With Z = 0, adjust the  $Z_0$  trim for  $V_{OUT} = 0$ . Next, adjust the  $X_0$  trim for the best compromise when Z = +X ( $V_{OUT} = +10V$ ) and Z = -X ( $V_{OUT} = -10V$ ). Finally, readjust  $Z_0$  for the best compromise at Z = +X, Z = -X and Z = 0. The remaining error (Figure 13) consists primarily of scale factor error, output offset and an irreducible nonlinearity component.



Figure 5. Precision Divider Using Two Trims

In certain applications, the user may elect to adjust SF for values between 10.00V and 3V by connecting an external resistor in series with a potentiometer between SF and  $-V_S$ . The approximate value of the total resistance for a given value of SF is given by the relationship:

$$R_{SF} = 5.4K \frac{SF}{10 - SF}$$

Due to device tolerances, allowance should be made to vary  $R_{SF} \pm 25\%$  using the potentiometer. Note that the peak signal is always limited to 1.25 SF (i.e.  $\pm 5V$  for SF = 4).

The scale factor may also be adjusted using a feedback attenuator between  $V_{OUT}$  and Y2 as indicated in Figure 6. The input signal range is unaffected using this scheme.

Scale factor and output offset error can be minimized utilizing the four trim circuit of Figure 6. Adjustment is as follows:

- Apply X = +0.2V (or the smallest required denominator value), Z = 0 and adjust Z<sub>O</sub> for V<sub>OUT</sub> = 0.
- Apply X = 0.2V. Then adjust the X<sub>0</sub> trim for the best compromise when Z = +X (V<sub>OUT</sub> = +10V) and Z = -X (V<sub>OUT</sub> = -10V.)
- 3. Apply X = +10V, Z = 0 and adjust  $Y_0$  for  $V_{OUT} = 0$ .
- 4. Apply X = +10V. Then adjust the scale factor (SF) trim for the best compromise when  $Z = +X (V_{OUT} = +10V)$ and  $Z = -X (V_{OUT} = -10V)$ .
- 5. Repeat steps 1 and 2.
- Apply X = 0.2V. Then adjust the Z trim for the best compromise when Z = X (V<sub>OUT</sub> = +10V), Z = 0 (V<sub>OUT</sub> = 0) and Z = -X (V<sub>OUT</sub> = -10V).



Figure 6. Precision Divider with Four External Adjustments

These trim adjustments can be made either by using two calibrated voltage sources and a DVM, or by using a differential scope, a low frequency generator, a voltage source and a precision attenuator. As shown in Figure 7, the differential scope subtracts the expected ideal output and thus displays only errors. Set the attenuation to  $\frac{X}{10V}$ .



Figure 7. Alternate Trim Adjustment Set-Up

#### **PIN-CUSHION CORRECTION**

A pin-cushion corrector eliminates the distortion caused by flat screen CRT tubes. The correction equations are:

V<sub>OH</sub>

and Vov

$$\frac{V_{IV}}{\sqrt{V_{IV}^2 + V_{IV}^2 + I^2}}$$

 $\sqrt{V_{1H}^2 + V_{IV}^2 + L^2}$ 

where: V<sub>OH</sub> and V<sub>OV</sub> are the horizontal and vertical output signals, respectively.

 $V_{IH}$  and  $V_{IV}$  are the horizontal and vertical input signals, respectively.

L is the length of the CRT tube.

In typical applications L (expressed in voltage) is roughly equal to full scale  $V_{IH}$  or  $V_{IV}$ . The result is that the expression,

 $\sqrt{(V_{IH}^2 + V_{IV}^2 + L^2)}$ , varies less than 2:1 over the full range of values of  $V_{IH}$  and  $V_{IV}$ .

Major sources of divider error associated with small denominator values can thereby the minimized.



#### Figure 8. Pin-Cushion Corrector

Figure 9 shows an AGC loop using an AD535 divider. The AD535 lends itself naturally in this application since it is configured to provide gain rather than loss. Overall gain varies from 1 to  $\infty$  as the denominator is servoed to maintain V<sub>OUT</sub> at a constant level.



Figure 9. AGC Loop Using the AD536 rms/dc Converter as a Detector

Figure 10 shows a method for obtaining the time average as defined by:

$$\overline{\mathbf{X}} = \frac{1}{T} \int_{0}^{T} \mathbf{X} \, \mathrm{dt}$$

where T is the time interval over which the average is to be taken. Conventional techniques typically provide only a crude approximation to the true time average, and furthermore, require a fixed time interval before the average can be taken. In Figure 10, the AD535 is used to divide the integrator output by the ramp generator output. Since the ramp is proportional to time, the integrator is divided by the time interval, thus allowing continuous, true time processing of signals over intervals varying by as much as 50:1.



Figure 10. Time Average Computation Circuit



Figure 11. Square Rooter



Figure 12. AD535 Error with No External Trims



Figure 13. Errors with External Trims at 25°C



Figure 14. -3dB Bandwidth and Noise vs. Denominator

# 

### Wideband Low-Distortion Dual-Channel Two-Quadrant Log/Linear Multiplier

### ADVANCE TECHNICAL DATA

#### FEATURES

Low-Distortion Principle Two Independent Signal Channels Signal Bandwidth of 35MHz Linear Control BW of 5MHz Accurate Linear Multiplication Wide-Range (>100dB) Log Mode

#### APPLICATIONS

Precise AGC and VCA Systems Noise Reduction Systems Distortion Analyzers Wide-Range VCOs Video Switching & Effects High-Speed Analog Division Logarithmic Signal Compression

#### PRODUCT DESCRIPTION

The AD539 is a wideband, low-distortion two quadrant multiplier intended for use in a variety of voltage-controlled amplifier and attenuator applications. It provides both linear and logarithmic control modes, with very low residual feedthrough of the signal. Two input channels are provided; these may be used independently, in which case a very high degree of channel isolation is maintained, or differentially, to achieve very low distortion and better dynamics in high-speed applications.

The AD539 also has applications in analog computation, and will be preferable to a four-quadrant multiplier in many cases, for example, where it is necessary to maintain low feedthrough of a signal when the other input is zero. It is also possible to operate each half of the AD539 as a four-quadrant multiplier if desired, thus providing much more bandwidth than previously possible from general-purpose analog multipliers. High static accuracy is ensured by the use of laser-trimmed thin-film resistors and bandgap reference generator which determine scaling.

#### SIGNAL CHANNELS

The input to each of the two signal channels is a voltage of nominally  $\pm 2V$  FS; the loading is approximately 350k $\Omega$  in parallel with 3pF. For supply voltages above the specified  $\pm 5V$  larger inputs (up to  $\pm 5V$  pk) can be tolerated with increased distortion. These inputs are with respect to the I/P COMM node (pin 7).

Each of the two signal outputs is a current of nominally  $\pm 1 \text{mA}$  FS. This mode provides the maximum possible bandwidth and leaves the user free to choose either simple resistive loads, in which case an output swing of up to 2V pk-pk can be tolerated, or add external op-amps to provide large output swings at low-impedance. In many cases, a low-cost op-amp of modest bandwidth can be used. To facilitate the latter mode, trimmed



applications resistors are provided on the chip to set the nominal scaling voltage to 1V, for example, to provide an output of 4V when both the signal and control inputs are 2V.

The intrinsic bandwidth of the signal channels (i.e., into lowimpedance loads with no external active elements) is over 35MHz (rise-time 10ns) with no slew-rate limitations. The distortion depends on the drive mode and the combination of signal- and control-level; under optimum conditions of use the total harmonic distortion can be maintained below 0.05%.

#### LINEAR CONTROL INPUT

The linear control input is also in the voltage-mode, although it presents a rather low resistance of  $500\Omega$  to the source, a consequence of the high-speed design. The nominal full-scale control input is + 3V, but linear gain response will continue for inputs up to + 3.3V. Negative inputs can be accepted, but result in zero signal transmission. Recovery from overload or reverse inputs is rapid. The bandwidth of the control system is approximately 5MHz in the linear range. The control amplifier is compensated by one external capacitor which also serves to improve the HF response of the signal channel. This input is also with reference to the I/P COMM pin.

#### LOGARITHMIC CONTROL

Many signal-processing applications call for logarithmic control, of gain or loss. The AD539 provides this through the use of the +dB and -dB nodes (pins 12 & 13). The sensitivity is approximately 3mV/dB, and is not temperature-corrected. In many cases the linear control channel will not be needed in the logarithmic mode; in special applications, however, it can be combined with the logarithmic mode. For example, a linear perturbation of gain can be superimposed on a wide-range logarithmic control. As another example, a nonlinear control characteristic can be obtained by feeding the control signal to both the linear and logarithmic inputs.

AD539

SP	EC	IFI	CAI	ΓΙΟΙ	NS
----	----	-----	-----	------	----

(T\_A @ +25°C and V\_s =  $\pm$  5V, unless otherwise noted)

PAKAMETEK	CONDITIONS	AD539	UNITS	
SIGNAL INPUTS (Pins 3 & 6)			·	
Nominal Full Scale Input		±2	v	
Peak (Clipping) Input	$-V_{s} > 7.5V$	±5	v	
Input Resistance	13-1121	350 min	kΩ	
Bias Current		10	uА	
Offset Voltage		5	mV	
LINEAD CONTROL INDUT (B:= 1)	· · · · · · · · · · · · · · · · · · ·			-
Nominal Full Scale Input		± 2	V	
Rock (Clinning) Input		+ 3 2 min	v	
Feak (Chipping) Input		+ 5.5 mm	Ň	
Offeret Velseen		300	12 	
Onset voltage Coin Linearity $(V_{1} = 10.1)$ $V_{2} = 10.00$		2	m v 9/	
Gain Linearity ( $v_x = +0.1 v t0 + 3.0 v$ )		0.2	70	— v,
LOGARITHMIC CONTROL INPUTS (Pir	ns 12 & 13)			
Assymptotic Sensitivity (High Attenuation	)	3	mV/dB	v.,
Temperature Sensitivity		0.03	dB/°C	
OUTPUTS (Pins 11 & 14)				
Nominal Full Scale Output Current ( $V_X =$	$3V, V_Y = 2V$	$\pm 1$	mA	V <sub>r</sub>
Source Resistance		1.25	kΩ	
Scaling Resistance Z1, W1 to CH1 O/P				
Z2, W2 to CH2 O/P		6.25	kΩ	
Voltage Outputs, V <sub>W1</sub> & V <sub>W2</sub> (Figure 2)				
Nominal Scaling Voltage		1.00	v	F
Accuracy		0.2	%	
Offset Voltage		10 max	mV	
Total Harmonic Distortion (Figure 2 Co	nnections)			
$(V_x = 0V \text{ to } 3V, V_y = 1V)$	rms, lkHz)	0.05	%	
Feedthrough $(V_x = 0, V_y = 1)$ rms, 1k	(Hz)	1	mV rms	
$(V_x = 0, V_y = 1V \text{ rms} 1M)$	(Hz)	10	mV rms	
$(V_x = 0, V_y = 2V \text{ rms } 1k)$	Hz)	2	mV rms	
$(V_X = 0 \text{ to } 3V, V_Y = 0, 1N)$	(Hz)	20	mV rms	
DYNAMICCHARACTERISTICS				-
(Outputs Loaded Directly with 500 to grou	und)			
Signal Bandwidth ( $V_{y} = 3V$ , $V_{y} = 1Vr$	ms)	35	MHz	
Linear-Control Bandwidth ( $V_{\rm Y} = 1$ V to	2.0V.dc			
$C_{\rm C} = 3000 \rm F$	2101,40	10	MHz	Fia
DOWED SUDDI JES				
(Equal Positive & Negative) Range for Spec	pified Performance			
Range for Specified Performance		4 5min	v	
Range for Speemen renormance		7.5 may	v	<u>v</u>
Dissingtion Limited (450mW/ at 25%)		1.5 max	v	
Current Consumption: (V		0 5	w A	
$-V_s$	6	0.J 18 5	mA	
- vs		<10.2		
TEMPERATURE RANGE		0		
AD539JD		0  to  + 70	°C	
AD5398D	· · · · · · · · · · · · · · · · · · ·	-55  to  + 125	<u> </u>	_
PACKAGE OPTION <sup>1</sup>				
16 Din Harmatia Canamia		D16A		
10-Fin Hermene Ceramic		21011		



Figure 1. Minimal Configuration











Figure 4. Two Quadrant Division

Mnemonic	Function
W2	Feedback Resistor for CH2
Z2	Aux. Access Resistor for CH2
CH2 O/P	CH 2 Signal Output (Current)
dB	Decrementing dB Control Input
+ dB	Incrementing dB Control Input
CH1O/P	CH1 Signal Output (Current)
Z1	Aux. Access Resistor for CH1
W1	Feedback Resistor for CH1

Pin #	Mnemonic	Function	Pin #	Mnemonic	Functio
1	CONT	Linear-Mode CONT Input (Voltage)	9	W2	Feedbac
2	COMP	HF Compensation for Control System	10	Z2	Aux. Ac
3	CH1 I/P	CH1 Signal Input (Voltage)	11	CH2O/P	CH 2 Sig
4	$+V_{S}$	Positive Supply	12	dB	Decreme
5	$-V_s$	Negative Supply	13	+ dB	Increme
6	CH2 I/P	CH2 Signal Input (Voltage)	14	CH1 O/P	CH1 Sig
7	I/P COM	Analog Ground for Inputs	15	Z1	Aux. Ac
8	O/P COM	Analog Ground for Outputs	16	W1	Feedbac

Table 1. Pin Function Description

# 

### Accurate, Wideband, Multiplier, Divider, Square Rooter

### MODEL 429

#### FEEDTHROUGH VS. FREQUENCY



nal level. However, for signal levels less than 2/3 of full scale, error tends to decrease roughly in proportion to the input signal. A good approximation of error behavior is:

f (X, Y)  $\cong$  |X|  $\epsilon_x$  + |Y|  $\epsilon_y$ , where  $\epsilon_x$  and  $\epsilon_y$  are the fractional nonlinearities specified for the X and Y inputs

*EXAMPLE:* For model 429A,  $\epsilon_x = 0.5\%$ ,  $\epsilon_y = 0.3\%$ . What maximum error can one expect for x = 5V, y = 1V, providing the offset is zeroed out? Can one get less by interchanging inputs?

- 1. Nominal output is XY/10 = (5)(1)/10 = 500 mV
- Expected error is (5) (0.5%) + (1) (0.3%) = 28mV, 5.6% of output (0.28% of F.S.)
- 3. Interchanging inputs (1) (0.5%) + (5) (0.3%) = 20mV, 4.0% of output (0.20% of F.S.)

Compare this with the overly conservative error predicted by the overall 1% of full scale specification: 100mV, or 20% of output.

#### FREQUENCY RELATED SPECIFICATIONS

Accuracy, and its components, feedthrough, linearity, gain, (and phase shift) are frequency dependent. Feedthrough is constant up to 100kHz for the Y input, and up to 400kHz for the X input. Beyond these frequencies it rises at approximately a 6dB/octave rate due to distributed capacitive coupling.

FEATURES: 1.0%/0.5% Accuracy without Trimming (429A/B) Low Drift to 1.0mV/°C max Wideband – 10MHz 0.2% Nonlinearity max (429B) External Amplifiers not Required MTBF: 169, 268 Hours

APPLICATIONS: Fast Divider Modulation and Demodulation Phase Detection Instrumentation Calculations Analog Computer Functions Adaptive Process Control Trigonometric Computations

#### **GENERAL DESCRIPTION**

The model 429, an extremely fast multiplier/divider, should be considered if bandwidth, temperature coefficient, or accuracy are critical parameters. Based on the transconductance principle to achieve high speed, the model 429 offers a unique combination of features, those being ½% max error (429B) and 10MHz small signal bandwidth.

Both models 429A and 429B are internally trimmed achieving max errors of 1.0% and 0.5% respectively. By fine trimming the offset and feedthrough with external trim potentiometers typical performance may be improved to 0.5% for the 429A and 0.2% for the 429B.

In addition to high accuracy and high bandwidth, the model 429 offers exceptionally good stability for changes in ambient temperature. Model 429B is 100% temperature tested in order to guarantee an overall accuracy temperature coefficient of only 0.04%/°C max. Additionally, offset drift is held to only 1mV/°C max. To satisfy OEM requirements of low cost, the 429 uses transconductance principles with the latest design. techniques and components to achieve guaranteed performance at competitive prices.

#### MULTIPLICATION ACCURACY

Multiplication accuracy is generally specified as a percentage of full scale output. This implies that error is independent of sig-

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 6-7.

### SPECIFICATIONS (typical @ +25°C and ±15VDC unless otherwise noted)

NODEL	4794	479R
	427/1	4270
CHARACTERISTICS		
Output Function	XY/10	•
Error, with Internal Trim, at +25°C	±1% max	±0.5% max
Error, with External Trim, at +25°C	±0.7%	±0.3%
Avg. vs. Temp (-25°C to +85°C)	±0.05%/°C	±0.04%/°C max
Avg vs. Supply	±0.05%/%	•
SCALE FACTOR		
Initial Error at +25°C	0,5%	0.25%
Avg vs. Temp (-25°C to +85°C)	0.03%/ C	0.02%/C
Avg vs. Supply	0.03%/%	
OUTPUT OFFSET	+20m1/ max	+10mV max
Avg vs. Temp $(-25^{\circ}C \text{ to } +85^{\circ}C)$	$\pm 2 \text{mV} / ^{\circ}C$	$\pm 1 \text{mV}^{\circ} \text{C} \text{max}$
Avg vs. Supply	±1mV/%	•
NONLINEARITY		
X Input		
$(X = 20V \text{ p-p } 50\text{Hz}, Y = \pm 10V)$	0.5% max	0.2% max
Y Input		
$(Y = 20V p - p 50Hz, X = \pm 10V)$	0.3% max	0.2% max
FEEDTHROUGH	** **	
X = 0, Y = 20V p-p, 50Hz	50mV p-p, max	20mV p-p, max
With External Irim $N = 0$ , $N = 20N = 50$	100mV p-p	30mV p-p
Y = 0, X = 20V p-p, 30H2 With External Trim	50mV n-n	20mV p-p
BANDWIDTH		
-3dB	10MHz	*
Full Power Response	2MHz min	•
Slew Rate	120V/µs min	•
1% Amplitude Error	300kHz min	•
1% Vector Error (0.57°)	50kHz min	:
Differential Phase Shift $(\theta_x - \theta_y)$	1° @ 1MHz	*
Settling to +1% (+10V step)	40ns 500nc	•
Overload Becovery	0.245	•
OUTPUT NOISE		
5Hz to 10kHz	0.6mV rms	. •
5Hz to 10MHz	3.0mV rms	•
OUTPUT CHARACTERISTICS		·····
Voltage, 1kΩ load	±11V min	•
Current	±11mA min	•
Load Capacitance	0.01µF max	•
INPUT RESISTANCE		
X Input	10k\2±5%	
Y Input Z Input	11K32±2% 27kΩ+10%	•
INDUT DIAS CUDDENT	27802-10/0	· · · · · · · · · · · · · · · · · · ·
Input X V 7	+100nA	•
Z	±20µA	•
MAXIMUM INPUT VOLTAGE		······
For Rated Accuracy	±10.5V	• 1
Maximum Safe	±16V	•
WARM UP		
To Rated Specifications	I second	*
POWER SUPPLY		
Rated Performance	±(14.8 to 15.3)V dc	•
Operating	$\pm (14 \text{ to } 16) \text{V dc}$	
	-12mA	·
TEMPERATURE RANGE	-25°C to +95°C	•
Operating	$-25^{\circ}C$ to $+85^{\circ}C$	*
Storage	-55°C to +125°C	*
MECHANICAL	· · · · · · · · · · · · · · · · · · ·	
Weight	2 oz.	•
Socket	AC1023	•
Case Dimensions	1.5" x 1.5" x 0.62"	•

Specifications same as model 429A.
 Recommended power supply, ADI model 904, ±15V @ 50mA output.

Specifications subject to change without notice.



**OUTLINE DIMENSIONS** 







SQUARE ROOT MODE



All trim pots  $20k\Omega$ .

#### VOL. 1, 6-38 ANALOG COMPUTATIONAL CIRCUITS



### Programmable Multifunction Module

### MODEL 433

#### **FEATURES**

Versatility: Provides Transfer Characteristics of Several Function Modules

Divides Over a 100:1 Range With a Max Error of 0.25% (433B)

Internal Voltage Reference Hermetically Sealed Semiconductors No External Trims Required Low Cost

#### APPLICATIONS

Transducer Linearization Signal Processing Raising to Arbitrary Powers Vector Functions Trigonometric Functions (Sine, Cosine, Arctangent)

#### **GENERAL DESCRIPTION**

The model 433 is an extremely versatile function module which implements the transfer function:

$$e_{o} = \frac{10}{V_{REF}} V_{y} \left( -\frac{V_{z}}{V_{x}} \right)^{m}, 0.2 \le m \le 5.0$$
$$V_{REF} = +9.0 \text{ Volts}$$

By either jumper connections on the pins, or selection of two external resistors the user can program the 433 to: multiply, divide, square, square root, root of a ratio, square of a ratio, or raise voltage ratios to an arbitrary power, m.

When used with a low cost op amp, such as AD741, the model 433 may be used to compute the true rms value of a varying signal. With two such op amps, the 433 can be used to perform accurate vector computations over wide ranges of the vector sum.

Due to its log/antilog circuit approach, signal levels of 100mV to 10V may be processed with a maximum output error of 0.25% F.S. (433B). The allowable input range for the three input variables is 0.01 to +10V, for which there is a typical error of  $\pm 5mV \pm 0.3\%$  of the theoretical output voltage for model 433J, and  $\pm 1mV \pm 0.15\%$  for 433B.

Because of its small size, accuracy, versatility, and speed (and all at low cost), the model 433 will prove to be an essential component in equipment requiring/on-the-spot computations in real time, or for linearizing a wide range of transducer characteristics in medical, industrial, and process control equipment. Designed with the OEM's needs in mind, the model 433 is attractively priced for new equipment designs.

#### MODEL 433 FUNCTIONAL BLOCK DIAGRAM



#### PRINCIPLE OF OPERATION

The model 433 is comprised of log and antilog circuits interconnected as shown in the Functional Block Diagram. The log ratio circuit provides the log of  $V_x/V_z$  to terminals A, B, C where, for exponents other than unity, it is scaled by two external programming resistors (see hook-up diagrams for connection and values of these two resistors). The scaled log ratio from terminal C is subtracted from a signal proportional to the log of  $V_y$ . The resulting expression is operated on by the antilog circuit, yielding an output of

$$e_o = \frac{10}{V_{REF}} V_y \left(\frac{V_z}{V_x}\right)^m$$
,  $V_{REF} = +9.0$  Volts

The voltage reference circuit is a high stability  $(0.005\%)^{\circ}$ C) voltage source which is generated internally. It is provided as an output terminal for user convenience, and may be used as a constant at any of the input terminals.

#### **ONE-QUADRANT DIVIDER**

When connected as a divider, the model 433B has less than ¼% output error over an input signal range of 100.1. This performance is obtained with no external trims, and is nearly twenty times better than that attainable with a 0.1% multiplier/divider connected in a feedback loop.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 6-11.

### SPECIFICATIONS (typical @ +25°C and ±15V unless otherwise noted)

Model	433J	433B
Transfer Function	$e_{o} = + \frac{10}{V_{REF}} V_{y} \left( \frac{V_{z}}{V_{x}} \right)^{m}$	*
Reference Terminal Voltage <sup>1</sup>		,
VRFF (Internal Source)	+9.0V ±5% @ 1mA	•
vs Temp. Rated	±0.005%/°C	•
Rated Output <sup>1</sup>	+10.5V @ 5mA, min	•
Input	· · · · · · · · · · · · · · · · · · ·	
Signal Range	$0 \leq V_x, V_y, V_z \leq 10V,$	.*
Max Safe Input	$V_x, V_y, V_z \leq \pm 18V$	*
X Terminal	100kΩ +1%	•
V Terminal	90kΩ ±10%	•
Z Terminal	$100k\Omega \pm 1\%$	*
External Adjustment of the		
Exponent, m	· Ba	•
Range for m <1 (Root)	$1/5 \le m \le 1, m = \frac{R_2}{R_1 + R_2}$	•
Damas (fan > 1 (Damas)	$R_1 + R_2$	•
Range for m > I (Power)	$I \leq m < 5, m = \frac{1}{R_2}$	
	(R <sub>1</sub> + R <sub>2</sub> )≤200Ω	•
A company (Divide Made or a 1 Ma	1 12, 1 1/ )2.3	
Accuracy (Divide Mode, $m = 1, v_y =$	= VREF) '	
Total Output Error @ +25 C		
(for specified input range)	+5mV +0.2% of output	+1mV +0.15% of output
Max Error (PTO)	+50mV	+25mV
Input Range $(V_{-} \leq V_{+})$	0.01V to 10V. V-	•
Input Range (VZ < VX)	$0.1V$ to $10V$ , $V_2$	•
Over Specified Temp, Range	±1%	±1% max
Output Offset Voltage		
(Not Adjustable)		
Initial @ +25°C	±5mV	±2mV max
Offset vs Temp.	±1mV/°C	±1mV/°C max
Noise, 10Hz to 1kHz		
$V_x = +10V$	100µV rms	•
$V_x = +0.1V$	500µV rms	•
Bandwidth, V <sub>v</sub> , V <sub>z</sub>		
Small Signal (-3dB), 10%		
of dc Level	Vy or Vz	•
$V_y = V_z = V_x = 10V$	100kHz	· • • • • • • • • • • • • • • • • • • •
$V_y = V_z = V_x = 1V$	ZOKHZ	•
$v_y = v_z = v_x = 0.1V$	IKHZ	•
$v_y = v_z = v_x = 0.01V$		•
$\pm 5V \text{ ac}$	(*x) x (3Knz)	
Power Supply Range		
Rated Performance	±15V dc @ 10mA	•
Operating	±(12 to 18)V dc	•
Temperature Range		<u></u>
Rated Performance	0 to +70°C	-25°C to +85°C
Storage	-55°C to +125°C	-55°C to +125°C

1.5" x 1.5" x 0.62"

.

AC1038

**OUTLINE DIMENSIONS** 

Dimensions shown in inches and (mm).





Mating Socket AC1038

#### WIRING CONNECTIONS Bottom View Shown in All Cases

DIVIDE MODE (m = 1,  $V_y = V_{REF}$ )



#### POWERS $m \ge 1$



#### ROOTS m ≤ 1



\*Same specifications as 433J.

Mating Socket

Storage

Mechanical Case Size

<sup>1</sup>Terminals short circuit protected to ground.

<sup>2</sup>Accuracy is specified in divide mode. Input range is 10mV to 10V

for specified accuracy when connected as a multiplier.

<sup>3</sup>Error is defined as the difference between the measured output and

the theoretical output for any given pair of specified input voltages.

Specifications subject to change without notice.



# 6-Decade, High Accuracy and Wideband Log, Antilog Amplifiers

### MODELS 755N, 755P, 759N, 759P

#### FEATURES

High Accuracy: Models 755N, 755P Wideband: Models 759N, 759P Complete Log/Antilog Amplifiers: External Components Not Required Temperature-Compensated Internal Reference 6 Decades Current Operation: 1nA to 1mA 1% max Error: 1nA to 1mA (755) 20nA to 200 $\mu$ A (759) 4 Decades Voltage Operation: 1mV to 10V 1% max Error: 1mV to 10V (755) 1mV to 2V (759) Small Size: 1.1" × 1.1" × 0.4"

#### MODELS 755, 759 FUNCTIONAL BLOCK DIAGRAM



\*POSITIVE INPUT SIGNALS, AS SHOWN; USE MODEL 759N NEGATIVE INPUT SIGNALS, USE MODEL 759P

#### **GENERAL DESCRIPTION**

The models 755N, 755P and 759N, 759P are low cost dc logarithmic amplifiers offering conformance to ideal log operation over 6 decades of current (1nA to 1mA) and 4 decades of voltage (1mV to 10V). For high accuracy requirements, models 755N, 755P offer maximum nonconformity of 0.5%, from 10nA to 1mA, and 1mV to 1V. For wideband applications, the models 759N, 759P provide fast response (300kHz @ I<sub>SIG</sub> = 10 $\mu$ A to 1mA) and feature maximum nonconformity of 1% from 20nA to 200 $\mu$ A, and 1mV to 2V. The models 755N and 759N compute the log of positive (+) input signals, while the models 755P, 759P compute the log of negative (-) signals.

Designed for ease of use, the models 755N/P and 759N/P are complete, temperature compensated log/antilog amplifiers packaged in a compact epoxy-encapsulated module. External components are not required for logging currents over the complete 6 decade range of 1 $\mu$ A to 1mA. Both the scale factor (K=2, 1, or 2/3 volt/decade) and log/antilog operation are selected by simple pin connection. In addition, both the internal 10 $\mu$ A reference current as well as the offset voltage may be externally adjusted to improve overall accuracy. The models 755 and 759 are ideally suited as an alternative to in-house designs of OEM applications. Advanced design techniques and superior performance place the 755 and 759 ahead of competitive designs in terms of price, performance and package design.

#### APPLICATIONS

When connected in the current or voltage logging configuration, as shown in Figure 1, the models 755 and 759 may be used in several key applications. A plot of input current versus output voltage is also presented to illustrate the log amplifier's transfer characteristics.



Figure 1. Transfer Function

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 8-7.

### SPECIFICATIONS (typical @ +25°C and ±15V dc unless otherwise noted)

MODEL		755N/P		759N/P	
TRANSFER FUNCTION	ONS				
Current Mode		$c_0 = -Kb$	ogio SIG.	•	
		. 0	REF		
			Eerc	•	
Voltage Mode		c <sub>0</sub> = -Kl	Og10 Farm		
			REF		
Antilog Mode		en = Eng	$= 10^{\circ} \left( \frac{E_{SIG}}{10} \right)$	•	
		UK	- \к/		
TRANSFER FUNCTION	ON PARAMETERS				
Scale Factor (K) Se	lections <sup>1</sup> , <sup>2</sup>	2, 1, 2/3	Volt/Decade	•	
Error @ +25°C		±1% max	<u>.</u>	•	
vs. Temperature	(0 to +70°C)	±0.04%/	°C max	•	
Reference Voltage	(E <sub>REF</sub> )*	0.1V		• 10/	
vs Temperature	$(0 t_0 + 70^{\circ} C)$	+0.1%/0	C max	+0.05%/	°c.
Reference Current	(lprr) <sup>2</sup>	10µA		•	-
Error @ +25°C		±3% max		•	
vs. Temperature	(0 to +70°C)	±0.1%/°	C max		
MAXIMUM LOG CON	FORMITY ERROR				
ISIG RANGE	ESIG RANGE	RTI	RTO (K=1)	RTI	RTO (K=1)
InA to 10nA	_	±1%	±4.3mV	±5%	±21mV
10nA to 20nA		±0.5%	±2.17mV	±2%	±8.64mV
20nA to 100µA	1mV to 1V	±0.5%	±2.17mV	±1%	±4.3mV
100µA to 200µA	1V to 2V	±1%	±4.3mV	±1%	±4.3mV
200µA to 1mA	2V to 10V	±1%	±4.3mV	±2%	±8.64mV
INPUT SPECIFICATIO	ONS				
Current Signal Rang	ze				
Model 755N, 75	9N	+1nA to	+1mA min	•	
Model 755P, 759	9P	-1nA to	-1mA min	•	
Max Safe Input Cur	rent	`±10mA n	nax	•	
Bias Current @ +25	C RO <sup>®</sup> C	(0, +) 10	pA max	(0, +) 20	00pA max
Vs. Temperature	(U to +/U L)	x2/+10 0	C .	-	
Model 755N. 75	9N	+1mV to	+10V min	•	
Model 755P, 759	PP	-1mV to	-10V min	• •	
Voltage Signal Rang	e, Antilog Mode	Ec.	c :		
Model 755	N, 755P	-2<	<u><u></u> ≤2</u>	•	
Offset Voltage @ +2	25°C (Adjustable to 0)	±400µV	max	±2mV m	ax
vs. Temperature	(0 to +70°C)	±15µV/°	C max	±10µV/	'C
vs. Supply Volta	ige	±15µV/%	6 . <sup>.</sup>	•	
FREQUENCY RESPO	INSE, Sinewave				
Small Signal Bandw	vidth, -3dB				
		80Hz		250Hz	
SIG = $10\mu$ A		401 117		200642	
Isig = 10µA		100kHz		200kHz	
RISE TIME					
Increasing Input Cu	irrent				
10nA to 100nA		100µs		20µs	
100nA to 1µA		7μs		3µs	
Decreasing Input (	urrent	+μs		2.5µs	
1mA to 1µA	, and the second s	7µs		345	
1µA to 100nA		30µs		10µs	
100nA to 10nA		400µs	,	80µs	
INPUT NOISE					
Voltage, 10Hz to 1	0kHz	2μV rm	s	10µV m	ns
Current, 10Hz to 1	OkHz	2pA rms	s <sup>'</sup>	10pA m	ns
OUTPUT SPECIFICA	TIONS <sup>3</sup>				
Rated Output	1				
Voltage		±10V mi	in	•	
Current					
Log Mode	_	±5mA	1	:	
Resistance	• .	+mA 0.50		•	
DOWED STIDDE V4		0.536			
Rated Performance		±15Vdc		•	
Operating		±15 Vac ±(12 to 18)Vdc		•	
Current, Quiescent		±(12 to 18)vdc ±7mA		±4mA	
TEMPERATURE RAT	NGE				
Rated Performance		0 to +70	°c	•	
Operating		-25°C to +85°C		•	
Storage		-55°C to	> +125°C	•	
CASE SIZE <sup>5</sup> (W x L x	(H)	1.5" x 1.	.5" x u.4"	1.125" >	( 1.125" x 0.4"
		(38 x 38	x 10.4)	(29 x 29	x 10.4)
				<u> </u>	

Use terminal 1 for K = 1V/decade; terminal 2 for K = 2V/decade; terminals 1 or 2 (shorted together) for K = 2/3V/decade. Specification is 4 for models 5280, 759N; = for 755P, 759P. No damage due to any pin being shorted to ground. Recommended power supply, model 904, ±15V & ±50mA output. Case size in inches (mm).

\*Specifications same as 755N/P, Specifications subject to change without notice.

**OUTLINE DIMENSIONS** 

Dimensions shown in inches and (mm).



\*Optional 100k $\Omega$  external trim pot. Input offset voltage may be adjusted to zero with trim pot connected as shown. With trim terminal 9 left open, input offset voltage will be ±0.4mV (755) or ±2mV (759) maximum.

#### MATING SOCKET AC1016



Figure 2. Transfer Curves



### 6-Decade, High Accuracy Log Ratio Amplifiers MODEL 757N, 757P

#### FEATURES

6 Decade Operation – 1nA to 1mA 1/2% Log Conformity – 10nA to 100µA Symmetrical FET Inputs Voltage or Current Operation Temperature Compensated

#### APPLICATIONS

Absorbence Measurements Log Ratios of Voltages or Currents Data Compression Transducer Linearization

#### **GENERAL DESCRIPTION**

Model 757 is a complete, temperature compensated, dc-coupled log ratio amplifier. It is comprised of two input channels for processing signals spanning up to 6 decades in dynamic range (1nA to 1mA). By virtue of its symmetrical FET input stages, the 757 can accommodate this 6 decade signal range at either channel. Log conformity is maintained to within 1/2% over 4 decades of input (10nA to  $100\mu$ A) and to within 1% over the full input range. Unlike other log ratio designs, model 757 does not restrict the relative magnitude of the two signal inputs to achieve rated performance. Either input can be operated within the specified range regardless of the signal level at the other channel.

The model 757 log-ratio amplifier design makes available both input amplifier summing junctions. As a result, it can directly interface with photo diodes operating in the short-circuit current mode without the need of additional input circuitry.

The excellent performance of model 757 can be further improved by means of external scale factor and output offset adjustments. A significant feature of model 757 not found on competing devices is that, when the offset adjustment is used to establish a fixed bias at the output, the output offset level does not vary as a function of input signal magnitude. On other designs, the sensitivity of output offset to input levels results in output effects resembling log conformity errors.

Model 757 can operate with either current or voltage inputs. Its excellent performance makes it ideally suited for log ratio applications such as blood analysis, chromatography, chemical analysis of liquids and absorbence measurements.

#### 757N, 757P FUNCTIONAL BLOCK DIAGRAM



#### CURRENT LOG RATIO

Current log ratio is accomplished by model 757 when two currents,  $I_{SIG}$  and  $I_{REF}$ , are applied directly to the input terminals (see Functional Diagram). The two log amps process these signals providing voltages which are proportional to the log of their respective inputs. These voltages are then subtracted and applied to an output amplifier. The scale factor, when connected as shown, is 1V/dec. However, higher scale factors may be achieved by connecting external scale factor adjusting resistors.

#### **VOLTAGE LOG RATIO**

The principle of operation for voltage log ratio is identical to that of current log ratio after the voltage signal has been converted to a current. To accomplish this conversion, an external resistor is attached from the voltage signal to the appropriate input current terminal of the 757. Input currents are then determined by:

$$l_{SIG} = \frac{e_1 - e_{OS_1}}{R_1}$$
,  $l_{REF} = \frac{e_2 - e_{OS_2}}{R_2}$ 

e<sub>os1</sub> = Input Offset Voltage (I<sub>SIG</sub> Channel) e<sub>os2</sub> = Input Offset Voltage (I<sub>REF</sub> Channel)

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 8–11.

### **SPECIFICATIONS**

MODEL		757N/P	
TRANSFER FUNCTION 1			
Current Mode		CAR -K logio ISIG	
		IREF	
		$\overline{(e_1 - e_{or})}$ R2	
Voltage Mode		$e_0 = -K \log_{10} \left( \frac{1}{100} \times \frac{1}{100} \right) \times \frac{1}{100}$	
		$(e_2 - e_{os_2})$ $R_1$	
ACCURACY			
Log Conformity <sup>2</sup>			
$I_{SIG}$ , $I_{REF} = 10n\Lambda$ to $100\mu\Lambda$		±0.5%, max	
$I_{SIG}$ , $I_{REF} = 1$ nA to 1 mA		±1%, max	
Scale Factor (1V/Dec)		(+0, -2%) max	
vs. Temperature (0 to +70°C)		±0.04%/°C max	
INPUT SPECIFICATIONS - Both	Input Channel	S .	
Current			
Signal Range, Rated Performa	ince		
Model 757N	-	+1nA to +1mA min	
Model 757P		-1nA to -1mA min	
Max Sate		±10mA max	
Bias Current, @ +25°C		(0, +) 10pA max	
vs. Temperature (0 to +70 C)		x2/+10 C	
Offset Voltage, @ +25°C		±1mV max	
vs. Temperature (0 to +70°C)			
ISIG Channel		$\pm 25\mu V/C max$	
1 <sub>REF</sub> Channel		$\pm 25\mu V/C max$	
vs. Supply Voltage		±5µV/%	
FREQUENCY RESPONSE, Sineway	ve		
Small Signal Response (-3dB)			
Signal Channel			
$I_{SIG} = 1nA$		250Hz	
$I_{SIG} = I \mu A$		25kHz	
$I_{SIG} = 100\mu A$		40kHz	
Reference Channel		10012-	
IREF = INA		25/112	
$I_{REF} = 1000A$		40kHz	
18EF = 1004A		+0.000	
RISE TIME	Signal Channe	I Reference Channel	
Increasing Input Current	$(I_{REF} = 10\mu A)$	$(I_{SIG} = 10\mu A)$	
InA to 10nA	250µs	80µs	
100-A to 100A	50µs	40µs	
1001A to 1000A	2545	25 116	
Deserving Leave Current	2545	25 μs	
100uA to 1uA	25.00	25.00	
100µA to 100pA	2 5 μ 5	2505	
100nA to 10nA	100/15	40us	
10nA to 1nA	600µs	7045	
INIBUT NOISE			
Voltage (10Uz to 10kHz)		2111/ mmg	
Current (10Hz to 10kHz)		0 lnA rms	
		5.1p/11113	
Deted Output			
Voltage		+10V min	
Current		±10V mm	
Resistance		0 1Ω	
Offset Voltage <sup>3</sup> (K = 1V/Decade	•)	±15mV max	
vs. Temperature (0 to +70°C)	,	±0.3mV/°C	
vs. Supply		±5µV/V	
POWER SUPPLY <sup>4</sup>			
Rated Performance		±15V dc	
Operating		±(12 to 18)V dc	
Current, Quiescent		±8mA	
TEMPERATURE RANGE		· · · ·	
Rated Performance		0 to +70°C	
Operating		-25°C to +85°C	
Storage		-55°C to +125°C	
MECHANICAL			
Case Size		1.5" x 1.5" x 0.4"	
Weight		21 grams	

<sup>1</sup> For model 757N, K = +1V/Decade and input currents must be positive. For model 757P, K = -1V/Decade and input currents must be negative. (Input currents are defined as positive when flowing into the input terminals, 4 and 5. Refer to TRANSFER CURVES.)

 $^2$  The log conformity error is referred to input (RTI). 1% error RTI is equivalent to 4.3mV of error at the output for K = 1V/Dec.

<sup>3</sup>Externally adjustable to zero.

<sup>4</sup> Recommended power supply: Analog Devices model 904, ±15V @ 50mA.

Specifications subject to change without notice.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



TRANSFER CURVES



Log mode output voltage vs. input current for  $I_{REF}$  = 10µA.



Figure 1. Scale Factor Adjustment



Figure 2. Output Voltage Offset Adjustments

## **RMS-to-DC** Converters

### Contents

	Page
Selection Guide	7-3
General Information and Definitions of Specifications	7-4
AD536AJ/AK/AS Integrated Circuit True rms-to-dc Converter	7-7
•AD636J/K Low Level True rms-to-dc Converter	7-13
442J/K/L Wideband, High Accuracy True rms-to-dc Converter	7-19
•New product since 1980 Data-Acquisition Components and Subsystems Catalog	

RMS-TO-DC CONVERTERS VOL. I, 7-1

			•	
· · · · · · · · · · · · · · · · · · ·	·······			· · · · · · · · · · · · · · · · · · ·
			•	
	н	- •		,
				· • • • •
,				x
	· · · · · · · · · · · · · · · · · · ·	· · ·	ан 19	
			1	•.
				•
				· · · ·
				·
			- 	
			N	
			$(1,1,2,\dots,n) \in \mathbb{N}$	•
				· · · · · ·
			и	
				· · ·
				· •
	,		·	r.
		·		
		• •		
				,

.

### **Selection Guide RMS-to-DC** Converters

Model	Characteristics	Vol I Page	Vol II Page
AD536AJ/AK/AS	Monolithic IC rms/dB converter. Laser-wafer-trimmed for total max error ±2mV ±0.2% of reading (AD536AK), sine waves at 1kHz (20kHz typ), 0 to 7V rms. Crest factor of 7 for 1% additional error.		-
	±3dB bandwidth 2MHz (1V $<$ V <sub>IN</sub> $<$ 7V). Averaging time constant per $\mu$ F of C <sub>ext</sub> , 25ms/ $\mu$ F. Total-error tempco (±50 $\mu$ V ±0.005% rdg)/ $^{\circ}$ C max (AK). Additional features include dB output with 60dB range, single-or dual-supply operation, and low power consumption – 1mA.		
	AD536AJ/K are specified for 0 to +70°C, AD536AS for -55°C to +125°C.		
AD636J/K	Monolithic IC rms/dB converter. Laser-wafer-trimmed for total max error ±0.2mV ±0.5% of reading (AD636K), 0 to 200mV rms. Crest factor of 6 for 0.5% additional error.	7-13	-
	±3dB bandwidth 1.3MHz (200mV). Averaging time constant per $\mu$ F of C <sub>ext</sub> , 25ms/ $\mu$ F. Total-error tempco (±0.1 $\mu$ V ±0.005% rdg/°C) max.		
	Additional features include dB output with 60dB range, single-or dual-supply operation, and low power consumption $-1$ mA.		
442	A high performance true rms/dc converter featuring 8MHz bandwidth, low drift to $\pm 3.5 \mu V/^{\circ}C \pm 0.01\%$ of reading/ $^{\circ}C$ maximum, and $\pm 1\%$ of reading error to 800kHz.	7-19	7-7

### Orientation RMS-to-DC Converters

The devices catalogued here are high-accuracy true-rms-to-dcconversion ICs. Devices of this class compute the instantaneous square of the input signal, average it, and take the square root of the result, to provide a dc voltage that is proportional to the ms of the input and, in the case of the AD536A, AD636, an auxiliary dc voltage that is proportional to the log of the rms, for dB measurements.

Excellent pre-trimmed performance, improvable by simple optional trims, makes these devices ideal for all types of laboratory and OEM rms instrumentation where amplitude measurements must be made with high accuracy, independently of waveshape.

An alternative to rms that has been widely used in the past, principally for measurements on sine waves, is mean absolutedeviation, or "ac average." It is performed by taking the absolute value of (i.e., full-wave or half-wave rectifying) a signal, filtering it, and scaling it by the ratio of rms to m.a.d. for sine waves, 1.111, so that it reads correctly (for undistorted sine waves). Unfortunately, this ratio varies widely as a function of the waveform and will give grossly incorrect results in many cases. The table shows a few representative examples comparing rms with m.a.d.

Examples of applications include noise measurement – for example, thermal noise, transistor noise, and switch-contact noise. True-rms measurement is a technique that provides consistent theoretically valid measurements of noise amplitude (standard deviation) from different sources having different properties.

True-rms devices are also useful for measuring electrical signals derived from mechanical phenomena, such as strain, stress, vibration, shock, expansion, bearing noise, and acoustical

CREST

noise. The electrical signals produced by these mechanical actions are often noisy, non-periodic, nonsinusoidal, and superimposed on dc levels, and require true-rms for consistent, valid, accurate measurements. RMS converters are also useful for accurate measurements on low-repetition-rate pulse-trains having high *crest factors* (ratio of peak to rms), and for measurements of the energy content of SCR waveforms at differing firing angles.

The basic approach used in these converters for computing the rms is to take the absolute value, square it, and divide by the fed-back output (using the logarithmic characteristics of transistor junctions), and filter the result. The resulting approximation

$$E_{o} = Avg. \left[ \frac{V_{in}^{2}}{E_{o}^{2}} \right] \cong \sqrt{Avg. (V_{in}^{2})}$$

is valid if the averaging time-constant is sufficiently long compared with the periods of the lowest-frequency ac components of the signal.

The simplest form of averaging involves a single-pole filter, using an external filtering capacitance. Increased values of capacitance for filtering will improve the accuracy for low frequency rms measurements and provide reduced ripple at the output, but at the cost of increased settling time. For fastest settling and minimum ripple, the data sheets show how an additional stage of 2-pole filtering is useful (the internal buffer amplifier of the AD536A and AD636 permits this to be accomplished without external active elements). The additional filtering permits improvement of settling time or reduction of ripple (or both) because of substantial reduction of C<sub>ext</sub>.

WAVE	RMS	MAD	RMS MAD	CREST FACTOR		
0 Vm	SINE WAVE	$\frac{V_m}{\sqrt{2}}$ 0.707 V <sub>m</sub>	$\frac{2}{\pi} V_m$ 0.637 V_m	<sup>#</sup> 2√2 = 1.111	√2 = 1.414	
Ţv <u>"</u>	SYMMETRICAL SQUARE WAVE OR DC	V., `	Vm	1	1	
- Vm	TRIANGULAR WAVE OR SAWTOOTH	V <sub>m</sub> √3	<u>V</u> m 2	$\frac{2}{\sqrt{3}} = 1.155$	√3 = 1.732	
	GAUSSIAN NOISE CREST FACTOR IS THEORETICALLY UNLIMITED. & IS THE FRACTION OF TIME DURING WHICH GREATER PEAKS CAN BE EXPECTED TO OCCUR	RMS	$\sqrt{\frac{2}{\pi}}$ RMS = 0.798 RMS	$\sqrt{\frac{\pi}{2}}$ 1.253	C.F.         q           1         32%           2         4.6%           3         0.37%           3.3         0.1%           3.9         0.01%           4         63ppm           4.4         10ppm           4.9         1ppm           6         2x10*	
	PULSE TRAIN 7 MARK/SPACE 1 00 0.25 0.333 0.0625 0.0667 0.0159 0.0159 0.010	$V_{m} \sqrt{\eta}$ $V_{m}$ $0.5V_{m}$ $0.25V_{m}$ $0.125V_{m}$	V <sub>m</sub> η V <sub>m</sub> 0.25V <sub>m</sub> 0.0625V <sub>m</sub> 0.0156V <sub>m</sub> 0.01V <sub>m</sub>	$ \frac{1}{\sqrt{\eta}} $ 1 2 4 8 10	$ \frac{1}{\sqrt{\eta}} $ 1 2 4 8 10	

#### PERFORMANCE SPECIFICATIONS

Considerable information regarding rms-to-dc converter circuit design, performance, selection, and applications is to be found in the NONLINEAR CIRCUITS HANDBOOK.<sup>1</sup> In addition, useful applications information on auxiliary filtering can be found in the article "Measure RMS with Less Ripple in Less Time,"<sup>2</sup> and a discussion of the design of the AD536A can be found in the 1976 IEEE International Solid-State Circuits Conference Digest of Technical Papers, page 10.

The most-salient feature of a true rms-to-dc converter is that it ideally has no error due to an indirect approximation to the rms. Static errors are due only to scale-factor, linearity, and offset errors; dynamic errors are due to insufficient averaging time at the low end and finite bandwidth and slewing rate at the upper end. Linearity errors affect crest factor in midband. Dynamic errors are also a function of signal amplitude, due in part to the variation of bandwidth of the "log" transistors with signal level.

Total Error A specification for quick reference, this is the maximum deviation of the dc component of the output voltage from the theoretical output value over a specified range of signal amplitude and frequency. It is shown as the sum of a fixed error and a component proportional to the theoretical output ("% of reading"). It is specified for a sinusoidal input in a given frequency and amplitude range. The fixed error-component includes all offset errors and irreducible nonlinearities; the %-of-reading component includes the linear scale-factor error.

Total Error, external trim (adjustment) is the amount by which the output may differ from the theoretical value when the output offset and scale factor have been trimmed. Note that the fixed error-component cannot be reduced to zero, even though the output offset can be nulled at zero input. This is because of residual input offsets and inherent nonlinearities in the converter.

Total Error vs. Temperature is the average change of %-of-full-

scale error component plus the average change of percent of reading error component per degree Celsius, over the rated temperature range.

Frequency for 1%-of-Reading Error is the minimum value of frequency (at the high end) at which the error increases from the midband value by 1% of reading. It is a function of peak-to-peak input amplitude.

Frequency for  $\pm 3dB$  Reading Error is the minimum value of frequency (at the high end) at which the error may equal 30% of reading. It is a function of amplitude.

Crest Factor (a property of the signal) is the ratio of peak signal voltage to the ideal value of rms; the specified value of crest factor is that for which the error is maintained within specified limits at a given rms level for a worst-case - rectangular pulse - input signal.

Filter Time Constant and External Capacitor: The time constant of the internal averaging filter, and the increase of time constant per  $\mu$ F of added external capacitance.

*Input:* The voltage range over which specified operation is obtained, the maximum voltage for which the unit operates, the maximum safe input voltage, and the effective input resistance.

*Output:* The maximum output range for rated performance, the minimum current guaranteed available at full-scale output voltage, and the source resistance of the output circuit.

*Power Supply:* Power-supply range for specified performance, power-supply range for operation, and quiescent current drain. Note that the AD536 can be operated from single or dual supplies.

Temperature Range: The range of temperature variation for operation within specifications. Temperature coefficients are determined by three-point measurements  $(T_H - 25^{\circ}C)$ ,  $(25^{\circ}C - T_L)$ , when measured.

 <sup>1</sup>Nonlinear Circuits Handbook, Analog Devices, Inc., 1974, 1976, 536pp, edited by D. H. Sheingold, \$5.95; send check or complete MasterCard data to P.O. Box 796, Norwood MA 02062
 <sup>2</sup>ANALOG DIALOGUE 9-3, 1975, pp 21-22



•		
		• • • •
	х Х	

.

### VOL. I, 7-6 RMS-TO-DC CONVERTERS

## 

### Integrated Circuit True rms-to-dc Converter

AD536A

#### **FEATURES**

True rms-to-dc Conversion Laser-Trimmed to High Accuracy 0.2% max Error (AD536AK) 0.5% max Error (AD536AJ) Wide Response Capability: Computes rms of ac and dc Signals 300kHz Bandwidth:  $V_{rms} > 100mV$ 2MHz Bandwidth:  $V_{rms} > 100mV$ 2MHz Bandwidth:  $V_{rms} > 1V$ Signal Crest Factor of 7 for 1% Error dB Output with 60dB Range Low Power: 1mA Quiescent Current Single or Dual Supply Operation Monolithic Integrated Circuit -55°C to +125°C Operation (AD536AS) Low Cost

#### **PRODUCT DESCRIPTION**

The AD536A is a complete monolithic integrated circuit which performs true rms-to-dc conversion. It offers performance which is comparable or superior to that of hybrid or modular units costing much more. The AD536A directly computes the true rms value of any complex input waveform containing ac and dc components. It has a crest factor compensation scheme which allows measurements with 1% error at crest factors up to 7. The wide bandwidth of the device extends the measurement capability to 300kHz with 3dB error for signal levels above 100mV.

An important feature of the AD536A not previously available in rms converters is an auxiliary dB output. The logarithm of the rms output signal is brought out to a separate pin to allow the dB conversion, with a useful dynamic range of 60dB. Using an externally supplied reference current, the 0dB level can be conveniently set by the user to correspond to any input level from 0.1 to 2 volts rms.

The AD536A is laser trimmed at the wafer level for input and output offset, positive and negative waveform symmetry (dc reversal), and full scale accuracy. As a result, no external trims are required to achieve the rated accuracy of the unit.

There is full protection for both inputs and outputs. The input circuitry can take overload voltages well beyond the supply levels. Loss of supply voltage with inputs connected will not cause unit failure. The output is short-circuit protected.

The AD536A is available in two accuracy grades (J, K) for commercial temperature range (0 to +70°C) applications, and one grade (S) rated for the full -55°C to +125°C military range. The AD536AK offers a maximum total error of  $\pm 2mV$  $\pm 0.2\%$  of reading and the AD536AJ and AD536AS have maximum errors of  $\pm 5mV \pm 0.5\%$  of reading.

#### AD536A FUNCTIONAL BLOCK DIAGRAMS



#### PRODUCT HIGHLIGHTS

- 1. The AD536A computes the true root-mean-square level of a complex ac (or ac plus.dc) input signal and gives an equivalent dc output level. The true rms value of a waveform is a more useful quantity than the average rectified value since it relates directly to the power of the signal. The rms value of a statistical signal also relates to its standard deviation.
- The crest factor of a waveform is the ratio of the peak signal swing to the rms value. The crest factor compensation scheme of the AD536A allows measurement of highly complex signals with wide dynamic range.
- 3. The only external component required to perform measurements to the fully specified accuracy is the capacitor which sets the averaging period. The value of this capacitor determines the low frequency ac accuracy, ripple level and settling time.
- 4. The AD536A will operate equally well from split supplies or a single supply with total supply levels from 5 to 36 volts. The one milliampere quiescent supply current makes the device well-suited for a wide variety of remote controllers and battery powered instruments.
- 5. The AD536A directly replaces the AD536, and provides improved bandwidth and temperature drift specifications.

## SPECIFICATIONS (typical @ +25°C and ±15V dc unless otherwise noted)

MODEL	AD536AJ	AD536AK	AD536AS
TRANSFER EQUATION	$V_{OUT} = \sqrt{avg. (V_{IN})^2}$	•	•
CONVERSION ACCURACY		· · · ·	· · · · · · · · · · · · · · · · · · ·
Total Error, Internal Trim <sup>1</sup> (Fig. 1) vs. Temperature, T <sub>min</sub> to +70°C +70°C to +125°C	±5mV ±0.5% of Reading, max ±(0.1mV ±0.01% Reading)/°C max	±2mV ±0.2% of Reading, max ±(0.05mV ±0.005% of Reading)/°C max	• ±(0.1mV ±0.005% of Reading)/°C max ±(0.3mV ±0.005% of Reading)/°C max
vs. Supply Voltage	±(0.1mV ±0.01% Reading)/V	•	*
dc Reversal Error	±0.3% of Reading	•	•
Total Error, External Trim <sup>1</sup> (Fig. 2)	±3mV ±0.3 of Reading	±2mV ±0.1% of Reading	•
ERROR vs CREST FACTOR <sup>2</sup>			
Crest Factor 1 to 2	Specified Accuracy	•	•
Crest Factor = 7	-1% of Reading	•	•
EREQUENCY RESPONSE <sup>3</sup>			
Bandwidth for 1% additional error (0.1dB)			
$10mV < V_{IN} \le 100mV$	6kHz	•	•
$100 \text{mV} \le V_{\text{IN}} \le 1 \text{V}$	40kHz	•	•
$1V < V_{IN} \leq 7V$	100kHz	•	•
$10mV \le V_{1N} \le 100mV$	50kHz	•	•
$100 \text{mV} < V_{\text{IN}} \le 1 \text{V}$	300kHz	•	•
1V <v<sub>IN≤7V</v<sub>	2MHz	•	•
AVERAGING TIME CONSTANT (Fig. 5)	25ms/µF CAV	•	•
INPUT CHARACTERISTICS			
Signal Range, ±15V Supply	±20V Peak	•	•
Signal Range, +5V Supply	±5V Peak		
Input Resistance	$\pm 25 \text{ max}$ 16.7k $\Omega$ +25%	•	•
Input Offset Voltage	±2mV max	±1mV max	•
OUTPUT CHARACTERISTICS	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
Offset Voltage	±2mV max	±1mV max	*
vs. Temperature	±0.1mV/°C	•	±0.2mV/°C max
vs. Supply Voltage	±0.1mV/V		±0.2mV/V max
+SV Supply	$0$ to $\pm 2V$ min	•	•
Output Current	(+5mA, -130µA) min	•	•
Short Circuit Current	+20mA	•	•
Resistance	0.5Ω max	•	•
dB OUTPUT (Fig. 10)	· · ·		
Error, $V_{IN}$ 7mV to 7V rms, 0dB = 1V rms	±0.5dB	±0.2dB	•
Scale Factor TC (Uncompensated see Fig. 10)	-5 mv/aB =0.3% Reading/°C (=0.03dB/°C)	•	•
for Temperature Compensation)	o.s. is iterating, a ( biostable a)	•	
I <sub>REF</sub> for 0dB = 1V rms	20μA (5μA min, 80μA max)	•	•
I <sub>REF</sub> Range	1μΑ το 100μΑ	•	•
LOUT TERMINAL			_*
lour Scale Factor	40µA/Volt rms	•	•
Output Resistance	$10^{8}\Omega$	•	•
Voltage Compliance	$-V_{S}$ to (+V_{S} -2.5V)	•	•
BUFFER AMPLIFIER			
Input and Output Voltage Range	$-V_{S}$ to (+ $V_{S}$ -2.5V)min	•	•
Input Offset Voltage, R <sub>S</sub> = 25k	±4mV max	•	•
Input Current	100nA typ, 300nA max 10 <sup>8</sup> O	•	•
Output Current	$(5mA - 130\mu A) min$	•	•
Short Circuit Current	+20mA	•	•
Small Signal Bandwidth	1MHz	•	•
Slew Rate*	5V/µs	•	•
POWER SUPPLY	4 - 1		
Voltage, Rated Performance	+2 01/ to +191/	•	•
Single Supply	$+5V t_0 + 36V$	•	•
Quiescent Current			
Total V <sub>S</sub> 5V to 36V, T <sub>min</sub> to T <sub>max</sub>	2mA max (1mA typ)	•	•
TEMPERATURE RANGE			
Rated Performance	0 to +70°C	•	-55°C to +125°C
Storage	->> C to +150 C		
PACKAGE OPTIONS <sup>5</sup>	AD 57 ( A 11)		AD CACASI
11 Package: 10-100 "D" Package: TO-116 Style (D14A)	AD536AID	AD536AKH AD536AKD	AD536ASD

Accuracy is specified for 0 to 7V rms, dc or 1kHz sinewave input with the AD536A connected as in the figure referenced.
 Error vs crest factor is specified as an additional error for 1V rms rectangular pulse input, pulse width = 200µs.
 Input voltages are expressed in volts rms, and error is percent of reading.
 With 2h consumed coll down participant.

<sup>4</sup>With 2k external pulldown resistor. <sup>5</sup>See Section 20 for package outline information.

\*Specifications same as AD536AJ.

Specifications subject to change without notice.

### VOL. I, 7-8 RMS-TO-DC CONVERTERS
# Applying the AD536A

### STANDARD CONNECTION

The AD536A is simple to connect for the majority of high accuracy rms measurements, requiring only an external capacitor to set the averaging time constant. The standard connection is shown in Figure 1. In this configuration, the AD536A will measure the rms of the ac and dc level present at the input, but will show an error for low frequency inputs as a function of the filter capacitor, CAV, as shown in Figure 5. Thus, if a  $4\mu$ F capacitor is used, the additional average error at 10Hz will be 0.1%, at 3Hz it will be 1%. The accuracy at higher frequencies will be according to specification. If it is desired to reject the dc input, a capacitor is added in series with with the input, as shown in Figure 3; the capacitor must be non-polar. If the AD536A is driven with power supplies with a considerable amount of high frequency ripple, it is advisable to bypass both supplies to ground with  $0.1\mu$ F ceramic discs as near the device as possible.

The input and output signal ranges are a function of the supply voltages; these ranges are shown in Figure 14. The AD536A can also be used in an unbuffered voltage output mode by disconnecting the input to the buffer. The output then appears unbuffered across the 25k resistor. The buffer amplifier can then be used for other purposes. Further the AD536A can be used in a current output mode by disconnecting the 25k resistor from ground. The output current is available at pin 8 (pin 10 on the "H" package) with a nominal scale of  $40\mu$ A per volt rms input, positive out.



Figure 1. Standard rms Connection

### **OPTIONAL EXTERNAL TRIMS FOR HIGH ACCURACY**

If it is desired to improve the accuracy of the AD536A, the external trims shown in Figure 2 can be added.  $R_4$  is used to trim the offset. Note that the offset trim circuit adds  $249\Omega$  in series with the internal  $25k\Omega$  resistor. This will cause a 1% increase in scale factor, which is trimmed out by using  $R_1$  as shown.

The trimming procedure is as follows:

1. Ground the input signal,  $V_{IN}$ , and adjust  $R_4$  to give zero volts output from pin 6. Alternatively,  $R_4$  can be adjusted to give the correct output with the lowest expected value of  $V_{IN}$ . 2. Connect the desired full scale input level to  $V_{IN}$ , either dc or a calibrated ac signal (1kHz is the optimum frequency); then trim  $R_1$  to give the correct output from pin 6, i.e., 1.000V dc input should give 1.000V dc output. Of course, a  $\pm 1.000V$  peak-to-peak sinewave should give a 0.707V dc output. The remaining errors, as given in the specifications, are due to the nonlinearity. The major advantage of external trimming is to optimize device performance for a reduced signal range; the AD536A is internally trimmed for a 7V rms full scale range.



### Figure 2. Optional External Gain and Output Offset Trims

### SINGLE SUPPLY CONNECTION

The applications in Figures 1 and 2 require the use of approximately symmetrical dual supplies. The AD536A can also be used with only a single positive supply down to +5 volts, as shown in Figure 3. The major limitation of this connection is that only ac signals can be measured since the differential input stage must be biased off ground for proper operation. This biasing is done at pin 10; thus it is critical that no extraneous signals be coupled into this point. Biasing can be accomplished by using a resistive divider between +V<sub>S</sub> and ground. The values of the resistors can be increased in the interest of lowered power consumption, since only 5 microamps of current flows into pin 10 (pin 2 on the "H" package). AC input coupling requires only capacitor C2 as shown; a dc return is not necessary as it is provided internally. C2 is selected for the proper low frequency break point with the input resistance of 16.7k $\Omega$ ; for a cut-off at 10Hz, C<sub>2</sub> should be 1 $\mu$ F. The signal ranges in this connection are slightly more restricted than in the dual supply connection. The input and output signal ranges are shown in Figure 14. The load resistor, RL, is necessary to provide output sink current.



Figure 3. Single Supply Connection

### CHOOSING THE AVERAGING TIME CONSTANT

The AD536A will compute the rms of both ac and dc signals. If the input is a slowly-varying dc, the output of the AD536A will track the input exactly. At higher frequencies, the average output of the AD536A will approach the rms value of the input signal. The actual output of the AD536A will differ from the ideal output by an average (or dc) error and some amount of ripple, as demonstrated in Figure 4.



Figure 4. Typical Output Waveform for Sinusoidal Input

The dc error is dependent on the input signal frequency and the value of  $C_{AV}$ . Figure 5 can be used to determine the minimum value of  $C_{AV}$  which will yield 1% or 0.1% dc error above a given frequency. For example, if a 60Hz waveform is to be measured with a dc error of less than 0.1%,  $C_{AV}$  must be greater than 0.65 $\mu$ F. If a 1% error can be tolerated, the minimum value of  $C_{AV}$  is 0.22 $\mu$ F.

The ac component of the output signal is the ripple. There are two ways to reduce the ripple. The first method involves using a large value of  $C_{AV}$ . Since the ripple is inversely proportional to  $C_{AV}$ , a tenfold increase in this capacitance will effect a tenfold reduction in ripple. When measuring waveforms with high crest factors, (such as low duty cycle pulse trains), the averaging time constant should be at least ten times the signal period. For example, a 100Hz pulse rate requires a 100ms time constant, which corresponds to a  $4\mu$ F capacitor (time constant = 25ms per  $\mu$ F).

The primary disadvantage in using a large  $C_{AV}$  to remove ripple is that the settling time for a step change in input level is increased proportionately. Figure 5 shows that the relationship between  $C_{AV}$  and settling time is 100 milliseconds for each microfarad of  $C_{AV}$ . The settling time is twice as great for decreasing signals as for increasing signals (the values in Figure 5 are for decreasing signals). Settling time also increases for low signal levels, as shown in Figure 6.



Figure 5. Lower Frequency for Stated % of Reading Error and Settling Time for Circuit Shown in Figure 1



Figure 6. Settling Time vs Input Level

A better method for reducing output ripple is the use of a "post-filter". Figure 7 shows a suggested circuit. If a singlepole filter is used ( $C_3$  removed,  $R_X$  shorted), and  $C_2$  is approximately twice the value of  $C_{AV}$ , the ripple is reduced as shown in Figure 8, and settling time is increased. For example, with  $C_{AV} = 1\mu$ F and  $C_2 = 2.2\mu$ F, the ripple for a 60Hz input is reduced from 10% of reading to approximately 0.3% of reading. The settling time, however, is increased by approximately a factor of 3. The values of  $C_{AV}$  and  $C_2$  can therefore be reduced to permit faster settling times while still providing substantial ripple reduction.

The two-pole post-filter uses an active filter stage to provide even greater ripple reduction without substantially increasing the settling times over a circuit with a one-pole filter. The values of  $C_{AV}$ ,  $C_2$ , and  $C_3$  can then be reduced to allow extremely fast settling times for a constant amount of ripple. Caution should be exercised in choosing the value of  $C_{AV}$ , since the dc error is dependent upon this value and is independent of the post filter.



Figure 7. 2 Pole "Post" Filter



Figure 8. Performance Features of Various Filter Types

# rms Measurements

### **AD536A PRINCIPLE OF OPERATION**

The AD536A embodies an implicit solution of the rms equation that overcomes the dynamic range as well as other limitations inherent in a straight-forward computation of rms. The actual computation performed by the AD536A follows the equation:

$$V_{\rm rms} = Avg. \qquad \left[ \frac{V_{\rm IN}^2}{V_{\rm rms}} \right]$$

Figure 9 is a simplified schematic of the AD536A; it is subdivided into four major sections: absolute value circuit (active rectifier), squarer/divider, current mirror, and buffer amplifier. The input voltage,  $V_{IN}$ , which can be ac or dc, is converted to a unipolar current  $l_1$ , by the active rectifier  $A_1$ ,  $A_2$ .  $l_1$  drives one input of the squarer/divider, which has the transfer function:

$$I_4 = I_1^2 / I_3$$

The output current,  $I_4$ , of the squarer/divider drives the current mirror through a low pass filter formed by  $R_1$  and the externally connected capacitor,  $C_{AV}$ . If the  $R_1$ ,  $C_{AV}$  time constant is much greater than the longest period of the input signal, then  $I_4$  is effectively averaged. The current mirror returns a current  $I_3$ , which equals Avg.  $[I_4]$ , back to the squarer/ divider to complete the implicit rms computation. Thus:

$$I_4 = Avg. [I_1^2/I_4] = I_1 rms$$

The current mirror also produces the output current,  $I_{OUT}$ , which equals 2I<sub>4</sub>.  $I_{OUT}$  can be used directly or converted to a voltage with  $R_2$  and buffered by A<sub>4</sub> to provide a low impedance voltage output. The transfer function of the AD536A thus results:

$$V_{OUT} = 2R_2 I_{rms} = V_{IN rms}$$

The dB output is derived from the emitter of  $Q_3$ , since the voltage at this point is proportional to  $-\log V_{IN}$ . Emitter follower,  $Q_5$ , buffers and level shifts this voltage, so that the dB output voltage is zero when the externally supplied emitter current ( $I_{REF}$ ) to  $Q_5$  approximates  $I_3$ .





### **CONNECTIONS FOR dB OPERATION**

A powerful feature added to the AD536A, which is not available in any other computing rms circuit, is the logarithmic or decibel output. The internal circuit which computes dB is very accurate and works well over a 60dB range. The connection for dB measurements is shown in Figure 10. The user selects the 0dB level by setting R1 for the proper 0dB reference current (which is set to exactly cancel the log output current from the squarer-divider at the desired OdB point). The external op amp is used to provide a more convenient scale and to allow compensation of the 0.3%/°C temperature drift of the dB circuit. The special T.C. resistor, R3, is available from Tel Labs, Londonderry, NH, type number Q-81. The linear rms output is available at pin 8 with an output impedance of  $25k\Omega$ ; thus some applications may require an additional buffer amplifier if this output is desired. dB Calibration:

- 1. Set  $V_{IN} = 1.00V dc$
- 2. Adjust  $R_1$  for dB out = 0.00V
- 3. Set  $V_{IN}$  = +0.1V dc
- 4. Adjust  $R_2$  for dB out = -2.00V

Any other desired 0dB reference level can be used by setting  $V_{\rm IN}$  and adjusting  $R_1$  accordingly. Note that adjusting  $R_2$  for the proper gain automatically gives the correct temperature compensation.



Figure 10. dB Connection

### FREQUENCY RESPONSE

The AD536A utilizes a logarithmic circuit in performing the implicit rms computation. As with any log circuit, bandwidth is proportional to signal level. The solid lines in the graph below represent the frequency response of the AD536A at input levels from 10 millivolts to 1 volt rms. The dashed lines indicate the upper frequency limits for 1%, 10%, and 3dB of reading additional error. For example, note that a 1 volt rms signal will produce less than 1% of reading additional error up to 100kHz. A 10 millivolt signal can be measured with 1% of reading additional error (100 $\mu$ V) up to only 6kHz.



Figure 11. High Frequency Response

### AC MEASUREMENT ACCURACY AND CREST FACTOR

Crest factor is often overlooked in determining the accuracy of an ac measurement. Crest factor is defined as the ratio of the the peak signal amplitude to the rms value of the signal (C.F. =  $V_p/V_{rms}$ ). Most common waveforms, such as sine and triangle waves, have relatively low crest factors (<2). Waveforms which resemble low duty cycle pulse trains, such as those occurring in switching power supplies and SCR circuits, have high crest factors. For example, a rectangular pulse train with a 1% duty cycle has a crest factor of 10 (C.F. =  $1/\sqrt{\eta}$ ).

Figure 12 is a curve of reading error for the AD536A for a 1 volt ms input signal with crest factors from 1 to 10. A rectangular pulse train (pulse width  $100\mu$ s) was used for this test since it is the worst-case waveform for rms measurement (all the energy is contained in the peaks). The duty cycle and peak amplitude were varied to produce crest factors from 1 to 10 while maintaining a constant 1 volt rms input amplitude.



Figure 12. Error vs. Crest Factor







Figure 14. AD536A Input and Output Voltage Ranges vs. Supply



# Low Level True rms-to-dc Converter

AD636

### FEATURES

True rms-to-dc Conversion 200mV Full Scale Laser-Trimmed to High Accuracy 0.5% max Error (AD636K) 1.0% max Error (AD636J) Wide Response Capability: Computes rms of ac and dc Signals 1MHz -3dB Bandwidth: V<sub>rms</sub>>100mV Signal Crest Factor of 6 for 0.5% Error dB Output with 50dB Range Low Power: 800μA Quiescent Current Single or Dual Supply Operation Monolithic Integrated Circuit Low Cost

### AD636 FUNCTIONAL BLOCK DIAGRAMS



### **PRODUCT DESCRIPTION**

The AD636 is a low power monolithic IC which performs true rms-to-dc conversion on low level signals. It offers performance which is comparable or superior to that of hybrid and modular converters costing much more. Similar in operation to the AD536A, the AD636 is specified for a signal range of 0 to 200 millivolts rms. Crest factors up to 6 can be accommodated with less than 0.5% additional error, allowing accurate measurement of complex input waveforms.

The low power supply current requirement of the AD636, typically  $800\mu$ A, allows it to be used in battery-powered portable instruments. A wide range of power supplies can be used, from  $\pm 2.5$ V to  $\pm 12$ V or a single  $\pm 5$ V to  $\pm 24$ V supply. The input and output terminals are fully protected; the input signal can exceed the power supply with no damage to the device (allowing the presence of input signals in the absence of supply voltage) and the output buffer amplifier is short-circuit protected.

The AD636 includes an auxiliary dB output. This signal is derived from an internal circuit point which represents the logarithm of the rms output. The 0dB reference level is set by an externally supplied current and can be selected by the user to correspond to any input level from 0dBm (774.6mV) to -20dBm (77.46mV). Frequency response ranges from 1.2MHz at a 0dBm level to over 10kHz at -50dBm.

The AD636 is designed for ease of use. The device is factorytrimmed at the wafer level for input and output offset, positive and negative waveform symmetry (dc reversal), and full scale accuracy. Thus no external trims are required to achieve full rated accuracy.

The AD636 is available in two accuracy grades; the AD636J has a total error of  $\pm 0.5$ mV  $\pm 1.0$ % of reading, and the AD636K is accurate within  $\pm 0.2$ mV  $\pm 0.5$ % of reading. Both versions are specified for the 0 to 70°C temperature range, and are offered in either a hermetically sealed 14-pin DIP or a 10 pin TO-100 metal can.

### **PRODUCT HIGHLIGHTS**

- The AD636 computes the true root-mean-square of a complex ac (or ac plus dc) input signal and gives an equivalent dc output level. The true rms value of a waveform is a more useful quantity than the average rectified value since it is a measure of the power in the signal. The rms value of an ac-coupled signal is also its standard deviation.
- The 200 millivolt full scale range of the AD636 is compatible with many popular display-oriented analog-to-digital converters. The low power supply current requirement permits use in battery-powered hand-held instruments.
- 3. The only external component required to perform measurements to the fully specified accuracy is the averaging capacitor. The value of this capacitor can be selected for the desired trade-off of low frequency accuracy, ripple, and settling time.
- 4. The on-chip buffer amplifier can be used to buffer either the input or the output. Used as an input buffer, it provides accurate performance from standard  $10M\Omega$  input attenuators. As an output buffer, it can supply up to 5 milliamps of output current.
- 5. The AD636 will operate over a wide range of power supply voltages, including single +5V to +24V or split ±2.5V to ±12V sources. A standard 9V battery will provide several hundred hours of continuous operation.

# **SPECIFICATIONS** (typical @ +25°C, +V<sub>S</sub> = +3V, -V<sub>S</sub> = -5V, unless otherwise specified)

Model	AD636J	AD636K
TRANSFER EQUATION	$V_{OUT} = \sqrt{avg. (V_{IN})^2}$	•
CONVERSION ACCURACY		
Total Error, Internal Trim <sup>1</sup>	±0.5mV ±1.0% of Reading, max	±0.2mV ±0.5% of Reading, max
vs. Temperature, 0 to +70°C	±(0.1mV ±0.01% of Reading)/°C max	±(0.1mV ±0.005% of Reading)/°C max
vs. Supply Voltage	±(0.1mV ±0.01% of Reading)/V	+ +0.1% of Reading
dc Reversal Error	t0.2% Of Reading	t0 1mV t0 2% of Reading
Total Error, External Trim	10.5mV 10.5% of Reading	10.1mv 10.2% of Acading
ERROR vs. CREST FACTOR <sup>2</sup>	· · · · · ·	
Crest Factor 1 to 2	Specified Accuracy	*
Crest Factor = 3	-0.2%	
Lrest Factor = 0	-0.5%	
FREQUENCY RESPONSE <sup>3,4</sup>		
Bandwidth for 1% Additional Error (0.1dB)		•
$V_{IN} = 10 \text{mV}$	12kHz	
$V_{\rm IN} = 100 {\rm mV}$	12014	•
+2.1R Rendwidth	ISOKIIZ	
Visi = 10mV	80611	•
$V_{\rm IN} = 100 {\rm mV}$	800kHz	•
$V_{IN} = 200 \text{mV}$	1.3MHz	•
AVERACINC TIME CONSTANT	26mc/uE	•
AVERAGING TIME CONSTANT	25ms/µP	
INPUT CHARACTERISTICS		
Signal Range	+1 01/ D1	
+3, -5 V Supply	±2.8V Peak	
±2.5 V Supply	±2V Peak	•
±5V Supply	ISV Peak	
Sale input, All Supply Voltage	112V max 6 71Ω +15%	•
Input Offset Voltage	0.7KM ±23%	0.2mV max
input offset votage	0.5m V max	oldary max
OUTPUT CHARACTERISTICS	0.5-14	0.2-1/
Offset voltage	+10.0V C	•
vs. remperature	$\pm 10\mu V/C$	•
Voltage Swing	-0.1111777	
+35V Supply	0 to 1V typ (0.3V min)	•
±5V Supply	0 to 1.4V typ (0.3V min)	•
Output Impedance	10kΩ ±20% max	•
AB OUTPUT		
Error, 7mV≤V <sub>IN</sub> ≤300mV rms	±0.5dB max	±0.2dB max
Scale Factor	-3mV/dB	•
Scale Factor Temperature Coefficient	+0.3%/°C(-0.03dB/°C)	•
$I_{REF}$ for OdB = 0.1V rms	4μA (2μA min, 8μA max)	•
IREF Range	1μΑ το 50μΑ	•
IOUT TERMINAL		
IOUT Scale Factor	100µA/V rms	•
IOUT Scale Factor Tolerance	±20%	•
Output Resistance	10 <sup>8</sup> Ω	•
Voltage Compliance	$-V_{S}$ to (+ $V_{S}$ -2V)	•
BUFFER AMPLIFIER		· · · · · · · · · · · · · · · · · · ·
Input and Output Voltage Range	-V <sub>S</sub> to (+V <sub>S</sub> -2V) min	•
Input Offset Voltage, R <sub>S</sub> = 10k	2mV max	1mV max
Input Current	100nA typ (300nA max)	•
Input Resistance	10°Ω	•
Output Current	(+5mA, -130μA) min	•
Snort Circuit Current	20mA	•
Small Signal Bandwidth	IMITZ SV (uz	•
	σνμς	
POWER SUPPLY		
Voltage, Rated Performance	+3, -3V	•
Duai Suppiy	+2/-2.5V to ±12V	•
Single Supply	+ 3 V to + 24 V 800/44 (1mA max)	•
Quescent current	ουσμΑ (1mA max)	
TEMPERATURE RANGE	0	
Storage	-55°C to +150°C	•
Storage	-33 0 10 +130 0	
PACKAGE OPTIONS <sup>7</sup>		
"H Package: TO-100	AD636JH	AD636KH
"D" Package: TO-116 Style (D14A)	AD636JD	AD636KD

NOTES Accuracy is specified for 0 to 200mV rms, dc or 1kHz sinewave input. Accuracy is degraded at higher rms signal levels. For two screet factor is specified as additional error for a 200mV rms rectangular pulse train, pulse width = 200µs. Jinput voltages are expressed in volts rms. Measured at pin 8 of DIP (lq<sub>U</sub>T), with pin 9 tied to common. With lokE puldown resistor from pin 6 (BUF OUT) to -VS. With BUF input tied to -VS. See Section 20 for package outline information. Securifications urm as AD6361.

\*Specifications same as AD636J.

Specifications subject to change without notice.

# Applying the AD636

### STANDARD CONNECTION

The AD636 is simple to connect for the majority of high accuracy rms measurements, requiring only an external capacitor to set the averaging time constant. The standard connection is shown in Figure 1. In this configuration, the AD636 will measure the rms of the ac and dc level present at the input, but will show an error for low frequency inputs as a function of the filter capacitor, CAV, as shown in Figure 5. Thus, if a  $4\mu$ F capacitor is used, the additional average error at 10Hz will be 0.1%, at 3Hz it will be 1%. The accuracy at higher frequencies will be according to specification. If it is desired to reject the dc input, a capacitor is added in series with with the input, as shown in Figure 3; the capacitor must be non-polar. If the AD636 is driven with power supplies with a considerable amount of high frequency ripple, it is advisable to by pass both supplies to ground with  $0.1\mu$ F ceramic discs as near the device as possible. CF is an optional output ripple filter, as discussed elsewhere in this data sheet.

The input and output signal ranges are a function of the supply voltages as detailed in the specifications. The AD636 can also be used in an unbuffered voltage output mode by disconnecting the input to the buffer. The output then appears unbuffered across the 10k resistor. The buffer amplifier can then be used for other purposes. Further, the AD636 can be used in a current output mode by disconnecting the 10k resistor from the ground. The output current is available at pin 8 (pin 10 on the "H" package) with a nominal scale of 100 $\mu$ A per volt rms input, positive out.



Figure 1. Standard rms Connection

### **OPTIONAL EXTERNAL TRIMS FOR HIGH ACCURACY** If it is desired to improve the accuracy of the AD636, the external trims shown in Figure 2 can be added. $R_4$ is used to trim the offset. The scale factor is trimmed by using $R_1$ as shown. The insertion of $R_2$ allows $R_1$ to either increase

The trimming procedure is as follows:

or decrease the scale factor.

1. Ground the input signal,  $V_{IN}$ , and adjust  $R_4$  to give zero volts output from pin 6. Alternatively,  $R_4$  can be adjusted to give the correct output with the lowest expected value of  $V_{IN}$ . 2. Connect the desired full scale input level to  $V_{IN}$ , either dc or a calibrated ac signal (1kHz is the optimum frequency); then trim  $R_1$  to give the correct output from pin 6, i.e., 200mV dc input should give 200mV dc output. Of course, a  $\pm 200 \text{mV}$  peak-to-peak sinewave should give a 141.4mV dc output. The remaining errors, as given in the specifications, are due to the nonlinearity.

### SINGLE SUPPLY CONNECTION

The applications in Figures 1 and 2 assume the use of dual power supplies. The AD636 can also be used with only a single positive supply down to +5 volts, as shown in Figure 3. The major limitation of this connection is that only ac signals can be measured since the input stage must be biased off ground for proper operation. This biasing is done at pin 10; thus it is critical that no extraneous signals be coupled into this point. Biasing can be accomplished by using a resistive divider between +V<sub>S</sub> and ground. The values of the resistors can be increased in the interest of lowered power consumption, since only 1 microamp of current flows into pin 10 (pin 2 on the "H" package). Alternately, the COM pin of some CMOS ADCs provides a suitable artificial ground for the AD636. AC input coupling requires only capacitor C2 as shown; a dc return is not necessary as it is provided internally. C<sub>2</sub> is selected for the proper low frequency break point with the input resistance of  $6.7k\Omega$ ; for a cut-off at 10Hz, C<sub>2</sub> should be  $3.3\mu$ F. The signal ranges in this connection are slightly more restricted than in the dual supply connection. The load resistor, RL, is necessary to provide current sinking capability.



Figure 2. Optional External Gain and Output Offset Trims



Figure 3. Single Supply Connection

### RMS-TO-DC CONVERTERS VOL. I, 7-15

### CHOOSING THE AVERAGING TIME CONSTANT

The AD636 will compute the rms of both ac and dc signals. If the input is a slowly-varying dc voltage, the output of the AD636 will track the input exactly. At higher frequencies, the average output of the AD636 will approach the rms value of the input signal. The actual output of the AD636 will differ from the ideal output by an average (or dc) error and some amount of ripple, as demonstrated in Figure 4.



Figure 4. Typical Output Waveform for Sinusoidal Input

The dc error is dependent on the input signal frequency and the value of  $C_{AV}$ . Figure 5 can be used to determine the minimum value of  $C_{AV}$  which will yield 1% or 0.1% dc error above a given frequency. For example, if a 60Hz waveform is to be measured with a dc error of less than 0.1%,  $C_{AV}$  must be greater than 0.65µF. If a 1% error can be tolerated, the minimum value of  $C_{AV}$  is 0.22µF.



Figure 5. Lower Frequency for Stated % of Reading Error and Settling Time for Circuit Shown in Figure 1

The ac component of the output signal is the ripple. There are two ways to reduce the ripple. The first method involves using a large value of  $C_{AV}$ . Since the ripple is inversely proportional to  $C_{AV}$ , a tenfold increase in this capacitance will effect a tenfold reduction in ripple. When measuring waveforms with high crest factors, (such as low duty cycle pulse trains), the averaging time constant should be at least ten times the signal period. For example, a 100Hz pulse rate requires a 100ms time



Figure 6. Settling Time vs. Input Level

constant, which corresponds to a  $4\mu$ F capacitor (time constant = 25ms per  $\mu$ F).

The primary disadvantage in using a large  $C_{AV}$  to remove ripple is that the settling time for a step change in input level is increased proportionately. Figure 5 shows that the relationship between  $C_{AV}$  and settling time is 100 milliseconds for each microfarad of  $C_{AV}$ . The settling time is twice as great for decreasing signals as for increasing signals (the values in Figure 5 are for decreasing signals). Settling time also increases for low signal levels, as shown in Figure 6.

A better method for reducing output ripple is the use of a "post-filter". Figure 7 shows a suggested circuit. If a singlepole filter is used ( $C_3$  removed,  $R_X$  shorted), and  $C_2$  is approximately twice the value of  $C_{AV}$ , the ripple is reduced as shown in Figure 8, and settling time is increased. For example, with  $C_{AV} = 1\mu$ F and  $C_2 = 4.7\mu$ F, the ripple for a 60Hz input is reduced from 10% of reading to approximately 0.3% of reading. The settling time, however, is increased by approximately a factor of 3. The values of  $C_{AV}$  and  $C_2$  can therefore be reduced to permit faster settling times while still providing substantial ripple reduction.



### Figure 7. 2 Pole "Post" Filter

The two-pole post-filter uses an active filter stage to provide even greater ripple reduction without substantially increasing the settling times over a circuit with a one-pole filter. The values of  $C_{AV}$ ,  $C_2$ , and  $C_3$  can then be reduced to allow extremely fast settling times for a constant amount of ripple. Caution should be exercised in choosing the value of  $C_{AV}$ , since the dc error is dependent upon this value and is independent of the post filter.



Figure 8. Performance Features of Various Filter Types

## rms Measurements

### AD636 PRINCIPLE OF OPERATION

The AD636 embodies an implicit solution of the rms equation that overcomes the dynamic range as well as other limitations inherent in a straight-forward computation of rms. The actual computation performed by the AD636 follows the equation:

$$V_{\rm rms} = Avg. \qquad \left[ \frac{V_{\rm IN}^2}{V_{\rm rms}} \right]$$

Figure 9 is a simplified schematic of the AD636; it is subdivided into four major sections: absolute value circuit (active rectifier), squarer/divider, current mirror, and buffer amplifier. The input voltage,  $V_{IN}$ , which can be ac or dc, is con verted to a unipolar current  $I_1$ , by the active rectifier  $A_1$ ,  $A_2$ .  $I_1$  drives one input of the squarer/divider, which has the transfer function:

$$I_4 = I_1^2 / I_3$$

The output current,  $I_4$ , of the squarer/divider drives the current mirror through a low pass filter formed by  $R_1$  and the externally connected capacitor,  $C_{AV}$ . If the  $R_1$ ,  $C_{AV}$  time . constant is much greater than the longest period of the input signal, then  $I_4$  is effectively averaged. The current mirror returns a current  $I_3$ , which equals Avg.  $[I_4]$ , back to the squarer/ divider to complete the implicit rms computation. Thus:

$$I_4 = Avg. [I_1^2/I_4] = I_1 rms$$

The current mirror also produces the output current,  $I_{OUT}$ , which equals  $2I_4$ .  $I_{OUT}$  can be used directly or converted to a voltage with  $R_2$  and buffered by  $A_4$  to provide a low impedance voltage output. The transfer function of the AD636 thus results:

$$V_{OUT} = 2R_2 I_{rms} = V_{IN rms}$$

The dB output is derived from the emitter of  $Q_3$ , since the voltage at this point is proportional to  $-\log V_{IN}$ . Emitter follower,  $Q_5$ , buffers and level shifts this voltage, so that the dB output voltage is zero when the externally supplied emitter current ( $I_{REF}$ ) to  $Q_5$  approximates  $I_3$ .



Figure 9. Simplified Schematic

### THE AD636 BUFFER AMPLIFIER

The buffer amplifier included in the AD636 offers the user additional application flexibility. It is important to understand some of the characteristics of this amplifier to obtain optimum performance. Figure 10 shows a simplified schematic of the buffer.

Since the output of an rms-to-dc converter is always positive, it is not necessary to use a traditional complementary Class AB output stage. In the AD636 buffer, a Class A emitter follower is used instead. In addition to excellent positive output voltage swing, this configuration allows the output to swing fully down to ground in single-supply applications without the problems associated with most IC operational amplifiers.



Figure 10. AD636 Buffer Amplifier Simplified Schematic

When this amplifier is used in dual-supply applications as an input buffer amplifier driving a load resistance referred to ground, steps must be taken to insure an adequate negative voltage swing. For negative outputs, current will flow from the load resistor through the 40k $\Omega$  emitter resistor, setting up a voltage divider between  $-V_S$  and ground. This reduced effective  $-V_S$  will limit the available negative outputs wing of the buffer. Addition of an external resistor in parallel with  $R_E$  alters this voltage divider such that increased negative swing is possible.

Figure 11 shows the value of R<sub>EXTERNAL</sub> for a particular ratio of V<sub>PEAK</sub> to -V<sub>S</sub> for several values of R<sub>LOAD</sub>. Addition of R<sub>EXTERNAL</sub> increases the quiescent current of the buffer amplifier by an amount equal to R<sub>EXT</sub>/-V<sub>S</sub>. Nominal buffer quiescent current with no R<sub>EXTERNAL</sub> is  $30\mu$ A at -V<sub>S</sub> = -5V.



Figure 11. Ratio of Peak Negative Swing to -V<sub>S</sub> vs. REXTERNAL for Several Load Resistances

### FREQUENCY RESPONSE

The AD636 utilizes a logarithmic circuit in performing the implicit rms computation. As with any log circuit, bandwidth is proportional to signal level. The solid lines in the graph below represent the frequency response of the AD636 at input levels from 1 millivolt to 1 volt rms. The dashed lines indicate the upper frequency limits for 1%, 10%, and  $\pm$ 3dB of reading additional error. For example, note that a 1 volt rms signal will produce less than 1% of reading additional error up to 200kHz. A 10 millivolt signal can be measured with 1% of reading additional error (100 $\mu$ V) up to 12kHz.



Figure 12. AD636 Frequency Response

AC MEASUREMENT ACCURACY AND CREST FACTOR Crest factor is often overlooked in determining the accuracy

### A COMPLETE AC DIGITAL VOLTMETER

Figure 14 shows a design for a complete low power ac digital voltmeter circuit based on the AD636. The  $10M\Omega$  input attenuator allows full scale ranges of 200mV, 2V, 20V and 200V rms. Signals are capacitively coupled to the AD636 buffer amplifier, which is connected in an ac bootstrapped configuration to minimize loading. The buffer then drives the  $6.7k\Omega$  input impedance of the AD636. The COM terminal of the ADC chip provides the false ground required by the AD636 for single supply operation. An AD589 1.2 volt reference diode is used to provide a stable 100 millivolt reference for the ADC in the linear rms mode; in the dB mode,

of an ac measurement. Crest factor is defined as the ratio of the the peak signal amplitude to the rms value of the signal (C.F. =  $V_p/V_{rms}$ ). Most common waveforms, such as sine and triangle waves, have relatively low crest factors (<2). Waveforms which resemble low duty cycle pulse trains, such as those occurring in switching power supplies and SCR circuits, have high crest factors. For example, a rectangular pulse train with a 1% duty cycle has a crest factor of 10 (C.F. =  $1/\sqrt{\eta}$ ).

Figure 13 is a curve of reading error for the AD636 for a 200mV rms input signal with crest factors from 1 to 7. A rectangular pulse train (pulse width  $200\mu$ s) was used for this test since it is the worst-case waveform for rms measurement (all the energy is contained in the peaks). The duty cycle and peak amplitude were varied to produce crest factors from 1 to 7 while maintaining a constant 200mV rms input amplitude.



a 1N4148 diode is inserted in series to provide correction for the temperature coefficient of the dB scale factor. Calibration of the meter is done by first adjusting offset pot R17 for a proper zero reading, then adjusting the R13 for an accurate readout at full scale.

Calibration of the dB range is accomplished by adjusting R9 for the desired 0dB reference point, then adjusting R14 for the desired dB scale factor (a scale of 10 counts per dB is convenient).

Total power supply current for this circuit is typically 2.8mA using a 7106-type ADC.



Figure 14. 3 1/2 Digit True rms ac Voltmeter



# d, High Accuracy

# **MODEL 442**

### FEATURES

DC to 8MHz Response (-3dB) High Accuracy:

With No Ext. Trim:  $\pm 2mV \pm 0.15\%$  of Rdg., max With Ext. Trim:  $\pm 1mV \pm 0.05\%$  of Rdg., max Low Drift:  $\pm (35\mu V \pm 0.01\%$  of Reading)/<sup>o</sup>C max, 442L Fast Settling Time: 5ms to 1% Small Size: 1.5" x 1.5" x 0.4" All Hermetically Sealed Semiconductors

### APPLICATIONS

Wideband rms Instrumentation Telephone, Telegraph & Modem Test Equipment Vibration Analysis Sound & Noise Level Instrumentation Mean Square Measurements

### GENERAL DESCRIPTION

Model 442 is a high performance true rms-to-dc converter featuring 8MHz bandwidth, low drift to  $\pm 35 \mu V/^{\circ} C \pm 0.01\%$  of reading/°C maximum, and  $\pm 1\%$  reading error to 800kHz. Unlike competing designs, model 442 achieves its high accuracy over a very wide input signal range. With no external adjustment, accuracy is held to within  $\pm 2mV \pm 0.15\%$  of reading for input signals of 0 to  $2V_{ms}$ . If optional adjustments are performed, this accuracy can be improved to  $\pm 1mV \pm 0.05\%$  of reading. Model 442 is designed to be used in high performance instrumentation where response to low level, high speed signals, is of greatest importance.

The compact, log-antilog circuit design of model 442 results in high accuracy measurements on sinewave signals and complex waveforms such as pulse trains. Reading error increases 0.2% for signals with crest factors up to 7. In addition, true rms measurement can be performed directly on signals containing both ac and dc components.

Model 442 is available in three low drift selections offering maximum drift performance over 0 to  $+70^{\circ}$ C range; model 442L:  $\pm(35\mu V \pm 0.01\% \text{ of rdg.})/^{\circ}$ C max; model 442J:  $\pm(100\mu V \pm 0.01\% \text{ of rdg.})/^{\circ}$ C max; model 442J:  $\pm(100\mu V \pm 0.01\% \text{ of rdg.})/^{\circ}$ C max.

### WHERE TO USE MODEL 442

Excellent untrimmed performance along with simple, optional trims make model 442 the ideal component for all types of laboratory and OEM rms instrumentation where wideband measurements must be made with high accuracy. Model 442 is ideally suited for measuring thermal noise, transistor noise and switch contact noise. True rms measurement is the only technique to accurately measure system noise and thereby assist the designer in reducing this noise. Model 442 is also useful for measuring mechanical phenomena such as strain, stress,

MODEL 422 SIGNAL ACCURACY VS. INPUT FREQUENCY



vibration, shock, expansion and contraction. The electrical signals produced by these mechanical actions are often noisy, nonperiodic, nonsinusoidal and superimposed on de levels, therefore requiring true rms devices for accurate measurements.

Model 442 is also required for accurate measurements on low repetition rate pulse trains. For pulse trains with crest factors of 10, a 3dB bandwidth of 400 times the pulse rate is required to achieve 1% accuracy and 4000 times the pulse rate is needed for 0.1% accuracy.

Model 442 may also be connected (see Figure 3) to measure the MEAN SQUARE of a signal ( $e_0 = \frac{c_{in}^2}{c_{in}^2}/V_R$ ). The Mean Square of a random signal is equal to the variance ( $\sigma^2$ ).

### TOTAL ACCURACY

Total output error is specified as the sum of two components; a fixed term plus a percentage of output signal. Model 442 has a rated sinewave accuracy of  $\pm 1 \text{mV} \pm 0.05\%$  max (externally trimmed), which for a one volt rms sinewave, results in a  $\pm 1.5 \text{mV}$  maximum error ( $\pm 1 \text{mV}$  fixed error plus  $\pm 0.5 \text{mV}$ reading error). The fixed error component is comprised of output offsets and linearity errors. Both of these error terms have been minimized in the model 442 as a result of special output circuit design and sophisticated factory offset trim procedures. Output offset can be adjusted for minimum error by means of an external adjustment (see Figure 2). The % of reading error is attributed to nonlinearity and scale factor errors. Scale factor error may also be reduced by external adjustment of an optional 5k $\Omega$  potentiometer (see Figure 2).

# SPECIFICATIONS

MODE

442K 4421 **OUTLINE DIMENSIONS**  $c_0 = \sqrt{avg (e_{in})^2}$ TRANSFER EQUATION ٠ Dimensions shown in inches and (mm). ACCURACY 1.51 MAX (38.1) Total Error, Sinewave Input, f ≤ 20kHz No External Adjustment Input Range: 0 to 2Vm ±2mV ±0.15% of Rdg., max External Adjustment Input Range: 0 to 2Vms ±1mV ±0.05% of Rdg., max 10mVrms to 2Vrms ±0.5mV ±0.05% of Rdg., max Additional Error, Sinewave Input,  $20 \text{kHz} \leq f \leq 500 \text{kHz}$ 0.20 TO 0.25 With or Without External Adjustment (5 TO 6 4) (±25µV ±0.0025% of Rdg) x For Any Input Range f(kHz) - 20kHz) max ₄ 1kHz ±100µV/°C plus ±50µV/°C plus  $\pm 35 \mu V/^{\circ}C$  plus BIM O vs. Temperature (0 to +70°C), max ±0.01% of Rdg./°C ±0.01% of Rdg./°C ±0.01% of Rdg./°C Ó vs. Supply Voltage ±0.1mV/% Warm Up Time 5 minutes GAINO FREQUENCY RESPONSE, SINEWAVE INPUT ±1% Reading Error 500kHz Input: 7V<sub>ms</sub> 2V<sub>ms</sub> 700kHz 1V<sub>ms</sub> 0.2V<sub>ms</sub> 800kHz BOTTOM VIEW 120kHz 0 1V<sub>ms</sub> 80kHz Weight: 40 grams 0.01V<sub>ms</sub> 25kHz -3dB Reading Error Input: 7Vms 5MHz MATING SOCKET AC1016 2V mis 8MHz 1V<sub>ms</sub> 0.2V<sub>ms</sub> 7MHz 3MHz 0.1V<sub>ms</sub> 0.01V<sub>ms</sub> 2MHz 300kHz ein O Internal Filter Time Constant 1.5ms 442 External Filter Time Constant<sup>2</sup> 15ms/µF Total Averaging Time Constant<sup>2</sup> 1.5ms + 15ms/µl-CREST FACTOR ٠ ±0.2% Additional Reading Error 7 . 10 . ±0.5% Additional Reading Error 0 = 1 PIN2 INPUT SPECIFICATIONS Voltage Figure 1. Wiring Connections for Signal Range ±10Vpeak min rms Measurements (No External ±Vs Safe Input  $2.5 k\Omega \pm 10\%$ Trim) Impedance **OUTPUT SPECIFICATIONS<sup>3</sup>** +V s O Rated Output +10.0V min Voltage Bo +5mA min Current  $0.1\Omega$ -Ve Impedance 442 Offset Voltage, @ +25°C ±2mV max With External  $20k\Omega$  Trim Pot Adjustable to Zero

Ical @ +25°C and V

v dc. unless otherwise noted)

-O +Vs -О сом 0.4 Γcı ₽s

Rs = 5kΩ Ro = 20kΩ

.

٠

\*SELECT C1 FOR INCREASED AVERAGING TIME CONSTANT. r(ms) = 1.5 + 15C1 ( $\mu$ F)

T 0.41 MAX (10.2)

Ť

MAX (38.1)

- 0.1 GRID (2.5)

Ó

Ó

4 1

0 · vs

о сом

-O .V.

### Figure 2. Optional External Adjustment for rms Measurements

SCALE FACTOR



Figure 3. Wiring Connections for Mean Square Measurements with Adjustable Scale Factor (V<sub>REF</sub>)

Specifications same as model 442].

Voltage, Rated Specifications

POWER SUPPLY<sup>4</sup>

Operating

Storage

CASE SIZE

Voltage, Operating

Current, Quiescent

TEMPERATURE RANGE

Rated Performance

Contact sales voltice for complete 4 page data sheet.
 Front is specified as the sum of two components: a fixed term plus a percentage of output signal (reading). Refer to
TOTAL ACCURACY.

±15V dc ±(6 to 18)V dc

±12mA

0 to +70°C

-25°C to +85°C

-55°C to +125°C

1.5" x 1.5" x 0.4

<sup>1</sup>Connect optional filter capacitor between pin 1 and pin 2 (see Figure 2). Pin 1 is protected for shorts to ground and the positive supply voltage. Pin 1 is not protected for negative voltage greater than 1 volt.
 <sup>2</sup>Protected for short circuit to ground and/or either supply voltage.
 <sup>4</sup>Recommended power supply. Analog Devices' model 904.

Specifications subject to change without notice.

# Voltage References

# Contents

	Page
Selection Guide	8-3
Orientation and Definitions of Specifications	8-4
AD580JH/KH/LH/MH/SH/TH/UH 2.5V Monolithic IC Positive Voltage References	8-5
AD581J/K/L/S/T/U 10V Pretrimmed Monolithic IC Voltage References	8-9
AD584J/K/L/S/T/U Pretrimmed 10V, 7.5V, 5V, 2.5V Monolithic IC Multiple-Voltage References	8-15
AD589JH/KH/LH/MH/SH/TH/UH Two-Terminal IC 1.2V References	8-21
AD1403/AD1403A +2.5V Monolithic IC Voltage References in Mini-DIP Package	8-25
AD2700J/L/S +10V Precision Hybrid IC Positive Voltage References	8-29
AD2701J/L/S -10V Precision Hybrid IC Negative Voltage References	8-29
AD2702J/L/S ±10V Precision Hybrid Dual Voltage References	8-29
•AD2710, AD2712KN/LN +10.000V, ±10.000 Volt Ultra High, Precision References	8-33
•New product since the 1980 Data-Acquisition Components and Subsystems Catalog	



# Selection Guide Voltage References

-		<sup>4</sup> 05 <sub>86</sub>	<sup>4</sup> 050	<sup>40</sup> 10 <sup>4</sup>	10c	105.62		00. 101. 101.	<u>,</u>
Output Voltage Range	1.235V 2.5V 5.0V 7.5V +10.00V -10.00V ±10.00V	•	•	•	•	•	•	•	
Output Voltage Tolerance	<pre>≤±0.4% &lt;±0.05% &lt;±0.025% &lt;±0.025% </pre>		•	•	•	•	•	•	
Temperature Stability	≪25ppm/°C ≪10ppm/°C ≪5ppm/°C ≪1ppm/°C	•	•	•	•	•	•	•	
Temperature Range	0 to +70°C -55°C to +125°C	•	•	•	•	•	•	•	
Package Style	Hermetic Package Plastic Package	•	•	•	•	•	•	•	
Dice Available		•	٠		٠	• *			
Volume I Page		8-21	8-5	8-25	8-9	8-15	8-29	8-33	

8

# Orientation Voltage References

A voltage reference is used to provide an accurately known voltage which can be utilized in a circuit or system. For example, measurement systems rely on precision references in order to establish a basis for absolute measurement accuracy. Any reference inaccuracy will undermine the accuracy of the overall system. Thus, ideal references are characterized by accurately set (and traceable to recognized fundamental standards) constant output voltage, independent of temperature, load changes, input voltage variation, and time.

### **Types of References**

The majority of available IC reference circuits use the bandgap principle: the  $V_{BE}$  of any silicon transistor has a negative tempco of about  $2mV/^{\circ}C$ , which can be extrapolated to approximately 1.2 volts at absolute zero (the *bandgap* voltage of silicon). Since identical transistors operating at constant current densities will have predictably different temperature coefficients of base-emitter voltage, it is possible to arrange circuit elements so as to null out the temperature coefficients associated with the two phenomena and produce a constant voltage (usually 1.2 volts). This temperature-invariant voltage can be amplified and buffered to produce a standard voltage value, such as 2.5V or 10.0V. The bandgap types catalogued here include the AD1403 and the AD580 (2.5V), the AD581 (10.0V), and the multi-output AD584 (2.5, 5.0, 7.5, and/or 10.0V).

Another popular form of reference circuit uses a selected lowdrift Zener diode, followed by a buffer-amplifier-and-precisiongain stage to provide a standard output voltage. The AD2710, AD2712 families provide  $\pm 10V$  and  $\pm 10V$  (dual output) using this technique. Laser-trimmed thin-film resistors are essential to secure  $\pm 1mV$  accuracy and  $\pm 1ppm/C$  max drift in these hybrid devices.

The AD589 family are two-terminal 1.2V bandgap ICs used like Zener diodes. They are ideally suited to battery-powered instruments or portable equipment where low power consumption (and often low supply voltages) are essential. Power requirements as low as  $60\mu$ W, combined with low temperature drift, provide precision performance at low cost.

### **Definitions of Specifications**

*Line regulation.* The change in output voltage due to a specified change in input voltage. It is usually expressed in percent per volt or microvolts per volt of input change.

Load regulation. The change in output voltage for a specified change in load current. It is generally expressed in microvolts per milliampere, or ohms of dc output resistance. This specification includes the effect of self-heating due to increased power dissipation at higher load currents.

*Output voltage tolerance.* The deviation from the nominal output voltage at 25°C and specified input voltage as measured by a device traceable to a recognized fundamental voltage standard.

Output voltage change with temperature. The change in output voltage from the value at 25° C ambient; it is independent of variations in the other operating conditions. Analog Devices specifies both an error band and an equivalent temperature coefficient (in ppm/°C) for most references. The error band (e.g.,  $\pm 5mV$ , -55°C to +125°C), is defined graphically in terms of a box (voltage vertically, temperature horizontally) whose diagonals extend from 25° C to  $T_{max}$  and 25° C to  $T_{min}$ , with a slope equal to the stated temperature coefficient. Thus, the total absolute error for a particular reference over its specified temperature range is equal to the output voltage tolerance at 25° C plus the error band.

Turn-on settling time. The time, from a cold start, for the reference output to settle within a specified error band. This definition relates only to the electrical turn-on of the chip, and does not include thermal settling time, which depends on the package, heat-sinking, and load-current change.

# 

# High Precision 2.5 Volt IC Reference

AD580\*

### **FEATURES**

Laser Trimmed to Higher Accuracy: 2.500V ±0.4%, Improved from ±1.0% (AD580M)

3-Terminal Device: Voltage In/Voltage Out

- Excellent Temperature Stability: 10ppm/°C (AD580M, U)
- Excellent Long Term Stability: 250µV (25µV/Month)

Low Quiescent Current: 1.0mA max

- Small, Hermetic IC Package: TO-52 Can
- 3 MIL Temperature Grades (-55°C to +125°C) with MIL-STD-883, Class B Processing Available

# TO-52

AD580 FUNCTIONAL BLOCK DIAGRAM

### BOTTOM VIEW

### PRODUCT DESCRIPTION

The AD580 is an improved three-terminal, low cost, temperature compensated, bandgap voltage reference which provides a fixed 2.5V output voltage for inputs between 4.5V and 30V. A unique combination of advanced circuit design and laserwafer-trimmed thin-film resistors provide the AD580 with an improved initial tolerance of  $\pm 0.4\%$ , a temperature stability of better than 10ppm/°C and long term stability of better than  $250\mu$ V. In addition, the low quiescent current drain of 1.0mA max offers a clear advantage over classical zener techniques.

The AD580 is recommended as a stable reference for all 8-, 10- and 12-bit D-to-A converters that require an external reference. In addition, the wide input range of the AD580 allows operation with 5 volt logic supplies making the AD580 ideal for digital panel meter applications or whenever only a single logic power supply is available.

The AD580J, K, L and M are specified for operation over the 0 to  $+70^{\circ}$ C temperature range; the AD580S, T and U are specified for operation over the extended temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

### \*Covered by Patent Nos. 3,887,863; RE 30,586

### **PRODUCT HIGHLIGHTS**

- 1. Laser-trimming the thin-film resistors has reduced the AD580 output error. For example, AD580L output tolerance is now ±10mV, improved from ±50mV.
- 2. The three-terminal voltage in/voltage out operation of the AD580 provides regulated output voltage without any external components.
- 3. The AD580 provides a stable 2.5V output voltage for input voltages between 4.5V and 30V. The capability to provide a stable output voltage using a 5-volt input makes the AD580 an ideal choice for systems that contain a single logic power supply.
- Thin film resistor technology and tightly controlled bipolar processing provide the AD580 with temperature stabilities to 10ppm/°C and long term stability better than 250µV.
- 5. The low quiescent current drain of the AD580 makes it ideal for CMOS and other low power applications.
- 6. The three grades of AD580 rated for operation over the -55°C to +125°C "military" temperature range are available with processing to MIL-STD-883, Class B.

Ö

# SPECIFICATIONS (typical @ +15V and 25°C unless otherwise specified)

MODEL	AD580JH	AD580KH	AD580LH	AD580MH
ABSOLUTE MAXIMUM RATINGS				
Input Voltage	40V EIN	•	•	•
Power Dissipation @ +25°C				
Ambient Temperature	350mW	•	•	•
Derate Above +25°C	2.8mW/°C	•	•	•
Operating Junction Temperature Range	-55°C to +150°C	•	•	•
Storage Temperature Range	-65°C to +175°C	•	•	•
Lead Temperature (Soldering, 10 sec)	+300°C	•	•	•
Thermal Resistance	0			
Junction-to-Case	100°C/W	:	•	
Junction-to-Ambient	360°C/W		•	
Specified Operating Temperature Range	0 to +70°C	•	•	
OUTPUT VOLTAGE TOLERANCE				
(Error from Nominal 2.500 Volt Output)	±75mV max	±25mV max	±10mV max	±10mV max
OUTPUT VOLTAGE CHANGE				
T <sub>min</sub> to T <sub>max</sub>	15mV max	7mV max	4.3mV max	1.75mV max
	(85ppm/°C)	(40ppm/°C)	(25ppm/°C)	(10ppm/°C)
LINE REGULATION				
7V≪V <sub>IN</sub> ≪30V	6mV max	4mV max	2mV max	2mV max
	(1.5mV typ)	(1.5mV typ)		
4.5≤V <sub>IN</sub> ≤7V	3mV max	2mV max	1mV max	1mV max
	(0.3mV typ)	(0.3mV typ)		
LOAD REGULATION	2			
$\Delta I = 10 \text{mA}, V_{IN} = +15 \text{V}$	10mV max	•	•	•
QUIESCENT CURRENT	1.5mA max			
	(1.0mA typ)	•	•	•
NOISE (0.1Hz to 10Hz)	60μV (p-p)	•	•	•
STABILITY				
Long Term	250µV	•	•	•
Per Month	25µV	+	•	•
PACKAGE STYLE <sup>1</sup> TO-52	н	*	*	•

MODEL	AD580SH (AD580SH/883B) <sup>2</sup>	AD580TH (AD580TH/883B) <sup>2</sup>	AD580UH (AD580UH/883B) <sup>2</sup>
ABSOLUTE MAXIMUM RATINGS			· · · · · · · · · · · · · · · · · · ·
Input Voltage	40V E <sub>IN</sub>	••	••
Power Dissipation @ +25°C			
Ambient Temperature	350mW	**	••
Derate Above +25°C	2.8mW/°C	**	••
Operating Junction Temperature Range	-55°C to +150°C	••	**
Storage Temperature Range	-65°C to +175°C	••	**
Lead Temperature (Soldering, 10 sec)	+300°C	**	••
Thermal Resistance	_		
Junction to Case	100°C/W	• •	••
Junction-to-Ambient	360°C/W	**	••
Specified Operating Temperature Range	-55°C to +125°C	**	**
OUTPUT VOLTAGE TOLERANCE		-	
(Error from Nominal 2.500 Volt Output)	±25mV max	±10mV max	±10mV max
OUTPUT VOLTAGE CHANGE			
T <sub>min</sub> to T <sub>max</sub>	25mV max	11mV max	4.5mV max
	(55ppm/°C)	(25ppm/°C)	(10ppm/°C)
LINE REGULATION			
7V≤V <sub>IN</sub> ≤30V	6mV max	2mV max	2mV max
	(1.5mV typ)		
4.5≪V <sub>IN</sub> ≪7V	3mV max	1mV max	1mV max
	(0.3mV typ)		
LOAD REGULATION			
$\Delta I = 10 \text{mA}, V_{\text{IN}} = +15 \text{V}$	10mV max	.**	**
QUIESCENT CURRENT	1.5mA max		
	(1.0mA typ)	••	**
NOISE (0.1Hz to 10Hz)	'60μV (p-p)	••	**
STABILITY			•
Long Term	250µV	**	**
Per Month	25µV	••	**
PACKAGE STYLE <sup>1</sup> TO-52	н	**	**

\*Specifications same as AD580JH \*\*Specifications same as AD580SH 'See Section 20 for package outline information. 'The AD580SH, TH and UII are available processed and screened to the requirements of MIL-STD-883, Class B. When ordering, specify AD580XII/883B.

Specifications subject to change without notice.

# Applying the AD580

### THEORY OF OPERATION

Most precision IC references use complex multichip hybrid designs based on expensive temperature-compensated zener diodes. Others are monolithic with on-chip zener diodes; these often require more than one power supply and, with the zener breakdown occuring near 6.3 volts, will not operate from a low voltage logic supply.

The AD580 family (AD580, AD581, AD584, AD589) uses the "bandgap" concept to produce a stable, low-temperaturecoefficient voltage reference suitable for high accuracy dataacquisition components and systems. The device makes use of the underlying physical nature of a silicon transistor baseemitter voltage in the forward-biased operating region. All such transistors have approximately a  $-2mV/^{\circ}C$  temperature coefficient, unsuitable for use directly as a low TC reference; however, extrapolation of the temperature characteristic of any one of these devices to absolute zero (with emitter current proportional to absolute temperature) reveals that it will go to a V<sub>BE</sub> of 1.205 volts 0°K, as shown in Figure 1. Thus, if a voltage could be developed with an opposing temperature coefficient to sum with VBE to total 1.205 volts, a zero-TC reference would result and operation from a single, low-voltage supply would be possible. The AD580 circuit provides such a compensating voltage, V1 in Figure 2, by driving two transistors at different current densities and amplifying the resulting  $V_{BE}$  difference ( $\Delta V_{BE}$  – which now has a positive TC); the sum (VZ) is then buffered and amplified up to 2.5 volts to provide a usable reference-voltage output. Figure 3 is the schematic diagram of the AD580.

The AD580 operates as a three-terminal reference, that means that no additional components are required for biasing or current setting. The connection diagram, Figure 4 is quite simple.



Figure 1. Extrapolated Variation of Base-Emitter Voltage with Temperature (IEaT), and Required Compensation, Shown for Two Different Devices



Figure 2. Basic Bandgap-Reference Regulator Circuit



Figure 3. AD580 Schematic Diagram



Figure 4. AD580 Connection Diagram

**VOLTAGE VARIATION VS. TEMPERATURE** 

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references are characterized using a maximum deviation per degree Centigrade; i.e.,  $10ppm/^{\circ}C$ . However, because of the inconsistent nonlinearities in zener references (butterfly or "S" type characteristics), most manufacturers use a maximum limit error band approach to characterize their references. This technique measures the output voltage at 3 to 5 different temperatures and guarantees that the output voltage deviation will fall within the guaranteed error band at these discrete temperatures. This approach, of course, makes no mention or guarantee of performance at any other temperature within the operating temperature range of the device.

The consistent Voltage vs. Temperature performance of a typical AD580 is shown in Figure 5. Note that the characteristic is quasi-parabolic, not the possible "S" type characteristics of classical zener references. This parabolic characteristic permits a maximum output deviation specification over the device's full operating temperature range, rather than just at 3 to 5 discrete temperatures.



Figure 5. Typical AD580K Output Voltage vs. Temperature

The AD580M guarantees a maximum deviation of 1.75mVover the 0 to  $+70^{\circ}C$  temperature range. This can be shown to be equivalent to  $10ppm/^{\circ}C$  average maximum; i.e. .

 $\frac{1.75 \text{mV max}}{70^{\circ}\text{C}} \times \frac{1}{2.5 \text{V}} = 10 \text{ppm/}^{\circ}\text{C max average}$ 

The AD580 typically exhibits a variation of 1.5mV over the power supply range of 7 to 30 volts. Figure 6 is a plot of AD580 line rejection versus frequency.

### NOISE PERFORMANCE

Figure 7 represents the peak-to-peak noise of the AD580 from 1Hz (3dB point) to a 3dB high end shown on the horizontal axis. Peak-to-peak noise from 1Hz to 1MHz is approximately  $600\mu$ V.

### THE AD580 AS A CURRENT LIMITER

The AD580 represents an excellent alternative to current limiter diodes which require factory-selection to achieve a desired current. This approach often results in temperature coefficients of  $1\%^{\circ}$ C. The AD580 approach is not limited



Figure 6. AD580 Line Rejection Plot



Figure 7. Peak-to-Peak Output Noise vs. Frequency



Figure 8. Input Current vs. Input Voltage (Integral Loads)

VOL. 1, 8-8 VOLTAGE REFERENCES

to a specially selected factory set current limit; it can be programmed from 1 to 10mA with the insertion of a single external resistor. The approximate temperature coefficient of current limit for the AD580 used in this mode is  $0.13\%^{\circ}$ C for I<sub>LIM</sub> = 1mA and  $0.01\%^{\circ}$ C for I<sub>LIM</sub> = 13mA (see Figure 9). Figure 8 displays the high output impedance of the AD580 used as a current limiter for I<sub>LIM</sub> = 1, 2, 3, 4, 5mA.



Figure 9. A Two-Component Precision Current Limiter

### THE AD580 AS A LOW POWER, LOW VOLTAGE PRE-CISION REFERENCE FOR DATA CONVERTERS

The AD580 has a number of features that make it ideally suited for use with A/D and D/A data converters used in complex microprocessor-based systems. The calibrated 2.500 volt output minimizes user trim requirements and allows operation from a single low voltage supply. Low power consumption (1mA quiescent current) is commensurate with that of CMOS-type devices, while the low cost and small package complements the decreasing cost and size of the latest converters.

Figure 10 shows the AD580 used as a reference for the AD7542 12-bit CMOS DAC with complete microprocessor interface. The AD580 and the AD7542 are specified to operate from a single 5 volt supply; this eliminates the need to provide a +15 volt power supply for the sole purpose of operating a reference. The AD7542 includes three 4-bit data registers, a 12-bit DAC register, and address decoding logic; it may thus be interfaced directly to a 4-, 8- or 16-bit data bus. Only 8mA of quiescent current from the single +5 volt supply is required to operate the AD7542 which is packaged in a small 16-pin DIP. The AD544 output amplifier is also low power, requiring only 2.5mA quiescent current. Its lasertrimmed offset voltage preserves the ±1/2LSB linearity of the AD7542KN without user trims and it typically settles to  $\pm 1/2$  LSB in less than  $3\mu$ s. It will provide the 0 to -2.5volt output swing from ±5 volt supplies.



Figure 10. Low Power, Low Voltage Reference for the AD7542 Microprocessor-Compatible 12-Bit DAC



FEATURES

Laser-Trimmed to High Accuracy: 10.000 Volts ±5mV (L and U) Trimmed Temperature Coefficient: 5ppm/°C max, 0 to +70°C (L) 10ppm/°C max, -55°C to +125°C (U) Excellent Long-Term Stability: 25ppm/1000 hrs. (Non-Cumulative) Negative 10 Volt Reference Capability Low Quiescent Current: 1.0mA max 10mA Current Output Capability 3-Terminal TO-5 Package Low Cost

# High Precision 10 Volt IC Reference

# AD581\*

### AD581 PIN CONFIGURATION



### PRODUCT DESCRIPTION

The AD581 is a three-terminal, temperature compensated, monolithic band-gap voltage reference which provides a precise 10.00 volt output from an unregulated input level from 12 to 30 volts. Laser Wafer Trimming (LWT) is used to trim both the initial error at  $+25^{\circ}$ C as well as the temperature coefficient, which results in high precision performance previously available only in expensive hybrids or oven-regulated modules. The 5mV initial error tolerance and 5ppm/°C guaranteed temperature coefficient of the AD581L represent the best performance combination available in a monolithic voltage reference.

The band-gap circuit design used in the AD581 offers several advantages over classical zener breakdown diode techniques. Most important, no external components are required to achieve full accuracy and stability of significance to low power systems. In addition, total supply current to the device, including the output buffer amplifier (which can supply up to 10mA) is typically  $750\mu$ A. The long-term stability of the band-gap design is equivalent or superior to selected zener reference diodes.

The AD581 is recommended for use as a reference for 8-, 10or 12-bit D/A converters which require an external precision reference. The device is also ideal for all types of A/D converters up to 14 bit accuracy, either successive approximation or integrating designs, and in general can offer better performance than that provided by standard self-contained references.

The AD581J, K, and L are specified for operation from 0 to  $+70^{\circ}$ C; the AD581S, T, and U are specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range. The AD581S, T, and U grades are also available processed to MIL-STD-883A, Level B. All grades are packaged in a hermetically-scaled three-terminal TO-5 metal can.

### \*Covered by Patent Nos. 3,887,863; RE30,586

### PRODUCT HIGHLIGHTS

- Laser trimming of both initial accuracy and temperature coefficient results in very low errors over temperature without the use of external components. The AD581L has a maximum deviation from 10.000 volts of ±7.25mV from 0 to +70°C, while the AD581U guarantees ±15mV maximum total error without external trims from -55°C to +125°C.
- Since the laser trimming is done on the wafer prior to separation into individual chips, the AD581 will be extremely valuable to hybrid designers for its ease of use, lack of required external trims, and inherent high performance.
- 3. The AD581 can also be operated in a two-terminal "Zener" mode to provide a precision negative 10 volt reference with just one external resistor to the unregulated supply. The performance in this mode is nearly equal to that of the standard three-terminal configuration.
- 4. Advanced circuit design using the band-gap concept allows the AD581 to give full performance with an unregulated input voltage down to 13 volts. With an external resistor, the device will operate with a supply as low as 11.4 volts.

# **SPECIFICATIONS** (typical @ V<sub>IN</sub> = +15V and +25°C unless otherwise noted)

MODEL	AD581J	AD581K	AD581L	AD581S	AD581T	AD581U
ABSOLUTE MAX RATINGS	······································					
Input Voltage V <sub>IN</sub> to Ground	40V	•	•	•	•	•
Power Dissipation @ +25°C	600mW	•	•	•	•	•
Operating Junction Temp. Range	-55°C to +150°C	•	•	• .	•	•
Storage Temperature Range	-65°C to +175°C	•	•	• .	•	• .
Lead Temperature						
(Soldering, 10sec)	+300°C	•	•	*	•	•
Thermal Resistance						
Junction-to-Ambient	150°C/Watt	•	•	*	•	•
Operating Temperature Range	0 to +70°C	•	*	-55°C to +125	<u>C**</u>	
OUTPUT VOLTAGE TOLERANCE						
(Error from nominal 10.000V output	) ±30mV max	±10mV max	±5mV max	±30mV max	±10mV max	±5mV max
OUTPUT VOLTAGE CHANGE Maximum Deviation from +25°C						
Value T <sub>min</sub> to T <sub>max</sub>	±13.5mV	±6.75mV	±2.25mV	±30mV	±15mV	±10mV
(Temperature Coefficient)	(30ppm/°C)	(15ppm/°C)	. (5ppm/°C)	(30ppm/°C)	(15ppm/°C)	(10ppm/°C)
LINE REGULATION						
$15V \leq V_{IN} \leq 30V$	3mV max	•	•	•	•	•
14	(0.002%/V)					
$13V \leq V_{IN} \leq 15V$	1mV max	•	. • ·	*	*	*
	(0.005%/V)					
LOAD REGULATION						
$0 \leq I_{OUT} \leq 5 m A$	500µV/mA max	•	•	•	•	•
	200µV/mA typ	•	*	*	*	•
QUIESCENT CURRENT	1.0mA max	*	*	*	*	*
	750µA typ	•	•	•	•	•
TURN-ON SETTLING TIME TO 0.1%	200µs	•	•	•	*	*
NOISE						
(0.1 to 10Hz)	50µV p-p	•	•	•	•	•
LONG TERM STABILITY	25ppm/1000 Hrs. (Non-Cumulative)	•	*	*	•.	.*
SHORT CIRCUIT CURRENT	30mA	•	•	*	•	*
OUTPUT CURRENT						
Source @ +25°C	10mA min	•	•	•	•	*
Source T to T	5mA min	•	•	•	•	•
Sink T <sub>min</sub> to T <sub>max</sub>	5mA min	•	•	200µA min	**	••
Sink -55°C to +85°C	_	-	-	5mA min	••	**
DACKACE STYLE 2 TO 5	"U"	•	*	•	*	•
PACKAGE SIYLE: 10-5	n					

•Specifications same as AD581J. ••Specifications same as AD581S.

<sup>1</sup>See Figure 6. <sup>2</sup>See Section 20 for package outline information.

Specification subject to change without notice.

# Applying the AD581

### APPLYING THE AD581

The AD581 is easy to use in virtually all precision reference applications. The three terminals are simply primary supply, ground, and output, with the case grounded. No external components are required even for high precision applications; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The AD581 requires less than 1mA quiescent current from an operating supply range of 12 to 30 volts.



### Figure 1. AD581 Pin Configuration (Top View)

An external fine trim may be desired to set the output level to exactly 10.000 volts within less than a millivolt (calibrated to a main system reference). System calibration may also require a reference slightly different from 10.00 volts. In either case, the optional trim circuit shown in Figure 2 can offset the output by up to  $\pm 30$  millivolts (with the 22 $\Omega$  resistor), if needed, with minimal effect on other device characteristics.



Figure 2. Optional Fine Trim Configuration





### **VOLTAGE VARIATION vs. TEMPERATURE**

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., 10ppm/°C. However, because of non-linearities in temperature characteristics, which originated in standard zener references (such as "S" type characteristics) most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves measurement of the output at 3, 5 or more different temperatures to guarantee that the output voltage will fall within the given error band. The temperature characteristic of the AD581 consistently follows the S-curve shown in Figure 4. Five-point measurement of each device guarantees the error band over the  $-55^{\circ}$ C to  $+125^{\circ}$ C range; three-point measurement guarantees the error band from 0 to  $+70^{\circ}$ C.

The error band which is guaranteed with the AD581 is the maximum deviation from the initial value at  $+25^{\circ}$ C; this error band is of more use to a designer than one which simply guarantees the maximum total change over the entire range (i.e., in the latter definition, all of the changes could occur in the positive direction). Thus, with a given grade of the AD581, the designer can easily determine the maximum total error from initial tolerance plus temperature variation (e.g., for the AD581T, the initial tolerance is  $\pm 10$ mV, the temperature error band is  $\pm 15$ mV, thus the unit is guaranteed to be 10.000 volts  $\pm 25$ mV from  $-55^{\circ}$ C to  $+125^{\circ}$ C).



Figure 4. Typical Temperature Characteristic

### **OUTPUT CURRENT CHARACTERISTICS**

The AD581 has the capability to either source or sink current and provide good load regulation in either direction, although it has better characteristics in the source mode (positive current into the load). The circuit is protected for shorts to either positive supply or ground. The output voltage vs. output current characteristics of the device are shown in Figure 5. Source current is displayed as negative current in the figure, sink cur-



Figure 5. AD581 Output Voltage vs. Sink and Source Current

VOL. 1, 8-12 VOLTAGE REFERENCES

rent is positive. Note that the short circuit current (i.e., zero volts output) is about 28mA; when shorted to +15 volts, the sink current goes to about 20mA.

### DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 6 displays the turn-on characteristic of the AD581. This characteristic is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within ±1 millivolt is about 180µs, and there is no long thermal tail appearing after the point.



Figure 6. Output Settling Characteristic



Figure 7. Spectral Noise Density and Total rms Noise vs. Frequency



Figure 8. Quiescent Current vs. Temperature

### PRECISION HIGH CURRENT SUPPLY

The AD581 can be easily connected with power pnp or power darlington pnp devices to provide much greater output current capability. The circuit shown in Figure 9 delivers a precision 10 volt output with up to 4 amperes supplied to the load. The  $0.1\mu$ F capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high frequency supply rejection results from removing the capacitor.



Figure 9. High Current Precision Supply

### CONNECTION FOR REDUCED PRIMARY SUPPLY

While line regulation is specified down to 13 volts, the typical AD581 will work as specified down to 12 volts or below. The current sink capability allows even lower supply voltage capability such as operation from  $12V \pm 5\%$  as shown in Figure 10. The  $560\Omega$  resistor reduces the current supplied by the AD581 to a manageable level at full 5mA load. Note that other band-gap references, without current sink capability, may be damaged by use in this circuit configuration.





### **THE AD581 AS A CURRENT LIMITER**

The AD581 represents an alternative to current limiter diodes which require factory selection to achieve a desired current. This approach often results in temperature coefficients of  $1\%/^{\circ}$ C. The AD581 approach is not limited to a defined set current limit; it can be programmed from 0.75 to 5mA with the insertion of a single external resistor. Of course, the minimum voltage required to drive the connection is 13 volts. The AD580, which is a 2.5 volt reference, can be used in this type of circuit with compliance voltage down to 4.5 volts.



Figure 11. A Two-Component Precision Current Limiter

### **NEGATIVE 10-VOLT REFERENCE**

The AD581 can also be used in a two-terminal "zener" mode to provide a precision -10.00 volt reference. As shown in Figure 12, the V<sub>IN</sub> and V<sub>OUT</sub> terminals are connected together to the high supply (in this case, ground). The ground pin is connected through a resistor to the negative supply. The output is now taken from the ground pin instead of VOUT. With 1mA flowing through the AD581 in this mode, a typical unit will show a 2mV increase in output level over that produced in the three-terminal mode. Note also that the effective output impedance in this connection increases from  $0.2\Omega$  typical to 2 ohms. It is essential to arrange the output load and the supply resistor, R<sub>s</sub>, so that the net current through the AD581 is always between 1 and 5mA. The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard three-terminal mode. The operating temperature range is limited to  $-55^{\circ}C$ to +85°C.

The AD581 can also be used in a two-terminal mode to develop a positive reference.  $V_{IN}$  and  $V_{OUT}$  are tied together and to the positive supply through an appropriate supply resistor. The performance characteristics will be similar to those of the negative two-terminal connection. The only advantage of this connection over the standard three-terminal connection is that a lower primary supply can be used, as low as 10.5 volts. This type of operation will require considerable attention to load and primary supply regulation to be sure the AD581 always remains within its regulating range of 1 to 5mA.



Figure 12. Two-Terminal -10 Volt Reference

# 10 VOLT REFERENCE WITH MULTIPLYING CMOS D/A OR A/D CONVERTERS

The AD581 is ideal for application with the entire AD7520 series of 10- and 12-bit multiplying CMOS D/A converters, especially for low power applications. It is equally suitable for the AD7574 8-bit A/D converter. In the standard hook-up, as shown in Figure 13, the +10 volt reference is inverted by the amplifier/DAC configuration to produce a 0 to -10 volt range. If an AD308 amplifier is used, total quiescent supply current will typically be 2mA. If a 0 to +10 volt full scale range is desired, the AD581 can be connected to the CMOS DAC in its -10 volt "zener" mode, as shown in Figure 12 (the -10VREF output is connected directly to the VREF IN of the CMOS DAC). The AD581 will normally be used in the -10 volt mode with the AD7574 to give a 0 to +10 volt ADC range. This is shown in Figure 14. Bipolar output applications and other operating details can be found in the data sheets for the CMOS products.



Figure 13. Low Power 10-Bit CMOS DAC Application

### PRECISION 12-BIT D/A CONVERTER REFERENCE

The AD562, like most D/A converters, is designed to operate with a +10 volt reference element. In the AD562, this 10 volt reference voltage is converted into a reference current of approximately 0.5mA via the internal 19.95k $\Omega$  resistor (in series with the external 100 $\Omega$  trimmer). The gain temperature coefficient of the AD562 is primarily governed by the temperature tracking of the 19.95k $\Omega$  resistor and the 5k/10k span resistors; this gain T.C. is guaranteed to 3ppm/°C. Thus, using the AD581L (at 5ppm/°C) as the 10 volt reference guarantees a maximum full scale temperature coefficient of 8ppm/°C over the commercial range. The 10 volt reference also supplies the normal 1mA bipolar offset current through the 9.95k bipolar offset resistor. The bipolar offset resistor to the input reference resistor and is guaranteed to 3ppm/°C.



NOTE 1: R1 AND R2 CAN BE OMITTED IF GAIN TRIM IS NOT REQUIRED





Figure 15. Precision 12-Bit D/A Converter



# Pin Programmable Precision Voltage Reference

# AD584\*

### FEATURES

Four Programmable Output Voltages: 10.000V, 7.500V, 5.000V, 2.500V Laser-Trimmed to High Acouracies No External Components Required Trimmed Temperature Coefficient: 5ppm/°C max, 0 to +70°C (AD584LH) 15ppm/°C max, -55°C to +125°C (AD584TH) Zero Output Strobe Terminal Provided Two Terminal Negative Reference Capability (5V & Above) Output Sources or Sinks Current Low Quiescent Current: 1.0mA max 10mA Current Output Capability Low Cost

### **PRODUCT DESCRIPTION**

The AD584 is an eight-terminal precision voltage reference offering pin-programmable selection of four popular output voltages: 10.000V, 7.500V, 5.000V and 2.500V. Other output voltages, above, below or between the four standard outputs, are available by the addition of external resistors. Input voltage may vary between 4.5 and 30 volts.

Laser Wafer Trimming (LWT) is used to adjust the pin-programmable output levels and temperature coefficients, resulting in the most flexible high precision voltage reference available in monolithic form.

In addition to the programmable output voltages, the AD584 offers a unique strobe terminal which permits the device to be turned on or off. When the AD584 is used as a power supply reference, the supply can be switched off with a single, low-power signal. In the "off" state the current drain by the AD584 is reduced to about  $100\mu$ A. In the "on" state the total supply current is typically 750 $\mu$ A including the output buffer amplifier.

The AD584 is recommended for use as a reference for 8-, 10or 12-bit D/A converters which require an external precision reference. The device is also ideal for all types of A/D converters of up to 14 bit accuracy, either successive approximation or integrating designs, and in general can offer better performance than that provided by standard self-contained references.

The AD584J, K, and L are specified for operation from 0 to +70°C; the AD584S and T are specified for the -55°C to +125°C range. The AD581S and T grades are also available processed to MIL-STD-883B, Level B. All grades are packaged in a hermetically-sealed eight-terminal TO-99 metal can.

### \*Covered by U.S. Patent No. 3,887,863; RE 30,586

### **AD584 PIN CONFIGURATION**



### **PRODUCT HIGHLIGHTS**

- The flexibility of the AD584 eliminates the need to designin and inventory several different voltage references. Furthermore one AD584 can serve as several references simultaneously when buffered properly.
- Laser trimming of both initial accuracy and temperature coefficient results in very low errors over temperature without the use of external components. The AD584LH has a maximum deviation from 10.000 volts of ±7.25mV from 0 to +70°C.
- 3. The AD584 can be operated in a two-terminal "Zener" mode at 5 volts output and above. By connecting the input and the output, the AD584 can be used in this "Zener" configuration as a negative reference.
- 4. The output of the AD584 is configured to sink or source currents. This means that small reverse currents can be tolerated in circuits using the AD584 without damage to the reference and without disturbing the output voltage (10V, 7.5V and 5V outputs).

# **SPECIFICATIONS** (typical @ VIN = +15V and +25°C unless otherwise noted)

MODEL	AD584JH	AD584KH	AD584LH	AD584SH	AD584TH
ABSOLUTE MAX RATINGS					
Input Voltage Vis: to Ground	40V	•	•	•	•
Power Dissipation (a) +25°C	600mW	•	•	• '	•
Operating Junction Temp. Range	-55°C to +150°C	•	•	•	•
Storage Temperature Range	-65°C to +175°C	•	•	•	•
Soldering, 10sec)	+ 300 °C	•	•	•	•
i nermai Resistance					
Junction-to-Ambient	150 C/Watt	-			
Operating Temperature Range	0 to +70 C	····		-55 C to +125 C	
OUTPUT VOLTAGE TOLERANCE Maximum Error <sup>1</sup> for Nominal Outputs of: 10.000V	+30mV	*10mV	+5m1/	+30mV	+10mV
7 500V	±22mV	18mV	t4mV	+22mV	±8mV
5.000V	+15mV	*6mV	+3mV	+15mV	+6mV
2.500V	±7.5mV	±3.5mV	±2.5mV	±7.5mV	±3.5mV
OUTPUT VOLTAGE CHANGE Maximum Deviation from +25°C Value T = to T = 2					
10 000, 7.500, 5.000V Outputs 2.500V Output	30ppm/°C 30ppm/°C	15ррт/°С 15ррт/°С	5ppm/°C 10ppm/°C	30ppm/°C 30ppm/°C	15ppm/°C 20ppm/°C
Differential Temperature Coefficients Between Outputs	5ppm/°C typ	3ppm/~C typ	3ppm/°C typ	5ppm/°C typ	3ppm/°C typ
QUIESCENT CURRENT	1.0mA max 750μA typ	•			•
Temperature Variation	$1.5\mu\Lambda/^{2}C$ typ	· •	•	•	•
TURN-ON SETTLING TIME TO 0.1%	200µs	•	•	•	•
NOISE					
(0.1 to 10Hz)	50μV p·p	•	•	• .	•
LONG TERM STABILITY	25ppm/1000 Hrs. (Non-Cumulative)	•	•	.*	•
SHORT CIRCUIT CURRENT	30mA		•	•	•
LINE REGULATION (No Load) 15V≤V <sub>IN</sub> ≤30V	0.002%/V	•	•	•	•
(V <sub>OUT</sub> +2.5V)≤V <sub>IN</sub> ≤15V	0.005%/V	•	•	•	•
LOAD REGULATION				— <u> </u>	
0≤l <sub>OUT</sub> ≤5mA, All Outputs	50ppm/mA max (20ppm/mA typ)	•	•	•	•
OUTPUT CURRENT					
$V_{IN} \ge V_{OUT} + 2.5 V$					
Source @ +25°C	10mA min	*	•	•	•
Source Tmin to Tmax	5mA min	•	•	•	•
Sink Tmm to Tmax	5mA min	· •	•	200uA min	••
Sink -55°C to +85°C				5mA min	**
PACKAGE STYLE:" TO-99 Style (H08A)	H	•	•	•	•

\*Specifications same as AD584JH. \*\*Specifications same as AD584SH. 'At Pin 1. \*Calculated as average over the operating temperature range.

<sup>3</sup>See Section 20 for package outline information. Specifications subject to change without notice.

# Applying the AD584

### **APPLYING THE AD584**

With power applied to pins 8 and 4 and all other pins open the AD584 will produce a buffered nominal 10.0V output between pins 1 and 4 (see Figure 1). The stabilized output voltage may be reduced to 7.5V, 5.0V or 2.5V by connecting the programming pins as follows:

OUTPUT VOLI	FAGE P	'IN PROGRAMMI	ING

7.5V	Join the 2.5V and 5.0V pins (2)
	and (3).
5.0V	Connect the 5.0V pin (2) to the
	output pin (1).
2.5V	Connect the 2.5V pin (3) to the
	output pin (1).

The options shown above are available without the use of any additional components. Multiple outputs using only one AD584, are also possible by simply buffering each voltage programming pin with a unity-gain noninverting op amp.



### Figure 1. Variable Output Options

The AD584 can also be programmed over a wide range of output voltages, including voltages greater than 10V, by the addition of one or more external resistors. Figure 1 illustrates the general adjustment procedure, with approximate values given for the internal resistors of the AD584. The AD584 may be modeled as an op amp with a noninverting feedback connection, driven by a high stability 1.215 volt bandgap reference (see Figure 3 for schematic).

When the feedback ratio is adjusted with external resistors, the output amplifier can be made to multiply the reference voltage by almost any convenient amount, making popular outputs of 10.24V, 5.12V, 2.56V or 6.3V easy to obtain. The most general adjustment (which gives the greatest range and poorest resolution) uses R1 and R2 alone (see Figure 1). As R1 is adjusted to its upper limit the 2.5V pin 3 will be connected to the output, which will reduce to 2.5V. As R1 is adjusted to its lower limit, the output voltage will rise to a value limited by R2. For example, if R2 is about  $6k\Omega$ , the upper limit of the output range will be about 20V even for large values of R1. R2 should

not be omitted; its value should be chosen to limit the output to a value which can be tolerated by the load circuits. If R2 is zero, adjusting R1 to its lower limit will result in a loss of control over the output voltage. If precision voltages are required to be set at levels other than the standard outputs, the 20% absolute tolerance in the internal resistor ladder must be accounted for.

Alternatively, the output voltage can be raised by loading the 2.5V tap with R3 alone. The output voltage can be lowered by connecting R4 alone. Either of these resistors can be a fixed resistor selected by test or an adjustable resistor. In all cases the resistors should have a low temperature coefficient to match the AD584 internal resistors, which have a negative T.C. less than 60ppm/°C. If both R3 and R4 are used, these resistors should have matched temperature coefficients.

When only small adjustments or trims are required, the circuit of Figure 2 offers better resolution over a limited trim range. The circuit can be programmed to 5.0V, 7.5V or 10V and adjusted by means of R1 over a range of about  $\pm 200$  mV. To trim the 2.5V output option, R2 (Figure 2) can be reconnected to the bandgap reference (pin 6). In this configuration, the adjustment should be limited to  $\pm 100$  mV in order to avoid affecting the performance of the AD584.



Figure 2. Output Trimming





# Performance of the AD584

### PERFORMANCE OVER TEMPERATURE

Each AD584 is tested at five temperatures over the  $-55^{\circ}$ C to  $+125^{\circ}$ C range to ensure that each device falls within the Maximum Error Band (see Figure 4) specified for a particular grade (i.e., S and T grades); three-point measurement guarantees performance within the error band from 0 to  $+70^{\circ}$ C (i.e., J, K, or L grades). The error band guaranteed for the AD584 is the maximum deviation from the initial value at  $+25^{\circ}$ C. Thus, given the grade of the AD584, the designer can easily determine the maximum total error from initial tolerance plus temperature variation. For example, for the AD584T, the initial tolerance is  $\pm10$ mV and the error band is  $\pm15$ mV. Hence, the unit is guaranteed to be 10.000 volts  $\pm25$ mV from  $-55^{\circ}$ C to  $+125^{\circ}$ C.



Figure 4. Typical Temperature Characteristic

### **OUTPUT CURRENT CHARACTERISTICS**

The AD584 has the capability to either source or sink current and provide good load regulation in either direction, although it has better characteristics in the source mode (positive current into the load). The circuit is protected for shorts to either positive supply or ground. The output voltage vs. output current characteristics of the device is shown in Figure 5. Source current is displayed as negative current in the figure; sink current is positive. Note that the short circuit current (i.e., zero volts output) is about 28mA; when shorted to +15 volts, the sink current goes to about 20mA.





### DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 6 displays the turn-on characteristic of the AD584. Figure 6a is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within ±1 millivolt is about 180µs, and there is no long thermal tail appearing after the point.



Figure 6. Output Settling Characteristic

### NOISE FILTERING

The bandwidth of the output amplifier in the AD584 can be reduced to filter the output noise. A capacitor ranging between  $0.01\mu$ F and  $0.1\mu$ F connected between the Cap and V<sub>BG</sub> terminals will further reduce the wideband and feedthrough noise in the output of the AD584, as shown in Figure 8.



Figure 7. Additional Noise Filtering

with an External Capacitor



Figure 8. Spectral Noise Density and Total rms Noise vs. Frequency

# Applications of the AD584

### USING THE STROBE TERMINAL

The AD584 has a strobe input which can be used to zero the output. This unique feature permits a variety of new applications in signal and power conditioning circuits.

Figure 9 illustrates the strobe connection. A simple NPN switch can be used to translate a TTL logic signal into a strobe of the output. The AD584 operates normally when there is no current drawn from pin 5. Bringing this terminal low, to less than 200mV, will allow the output voltage to go to zero. In this mode the AD584 should not be required to source or sink current (unless a 0.7V residual output is permissible). If the AD584 is required to sink a transient current while strobed off, the strobe terminal input current should be limited by a 100 $\Omega$  resistor as shown in Figure 9.

The strobe terminal will tolerate up to  $5\mu$ A leakage and its driver should be capable of sinking  $500\mu$ A continuous. A low leakage open collector gate can be used to drive the strobe terminal directly, provided the gate can withstand the AD584 output voltage plus one volt.



Figure 9. Use of the Strobe Terminal

### PRECISION HIGH CURRENT SUPPLY

The AD584 can be easily connected to a power PNP or power Darlington PNP device to provide much greater output current capability. The circuit shown in Figure 10 delivers a precision 10 volt output with up to 4 amperes supplied to the load. The  $0.1\mu$ F capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high frequency supply rejection results from removing the capacitor.



### Figure 10. High Current Precision Supply

The AD584 can also use an NPN or Darlington NPN transistor to boost its output current. Simply connect the 10V output terminal of the AD584 to the base of the NPN booster and take the output from the booster emitter as shown in Figure 11. The 5.0V or 2.5V pin must connect to the actual output in this configuration. Variable or adjustable outputs (as shown in Figures 1 and 2) may be combined with +5.0V connection to obtain outputs above +5.0V.

### THE AD584 AS A CURRENT LIMITER

The AD584 represents an alternative to current limiter diodes which require factory selection to achieve a desired current.

Use of current limiting diodes often results in temperature coefficients of  $1\%/^{\circ}$ C. Use of the AD584 in this mode is not limited to a set current limit; it can be programmed from 0.75 to 5mA with the insertion of a single external resistor (see Figure 12). Of course, the minimum voltage required to drive the connection is 5 volts.



Figure 11. NPN Output Current Booster





Figure 12. A Two-Component Precision Current Limiter



Figure 13. Two-Terminal -5 Volt Reference

**NEGATIVE REFERENCE VOLTAGES FROM AN AD584** The AD584 can also be used in a two-terminal "zener" mode to provide a precision -10, -7.5 or -5.0 volt reference. As shown in Figure 13, the VIN and VOUT terminals are connected together to the positive supply (in this case, ground). The AD584 common pin is connected through a resistor to the negative supply. The output is now taken from the common pin instead of VOUT. With 1mA flowing through the AD584 in this mode, a typical unit will show a 2mV increase in output level over that produced in the three-terminal mode. Note also that the effective output impedance in this connection increases from  $0.2\Omega$  typical to  $2\Omega$ . It is essential to arrange the output load and the supply resistor, R<sub>S</sub>, so that the net current through the AD584 is always between 1 and 5mA. The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard three-terminal mode. The operating temperature range is limited to -55°C to +85°C.

The AD584 can also be used in a two-terminal mode to develop a positive reference.  $V_{\rm IN}$  and  $V_{\rm OUT}$  are tied together and to the positive supply through an appropriate supply resistor. The performance characteristics will be similar to those of the negative two-terminal connection. The only advantage of this connection over the standard three-terminal connection is that a lower primary supply can be used, as low as 0.5 volts above the desired output voltage. This type of operation will require considerable attention to load and primary supply regulation to be sure the AD584 always remains within its regulating range of 1 to 5mA.

### 10 VOLT REFERENCE WITH MULTIPLYING CMOS D/A OR A/D CONVERTERS

The AD584 is ideal for application with the entire AD7520 series of 10- and 12-bit multiplying CMOS D/A converters, especially for low power applications. It is equally suitable for the AD7574 8-bit A/D converter. In the standard hook-up as shown in Figure 14, the standard output voltages are inverted by the amplifier/DAC configuration to produce converted voltage ranges. For example, a +10V reference produces a 0 to -10V range. If an AD308 amplifier is used, total quiescent supply current will typically be 2mA. The AD584 will normally be used in the -10 volt mode with the AD7574 to give a 0 to +10 volt ADC range. This is shown in Figure 16. Bipolar output applications and other operating details can be found in the data sheets for the CMOS products.





### PRECISION D/A CONVERTER REFERENCE

The AD562, like many D/A converters, is designed to operate with a +10 volt reference element (Figure 15). In the AD562, this 10 volt reference voltage is converted into a reference current of approximately 0.5mA via the internal 19.95k $\Omega$  resistor (in series with the external 100 $\Omega$  trimmer). The gain temperature coefficient of the AD562 is primarily governed by the temperature tracking of the 19.95k $\Omega$  resistor and the 5k/10k span resistors; this gain T.C. is guaranteed to 3ppm/°C. Thus, using the AD584L (at 5ppm/°C) as the 10 volt reference



# Figure 16. AD584 as Negative 10 Volt Reference for CMOS ADC

guarantees a maximum full scale temperature coefficient of 8ppm/°C over the commercial range. The 10 volt reference also supplies the normal 1mA bipolar offset current through the 9.95k bipolar offset resistor. The bipolar offset T.C. thus depends only on the T.C. matching of the bipolar offset resistor to the input reference resistor and is guaranteed to 3ppm/°C. Figure 17 demonstrates the flexibility of the AD584 applied to another popular D/A configuration.



Figure 17. Current Output 8-Bit D/A



Figure 15. Precision 12-Bit D/A Converter



# Two-Terminal IC 1.2 Volt Reference

# AD589

### FEATURES

Superior Replacement for Other 1.2V References Wide Operating Range:  $50\mu$ A to 5mA Low Power:  $60\mu$ W Total P<sub>D</sub> at  $50\mu$ A Low Temperature Coefficient:  $10pom/^{\circ}$ C max 0 to  $\pm 70^{\circ}$ C (AD589M)

10ppm/<sup>0</sup> C max, 0 to +70<sup>°</sup>C (AD589M) 25ppm/<sup>0</sup> C max, -55<sup>°</sup>C to +125<sup>°</sup>C (AD589U) Two Terminal "Zener" Operation Low Output Impedance: 0.6Ω No Frequency Compensation Required Low Cost

### AD589 FUNCTIONAL BLOCK DIAGRAM





The AD589 is a two-terminal, low cost, temperature compensated bandgap voltage reference which provides a fixed 1.23V output voltage for input currents between  $50\mu A$  and 5.0mA.

The high stability of the AD589 is primarily dependent upon the matching and thermal tracking of the on-chip components. Analog Devices' precision bipolar processing and thin-film technology combine to provide excellent performance at low cost.

Additionally, the active circuit produces an output impedance ten times lower than typical low-TC zener diodes. This feature allows operation with no external components required to maintain full accuracy under changing load conditions.

The AD589 is available in seven versions. The AD589J, K, L and M grades are specified for 0 to  $+70^{\circ}$ C operation, while the S, T and U grades are rated for the full  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range. Processing to MIL-STD-883B is available on the three military grades.

### PRODUCT HIGHLIGHTS

- 1. The AD589 is a two-terminal device which delivers a a constant reference voltage for a wide range of input current.
- 2. Output impedance of  $0.6\Omega$  and temperature coefficients as low as  $10ppm/^{\circ}C$  insure stable output voltage over a wide range of operating conditions.
- 3. The AD589 can be operated as a positive or negative reference. "Floating" operation is also possible.
- The AD589 will operate with total current as low as 50µA (60µW total power dissipation), ideal for battery powered instrument applications.
- 5. The AD589S, T, and U grades are available screened to the requirements of MIL-STD-883, Method 5004, Level B.
- 6. The AD589 is an exact replacement for other 1.2V references, offering superior temperature performance and reduced sensitivity to capacitive loading.

# **SPECIFICATIONS** (typical @ $I_{IN} = 500\mu A$ and $T_A = 25^{\circ}C$ unless otherwise noted)

Model	AD589J	AD589K	AD589L	AD589M	AD589S	AD589T	AD589U
ABSOLUTE MAXIMUM RATINGS							
Current	10mA	•	•	•	•	•	•
Reverse Current	10mA	•	•	•	•	•	•
Power Dissipation <sup>1</sup>	125mW	*	•	•	•	•	•
Storage Temperature Range	-65°C to +175°C	•	•	•	•	•	•
Operating Junction Temperature Range	-55°C to +150°C	•	•	•		•	•
Lead Temperature (Soldering, 10sec)	300°C	•			•	•	•
Operating Temperature Range	0 to +70°C	•	•	•	-55°C to +125°C	••	••
OUTPUT VOLTAGE	1.200V min			•	•		
,	1.235V typ	•	•	•	•	•	•
	1.250V max	•	•	•	•	•	•
OUTPUT VOLTAGE CHANGE vs. CURRENT							
(50µA - 5mA)	5mV max	•	•	•	•	•	•
DYNAMIC OUTPUT IMPEDANCE	0.6Ω typ	+	•	•	•	•	*
	$2\Omega \max$	•	•	•	•	•	
RMS NOISE VOLTAGE						· · · · · · · · · · · · · · · · · · ·	
$10$ Hz $\leq f \leq 10$ kHz	5µV	•	•	•	•	•	•
TEMPERATURE COEFFICIENT <sup>2</sup> - ppm/°C	100 max	50 max	25 max	10 max	100 max	50 max	25 max
TURN-ON SETTLING TIME TO 0.1%	25µs	•	•	•	•	•	•
OPERATING CURRENT <sup>3</sup>	50µA min	•	•	•	•	•	*
	5mA max	•	•	•	•	•	•
PACKAGE STYLE:4 H2A	н	•	•	•	•	•	•

NOTES <sup>1</sup> Absolute maximum power dissipation is limited by maximum current through the device. Maximum rating at elevated temperatures must be computed assuming Tj < 150°C, and dj<sub>A</sub> = 40°C/W. <sup>3</sup> See following page for explanation of temperature coefficient measurement method. <sup>3</sup> Optimum performance is obtained at currents below 500aA. Stray shunt capacitances should be minimized. If strays cannot be avoided, a shunt capacitance of at least 1000pF is recommended. <sup>4</sup> See Section 20 for package outline information.

\*Specifications same as AD589J. \*\*Specifications same as AD589S. Specifications subject to change without notice.

VOL. 1, 8-22 VOLTAGE REFERENCES

# **Understanding the AD589 Specifications**

### **VOLTAGE VARIATION vs. TEMPERATURE**

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., 10ppm/°C. However, because of nonlinearities in temperature characteristics, which originated in standard zener references (such as "S" type characteristics) most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves measurement of the output at 3, 5 or more different temperatures to guarantee that the output voltage will fall within the given error band. The temperature characteristic of the AD589 consistently follows the curve shown in Figure 1. Three-point measurement guarantees the error band over the specified temperature range. The temperature coefficients specified on page 2 represent the slopes of the diagonals of the error band from +25°C to Tmin and +25°C to Tmax.



Figure 1. Typical AD589 Temperature Characteristics





### DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 3 displays the turn-on characteristic of the AD589. This characteristic is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within  $\pm 1$  millivolt is about  $25\mu$ s, and there is no long thermal tail appearing after that point.



Figure 3. Output Settling Characteristics



Figure 4. Schematic Diagram

### 8

### **APPLICATION INFORMATION**

The AD589 functions as a two-terminal shunt-type regulator. It provides a constant 1.23V output for a wide range of input current from  $50\mu$ A to 5mA. Figure 5 shows the simplest configuration for an output voltage of 1.2V or less. Note that no frequency compensation is required. If additional filtering is desired for ultra low noise applications, minimum recommended capacitance is 1000 pF.



Figure 5. Basic Configuration for 1.2V or Less

The AD589 can also be used as a building block to generate other values of reference voltage. Figure 6 shows a circuit which produces a buffered 10V output. Total supply current for this circuit is approximately 2mA.



Figure 6. Single-Supply Buffered 10V Reference

The low power operation of the AD589 makes it ideal for use in battery operated portable equipment. It is especially useful as a reference for CMOS analog-to-digital converters. Figure 7 shows the AD589 used in conjunction with two popular integrating type CMOS A/D converters.



a. With 7109 12-Bit Binary A/D



b. With 7107 Panel Meter A/D

### Figure 7. AD589 Used as Reference for CMOS A/D Converters

The AD589 also is useful as a reference for CMOS multiplying DACs such as the AD7533. These DACs require a negative reference voltage in order to provide a positive output range. Figure 8 shows the AD589 used to supply an equivalent -1.0V reference to an AD7533.



Figure 8. AD589 as Reference for 10-Bit CMOS DAC


#### FEATURES

Improved, Lower Cost, Replacements for Standard 1403, 1403A 3-Terminal Device: Voltage In/Voltage Out Laser Trimmed to High Accuracy: 2.500V ±10mV (AD1403A) Excellent Temperature Stability: 25ppm/°C (AD1403A) Low Quiescent Current: 1.5mA max Low Cost Convenient MINI-DIP PACKAGE

### Low Cost, Precision 2.5 Volt IC Reference

### AD1403/AD1403A\*

#### AD1403/AD1403A FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT DESCRIPTION**

The AD1403 and AD1403A are improved three-terminal, low cost, temperature compensated, bandgap voltage references that provide a fixed 2.5V output voltage for inputs between 4.5V and 40V. A unique combination of advanced circuit design and laser-wafer-trimmed thin-film resistors provides the AD1403/AD1403A with an initial tolerance of  $\pm 10$ mV and a temperature stability of better than 25pm/°C. In addition, the low quiescent current drain of 1.5mA (max) offers a clear advantage over classical zener techniques.

The AD1403 or AD1403A is recommended as a stable reference for all 8-, 10- and 12-bit D-to-A converters that require an external reference. In addition, the wide input range of the AD1403/AD1403A allows operation with 5 volt logic supplies, making these devices ideal for digital panel meter applications and when only a single logic supply is available.

The AD1403 and AD1403A are specified for operation over the 0 to  $+70^{\circ}$ C temperature range. The AD580 series of 2.5 volt precision IC references is recommended for applications where operation over the  $-55^{\circ}$ C to  $+125^{\circ}$ C range is required.

\*Covered by Patent Numbers: 3,887,863; RE30,586.

#### PRODUCT HIGHLIGHTS

- 1. The AD1403A offers improved initial tolerance over the industry-standard 1403A: ±10mV versus ±25mV at a lower cost.
- 2. The three-terminal voltage in/voltage out operation of the AD1403/AD1403A provides a regulated output voltage without any external components.
- 3. The AD1403/AD1403A provides a stable 2.5V output voltage for input voltages between 4.5V and 40V making these devices ideal for systems that contain a single logic supply.
- Thin film resistor technology and tightly controlled bipolar processing provide the AD1403A with temperature stabilities of 25ppm/°C.
- 5. The low 1.5mA maximum quiescent current drain of the AD1403 and AD1403A makes them ideal for CMOS and other low power applications.

# **SPECIFICATIONS** (VIN = 15V, TA = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (I <sub>O</sub> = 0mA) AD1403 AD1403A	V <sub>O</sub>	2.475 2.490	2.500 2.500	2.525 2.510	v
Temperature Coefficient of Output Voltage AD1403 AD1403A	Δν <sub>0</sub> /Δτ		10 10	40 25	ppm/°C
Output Voltage Change, 0 to +70°C AD1403 AD1403A	ΔV <sub>O</sub>		-	7.0 4.4	mV
Line Regulation (15V V <sub>IN</sub> <40V) (4.5 < V <sub>IN</sub> <15V)	Reg <sub>in</sub>		1.2 0.6	4.5 3.0	mV
Load Regulation (0mA <l<sub>O&lt;10mA)</l<sub>	Reg <sub>load</sub>	-	_	10	mV
Quiescent Current (I <sub>O</sub> = 0mA)	I <sub>1</sub>	-	1.2	1.5	mA

#### MAXIMUM RATINGS (TA = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Input Voltage	V <sub>IN</sub>	40	V
Storage Temperature	T <sub>STG</sub>	-25 to 100	°C
Junction Temperature	Тј	+175	°C
Operating Ambient Temperature Range	T <sub>A</sub>	0 to +70	°C

#### ORDERING INFORMATION

Device	Initial Tolerance	Package Style <sup>1</sup>
AD1403N	±25mV	N8A
AD1403AN	±10mV	N8A

Specifications subject to change without notice.

<sup>1</sup> See Section 20 for package outline information.



Figure 1. AD1043/AD1403A Functional Diagram











Figure 4. Quiescent Current vs. Temperature (VIN = 15V, IOUT = 0mA)

### **Typical Performance Curves**



Figure 5. Change in  $V_{OUT}$  vs. Temperature (Normalized to  $V_{OUT} @ V_{IN} = 15V$ )



Figure 6. Change in VOUT vs. Temperature (Normalized to VOUT @ VIN = 15V, IOUT = 0mA)

### Applying the AD1403/AD1403A

VOLTAGE VARIATION VS. TEMPERATURE AND LINE Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references are characterized using a maximum deviation per degree Centigrade; i.e.,  $10ppm/^{\circ}C$ . However, because of the inconsistent nonlinearities in zener references (butterfly or "S" type characteristics), most manufacturers use a maximum limit error band approach to characterize their references. This technique measures the output voltage at 3 to 5 different temperatures and guarantees that the output voltage deviation will fall within the guaranteed error band at these discrete temperatures. This approach, of course, makes no mention or guarantee of performance at any other temperature within the operating temperature range of the device.

The consistent Voltage vs. Temperature performance of a typical AD1403 is shown in Figure 5. Note that the characteristic is quasi-parabolic, not the possible "S" type characteristics of classical zener references. This parabolic characteristic permits a maximum output deviation specification over the device's full operating temperature range, rather than just at 3 to 5 discrete temperatures.

The AD1403 exhibits a worst-case shift of 7.5mV over the entire range of operating input voltage, 4.5 volts to 40 volts. Typically, the shift is less than 1mV as shown in Figure 2.

#### THE AD1403A AS A LOW POWER, LOW VOLTAGE PRECISION REFERENCE FOR DATA CONVERTERS

The AD1403A has a number of features that make it ideally suited for use with A/D and D/A data converters used in complex microprocessor-based systems. The calibrated 2.500 volt output minimizes user trim requirements and allows operation from a single low voltage supply. Low power consumption (1.5mA quiescent current) is commensurate with that of CMOS-type devices, while the low cost and small package complements the decreasing cost and size of the latest converters.

DECODED

MEMW

Figure 7 shows the AD1403A used as a reference for the AD7524 low-cost 8-bit CMOS DAC with complete microprocessor interface. The AD1403A and the AD7524 are specified to operate from a single 5 volt supply; this eliminates the need to provide a +15 volt power supply for the sole purpose of operating a reference. The AD7524 includes an 8-bit data register, and address decoding logic; it may thus be interfaced directly to an 8- or 16-bit data bus. Only 300µA of quiescent current from the single +5 volt supply is required to operate the AD7524 which is packaged in a small 16 pin DIP. The AD542 output amplifier is also low power, requiring only 1.5mA quiescent current. Its laser-trimmed offset voltage preserves the ±1/2LSB linearity of the AD7524KN without user trims and it typically settles to  $\pm 1/2$ LSB in less than 5 microseconds. It will provide the 0 volt to -2.5 volt output swing from ±5 volt supplies.

### THE AD1403 AS A PRECISION PROGRAMMABLE CURRENT SOURCE

The AD1403 is an excellent building block for precision current sources. Its wide range of operating voltages, 4.5V to 40V, along with excellent line regulation over that range (7.5mV) result in high insensitivity to varying load impedances. The low quiescent current ( $I_1$ ) of 1.5mA (max) and the maximum specified maximum load current of 10mA allows the user to program current to any value between 1.5mA and 10mA.

Figure 8a shows the AD1403 connected as a current source. Total current is equal to the quiescent current plus the load current. Most of the temperature coefficient comes from the quiescent current term  $I_1$ , which has a typical TC of  $0.13\%/^{\circ}C$ (1300ppm/°C). The load voltage (and hence current) TC is much lower at ±40ppm/°C max (AD1403). Therefore, the overall temperature coefficient decreases rapidly as the load current is increased. Figure 8a shows the typical temperature coefficient for currents between 1.5mA and 10mA. Use of an AD1403A will not improve the TC appreciably.



Figure 8a. The AD1403 as a Precision Programmable Current Source



Figure 8b. Typical Temperature Coefficient of Current Source



Figure 7. Low Power, Low Voltage Reference for the AD7524 Microprocessor-Compatible 8-Bit DAC



### ±10 Volt Precision Reference Series

8

AD2700, AD2701, AD2702

#### FEATURES

Very High Accuracy: 10.000 Volts ±2.5mV (L and U) Low Temperature Coefficient: 3ppm/°C Performance Guaranteed -55°C to +125°C 10mA Output Current Capability Low Noise Short Circuit Protected

#### AD2700 SERIES FUNCTIONAL BLOCK DIAGRAMS



#### 14-PIN DIP

#### PRODUCT DESCRIPTION

The AD2700 family of precision 10 volt references offer the user excellent accuracy and stability at a moderate price by combining the recognized advantages of thin film technology and active laser trimming. The low temperature drift  $(3ppm)^{\circ}C)$  achieved with these technologies can be matched only by the use of ovens, chip heaters for temperature regulation, or with hand selected components and manual trimming. In addition, temperature-regulated devices are guaranteed only up to +85°C operation, whereas the U- and S-grade devices in the AD2700 family are guaranteed to +125°C. The AD2700U and AD2700S series are also available with screening to MIL-STD-883A, Class B.

The AD2700 is a  $\pm 10$  volt reference which is designed to interface with high accuracy bipolar D/A converters of 10 and 12 bit resolution. The 10mA output drive capability also makes the AD2700 ideal for use as a general positive system reference.

The AD2701 is a negative 10 volt reference especially designed to interface with CMOS D/A and A/D converters, as shown in the applications. For systems requiring a dual tracking reference, the AD2702 offers both positive and negative precision 10 volt outputs in a single package. All three devices are offered in "J" and "L" grades for operation from -25°C to +85°C and "S" and "U" grades for the -55°C to +125°C temperature range.

Model	Output
AD2700	+10.000V
AD2701	-10.000V
AD2702	±10.000V

**SPECIFICATIONS** (maximum or minimum @  $E_{IN} \pm 15V$  @ +25°C,  $R_L = 2k\Omega$  unless otherwise noted)

MODEL	J	L	S <sup>1</sup>	U <sup>1</sup>
ABSOLUTE MAX RATINGS				
Input Voltage (for applicable supply)	±20V	*	*	*
Power Dissapation @ +25°C - AD2700.01	300mW	*	*	*
- AD2702	450mW	*	*	*
Operating Temperature Range	-25°C to +85°C	•	-55°C to +125°C	***
Storage Temperature Range	$-65^{\circ}$ C to $+150^{\circ}$ C	•	*	*
Lead Temperature (soldering, 10s)	+300°C	*	*	*
Short Circuit Protection (to GND)	Continuous	*	*	*
OUTPUT VOLTAGE	and 1 - 1 - 1 - 1			
AD2700	10.000V ±0.005V	±0.0025V	*	**
AD2701	-10.000V ±0.005V	±0.0025V	*	**
AD2702	±10.000V ±0.005V	±0.0025V	*	**
OUTPUT CURRENT – @ +25°C	±10mA	*	* .	*
$(V_{IN} = \pm 13 \text{ to } \pm 18\text{V})$ over op. range	±5mA	+5mA, -2mA	**	* *
OUTPUT VOLTAGE CHANGE <sup>2</sup> -AD2700,01	10ppm/°C	3ppm/°C	**	**
	±11.0mV	±4.3mV	±8mV	±5.5mV
T <sub>min</sub> to T <sub>max</sub> AD2702	10ppm/°C	5ppm/°C	** .	3ppm/°C
	±11.0mV	±5.5mV	±10.0mV	±5.5mV
LINE REGULATION			•	
$V_{IN} = \pm 13.5$ to $\pm 16.5$ V	300µV/V	*	*	*
LOAD REGULATION				
0 to ±10mA	50µV/mA	*	•	*
OUTPUT RESISTANCE	0.05Ω	*	*	*
INPUT VOLTAGE, OPERATING	±13V to ±18V	*	*	*
OUIESCENT CURRENT $= AD2700, 01$	+14mΔ	*	*	*
– AD2702	+17mA, -3mA	*	*	*
NOISE	· · · · · · · · · · · · · · · · · · ·			
(0.1 to 10Hz)	50μV p-p typ	*	*	*
LONG TERM STABILITY (@ +55°C)	100ppm/1000 Hrs. typ	*	*	*
OFFSET ADJUST BANGE	······································			
(See Diagrams)	±20mV (min)	*	* .	*
OFFSET ADJUST TEMP DRIFT FEFECT	$+4uV/^{\circ}C$ per mV			·
	of Adjust typ	*	*	*
PACKAGE OPTION <sup>3,4</sup>	HY14D	* .	*	*

\*Same as "J" grade performance. \*\*Same as "L" grade performance. \*\*\*Same as "S" grade performance.

<sup>1</sup>Operational screening ("S or U/883") per MIL-STD-883A Method 5008, Class B; except that constant acceleration is 10kg. (Method 2001, Condition B. Y1 Plane).

<sup>2</sup>Output voltage change as a function of temperature is determined using the box method. Each unit is tested at Tmin, Tmax and +25°C. At each temperature VOUT must fall within the rectangular area bounded by the minimum and maximum temperature and whose maximum VOUT value is equal to VOUT nominal plus or minus the maximum +25°C error plus the maximum drift error from +25°C.

<sup>3</sup>See Section 20 for package outline information.

<sup>4</sup>Analog Devices reserves the right to ship ceramic packages (HY14B) in lieu of metal (HY14D) packages.

Specifications subject to change without notice.



.

Pin Designations

Fine Trim Connections



Using AD2700 Reference With the AD562 – 12-Bit D/A Converter

#### USING AD2700 REFERENCE WITH THE AD7520 AND AN IC AMPLIFIER TO BUILD A DAC

The AD2700 series is ideal for use with the AD7520 series of CMOS D/A converters. A CMOS converter in a unipolar application as shown below performs an inversion of the voltage reference input. Thus, use of the +10 volt AD2700 reference will result in a 0 to -10 volt output range. Alternatively, using the -10 volt AD2701 will result in a 0 to +10 volt range. Two operational amplifiers are used to give a bipolar output range of -10 volt to +10 volt, as shown in the lower figure. Either the AD2700 or AD2701 can be used, depending on the transfer code characteristic desired. For more detailed applications information, refer to the AD7520 data sheet.



#### Unipolar Binary Operation

DIGITAL INPUT	ANALOG OUTPUT
1111111111	$-V_{REF}$ (1 - 2 <sup>-10</sup> )
100000001	$-V_{\rm REF} (1/2 + 2^{-10})$
1000000000	$\frac{-V_{\text{REF}}}{2}$
0111111111	$-V_{\rm REF} (1/2 - 2^{-10})$
0000000001	-V <sub>REF</sub> (2 <sup>-10</sup> )
0000000000	0

NOTE: 1 LSB =  $2^{10}$  V<sub>REF</sub>





Bipolar Operation (4-Quadrant Multiplication)

DIGITAL INPUT	ANALOG OUTPUT
1111111111	$-V_{\rm REF} (1 - 2^{-9})$
1000000001	-V <sub>REF</sub> (2 <sup>-9</sup> )
1000000000	0
0111.111111	V <sub>REF</sub> (2 <sup>-9</sup> )
0000000001	$V_{\rm REF} \ (1 - 2^{-9})$
00000000000	V <sub>REF</sub>

NOTE: 1 LSB =  $2^{-9}$  V<sub>REF</sub>

Table 2. Code Table – Bipolar (Offset Binary) Operation

### USING THE AD2700 VOLTAGE REFERENCE WITH D/A CONVERTER

An AD2700 Voltage Reference can be used with an inverting operational amplifier and an R-2R ladder network. If all bits but the MSB are off (i.e., grounded), the output voltage is  $(-R/2R)E_{REF}$ . If all bits but Bit 2 are off, it can be shown that the output voltage is  $\frac{1}{2}(-R/2R)E_{REF} = \frac{1}{2}E_{REF}$ : The lumped resistance of all the less-significant-bit circuitry (to the left of Bit 2) is 2R; the Thevenin equivalent looking back from the MSB towards Bit 2 is the generator,  $E_{REF}/2$ , and the series resistance 2R; since the grounded MSB series resistance, 2R, has virtually no influence – because the amplifier summing point is at virtual ground – the output voltage is therefore  $-E_{REF}/4$ . The same line of thinking can be employed to show that the nth bit produces an increment of output equal to  $2^{-n} E_{REF}$ .





b. Example: Contribution of Bit 2; All Other Bits "0"



c. Simplified Equivalent of Circuit (b.)

# 

# $\pm 10.000$ Volt Ultra High Precision Reference Series

#### FEATURES

Laser Trimmed to High Accuracy:  $10.000V \pm 1.0mV$ Low Temperature Coefficient:  $1ppm/^{\circ}C$  (L Grade) Excellent Long Term Stability: 25ppm/1000hrs. 5mA Output Current Capability Low Noise ( $30\mu V p$ -p) Short Circuit Protected No Heater Utilized Small Size (Standard 14-Pin DIP Package)

#### **PRODUCT DESCRIPTION**

The AD2710 and AD2712 are temperature-compensated, hybrid voltage references which provide precise 10.000V output from an unregulated input level from 13.5 to 16.5 volts. Active laser trimming is used to trim both the initial error at +25°C as well as the temperature coefficient, which results in ultra high precision performance previously available only in oven-regulated modules. The 1.0mV maximum initial error and 1ppm/°C guaranteed maximum temperature coefficient of the AD2710L and AD2712L represent the best performance combination available without using ovens or heated substrates for temperature regulation.

The AD2710 series of precision 10.000 volt references offer the user unequalled accuracy and stability with performance guaranteed over the 0 to  $+70^{\circ}$ C temperature range. The devices combine the recognized advantages of thin film technology and active laser trimming with a unique integrated ceramic package design to provide an excellent reference for use in applications requiring high accuracy and stability.

The AD2710 is recommended for use as a reference for 10-, 12- and 14-bit D/A converters which require an external reference. The device is also suitable for many types of high resolution A/D converters, either successive approximation or integrating designs. The 5mA output drive capability of the device also makes the AD2710 ideal for use as a master system reference.

For systems requiring a dual tracking reference, the AD2712 offers both positive and negative outputs in a single package. All units are packaged in an integrated ceramic 14-pin sidebrazed package offering superior reliability over other package designs.

### AD2710, AD2712

#### AD2710/AD2712 PIN CONFIGURATIONS



#### PRODUCT HIGHLIGHTS

- Active laser trimming of both initial accuracy and temperature coefficient results in very high accuracy over the temperature range without the use of external components. AD2710 has a maximum deviation from 10.000 volts of ±1.00mV at 25°C with no external adjustments.
- 2. The AD2710 and AD2712 are well suited for a broad range of applications requiring an accurate, stable reference source such as data converters, test and measurement systems and calibration standards.
- The performance of the AD2710 series is achieved by a well-characterized design and close control over the manufacturing process. This eliminates the need for temperaturecontrolled ovens to provide stability.
- The advanced multilayer integrated ceramic package results in superior electrical performance as well as inherent high reliability.

### **SPECIFICATION**

C	(typical @ VS ±15V after a 5 minute warm-up at +25°C,
3	no load condition unless otherwise specified)

Model	AD2710KN	AD2710LN	AD2712KN	AD2712LN
ABSOLUTE MAXIMUM RATINGS	······································			
Input Voltage (for applicable supply)	±18V	*	•	•
Power Dissipation @ +25°C	300mW	*	450mW	**
Operating Temperature Range	0 to +70°C	*	*	•
Storage Temperature Range	-55°C to +100°C	*	•	*
Lead Temperature (soldering, 20s)	+260°C	•	•	•
Short Circuit Protection (to GND)	Continuous	*	*	*
OUTPUT VOLTAGE ERROR <sup>1</sup>	+1 0			
+23 C	±1.0mv max			
OUTPUT VOLTAGE TEMPERATURE COEFFICIENT <sup>2</sup>			2	_
+10V Output +25°C to +70°C 0 to $+25°C$	±2ppm/°C max ±5ppm/°C max	±1ppm/°C max *3	±2ppm/°C max *	±1ppm/°C max *3
$-10V \text{ Output}^4 + 25^{\circ} \text{C to } + 70^{\circ} \text{C}$	Not Applicable	Not Applicable	±3ppm/°C max	±2ppm/°C max
$0$ to $+25^{\circ}C$	Not Applicable	Not Applicable	±5ppm/°C max	**
LINE REGULATION				
$V_{\rm S} = \pm 13.5 \text{ to } \pm 16.5^5$	125µV/V(200µV/V max)	<sup>*</sup> •	•	*
OUTPUT CURRENT	10mA	*	*	+
LOAD REGULATION			······································	
$I_0 = 0$ to $\pm 5mA$	$50\mu$ V/mA( $100\mu$ V/mA max)	*	*	*
OUTPUT RESISTANCE	0.05Ω	*	*	*
INPUT VOLTAGE <sup>5</sup>				
Operating Range	±13V to ±18V		*	*
Specified Performance	±13.5V to ±16.5V	*	• · · · · · · · · · · · · · · · · · · ·	•
QUIESCENT SUPPLY CURRENT				
V <sub>S</sub> +	9mA(14mA max)	•	12mA (16mA max)	**
V <sub>S</sub> - <sup>5</sup>	Not Applicable	Not Applicable	2mA (3mA max)	**
NOISE				
0.1 to 10Hz	30µV p-p	•	•	•
LONG TERM STABILITY				
$T_A = +25^{\circ}C$	25ppm/1000 Hours	*	•	*
EXTERNAL TRIM RANGE <sup>6</sup>	±10mV	*	*	•
PACKAGE OPTION <sup>7</sup>	HY14B	•	*	*

NOTES:

\*Same as AD2710KN. \*\*Same as AD2712KN performance.

<sup>1</sup> Specifications apply to both outputs of the AD2712.

<sup>2</sup> Refer to next page for definition of temperature-related error specifications.

The AD2710LN and AD2712LN outputs are guaranteed for a maximum ±2ppm/<sup>6</sup>C temperature coefficient over the +15°C to +25°C temperature range. Refer to Figure 1. <sup>4</sup>The +10V and -10V outputs of the AD2712 typically track within ±1ppm/<sup>6</sup>C over the specified temperature range.

<sup>5</sup>Negative power supply not required for AD2710.

<sup>6</sup>Use of the output trim will change the temperature coefficient approximately 0.3ppm/°C for each millivolt of adjustment.

<sup>7</sup>See Section 20 for package outline information.

Specifications subject to change without notice.

### Applying the AD2710 Series

#### UNDERSTANDING THE SPECIFICATIONS

The AD2710 and AD2712 precision references are designed for applications requiring both the lowest possible initial error at room temperature and the lowest possible temperature drift. The specification for initial error is relatively straight-forward, and is the absolute error from exactly 10.000V. The specification for temperature drift, however, must be explained.

Various methods have been used to specify the temperature drift of voltage references, including the "butterfly", "box", and "modified-box" (or total error) methods. The AD2710 and AD2712 are specified with the "butterfly" method.

Using three or more temperatures provides the user with a tighter drift specification, eliminating possible mid-range excursions. The AD2710 and AD2712 have been designed and characterized as having a smooth drift curve with a virtually straight segment from  $+25^{\circ}$ C to  $+70^{\circ}$ C. The typical curve as shown is concave downward and gradually increases slope near 0°C.

As can be seen from Figure 1, the AD2710L and AD2712L +10V outputs will exhibit a maximum temperature coefficient of  $\pm 1ppm/^{\circ}C$  ( $\pm 2ppm/^{\circ}C$  for "K" grade) from +25°C to +70°C. Over the short range between +15°C and +25°C, the AD2710L and AD2712L +10V outputs have a maximum drift of only  $\pm 2ppm/^{\circ}C$  and a maximum drift of  $\pm 5ppm/^{\circ}C$ from 0 to +15°C. The negative output of the AD2712L has a similar temperature coefficient characteristic with a maximum slope of  $\pm 2ppm/^{\circ}C$  from +25°C to +70°C. This limit continues from +25°C to +15°C and then increases to a  $\pm 5ppm/^{\circ}C$ maximum slope from +15°C and 0°C. Every unit is 100 percent tested and guaranteed to meet these specifications over the full 0 to +70°C temperature range.





All grades of the AD2710 and AD2712 are tested after a five minute warm-up period. This warm-up allows the entire circuit to attain thermal equilibrium. The warm-up drift is approximately 500 microvolts and is completely settled approximately three minutes after turn-on. Figure 2 shows the typical warm-up characteristics of the AD2710.



USING THE AD2710 AS A DAC REFERENCE Digital-to-analog converters require a reference to establish the full scale output range. It is this reference which will ultimately determine the absolute accuracy of the converter. While many converters include internal reference sources, better overall performance can be obtained if a higher precision external reference is used.



Figure 3. Low Drift 12-Bit D/A Converter

8

Figure 3 shows the AD2710 used with the AD566A high-speed 12-bit DAC. The AD566AKD is laser trimmed for  $\pm 1/4$ LSB maximum nonlinearity, and exhibits a gain temperature coefficient of 3ppm/°C. Use of the AD2710LN reference will result in a worst case total gain temperature coefficient of 4ppm/°C. After initial calibration of the DAC scale factor at room temperature, 12-bit absolute accuracy can be maintained over the +15°C to +70°C temperature range. The high output current capability of the AD2710 allows it to serve as a reference for up to 10 such converters in a system.

The resolution of the AD566A can be extended as shown in Figure 3 by summing the output of another DAC. In this example, an AD559 is used to provide 4 additional bits. Since the AD569 is driven from the same AD2710 reference as the AD566A which provides the higher-order bits, and uses a similar internal thin-film resistor ladder, it will exhibit first-order temperature tracking. While this circuit provides 16-bits of resolution, it is only as accurate as the AD566A will typically achieve  $\pm 0.003\%$  accuracy ( $\pm 1/2$ LSB at 14 bits).



Figure 4. 16-Bit Binary DAC with AD2710 Reference

#### HIGH RESOLUTION ANALOG-TO-DIGITAL CONVERSION

The AD2710 is well-suited to both system and instrument-level analog-to-digital converter reference requirements. The excellent absolute accuracy and low temperature drift allow lowcost measurement systems to offer high levels of performance.

The AD7555 is a 41/2/51/2 digit ADC subsystem which uses the quad-slope conversion technique to achieve high accuracy at



NOTES: 1. R8 C1 VALUES SHOWN ARE FOR 5 1/2 DIGIT MODE. FOR 4 1/2 DIGIT MODE R8 - 360K, C1 + 0.22µF. SUITABLE CAPACITORS AVAILABLE FROM COMPONENT RESEARCH CO. INC., 1655 26th STREET, SANTA MONICA, CA. 30404. (STOCK NUMBER FOR 0.22µF CAPACITOR IS DI 18224KXW). 2. R4, R6, 71 % TOLERANCE 3. R1, R3 SHOULD TRACK WITHIN 0.5ppm / C. EITHER BULK METAL OR WIRE WOUND RESISTORS 107 A THIN FILM RETWORKS INFOLD BE USE. R2 SHOULD BE A LOW TC TYPE POTENTIOMETER OR A SELECTED LOW DRIFT FIXED RESISTOR.

#### Figure 5. High Accuracy Low Drift A/D Converter

low cost. This patented conversion process performs automatic correction for offsets and other errors in the analog circuitry as a part of each conversion. Total scale factor drift 1.2ppm/°C is possible using the AD2710L reference and medium-precision external amplifiers. This represents a full scale drift of less than  $\pm 10$  counts in  $\pm 200,000$  from  $+15^{\circ}$ C to +45°C. Less than 1 count of drift will occur in the 4 1/2 digit mode.



Figure 6. Optional Fine Trim Connections

The AD7555 was designed for use with a 4.096V reference, which produces a ±2 volt input range. When the AD2710 is used, the input range is increased to  $\pm 4.88281V$  (24.4 $\mu$ V/ count). The new scaling can be handled either by using a precision gain stage before the AD7555 analog input as shown or by using a microprocessor to digitally correct the scale. The actual input signal value can be computed by multiplying the count produced by the AD7555 by V<sub>REF1</sub> (10 volts in this case), and dividing the result by 409600. Details of the digital circuitry of the AD7555 can be found on the AD7555 data sheet.

It should be noted that when the AD7555 is used with the AD2710 10 volt reference, it is necessary to use a V<sub>CC</sub> greater than 10 volts. Thus the digital inputs and outputs of the ADC will be compatible with CMOS logic levels.

# Transducers

### Contents

	Page
Selection Guide	9-2
General Information and Definitions of Specifications	9-3
AD590I/J/K/L/M Temperature-to-Current Converter IC	9-5

### Selection Guide Transducers

Model	Characteristics	Vol I Page	Vol II Page
AD5901/J/K/L/M	IC, 2-terminal, TO-52 can or miniature flatpack, $-55^{\circ}$ C to $+150^{\circ}$ C (218K to 423K) operating range, linear current output, 1 $\mu$ A/K, laser- trimmed for high accuracy; Output current independent of supply voltage.	9-5	9-7
AC2626J/K/L/M	Stainless-steel temperature probe using AD590, same temperature range and electrical characteristics as the AD590, 3/16" outside diameter, 6- or 4-inch standard lengths, includes 3 feet of Teflon- coated lead wire, 2s response in stirred water, sensor electrically isolated from sheath (±200V breakdown-case to leads).	•	9–5

# FEATURE SELECTION CHART COMPARED TO TRADITIONAL TEMPERATURE SENSORS FOR -55 $^\circ$ C to +150 $^\circ$ C

TEMPERATURE SENSC	DRS	4C2026	THEO	THER.	<sup>40100</sup>
Linear High Level Excitation Insensitive	:	•	•	•	
Linearization Required Remote Sensing Applications Low Cost		•	•	•	

### Orientation Transducers

0.01°C

0.3°C

0.06°C

The AD590 is a two-terminal integrated circuit temperature transducer which produces an output current proportional to absolute temperature. The AD590 has a standard 1 $\mu$ A/K output current which is inherently linear, therefore, no linearization is required.

Attention to all the detail is the key to success in most interface criteria. The following application is provided to illustrate the problems involved in designing circuits which measure physical pheonomenon.

In this application, there is a need to measure temperatures from 0 to  $\pm 100^{\circ}$ C, to within  $1.0^{\circ}$ C, at low cost, at a remote location several hundred feet from the instrumentation. The ambient temperature in the vicinity of the instrumentation is expected to be  $25^{\circ}$ C  $\pm 15^{\circ}$ . A number of possible transducers will operate over the specified range, but the requirement for a remote measurement suggests the use of the current-output two-wire AD590 semiconductor temperature sensor, because the current is unaffected by voltage drops and induced voltages.

Consulting the "Accuracies of the AD590"<sup>1</sup> we find that the AD590J, with two external trims, would be suitable; its maximum error over the 0 to  $100^{\circ}$ C range is  $0.3^{\circ}$ . This permits an allowance of  $0.7^{\circ}$  for all other errors. If a tighter tolerance were required, it would be worthwhile to consider using the AD590M with two trims, for an error *below*  $0.05^{\circ}$ C.

Since AD590 measures absolute temperature (its nominal output is  $1\mu$ A/K), the output must be offset by 273.2 $\mu$ A in order to read out in degrees Celsius. The output of the AD590 flows through a 1k $\Omega$  resistance, developing a voltage of 1mV/K (Figure 1). The output of an AD580 2.5-volt reference is divided down by resistors to provide a 273.2mV offset, which is subtracted from the voltage across the 1k $\Omega$  resistor by an AD521 instrumentation amplifier. The AD521 provides a gain of 10.0, so that the output range, corresponding to 0 to 100°C, is 0 to 1.00V (10mV/°C).



Figure 1. Thermometer Circuit

The desired system accuracy is to within  $1.0^{\circ}$  C; as noted, all errors other than that of the AD590 must contribute the equivalent of less than  $0.7^{\circ}$ . It will be helpful to assemble an

<sup>1</sup>Accuracies of the AD590 Application Note, Analog Devices.

error budget for the circuit, assessing the contributions of each of the elements (Table 1). Errors will be expressed in degrees Celsius.

AD590 regulation. If the AD590 is excited by a voltage source of between 5 and 10V, the typical regulation is  $0.2\mu$ A/V ( $0.2^{\circ}$ C/V). With 1% source regulation, this contribution will be

AD590 linearity error. Total error for AD590J, over the 0 to  $100^{\circ}$ C range, with two trims, is  $0.3^{\circ}$ C. Those trims will be the gain and offset trims for the whole circuit, accounting for resistor and ratio errors, AD521L gain, offset and biascurrent errors, AD580L voltage error, and the AD590J's calibration error

R1 temperature coefficient. Since R1 is responsible for the conversion of the AD590's current to voltage, high absolute accuracy is important. Consequently, we would expect to use a device having  $10ppm/^{\circ}C$  or less in this spot. For ±15°C, the maximum error is 373.2 $\mu$ A ×  $10^{-5}/^{\circ}C$  ×  $15^{\circ}$  =  $0.06\mu$ A

(typical at 25°C and rated supply voltage unless noted otherwise)

Parameter	Condition	Specification
AD580L 2.5V VOLTAGE	REFERENCE	
Output voltage Input voltage, operating Line regulation Temperature sensitivity Noise	$V_{S} = +15V$ 7V $\leq V_{IN} \leq 30V$ 0 to 70°C 0.1 to 10Hz	2.450V min, 2.550V max 30V max, 7V min 2mV max 4.3mV max, 25ppm/°C, ty 60μV, p-p
Stability (drift with time)	long term per month	250μV (0.01%) 25μV (10ppm)
AD590J 1µV/K TEMPERA	ATURE TRANSDUCER	
Output current Input voltage, operating Calibration error Linearity error Repeatability Long-term drift Nairy control desciny	Nominal at 25°C (298.2k) 25°C, $V_S = 5V$ Two trims, 0 to 100°C range per month	298.2µA 30V max, 4V min ±5° C max 0.3° C max 0.1° C max 0.1° C max
Power-supply rejection Operating range	+5V≪V <sub>S</sub> ≪+15V	40pA/VH2 0.2μA/V -55°C to +150°C
AD521L DIFFERENTIAL	INSTRUMENTATION AMPL	IFIER
Gain equation (volts/volt) Error from equation Nonlinearity Gain tempco Voltage offset	Nominal Untrimmed ±9V output 0 to 70°C Irlput Output	G = R <sub>S</sub> /R <sub>G</sub> (±0.25 - 0.004G)% 0.1% max ±(3±0.05G)ppm/°C 1.0mV max
Voltage offset tempco	Input, 0 to 70°C Output, 0 to 70°C	2μV/°C max 75μV/°C max
Voltage offset vs. supply	Input Output, untrimmed*	3μV/% 0.5mV/%
Bias current	25 C	40nA max
Bias current tempco	0 to 70 C	500pA/ C
Common-mode rejection	Common-mode G = 10, dc to 60Hz, $1k\Omega$ source unbalance	6 × 101032  3.0pF
Voltage noise	G = 10, 0.1Hz to 10Hz, p-p, RTO	225µV

\*Can be reduced by trimming the output offset.

Table 1. Device Specifications Pertinent to the Analysis in the Text

AD580 temperature coefficient. The specified tempco for the AD580L is 25ppm/°C typical (61ppm/°C max over the range 0 to 70°C). Since operation is over a narrow range, the typical value is most useful, unless the AD580 has a critical effect on the overall error.  $25 \times 10^{-6}$ /°C  $\times$ 273mV  $\times$  15° = 0.1mV

0.04°C

0.0°C

0.14°C

0.02°C

Resistive divider tempco. The absolute values of R2 and R3 are of considerably less importance than their ability to track.  $10ppm/^{\circ}C$  is a reasonable value for tracking tempco.  $10^{-5}/^{\circ}C \times 273 \text{mV} \times 15^{\circ} = 0.04 \text{mV}$ 

Common-mode error. At a gain of 10, the minimum common-mode error of the AD521L amplifier is 94dB, one part in 50,000 of the common-mode voltage (273mV), or  $5\mu$ V (negligible)

AD521 temperature coefficient. The specified input offset tempco for the AD521L is  $2\mu V/^{\circ}C$ max, and the output offset tempco is  $75\mu V/^{\circ}C$ max ( $7.5\mu V/^{\circ}C$ , referred to the input), for a total of  $9.5\mu V/^{\circ}C$  R.T.I.  $9.5\mu V/^{\circ}C \times 15^{\circ} = 143\mu V$ 

AD521 bias-current tempco. The maximum biascurrent change is  $500 \text{pA/}^{\circ} \text{C} \times 30^{\circ}$  (range) = 15nA. The equivalent offset-voltage change is  $15 \text{nA} \times 1 \text{k}\Omega = 15 \mu \text{V}$ 

AD521 gain tempco. The circuit will be calibrated for correct output at 100°C by trimming of the gain of the AD521 at a 25°C ambient temperature. Variation of gain will cause output errors. The specified gain tempco at a gain of 10 for the AD521L is 3.5ppm/°C typical. If max is arbitrarily assumed to be ten times worse, and the resistors contribute 15ppm/°C additional, the maximum error will be 50 × 10<sup>-6</sup>/°C × 100° × 15° = 0.075° AD521 nonlinearity. The 0.1% nonlinearity specification applies for a  $\pm 9V$  output swing; for a 1V full-scale swing, it may be reasonable to expect a tenfold improvement, or a 1mV linearity/error, equivalent to 0.1°C

Total error (worst case)

 $\frac{0.1^{\circ}C}{0.84^{\circ}C}$ 

This means that, once the circuit has been calibrated at  $0^{\circ}$ C and  $100^{\circ}$ C (25°C ambient), the maximum error at any combination of measured and ambient temperatures can reasonably be expected to be less than  $1^{\circ}$ C.

If the summation were root-sum-of-squares, instead of worstcase, the error would come to less than 0.4°. This suggests that the design is quite conservative, since the probability of worst-case error is low; also (with some risk), it suggests that if an AD590M were used in the same design, temperature could be measured to within 0.25°C over the range. Naturally, every precaution should be taken to avoid additional errors attributable to either Murphy's or Natural Law. Aside from errors attributable to ambient temperature variations, this simple interface will require some form of protection from extraneous signals. Shielding and grounding should follow the practice suggested earlier in this book. In addition, capacitance across R1 will help reduce the effects of any ac currents induced in the twisted pair. Power supplies must be chosen to minimize error due to sensitivity of any of the elements to power-supply voltage changes, and bypassed to minimize coupling of interference through the powersupply leads.

0.075°C



### Two-Terminal IC Temperature Transducer

# AD590\*

#### FEATURES

Linear Current Output:  $1\mu A/^{\circ} K$ Wide Range:  $-55^{\circ}C$  to  $+150^{\circ}C$ Probe Compatible Ceramic Sensor Package Two-Terminal Device: Voltage In/Current Out Laser Trimmed to  $\pm 0.5^{\circ}C$  Calibration Accuracy (AD590M) Excellent Linearity:  $\pm 0.3^{\circ}C$  Over Full Range Range (AD590M) Wide Power Supply Range: +4V to +30VSensor Isolation from Case Low Cost



AD590 FUNCTIONAL BLOCK DIAGRAM

#### PRODUCT DESCRIPTION

The AD590 is a two-terminal integrated circuit temperature transducer which produces an output current proportional to absolute temperature. For supply voltages between +4V and +30V the device acts as a high impedance, constant current regulator passing  $1\mu A/^{\circ}K$ . Laser trimming of the chip's thin film resistors is used to calibrate the device to 298.2 $\mu$ A output at 298.2 $^{\circ}K$  (+25 $^{\circ}$ C).

The AD590 should be used in any temperature sensing application below +150°C in which conventional electrical temperature sensors are currently employed. The inherent low cost of a monolithic integrated circuit combined with the elimination of support circuitry makes the AD590 an attractive alternative for many temperature measurement situations. Linearization circuitry, precision voltage amplifiers, resistance measuring circuitry and cold junction compensation are not needed in applying the AD590.

In addition to temperature measurement, applications include temperature compensation or correction of discrete components, biasing proportional to absolute temperature, flow rate measurement, level detection of fluids and anemometry. The AD590 is available in chip form making it suitable for hybrid circuits and fast temperature measurements in protected environments.

The AD590 is particularly useful in remote sensing applications. The device is insensitive to voltage drops over long lines due to its high impedance current output. Any well-insulated twisted pair is sufficient for operation hundreds of feet from the receiving circuitry. The output characteristics also make the AD590 easy to multiplex: the current can be switched by a CMOS multiplexer or the supply voltage can be switched by a logic gate output.

#### \*Covered by Patent No. 4,123,698

#### PRODUCT HIGHLIGHTS

- The AD590 is a calibrated two terminal temperature sensor requiring only a dc voltage supply (+4V to +30V). Costly transmitters, filters, lead wire compensation and linearization circuits are all unnecessary in applying the device.
- 2. State-of-the-art laser trimming at the wafer level in conjunction with extensive final testing insures that AD590 units are easily interchangeable.
- 3. Superior interference rejection results from the output being a current rather than a voltage. In addition, power requirements are low (1.5mW's @ 5V @ +25°C). These features make the AD590 easy to apply as a remote sensor.
- 4. The high output impedance (>10M $\Omega$ ) provides excellent • rejection of supply voltage drift and ripple. For instance, changing the power supply from 5V to 10V results in only a 1 $\mu$ A maximum current change, or 1°C equivalent error.
- 5. The AD590 is electrically durable: it will withstand a forward voltage up to 44V and a reverse voltage of 20V. Hence, supply irregularities or pin reversal will not damage the device.
- 6. The device is hermetically sealed in both a ceramic sensor package and in to TO-52 package. MIL-STD-883 processing to level B is available and, for large unit volumes, special accuracy requirements over limited temperature ranges can be satisfied by selections at final test. The device is also available in chip form.

### SPECIFICATIONS (typical @ +25°C and Vs = 5V unless otherwise noted)

MODEL	AD590I	AD590J	AD590K	AD590L	AD590M
ABSOLUTE MAXIMUM RATINGS	-				
Forward Voltage (E+ to E-)	+44V	•	•	•	*
Reverse Voltage (E+ to E-)	-20V	•	•	•	•
Breakdown Voltage (Case to E+ or E-)	±200V	•	•	•	•
Rated Performance Temperature Range <sup>1</sup>	$-55^{\circ}$ C to $+150^{\circ}$ C	•	*	•	•
Storage Temperature Range <sup>1</sup>	-65°C to +155°C	•	•	•	*
Lead Temperature (Soldering, 10 sec)	+300°C	•	•	•	*
POWER SUPPLY					
Operating Voltage Range	+4V to +30V	•	• .	•	•
OUTPUT					
Nominal Current Output @ +25°C (298.2°K)	298.2µA	•	•	•	•
Nominal Temperature Coefficient	1μΑ/ <sup>°</sup> Κ		• • • • •	*	•
Calibration Error @ +25°C	±10.0°C max	±5.0°C max	±2.5°C max	±1.0°C max	±0.5°C max
Absolute Error <sup>2</sup> (over rated performance					
temperature range)		,			
Without External Calibration Adjustment	±20.0°C max	±10.0°C max	±5.5°C max	±3.0°C max	±1.7°C max
With +25°C Calibration Error Set to Zero	±5.8°C max	±3.0°C max	±2.0°C max	±1.6°C max	±1.0°C max
Nonlinearity	±3.0°C max	±1.5°C max	±0.8°C max	±0.4°C max	±0.3°C max
Repeatability <sup>3</sup>	±0.1°C max	*	•	•	*
Long Term Drift <sup>4</sup>	±0.1°C/month max	*	•	*	•
Current Noise	$40 p A \sqrt{Hz}$	•	•	•	•
Power Supply Rejection					
$+4V \leq V_{S} \leq +5V$	0.5µA/V	*	•	•	•
$+5V \le V_S \le +15V$	$0.2\mu A/V$	•	•	•	•
$+15V \leq V_S \leq +30V$	0.1µA/V		•	•	*
Case Isolation to Either Lead	10 <sup>1</sup> °Ω	•	•	•	•
Effective Shunt Capacitance	100pF	•	•	•	•
Electrical Turn-On Time <sup>5</sup>	20µs	•	•	•	•
Reverse Bias Leakage Current <sup>6</sup>	•				
(Reverse Voltage = 10V)	10pA	•	•	•	•
PACKAGE OPTION <sup>7</sup>			· · · · · · · · · · · · · · · · · · ·		
"H" Package: TO-52	AD5901H	AD5901H	AD590KH	AD5901 H	4D590MH
"F" Package: Flat Pack (F2A)	AD5901F	AD5901F	AD590KF	AD590LF	AD590MF

 \*Specifications same as AD5901
 <sup>1</sup> The AD590 has been used at -100°C and +200°C for short periods of measurement with no physical damage to the device. However, the absolute errors specified apply to only the rated performance temperature range.

<sup>2</sup> See section on temperature sensor specifications for explanation of error components. Note that ± 1°C error is the equivalent of ±1µA error.

<sup>3</sup>Maximum deviation between +25°C readings after tempera-ture cycling between -55°C and +150°C; guaranteed not tested.



<sup>4</sup>Conditions: constant +5V, constant +125°C; guaranteed,

not tested.

c

<sup>5</sup>Does not include self heating effects.

<sup>6</sup> Leakage current doubles every 10°C. <sup>7</sup> See Section 20 for package outline information. Specifications subject to change without notice.

#### **TEMPERATURE SCALE CONVERSION EQUATIONS**

$${}^{\circ}C = \frac{5}{9} ({}^{\circ}F - 32) \qquad {}^{\circ}K = {}^{\circ}C + 273.15$$
$${}^{\circ}F = \frac{9}{5} {}^{\circ}C + 32 \qquad {}^{\circ}R = {}^{\circ}F + 459.7$$

#### **CIRCUIT DESCRIPTION<sup>1</sup>**

The AD590 uses a fundamental property of the silicon transistors from which it is made to realize its temperature proportional characteristic: if two identical transistors are operated at a constant ratio of collector current densities, r, then the difference in their base-emitter voltages will be  $(kT/q)(\ln r)$ . Since both k, Boltzman's constant and q, the charge of an electron, are constant, the resulting voltage is directly proportional to absolute temperature (PTAT).

In the AD590, this PTAT voltage is converted to a PTAT current by low temperature coefficient thin film resistors. The total current of the device is then forced to be a multiple of this PTAT current. Referring to Figure 1, the schematic dia-



Figure 1. Schematic Diagram

gram of the AD590, Q8 and Q11 are the transistors that produce the PTAT voltage. R5 and R6 convert the voltage to current. Q10, whose collector current tracks the collector currents in Q9 and Q11, supplies all the bias and substrate leakage current for the rest of the circuit, forcing the total current to be PTAT. R5 and R6 are laser trimmed on the wafer to calibrate the device at  $+25^{\circ}$ C.

Figure 2 shows the typical V–I characteristic of the circuit  $at +25^{\circ}C$  and the temperature extremes.



Figure 2. V-I Plot

<sup>1</sup> For a more detailed circuit description see M.P. Timko, "A Two-Terminal IC Temperature Transducer," IEEE J. Solid State Circuits, Vol. SC-11, p. 784-788, Dec. 1976.

### EXPLANATION OF TEMPERATURE SENSOR SPECIFICATIONS

The way in which the AD590 is specified makes it easy to apply in a wide variety of different applications. It is important to understand the meaning of the various specifications and the effects of supply voltage and thermal environment on accuracy.

The AD590 is basically a PTAT (proportional to absolute temperature)<sup>1</sup> current regulator. That is, the output current is equal to a scale factor times the temperature of the sensor in degrees Kelvin. This scale factor is trimmed to  $1\mu A/^{\circ} K$  at the factory, by adjusting the indicated temperature (i.e. the output current) to agree with the actual temperature. This is done with 5V across the device at a temperature within a few degrees of 25°C (298.2°K). The device is then packaged and tested for accuracy over temperature.

#### **CALIBRATION ERROR**

At final factory test the difference between the indicated temperature and the actual temperature is called the calibration error. Since this is a scale factor error, its contribution to the total error of the device is PTAT. For example, the effect of the  $1^{\circ}$ C specified maximum error of the AD590L varies from  $0.73^{\circ}$ C at  $-55^{\circ}$ C to  $1.42^{\circ}$ C at  $150^{\circ}$ C. Figure 3 shows how an exaggerated calibration error would vary from the ideal over temperature.



Figure 3. Calibration Error vs. Temperature

The calibration error is a primary contributor to maximum total error in all AD590 grades. However, since it is a scale factor error, it is particularly easy to trim. Figure 4 shows the most elementary way of accomplishing this. To trim this circuit the temperature of the AD590 is measured by a reference temperature sensor and R is trimmed so that  $V_T = 1 mV/^{\circ} K$  at that temperature. Note that when this error is trimmed out at one temperature, its effect is zero over the entire temperature range. In most applications there is a current to voltage conversion resistor (or, as with a current input ADC, a reference) that can be trimmed for scale factor adjustment.



Figure 4. One Temperature Trim

<sup>1</sup>T(°C) = T(°K) – 273.2; Zero on the Kelvin scale is "absolute zero"; there is no lower temperature.

#### ERROR VERSUS TEMPERATURE: WITH CALIBRATION ERROR TRIMMED OUT

Each AD590 is also tested for error over the temperature range with the calibration error trimmed out. This specification could also be called the "variance from PTAT" since it is the maximum difference between the actual current over temperature and a PTAT multiplication of the actual current at 25°C. This error consists of a slope error and some curvature, mostly at the temperature extremes. Figure 5 shows a typical AD590K temperature curve before and after calibration error trimming.



Figure 5. Effect of Scale Factor Trim on Accuracy

#### ERROR VERSUS TEMPERATURE: NO USER TRIMS

Using the AD590 by simply measuring the current, the total error is the "variance from PTAT" described above plus the effect of the calibration error over temperature. For example the AD590L maximum total error varies from  $2.33^{\circ}$ C at  $-55^{\circ}$ C to  $3.02^{\circ}$ C at  $150^{\circ}$ C. For simplicity, only the larger figure is shown on the specification page.

#### NONLINEARITY

Nonlinearity as it applies to the AD590 is the maximum deviation of current over temperature from a best-fit straight line. The nonlinearity of the AD590 over the  $-55^{\circ}$ C to  $+150^{\circ}$ C range is superior to all conventional electrical temperature sensors such as thermocouples, RTD's and thermistors. Figure 6 shows the nonlinearity of the typical AD590K from Figure 5.



Figure 6. Nonlinearity

Figure 7A shows a circuit in which the nonlinearity is the major contributor to error over temperature. The circuit is trimmed by adjusting  $R_1$  for a 0V output with the AD590 at 0°C.  $R_2$  is then adjusted for 10V out with the sensor at 100°C. Other pairs of temperatures may be used with this procedure as long as they are measured accurately by a reference sensor. Note that for +15V output (150°C) the V+ of the op amp must be greater than 17V. Also note that V- should be at least -4V: if V- is ground there is no voltage applied across the device.

### **Understanding the AD590 Specifications**







Figure 7B. Typical Two-Trim Accuracy

#### **VOLTAGE AND THERMAL ENVIRONMENT EFFECTS**

The power supply rejection specifications show the maximum expected change in output current versus input voltage changes. The insensitivity of the output to input voltage allows the use of unregulated supplies. It also means that hundreds of ohms of resistance (such as a CMOS multiplexer) can be tolerated in series with the device.

It is important to note that using a supply voltage other than 5V does not change the PTAT nature of the AD590. In other words, this change is equivalent to a calibration error and can be removed by the scale factor trim (see previous page).

The AD590 specifications are guaranteed for use in a low thermal resistance environment with 5V across the sensor. Large changes in the thermal resistance of the sensor's environment will change the amount of self-heating and result in changes in the output which are predictable but not necessarily desirable.

The thermal environment in which the AD590 is used determines two important characteristics: the effect of self heating and the response of the sensor with time.



Figure 8. Thermal Circuit Model

Figure 8 is a model of the AD590 which demonstrates these characteristics. As an example, for the TO-52 package,  $\theta_{JC}$  is the thermal resistance between the chip and the case, about

 $26^{\circ}$ C/watt.  $\theta_{CA}$  is the thermal resistance between the case and its surroundings and is determined by the characteristics of the thermal connection. Power source P represents the power dissipated on the chip. The rise of the junction temperature, T<sub>1</sub>, above the ambient temperature T<sub>A</sub> is:

$$T_J - T_A = P (\theta_{JC} + \theta_{CA}).$$
 Eq. 1

Table 1 gives the sum of  $\theta_{JC}$  and  $\theta_{CA}$  for several common thermal media for both the "H" and "F" packages. The heatsink used was a common clip-on. Using Equation 1, the temperature rise of an AD590 "H" package in a stirred bath at +25°C, when driven with a 5V supply, will be 0.06°C. However, for the same conditions in still air the temperature rise is 0.72°C. For a given supply voltage, the temperature rise varies with the current and is PTAT. Therefore, if an application circuit is trimmed with the sensor in the same thermal environment in which it will be used, the scale factor trim compensates for this effect over the entire temperature range.

$\theta_{\rm IC} + \theta_{\rm CA}$	(C/watt)	$\tau$ (sec	(Note 3)
H	<u>F</u>	<u>H</u>	<u>F</u>
30	10	0.6	0.1
42	60	1.4	0.6
45	-	5.0	
115	190	13.5	10.0
191	_	108	
480	650	60	30
		$\begin{array}{c c} \theta_{\rm JC} + \theta_{\rm CA}(\ C/watt) \\ \hline H & F \\ \hline 30 & 10 \\ 42 & 60 \\ \hline 45 & - \\ 115 & 190 \\ \hline 191 & - \\ 480 & 650 \\ \end{array}$	$\begin{array}{c c} \underline{\theta_{\text{JC}}} + \underline{\theta_{\text{CA}}} & \underline{C} / \underline{\text{watt}} & \underline{\tau} & (\text{sec} \\ \underline{H} & \underline{F} & \underline{H} \\ 30 & 10 & 0.6 \\ 42 & 60 & 1.4 \\ 45 & - & 5.0 \\ 115 & 190 & 13.5 \\ 191 & - & 108 \\ 480 & 650 & 60 \end{array}$

 $^1$  Note:  $\tau$  is dependent upon velocity of oil; average of several velocities listed above.

<sup>2</sup> Air velocity  $\cong$  9ft/sec.

<sup>3</sup>The time constant is defined as the time required to reach 63.2% of an instantaneous temperature change.

#### Table 1. Thermal Resistances

The time response of the AD590 to a step change in temperature is determined by the thermal resistances and the thermal capacities of the chip,  $C_{CH}$ , and the case,  $C_C$ .  $C_{CH}$  is about 0.04 watt-sec/°C for the AD590.  $C_C$  varies with the measured medium since it includes anything that is in direct thermal contact with the case. In most cases, the single time constant exponential curve of Figure 9 is sufficient to describe the time response, T (t). Table 1 shows the effective time constant,  $\tau$ , for several media.







Figure 10. Variable Scale Display

Figure 10 demonstrates the use of a low-cost Digital Panel Meter for the display of temperature on either the Kelvin, Celsius or Fahrenheit scales. For Kelvin temperature Pins 9, 4 and 2 are grounded; and for Fahrenheit temperature Pins 4 and 2 are left open.

The above configuration yields a 3 digit display with  $1^{\circ}$ C or  $1^{\circ}$ F resolution, in addition to an absolute accuracy of  $\pm 2.0^{\circ}$ C over the  $-55^{\circ}$ C to  $\pm 125^{\circ}$ C temperature range if a one-temperature calibration is performed on an AD590K, L, or M.



Figure 11. Series & Parallel Connection

Connecting several AD590 units in series as shown in Figure 11 allows the minimum of all the sensed temperatures to be indicated. In contrast, using the sensors in parallel yields the average of the sensed temperatures.

The circuit of Figure 12 demonstrates one method by which differential temperature measurements can be made.  $R_1$  and  $R_2$  can be used to trim the output of the op amp to indicate



Figure 12. Differential Measurements

a desired temperature difference. For example, the inherent offset between the two devices can be trimmed in. If V+ and V- are radically different, then the difference in internal dissipation will cause a differential internal temperature rise. This effect can be used to measure the ambient thermal resistance seen by the sensors in applications such as fluid level detectors or anemometry.



Figure 13. Cold Junction Compensation Circuit for Type J Thermocouple

Figure 13 is an example of a cold junction compensation circuit for a Type J Thermocouple using the AD590 to monitor the reference junction temperature. This circuit replaces an ice-bath as the thermocouple reference for ambient temperatures between  $+15^{\circ}$ C and  $+35^{\circ}$ C. The circuit is calibrated by adjusting R<sub>T</sub> for a proper meter reading with the measuring junction at a known reference temperature and the circuit near  $+25^{\circ}$ C. Using components with the T.C.'s as specified in Figure 13, compensation accuracy will be within  $\pm 0.5^{\circ}$ C for circuit temperatures between  $+15^{\circ}$ C and  $+35^{\circ}$ C. Other thermocouple types can be accommodated with different resistor values. Note that the T.C.'s of the voltage reference and the resistors are the primary contributors to error.

### Applying the AD590



Figure 14. 4 to 20mA Current Transmitter

Figure 14 is an example of a current transmitter designed to be used with 40V,  $1k\Omega$  systems; it uses its full current range of 4mA to 20mA for a narrow span of measured temperatures. In this example the  $1\mu A/^{\circ} K$  output of the AD590 is amplified to  $1mA/^{\circ} C$  and offset so that 4mA is equivalent to  $17^{\circ} C$  and 20mA is equivalent to  $33^{\circ} C$ .  $R_T$  is trimmed for proper reading at an intermediate reference temperature. With a suitable choice of resistors, any temperature range within the operating limits of the AD590 may be chosen.



Figure 15. Simple Temperature Control Circuit

Figure 15 is an example of a variable temperature control circuit (thermostat) using the AD590.  $R_H$  and  $R_L$  are selected to set the high and low limits for  $R_{SET}$ .  $R_{SET}$  could be a simple pot, a calibrated multi-turn pot or a switched resistive divider. Powering the AD590 from the 10V reference isolates the AD590 from supply variations while maintaining a reasonable voltage (~7V) across it. Capacitor  $C_1$  is often needed to filter extraneous noise from remote sensors.  $R_B$  is determined by the  $\beta$  of the power transistor and the current requirements of the load.

Figure 16 shows how the AD590 can be configured with an 8 bit DAC to produce a digitally controlled setpoint. This



#### Figure 16. DAC Setpoint

particular circuit operates from 0 (all inputs high) to  $+51^{\circ}C$  (all inputs low) in 0.2°C steps. The comparator is shown with 1°C hysteresis which is usually necessary to guard-band for extraneous noise; omitting the 5.1M $\Omega$  resistor results in no hysteresis.



#### Figure 17. AD590 Driven from CMOS Logic

The voltage compliance and the reverse blocking characteristic of the AD590 allows it to be powered directly from +5V CMOS logic. This permits easy multiplexing, switching or pulsing for minimum internal heat dissipation. In Figure 17 any AD590 connected to a logic high will pass a signal current through the current measuring circuitry while those connected to a logic zero will pass insignificant current. The outputs used to drive the AD590's may be employed for other purposes, but the additional capacitance due to the AD590 should be taken into account.



Figure 18. Matrix Multiplexer

CMOS Analog Multiplexers can also be used to switch AD590 current. Due to the AD590's current mode, the resistance of such switches is unimportant as long as 4V is maintained across the transducer. Figure 18 shows a circuit which combines the principal demonstrated in Figure 17 with an 8 channel CMOS Multiplexer. The resulting circuit can select one of eighty sensors over only 18 wires with a 7 bit binary word. The inhibit input on the multiplexer turns all sensors off for minimum dissipation while idling.



#### Figure 19. 8-Channel Multiplexer

Figure 19 demonstrates a method of multiplexing the AD590 in the two-trim mode (Figure 7). Additional AD590's and their associated resistors can be added to multiplex up to 8 channels of  $\pm 0.5^{\circ}$ C absolute accuracy over the temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C. The high temperature restriction of  $+125^{\circ}$ C is due to the output range of the op amps; output to  $+150^{\circ}$ C can be achieved by using a +20V supply for the op amp.

# Digital-to-Analog Converters

### Contents

	Page
Section Guides	10-3
General Information	10-6
Specifications and Terms	10-7
AD370/AD371 Complete Low-Power 12-Bit Hybrid-IC DACs	10-11
•AD390 Quad 12-Bit Microprocessor-Compatible D/A Converter	10-15
AD558 Low-Cost Complete µP-Compatible 8-Bit IC DACs	10-17
AD561 Low-Cost 10-Bit IC Complete Current-Output DACs	10-25
AD562 High-Performance IC 12-Bit Current-Output DACs	10-33
AD563 High-Performance IC 12-Bit Current-Output DACs Including Reference	10-33
AD565 High-Performance Monolithic 12-Bit Current-Output DACs Including Reference	10-39
•AD565A Complete High Speed 12-Bit Monolithic D/A Converter	10-43
AD566 High-Performance Monolithic 12-Bit Current-Output DACs	10-51
•AD566A Low Cost High Speed 12-Bit Monolithic D/A Converter	10-55
•AD567 Microprocessor-Compatible 12-Bit D/A Converter	10-63
AD1408/1508 8-Bit Monolithic Multiplying DACs	10-71
•AD3860 Complete, Voltage Output 12-Bit DAC	10-75
AD7110 CMOS IC Digitally Controlled Audio Attenuator	10-79
•AD7111 CMOS Logarithmic D/A Converter	10-85
•AD7118 CMOS Logarithmic D/A Converter	10-91
AD7520/AD7521 CMOS 10- and 12-Bit Multiplying DACs	10-97
AD7522 CMOS 10-Bit Double-Buffered Multiplying DACs	10-105
AD7523 CMOS 8-Bit Multiplying DACs	10-111
AD7524 CMOS 8-Bit Buffered Multiplying DACs	10-115
AD7525 CMOS 3 1/2-Digit BCD Digitally Controlled Potentiometer	10-121
•AD7527 CMOS 10-Bit Process Control DAC	10-127
•AD7528 CMOS Dual 8-Bit Buffered Multiplying DAC	` 10-139
AD7530/AD7531 CMOS 10- and 12-Bit Monolithic Multiplying DACs	10-147
AD7533 CMOS Low-Cost 10-Bit Multiplying DACs	10-151
AD7541 CMOS 12-Bit Monolithic Multiplying DACs	10-157
•AD7541A CMOS 12-Bit Monolithic Multiplying DAC	10-163
AD7542 CMOS 12-Bit Microprocessor Compatible DACs	10-165
AD7543 CMOS 12-Bit Serial-Input DACs	10-173
•AD7544 CMOS 12-Bit, 6 Word, FIFO, DAC	10-181
•AD7545 CMOS 12-Bit Buffered Multiplying DAC	10-189
•AD7546 High Resolution 16-Bit D/A Converter	10-197
AD DAC-08 8-Bit Monolithic High-Speed Multiplying DACs	10-205
•AD DAC71/72 High Resolution 16-Bit D/A Converter	10-211
AD DAC80 Low-Cost 12-Bit Hybrid IC DACs	10-215
AD DAC85 High-Performance 12-Bit Hybrid IC DACs	10-223
AD DAC87 Wide-Temperature-Range 12-Bit Hybrid IC DACs	10-231
•AD DAC100 10-Bit Monolithic D/A Converter	10-235
DAC1136/DAC1138 High-Resolution 16- and 18-Bit DAC	10-243
DAC1420/DAC1422 4-to-20mA Output 8- and 10-Bit DAC	10-245

	Page
DAC1423 4-20mA Output 10-Bit Isolated DAC (ISO-DAC <sup>TM</sup> )	10-247
•HDD Series Hybrid Video Low Glitch D/A Converter	10-249
•HDD1206 12-Bit Deglitched Voltage Output D/A Converter	10-255
•HDG Series Hybrid Video Digital-to-Analog Converters	10-259
HDH/HDS 8-, 10-, and 12-Bit Video-Speed Hybrid Current-and-Voltage-Output DACs	10-265
•HDS-0810E, HDS-1015E Ultra High-Speed ECL Hybrid D/A Converter	10-269
•HDS-1240E Ultra High-Speed ECL Hybrid D/A Converter	10-271
MDMS Ultra-High-Speed 8-, 10- and 11-Bit Multiplying DACs	10-275

•New product since the 1980 Data-Acquisition Components and Subsystems Catalog. ISO-DAC is a trademark of Analog Devices, Inc.

#### VOL. I, 10-2 DIGITAL-TO-ANALOG CONVERTERS

## Selection Guide Digital-to-Analog Converters

GENERAL PURPOSE DACs										
FEATURE SELECTION CHA	RTS			GI	ENERAL	PURPOS	jE.		FA	sт /
		and a second	50 - CQ	<sup>40</sup> 0.	<sup>40</sup> 0.	40 fi.	<sup>4</sup> 0, <sup>4</sup> 0,	<sup>4</sup> 05	10 <sup>00</sup>	-4C100
Resolution	8 Bits 10 Bits 12 Bits	•	•	•	•	•	٠	•	•	
Accuracy	8 Bits 10 Bits 12 Bits	•	•	•	•	•	٠	•	•	
Output Format	Current Voltage	•	•	•	•	•	٠	•	•	
Internal Reference		1	•	•	•	•				
Multiplication Capability	2 Quadrant 4 Quadrant	•					•	•	•	
Logic Compatible with	TTL CMOS	•	•	•	•	•	:	:	•	
Input Coding	Binary BCD	•	•	•	:	•	•	•	•	
Second Source		•	٠	•	•	•	٠		•	1
Single Power Suppl	y									1
Input Data Latch Structure	Serial Parallel									
Operating Temperature Ranges <sup>1</sup>	$C = 0 \text{ to } +70^{\circ}\text{C}$ $I = -25^{\circ}\text{C} \text{ to}$ $+85^{\circ}\text{C}$ $M = -55^{\circ}\text{C} \text{ to}$ $+125^{\circ}\text{C}$	•	•	•	•	•	•	•	•	
Low Power		1								
Dice Availability							•	•		
Volume 1 Page		10-71	10-215	10-215	10-223	10-223	10-205	10-25	10-235	

\*C \* Commercial I \* Industrial M \* Military

	,		/.	μP BL COMPAT	IS IBLE	7			MULTIP	PLYING				
		ţ,	40). 40).	40,6	5. (Q)	5. (3) (3)	0- 	0	15. S.	10, 10, 10, 10, 10, 10, 10, 10, 10, 10,	15 100	10). (D).	403527	DUAL DAC
Resolution	8 Bits 10 Bits 12 Bits	•	•	•	•	•	•	•	•	•	•	•	•	
Accuracy	8 Bits 10 Bits 12 Bits	•	:	•	•	•	•	:	:	:	•	•	•	<b>•</b>
Output Format	Current Voltage	•	•	•	•	•	•	•	•	•	•	•	•	•
Internal Reference		•												
Multiplication Capability	2 Quadrant 4 Quadrant		:	:	:	:	:	:	:	•	:	:	:	•
Logic Compatible with	TTL CMOS	:	:	:	•	:	:	:	:	•	:	:	•.	:
Input Coding	Binary BCD	•	•	•	•	•	•	•	•	•	•	•	•	•
Second Source			•	•	•	•	•	•	•	•	•	•		
Single Power Supply	/	•												
Input Data Latch Structure	Serial Parallel	•		•									•	•
Operating Temperature Ranges <sup>1</sup>	$C = 0 \text{ to } +70^{\circ}\text{C}$ $I = -25^{\circ}\text{C} \text{ to}$ $+85^{\circ}\text{C}$ $M = -55^{\circ}\text{C} \text{ to}$ $125^{\circ}\text{C}$	•	•	•	•	•	•	•	•	•	•	•	•	•
Law Denver	+125 C				•					1			<b>⊢</b> •	+
Dise Availability		$\vdash$			<u> </u>					<b>⊢</b> –				<b></b>
Volume I Page		10-17	10-115	10-105	10-111	1097	10-147	10-151	10-97	10-147	10-157	10-163	10-127	10-139

<sup>1</sup>C = Commercial I = Industrial M = Military

HIGH PI FEATUI	ERFORMAN RE SELECT	ICE DACS		/	/		ніся	PERFOR	MANCE						:			MULTI	PLYING
				/							,	COMPA	TIBLE	7		ı	AST		
			*D.	40 0.	103%	*0 <sup>*</sup>	2004	10.5.	Odcy.	DACI.	*61. *61*	10.5%	and a start	10.5°	040. 040.	40.5.	*0* *0*	404 Cont	, /
	Resolution	0.375dB Steps to 88.5dB 1.5dB Steps to 88.5dB 8 Bits 10 Bits										·						:	
		12 Bits 16 Bits 18 Bits	.•	•	•	•	•	•	•		•	•	•	•	•	•			
	Output Format	Current Voltage	•	:	•	•	•	•	;	:	•	•	•	•	•	•	•.	• /	
	Internal Reference Multiplication Capability	2 Quadrant 4 Quadrant	•	•	• .	•	•	•	•	•	•	•	•	•	•	•	•	•	
	Logic Compatible with	TTL CMOS	:	•	:	:	:	:	•	•	•	•	•	•	•	•	•	•	
	Input Code	Binary BCD	•	:	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	Second Source		•	•	•	•	•				•		•	•	:	•	•		
	Single Power Suppl	y														1	<u> </u>		
	Input Data Latch Structure	Serial Parallel						•			•	•							
	Operating Temperature Ranges <sup>1</sup>	$C = 0 \text{ to } +70^{\circ}\text{C}$ $I = -25^{\circ}\text{C to } +85^{\circ}\text{C}$ $M = -55^{\circ}\text{C to } +125^{\circ}\text{C}$	:	•		•	:	:	•	•	•	•	•	•	•	•	•	•	
	Low Power				•	•		•								1	1		
	Input/Output Isola	tion					1												
	Dice Availability					-						•		•	1		•		
	Volume I Page		10-33	10-231	10-11	10-11	10-211	10-197	10-243	10-243	10-75	10-63	10-39	10-43		10-51	10-55	10-275	
	Volume II Page		-	-	-		~	_	10-15	10-15	-	-	-	-	10-11	_	-	10-37	

<sup>1</sup>C = Commercial I = Industrial M = Military

			/		HIGH PERFORMANCE									SPECIAL PURPOSE				
		L	/	MULTI										41 µP BU	PROCESS CONTROL A TO 20mA OUT US COMPATIBLE			
	•	10 <sup>2</sup>	, (Q)	102	F140	20. 20.	10.2 (a)	10. 13.	10,34.	2 (0)	01. 11.01	40.).	CHC.	040. 1010.		10300	2	
Resolution	0.375dB Steps to 88.5dB 1.5dB Steps to 88.5dB 8 Bits 10 Bits				•					•	•	•	•	•	•		-	
	12 Bits 16 Bits 18 Bits	•	•	•		•	•	•	•							•		
Output Format	Current Voltage	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		
Internal Reference Multiplication Capability	2 Quadrant 4 Quadrant	•	:	:	:	:	:	:	:	•	•	•	•	•	•	•		
Logic Compatible with	TTL CMOS	:	:		•	•	•	•	:	•	•	:	:	:	:	٠	-	
Input Code	Binary BCD	:	•	•	•	•	•	•	•	•	•	٠				•		
Second Source		•	•	•														
Single Power Suppl	ÿ												•	•	•		]	
Input Data Latch Structure	Serial Parallel		I .			•	•	•	•			•				•		
Operating Temperature Ranges <sup>2</sup>	$C = 0 \text{ to } +70^{\circ}\text{C}$ $I = -25^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$ $M = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		:	••••		:		:	:	•		:	•	•	•			
Low Power		1	•	•	•	•	•	•	•	•	•	•						
Input/Output Isola	tion	1				1	<u> </u>				<u> </u>				•			
Dice Availablity		i –	•	1	1	•	•											
Volume I Page		10-33	10-157	10-163	10-121	10-165	10-173	10-181	10-189	10-79	10-91	10-85	10-245	10-245	10-247	10-15		
Volume II Page		-	-	-	-	-		-	-		_	-	10-23	10-23	10-27	-		

<sup>1</sup> Six-Stage FIFO Input Register <sup>2</sup> C = Commercial I = Industrial M = Military

ULTRA FAS	ST/VIDEO D	ACS														
FEATURE S	ELECTION	CHARTS		$\square$				C	URREN	тоит						
			NO.	HDC.	HUC.	405.00	sie Sub	010 010 V	HDS. 000	actor Gala	TOD.00	olo ol	105.,	105.	35101 J. Cadh	Sin,
	Settling Time to Resolution in Bits	<550ns <210ns <75ns											•			
		<21ns <8ns	•	•	•	•	•	•	•	•	•	•		•	•	
	Resolution	4 Bits 6 Bits 8 Bits	• *	•	•	•			•	•	•	•				
·	•	10 Bits 11 Bits 12 Bits					•	•					•	•	•	
	Application	General Purpose Lowest Glitch	•	•	•	•	•	•	•	•	•	•	•	•	•	
		Multiplying Composite Video	•	•	•							•				
	Output Format	Current Voltage	•	•	•	•	•	•	•	•	•	•	•	•	•	
	Binary Logic	TTL ECL Latched	:	:	:	•	•	•	•	•	•	•	•	•	:	
	Single Power Sup	ply	•	٠	•					٠	•	•		•	•	
	Operating Temperature Ranges	0 to +70°C -25°C to +85°C -55°C to +125°C	•	•	•	•	•	•	•	•	:	:	•	•	:	
	Volume I Page		10-259	10-259	10-259	-	. –	1	10-265	10-269	10-249	10-249	10-265	10-269	10-249	
	Volume II Page		_	_	-	10-39	10-39	10-39	-	-	-	-			-	

		CURRENT OUT								/	voi	LTAGE C	UT	- 7
ĩ		<sup>HDD.KC</sup>	HDS.1.5C	os>, di	DACY.	Por Sharp	1080	1001-CION	tori-	coo.	faor,	*DD. COS	oro Oow	otor
Settling Time to Resolution in Bits	<550ns <210ns <75ns		•	•	•	<b>`•</b>	•	•	•	•	•	•	•	
	<21ns <8ns	•												
Resolution	4 Bits 6 Bits 8 Bits				•	•	-		•			•		
	10 Bits 11 Bits 12 Bits	•	•	•	•		•	•		•	•		•	
Application	General Purpose Lowest Glitch		•	•	٠				•	•	•	•	•	
	Multiplying Composite Video	•				• .	•	•						
Output Format	Current Voltage	•	•	•	•	•	•	•	•	•	•	:	•	1
Binary Logic	TTL ECL Latched	:	•	•	•	•	•	•	•	•	•	•	•	
Single Power Sup	ply	•												
Operating Temperature Ranges	0 to +70°C -25°C to +85°C -55°C to +125°C	:	•	• • <sup>1</sup>	•	•	•	•	•	•	•	•	•	
Volume I Page		10-249	10-265	10-271	_	10-275	10-275	10-275	10-265	10-265	10-265	-	-	
Volume II Page				-	10-11	10-37	10-37	10-37	-	-	-	10-33	10-33	

<sup>1</sup>-55°C to +100°C

# Orientation Digital-to-Analog Converters

#### FACTORS IN CHOOSING A D/A CONVERTER

In the current issue of this two-volume catalog, there are listed some 56 different families of digital-to-analog converters (DACs). If one were to consider all the variations, there would be more than 224 types to choose among. The reason for so many different types is the number of degrees of freedom in selection-technological, functional, and performance. Complete information on converters may be found in the 250page book, ANALOG-DIGITAL CONVERSION NOTES, published by Analog Devices and available for \$5.95 from P.O. Box 796, Norwood MA 02062.

#### FUNCTIONAL CHARACTERISTICS

The basic structure of all conventional D/A converters involves a network of precision resistors, a set of switches, and some form of level-shifting to adapt the switch drives to the specified logic levels. In addition, the device may contain outputconditioning circuitry, an output amplifier, a reference amplifier, an on-board reference, on-board buffer-registers (single- or dual-rank), configuration conditioning, and even high-voltage isolation.

#### **Basic DAC**

This form, which supplies a current, and consequently a small voltage across its internal impedance or an external low-impedance load, is used principally for high speed, for example, the 10ns HDS-0810E. Basic current-output DACs, such as AD566, are inherently fast, but additional elements (such as an output op amp), furnished by the user to meet overall system specs, slow down the conversion. Some popular CMOS IC devices, such as the AD7523 and the AD7533, are quite simple (and correspondingly low in cost), but they usually require a buffering op amp.

While the basic DAC function is almost always linear, there are exceptions. For example, the AD7110 audio attenuator, which has linear two-quadrant analog response, has a digitally controlled exponential gain function, i.e., 1.5dB per bit; thus, its gain at the input code, 001000 (binary 8), is -12dB (8  $\times$  1.5), and the analog output swing for 10V p-p input is 2.512V p-p (10 exp (10) (-12/20)).

#### **Output Conditioning**

The analog quantity that is the "output" of a DAC, representing the input digital data, may be a "gain" (multiplying DAC), a current, and/or a voltage. In order to obtain a substantial voltage output at low impedance, an op amp is required. It is generally provided on-board in modular and hybrid DACs (and in the monolithic AD558), but there are many ICs and other types that permit the user to choose an external op amp that will meet the particular needs of the application in stability, speed, and cost.

Almost all types of DACs provide one or more feedback resistors; they are matched to, and thermally track, resistances in the network, so that an external op amp, if used, will not require an external feedback resistor that might introduce tracking errors. If more than one feedback resistor is provided, a choice of analog output voltage ranges becomes available, e.g., 0-5V full-scale or 0-10V full-scale. If bipolar output-voltage ranges are specified, a bipolar-offset resistor is provided to subtract a half-scale value from the current flowing through the op amp summing point; it is usually derived from the DAC's reference (or analog) input to avoid additional tracking error. Multiplying DACs use an internal or external op amp for bipolar offset.

In order to avoid difficulties, the user must pay especial attention to the specified output polarity, its relationship to the reference (if external) and to the input digital code. This can be especially tricky if the output is bipolar and the input requires a complementary (negative-true) digital coding. Another such case is where a current-output DAC, specified for a particular output-voltage polarity when used with an inverting op amp, is used in a mode that develops an output voltage passively (without the op amp) across an external resistive load. In addition to polarity, in this case, the user should be aware of the output-compliance constraint and the specified resistive component of output impedance.

#### **Reference** Input

The reference may be specified as external or internal, fixed or variable, single-polarity or bipolar. If internal, it may be permanently connected (as in the AD561) or optionally connectible (as in the AD565). If the DAC is a 4-quadrant multiplying type, the reference (or "analog input") is external, variable, and bipolar (e.g., AD7533, 7541, etc.) The user should check a converter's specifications to determine whether the full-scale accuracy specifications are overall or subdivided into a converter-gain spec and a reference spec.

#### **Digital Data**

There are a number of ways in which converters differ in regard to the input data: First, the coding must be appropriate (binary, offset-binary, two's-complement, BCD, arbitrary, etc.), and its sense should be understood (positive-true, negative-true). The resolution (number of bits) must be sufficient; in addition, the specifications must be checked to ascertain that the 2<sup>n</sup> distinct binary input codes will not only be accepted, but that also they will (if necessary) correspond to 2<sup>n</sup> output values in a monotonic progression at any temperature in the operating range, with sufficient accuracy. The data levels accepted by the converter must be checked (TTL, ECL, low-voltage CMOS, high-voltage CMOS), as must the input loading imposed by the converter, and the supply conditions under which the converter will respond to the data. Check the data notation (is the MSB Bit 1 or Bit (n-1)?)-misinterpretation can lead to connecting the data bits in backward order.

If *buffer registers* are desired, the converter should have an appropriate buffer configuration (for example, the AD558 has a set of TTL buffers, the AD567, AD7542 and AD7543 have two ranks of buffering).

#### Controls

If the DAC has external digital controls—for example, register strobes— their drive levels, digital sense (true or false), loading, and timing must be considered. The function and use of configuration controls (where present), such as serial/parallel, short-cycle, or chip-select decoding should be understood, and the appropriate ways of disabling them when not needed should be employed.

#### **Power Supplies**

Appropriate power supplies should be made available, considering the logic levels and analog output signals to be employed in the system. The appropriate degree of power-supply stability to meet the accuracy specs should be employed. Any recommended external protection circuitry (e.g., Schottky diodes, to ensure that  $V_{CC}$  is never more than 0.4V above  $V_{DD}$  in the AD7522) should be planned for. In many cases separate analog and digital grounds are required; ground wiring should follow best practice to minimize digital interference with high-accuracy analog signals, while ensuring that a connection between the grounds can always exist at one point, even if the "mecca" point is inadvertently unplugged from the system.

#### SPECIFICATIONS AND TERMS

Definitions of the performance specifications, and related information, are provided on the next few pages, in alphabetical order.

#### Accuracy, Absolute

Error of a D/A converter is the difference between the actual analog output and the output that is expected when a given digital code is applied to the converter. Sources of error include gain (calibration) error, zero error, linearity errors, and noise. Error is usually commensurate with resolution, i.e., less than  $2^{-(n + 1)}$ , or "½ LSB" of full scale. However, accuracy may be much better than resolution in some applications; for example, a 4-bit reference supply having only 16 discrete digitally chosen levels would have a resolution of 1/16, but it might have an accuracy to within 0.01% of each ideal value.

Absolute-accuracy measurements should be made under a set of standard conditions with sources and meters traceable to an internationally accepted standard.

#### Accuracy, Relative

Relative accuracy error, expressed in %, ppm, or fractions of 1 LSB, is the deviation of the analog value at any code (relative to the full analog range of the device transfer characteristics) from its theoretical value (relative to the same range), after the full-scale range (FSR) has been calibrated. Since the discrete analog output values corresponding to the digital input values ideally lie on a straight line, the relative-accuracy error of a linear DAC can be interpreted as a measure of non-linearity (see *Linearity*).

#### **Compliance-Voltage Range**

For a current-output DAC, the maximum range of (output) terminal voltage for which the device will provide the specified current-output characteristics.

#### Common-Mode Rejection (CMR)

The ability of an amplifier to reject the effect of voltage applied to both input terminals simultaneously. Usually a logarithmic expression representing a "common-mode rejection ratio" e.g., 1,000,000:1 (CMRR) or 120dB (CMR). A CMRR of 10<sup>6</sup>:1 means that a 1V common-mode voltage passes through the device as though it were a differential input signal of 1 microvolt.

#### **Common-Mode Voltage**

An undesirable signal picked up in a circuit by both wires making up the circuit, with reference to an arbitrary "ground." Amplifiers differ in their ability to amplify a desired signal accurately in the presence of a common-mode voltage.

#### Deglitcher

As the input code to a DAC is increased or decreased by small changes, it passes through what is known as major and minor transitions. The most major transition is at half-scale, when the DAC switches around the MSB, and all switches change state, i.e., 01111111 to 10000000. If, at major transitions, the switches are faster (or slower) to switch off than on, this means that, for a short time, the D/A will give a zero (or fullscale) output, and then return to the required 1 LSB above the previous reading. Such large transient spikes which differ widely in amplitude and are extremely difficult to filter out, are commonly known as "glitches", hence, a deglitcher is a device which removes these glitches or reduces them to a set of small, uniform pulses. It normally consists of a fast samplehold circuit, which holds the output constant until the switches reach equilibrium. Glitch energy is smallest in fast-switching DACs driven by fast logic gates that have little time-skew between 0-1 and 1-0 transitions.



#### Feedthrough

Undesirable signal coupling around switches or other devices that are supposed to be turned off or provide isolation, e.g., *feedthrough error* in a multiplying DAC. It is variously specified in %, ppm, fractions of 1 LSB, or fractions of 1 volt, with a given set of inputs, at a specified frequency.

#### Four-Quadrant

In a multiplying DAC, "four quadrant" refers to the fact that both the reference signal and the number represented by the digital input may be of either positive or negative polarity. A four-quadrant multiplier is expected to obey the rules of multiplication for algebraic sign.

#### Gain

The "gain" of a converter is that analog scale-factor setting that provides the nominal conversion relationship, e.g., 10V span for a full-scale code change, in a fixed-reference converter. For fixed-reference converters where the use of the internal reference is optional, the converter gain and the reference may be specified separately. Gain- and zero-adjustment are discussed under Zero.

#### Least-Significant Bit (LSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the LSB is that bit that carries the smallest value, or weight. For example, in the natural-binary number 1101 (decimal 13, or  $2^3 + 2^2 + 0 + 2^0$ ), the rightmost digit is the LSB. Its analog weight, relative to full scale, is  $2^{-n}$ , where n is the number of binary digits. It represents the smallest analog change that can be resolved by an n-bit converter.

#### Linearity

Linearity error of a converter (also, *integral nonlinearity*, see Linearity, Differential), expressed in % or ppm of full-scale range, or (sub)multiples of 1 LSB, is a deviation of the analog values, in a plot of the measured conversion relationship, from a straight line. The straight line can be either a "best straight line", determined empirically by manipulation of the gain and/or offset to equalize maximum positive and negative deviations of the actual transfer characteristics from this straight line; or it can be a straight line passing through the end points of the transfer characteristic after they have been calibrated (sometimes referred to as "end-point" linearity). End-point linearity error is similar to relative accuracy error.



a. %LSB Nonlinearity Achieved By Arbitrary Location of "Best Straight Line". b. Nonlinearity Reference is Straight Line Through End Points. Nonlinearity >½LSB for Curve of a.

Comparison of Linearity Criteria for 3-Bit D/A Converter. Straight Line Through End Points is Easier to Measure, Gives More-Conservative Specification.

For multiplying D/A converters, the *analog* linearity error, at a specified digital code, is defined in the same way as for multipliers, i.e., by deviation from a "best straight line" through the plot of the analog output-input response.

#### Linearity, Differential

Any two adjacent digital codes should result in measured output values that are exactly 1 LSB apart (2<sup>-n</sup> of full scale for an n-bit converter). Any deviation of the measured "step" from the ideal difference is called *differential nonlinearity*, expressed in (sub)multiples of 1 LSB. It is an important specification, because a differential linearity error greater than 1 LSB can lead to non-monotonic response in a D/A converter and missed codes in an A/D converter (see *Differential Linearity* in the A/D converter section for an illustration).

#### Monotonic

A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases, with the result that the output will always be a single-valued function of the input. The specification "monotonic" (over a given temperature range) is sometimes substituted for a differential nonlinearity specification, since differential nonlinearity less than 1 LSB is a sufficient condition for monotonic behavior.

#### Most-Significant Bit (MSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the MSB is that digit (or bit) that carries the largest value of weight. For example, in the natural-binary number 1101 (decimal 13, or  $2^3 + 2^2 + 0 + 2^0$ ), the leftmost "1" is the MSB, with a weight of  $2^{n-1}$ , or 8 LSBs. Its analog weight, relative to a DAC's fullscale span, is ½. In bipolar DACs, the MSB indicates the polarity of the number represented by the rest of the bits.

#### **Multiplying DAC**

A multiplying DAC differs from a fixed-reference DAC in being designed to operate with varying (or ac) reference signals. The output signal of such a DAC is proportional to the product of the "reference" (i.e., analog input) voltage and the fractional equivalent of the digital input number (see also four-quadrant).

#### Noise, Peak and rms

Internally generated random noise is not a major factor in D/A converters, except at extreme resolutions (e.g., DAC1138) and dynamic ranges (AD7110). Random noise is characterized by rms specifications for a given bandwidth, or as a spectral density (current or voltage per root hertz); if the distribution is Gaussian, the probability of peak-to-peak values exceeding 7x the rms value is less than 0.1%.

Of much greater importance in DACs is interference in the form of high-amplitude low-energy (hence low-rms) spikes appearing at the DAC's output, caused by coupling of digital signals in a surprising variety of ways; they include coupling via stray capacitance, via power supplies, via inadequate ground systems, via feedthrough, and by glitch-generation. Their presence underscores the necessity for maximum application of the designer's art, including layout, shielding, guarding, grounding, bypassing, and deglitching.

#### Offset

For almost all bipolar converters (e.g.,  $\pm 10$ -volt output), instead of actually generating negative currents to correspond to negative numbers, a unipolar DAC is used, and the output is offset by half full scale (1 MSB). For best results, this offset voltage or current is derived from the same reference supply that determines the gain of the converter.

This makes the zero point of the converter independent of thermal drift of the reference, because the ½ scale offset cancels the weight of the MSB at zero, independently of the amplitude of both.

#### **Power-Supply Sensitivity**

The sensitivity of a converter to changes in the power-supply voltages is normally expressed in terms of percent-of-full-scale change in analog output value (or fractions of 1 LSB) for a 1% dc change in the power supply, e.g.,  $0.05\%/\%\Delta V_S$ ). Power supply sensitivity may also be expressed in relation to a specified dc shift of supply voltage. A converter may be considered "good" if the change in reading at full scale does not exceed  $\pm '4$  LSB for a 3% change in power supply. Even better specs are necessary for converters designed for battery operation.

#### Quantizing Uncertainty (or "Error")

The analog continuum is partitioned into  $2^n$  discrete ranges for n-bit processing. All analog values within a given range of output (of a DAC) are represented by the same digital code, usually assigned to the nominal midrange value. For applications in which an analog continuum is to be restored, there is an inherent quantization uncertainty of  $\pm 1/4$  LSB, due to limited resolution, in addition to the actual conversion errors. For applications in which discrete output levels are desired (e.g., digitally controlled power supplies or digitally controlled gains), this consideration is not relevant.

#### Resolution

An n-bit binary converter should be able to provide  $2^n$  distinct and different analog output values corresponding to the set of n-bit binary words. A converter that satisfies this criterion is said to have a *resolution* of n bits. The smallest output change that can be resolved by a linear DAC is  $2^{-n}$  of the fullscale span. However, a nonlinear device, such as the AD7110 audio attenuator has a logarithmic gain resolution of 1.5/ 88.5dB = 1:59dB, which corresponds to a gain increment of 18.9%/step, or 26,600:1.

#### Settling Time

The time required, following a prescribed data change, for the output of a DAC to reach and remain within a given fraction (usually ±½ LSB) of the final value. Typical prescribed changes are full-scale, 1 MSB, and 1 LSB at a major carry. Settling time of current-output DACs is quite fast. The major share of settling time of a voltage-output DAC is usually contributed by the settling time of the output op-amp circuit.

#### Slew Rate (or Slewing Rate)

Slew rate of a device or circuit is a limitation in the rate of change of output voltage, usually imposed by some basic circuit consideration, such as limited current to charge a capacitor. Amplifiers with slew rate of a few V/ $\mu$ s are common, and moderate in cost. Slew rates greater than about 75 volts/ $\mu$ s are usually seen only in more sophisticated (and expensive) devices. The output slewing speed of a voltage-output D/A converter is usually limited by the slew rate of the amplifier used at its output (if one is used).

#### Stability

Stability of a converter usually applies to the insensitivity of its characteristics to time, temperature, etc. All measurements of stability are difficult and time consuming, but stability vs. temperature is sufficiently critical in most applications to warrant universal inclusion of temperature coefficients in tables of specifications (see "Temperature Coefficient").

#### Staircase

A voltage or current, increasing in equal increments as a function of time and having the appearance of a staircase (in a time plot), generated by applying a pulse train to a counter, and the output of the counter to the input of a DAC.

A very simple A/D converter can be built by comparing a staircase from a DAC with the unknown analog input. When the DAC output exceeds the analog input by a fraction of 1 LSB, the count is stopped, and the code corresponding to the count is the digital output.

#### Switching Time

In a DAC, the switching time is the time it takes for the switch to change from one state to the other ("delay time" plus "rise time" from 10%-90%), but does not include settling time, e.g. to  $\leq$ ½ LSB.

#### **Temperature Coefficients**

In general, temperature instabilities are expressed as %/ $^{\circ}$ C, ppm/ $^{\circ}$ C, as fractions of 1 LSB/ $^{\circ}$ C, or as a change in a parameter over a specified temperature range. Measurements are usually made at room temperature and at the extremes of the specified range, and the temperature coefficient (tempco, T.C.) is defined as the change in the parameter, divided by the corresponding temperature change. Parameters of interest include gain, linearity, offset (bipolar), and zero.

Gain Tempco: Two factors principally affect converter gain stability with temperature.

- a) In fixed-reference converters the reference source will vary with temperature. For example, the tempco of an AD581L is generally less than  $5ppm/^{\circ}C$
- b) The reference circuitry and switches may add another 3ppm/°C in good 12-bit converters (e.g. AD566K/T). High-resolution converters require much better tempcos for accuracy commensurate with the resolution.

**Linearity Tempco:** Sensitivity of linearity ("integral" and/ or differential linearity) to temperature (in % FSR/°C or ppm FSR/°C) over the specified range. Monotonic behavior is achieved if the differential nonlinearity is less than 1 LSB at any temperature in the range of interest. The *differential nonlinearity temperature coefficient* may be expressed as a ratio, as a maximum change over a temperature range, and/or implied by a statement that the device is monotonic over the specified temperature range.

Offset Tempco: The temperature coefficient of the all-DAC-switches-off (minus full scale) point of a bipolar converter (in % FSR/°C or ppm FSR/°C) depends on three major factors:

- a) The tempco of the reference source
- b) The voltage zero-stability of the output amplifierc) The tracking capability of the bipolar-offset resistors and the gain resistors

Unipolar Zero Tempco (in % FSR/°C or ppm FSR/°C): The temperature stability of a unipolar fixed-reference DAC is principally affected by current leakage (current-output DAC), and offset voltage and bias current of the output op-amp (voltage-output DAC).

#### Zero- and Gain-Adjustment Principles

The output of a unipolar DAC is set to zero volts in the allbits-off condition. The gain is set for F.S.  $(1 - 2^{-n})$  with all bits on. The "zero" of an offset-binary bipolar DAC is set to -F.S. with all bits off, and the gain is set for +F.S.  $(1 - 2^{(n-1)})$ with all bits on. The data sheet instructions should be followed.

#### VOL. I, 10-10 DIGITAL-TO-ANALOG CONVERTERS



### Complete, Low Power 12-Bit D/A Converter

# AD370/AD371

#### FEATURES

Bipolar Voltage Output: AD370 Unipolar Voltage Output: AD371 Low Power: 150mW max Linearity: ±1/2LSB, -55°C to +125°C (S Version) TTL/CMOS Compatible Compatible with Standard 18-Pin DAC Configurations Hermetic 18-Pin DIP ("D" Package)

- Factory Trimmed Gain and Offset: No External Adjustments Required
- Monotonicity Guaranteed Over Specified Temperature Range

#### AD370/AD371 FUNCTIONAL BLOCK DIAGRAM



#### 18-PIN DIP

#### PRODUCT DESCRIPTION

The AD370/AD371 is a complete 12-bit digital-to-analog converter fabricated with the most advanced monolithic and hybrid technologies. The design incorporates a low power monolithic CMOS DAC, precision high speed FET-input operational amplifiers and a low drift reference available in a hermetically sealed package. This innovative design results in significant performance advantages over conventional designs. The integral package-substrate combined with a lower chip count improves reliability over the standard low power hybrids of this type.

The converters come in two versions: AD370 with a bipolar output voltage range (-10V to +10V) and AD371 with a unipolar output voltage range (0 to +10V). Each device is internally laser trimmed for gain and offset to provide adjustmentfree operation with only  $\pm 0.05\%$  absolute error. The FET input operational amplifiers optimize the speed vs. power trade-off by settling to 1/2LSB from a full scale transition in  $35\mu s$  with maximum total power dissipation of only 150mW. The low power monolithic CMOS DAC employs a current-switched silicon-chromium R-2R ladder to ensure that monotonicity is maintained over the full temperature range.

The AD370/AD371 "K" and "S" features  $\pm 1/2$ LSB maximum linearity error. Its rated temperature ranges are 0 to  $+70^{\circ}$ C for the "J" and "K" versions and  $-55^{\circ}$ C to  $+125^{\circ}$ C for the "S" version.

#### PRODUCT HIGHLIGHTS

- 1. The AD370/AD371 replaces other devices of this type with significant increases in performance.
- 2. Reduced power consumption requirements (150mW max) result in improved stability and shorter warm-up time.
- 3. The precision output amplifiers and CMOS DAC have been optimized to settle within 1/2LSB for a full scale transition in  $35\mu s$ .
- 4. Reduced chip count and integral package-subsrate improve reliability.
- 5. System performance upgrading is possible without redesign.
- 6. Internally laser trimmed-no gain or offset adjustments are required for specified accuracy.
- 7. The device is available in a hermetically-sealed ceramic 18 lead dual-in-line package. Processing to MIL-STD-883 Class B is available.
- 8. The AD370/AD371 is a second-source for 18-pin 12-bit DACs of the same configuration.

10

## **SPECIFICATIONS** (typical at TA = +25°C, VS = ±15 Volts unless otherwise noted)

Model	AD370J	AD370K	AD371J	AD371K	AD37051	AD371S <sup>1</sup>	Units
RANGE	-10 to +10	•	0 to +10	**	*	**	Volts
CODE	OCBI	•	CBI	**	•	**	
LINEARITY ERROR							
+25°C	±1	±1/2	±1	±1/2	±1/2	±1/2	LSB <sup>2</sup> max
T <sub>min</sub> - T <sub>max</sub>	±1	±1/2	±1	±1/2	±1/2	±1/2	LSB <sup>2</sup> max
ABSOLUTE ACCURACY							
+25°C	±0.05	•	•	•	•	•	% of FSR <sup>3</sup> max
T <sub>min</sub> - T <sub>max</sub>	±0.2	•	•	•	±0.3	±0.3	% of FSR <sup>3</sup> max
OFFSET ERROR							
+25°C	±5	•	±1	**	•	**	mV max
FULL SCALE SETTLING TIME	25(35 max)	•		•	•	*	
INTERNAL REFERENCE	+10.0	*	*	*	•	•	Volts
DIGITAL INPUTS							
VINH	2.0	•	•	•	•	*	Volts min
VINL	0.8	*	*	•	•	*	Volts max
INPUT LEAKAGE CURRENT	±1.0	*	*	*	*	*	μA
INPUT CAPACITANCE	8	*	*	*	*	*	pF
POWER SUPPLY REJECTION RATIO						,	
+15V Supply	0.01	*	•	*	• .	•	% FSR <sup>3</sup> /% V <sub>S</sub> max
-15V Supply	0.01	•	•	•	•	•	% FSR <sup>3</sup> /% V <sub>S</sub> max
POWER SUPPLY CURRENTS							
+15V Supply	3.5(5 max)	•	•	•	*	•.	mA max
-15V Supply	2.5(4 max)	•	•	•	•	•	mA max
POWER DISSIPATION	105(150 max)	) *	•	*	*	*	mW
TEMPERATURE RANGE	0 to +70	*	*	*	-55 to +125	***	°c

NOTES <sup>1</sup> Also available to MIL-STD-883, Level B. <sup>2</sup> LSB: Least Significant Bit <sup>3</sup> FSR: Full Scale Range <sup>4</sup> Specifications same as AD370J. <sup>4</sup> Specifications same as AD371J.

Specifications subject to change without notice.
### ABSOLUTE MAXIMUM RATINGS

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

V <sub>DD</sub> (to GND)				• •						+17V
$V_{\rm EE}$ (to GND) $\ldots\ldots\ldots$							• •			-17V
Digital Input Voltage Range					•		V	DD	to	GND
Storage Temperature					-	65	°C	to?	+1	.50°C

#### CAUTION - ELECTROSTATIC SENSITIVE DEVICES

The digital control inputs are zener protected; however permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.



Figure 1. Pin Designations



Figure 2. Power Supply Decoupling



Figure 3. Burn-In Circuit

DIGITAL INPUT	NOMINAL ANALOG OUTPUT
1111111111111	0
100000000000	4.9975 Volts
011111111111	5.0000 Volts
0000000000000	9.9975 Volts

Table 1. Code Table for the AD371 (CBI)

	NOMINAL ANALOG OUTPUT	DIGITAL INPUT
10	-10.000 Volts	1111111111111
	-0.0097 Volt	10000000001
	-0.0048 Volt	100000000000
	• 0	011111111111
	9.9952 Volts	0000000000000
	1	

Table 2. Code Table for the AD370 (OCBI)

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-13

#### ACCURACY

Accuracy error of a D/A converter is defined as the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error or linearity error. The initial accuracy of the AD370/AD371 is trimmed to within 0.05% of full scale by laser trimming the gain and zero errors. Of the error specifications, the linearity error specification is the most important since it cannot be corrected by the user. The linearity error of the AD370/AD371 is specified over its entire temperature range. This means that the analog output will not vary by more than ±1/2LSB maximum from an ideal straight line drawn between the end points (inputs all "1s" and all "0s") over the specified operating temperature range of 0 to  $+70^{\circ}$ C for the "K" version and  $-55^{\circ}$ C to  $+125^{\circ}$ C for the "S" version.

The absolute accuracy of the AD370/AD371 has been guaranteed to  $\pm 0.05\%$  of full scale by internal factory trim of the gain and offset. External gain and offset adjustment terminals have been made available to allow fine adjustment to the  $\pm 0.012\%$  accuracy level. The measurement system used to calibrate the output should be capable of stable resolution of 1/4LSB in the regions of zero and full scale. The adjustment procedure, described below, should be carefully followed to assure optimum converter performance.

The proper connections for the offset and gain adjustments are shown in Figure 4. For the AD371 full-scale calibration apply a digital input of all "1s" and adjust the gain potentiometer to +9.9975 volts (see Table 1).

The offset adjustment of the AD370 is made at the half-scale code. Adjust the offset potentiometer until 0.000V is obtained on the output. The full-scale adjustment is made at the negative endpoint or a code of all "1s". Adjust the gain potentiometer until -10.000 volts is obtained on the output.



Figure 4. Optional External Trims

#### SETTLING TIME

Settling time for the AD370/AD371 is the total time required for the output to settle within  $\pm 1/2$ LSB band around its final value after a change in input (including slew time). The settling time specification is given for a full scale step which is 20V for the AD370 and 10V for the AD371.

#### IMPROVED SECOND SOURCE

The substrate design of the AD370/AD371 provides for complete pin-for-pin compatibility with other 18-pin DACs,; Hybrid Systems Corp. DAC340, DAC350 series and Micro Networks Corp. MN360, MN370, MN3200 series 18-pin 12-bit digital-to-analog converters all share the same pin configuration except for pin 7 and pin 8 (see Table 3). The AD370/AD371 is a superior direct replacement for these devices where the function of pins 7 and 8 allow. The versatility designed into the AD370/AD371 allows the function of pin 7 and pin 8 to be configured to exactly second source each of the other units. Information on other second source devices with 4 quadrant multiplying capability is available from Analog Devices.

Analog Devices	Hybrid Systems			Micro Networks				
AD370KD	DAC346C-12BPG		••••••••••••••	MN360	MN370	MN3211		
AD371KD	DAC346C-12UP			MN362	MN371	MN3210		
AD370SD	DAC347LPC-12G	DAC356C-12	DAC356LPC-12	MN360H	MN370H			
AD370SD/883B	DAC347LPS-12G	DAC356B-12	DAC356LPB-12					
AD371SD	DAC347LPC-12U			MN362H	MN371H			
AD371SD/883B	DAC347LPB-12U							

#### Table 3. Cross Reference

#### AD370/AD371 ORDERING GUIDE

		Package		Output Voltage	Operating Temperature
Model	Package	Style	Linearity	Range	Range
AD370JN	Polymer Seal	HY18A	1LSB	-10V to +10V	0 to +70°C
AD370JD	Hermetic	HY18A	1LSB	-10V to +10V	0 to +70°C
AD371JN	Polymer Seal	HY 18A	1LSB	0 to +10V	0 to +70°C
AD371JD	Hermetic	HY18A	1LSB	0 to +10V	0 to +70°C
AD370KN	Polymer Seal	HY18A	1/2LSB	-10V to +10V	0 to +70°C
AD370KD	Hermetic	HY18A	1/2LSB	-10V to +10V	0 to +70°C
AD371KN	Polymer Seal	HY18A	1/2LSB	0 to +10V	0 to +70°C
AD371KD	Hermetic	HY18A	1/2LSB	0 to +10V	0 to +70°C
AD370SD	Hermetic	HY18A	1/2LSB	-10V to +10V	-55°C to +125°C
AD370SD/883B	Hermetic	HY18A	1/2LSB	-10V to +10V	-55°C to_+125°C
AD371SD	Hermetic	HY18A	1/2LSB	0 to +10V	-55°C to +125°C
AD371SD/883B	Hermetic	HY18A	1/2LSB	0 to +10V	-55°C to +125°C

<sup>1</sup> See Section 20 for package outline information.



# Quad 12-Bit Microprocessor-Compatible D/A Converter

### AD390

#### ADVANCE TECHNICAL INFORMATION

FEATURES

Four Complete 12-Bit DACs in One IC Package Voltage Output Guaranteed Monotonic Over Full Temperature Range Double-Buffered Data Inputs Includes Data Latches and Reference

Fast Settling: 8µs max

Low Cost

#### PRODUCT DESCRIPTION

The AD390 contains four 12-bit high speed voltage-output digital-to-analog converters in a compact 28-pin hybrid package. The design is based on a proprietary latched 12-bit DAC chip which reduces chip count and provide high realiability. The AD390 is ideal for systems requiring digital control of many analog voltages. Such applications include automatic test equipment, process controllers, and vector-scan displays.

The AD390 is laser-trimmed to  $\pm \frac{1}{4}$ LSB max nonlinearity (AD390KD) and absolute accuracy of  $\pm 0.05$  percent of full scale. The high initial accuracy is made possible by the use of thin-film scaling resistors on the monolithic DAC chips. The internal buried zener voltage reference provides excellent temperature drift characteristics (30ppm/°C) and an initial tolerance of  $\pm 0.025\%$  maximum. The AD390 can also be used with an external reference in large system applications.

The individual DACs are accessed by the  $\overline{CS1}$  through  $\overline{CS4}$  control inputs and the  $\overline{A0}$  and  $\overline{A1}$  lines. These control signals permit the registers of the four DACs to be loaded independently and the outputs to be simultaneously updated at a later time.

The AD390 outputs are calibrated for a  $\pm 10V$  range. A 0 to + 10V version is available on special order.

The AD390 is packaged in a 28-lead ceramic package and is specified for operation over the 0 to  $+70^{\circ}$ C and  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range.

#### **PRODUCT HIGHLIGHTS**

- The AD390 offers a dramatic reduction in printed circuit board space requirements in systems using multiple DACs.
- Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level-triggered.
- 3. The output voltage is trimmed to a full scale accuracy of



 $\pm 0.05\%$ . Settling time to  $\pm \frac{1}{2}LSB$  is 8 microseconds maximum.

- An internal 10 volt reference is available or an external reference can be used. With an external reference, the AD390 gain TC is ±5ppm/°C maximum.
- The proprietary monolithic DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.

TRUTH TABLE									
CS1	$\overline{CS}2$	CS3	CS4	<b>A</b> 0	A1	Operation			
1	1	1	1	x	х	NoOperation			
0	1	· 1	1	0	1	Enable 1st rank of DAC 1			
1	0	1	1	0	1	Enable 1st rank of DAC 2			
1.	1	0	1	0	1	Enable 1st rank of DAC 3			
1	1	1	Ø	0	1	Enable 1st rank of DAC 4			
1	1	- 1	1	1	0	Loads 2nd rank from each 1st rank			
0	. 0	0	0	0	0	All latches transparent			

# **SPECIFICATIONS** ( $T_A = +25^{\circ}C$ , $V_S = \pm 15V$ unless otherwise specified)

		AD390ID/SD		A	D390KD/TD	)	
Modei	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DATA INPUTS (Pins 1-12 and 23-28) TTL or 5 Volts CMOS Input Voltage Bit ON(Logic "1") Bit OFF (Logic "0")	+2.0		+ 5.5 + 0.8	+ 2.0		+ 5.5 + 0.8	v v
Input Current Bit ON (Logic "1") Bit OFF (Logic "0")		500 150	1200 400		500 150	1200 400	μΑ μΑ
RESOLUTION			12			12	Bits
OUTPUT Voltage Range <sup>1</sup> Current Settling Time (to ± ½LSB)		. 4	± 10 5 8		. 4	±10 5 8	V mA µs
ACCURACY Gain Error Offset Linearity Error Differential Linearity Error		2 1 ± 1/4 ± 1/2	4 2 ± ½ ± ¾		2 1/2 ± 1/8 ± 1/4	2 1 ± <sup>1</sup> / <sub>4</sub> ± <sup>1</sup> / <sub>2</sub>	LSB LSB LSB LSB
TEMPERATURE DRIFT Gain (internal reference) (external reference) Offset Linearity Error 0 to + 70°C Differential Linearity MONOT	ONICIT	±½ FY GUARANT	± 16 ± 8 ± 4 ± <sup>3</sup> / <sub>4</sub> EED OVER	FULL TEM	±¼ IPERATURE	$ \begin{array}{r} \pm 8 \\ \pm 4 \\ \pm 2 \\ \pm \frac{1}{2} \\ \end{array} $ ERANGE	ppm/°C ppm/°C ppm/°C LSB
REFERENCE Voltage Current (available extended use) Ref In Input Resistance	9.9975 2.5	10.000 3.5 10 <sup>10</sup>	10.0025	9.9975 2.5	10.0000 3.5 10 <sup>10</sup>	10.0025	V mA Ω
POWER REQUIREMENTS Voltage Current + V <sub>S</sub> - V <sub>S</sub>	± 13.5	± 15 12 - 75	± 16.5 20 - 90	±13.5	± 15 12 75	± 16.5 20 - 90	V mA mA
POWER SUPPLY GAIN SENSITIVITY $+ V_S$ $- V_S$		0.002 0.0025	0.006 0.006		0.002 0.0025	0.006 0.006	%FS/% %FS/%
TEMPERATURE RANGE Operating (Full Specifications) J, K S, T Storage	0 55 65		+ 70 + 125 + 150	0 55 65		+ 70 + 125 / + 150	ာင္ သင္ သင္
PACKAGE STYLE <sup>2</sup>		HY28A			HY28/	4	

<sup>1</sup>0 to + 10V range is standard. A 0 to 10V version is available on special order. Consult the factory.

<sup>2</sup>See Section 20 for package outline information.

Specifications subject to change without notice.

#### **TIMING DIAGRAMS**

#### WRITE CYCLE #1

(Load First Rank from Data Bus; A3 = 1)



#### WRITE CYCLE #2

(Load Second Rank from First Rank; A2-A0 = 1)



Symbol	Parameter	Min	Тур	Max	ns
t <sub>DW</sub>	Data Valid to Fnd of $\overline{CS}$	50			ns
t <sub>AW</sub>	Address Valid to End of CS	100			ns
twp	Control Pulse Width	100			ns
t <sub>DH</sub>	Data Hold Time	0			ns
tSETT	Output Current Settling Time		400	500	ns

# 

# **DACPORT**<sup>m</sup> Low Cost Complete $\mu$ P-Compatible 8-Bit DAC

# AD558\*

#### FEATURES

Complete 8-Bit DAC Voltage Output – 2 Calibrated Ranges Internal Precision Band-Gap Reference Single-Supply Operation: +5V to +15VFull Microprocessor Interface Fast: 1 $\mu$ s Voltage Settling to  $\pm 1/2$ LSB Low Power: 75mW No User Trims Guaranteed Monotonic Over Temperature All Errors Specified T<sub>min</sub> to T<sub>max</sub> Small 16-Pin DIP Package Single Laser-Wafer-Trimmed Chip for Hybrids Low Cost

#### **PRODUCT DESCRIPTION**

The AD558 DACPORT is a complete voltage-output 8-bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. No external components or trims are required to interface, with full accuracy, an 8-bit data bus to an analog system.

The performance and versatility of the DACPORT is a result of several recently-developed monolithic bipolar technologies. The complete microprocessor interface and control logic is implemented with integrated injection logic (I<sup>2</sup>L), an extremely dense and low-power logic structure that is process-compatible with linear bipolar fabrication. The internal precision voltage reference is the patented low-voltage band-gap circuit which permits full-accuracy performance on a single +5V to +15V power supply. Thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range (all grades), while recent advances in laser-wafer-trimming of these thinfilm resistors permit absolute calibration at the factory to within ±1LSB; thus no user-trims for gain or offset are required. A new circuit design provides voltage settling to ±1/2LSB for a full-scale step in 800ns.

The AD558 is available in four performance grades. The AD558J and K are specified for use over the 0 to  $+70^{\circ}$ C temperature range, while the AD558S and T grades are specified for  $-55^{\circ}$ C to  $+125^{\circ}$ C operation. The hermetically-sealed ceramic package is standard. Processing to MIL-STD-883, Class B is optional on S and T grades.

#### **PRODUCT HIGHLIGHTS**

 The 8-bit I<sup>2</sup> L input register and fully microprocessorcompatible control logic allow the AD558 to be directly connected to 8- or 16-bit data buses and operated with standard control signals. The latch may be disabled for direct DAC interfacing.

\* Covered by U.S. Patent Nos. 3,887,863; 3,685,045; Patents Pending. DACPORT is a trademark of Analog Devices, Inc.

#### AD558 FUNCTIONAL BLOCK DIAGRAM



- 2. The laser-trimmed on-chip SiCr thin-film resistors are calibrated for absolute accuracy and linearity at the factory. Therefore, no user trims are necessary for full rated accuracy over the operating temperature range.
- 3. The inclusion of a precision low-voltage band-gap reference eliminates the need to specify and apply a separate reference source.
- 4. The voltage-switching structure of the AD558 DAC section along with a high-speed output amplifier and laser-trimmed resistors give the user a choice of 0V to  $\pm 2.56V$  or 0V to  $\pm 10V$  output ranges, selectable by pin-strapping. Circuitry is internally compensated for minimum settling time on both ranges; typically settling to  $\pm 1/2$ LSB for a full-scale 2.55 volt step in 800ns.
- 5. The AD558 is designed and specified to operate from a single +4.5V to +16.5V power supply.
- 6. Low digital input currents,  $100\mu$ A max, minimize bus loading. Input thresholds are TTL/low voltage CMOS compatible over the entire operating V<sub>CC</sub> range.
- The single-chip, low power 1<sup>2</sup>L design of the AD558 is inherently more reliable than hybrid multi-chip or conventional single-chip bipolar designs. The AD558S and T grades, which are specified over the -55°C to +125°C temperature range, are available processed to MIL-STD-883, Class B.
- 8. All AD558 grades are available in chip form with guaranteed specifications from  $+25^{\circ}$ C to T<sub>max</sub>. MIL-STD-883, Class B visual inspection is standard on Analog Devices bipolar chips. Contact the factory for additional chip information.

# **SPECIFICATIONS** (typical @ T<sub>A</sub> = +25°C, V<sub>CC</sub> = +5V to +15V unless otherwise specified)

MODEL	AD558J	AD558K	AD558S <sup>1</sup>	AD558T <sup>1</sup>
RESOLUTION	8 Bits	*	*	*
RELATIVE ACCURACY <sup>2</sup>	· · · · · · · · · · · · · · · · · · ·	· · ·		
$0 \text{ to } +70^{\circ}\text{C}$	±1/2LSB max	±1/4LSB max	*	**
$-55^{\circ}$ C to $+125^{\circ}$ C			±3/4LSB max	±3/8LSB max
Otimpt im				
OUIPUI				
Ranges	UV to +2.56V		•	*
Comment Comment	0V to $+10V$	*		*
Current, Source	+5mA	<b>*</b>	+5mA min	***
Sink	Internal Passive	<b>*</b>	•	
	Pull-Down to Ground	•• • • •	· · · · · ·	
OUTPUT SETTLING TIME				
0 to 2.56 volt range	$0.8\mu s (1.5\mu s max)$	*	*	*
0 to 10 volt range	2.0μs (3.0μs max)	*	*	*
FULL SCALE ACCURACY			•	
® 25°C	±1.5LSB (±0.6%) max	±0.5LSB (±0.2%) max	*	**
T <sub>min</sub> to T <sub>max</sub>	±2.5LSB (±1.0%) max	±1LSB (±0.4%) max	*	**
ZERO ERROR	· · · · · · · · · · · · · · · · · · ·		• • • • • • • • • • • • • • • • • • • •	
@ 25°C	±1LSB max	+1/21 SB max	*	**
Tmin to Tmax	±2LSB max	+11 SB max	• · · ·	**
	· · · · · · · · · · · · · · · · · · ·			•
	Cuarantood	-	•	
	Guaranteed			
DIGITAL INPUTS	·		1	
T <sub>min</sub> to T <sub>max</sub>				
Input Current	±100µA max	•	*	*
Data Inputs, Voltage			4	
Bit On – Logic "1"	2.0V min	•	*	*
Bit Off – Logic "0"	0.8V max	*	*	*
Control Inputs, Voltage				
On – Logic "1"	2.0V min	*	*	*
Off – Logic "0"	0.8V max	*	*	*
Input Capacitance	4pF	*	*	*
TIMING <sup>7</sup>				
T <sub>min</sub> to T <sub>max</sub>				
tw (Strobe Pulse Width)	100ns min	*	* *	*
t <sub>DH</sub> (Data Hold Time)	10ns min		* · · · · · · · · · · · · · · · · · · ·	*
t <sub>DS</sub> (Data Set-Up Time)	100ns min	*	• • · · · · · · · · · · · · · · · · · ·	*
POWER SUPPLY			·····	
Operating Voltage Range (Vcc)				
2 56 Volt Bange	+4 5V to +16.5V	*	*	*
10 Volt Range	+11.4V to $+16.5V$	*	*	*
Current (I <sub>CC</sub> )	15mA typ, 25mA max	*	*	*
Rejection Ratio	0.03%/% max	*	* <b>*</b>	*.
POWER DISSIPATION Vor - 5V	75mW (125mW max)	• · · · · · · · · · · · · · · · · · · ·		•
$V_{CC} = 15V$	225 mW (375 mW max)	*	*	*
OPERATING TEMPERATURE				
KANGE	° •		rr°o	1
<sup>1</sup> min ,		*	-55 C	***
<sup>1</sup> max	+70 C	*	+125 C	* * *

NOTES

<sup>1</sup>The AD558S and AD558T are available processed and screened to the requirements of MIL-STD-883, Class B. Order AD558SD/883B or AD558TD/883B.

<sup>2</sup> Relative Accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.

<sup>3</sup> Operation of the 0 to 10 volt output range requires a minimum supply voltage of +11.4 volts.

Passive pull-down resistance is  $2k\Omega$  for 2.56 volt range,  $10k\Omega$  for 10 volt range.

<sup>5</sup>Settling time is specified for a positive-going full-scale step to ±1/2LSB. Negative-going steps to zero are slower, but can be improved with an external pull-down.

<sup>6</sup>A monotonic converter has a maximum differential linearity error of ±1LSB.

<sup>7</sup>See Figure 7.

Specifications subject to change without notice.

\*\*\*Specifications same as AD558S.

\*Specifications same as AD558J. \*\*Specifications same as AD558K.

#### ABSOLUTE MAXIMUM RATINGS

V <sub>CC</sub> to Ground0V to +18V	(LSB) DB0		1		16		Vout
Digital Inputs (Pins 1-10) 0 to +7.0V	D81		2		15	Ь	VOUT SENSE
V <sub>OUT</sub> Indefinite Short to Ground Momentary Short to V <sub>CC</sub>	DB2	р	3		14	Ċ	VOUT SELECT
Power Dissipation	DB3	P	4	AD558	13		GND
Storage Temperature Range	DB4		5		12		GND
D (ceramic) Package. $\dots \dots -55^{\circ}$ C to $+150^{\circ}$ C	DB5	d	6		11		+V <sub>CC</sub>
Lead Temperature (soldering, 10 second)	DB6	d	7		10 <sup>°</sup>		<u>cs</u>
Thermal Resistance	(MSB) DB7	Н	8		9		ĈĒ
Junction to Ambient/Junction to Case		٦				-	
D (ceramic) Package				TOP VIEW			

#### Figure 1. AD558 Pin Configuration

r -

#### AD558 ORDERING GUIDE

Model	Package	Temperature	Relative Accuracy Error Max T <sub>min</sub> to T <sub>max</sub>	Full-Scale Error, Max T <sub>min</sub> to T <sub>max</sub>	Package Style <sup>1</sup>
AD558JN	Plastic	0 to +70°C	±1/2LSB	±2.5LSB	N16A <sup>2</sup>
AD558KN	Plastic	$0 \text{ to } +70^{\circ} \text{C}$	±1/4LSB	±1LSB	N16A <sup>2</sup>
AD558JD	Ceramic	0'to +70°C	±1/2LSB	±2.5LSB	D16A
AD558KD	Ceramic	0 to $+70^{\circ}$ C	±1/4LSB	±1LSB	D16A
AD558SD	Ceramic	-55°C to +125°C	±3/4LSB	±2.5LSB	D16A
AD558SD/883B	Ceramic	-55°C to +125°C	±3/4LSB	±2.5LSB	D16A
AD558TD	Ceramic	-55°C to +125°C	±3/8LSB	±1LSB	D16A
AD558TD/883B	Ceramic	-55°C to +125°C	±3/8LSB	±1LSB	D16A

<sup>1</sup> See Section 20 for package outline information.
<sup>2</sup> To be available June, 1982.

#### **CIRCUIT DESCRIPTION**

The AD558 consists of four major functional blocks, fabricated on a single monolithic chip (see Figure 2). The main D to A converter section uses eight equally-weighted laser-trim med current sources switched into a silicon-chromium thinfilm R/2R resistor ladder network to give a direct but unbuffered 0mV to 400mV output range. The transistors that form the DAC switches are PNPs; this allows direct positive-voltage logic interface and a zero-based output range.



Figure 2. AD558 Functional Block Diagram

The high-speed output buffer amplifier is operated in the noninverting mode with gain determined by the user-connections at the output range select pin. The gain-setting application resistors are thin-film laser-trimmed to match and track the DAC resistors and to assure precise initial calibration of the two output ranges, 0V to 2.56V and 0V to 10V. The amplifier output stage is an NPN transistor with passive pull-down for zero-based output capability with a single power supply.

The internal precision voltage reference is of the patented band-gap type. This design produces a reference voltage of 1.2 volts and thus, unlike 6.3 volt temperature-compensated zeners, may be operated from a single, low-voltage logic power supply. The microprocessor interface logic consists of an 8-bit data latch and control circuitry. Low-power, small geometry and high-speed are advantages of the  $1^2L$  design as applied to this section.  $1^2L$  is bipolar process compatible so that the performance of the analog sections need not be compromised to provide on-chip logic capabilities. The control logic allows the latches to be operated from a decoded microprocessor address and write signal. If the application does not involve a  $\mu$ P or data bus, wring  $\overline{CS}$  and  $\overline{CE}$  to ground renders the latches "transparent" for direct DAC access.

### **AD558** Applications

#### **CONNECTING THE AD558**

The AD558 has been configured for ease of application. All reference, output amplifier and logic connections are made internally. In addition, all calibration trims are performed at the factory assuring specified accuracy without user trims. The only connection decision that must be made by the user is a single jumper to select output voltage range. Clean circuit-board layout is facilitated by isolating all digital bit inputs on one side of the package; analog outputs are on the opposite side.

Figure 3 shows the two alternative output range connections. The 0V to 2.56V range may be selected for use with any power supply between +4.5V and +16.5V. The 0V to 10V range requires a power supply of +11.4V to +16.5V.

Because of its precise factory calibration, the AD558 is intended to be operated without user trims for gain and offset; therefore no provisions have been made for such user-trims. If a small increase in scale is required, however, it may be accomplished by slightly altering the effective gain of the output buffer. A resistor in series with V<sub>OUT</sub> SENSE will increase the output range.

For example if a 0V to 10.24V output range is desired (40mV = 1LSB), a nominal resistance of  $850\Omega$  is required. It must be remembered that, although the internal resistors all ratiomatch and track, the *absolute* tolerance of these resistors is typically  $\pm 20\%$  and the *absolute* TC is typically  $-50ppm/^{\circ}C$  (0 to  $-100ppm/^{\circ}C$ ). That must be considered when re-scaling is performed. Figure 4 shows the recommended circuitry for a full-scale output range of 10.24 volts. Internal resistance values shown are nominal.

NOTE: Decreasing the scale by putting a resistor in series with GND will not work properly due to the code-dependent currents in GND. Adjusting offset by injecting dc at GND is not recommended for the same reason.



a. OV to 2.56V Output Range



b. OV to 10V Output Range





Figure 4. 10.24V Full-Scale Connection

#### **GROUNDING AND BYPASSING\***

All precision converter products require careful application of good grounding practices to maintain full rated performance. Because the AD558 is intended for application in microcomputer systems where digital noise is prevalent, special care must be taken to assure that its inherent precision is realized.

The AD558 has two ground (common) pins; this minimizes ground drops and noise in the analog signal path. Figure 5 shows how the ground connections should be made.

It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common in one place only. If the common tie-point is remote and accidental disconnection of that one common tie-point occurs due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the AD558, it is recommended that common ground tie-points should be provided at *each* such device. If only one system ground can be connected directly to the AD558, it is recommended that analog common be selected.



Figure 5. Recommended Grounding and Bypassing

#### POWER SUPPLY CONSIDERATIONS

The AD558 is designed to operate from a single positive power supply voltage. Specified performance is achieved for any supply voltage between +4.5V and +16.5V. This makes the AD558 ideal for battery-operated, portable, automotive or digital main-frame applications.

The only consideration in selecting a supply voltage is that, in order to be able to use the 0V to 10V output range, the power supply voltage must be between +11.4V and +16.5V. If, however, the 0V to 2.56V range is to be used, power consumption will be minimized by utilizing the lowest available supply voltage (above +4.5V).

\*For additional insight, "An IC Amplifier Users' Guide to Decoupling, Grounding and Making Things Go Right For A Change", is available at no charge from any Analog Devices Sales Office.

#### DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-21

#### TIMING AND CONTROL

The AD558 has data input latches that simplify interface to 8- and 16-bit data buses. These latches are controlled by Chip Enable ( $\overline{CE}$ ) and Chip Select ( $\overline{CS}$ ) inputs, pins 9 and 10 respectively.  $\overline{CE}$  and  $\overline{CS}$  are internally "NORed" so that the latches transmit input data to the DAC section when both  $\overline{CE}$  and  $\overline{CS}$ are at Logic "0". If the application does not involve a data bus, a "00" condition allows for direct operation of the DAC. When either  $\overline{CE}$  or  $\overline{CS}$  go to Logic "1", the input data is latched into the registers and held until both  $\overline{CE}$  and  $\overline{CS}$  return to "0". (Unused  $\overline{CE}$  or  $\overline{CS}$  inputs should be tied to ground.) The truth table is given in Table I. The logic function is also shown in Figure 6.

Input Data	CE	<b>CS</b>	DAC Data	Latch Condition
0	0	0	0	"transparent"
1	0	0	1	"transparent"
0	£	0	0	latching
1	Ł	0	1	latching
0	0	Ł	0	latching
1	0	· F	1	latching
X	1	х	previous data	latched
х	х	1	previous data	latched

Notes: X = Does not matter

I = Logic Threshold at Positive-Going Transition

#### Table I. AD558 Control Logic Truth Table





Figure 7 shows the timing for the data and control signals;  $\overline{CE}$  and  $\overline{CS}$  are identical in timing as well as in function.



#### Figure 7. AD558 Timing

#### USE OF VOUT SENSE

Separate access to the feedback resistor of the output amplifier allows additional application versatility. Figure 8a shows how I  $\times$  R drops in long lines to remote loads may be cancelled by putting the drops "inside the loop". Figure 8b shows how the separate sense may be used to provide a higher output current by feeding back around a simple current booster.



a. Compensation for I x R Drops in Output Lines



b. Output Current Booster Figure 8. Use of VOUT Sense

### Applying the AD558

#### **OPTIMIZING SETTLING TIME**

In order to provide single-supply operation and zero-based output voltage ranges, the AD558 output stage has a passive "pull-down" to ground. As a result, settling time for negativegoing output steps may be longer than for positive-going output steps. The relative difference depends on load resistance and capacitance. If a negative power supply is available, the negative-going settling time may be improved by adding a pulldown resistor from the output to the negative supply as shown in Figure 9. The value of the resistor should be such that, at zero voltage out, current through that resistor is 0.5mA max.



Figure 9. Improved Settling Time

#### **BIPOLAR OUTPUT RANGES**

The AD558 was designed for operation from a single power supply and is thus capable of providing only unipolar (0V to +2.56 and 0V to 10V) output ranges. If a negative supply is available, bipolar output ranges may be achieved by suitable output offsetting and scaling. Figure 10 shows how a  $\pm 1.28$ volt output range may be achieved when a -5 volt power supply is available. The offset is provided by the AD589 precision 1.2 volt reference which will operate from a +5 volt supply. The AD544 output amplifier can provide the necessary  $\pm 1.28$ volt output swing from  $\pm 5$  volt supplies. Coding is complementary offset binary.



Figure 10. Bipolar Operation of AD558 from ±5V Supplies

### INTERFACING THE AD558 TO MICROPROCESSOR DATA BUSES\*

The AD558 is configured to act like a "write only" location in memory that may be made to coincide with a read only memory location or with a RAM location. The latter case allows data previously written into the DAC to be read back later via the RAM. Address decoding is partially complete for either ROM or RAM. Figure 11 shows interfaces for three popular microprocessor systems.





10

b. 8080A/AD558 Interface



c. 1802/AD558 Interface



\*The microprocessor-interface capabilities of the AD558 are extensive. A comprehensive application note, "Interfacing the AD558 DACPORT<sup>TM</sup> to Microprocessors" is available from any Analog Devices Sales Office upon request, free of charge.

#### DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-23

### AD558 Performance (typical @ +25°C, V<sub>CC</sub> = +5V to +15V unless otherwise noted)







Figure 13. Zero Drift vs. Temperature Performance of AD558







Figure 15. AD558 Settling Characteristic Detail 0V to 2.56V Output Range Full-Scale Step



HORIZONTAL: 500ns/DIV

Figure 16. AD558 Settling Chracteristic Detail 0V to 10V Output Range Full-Scale Step



Figure 17. AD558 Logic Timing



# Low Cost 10-Bit Monolithic D/A Converter

### **AD561**\*

#### AD561 FUNCTIONAL BLOCK DIAGRAM

FEATURES Low Cost

Complete Current Output Converter

High Stability Buried Zener Reference

- Laser Trimmed to High Accuracy (1/4LSB Max Error.
- AD561K, T)
- Trimmed Output Application Resistors for 0 to +10, ±5 Volt Ranges

Fast Settling – 250ns to 1/2LSB

Guaranteed Monotonicity Over Full Operating Temperature Range

TTL/DTL and CMOS Compatible (Positive True Logic) Single Chip Monolithic Construction



#### TO-116

#### PRODUCT DESCRIPTION

The AD561 is an integrated circuit 10-bit digital-to-analog converter combined with a high stability voltage reference fabricated on a single monolithic chip. Using 10 precision highspeed current-steering switches, a control amplifier, voltage reference, and laser-trimmed thin-film SiCr resistor network, the device produces a fast, accurate analog output current. Laser trimmed output application resistors are also included to facilitate accurate, stable current-to-voltage conversion; they are trimmed to 0.1% accuracy, thus eliminating external trimmers in many situations.

Several important technologies combine to make the AD561 the most accurate and most stable 10-bit DAC available. The low temperature coefficient, high stability thin-film network is trimmed at the wafer level by a fine resolution laser system to 0.01% typical linearity. This results in an accuracy specification of  $\pm 1/4$ LSB max for the K and T versions, and 1/2LSB max for the J and S versions.

The AD561 also incorporates a low noise, high stability subsurface zener diode to produce a reference voltage with excellent long term stability and temperature cycle characteristics which challenge the best discrete zener references. A temperature compensation circuit is laser-trimmed to allow custom correction of the temperature coefficient of each device. This results in a typical full-scale temperature coefficient of 15ppm/°C; the T.C. is tested and guaranteed to 30ppm/°C max for the K and T versions, 60ppm/°C max for the S, and 80ppm/°C for the J.

\*Covered by Patent Nos.: 3,940,760; 3,747,088; RE 28,633; 3,803,590; RE 29,619; 3,961,326; 4,141,004; 4,213,806; 4,136,349.

The AD561J and K versions are specified for operation over the 0 to  $+70^{\circ}$ C temperature range, the AD561S and T for operation over the full military temperature range from  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### PRODUCT HIGHLIGHTS

- 1. Advanced monolithic processing and laser trimming at the wafer level have made the AD561 the most accurate 10-bit converter available while keeping costs consistent with large volume integrated circuit production. The AD561K and T have 1/4LSB max relative accuracy and 1/2LSB max differential nonlinearity. The low T.C. R-2R ladder guarantees that all AD561 units will be monotonic over the entire operating temperature range.
- 2. Digital system interfacing is simplified by the use of a positive true straight binary code. The digital input voltage threshold is a function of the positive supply level; connecting  $V_{CC}$  to the digital logic supply automatically sets the threshold to the proper level for the logic family being used. Logic sink current requirement is only  $25\mu A$ .
- The high speed current steering switches are designed to settle in less than 250ns for the worst case digital code transition. This allows construction of successive-approximation A/D converters in the 3 to 5µs range.
- 4. The AD561 has an output voltage compliance range from -2 to +10 volts, thus allowing direct current-to-voltage conversion with just an output resistor, omitting the op amp. The 40MΩ open collector output impedance results in negligible errors due to output leakage currents.

		AD561J		1	AD561K		]
MODEL	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION		10 Bits			10 Bits		
ACCURACY (Error Relative to Full Scale)	in the second	±1/4 (0.025)	±1/2 (0.05)		±1/8 (0,012)	±1/4 (0,025)	LSB % of F.S.
DIFFERENTIAL NONLINEARITY		±1/2			±1/4	±1/2	LSB
DATA INPUTS TTL, V <sub>CC</sub> = +5V Bit ON Logic "1" Bit OFF Logic "0"	+2.0		+0.8	*		•	V V
CMOS, $10V \le V_{CC} \le 16.5V$ (See Figure 1) Bit ON Logic "1" Bit OFF Logic "0"	70% V <sub>CC</sub>		30% Vcc	*	•		V V
Logic Current (Each Bit) (T <sub>min</sub> to T <sub>max</sub> Bit ON Logic "1" Bit OFF Logic "0"	)	+5 -5	+100 -25		•	*	nA µA
OUTPUT Current							
Unipolar Bipolar Boisson (Fuclusius of	1.5 ±0.75	2.0 ±1.0	2.4 ±1.2	*	*	•	mA mA
Application Resistors) Unipolar Zero (All Bits OFF) Capacitance Compliance Voltage	-2	40M 0.01 25 -3	0.05 +10	•	*	*	Ω % of F.S. pF V
SETTLING TIME TO 1/2LSB All Bits ON-to-OFF or OFF-to-ON		250			•		ns

mΑ

 $V_{CC}$ , +4.5V dc to +16.5V dc V<sub>EE</sub>, -10.8V dc to -16.5V dc 12 16 mΑ POWER SUPPLY GAIN SENSITIVITY V<sub>CC</sub>, +4.5V dc to +16.5V dc 2 10 \* \* ppm of F.S./%  $V_{EE}$ , -10.8V dc to -16.5V dc 4 \* ppm of F.S./% 25 TEMPERATURE RANGE °c Operating 0 to +70 \* °C Storage -65 to +150 **TEMPERATURE COEFFICIENTS** With Internal Reference ppm of F.S./°C Unipolar Zero 10 1 1 5 Bipolar Zero 2 ppm of F.S./°C 20 2 10 Full Scale ppm of F.S./°C 15 80 15 30 **Differential Nonlinearity** 2.5 2.5 ppm of F.S./°C MONOTONICITY Guaranteed over full Guaranteed over full operating temp. range operating temp. range PROGRAMMABLE OUTPUT 0 to +10 v RANGES (See Figures 3, 4) -5 to +5 v CALIBRATION ACCURACY Full Scale Error with Fixed 25 $\Omega$ % of F.S. ±0.1 Resistor Bipolar Zero Error with Fixed  $10\Omega$ % of F.S. ±0.1 Resistor CALIBRATION ADJUSTMENT RANGE Full Scale (With  $50\Omega$  Trimmer) ±0.5 % of F.S. Bipolar Zero (With  $50\Omega$  Trimmer) ±0.5 % of F.S.

10

8

\*Specifications same as AD561J specs.

POWER REQUIREMENTS

Specifications subject to change without notice.

	AD561S				AD561T		
MODEL	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION		10 Bits			10 Bits		······
ACCURACY (Error Relative		±1/4	±1/2		±1/8	±1/4	LSB
to Full Scale)		(0.025)	(0.05)		(0.012)	(0.025)	% of F.S.
DIFFERENTIAL NONLINEARITY		±1/2			±1/4	±1/2	LSB
DATA INPUTS							
$TTL, V_{CC} = +5V$							
Bit ON Logic "1"	+2.0			**			v
Bit OFF Logic "0"			+0.8			**	v
CMOS, $10V \le V_{CC} \le 16.5V$							
(See Figure 1)	BO0/ 17						
Bit ON Logic "1"	70% V <sub>CC</sub>		200/ 1/	••		**	V
Bit OFF Logic "O"			30% V <sub>CC</sub>				v
Logic Current (Each Bit) (T <sub>min</sub> to T <sub>m</sub>	<sub>ax</sub> )						
Bit ON Logic "1"		+20	+100		**	**	nA
BIT OFF Logic 0		-25	-100				μΑ
OUTPUT						1	
Uninolar	15	2.0	24	**	**	**	A
Bipolar	±0.75	2.0 +1.0	2. <del>4</del> +1.2	**	**	**	mA mA
Resistance (Exclusive of		- 1.0					
Application Resistors)		40M			**		Ω
Unipolar Zero (All Bits OFF)		0.01	0.05		**	**	% of F.S.
Capacitance		25			**		pF
Compliance Voltage	-2	-3	+10	**	**	**	
SETTLING TIME TO 1/2LSB							
All Bits ON-to-OFF or OFF-to-ON		250			**		ns
POWER REQUIREMENTS							,
V <sub>CC</sub> , +4.5V dc to +16.5V dc		6	10		**	**	mA
$V_{\rm EE}$ , -10.8V dc to -16.5V dc		11	16		**		mA
POWER SUPPLY GAIN SENSITIVITY					<b></b>		
$V_{CC}$ , +4.5V dc to +16.5V dc		2	10		**		ppm of F.S./%
		4	23				ppm of F.S./%
Operating		55' en 1	25		••	**	°
Storage		-55 to +1	25 50		**	**	°C
TEMPERATURE COFFEIGUENTS		05 10 11					
With Internal Reference							
Unipolar Zero		1	10		1	5	nnm of $FS/^{\circ}C$
Bipolar Zero		2	20		2	10	ppm of F.S./°C
Full Scale		15	60		15	30	ppm of F.S./°C
Differential Nonlinearity		2.5			2.5		ppm of F.S./°C
MONOTONICITY	Guai	ranteed over	r full	Gu	aranteed ove	r full	
	opera	ating temp.	range '	ope	rating temp.	range	
PROGRAMMABLE OUTPUT		0 to +10			**		V
RANGES (See Figures 3, 4)		-5 to +5			**		v
CALIBRATION ACCURACY							· · · · · · · · · · · · · · · · · · ·
Full Scale Error with Fixed 25 $\Omega$							
Resistor		±0.1			**		% of F.S.
Bipolar Zero Error with Fixed 10 $\Omega$							
Resistor		±0.1					% of F.S.
CALIBRATION ADJUSTMENT							
KANGE Full Scale (With 500 Trimmer)		+0.5			**		% of FS
Rinolar Zero (With 500 Trimmer)		±0.5		4	**		% of F.S.
Dipolar Dero (with 5002 Trilliner)				L			

\*\*Specifications same as AD561S specs. Specifications subject to change without notice.

#### DIGITAL LOGIC INTERFACE

All standard positive supply logic families interface easily with the AD561. The digital code is positive true binary (all bits high, Logic "1", gives positive full scale output). The logic input load factor (100nA max at Logic "1", -25µA max at Logic "0", 3pF capacitance), is less than one equivalent digital load for all logic families, including unbuffered CMOS. The digital threshold is set internally as a function of the positive supply, as shown in Figure 1. For most applications, connecting V<sub>CC</sub> to the positive logic supply will set the threshold at the proper level for maximum noise immunity. For nonstandard applications, refer to Figure 1 for threshold levels. Uncommitted bit input lines will assume a "1" state (similar to TTL), but they are high impedance and subject to noise pickup. Unused digital inputs should be connected directly to ground or V<sub>CC</sub>, as desired.



Figure 1. Digital Threshold Vs. Positive Supply

#### THE AD561 OFFERS TRUE 10-BIT RESOLUTION OVER FULL TEMPERATURE RANGE

ACCURACY: Analog Devices defines accuracy as the maximum deviation of the actual, adjusted DAC output (see next page) from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. The AD561 is laser trimmed to 1/4LSB (0.025% of F.S.) maximum error at +25°C for the K and T versions -1/2LSB for the J and S.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a single-valued function of the input. All versions of the AD561 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential nonlinearity error be less than 1LSB both at +25°C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scale output, a change of 1LSB in digital input code should result in a 9.8mV change in the analog output (1LSB = 10V x1/1024 = 9.8mV). If in actual use, however, a 1LSB change in the input code results in a change of only 2.45mV (1/4LSB) in analog output, the differential nonlinearity error would be 7.35mV, or 3/4LSB. The AD561K and T have a max differential linearity error of 1/2LSB.

The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of 2.5ppm/°C could under worst case conditions for a temperature change of +25°C to +125°C add 0.025% (100 x 2.5ppm/°C of error). The resulting error could then be as much as 0.025% + 0.025% = 0.05% of F.S. (1/2LSB represents 0.05% of F.S.). To be sure of accurate performance all versions of the AD561 are therefore 100% tested to be monotonic over the full operating temperature range.

#### AD561 ORDERING GUIDE

MODEL	TEMP RANGE	ACCURACY @ +25°C	GAIN T.C. (of F.S./°C)	PACKAGE OPTIONS <sup>1</sup>
AD561JD	0 to +70°C	±½LSB max	80ppm max	D16A
AD561JN	0 to +70°C	±½LSB max	80ppm max	N16A <sup>2</sup>
AD561KD	0 to +70°C	±¼LSB max	30ppm max	D16A
AD561KN	0 to +70°C	±¼LSB max	30ppm max	N16A <sup>2</sup>
AD561SD	-55 to +125°C	±½LSB max	60ppm max	D16A
AD561SD/883B*	-55 to +125°C	±½LSB max	60ppm max	D16A
AD561TD	-55 to +125°C	±¼LSB max	30ppm max	D16A
AD561TD/883B*	-55 to +125°C	±¼LSB max	30ppm max	D16A

\*The AD561SD/883B and AD561TD/883B are fully processed to MIL-STD-883, Method 5004, Class B.

<sup>1</sup>See Section 20 for package outline information.

<sup>2</sup> To be available June, 1982.

### Applying the AD561

### CONNECTING THE AD561 FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510, AD741L, AD301AL) is used, excellent performance can be obtained in many situations without trimming. (A 5mV op amp offset is equivalent to 1/2LSB on a 10 volt scale). If a 25 $\Omega$  fixed resistor is substituted for the 50 $\Omega$  trimmer, unipolar zero will typically be within ±1/10LSB (plus op amp offset), and full scale accuracy will be within ±1LSB. Substituting a 10 $\Omega$  resistor for the 50 $\Omega$  bipolar offset trimmer will give a bipolar zero error typically within ±1LSB.

The AD509 is recommended for buffered voltage-output applications which require a settling time to  $\pm 1/2$ LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25picofarad DAC output capacitance.

#### **FIGURE 3. UNIPOLAR CONFIGURATION**

This configuration will provide a unipolar 0 to +10 volt output range.

#### STEP I ... ZERO ADJUST

Turn all bits OFF and adjust op amp trimmer,  $R_1$ , until the output reads 0.000 volts (1LSB = 9.76mV).

#### STEP II . . . GAIN ADJUST

Turn all bits ON and adjust  $50\Omega$  gain trimmer,  $R_2$ , until the output is 9.990 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.23V full scale is desired (exactly 10mV/bit), insert a 120 $\Omega$  resistor in series with  $R_2$ .

#### **FIGURE 4. BIPOLAR CONFIGURATION**

This configuration will provide a bipolar output voltage from -5.000 to +4.990 volts, with positive full scale occurring with all bits ON (all 1's).

#### **STEP I... ZERO ADJUST**

Turn ON MSB only, turn OFF all other bits. Adjust  $50\Omega$  trimmer  $R_3$ , to give 0.000 output volts.

#### STEP II . . . GAIN ADJUST

Turn OFF all bits, adjust  $50\Omega$  gain trimmer to give a reading of -5.000 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, the op amp trimmer is unnecessary unless the untrimmed offset drift of the op amp is excessive.

FIGURE 5.  $\pm 10$  VOLT BUFFERED BIPOLAR OUTPUT The AD561 can also be connected for a  $\pm 10$  volt bipolar range with an additional external resistor as shown in Figure 5. A larger value trimmer is required to compensate for tolerance in the thin film resistors (which are trimmed to match the full scale current). For best full scale temperature coefficient performance, the external resistors should have a T.C. of -50ppm/°C. For applications requiring optinum performance, a  $\pm 10$  volt bonding option is available on special order.

#### PIN CONFIGURATION TOP VIEW











#### Figure 4. ±5V Buffered Bipolar Voltage Output



Figure 5. ±10V Buffered Voltage Output

#### **CIRCUIT DESCRIPTION**

A simplified schematic with the essential circuit features of the AD561 is shown in Figure 6. The voltage reference, CR1, is a buried zener (or subsurface breakdown diode). This device exhibits far better all-around performance than the NPN baseemitter reverse-breakdown diode (surface zener), which is in nearly universal use in integrated circuits as a voltage reference. Greatly improved long term stability and lower noise are the major benefits the buried zener derives from isolating the breakdown point from surface stress and mobile oxide charge effects. The nominal 7.5 volt device (including temperature compensation circuitry) is driven by a current source to the negative supply so that the positive supply can be allowed to go as low as 4.5 volts. The temperature coefficient of each diode is determined individually; this data is then used to laser trim a compensating circuit to balance the overall T.C. to zero. The typical resulting T.C. is 0 to ±15ppm/°C.

The negative reference level is inverted and scaled by  $A_1$  to give a +2.5 volt reference (which can be driven by the low positive supply). The AD561, packaged in the 16-pin DIP, has the +2.5 volt reference (REF OUT) connected directly to the input of the control amplifier (REF IN). The buffered reference is not directly available externally except through the 2.5k $\Omega$  bipolar offset resistor; it can still be used as a voltage reference as shown below in Figure 9.

The 2.5k $\Omega$  scaling resistor and control amplifier A<sub>2</sub> then force a 1mA reference current to flow through reference transistor Q1, which has a relative emitter area of 8A. This is accomplished by forcing the bottom of the ladder to the proper voltage. Since Q<sub>1</sub> and Q<sub>2</sub> have equal emitter areas and have equal  $5k\Omega$  emitter resistors, Q<sub>2</sub> also carries 1mA. The ladder voltage drop constrains Q<sub>7</sub> (with area 4A) to carry only 0.5mA; Q<sub>8</sub> carries 0.25mA, etc.

The first four significant bit cells are scaled exactly in emitter area to match  $Q_1$  for optimum  $V_{BE}$  and  $V_{BE}$  drift match, as well as for beta match. These effects are insignificant for the lower order bits, which account for a total of only 1/16 of full scale. However, the 18mV  $V_{BE}$  difference between two matched transistors carrying emitter currents in a ratio of 2:1 must be corrected. This is done by forcing 120µA through the 150 $\Omega$  interbase resistors. These resistors and the R-2R ladder resistors are actively laser-trimmed at the wafer level to bring total device accuracy to better than 1/4LSB. Sufficient ratio accuracy in the last two bits is obtained by simple emitter area ratio such that it is unnecessary to use additional area for ladder resistors. The current in  $Q_{16}$  is added to the ladder to balance it properly but is not switched to the output; thus full scale is 1023/1024 x 2mA.

The switching cell of  $Q_3$ ,  $Q_4$ ,  $Q_5$  and  $Q_6$  serves to steer the cell current either to ground (BIT 1 low) or to the DAC output (BIT 1 high). The entire switching cell carries the same current whether the bit is on or off, thus minimizing thermal transients and ground current errors. The logic threshold, which is generated from the positive supply (see Digital Logic Interface) is applied to one side of each cell.



Figure 6. Circuit Diagram Showing Reference, Control Amplifier, Switching Cell, R-2R Ladder, and Bit Arrangement of AD561

#### PRECISION LOW-NOISE REFERENCE

The precision reference of the AD561 can be brought out separately from the DAC to serve as a master system reference. Since the reference is connected through the  $2.5k\Omega$  bipolar offset resistor, it must be buffered externally, as shown here in Figure 7. The DAC section can still be operated independently in a unipolar mode, but internal thermal and ground loop effects will create crosstalk of about 0.01% with an ideal ground. The long term stability of this reference will be especially good, typically  $\pm 0.01\%$  per year or better. If the filter capacitor, C is not used, wideband output noise will be about 120ppm p-p (1.2mV p-p for 10 volts). If C is  $4.7\mu$ F, wideband noise will be about  $25\mu$ V p-p (10 volts out) and  $15\mu$ V p-p from 0.1 to 10Hz.





### **AD561 Application Notes**

#### SETTLING TIME

The high speed NPN current steering switching cell and internally compensated reference amplifier of the AD561 are specifically designed for fast settling operation. The typical settling time to  $\pm 0.05\%$  (1/2LSB) for the worst case transition (major carry, 0111111111 to 1000000000) is less than 250ns; the lower order bits all settle in less than 200ns. (Worst case settling occurs when all bits are switched, especially the MSB.) But full realization of this high speed performance requires strict attention to detail by the user in all areas of application and testing.

The settling time for the AD561 is specified in terms of the current output, an inherently high speed DAC operating mode. However, most DAC applications require a current-to-voltage conversion at some point in the signal path, although an unbuffered voltage level (not using an op amp) is suitable for use in a successive-approximation A/D converter (see next page), or in many display applications. This form of conversion can give very fast operation if proper design and layout is done. The fastest voltage conversion is achieved by connecting a low value resistor directly to the output, as shown in Figure 9. In this case, the settling time is primarily determined by the cell switching time and by the RC time constant of the AD561 output capacitance of 25 picofarads (plus stray capacitance) combined with the output resistor value. Settling to 0.05% of full scale (for a full scale transition) requires 7.6 time constants. This effect is important for  $R > 1k\Omega$ .

If an op amp must be used to provide a low impedance output signal, some loss in settling time will be seen due to op amp dynamics. The normal current-to-voltage converter op amp circuits are shown in the applications circuits using the fast settling AD509. The circuits shown settle to  $\pm 1/2$ LSB in 600ns unipolar and 1.1µs bipolar. The DAC output capacitance, which acts as a stray capacitance at the op amp inverting input, must be compensated by a feedback capacitor, as shown. The value should be chosen carefully for each application and each op amp type.

Fastest operation will be obtained by minimizing lead lengths, stray capacitance and impedance levels. Both supplies should be bypassed near the devices;  $0.1\mu$ F will be sufficient since the AD561 runs at constant supply current regardless of input code.

#### POWER SUPPLY SELECTION

The AD561 will operate over a wide range of power supply voltages, with a total supply from 15.3 to 33 volts. Symmetrical supplies are not required, and in many applications not recommended.

The positive supply level determines the digital threshold level, as explained previously and shown in Figure 1. It is therefore recommended that  $V_{CC}$  be connected directly to the digital supply for best threshold match.

Positive output voltage compliance range is unaffected by the positive supply level because of the open collector output stage design; thus the full +10 volt compliance is available even with a +5 volt V<sub>CC</sub> level. Power supply rejection is excellent, so that digital supply noise will not be reflected to the output. but use of a 0.1 $\mu$ F bypass capacitor near the AD561 is recommended for decoupling.

The nominal negative supply level is -15 volts, with an allowable range of -10.8 to -16.5 volts. The negative supply level affects the negative compliance range, as shown in Figure 8.

#### **OUTPUT VOLTAGE COMPLIANCE**

The AD561 has a typical output compliance range from -3 to +10 volts. The output current is unaffected by changes in the output terminal voltage over that range. This results from the use of open collector output switching stages in a cascode configuration, and gives an output impedance of  $40M\Omega$ . Positive compliance range is limited only by collector breakdown (and is independent of positive supply level), but the negative range is limited by the required bias levels and resistor ladder voltage. Negative compliance varies with negative supply, as shown in Figure 8. The compliance range is guaranteed to be -2 to +10 volts with V<sub>EE</sub> = -15 volts.



Figure 8. Typical Negative Compliance Range Vs. Negative Supply

#### DIRECT UNBUFFERED VOLTAGE OUTPUT

The wide compliance range allows direct current-to-voltage conversion with just an output resistor. Figure 1 shows a connection using the gain and bipolar output resistors to give a  $\pm 1.66$  volt bipolar swing. In this situation, the digital code is complementary binary. Other combinations of internal and external output resistors ( $R_X$ ) can be used to scale to alternate voltage ranges, simply by appropriately scaling the 0 to -2mA unipolar output current and using the 2.5 volt reference voltage for bipolar offset. For example, setting  $R_X = 2.5 k\Omega$  gives a  $\pm 1$  volt range with a 1k $\Omega$  equivalent output impedance. A 0 to  $\pm 10$  volt output can be obtained by connecting the  $5 k\Omega$  gain resistor to 9.99 volts; again the digital code is complementary binary.



Figure 9. Unbuffered Bipolar Voltage Output

#### HIGH SPEED 10-BIT A/D CONVERTERS

The fast settling characteristics of the AD561 make it ideal for high speed successive approximation A/D converters. The internal reference and trimmed application resistors allow a 10-bit converter system to be constructed with a minimum parts count. Shown here is a configuration using standard components; this system completes a full 10-bit conversion in 5.5 $\mu$ s unipolar or 12 $\mu$ s bipolar. This converter will be accurate to  $\pm 1/2$ LSB of 10 bits and have a typical gain T.C. of 10ppm/°C.

In the unipolar mode, the system range is 0 to 9.99 volts, with each bit having a value of 9.76mV. For true conversion accuracy, an A/D converter should be trimmed so that a given bit code output results from input levels from 1/2LSB below to 1/2LSB above the exact voltage which that code represents. Therefore, the converter zero point should be trimmed with an input voltage of +4.9mV; trim R<sub>1</sub> until the LSB just begins to appear in the output code (all other bits "0"). For full scale, use an input voltage of +9.9985 volts (10 volts - 1LSB - 1/2LSB); then trim R<sub>2</sub> again until the LSB just begins to appear (all other bits "1").

The bipolar signal range is -5.0 to +4.99 volts. Bipolar offset trimming is done by applying a +4.9mV input signal and trimming  $R_1$  for the LSB transition (MSB "1", all other bits "0").

Full scale is set by applying -4.995 volts and trimming  $R_2$  for the LSB transition (all other bits "0"). In many applications, the pretrimmed application resistors are sufficiently accurate that external trimmers will be unnecessary, especially in situations requiring less than full 10-bit  $\pm 1/2$ LSB accuracy.

For fastest operation, the impedance at the comparator summing node must be minimized, as mentioned in the section on settling time. However, lowering the impedance will reduce the voltage signal to the comparator (at an equivalent impedance of  $1k\Omega$ , 1LSB = 2mV) to the point that comparator performance will be sacrificed. A  $1k\Omega$  resistor is the optimum value for this application for 10-bit accuracy. The chart shown in the figure gives the speed of the ADC for  $\pm 1/2LSB$  accuracy (and no missing codes) for 6, 8 and 10-bit resolution.

A much faster converter can be constructed by using higher performance external components. Each individual high-order bit settles in less than 250ns; the low-order bits less than 200ns. Because of this, a staged clock which speeds up for lower bits will improve the speed. Also, a faster comparator and Schottky TTL or ECL logic would be necessary. 10-bit converters in the 3 to 5 $\mu$ s range could be built around the AD561 with these techniques.



#### Figure 10. Fast Precision Analog to Digital Converter

#### DIGITAL 4 TO 20mA OR 1 TO 5 VOLT CONVERTER

A direct digital 4 to 20mA or 1 to 5 volt line driver can be built with the AD561 as shown in Figure 11. The 2.5 volt reference is divided to provide 1 volt at the op amp noninverting input – thus a zero input code results in a 1 volt output at the Darlington emitter (V<sub>OUT</sub>). The 2k feedback resistance converts the nominal 2mA ( $\pm$ 20%) full scale output from the AD561 to 4 volts, for a total output of 5 volts F.S. The voltage at the emitter forces a proportional current through the 250 $\Omega$  (which appears at the collector as I<sub>OUT</sub>). The AD561 current is added to the 4–20mA line; thus 5 volts full scale gives 22mA in the current loop. For exactly 20mA, trim the 1k pot for 4.5V F.S. (A single op amp circuit will not produce both 1 to 5 volt and 4 to 20mA outputs simultaneously.)



Figure 11. Digital 4 to 20mA or 1 to 5 Volt Line Driver

#### VOL. I, 10-32 DIGITAL-TO-ANALOG CONVERTERS

#### DIGITALLY PROGRAMMABLE SET-POINT COMPARATOR

Figure 12 demonstrates a high accuracy systems-oriented setpoint comparator. The 2.5 volt reference is buffered and amplified by the AD741K to produce an exact 10.000 volt reference which could be used as a primary system reference for several such circuits. The +10 volt compliance of the AD561 then allows it to generate a zero to +10 volt output swing through the 5k $\Omega$  application resistor without an additional op amp. The digital code for this system will be complementary binary (all 1's give 0.00 volts out).



Figure 12. Digitally Programmable Set-Point Comparator



#### FEATURES Low Cost

True 12-Bit Accuracy Guaranteed Monotonicity Over Full Temperature Range Hermetic 24-Pin DIP TTL/DTL and CMOS Compatibility Positive True Logic

#### **PRODUCT DESCRIPTION**

The AD562/AD563 are monolithic 12-bit digital-to-analog converters consisting of especially designed precision bipolar switches and control amplifiers and compatible high stability silicon chromium thin film resistors. The AD563 also includes its own internal voltage reference.

A unique combination of advanced circuit design, high stability SiCr thin film resistor processing and laser trimming technology provide the AD562/AD563 with true 12-bit accuracy. The maximum error at  $+25^{\circ}$ C is limited to  $\pm$ %LSB on all versions and monotonicity is guaranteed over the full operating temperature range.

The AD562 and AD563 are recommended for high accuracy 12-bit D/A converter applications where true 12-bit performance is required, but low cost and small size are considerations. Both devices are also ideal for use in constructing A/D conversion systems and as building blocks for higher resolution D/A systems. J and K versions are specified for operation over the 0 to  $+70^{\circ}$ C temperature range, the S and T for operation over the military temperature range,  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### **PRODUCT HIGHLIGHTS**

- 1. The AD562 multiplies in two quadrants when a varying reference voltage is applied. When multiplication is not required, the AD563 is recommended with its internal low drift voltage reference.
- True 12-bit resolution is achieved with guaranteed monotonicity over the full operating temperature range. Voltage outputs are easily implemented by using an external operational amplifier and the AD562/AD563s internally provided feedback resistors.
- 3. The devices incorporate a newly developed and fully differential, non-saturating precision current switching cell structure which provides increased immunity to supply voltage variation and also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation.

# AD562/AD563\*

#### AD562, AD563 PIN CONFIGURATIONS



AD562



- 4. The thin film resistor network contains gain, range, and bipolar offset resistors so that various output voltage ranges can be programmed by changing connections to the device terminal leads. Thin film resistors are laser trimmed while the device is powered to accurately calibrate all scale factors. The scale factors are dependent upon the tracking coefficient (<±2ppm/°C) of these resistors, rather than upon their absolute temperature coefficients.</p>
- 5. TTL or CMOS input can be accommodated for supply voltages from +5V to +15V.
- 6. Positive true logic eliminates the need for additional inverter components.

\*Covered by Patent Nos. 3,961,326; 4,141,004; 3,747,088; RE 28,633; 3,803,590; 4,020,486; the AD563 is also covered by 4,213,806; 4,136,349.

IC 12-Bit D/A Converter

# **SPECIFICATIONS** (T<sub>A</sub> = +25°C, unless otherwise specified)

MODEL	AD562KD/BIN	AD562AD/BIN AD562AD/BCD	AD562SD/BIN
DATA INPUTS (positive True, Binary (BCD) and Offset Binary (BCD)) TTL, V <sub>CC</sub> = +5V, Pin 2			
Open Circuit Bit ON Logic "1"	+2.0V	•	•
Bit OFF Logic "0"	+2.0V +0.8V max	•	•
CMOS, $4.75 \le V_{CC} \le 15.8$ ,		n	
Pin 2 Tied to Pin 1	50/11		
Bit OFF Logic "0"	30%V <sub>CC</sub> max	•	•
Logic Current (Each Bit)			
Bit ON Logic "1" Bit OFF Logic "0"	+20nA typ, +100nA max -50µA typ, -100µA max	•	*
OUTPUT			
Current	1 ( )	•	•
Bipolar	±0.8mA min, ±1.0mA typ, ±1.2mA max	•	•
Resistance (Exclusive of			
Span Resistors)	5.3k $\Omega$ min, 6.6k $\Omega$ typ, 7.9k $\Omega$ max	•	•
Unipolar Zero (All Bits OFF)	0.01% of F.S. typ, 0.05% of F.S. max	*	•
Compliance Voltage	-1.5V to $+10V$ typ	•	•
RESOLUTION		· · · · · · · · · · · · · · · · · · ·	<u> </u>
Binary	12 Bits	•	•
BCD	3 Digits	•	•
ACCURACY (Error Relative to Full Scale)			
Binary	±1/2LSB max	•	±1/4LSB max
BCD	±1/2LSB max	•	±1/10LSB max
DIFFERENTIAL NONLINEARITY	±1/2LSB max		•
SETTLING TIME TO 1/2LSB All Bits ON-to-OFF or OFF-to-ON	1.5µs typ	• ·	•
POWER REQUIREMENTS	10 10 1	•	•
$V_{CC}$ , +4.75 to +15.8V dc $V_{EE}$ , -15V dc ±5%	20mA typ, 25mA max	•	•
POWER SUPPLY GAIN SENSITIVITY			<u>.</u>
V <sub>CC</sub> @ +5V dc	2ppm of F.S./% max		•
$V_{CC} = +15V dc$ $V_{max} = -15V dc$	6ppm of F.S./% max	•	•
TEMPERATURE RANGE	ett.	· · · · · · · · · · · · · · · · · · ·	
Operating	0 to +70°C typ	-25°C to +85°C	-55°C to +125°C
Storage	-65°C to +150°C typ	•	*
TEMPERATURE COEFFICIENT			
Unipolar Zero	2ppm of F.S./°C max		2ppm of F.S./°C max
Bipolar Zero Gain	4ppm of F.S./C max	•	*
Differential Nonlinearity	2ppm of F.S./°C	. •	1ppm of F.S./°C
MONOTONICITY	Guaranteed Over Full Operating	······································	•
EVTEDNAL ADIUSTNENITS			
Gain Error with Fixed 50Ω Resistor	±0.2% of F.S. typ	•	•
50Ω Resistor	±0.1% of F.S. typ	•	•
Gain Adjustment Range	±0.25% of F.S. typ	•	•
Binary Bipolar Zero Adjustments			
Range	±0.25% of F.S. typ	•	
Range	±0.17% of F.S. typ	•	•
PROGRAMMABLE OUTPUT			
RANGES	0 to +5V typ		•
	-2.5V to $+2.5V$ typ		•
	-5V to $+5V$ typ	•	•
	-10V to +10V typ	•	•
REFERENCE INPUT		•	······································
Input Impedance	20K32 typ	- · · · · · · · · · · · · · · · · · · ·	•

\*Specifications same as AD562KD. \*\*Specifications same as AD563KD. \*\*\*Specifications same as AD563JD. <sup>1</sup> Device calibrated with internal reference. Specifications subject to change without notice.

AD563JD/BIN AD563JD/BCD	AD563KD/BIN AD563KD/BCD	AD563SD/BIN AD563SD/BCD	AD563TD/BIN AD563TD/BCD
·			
•	•	•	•
•	•	•	•
•	•	•	•
•	•	•	•
•	•	•	•
	· · · · · · · · · · · · · · · · · · ·	······································	
•	•	•	•
•	•	•	•
•	•	•	•
•	•	•	•
	••••••••••••••••••••••••••••••••••••••	• ••••••••••••••••••••••••••••••••••••	•
•	•	•	* • · · · · · · · · · · · · · · · · · ·
•	+1/41 SP	••	••
• *	±1/4LSB	**	••
•	*	•	•
•	•	•	•
15mA typ, 20mA max	***	•••	•••
•	•	•	•
3ppm of F.S./% typ, 10ppm of F.S./% max	***	•••	***
3ppm of F.S./% typ, 10ppm of F.S./% max 14ppm of F.S./% typ, 25ppm of F.S./% max	***	***	*** ***
• •	*	-55°C to +125°C	-55°C to +125°C
With Internal Reference	×.		
1ppm of F.S./°C typ, 2ppm of F.S./°C max	***	***	•••
50ppm of F.S./°C max	20ppm of F.S./°C max	30ppm of F.S./°C max	10ppm of F.S./°C max
	•	•	
· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		· · ·
With Fixed 10 $\Omega$ Resistor ±0.2% of F.S. typ	***	***	•••
•	•	•	
			a second s
• 	Ŧ	-	
•	•	•	. • · · · · · · · · · · · · · · · · · ·
•	•	•	
•	•	•	•
5kΩ typ	•••	***	***

10

#### THE AD562/AD563 OFFERS TRUE 12-BIT RESOLUTION OVER FULL TEMPERATURE RANGE

Accuracy: Analog Devices defines accuracy as the maximum deviation of the actual DAC output from the ideal analog output (a straight line drawn from 0 to F.S. -1LSB) for any bit combination. The AD563, for example, is laser trimmed to 4LSB (0.006% of F.S.) maximum error at  $+25^{\circ}$ C for K, S and T versions . . . 4LSB for the J version.

Monotonicity: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a single-valued function of the input. All versions of the AD562/AD563 are monotonic over their full operating temperature range.

Differential Nonlinearity: Monotonic behavior requires that the differential nonlinearity error be <1LSB both at 25°C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a one LSB change in digital input code. For example, for a 10V full-scale output, a change of one LSB in the digital input code should result in a 2.4mV change in the analog output (10V x 1/4096 = 2.4mV). If in actual use, however, a one LSB change in the input code results in a change of 1.3mV in analog output, the differential nonlinearity would be 1.1mV, or 0.011% of F.S. The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of 1ppm/°C could, under worst case conditions for a temperature change of +25°C to +125°C, add 0.01% (100°C x 1ppm/°C) of error. The resulting error could then be as much as 0.006% + 0.01% = 0.016% of F.S. (1LSB represents 0.024% of F.S.). All versions of the AD563 are 100% tested to be monotonic over the full operating temperature range.

#### UNIPOLAR DAC's STEP I... OUTPUT RANGE

Determine the output range required. For +10V F.S., connect the external operational amplifier output to Pin 10 and leave Pin 11 unconnected. For +5V F.S., connect the external op amp output to Pin 10 and short Pin 11 to Pin 9.

#### STEP II . . . ZERO ADJUST

Turn all bits OFF and adjust R<sub>1</sub> until op amp output is 0 volts.

#### STEP III . . . GAIN ADJUST

Turn all bits ON for binary DAC's (bits 1, 4, 5, 8, 9 and 12 ON for BCD DAC's). Adjust  $R_2$  until op amp output is:

BINARY	BCD				
4.9988V for +5V Range	4.9950 for +5V Range				
9.9976 for +10V Range	9.9900 for +10V Range				

#### **BIPOLAR DAC's**

Figure 1b is a typical connection scheme for the AD563 used in bipolar operation.

#### **STEP I... OUTPUT RANGE**

Determine the output range required. For  $\pm 10V$  F.S., connect the external op amp output to Pin 11 and leave Pin 10 unconnected. For  $\pm 5V$  F.S., connect the external op amp output to Pin 10 and leave Pin 11 unconnected. For  $\pm 2.5V$  F.S., connect the external op amp output to Pin 10 and short Pin 11 to Pin 9.

#### STEP II . . . OFFSET ADJUST

Turn all bits OFF and adjust R<sub>3</sub> until op amp output is: -2.5000V for ±2.5V Range -5.0000V for ±5V Range -10.0000V for ±10V Range STEP III ... GAIN ADJUST (Bipolar Zero)

Turn bit 1 ON for Binary DAC's (bits 2 and 4 ON for BCD DAC's). Adjust  $R_2$  until op amp output is 0 volts.













10

#### PIN CONFIGURATIONS TOP VIEW



#### **ORDERING GUIDE**

1		TEMP.	ACCURACY	GAIN T.C.	PACKAGE <sup>1</sup>
MODEL	INPUT CODE	RANGE	@ +25°C	(of F.S./°C)	OPTIONS
AD562KD/BIN	Binary	0 to +70°C	±1/2LSB max	3ppm max	D24A
AD562KN/BIN	Binary	0 to +70°C	±1/2LSB max	3ppm max	N24A <sup>2</sup>
AD562KD/BCD	Binary Coded Decimal	0 to +70°C	±1/2LSB max	3ppm max	D24A
AD562KN/BCD	Binary Coded Decimal	0 to +70°C	±1/2LSB max	3ppm max	N24A <sup>2</sup>
AD562AD/BIN	Binary	-25°C to +85°C	±1/2LSBmax	3ppm max	D24A
AD562AD/BCD	Binary Coded Decimal	-25°C to +85°C	±1/2LSB max	3ppm max	D24A
AD562SD/BIN	Binary	-55°C to +125°C	±1/4LSB max	3ppm max	D24A
AD562SD/BCD	Binary Coded Decimal	-55°C to +125°C	±1/10LSB max	3ppm max	D24A
AD563JD/BIN	Binary	0 to +70°C	±1/2LSB max	50ppm max	D24A
AD563JN/BIN	Binary	0 to +70°C	±1/2LSB max	50ppm max	N24A <sup>2</sup>
AD563JD/BCD	<b>Binary Coded Decimal</b>	0 to +70°C	±1/2LSB max	50ppm max	D24A
AD563JN/BCD	<b>Binary Coded Decimal</b>	0 to +70°C	±1/2LSB max	50ppm max	N24A <sup>2</sup>
AD563KD/BIN	Binary	0 to +70°C	±1/4LSB max	20ppm max	D24A
AD563KN/BIN	Binary	0 to +70°C	±1/4LSB max	20ppm max	N24A <sup>2</sup>
AD563KD/BCD	Binary Coded Decimal	0 to +70°C	±1/4LSB max	20ppm max	D24A
AD563KN/BCD	Binary Coded Decimal	0 to +70°C	±1/4LSB max	20ppm max	N24A <sup>2</sup>
AD563SD/BIN	Binary	-55°C to +125°C	±1/4LSB max	30ppm max	D24A
AD563SD/BCD	Binary Coded Decimal	-55°C to +125°C	±1/4LSB max	30ppm max	D24A
AD563TD/BIN	Binary .	-55°C to +125°C	±1/4LSB max	10ppm max	D24A
AD563TD/BCD	<b>Binary Coded Decimal</b>	-55°C to +125°C	±1/4LSB max	10ppm max	D24A

<sup>1</sup> See Section 20 for package outline information. <sup>2</sup> To be available June 1982.

VOL. I, 10-38 DIGITAL-TO-ANALOG CONVERTERS



# Complete High Speed 12-Bit Monolithic D/A Converter

## AD565\*

#### FEATURES

Single Chip Construction Very High Speed: Settles to 1/2LSB in 200ns Full Scale Switching Time: 30ns High Stability Buried Zener Reference on Chip Monotonicity Guaranteed Over Temperature Linearity Guaranteed Over Temperature: 1/2LSB max (AD565K, T) Low Power: 225mW Including Reference

Pin-Out Compatible with AD563 Low Cost

#### PRODUCT DESCRIPTION

The AD565 is a fast 12-bit digital-to-analog converter combined with a high stability voltage reference on a single monolithic chip. The AD565 chip uses 12 precision, high speed bipolar current steering switches, control amplifier, laser-trimmed thin film resistor network, and buried Zener voltage reference to produce a very fast, high accuracy analog output current.

The combination of performance and flexibility in the AD565 has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD565 has a 10 – 90% full scale transition time under 35 nanoseconds and settles to within  $\pm 1/2$ LSB in 200 nanoseconds. AD565 chips are laser-trimmed at the wafer level to  $\pm 1/8$ LSB typical linearity and are specified to  $\pm 1/4$ LSB max error (K and T grades) at  $\pm 25^{\circ}$ C. This high speed and accuracy make the AD565 the ideal choice for high speed display drivers as well as fast analog-to-digital converters.

The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity is also used to trim both the absolute value of the reference as well as its temperature coefficient. The AD565 is thus well suited for wide temperature range performance with maximum linearity error ±1/2LSB and guaranteed monotonicity over the full temperature range. Typical full scale gain T.C. is 10ppm/°C.

The AD565 is available in four performance grades and two package types. The AD565J and K are specified for use over the 0 to 70°C temperature range and are both available in either a 24-pin, hermetically-sealed, side-brazed ceramic DIP or a 24 pin plastic DIP. The AD565S and T grades are specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range and are available in the ceramic package.

\*Covered by Patent Nos. 3,803,590; 3,747,088; 4,020,486; RE 28,633; 4,213,806; 4,136,349.

#### **AD565 PIN CONFIGURATION**



#### **PRODUCT HIGHLIGHTS**

- 1. The AD565 is a self-contained current output DAC and voltage reference fabricated on a single IC chip.
- 2. The device incorporates a newly developed\* fully differential, non-saturating precision current switching cell structure which combines the dc accuracy and stability first developed in the AD562 with very fast switching times and an optimally-damped settling characteristic.
- 3. The internal buried zener reference is laser-trimmed to 10.00 volts with a  $\pm 1\%$  maximum error. The reference voltage is available externally and can supply up to 1.5mA beyond that required for the reference and bipolar offset resistors.
- 4. The chip also contains SiCr thin film application resistors which can be used either with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.
- 5. The pin-out of the AD565 is compatible with the industrystandard AD563 so that a system can easily be upgraded to higher speed performance without board changes.
- 6. The single-chip construction makes the AD565 inherently more reliable than hybrid multi-chip designs, The AD565S and T grades with guaranteed linearity and monotonicity over the -55°C to +125°C range are especially recommended for high reliability needs in harsh environments. These units are available processed to MIL-STD-883, Level B.

# **SPECIFICATIONS** ( $T_A = +25^{\circ}C$ , $V_{CC} = +15V$ , $V_{EE} = -15V$ , unless otherwise specified)

	AD565J		AD565K				
MODEL	MIN	түр	MAX	MIN	TYP	MAX	UNITS
DATA INPUTS (Pins 13 to 24) TTL or 5 Volt CMOS (T <sub>min</sub> to T <sub>max</sub> )							
Input Voltage	.20		. 5 5	+2.0		15.5	V
Bit OFF Logic "0"	+2.0		+0.8	+2.0		+0.8	v
Logic Current (each bit)				1. A. 1. A. 1.			
Bit ON Logic "1"		+120	+300		+120	+300	μΑ
Bit OFF Logic "0"		+35	+100		+35	+100	μΑ
RESOLUTION			12			12	Bits
OUTPUT							
Current	14	20	2.4	-16	10	-24	mA
Bipolar (all bits on or off)	-1.0 ±0.8	-2.0 ±1.0	-2.4 ±1.2	-1.0 ±0.8	-2.0 ±1.0	±1.2	mA
Resistance (exclusive of span							
resistors)	6k	8k	10k	6k	8k	10k	Ω
Offset		0.01			0.01	0.05	% of E S
Unipolar Bipolar (500 fixed)		0.01	0.05		0.01	0.05	% of F.S.
Canacitance		25	0.15		25	0.1	pF
Compliance Voltage		2.7					• .
T <sub>min</sub> to T <sub>max</sub>	-1.5		+10	-1.5		+10	v
ACCURACY (error relative to							
full scale) +25°C		±1/4	±1/2		±1/8	±1/4	LSB
T to T		(0.006)	(0.012)		(0.003)	(0.006)	% of F.S.
Imin to Imax		$\pm 1/2$ (0.012)	±3/4 (0.018)		±1/4 (0.006)	(0.012)	% of F.S.
DIFFERENTIAL NONLINEARITY		(0.012)	(0.010)		(0.000)	(0.012)	
+25°C		$\pm 1/2$	±3/4		±1/4	±1/2	LSB
T <sub>min</sub> to T <sub>max</sub> N	IONOTON	ICITY GU	ARANTEED	MONOTON	ICITY GUA	RANTEED	
TEMPERATURE COEFFICIENTS With Internal Reference							
Unipolar Zero		1	2	•	1	2	ppm/°C
Bipolar Zero		5	10		5	10 •	ppm/°C
Gain (Full Scale) Differential Nonlinearity		15	30		10	20	ppm/ C
	· · · · · -	2			2		ppnii C
All Bits ON-to-OFF or OFF-to-ON		200	400		200	400	ns
FULL SCALE TRANSITION			100				
10% to 90% Delay plus Rise Time		15	30		15	30	ns
90% to 10% Delay plus Fall Time		30	50		30	50	ns
TEMPERATURE RANGE				1			
Operating	0		+70	0		+70	°c
Storage (D Package)	-65		+150	-65		+150	čc
Storage (N Package)	-25		+100	-25		+100	°C
POWER REQUIREMENTS					_		· .
$V_{CC}$ , +13.5 to +16.5V dc		3	5		3	5	mA mA
VEE, -13.3 to -16.5 v dc		-12	-18	ļ	-12	-10	
POWER SUPPLY GAIN SENSITIVIT $V_{CC} = +15V + 10\%$	Y.	3	10	1	3	10	npm of F.S./%
$V_{EE} = -15V, \pm 10\%$		15	25	1	15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT	•	•		1			
RANGE	·	0 to +5			0 to +5		v
		-2.5 to +2	.5		-2.5 to +2.	.5	v
		0 to +10			0 to +10		V .
× .		-5 to +5	3		-5 to +5 -10 to +10	,	v
EXTERNAL ADJUSTMENTS	· · ·				10 10 10		
Gain Error with Fixed $50\Omega$							
Resistor	÷.	±0.1	±0.25	[	±0.1	±0.25	% of F.S.
Bipolar Zero Error with Fixed				1			
5012 Kesistor	10.25	±0.05	±0.15	10.35	±0.05	±0.1	% of F.S. % of F.S.
Bipolar Zero Adiustment Range	±0.25 ±0.15			±0.15		L.	% of F.S.
REFERENCE INPUT							
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
REFERENCE OUTPUT						ŀ	· · · · · · · · · · · · · · · · · · ·
Voltage	9.90	10.00	10.10	9.90	10.00	10.10	v
Current (available for external				1		I	
loads)	1.5	2.5		1.5	2.5		mA
POWER DISSIPATION		225	345	I	225	345	mW

Specifications subject to change without notice.

MODEL	MIN	AD565S TYP	МАХ	MIN	AD565T Typ	МАХ	UNITS
DATA INPUTS (Pine 13 to 24)							
TTL or 5 Volt CMOS (T <sub>min</sub> to T <sub>max</sub> )	)						
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	v
Bit OFF Logic /'0"			+0.8			+0.8	v
Logic Current (each bit)		1.20				. 100	
Bit ON Logic "1" Bit OFF Logic "0"		+120	+300		+120	+300	μA A
BESOLUTION			12		+ ) )	12	Pite
			12			12	Bits
Current							
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
Resistance (exclusive of span	<i>a</i> .	<b>01</b>	101		<b>a</b> 1	1.01	0
Offset	OK	86	IUK	ок	вк	IUK	52
Unipolar		0.01	0.05		0.01	0.05	% of F.S.
Bipolar (50 $\Omega$ fixed)		0.05	0.15		0.05	0.1	% of F.S.
Capacitance		25			25		pF
Compliance Voltage	1 6		.10			+10	¥7.5
	-1.5		+10	-1.5		+10	· · · · · · · · · · · · · · · · · · ·
full scale) +25°C		±1/4	+1/2		+1/8	+1/4	t SB
Turi scale) (25 C		(0.006)	(0.012)		(0.003)	(0.006)	% of F.S.
T <sub>min</sub> to T <sub>max</sub>		±1/2	±3/4		±1/4	±1/2	LSB
		(0.012)	(0.018)		(0.006)	(0.012)	% of F.S.
DIFFERENTIAL NONLINEARITY							
+25°C		±1/2	±3/4		±1/4	±1/2	LSB
Imin to Imax	MONOTO	NICITY GU	ARANTEED	MONOTO	NICITY GUAI	RANTEED	
TEMPERATURE COEFFICIENTS							
Unipolar Zero		1	2		,	<b>1</b> .	nnm/°C
Bipolar Zero		5	10		5'	10	ppm/°C
Gain (Full Scale)		15	30		10	15	ppm/°C
Differential Nonlinearity		2			2		ppm/°C
SETTLING TIME TO 1/2LSB							
All Bits ON-to-OFF or OFF-to-ON	1	200	400		200	400	ns
FULL SCALE TRANSITION	•						
10% to 90% Delay plus Rise Time		15	30		15	.30	ns
90% to 10% Delay plus Fall Time		30	50		30	50	ns
TEMPERATURE RANGE							
Operating	-55		+125	-55		+125	ိုင္ရ
Storage (D Package)	-05		+150	-65		+150	Ľ
Vcc. +13 5 to +16 5V dc		2	5		3	5	mA
$V_{EE}$ , -13.5 to -16.5V dc		-12	-18		-12	-18	mA
POWER SUPPLY GAIN SENSITIVIT	ΓY						· · · · · · · · · · · · · · · · · · ·
$V_{CC} = +15V, \pm 10\%$	-	3	10		3	10	ppm of F.S./%
$V_{EE} = -15V, \pm 10\%$		15	25		15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT							
RANGE		0 to +5			0 to +5		V
		-2.5 to +2.	5		-2.5 to +2.5	•	V
		-5 to +5			-5 to +5		v
		-10 to +10			-10 to +10		v
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed $50\Omega$							
Resistor		±0.1	±0.25		±0.1	±0.25	% of F.S.
Bipolar Zero Error with Fixed					10.05	10.1	
Gain Adjustment Range	+0.25	10.05	±0.15	+0.25	10.05	±0.1	% of F.S.
Bipolar Zero Adjustment Range	±0.15			±0.25			% of F.S.
REFERENCE INPUT							<u> </u>
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
REFERENCE OUTPUT							
Voltage	9.90	10.00	10.10	9.90	10.00	10.10	V
Current (available for external							
loads)	1.5	2.5		1.5	2.5		mA
POWER DISSIPATION		225	345		225	345	mW

4

.

Specifications subject to change without notice.

,

10

#### ABSOLUTE MAXIMUM RATINGS

$V_{CC}$ to Power Ground
V <sub>EE</sub> to Power Ground
Voltage on DAC Output (Pin 9)3V to +12V
Digital Inputs (Pins 13 to 24) to Power Ground1.0V to
+7.0V
Ref In to Reference Ground $\dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \pm 12V$
Bipolar Offset to Reference Ground±12V
10V Span R to Reference Ground±12V
20V Span R to Reference Ground±24V
Ref Out
Momentary Short to V <sub>CC</sub>
Power Dissipation

### THE AD565 OFFERS TRUE 12-BIT PERFORMANCE OVER THE FULL TEMPERATURE RANGE

ACCURACY: Analog Devices defines accuracy as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to F.S.-1LSB) for any bit combination. The AD565 is laser trimmed to 1/4LSB (0.006% of F.S.) maximum error at +25°C for the K and T Versions-1/2LSB for the J and S.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a non-decreasing function of the input. All versions of the AD565 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at  $+25^{\circ}$ C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scale output, a change of 1LSB in digital input code should result in a 2.44mV change in the analog output (1LSB = 10V x 1/4096 = 2.44mV). If in actual use, however, a 1LSB change in the input code results in a change of only 0.61mV (1/4LSB) in analog output, the differential linearity error would be 1.83mV, or 3/4LSB. The AD565K and T have a max differential linearity error of 1/2LSB, which is a tighter specification. than to simply guarantee monotonicity.

The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of  $1.0ppm/^{\circ}C$  could under worst case conditions for a temperature change of  $+25^{\circ}C$  to  $+125^{\circ}C$  add 0.01% (100 x 1.0ppm/^{\circ}C of error). The resulting error could then be as much as 0.01% + 0.006% = 0.016% of F.S. (1/2LSB represents 0.012% of F.S.). To be sure of accurate performance all versions of the AD565 are therefore 100% tested for monotonicity over the full operating temperature range.

#### AD565 ORDERING GUIDE

MODEL	PACKAGE	TEMP RANGE	LINEARITY ERROR MAX @ 25°C	MAX GAIN T.C. (ppm of F.S./°C)	PACKAGE STYLE <sup>1</sup>
AD565JD/BIN	Ceramic	0 to +70°C	±1/2LSB	30	D24A
AD565KD/BIN	Ceramic	0 to +70°C	±1/4LSB	20	D24A
AD565SD/BIN	Ceramic	~55°C to +125°C	±1/2LSB	30	D24A
AD565SD/BIN/883B	Ceramic	-55°C to +125°C	±1/2LSB	30	D24A
AD565TD/BIN	Ceramic	-55°C to +125°C	±1/4LSB	15	D24A
AD565TD/BIN/883B	Ceramic	-55°C to +125°C	±1/4LSB	15	D24A
•					

<sup>1</sup>See Section 20 for package outline information.



# Complete High Speed 12-Bit Monolithic D/A Converter

#### FEATURES

Single Chip Construction Very High Speed: Settles to 1/2LSB in 250ns max Full Scale Switching Time: 30ns High Stability Buried Zener Reference on Chip Monotonicity Guaranteed Over Temperature Linearity Guaranteed Over Temperature: 1/2LSB max (AD565AK, T) Guaranteed for Operation with ±12V Supplies

Low Power: 225mW Including Reference Pin-Out Compatible with AD563, AD565 Low Cost

#### PRODUCT DESCRIPTION

The AD565A is a fast 12-bit digital-to-analog converter combined with a high stability voltage reference on a single monolithic chip. The AD565A chip uses 12 precision, high speed bipolar current steering switches, control amplifier, laser-trimmed thin film resistor network, and buried Zener voltage reference to produce a very fast, high accuracy analog output current.

The combination of performance and flexibility in the AD565A has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming (LWT) techniques. The AD565A has a 10 – 90% full scale transition time under 35 nanoseconds and settles to within  $\pm 1/2$ LSB in 250 nanoseconds max. The AD565A chips are laser-trimmed at the wafer level to  $\pm 1/8$ LSB typical linearity and are specified to  $\pm 1/4$ LSB max error (K and T grades) at +25°C. This high speed and accuracy make the AD565A the ideal choice for high speed display drivers as well as fast analog-to-digital converters.

The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity is also used to trim both the absolute value of the reference as well as its temperature coefficient. The AD565A is thus well suited for wide temperature range performance with maximum linearity error ±1/2LSB and guaranteed monotonicity over the full temperature range. Typical full scale gain T.C. is 10ppm/°C.

The AD565A is available in four performance grades. The AD565AJ and K are specified for use over 0 to  $+70^{\circ}$ C temperature range and are available in a 24-pin hermetically-sealed, side-brazed ceramic DIP. The AD565AS and T grades are specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range and are available in the ceramic package.

\*Covered by Patent Nos.: 3,803,590; RE 28,633; 4,213,806; 4,136,349.

#### AD565A FUNCTIONAL BLOCK DIAGRAM

AD565A\*



#### **PRODUCT HIGHLIGHTS**

- 1. The AD565A is a self-contained current output DAC and voltage reference fabricated on a single IC chip.
- 2. The device incorporates a newly developed, fully differential, non-saturating precision current switching cell structure which combines the dc accuracy and stability first developed in the AD562 with very fast switching times and an optimally-damped settling characteristic.
- 3. The internal buried zener reference is laser-trimmed to 10.00 volts with a  $\pm 1\%$  maximum error. The reference voltage is available externally and can supply up to 1.5mA beyond that required for the reference and bipolar offset resistors.
- 4. The chip also contains SiCr thin film application resistors which can be used either with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.<sup>(1)</sup>
- The pin-out of the AD565A is compatible with the industrystandard AD563, AD565 so that a system can easily be upgraded to higher speed performance without board changes.
- 6. The single-chip construction makes the AD565A inherently more reliable than hybrid multi-chip designs. The AD565AS and T grades with guaranteed linearity and monotonicity over the -55°C to +125°C range are especially recommended for high reliability needs in harsh environments. These units are available processed to MIL-STD-883, Level B.

# **SPECIFICATIONS** (TA = +25°C, VCC = +15V, VEE = -15V, unless otherwise specified)

0.05

0.15

······	AD565AJ			T	AD565AK			
MODEL	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
DATA INPUTS <sup>1</sup> (Pins 13 to 24) TTL or 5 Volt CMOS Input Voltage		-						
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	v	
Bit OFF Logic "0"			+0.8			+0.8	v	
Logic Current (each bit)								
Bit ON Logic "1"	/	+120	+300		+120	+300	μA	
Bit OFF Logic "0"		+35	+100	1	+35	+100	μA	
RESOLUTION			12			12	Bits	
OUTPUT								
Current								
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA	
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA	
Resistance (exclusive of span								
resistors)	6k	8k'	10k	6k	8k	10k	Ω	
Offset				1			· · ·	
Unipolar		0.01	0.05	1	0.01	0.05	% of F.S.	

0.05

0.1

% of F.S.

Capacitance Compliance Voltage	,	25			25		pF
Tmin to Tmax	-1.5		+10	-1.5		+10	V ·
ACCURACY (error relative to		· · · · · · · · · · · · · · · · · · ·					· · · · · · · · · · · · · · · · · · ·
full scale) +25°C T <sub>min</sub> to T <sub>max</sub>		$\pm 1/4$ (0.006) $\pm 1/2$	±1/2 (0.012) ±3/4		±1/8 (0.003) ±1/4	±1/4 (0.006) ±1/2	LSB % of F.S. LSB
		(0.012)	(0.018)		(0.006)	(0.012)	% of F.S.
+25°C	MONOTO	±1/2	±3/4	MONOTON	±1/4 ICITY GUARA	±1/2	LSB
	MONOTO				ICHTI GUARA		<u></u>
With Internal Reference Unipolar Zero Bipolar Zero Gain (Full Scale) Differential Nonlinearity		1 5 15 2	2 10 50		1 5 10 2	2 10 20	ppm/ <sup>8</sup> C ppm/ <sup>9</sup> C ppm/ <sup>9</sup> C ppm/ <sup>9</sup> C
SETTLING TIME TO 1/2LSB All Bits ON-to-OFF or OFF-to-ON		150	250		150	250	ns
FULL SCALE TRANSITION 10% to 90% Delay plus Rise Time 90% to 10% Delay plus Fall Time		15 30	30 50		15 30	30 50	ns .
TEMPERATURE RANGE Operating Storage	0 -65		+70 +150	0 65		+70 +150	°c °c
POWER REQUIREMENTS V <sub>CC</sub> , +11.4 to +16.5V dc V <sub>EE</sub> , -11.4 to -16.5V dc		3 -12	5 -18		3 -12	5	mA mA
POWER SUPPLY GAIN SENSITIVIT $V_{CC} = +11.4$ to +16.5V dc $V_{EE} = -11.4$ to -16.5V dc	Y <sup>2</sup>	3 15	10 25		3 15	10 25	ppm of F.S./% ppm of F.S./%
PROGRAMMABLE OUTPUT RANGE (see Figures 2, 3, 4)		0 to +5 -2.5 to +2.5 0 to +10 -5 to +5 -10 to +10			0 to +5 -2.5 to +2.5 0 to +10 -5 to +5 -10 to +10		V V V V V
EXTERNAL ADJUSTMENTS Gain Error with Fixed 50Ω		+0.1	+0.25		+0.1	+0.25	W of E S
Bipolar Zero Error with Fixed 50Ω Resistor for R1 (Figure 3) Gain Adjustment Range (Figure 2) Bipolar Zero Adjustment Range	±0.25 ±0.15	±0.1 ±0.05	±0.15	±0.25 ±0.15	±0.05	±0.25	% of F.S. % of F.S. % of F.S.
REFERENCE INPUT	15k	20k	25k	15k	20k	25k	.Ω
REFERENCE OUTPUT Voltage	9.90	10.00	10.10	9.90	10.00	10.10	ν
loads) <sup>3</sup>	1.5	2.5		1.5	2.5		mA
POWER DISSIPATION		225	345		225	345	mW

NOTES

Bipolar (Figure 3,  $R_2 = 50\Omega$  fixed)

<sup>1</sup> The digital inputs are guaranteed but not tested over the operating temperature range. <sup>2</sup> The power supply gain sensitivity is tested in reference to a VCC, VEE of ±15V dc.

<sup>3</sup> For operation at elevated temperatures the reference cannot supply current for external loads. It, therefore, should be buffered if additional loads are to be supplied. Specifications subject to change without notice.

	AD565AS			AD565AT			
MODEL	MIN	түр	MAX	MIN	түр	МАХ	UNITS
DATA INPUTS <sup>1</sup> (Pins 13 to 24) TTL or 5 Volt CMOS				· · · · · · · · · · · · · · · · · · ·			
Bit ON Logic "1"	+10		+5.5	+2.0		15.5	V
Bit OFF Logic "0"	72.0		+0.8	+2.0		+0.8	v
Logic Current (each bit)							
Bit ON Logic "1"		+120	+300		+120	+300	μΑ
Bit OFF Logic "C"	<u>_</u>	+35	+100		+35	+100	μΑ
RESOLUTION			12			12	Bits
OUTPUT							
Unipolar (all bits on)	-1.6	-2.0	.24	-1.6	-2.0	-24	mA
Bipolar (all bits on or off)	±0.8	=2.0 ±1.0	-2.4 ±1.2	±0.8	±1.0	±1.2	mA
Resistance (exclusive of span							
resistors)	6k	8k	10k	6k	8k	10k	Ω
Offset (2)					0.01	0.05	94 - F.P. C
Bipolar (Figure 3, $B_2 = 50\Omega$ fix	red)	0.01	0.05		0.01	0.05	% of F.S.
· Capacitance		25	0.15		25	0.1	pF
Compliance Voltage							
T <sub>min</sub> to T <sub>max</sub>	-1.5		+10	-1.5		+10	<u>v</u> .
ACCURACY (error relative to							
full scale) +25°C		±1/4	±1/2		±1/8	±1/4	LSB
T . to T		(0.006)	(0.012)		(0.003)	(0.006)	% of F.S.
Imin to Imax		(0.012)	(0.018)	· ·	$\pm 1/4$	(0.012)	% of F S
DIFFERENTIAL NONLINEARITY					(0.000)	(0.012)	
+25°C		±1/2	±3/4		±1/4	±1/2	LSB
T <sub>min</sub> to T <sub>max</sub>	MONOTON	ICITY GUARA	NTEED	MONOTON	ICITY GUARA	NTEED	
TEMPERATURE COEFFICIENTS		<u></u>			·····		
With Internal Reference							
Unipolar Zero		1	2		1	2	ppm/°C
Bipolar Zero Cain (Full Scale)		5	10		5	10	ppm/C
Differential Nonlinearity		2	30		2	15	ppm/°C
SETTLING TIME TO 1/2LSB							FF
All Bits ON-to-OFF or OFF-to-ON		150	250		150	250	ns
FULL SCALE TRANSITION	·	<u> </u>					
10% to 90% Delay plus Rise Time		15	30		15	30	ns
90% to 10% Delay plus Fall Time		30	50		30	50	ns
TEMPERATURE RANGE							
Operating	-55		+125	-55		+125	°c
Storage	-65		+150	-65		+150	°C
POWER REQUIREMENTS		2				1.00	
V <sub>CC</sub> , +11.4 to +16.5V dc		3	5		3	5	mA
$V_{\rm EE}$ , -11.4 to -16.5 V dc		-12	-18		-12	-18	mA
POWER SUPPLY GAIN SENSITIVIT	Y <sup>2</sup>				-		
$V_{CC} = +11.4$ to +16.5V dc		3	10		3 16	10	ppm of F.S./%
VEE = -11.4 to -10.5 v uc		17	23			2.5	ppm 01 F.S./ /6
PROGRAMMABLE OUTPUT		0.000			0 40 15		V
RANGES (see Figures 2, 5, 4)		-25 to +25			-25 to +25		v
		0 to +10			0 to +10		v
		-5 to +5			-5 to +5		· <b>v</b>
		-10 to +10			-10 to +10		
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed $50\Omega$							
Resistor for R2 (Figure 2) Binolas Zero Error with Fixed		±0.1	±0.25		±0.1	±0.25	% of F.S.
50Ω Resistor for R1 (Figure 3)		±0.05	±0.15		±0.05	±0.1	% of F.S.
Gain Adjustment Range (Figure 2)	±0.25		-	±0.25			% of F.S.
Bipolar Zero Adjustment Range	±0.15			±0.15			% of F.S.
REFERENCE INPUT							
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
REFERENCE OUTPUT							
Voltage	9.90	10.00	10.10	9.90	10.00	10.10	v
Current (available for external loads) <sup>3</sup>	1.5	2.5		1.5	2.5		mA
DOWER DICCIDATION			146			246	
POWER DISSIPATION		225	545		225	545	

Specifications subject to change without notice.

10

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to Power Ground
$V_{EE}$ to Power Ground $\ldots \ldots \ldots \ldots \ldots \ldots \ldots 0V$ to –18V
Voltage on DAC Output (Pin 9)3V to +12V
Digital Inputs (Pins 13 to 24) to Power Ground1.0V to
+7.0V
Ref In to Reference Ground
Bipolar Offset to Reference Ground
10V Span R to Reference Ground±12V
20V Span R to Reference Ground±24V
Ref Out Indefinite short to power ground
Momentary Short to V <sub>CC</sub>
Power Dissipation

### THE AD565A OFFERS TRUE 12-BIT PERFORMANCE OVER THE FULL TEMPERATURE RANGE

ACCURACY: Analog Devices defines accuracy as the maximum deviation of the actual, adjusted DAC output (see next page) from the ideal analog output (a straight line drawn from 0 to F.S. -1LSB) for any bit combination. The AD565A is laser trimmed to 1/4LSB (0.006% of F.S.) maximum error at +25°C for the K and T Versions-1/2LSB for the J and S.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a non-decreasing function of the input. All versions of the AD565A are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at  $+25^{\circ}$ C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scale output, a change of 1LSB in digital input code should result in a 2.44mV change in the analog output (1LSB = 10V x 1/4096 = 2.44mV). If in actual use, however, a 1LSB change in the input code results in a change of only 0.61mV (1/4LSB) in analog output, the differential linearity error would be 1.83mV, or 3/4LSB. The AD565AK and T have a max differential linearity error of 1/2LSB, which is a tighter specification than to simply guarantee monotonicity.

The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of  $1.0\text{ppm}^\circ$ C could under worst case conditions for a temperature change of +25°C to +125°C add 0.01% (100 x 1.0ppm/°C of error). The resulting error could then be as much as 0.01% + 0.006% = 0.016% of F.S. (1/2LSB represents 0.012% of F.S.). To be sure of accurate performance all versions of the AD565A are therefore 100% tested for monotonicity over the full operating temperature range.

#### **AD565A ORDERING GUIDE**

MODEL	PACKAGE	TEMP RANGE	LINEARITY ERROR MAX @ 25°C	MAX GAIN T.C. (ppm of F.S./°C)	Package Style <sup>1</sup>
AD565AJN/BIN	Plastic	0 to +70°C	±1/2LSB	50	N24A
AD565AJD/BIN	Ceramic	0 to +70°C	±1/2LSB	50	. D24A
AD565AKN/BIN	Plastic	0 to +70°C	±1/4LSB	20	N24A
AD565AKD/BIN	Ceramic	0 to +70°C	±1/4LSB	20	D24A
AD565ASD/BIN	Ceramic	<b>-55°C</b> to +125°C	±1/2LSB	30	D24A
AD565ASD/BIN/883B	Ceramic	<b>-55°C</b> to +125°C	±1/2LSB	30	D24A
AD565ATD/BIN	Ceramic	<b>-55°C</b> to +125°C	±1/4LSB	15	D24A
AD565ATD/BIN/883B	Ceramic	-55°C to +125°C	±1/4LSB	15	D24A

<sup>1</sup> See Section 20 for package outline information.

### CONNECTING THE AD565A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD5 10L, AD5 17L, AD741L, AD301AL, AD OP-07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5mV max offset voltage should be used to keep offset errors below 1/2LSB). If a 50 $\Omega$ fixed resistor is substituted for the 100 $\Omega$  trimmer, unipolar zero will typically be within ±1/2LSB (plus op amp offset), and full scale accuracy will be within 0.1% (0.25% max). Substituting a 50 $\Omega$  resistor for the 100 $\Omega$  bipolar offset trimmer will give a bipolar zero error typically within ±2LSB (0.05%).

The AD509 is recommended for buffered voltage-output applications which require a settling time to  $\pm 1/2$ LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

#### FIGURE 2. UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 8, should be grounded if not used for trimming.

#### STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts (1LSB = 2.44mV). In most cases this trim is not needed, but pin 8 should then be connected to pin 12.

#### STEP II . . . GAIN ADJUST

Turn all bits ON and adjust  $100\Omega$  gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375V full scale is desired (exactly 2.5mV/bit), insert a 120 $\Omega$  resistor in series with the gain resistor at pin 10 to the op amp output.

#### FIGURE 3. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

#### STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust  $100\Omega$  trimmer R1 to give -5.000 volts output.

#### STEP II . . . GAIN ADJUST

Turn ON All bits. Adjust  $100\Omega$  gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

#### FIGURE 4. OTHER VOLTAGE RANGES

The AD565A can also be easily configured for a unipolar 0 to +5 volt range or  $\pm 2.5$  volt and  $\pm 10$  volt bipolar ranges by using the additional 5k application resistor provided at the 20 volt span R terminal, pin 11. For a 5 volt span (0 to +5 or  $\pm 2.5$ ), the two 5k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the  $\pm 10$  volt range (20 volt span) use the 5k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The  $\pm 10$  volt option is shown in Figure 4.



Applying the AD565A

#### Figure 2. 0 to +10V Unipolar Voltage Output







Figure 4. ±10V Voltage Output

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-47

#### **INTERNAL/EXTERNAL REFERENCE USE**

The AD565A has an internal low-noise buried zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to the best discrete zener reference diodes. The performance of the AD565A is specified with the internal reference driving the DAC since all trimming and testing (especially for full scale and bipolar) is done in this configuration.

The AD565A can be used with an external reference, but may not have sufficient trim range to accommodate a reference which does not match the internal reference. For external reference applications, the AD566A series is recommended.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5mA to Ref In and 1.0mA to Bipolar Offset, if used). A minimum of 1.5mA is available for driving external circuits. For use over the extended temperature range, however, a buffer should be used to preserve the accuracy. The reference is typically trimmed to  $\pm 0.2\%$ , then tested and guaranteed to  $\pm 1.0\%$  max error. The temperature coefficient is comparable to that of the full scale TC for a particular grade.

#### DIGITAL INPUT CONSIDERATIONS

The AD565A uses a standard positive true straight binary code for unipolar outputs (all 1's give full scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all 0's on the inputs, the output will go to negative full scale; with 100...00 (only the MSB on), the output will be 0.00 volts; with all 1's, the output will go to positive full scale.

The threshold of the digital input circuitry is set at 1.4 volts and does not vary with supply voltage. The input lines can interface with any type of 5 volt logic, TTL/DTL or CMOS, and have sufficiently low input currents to interface easily with unbuffered CMOS logic. The configuration of the input circuit is shown in Figure 5. The input line can be modeled as a  $30k\Omega$  resistance connected to a -0.7V rail.



Figure 5. Equivalent Digital Input Circuit

#### **GROUNDING RULES**

The AD565A brings out separate reference and power grounds to allow optimum connections for low noise and high speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths. In this way, logic return currents are not summed into the same return path with analog signals.

The reference ground at pin 5 is the ground point for the internal reference and is thus the "high quality" ground for the AD565A; it should be connected directly to the analog reference point of the system. The power ground at pin 12 can be connected to the most convenient ground point; analog power return is preferred. If power ground contains high frequency noise beyond 200mV, this noise may feed through the converter, thus some caution will be required in applying these grounds.

#### **OUTPUT VOLTAGE COMPLIANCE**

The AD565A has a typical output compliance range from -2 to +10 volts. The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, there is an equivalent output impedance of 8k in parallel with 25pF at the output terminal which produces an equivalent error current if the voltage deviates from analog common. This is a linear effect which does not change with input code. Operation beyond the compliance limits may cause either output stage saturation or breakdown which results in nonlinear performance. Compliance limits are not affected by the positive power supply, but are a function of output current and negative supply, as shown in Figure 6.




### **AD565A Application Notes**

#### SETTLING TIME

The high speed NPN current steering switching cell and internally compensated reference amplifier of the AD565A are specifically designed for fast settling operation. The typical settling time to  $\pm 0.01\%$  (1/2LSB) for the worst case transition (major carry or full scale step) is about 200ns; the lower order bits all settle in less than 200ns. (Worst case settling occurs when all bits are switched, especially the MSB).

The excellent high speed performance of the AD565A is demonstrated in these oscilloscope photographs. The measurements are made with the AD565A driving directly into an equivalent 50 $\Omega$  load, and amplified with a low capacitance MOS-input, UHF amplifier. Both figures show the worst case situation, which is full scale transition from switching all bits ON to OFF.



Figure 7. Full Scale Transition

The full transition characteristic is shown in Figure 7. There is about a 6-8ns delay, followed by a 10ns rise time and minimal overshoot. The transition in the other direction shows approximately a 20ns delay prior to a 10ns rise time. The slewing characteristics for smaller transitions show a similar characteristic.



Figure 8. Settling Characteristic Detail

The fine detail of the full scale settling characteristic is shown in Figure 8. The equipment and circuitry used to make the measurements adds about 50ns to the actual device performance. The final portion of the signal slews to within 10LSB's in less than 150ns, reaches and stays within 1/2LSB in about 200ns, and shows less than 1/2LSB overshoot. The characteristic is completely settled out in less than 250ns.

#### HIGH SPEED SYSTEM DESIGN

Full realization of this high speed performance requires strict attention to detail by the user in all areas of application and testing.

The settling time for the AD565A is specified in terms of the current output, an inherently high speed DAC operating mode. However, most DAC applications require a current-to-voltage conversion at some point in the signal path, although an unbuffered voltage level (not using an op amp) is suitable for use in a successive-approximation A/D converter (see the next page), or in many display applications. This form of current-to-voltage conversion can give very fast operation if proper design and layout is done. The fastest voltage conversion is achieved by connecting a low value resistor directly to the output, as shown in Figure 9. In this case, the settling time is primarily determined by the cell switching time and by the RC time constant of the AD565A output capacitance of 25 picofarads (plus stray capacitance) combined with the output resistor value. Settling to 0.01% of full scale (for a full scale transition) requires 9 time constants. This effect is important for an equivalent resistance over  $1k\Omega$ .

If an op amp must be used to provide a low impedance output signal, some loss in settling time will be seen due to op amp dynamics. The normal current-to-voltage converter op amp circuits are shown in the applications circuits using the fast settling AD509. The circuits shown settle to  $\pm 1/2LSB$  in 1 $\mu$ s unipolar or bipolar. The DAC output capacitance, which acts as a stray capacitance at the op amp inverting input, must be compensated by a feedback capacitor, as shown. The value should be chosen carefully for each application and each op amp type.

Fastest operation will be obtained by minimizing lead lengths, stray capacitance and impedance levels. Both supplies should be bypassed near the devices:  $0.1\mu$ F will be sufficient since the AD565A runs at constant supply current regardless of input code.

### DIRECT UNBUFFERED VOLTAGE OUTPUT FOR CABLE DRIVING

The wide compliance range allows direct current-to-voltage conversion with just an output resistor. Figure 9 shows a connection using the gain and bipolar output resistors to give a  $\pm 1.60$  volt bipolar swing. In this situation, the digital code is complementary binary. Other combinations of internal and external output resistors ( $R_X$ ) can be used to scale to alternate voltage ranges, simply by appropriately scaling the 0 to -2mA unipolar output current and using the 10.0 volt reference voltage for bipolar offset. For example, setting  $R_X = 2.67k\Omega$  gives a  $\pm 1$  volt range with a 1k $\Omega$  equivalent output medance.

This connection is especially useful for directly driving a long cable at high speed. Using a 50 $\Omega$  resistor for R<sub>X</sub> would allow interface to a 50 $\Omega$  cable with a ±50mV full scale swing. Settling time would be very fast, as discussed in the section above.



Figure 9. Unbuffered Bipolar Voltage Output

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-49

#### HIGH SPEED 12-BIT A/D CONVERTERS

The fast settling characteristics of the AD565A make it ideal for high speed successive approximation A/D converters. The internal reference and trimmed application resistors allow a 12-bit converter system to be constructed with a minimum parts count. Shown in Figure 10 is a configuration using standard components; this system completes a full 12-bit conversion in 10 $\mu$ s unipolar or bipolar. This converter will be accurate to ±1/2LSB of 12 bits and have a typical gain T.C. of 10ppm/°C.

In the unipolar mode, the system range is 0 to 9.9976 volts, with each bit having a value of 2.44mV. For true conversion accuracy, an A/D converter should be trimmed so that a given bit code output results from input levels from 1/2LSB below to 1/2LSB above the exact voltage which that code represents. Therefore, the converter zero point should be trimmed with an input voltage of  $\pm 1.22$ mV; trim R1 until the LSB just begins to appear in the output code (all other bits "0"). For full scale, use an input voltage of  $\pm 9.9963$  volts (10 volts - 1LSB -1/2LSB); then trim R2 until the LSB just begins to appear (all other bits "1").

The bipolar signal range is -5.0 to +4.9976 volts. Bipolar offset trimming is done by applying a -4.9988V input signal and trimming R1 for the LSB transition (all other bits "0").



Figure 10. Fast Precision Analog to Digital Converter

Full scale is set by applying +4.9963 volts and trimming R2 for the LSB transition (all other bits "1"). In many applications, the pretrimmed application resistors are sufficiently accurate that external trimmers will be unnecessary, especially in situations requiring less than full 12-bit  $\pm 1/2$ LSB accuracy.

For fastest operation, the impedance at the comparator summing node must be minimized, as mentioned in the section on settling time. However, lowering the impedance will reduce the voltage signal to the comparator (at an equivalent |impedance at the summing node of  $1k\Omega$ , 1LSB = 0.5mV), to the point that comparator performance will be sacrificed. The contribution to this impedance from the DAC will vary with the input configuration, as shown in the input range table.

To prevent dynamic errors, the input signal should have a low dynamic source impedance, such as that of the AD509 high speed op amp.

VOL. I, 10-50 DIGITAL-TO-ANALOG CONVERTERS

#### **HIGH-RESOLUTION CIRCUITS**

Sixteen-bit resolution digital-to-analog converters can be built by cascading an AD565A 12-bit DAC with an AD559 or AD1408 8-bit DAC. This technique can be used either to provide a 16-bit binary DAC or a 4-digit BCD DAC. By using an AD565AK with  $\pm 1/8$ LSB typical linearity to 12 bits, the total circuit will typically achieve  $\pm 1/2$ LSB accuracy for 14 binary bits, and  $\pm 1/2$  least significant digit to 4 digits BCD. The binary configuration is shown in Figure 11. The AD559, with its thin film ladder netowrk similar to the AD565A, is preferred for good performance over temperature.



Figure 11. 16-Bit Binary DAC

#### COMPLEMENTARY BINARY CODE CIRCUITS

The AD565A can be used in circuits where only a complementary binary code is available. This is done by connecting the 10 volt span resistor to the 10 volt reference and connecting the DAC output to a noninverting amplifier as shown in Figure 12. The  $8k\Omega$  DAC output impedance and the  $5k\Omega$  span resistor will form a divider which will give a full scale output voltage (with all bits off) to the amplifier of about 6.15 volts. To obtain a 10 volt full scale, the amplifier is shown with a gain network back to the inverting input.



Figure 12. Complementary Output DAC

# 

# Low Cost High Speed 12-Bit Monolithic D/A Converter

# AD566\*

#### FEATURES

Single Chip Construction Very High Speed: Settles to 1/2LSB in 200ns Full Scale Switching Time: 30ns Single Supply Operation Monotonicity Guaranteed Over Temperature Linearity Guaranteed Over Temperature: 1/2LSB max (AD566K,T) Low Power: 180mW Pin Out Compatible with AD562

#### Pin-Out Compatible with AD562 Low Cost

#### PRODUCT DESCRIPTION

The AD566 is a fast 12-bit digital-to-analog converter which incorporates the latest advances in analog circuit design into a low power monolithic chip.

The AD566 chip uses 12 precision, high speed bipolar current steering switches, control amplifier and a laser-trimmed thin film resistor network to produce a very fast, high accuracy analog output current.

The combination of performance and flexibility in the AD566 has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD566 has a 10-90% full scale transition time less than 35 nanoseconds and settles to within  $\pm 1/2$ LSB in 200 nanoseconds. AD566 chips are laser-trimmed at the wafer level to  $\pm 1/8$ LSB typical linearity and are specified to  $\pm 1/4$ LSB max error (K and T grades) at  $\pm 25^{\circ}$ C. High speed and accuracy make the AD566 the ideal choice for high speed display drivers as well as fast analog-to-digital converters.

The AD566 is available in four performance grades and two package types. The AD566J and K are specified for use over the 0 to  $+70^{\circ}$ C temperature range and are available in either a 24-pin, hermetically-sealed, side-brazed ceramic DIP, or a 24-pin plastic DIP. The AD566S and T grades are specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range and are available in the ceramic package. AD566 PIN CONFIGURATION



#### 24-PIN DUAL IN LINE PACKAGE

#### PRODUCT HIGHLIGHTS

- 1. The combination of single supply operation with wide output compliance range is idealy suited for fast, low noise, accurate voltage output configurations without an output amplifier.
- 2. The device incorporates a newly developed, full differential, nonsaturating precision current switching cell structure which combines the dc accuracy and stability first developed in the AD562 with very fast switching times and an optimally-damped settling characteristic.
- 3. The chip also contains SiCr thin film application resistors which can be used with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.
- 4. The pin-out of the AD566 is compatible with the industrystandard AD562 so that a system can easily be upgraded to provide higher speed performance.
- 5. The single-chip construction makes the AD566 inherently more reliable than hybrid multi-chip designs. The AD566S and T grades, with guaranteed linearity and monotonicity over the -55°C to +125°C range, are especially recommended for high reliability needs in harsh environments. These units are available processed to MIL-STD-883, Level B.

\*Covered by patent numbers: 3,803,590; 4,020,486; 3,747,088; RE28,633.

# **SPECIFICATIONS** (T<sub>A</sub> = +25°C, V<sub>EE</sub> = -15V, unless otherwise specified)

NODEL		AD566J			AD566K		1151176
DATA INDUTS (Bins 12 og 24)	MIN	111	MAX		14P	мал	UNITS
TTL or 5 Volt CMOS (T <sub>min</sub> to T <sub>max</sub> )							
Input Voltage	.20			+2.0		. 5 5	V
Bit OFF Logic "0"	+2.0		+0.8	0		+0.8	v
Logic Current (each bit)		+120	+300		+120	+100	
Bit OFF Logic "0"		+35	+100		+35	+100	μΑ
RESOLUTION			12			12	Bits
OUTPUT							
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
resistors)	6k	8k	10k	6k	8k	10k	Ω
Offset							
zero) <sup>1</sup>		0.01	0.05		0.01	0.05	% of F.S.
Bipolar ( $R_1$ and $R_2 =$		0.05	0.15		0.05	0.1	% of FS
Capacitance		25	0.15		25	0.1	ж 61 Г.З. рF
Compliance Voltage	15		+10	-15		+10	v
ACCURACY (error relative to	-1.5			-1.5			
full scale) +25°C		±1/4	±1/2		±1/8	±1/4	LSB
Teria to Terra		(0.006)	(0.012) +3/4		(0.003) +1/4	(0.006) · +1/2	% of F.S.
•min co •max		(0.012)	(0.018)		(0.006)	(0.012)	% of F.S.
DIFFERENTIAL NONLINEARITY		_					
+25°C Tmin to Tmax	MONOTO	±1/2 )NICITY GUARA	±374 INTEED	MONOTONI	±1/4 CITY GUAR	±1/2 ANTEED	LSB
TEMPERATURE COEFFICIENTS							
Unipolar Zero		1	2		1	2	ppm/°C
Bipolar Zero Gain (Full Scale)		5	10		2	10	ppm/°C
Differential Nonlinearity		2			2		ppm/°C
SETTLING TIME TO 1/2LSB		200	100		200	400	5
		200		· · · ·	200	400	
10% to 90% Delay plus Rise Time		15	30		15	30	ns
90% to 10% Delay plus Fall Time		30	50		30	50	ns
VFF13.5 to -16.5V dc		-12	-20		-12	-20	mA
POWER SUPPLY GAIN SENSITIVITY		-					
$V_{EE} = -15V, \pm 10\%$		15	25		15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT RANGE <sup>1</sup>		0 to +5			0 to +5		v
		-2.5 to +2.5			-2.5 to +2	.5	v
		0 to +10			0 to +10		V ·
		-5 to $+5-10 to +10$			-10 to +10	1	v
EXTERNAL ADJUSTMENTS					1. A.		
Gain Error with Fixed 50 $\Omega$		+0.1	+0.25		+0.1	+0.25	% of FS
Bipolar Zero Error with Fixed	、	10.1	10.25		10.1	10.25	% OT 1.5.
$50\Omega$ Resistor for R1 <sup>1</sup>	10.25	±0.05	±0.15	+0.35	±0.05	±0.1	% of F.S.
Bipolar Zero Adjustment Range	±0.25 ±0.15			±0.15			% of F.S.
REFERENCE INPUT							
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
	A 11 34 - 4 - 1 - 1	180	300		180	300	mw
Quadrants	All Models)	Two (2): Bit	olar Operation a	t Digital Input Only			
Reference Voltage		+1V to +10	/, Unipolar				•
Reference Feedthrough (unipolar mode,		10 Bits (±0.0	05% of Reduced	F.S.) for 1V dc Refere	nce Voltage		
all bits OFF, and 1V to +10V [p-p] si	newave						
frequency for 1/2LSB [p-p] fcedthro Output Slew Rate 10%-90%	ugh)	40kHz typ					
90%-10%		lmA/μs					
Output Settling Time (all bits on and a 0	-10V	1 5/10 10 0 0	1% 65				
CONTROL AMPLIFIER		1.5 μς το 0.0	ь /о Г.Э. 		5100 T		
Full Power Bandwidth		300kHz					
Small-Signal Closed-Loop Bandwidth		1.8MHz					
Specifications subject to change without notice.							

<sup>1</sup>See AD566A data sheet for complete information.

#### VOL. I, 10-52 DIGITAL-TO-ANALOG CONVERTERS

MODEL	MIN	AD566S Typ	МАХ	MIN	AD566T TYP	мах	UNITS
DATA INPUTS (Pins 13 to 24)		••••••••••••••••••••••••••••••••••••••					
TTL or 5 Volt CMOS (T <sub>min</sub> to T <sub>max</sub> )							
Input Voltage	. 2.0			.2.0			v
Bit OFF Logic "0"	+2.0		+5.5	+2.0		+0.8	v
Logic Current (cach bit)	0		. 0.0	Ū			
Bit ON Logic "1"		+120	+300		+120	+300	μA
Bit OFF Logic "0"		+35	+100		+35	+100	μΑ
RESOLUTION			12			12	Bits
OUTPUT							
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
Resistance (exclusive of span	41	01	101	4	<u>al</u> .	10	0
Offset	OK	σĸ	IOK	OK	, OK	IOK	
Unipolar (adjustable to							
zero) <sup>1</sup>		0.01	0.05		0.01	0.05	% of F.S.
Bipolar ( $R_1$ and $R_2 = 50\Omega$ fixed) <sup>1</sup>		0.05	0.15		0.05	0.1	% of F.S.
Capacitance		25	0.15		25	0.1	pF
Compliance Voltage					•		
T <sub>min</sub> to T <sub>max</sub>	-1.5		+10	-1.5		+10	V
ACCURACY (error relative to		+1 //	+1/2		11 (2	+1 /4	1 SB
run scale) +23 C		±1/4 (0.006)	£1/2 (0.012)		±1/8 (0,003)	±1/4 (0.006)	% of F.S.
T <sub>min</sub> to T <sub>max</sub>		±1/2	±3/4		±1/4	±1/2	LSB
· · · · ·		(0.012)	(0.018)		(0.006)	(0.012)	% of F.S.
DIFFERENTIAL NONLINEARITY							
+25°C	MONO	±1/2	±3/4		±1/4	±1/2	LSB
	MONU	TONICITY GUAR	ANTEED	MONU	DIONICITY G	UARANTEED	
TEMPERATURE COEFFICIENTS		1	<b>7</b> .		1	2	ppm/°C
Bipolar Zero		5	10		5	10	ppm/°C
Gain (Full Scale)		7	10		2	3	ppm/°C
Differential Nonlinearity		2		······································	2		ppm/°C
SETTLING TIME TO 1/2LSB		100	400			400	
All Bits ON-10-OFF of OFF-10-ON		200	400		200	400	ns
FULL SCALE TRANSITION		16	10		16	70	ns
90% to 10% Delay plus Fall Time		30	50		30	50	ns
POWER REQUIREMENTS				·····			
VEE, -13.5 to -16.5V dc		-12	-20		-12	-20	mA
POWER SUPPLY GAIN SENSITIVITY							
$V_{EE} = -15V, \pm 10\%$		15	25		15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT					<b>A F</b>		V
RANGE'		-25 to +25			-25 to +2	5	v
		0 to +10	·		0 to +10		v
		-5 to +5			-5 to +5		v
		-10 to +10		··· ···	-10 to +10	)	v
EXTERNAL ADJUSTMENTS Gain Error with Fixed 500							
Resistor for R21		±0.1	±0.25		±0.1	±0.25	% of F.S.
Bipolar Zero Error with Fixed							
5012 Resistor for R1* Gain Adjustment Range <sup>1</sup>	±0.25	±0.05	±0.15	+0.75	±0.05	±0.1	% of F.S. % of F.S.
Bipolar Zero Adjustment Range	±0.15			±0.15			% of F.S.
REFERENCE INPUT		······					······································
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
POWER DISSIPATION		180	300		180	300	mW
MULTIPLYING MODE PERFORMANCE (A	All Models)						,
Quadrants		Two (2): Bip	olar Operation :	it Digital Input Only			
Reference Voltage Accuracy		+1V to +10V	7, Unipolar	FS) for 1V de Refe	rence Voltage		
Reference Feedthrough (unipolar mode,		10 013 (20,0		. ,, ue nen			
all bits OFF, and 1V to +10V [p-p] sin	newave						
trequency for 1/2LSB [p-p] feedthrou	ugn)	40kHz typ					
90%-10%		lmA/μs					
Output Settling Time (all bits on and a 0	-10V						
step change in reference voltage)		1.5µs to 0.01	1% F.S.				
CONTROL AMPLIFIER							
Full Power Bandwidth Small-Signal Closed-Loop Bandwidth		300kHz			÷		
omen organi ciosca coop banawidth		1.0/01/12					

10

#### ABSOLUTE MAXIMUM RATINGS

V <sub>EE</sub> to Power Ground
Voltage on DAC Output (Pin 9)3V to +12V
Digital Inputs (Pins 13 to 24) to Power Ground1.0V to
+7.0V
Ref In to Reference Ground±12V
Bipolar Offset to Reference Ground
10V Span R to Reference Ground±12V
20V Span R to Reference Ground±24V
Power Dissipation

#### AD566 ORDERING GUIDE

MODEL	PACKAGE	TEMP RANGE	LINEARITY ERROR MAX @ 25°C	MAX GAIN T.C. (ppm of F.S./°C)	PACKAGE STYLE <sup>1</sup>
AD566JD/BIN	Ceramic	0 to +70°C	±1/2LSB	10	D24A
AD566KD/BIN	Ceramic	0 to $+70^{\circ}$ C	±1/4LSB	3	D24A
AD566SD/BIN	Ceramic	~55°C to +125°C	±1/2LSB	10	D24A
AD566SD/BIN/883B	Ceramic	-55°C to +125°C	±1/2LSB	10	D24A
AD566TD/BIN	Ceramic	-55°C to +125°C	±1/4LSB	3	D24A
AD566TD/BIN/883B	Ceramic	-55°C to +125°C	±1/4LSB	3	D24A

<sup>1</sup>See Section 20 for package outline information.

# 

# Low Cost High Speed 12-Bit Monolithic D/A Converter

### AD566A\*

#### FEATURES

Low Cost

Single Chip Construction Very High Speed: Settles to 1/2LSB in 350ns max Full Scale Switching Time: 30ns Guaranteed for Operation with -12V Supply Monotonicity Guaranteed Over Temperature Linearity Guaranteed Over Temperature: 1/2LSB max (AD566AK, T) Low Power: 180mW Pin-Out Compatible with AD562, AD566

AD566A FUNCTIONAL BLOCK DIAGRAM



#### 24-PIN DUAL IN LINE PACKAGE

#### **PRODUCT DESCRIPTION**

The AD566A is a fast 12-bit digital-to-analog converter which incorporates the latest advances in analog circuit design into a low power monolithic chip.

The AD566A chip uses 12 precision, high speed bipolar current steering switches, control amplifier and a laser-trimmed thin film resistor network to produce a very fast, high accuracy analog output current.

The combination of performance and flexibility in the AD566A has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD566A has a 10–90% full scale transition time less than 35 nanoseconds and settles to within  $\pm 1/2$ LSB in 350 nanoseconds max. AD566A chips are laser-trimmed at the wafer level to  $\pm 1/8$ LSB typical linearity and are specified to  $\pm 1/4$ LSB max error (K and T grades) at  $\pm 25^{\circ}$ C. High speed and accuracy make the AD566A the ideal choice for high speed display drivers as well as fast analog-to-digital converters.

The AD566A is available in four performance grades. The AD566AJ and K are specified for use over the 0 to  $+70^{\circ}$ C temperature range and the AD566AS and AT grades are specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range. All are packaged in a 24-pin hermetic ceramic dual in line package.

#### PRODUCT HIGHLIGHTS

- 1. The wide output compliance range is ideally suited for fast, low noise, accurate voltage output configurations without an output amplifier.
- 2. The device incorporates a newly developed, fully differential, nonsaturating precision current switching fell structure which combines the dc accuracy and stability first developed in the AD562 with very fast switching times and an optimally-damped settling characteristic.
- 3. The chip also contains SiCr thin film application resistors which can be used with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.
- 4. The pin-out of the AD566A is compatible with the industrystandard AD562 so that a system can easily be upgraded to provide higher speed performance.
- 5. The single-chip construction makes the AD566A inherently more reliable than hybrid multi-chip designs. The AD566AS and T grades, with guaranteed linearity and monotonicity over the -55°C to +125°C range, are especially recommended for high reliability needs in harsh environments. These units are available processed to MIL-STD-883, Level B.

\*Covered by patent numbers: 3,803,590; RE 28,633; 4,020,486; 3,747,088.

# **SPECIFICATIONS** (T<sub>A</sub> = +25°C, V<sub>EE</sub> = -15V, unless otherwise specified)

٠

•					- T			
MODEL		MIN	AD300AJ TVP	MAX	MIN	ADJOOAK	MAY	UNITS
MODEL				MAA		111	мал	UNITS
DATA INPUTS' (Pins 13 to 24)								· ·
Input Voltage								
Bit ON Logic "1"		+2.0		+5.5	+2.0		+5.5	v
Bit OFF Logic "0"		0		+0.8	0		+0.8	v
Logic Current (each bit) Bit ON Logic "1"			+120	+300		+120	+300	
Bit OFF Logic "0"			+35	+100	· ·	+35	+100	μΑ
RESOLUTION				12	1		12	Bits
OUTPUT		···· ·						
Current								
Unipolar (all bits on)		-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	`	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
resistance (exclusive of span		6k	8k	10k	6k	8k	10k	Ω
Offset								
Unipolar (adjustable to								· · · · ·
zero per Figure 3) Binder (Figure 4 B., and			0.01	0.05	1	0.01	0.05	% of F.S.
$B_{a} = 50\Omega$ fixed)			0.05	0.15		0.05	0.1	% of F S
Capacitance			25			25		pF
Compliance Voltage								
T <sub>min</sub> to T <sub>max</sub>		-1.5		+10	-1.5		+10	·· v
ACCURACY (error relative to								
full scale) +25 <sup>-</sup> C			±1/4	±1/2		±1/8	±1/4	LSB
T : to T			(0.006)	(0.012)		(0.003)	(0.006)	% of F.S.
imin to imax			(0.012)	(0.018)	1.	(0.006)	(0.012)	% of F.S.
DIFFERENTIAL NONLINEARITY					1			
+25°C			±1/2	±3/4		±1/4	±1/2	LSB
T <sub>min</sub> to T <sub>max</sub>		MONOTO	NICITY GUARA	ANTEED	MONOTONI	CITY GUARA	NTEED	
TEMPERATURE COEFFICIENTS			-		1			
Unipolar Zero			1	2		1	- 2	ppm/°C
Bipolar Zero			5	10		5	10	ppm/°C
Gain (Full Scale) Differential Nonlinearity			2	10		2	3	ppm/C
SETTLING TIME TO 1/21 SP					+		···· ··	ppin c
All Bits ON-to-OFF or OFF-to-ON (F	Figure 8)		250	350		250	350	ns
FULL SCALE TRANSITION	- <u>B</u> ,				+			
10% to 90% Delay plus Rise Time			15	30		15	30	ns
90% to 10% Delay plus Fall Time			30	50		30	50	ns
POWER REQUIREMENTS	· · · · · · · · · · · · · · · · · · ·				· · · · ·			
V <sub>EE</sub> , -11.4 to -16.5V dc			-12	-18		-12	-18	mA
POWER SUPPLY GAIN SENSITIVITY	2							
$V_{EE} = -11.4$ to $-16.5V$ dc			15	25		15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT								
RANGE (see Figures 3, 4, 5)			0 to +5			0 to +5		v
			-2.5 to +2.5			-2.5 to +2.5		V
			-5 to +5			-5 to +5		v
			-10 to +10		1	-10 to +10		v
EXTERNAL ADJUSTMENTS			•		1			· · · · · · · · · · · · · · · · · · ·
Gain Error with Fixed $50\Omega$								
Resistor for R2 (Figure 3)			±0.1	±0.25	1. Sec. 1. Sec. 1.	±0.1	±0.25	% of F.S.
50Ω Resistor for R1 (Figure 4)			±0.05	+0.15		+0.05	+0.1	% of ES
Gain Adjustment Range (Figure 3) ±	0.25		-0.05	-0.15	±0.25	20.05	20.1	% of F.S.
Bipolar Zero Adjustment Range ±	0.15				±0.15			% of F.S.
REFERENCE INPUT								
Input Impedance 1	15k		20k	25k	15k	20k	25k	Ω
POWER DISSIPATION			180	300		180	300	mW
MULTIPLYING MODE PERFORMANC	CE (All Mo	dels)						· · · · · · · · · · · · · · · · · · ·
Quadrants			Two (2): Bip	olar Operat	ion at Digital Inpu	t Only		
Reference Voltage			+1V to +10V	, Unipolar				
Accuracy Reference Feedthrough (unincles mo	da		10 Bits (±0.0	5% of Redu	iced F.S.) for 1V d	ic Reference Vo	oltage	
all bits OFF, and 1 to +10V [p-p].	. sinewave							
frequency for 1/2LSB [p-p] feedt	through)		40kHz typ					
Output Slew Rate 10%-90%	-		5mA/us					
90%-10%	0		lmA/μs					
step change in reference voltage)	140-100		1.5µs to 0.01	% F.S				
CONTROL AMPLIFIED								
Full Power Bandwidth			300kHz					
Small-Signal Closed-Loop Bandwidth	1 ·		1.8MHz				•	
NOTES			-			-		
<sup>1</sup> The digital input levels are guaranteed but n	ot tested ov	er the temperat	ure range.					

The digital input levels are guaranteed but not tested over the temperature range  $^{-3}$  The power supply gain sensitivity is tested in reference to a VEE of -15V dc. Specifications subject to change without notice.

		AD566AS			AD566AT		
MODEL	MIN	түр	МАХ	MIN	түр	МАХ	UNITS
DATA INPUTS <sup>1</sup> (Pins 13 to 24) TTL or 5 Volt CMOS							
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	v
Bit OFF Logic "0"	0		+0.8	0		+0.8	v
Logic Current (each bit)			100		. 120	100	
Bit OFF Logic "1"		+120	+300		+35	+300	μΑ
RESOLUTION			12			12	Bits
OUTPUT				· · · · · · · · · · · · · · · · · · ·			
Current							
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off) Resistance (exclusive of span	±0.8	±1.0	±1.2	20.8	11.0	11.2	mA
resistors)	6k	8k	10k	6k	8k	10k	Ω
Offset							
Unipolar (adjustable to		0.01	0.05		0.01	0.05	% of F.S.
Bipolar (Figure 4 R <sub>1</sub> and		0.01	0.05		0.01	0.07	× 011.5.
$R_2 = 50\Omega$ fixed)		0.05	0.15		0.05	0.1	% of F.S.
Capacitance		25		-	25		pF
Tmin to Tmax	-1.5		+10	-1.5		+10	v
ACCURACY (error relative to							
full scale) +25°C		±1/4	±1/2		±1/8	±1/4	LSB
<b>T</b> . <b>T</b>		(0.006)	(0.012)		(0.003)	(0.006)	% of F.S.
Imin to Imax		$\pm 1/2$	±3/4 (0.018)		$\pm 1/4$	$\pm 1/2$ (0.012)	% of F.S.
DIFFERENTIAL NONLINEARITY		(0.012)	(0.010)		(,	(	
+25°C		±1/2	±3/4		±1/4	±1/2	LSB
T <sub>min</sub> to T <sub>max</sub>	MONOTON	ICITY GUAR.	ANTEED	MONOT	ONICITY GUA	RANTEED	
TEMPERATURE COEFFICIENTS							.0 - ·
Unipolar Zero Binolar Zero		1	2		1	2	ppm/°C
Gain (Full Scale)		7	10		2	3	ppm/°C
Differential Nonlinearity		2			2		ppm/°C
SETTLING TIME TO 1/2LSB							
All Bits On-to-OFF or OFF-to-ON (Figure 8)		250	350		250	350	ns
FULL SCALE TRANSITION		16	10	-	16	10	
90% to 10% Delay plus Fall Time		30	50		30	50	ns
POWER REQUIREMENTS							
V <sub>EE</sub> , -11.4 to -16.5V dc	· · ·	-12	-18		-12	-18	mA
POWER SUPPLY GAIN SENSITIVITY <sup>2</sup>							
$V_{EE} = -11.4$ to -16.5V dc	····· -	15	25		15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT BANGE (see Figures 3 4 5)		0 to +5			0 to +5		v
Ninde (act ignes of it of a		-2.5 to +2.5			-2.5 to +2.5		v
		0 to +10			0 to +10		V
		-5 to $+5$	1.1		-5 to +5		v
EXTERNAL ADJUSTMENTS	·	1010 10			1010 10		
Gain Error with Fixed $50\Omega$							
Resistor R2 (Figure 3)		±0.1	±0.25		±0.1	±0.25	% of F.S.
Sipolar Zero Error with Fixed $50\Omega$ Resistor for R1 (Figure 4)		±0.05	+0.15		±0.05	±0.1	% of F S
Gain Adjustment Range (Figure 3) ±0.25		-0.02		±0.25			% of F.S.
Bipolar Zero Adjustment Range ±0.15				±0.15			% of F.S.
REFERENCE INPUT		- 20l	251.	161	201	art	0
		180	200		180	200	
		180	300		180	300	inw
MULTIPLYING MODE PERFORMANCE (All Mo Quadrants	odels)	Two (2) Bin	olar Operatio	on at Digital Input	Only		
Reference Voltage		+1V to +10V	, Unipolar	in at Digital input	. only		
Accuracy		10 Bits (±0.0	5% of Reduc	ed F.S.) for 1V d	c Reference Vo	ltage	
all hits OFF and 1 to +10V [n-n] sinewave	•						
frequency for 1/2LSB [p-p] feedthrough)		40kHz typ					
Output Slew Rate 10%-90%		5mA/µs					
90%-10% Output Settling Time (all hits on and a 0-10V		ImA/µs					
step change in reference voltage)		1.5µs to 0.01	% F.S.				
CONTROL AMPLIFIER							
Full Power Bandwidth		300kHz	,	-			
Specifications subject to change without potion		1.8MHz					
SPECIFIC AND A SUPERIOUS SUPERIOUS AND A SUPERIOUS AND A SUPERIOUS SUPERIOUS SUPERIOUS SUPERIOUS AND A SUPERIO							

Specifications subject to change without notice

10

#### ABSOLUTE MAXIMUM RATINGS

$V_{EE}$ to Power Ground
Voltage on DAC Output (Pin 9)3V to +12V
Digital Inputs (Pins: 13 to 24) to Power Ground1.0V to
+7.0V
Ref In to Reference Ground $\dots \dots \dots \dots \dots \dots \dots \dots \pm 12V$
Bipolar Offset to Reference Ground
10V Span R to Reference Ground±12V
20V Span R to Reference Ground $\dots \dots \dots \pm 24V$
Power Dissipation

#### PIN CONFIGURATION TOP VIEW



#### AD566A ORDERING GUIDE

MODEL	PACKAGE	TEMP RANGE	LINEARITY ERROR MAX @+25°C	MAX GAIN T.C. (ppm of F.S./°C)	PACKAGE OPTION <sup>1</sup>
AD566AJN/BIN	Plastic	0 to +70°C	±1/2LSB	10	N24A
AD566AJD/BIN	Ceramic	0 to +70°C	±1/2LSB	10	D24A
AD566AKN/BIN	Plastic	0 to +70°C	±1/4LSB	3 .	N24A
AD566AKD/BIN	Ceramic	0 to +70°C	±1/4LSB	3	D24A
AD566ASD/BIN	Ceramic	-55°C to +125°C	±1/2LSB	10	D24A
AD566ASD/BIN/883B	Ceramic	-55°C to +125°C	±1/2LSB	10	D24A
AD566ATD/BIN	Ceramic	-55°C to +125°C	±1/4LSB	3	D24A
AD566ATD/BIN/883B	Ceramic	-55°C to +125°C	±1/4LSB	3	D24A

<sup>1</sup>See Section 20 for package outline information.

### Performance

#### THE AD566A OFFERS TRUE 12-BIT PERFORMANCE

ACCURACY: Analog Devices defines accuracy as the maxideviation of the actual, adjusted DAC output (see the next page) from the ideal analog output (a straight line drawn from 0 to F.S. -1LSB) for any bit combination. The AD566A is laser trimmed to 1/4LSB (0.025% of F.S.) maximum error at +25°C for the K and T version and to 1/2LSB for the J and S versions.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a non-decreasing function of the input. All versions of the AD566A are monotonic over their entire operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential nonlinearity error be less than 1LSB both at  $+25^{\circ}$ C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, if a 1LSB change in the input code results in a change of only 0.6 1mV (1/4LSB) in analog output, the differential nonlinearity error would be 1.83mV, or 3/4LSB. The AD566AK and T have a max differential linearity error of 1/2LSB, which is a tighter specification than simply guaranteed monotonicity.

### ANALYZING DEVICE ACCURACY OVER THE TEMPERATURE RANGE

For the purposes of temperature drift analysis, the major device components are shown in Figure 1.

The input reference current to the DAC,  $I_{REF}$ , is developed from the external reference and will show the same drift rate as the reference voltage. The DAC output current,  $I_{DAC}$  which is a function of the digital input code, is designed to track  $I_{REF}$ ; if there is a slight mismatch in these currents over temperature, it will contribute to the gain T.C. The bipolar offset resistor,  $R_{BP}$ , and gain setting resistor,  $R_{GAIN}$ , also have temperature coefficients which contribute to system drift errors.

There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.

Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full scale. A specification for total error over temperature assumes that both the zero and full scale points have been trimmed for zero error at  $+25^{\circ}$ C. Total error is normally expressed a per-



Figure 1. Bipolar Configuration

centage of the full scale range. In the bipolar situation, this means the total range from  $-V_{FS}$  to  $+V_{FS}$ .

#### MONOTONICITY AND LINEARITY

The initial linearity error of  $\pm 1/2$ LSB max and the differential linearity error of  $\pm 3/4$ LSB max guarantee monotonic performance over the range of  $-55^{\circ}$ C to  $+125^{\circ}$ C. It can, therefore, be assumed that linearity errors are insignificant in computation of total temperature errors.

#### UNIPOLAR ERRORS

Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift of  $2ppm/^{\circ}C$  max (which comes from leakage currents) causes a linear shift in the transfer curve as shown in Figure 2. The gain drift causes a change in the slope of the curve which results from reference drift and the device gain drift. The device gain drift is the DAC drift and drift in R<sub>GAIN</sub> relative to the DAC resistors for a total of  $3ppm/^{\circ}C$  max (AD566AK, T). Total absolute error due to all of these effects is guaranteed to be less than  $\pm 0.05\%$  of full scale from  $-55^{\circ}C$  to  $\pm 125^{\circ}C$ .

#### **BIPOLAR RANGE ERRORS**

The analysis is slightly more complex in the bipolar mode. In this mode  $R_{BP}$  is connected to  $V_{REF}$  (see Figure 1) to generate a current which exactly balances the current of the MSB so that the output voltage is zero with the MSB on.

Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in IREE and thus IDAC, so that IDAC will always be exactly balanced by IBP with the MSB turned on. This effect is shown in Figure 2. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of R<sub>BP</sub> to the DAC resistors is usually the largest component of bipolar drift, but in the AD566A this error is held to 10ppm max. The total of all these errors is held to  $\pm 0.15\%$  of full scale from  $-55^{\circ}C$  to  $+125^{\circ}C$  (AD566AT). Note that, in the bipolar ranges, full scale is defined as the total range from -VFS to +VFS.



Figure 2. Unipolar and Bipolar Drifts

10

#### **CONNECTING THE AD566A FOR BUFFERED VOLTAGE** OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510L, AD517L, AD741L, AD301AL, AD OP-07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5mV max offset voltage should be used to keep offset errors below 1/2LSB). If a 50 $\Omega$  fixed resistor is substituted for the 100 $\Omega$  trimmer, unipolar zero will typically be within ±1/2LSB (plus op amp offset), and full scale accuracy will be within 0.1% (0.25% max). Substituting a 50 $\Omega$  resistor for the 100 $\Omega$  bipolar offset trimmer will give a bipolar zero error typically within ±2LSB (0.05%).

The AD509 is recommended for buffered voltage-output applications which require a settling time to ±1/2LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

#### FIGURE 3 UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 7, should be grounded if not used for trimming.

#### STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000 volts (1LSB = 2.44mV). In most cases this trim is not needed, but pin 7 should then be connected to pin 12.

#### STEP II . . . GAIN ADJUST

Turn all bits ON and adjust  $100\Omega$  gain trimmer, R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375V full scale is desired (exactly 2.5mV/bit), insert a  $120\Omega$  resistor in series with the gain resistor at pin 10 to the op amp output.

#### **FIGURE 4. BIPOLAR CONFIGURATION**

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

#### STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust  $100\Omega$  trimmer R1 to give -5.000 output volts.

#### STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust  $100\Omega$  gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

#### **FIGURE 5. OTHER VOLTAGE RANGES**

The AD566A can also be easily configured for a unipolar 0 to +5 volt range or  $\pm 2.5$  volt and  $\pm 10$  volt bipolar ranges by using the additional 5k application resistor provided at the 20 volt span R terminal, pin 11. For a 5 volt span (0 to +5V or ±2.5V), the two 5k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset resistor either to ground for unipolar or to VREF

for the bipolar range. For the ±10 volt range (20 volt span) use the 5k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The  $\pm 10$  volt option is shown in Figure 5.

#### DIGITAL INPUT ANALOG OUTPUT MSB LSB Straight Binary Offset Binary Two's Compl.\* Zero 0000000000000 -Full Scale Zero 0111111111111 Mid Scale -1 LSB Zero -1LSB +FS -1LSB

Zero

+ Full Scale -1LSB

-FS

Zero -1LSB

+FS -1LSB Invert the MSB of the offset binary code with an external inverter to obtain two's complement.

+1/2 FS

100000000000

1111111111111

#### Table 1. Digital Input Codes











BATURE C DEFFICIENT MISMATCH BETW

Figure 5. ±10V Voltage Output

#### DIGITAL INPUT CONSIDERATIONS

The threshold of the digital input circuitry is set at 2.0 volts and does not vary with supply voltage. The input lines can interface with any type of 5 volt logic, TTL/DTL or CMOS, and have sufficiently low input currents to interface easily with unbuffered CMOS logic. The configuration of the input circuit is shown in Figure 6. The input line can be modelled as a  $30k\Omega$  resistance connected to a -0.7V rail.



Figure 6. Equivalent Digital Input Circuit

#### **GROUNDING RULES**

The AD566A brings out separate reference and power grounds to allow optimum connections for low noise and high speed performance. These grounds must be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize the current flow in low-level signal paths. In this way, logic gate return currents are not summed into the same return path with analog signals.

The reference ground at pin 3 is the ground point for the internal reference and is thus the "high quality" ground for the AD566A; it should be connected directly to the analog reference point of the system. The power ground at pin 12 can be connected to the most convenient ground point; analog power return is preferred. If the power ground contains high frequency noise in excess of 200mV, this noise may feed through to the output of the converter; thus some caution is required in applying these grounds.

#### OUTPUT VOLTAGE COMPLIANCE

The AD566A has a typical output compliance range of -2 to +10 volts. The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, there is an equivalent output impedance of  $8k\Omega$  in parallel with 25pF at the output terminal which produces an equivalent error current if the voltage deviates from analog common. This is a linear effect which does not change with input code. Operation beyond the compliance limits may cause either output stage saturation or breakdown which results in nonlinear performance. Compliance limits are a function of output current and negative supply, as shown in Figure 7.



Figure 7. Typical Neg. Compliance Range vs. Neg. Supply

#### HIGH SPEED SYSTEM DESIGN

Full realization of the AD566A high speed capabilities requires strict attention to detail by the user in all areas of application and testing.

The settling time for the AD566A is specified for the current output, an inherently high speed DAC operating mode. However, most DAC applications require a current-to-voltage conversion at some point in the signal path, although an unbuffered voltage level (not using an op amp) is suitable for use in a successive-approximation A/D converter or in many display applications (see next page). With proper design this form of current-to-voltage conversion can give very fast operation. The fastest voltage conversion is achieved by connecting a low value resistor directly to the output, as shown in Figure 8. In this case, the settling time is primarily determined by the cell switching time and by the RC time constant of the AD566A output capacitance of 25 picofarads (plus stray capacitance) combined with the output resistor value. Settling to 0,01% of full scale (for a full scale transition) requires 9 time constants. This effect is important for an equivalent resistance over  $1k\Omega$ .

If an op amp is used to provide a low impedance output signal, some loss in settling time will be seen due to op amp dynamics. The normal current-to-voltage converter op amp circuits, based on the fast settling AD509, are shown in the applications circuit. The unipolar or bipolar circuits shown settle to  $\pm 1/2$ LSB in 1 $\mu$ s. The DAC output capacitance, which acts as a stray capacitance at the op amp inverting input, must be compensated by a feedback capacitor as shown. The value should be chosen carefully for each application and each op amp type.

Fastest operation will be obtained by minimizing lead lengths, stray capacitance and impedance levels. The supply should be bypassed near the device;  $0.1\mu$ F will be sufficient since the AD566A runs at constant supply current regardless of input code. Output capacitance effects can be minimized by grounding pin 11 in 10V span applications.

### DIRECT UNBUFFERED VOLTAGE OUTPUT FOR CABLE DRIVING

The wide compliance range allows direct current-to-voltage conversion with just an output resistor. Figure 8 shows a connection using the gain and bipolar output resistors to give a  $\pm 1.60$  volt bipolar swing. In this situation, the digital code is complementary binary. Other combinations of internal and external output resistors ( $R_X$ ) can be used to scale to alternate voltage ranges, simply by appropriately scaling the 0 to -2mA unipolar output current and using the 10.0 volt reference voltage for bipolar offset. For example, setting  $R_X = 2.67k\Omega$  gives a  $\pm 1$  volt range with a  $1k\Omega$  equivalent output impedance.

This connection is especially useful for directly driving a long cable at high speed. A  $50\Omega R_X$  resistor drives a  $50\Omega$  cable with a  $\pm 50$ mV full scale swing; settling time is very fast as discussed in the section above.



Figure 8. Unbuffered Bipolar Voltage Output

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-61

#### MICROPROCESSOR CONTROL FOR A 12-BIT DAC

A common I/O interface is the Digital-to-Analog Converter output, which provides a voltage corresponding to a data word from a microprocessor.



#### Figure 9.

Interfacing is more complex when the DAC needs more bits of resolution than the system data bus can carry in 1 byte. For example, applications using an 8-bit microprocessor to drive a 12-bit DAC are common. Several hardware formats are possible; the most convenient one depends on the desired data format. If the least significant 8 bits are in one byte of memory, they can be transferred into an 8-bit latch in one memory-or I/O-write cycle. An adjacent cycle can be used to transfer the 4 least-significant bits of another data word into a latch controlling the 4 most-significant bits of the DAC. The least-significant bits of the data bus drive two 4-bit latches which are controlled by two separate addresses. The Hi Byte address allows the microprocessor to write in the 4 most significant data bits and the Lo Byte address allows the microprocessor to write in the 8 remaining bits. When all 12 bits are latched, the DAC output will assume its proper new value. An intermediate value will be momentarily present at the DAC terminals between Hi and Lo Byte write cycles. For applications such as CRT displays where this intermediate value cannot be tolerated, double buffering can be effectively employed. This could be implemented with a separately-controlled 12bit latch at the DAC inputs or a sample and hold amplifier on the output.

#### **D/A CONVERTER DISPLAYS**

In Figure 10, a counter-driven AD566A is shown as a sawtooth sweep generator. When used for displays, this scheme provides a highly-repeatable, controllable linear sweep.

Raster displays are usually generated by a fast horizontal scan and a slower vertical scan which is derived from the horizontal scan. Intensity modulation during each horizontal scan provides the pictorial information. The picture resolution is expressed in terms of the number of discernible data points per line multiplied by the number of lines. The minimum frame period is the time allowed for the horizontal scan-plus-retrace multiplied by the number of lines, plus vertical retrace time.

A family of monolithic D/A converters is available from Analog Devices that are suitable for vertical sweeps. The line-spacing uniformity depends on linearity while maximum number of lines depends on DAC resolution. A display of 1024 lines would require 10 bits of resolution and 12 bits of linearity (0.012% of linearity provides less than 12% of spacing error). Switching transients created within the vertical sweep DAC are blanked because they occur during the horizontal retrace interval.

For horizontal sweeps, the DAC requirements are more severe. For example, to resolve 500 points per line, at 500 lines per frame, at a 30Hz frame rate, requires that each digital horizontal step settle within 100ns (typical full scale settling time is 200ns), and that there be no "glitches". Even if the display is blanked between horizontal steps, large glitches at major carries can cause deflection-amplifier transients, which distort the pattern.



Figure 10.

The excellent high speed performance of the AD566A is demonstrated in the oscilloscope photograph of Figure 11. This measurement is made with the AD566A driving directly into an equivalent 50 $\Omega$  load, amplified with a low capacitance MOSinput, UHF amplifier. The figure shows the worst case situation, which is full scale transition from switching all bits OFF to ON. The equipment and circuitry used to make the measurements adds about 50ns to the actual device performance.



Figure 11. Settling Characteristic Detail



# Microprocessor-Compatible 12-Bit D/A Converter

# AD567\*

#### **FEATURES**

Single Chip Construction Double-Buffered Latch for 8-Bit  $\mu$ P-Compatibility Fast Settling Time: 500ns max to  $\pm 1/2$ LSB High Stability Buried Zener Reference on Chip Monotonicity Guaranteed Over Temperature Linearity Guaranteed Over Temperature: 1/2LSB max (AD567K, T)

Guaranteed for Operation with ±12V or ±15V Supplies Low Power: 300mW Including Reference TTL/5V CMOS Compatible Logic Inputs Low Cost

#### AD567 FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT DESCRIPTION

The AD567 is a complete high speed 12-bit digital-to-analog converter including a high stability buried zener voltage reference and double-buffered input latch on a single chip. The converter uses 12 precision high speed bipolar current steering switches and a laser trimmed thin film resistor network to provide fast settling time and high accuracy.

Microprocessor compatibility is achieved by the on-chip double-buffered latch. The design of the input latch allows direct interface to 4-, 8-, 12-, or 16-bit buses. The 12 bits of data from the first rank of latches can then be transferred to the second rank, avoiding generation of spurious analog output values. The latch responds to strobe pulses as short as 100ns, allowing use with the fastest available microprocessors.

The functional completeness and high performance in the AD567 results from a combination of advanced switch design, high speed bipolar manufacturing process, and the proven laser wafer-trimming (LWT) technology. The AD567 is trimmed at the wafer level and is specified to  $\pm 1/4$ LSB maximum linearity error (K and T grades) at 25°C and  $\pm 1/2$ LSB over the full operating temperature range.

The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity is also used to trim both the absolute value of the reference as well as its temperature coefficient. The AD567 is thus well suited for wide temperature range performance with  $\pm 1/2$ LSB maximum linearity error and guaranteed monotonicity over the full temperature range. Typical full scale gain T.C. is 10ppm/°C.

The AD567 is available in four performance grades. The AD567J and K are specified for use over the 0 to  $+70^{\circ}$ C temperature range and are available in either a 28-pin hermetically-sealed, ceramic DIP or a 28-pin molded plastic DIP (N package). The AD567S and T grades are specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range and are available in the ceramic package.

#### PRODUCT HIGHLIGHTS

- 1. The AD567 is a complete current output DAC with voltage reference and digital latches on a single IC chip.
- 2. The double-buffered latch structure permits direct interface to 4-, 8-, 12-, or 16-bit data buses. All logic inputs are TTL or 5 volt CMOS compatible.
- 3. The internal buried zener reference is laser-trimmed to 10.00 volts with a  $\pm 1\%$  maximum error. The reference voltage is also available for external application.
- 4. The chip also contains SiCr thin film application resistors which can be used either with an external op amp to provide a precision voltage output or as input resistors for an A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.
- The precision high speed current switch design\* provides high dc accuracy and an optimally-damped settling characteristic. Output current settling time is 500 nanoseconds maximum to ±1/2LSB.
- 6. The single-chip construction makes the AD567 inherently more reliable than multichip hybrid designs. The AD567S and T grades with guaranteed linearity and monotonicity over the -55°C to +125°C range are especially recommended for high reliability needs in harsh environments. These units are available processed to MIL-STD-883, Level B.

\*Covered by patent numbers: 3,803,590; 3,890,611; 3,932,863; 3,978,473; 4,020,486; and other patents pending.

# **SPECIFICATIONS** (T<sub>A</sub> = +25°C, V<sub>CC</sub> = +12V or +15V, V<sub>EE</sub> = -12V or -15V, unless otherwise specified)

		AD567]			AD567K		
MODEL	MIN	түр	MAX	MIN	ТҮР	MAX	UNITS
DATA INPUTS <sup>1</sup> (Pins 10-15 and 17- TTL or 5 Volt CMOS	-28)						,
Input Voltage							
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	v
Bit OFF Logic "0"			+0.8		•	+0.8	v
Bit ON Logic "1"		+120	+300		+120	+300	μA
Bit OFF Logic "0"		+35	+100		+35	+100	μA
RESOLUTION	,		12			12	Bits
OUTPUT		•					
Current Unipolar (all bits on)	-1.6	-2.0	-24	-1.6	-2.0	-74	mA
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
Resistance (exclusive of span							i.
resistors) Offset	6k	8k	10k	6k	8k	10k	Ω
Unipolar		0.01	0.05		0.01	0.05	% of F.S.
Bipolar (Figure 3, $R_2 = 50\Omega$ fix	ed)	0.05	0.15		0.05	0.1	% of F.S.
Capacitance Compliance Voltage	· ·	25			25		pF
T <sub>min</sub> to T <sub>max</sub>	-1.5		+10	-1.5		+10	v
ACCURACY (error relative to							
full scale) +25°C		±1/4	±1/2		±1/8	±1/4	LSB
T to T		(0.006)	(0.012)		(0.003)	(0.006)	% of F.S.
Imin to Imax		$\pm 1/2$ (0.012)	(0.018)		$\pm 1/4$ (0.006)	$\frac{\pm 1/2}{(0.012)}$	LSB % of F S
DIFFERENTIAL NONLINEARITY			(1111)	· · · · · · · · · · · · · · · · · · ·		(11-12)	
+25°C		±1/2	±3/4		±1/4	±1/2	LSB
Imin to Imax	MONOTON	NICITY GUARA	NTEED	MONOTON	CITY GUARA	NTEED	
TEMPERATURE COEFFICIENTS With Internal Reference							
Unipolar Zero		1 .	2		1	2	ppm/°C
Bipolar Zero		5	10		5	10	ppm/°C
Gain (Full Scale) Differential Nonlinearity		15	50		10	20	ppm/°C
TEMPERATURE RANGE				·····			pp C
Operating	0		+70	0		+70	°c
Storage	-65		+150	-65		+150	°c
POWER REQUIREMENTS							
$V_{CC}$ , +11.4 to +16.5V dc		3	5		3	5	mA
	7	-17	-23	••••••	-17	-23	mA
POWER SUPPLY GAIN SENSITIVIT	Y-	3	10		3	10	npm of F.S./%
$V_{EE} = -11.4$ to $-16.5$ V dc		15	25		15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT		· · · · · · · · · · · · · · · · · · ·					
RANGE (see Figures 1, 2, 3)		0 to +5			0 to +5		v v
		-2.5 to +2.5			-2.5 to $+2.50 to +10$		V V
		-5 to +5			-5 to +5		v
		-10 to +10			-10 to +10		v
EXTERNAL ADJUSTMENTS Gain Error with Fixed 500							
Resistor for R2 (Figure 2)		±0.1	±0.25		±0.1	±0.25	% of F.S.
Bipolar Zero Error with Fixed							
5012 Resistor for R1 (Figure 3)	+0.75	±0.05	±0.15	+0.25	±0.05	±0.1	% of F.S.
Bipolar Zero Adjustment Range	±0.15			±0.15			% of F.S.
REFERENCE INPUT					·		
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
REFERENCE OUTPUT					10.00	10.10	
voltage Current (available for external	9.90	10.00	10.10	9.90	10.00	10.10	ľ
loads)	0.1	1.0		0.1	1.0		mA
POWER DISSIPATION		300	495		300	495	mW
PACKAGE OPTION <sup>3</sup>					·····		1
Ceramic DIP (D28A)		AD567JD			AD567KD		
Plastic DIP (N28A)		AD567JN <sup>4</sup>			AD567KN <sup>4</sup>	•	

NOTES

<sup>1</sup> The digital input specifications are guaranteed but not tested over the

operating temperature range.

<sup>a</sup> The power supply gain sensitivity is tested in reference to a V<sub>CC</sub>, V<sub>EE</sub> of ±15V dc ±10%.

 See Section 20 for package outline information.
The AD567JN, KN, SD and TD will be available in June 1982. Specifications subject to change without notice.

		AD5675			AD567T		
MODEL	MIN	түр	MAX	MIN	ТҮР	МАХ	UNITS
DATA INPUTS <sup>1</sup> (Pins 10-15 and 17-	-28)						
TTL or 5 Volt CMOS							
Input Voltage							
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	V
Bit OFF Logic "O"			+0.8			+0.8	v
Bit ON Logic "1"		+120	+300		+120	+300	üА
Bit OFF Logic "0"		+35	+100		+35	+100	μA
RESOLUTION			12			12	Bits
OUTPUT		· · · ·					
Current						·	
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
Resistance (exclusive of span	6).	01.	101		91,	104	0
Offset	OK	OK	10K	UK	OK	IUK	. 32
Unipolar		0.01	0.05	1. A.	0.01	0.05	% of F.S.
Bipolar (Figure 3, $R_2 = 50\Omega$ fix	(ed)	0.05	0.15		0.05	0.1	% of F.S.
Capacitance		25			25		pF
Compliance Voltage			10				
I min to I max	-1.5		+10	-1.5		+10	<u>v</u>
ACCURACY (error relative to		± • / •	·				
Tull scale) +25 C		±1/4 (0.006)	$\pm 1/2$		±1/8	±1/4	
Train to Tara		±1/2	±3/4		(0.003)	(0.006)	% OF P.S.
inin to imax		(0.012)	(0.018)		(0.006)	(0.012)	% of F.S.
DIFFERENTIAL NONLINEARITY					,0,000)	(0.012)	
+25°C		±1/2	±3/4	1. A.	±1/4	±1/2	LSB
T <sub>min</sub> to T <sub>max</sub>	MONOTON	NICITY GUAR	ANTEED	MONOTON	NICITY GUARA	NTEED	100
TEMPERATURE COFFFICIENTS							· · · · ·
With Internal Reference							
Unipolar Zero		1	2		1	2	ppm/°C
Bipolar Zero		5	10		5	10	ppm/°C
Gain (Full Scale)		15	30		10	20	ppm/°C
Differential Nonlinearity		2			2		ppm/°C
TEMPERATURE RANGE							
Operating	-55		+125	-55		+125	°C
Storage	-00		+150	-65		+150	C
POWER REQUIREMENTS							
$V_{CC}$ , +11.4 to +16.5V dc		3	5		3	5	mA
V <sub>EE</sub> , -11.4 to -16.5 V dc		-17	-25		-17	-25	mA
POWER SUPPLY GAIN SENSITIVIT	Y <sup>2</sup>						
$V_{CC} = +11.4$ to +16.5V dc		3	10		3	10	ppm of F.S./%
$V_{EE} = -11.4$ to $-16.5$ V dc		15	25		15	-25	ppm of F.S./%
PROGRAMMABLE OUTPUT							·
RANGES (see Figures 1, 2, 3)		0 to +5			0 to +5		V .
		-2.5 to +2.5			-2.5 to +2.5		V
		-5 to $+5$			-5 to +5		v
		-10  to  +10			-10 to $+10$		v
EXTERNAL ADJUSTMENTS				l			
Gain Error with Fixed $50\Omega$							
Resistor for R2 (Figure 2)		±0.1	±0.25		±0.1	±0.25	% of F.S.
<b>Bipolar Zero Error with Fixed</b>				( ·			1
$50\Omega$ Resistor for R1 (Figure 3)	10.00	±0.05	±0.15	1	±0.05	±0.1	% of F.S.
Gain Adjustment Range (Figure 2)	±0.25			±0.25			% of F.S.
Bipolar Zero Adjustment Range	10.15			±0.15			% of F.S.
REFERENCE INPUT	1.51.	201		1.01	201	251	
Input Impedance	15k	20k	25k	15k	20k	25k	32
REFERENCE OUTPUT	0.00	10.00	10.10		10.00	10.10	
voltage Current (available for external	9.90	10.00	10.10	. 9.90	10.00	10.10	ľ
loads)	0.1	1.0		0.1	1.0		mA
	~	***					<u> </u>
POWER DISSIPATION		300	495		300	495	mW
PACKAGE OPTION <sup>3</sup>		AD567SD <sup>4</sup>		1	AD567TD <sup>4</sup>	.,	1
1				1			

Specifications subject to change without notice.

10

#### TIMING SPECIFICATIONS

(All Models,  $T_A = 25^{\circ}C$ ,  $V_{CC} = +12V$  or +15V,  $V_{EE} = -12V$  or -15V)

Symbol	Parameter	Min	Тур	Max	
tDW	Data Valid to End of WR	50	-	-	ns
<sup>t</sup> CW	CS Valid to End of WR	100	_	-	
t <sub>AW</sub>	Address Valid to End of WR	100	-	-	ns
t <sub>WP</sub>	Write Pulse Width	100	-	-	ns
t <sub>DH</sub>	Data Hold Time	0	-	_	ns
tSETT	Output Current Settling Time	· — "	400	500	ns

#### TIMING DIAGRAMS

#### WRITE CYCLE #1

(Load First Rank from Data Bus; A3 = 1)



#### AD567 ORDERING GUIDE

#### ABSOLUTE MAXIMUM RATINGS

V <sub>CC</sub> to Power Ground
V <sub>EE</sub> to Power Ground
Voltage on DAC Output (Pin 2)3V to +12V
Digital Inputs (Pins 10-15, 17-28)
to Power Ground
Ref In to Reference Ground
Bipolar Offset to Reference Ground ±12V
10V Span R to Reference Ground $\dots \dots \dots \dots \dots \pm 12V$
20V Span R to Reference Ground $\dots \dots \dots \pm 24V$
Ref Out
Momentary Short to V <sub>CC</sub>
Power Dissipation

#### WRITE CYCLE #2

(Load Second Rank from First Rank; A2, A1, A0 = 1)



#### PIN CONNECTIONS TOP VIEW



### **Analog Application Notes**

### THE AD567 OFFERS TRUE 12-BIT PERFORMANCE OVER THE FULL TEMPERATURE RANGE

RELATIVE ACCURACY: Analog Devices defines relative accuracy as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to F.S. – 1LSB) for any bit combination. The AD567 is laser trimmed to 1/4LSB (0.006% of F.S.) maximum error at  $+25^{\circ}$ C for the K and T versions and 1/2LSB for the J and S.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a non-decreasing function of input. All versions of the AD567 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at  $+25^{\circ}$ C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scale output, a change of 1LSB in digital input code should result in a 2.44mV change in the analog output (1LSB = 10V x 1/4096 = 2.44mV). If in actual use, however, a 1LSB change in the input code results in a change of only 0.61mV (1/4LSB) in analog output, the differential linearity error would be 1.83mV, or 3/4LSB. The AD567K and T have a max differential linearity error of 1/2LSB, which specifies that every step will be at least 1/2LSB and at most 1 1/2 LSB.

The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of  $1.0\text{ppm}/^{\circ}\text{C}$  could, under worst case conditions for a temperature change of +25°C to +125°C, add 0.01% (100°C x 1.0ppm/°C) of error. The resulting error could then be as much as 0.01% + 0.006% (initial error, 1/4LSB) = 0.016% of F.S. (1/2LSB represents 0.012% of F.S.). To be sure of accurate performance all versions of the AD567 are 100% tested for monotonicity over the full operating temperature range.

#### ANALOG CIRCUIT CONNECTIONS

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510L; AD517L; AD741L; AD301AL; AD OP-07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5mV max offset voltage should be used to keep offset errors below 1/2LSB). Unipolar zero will typically be within  $\pm 1/2$ LSB (plus op amp offset), and full scale accuracy will be within 0.1% (0.25% max). Substituting a 50 $\Omega$  resistor for the 100 $\Omega$  bipolar offset trimmer will give a bipolar zero error typically within  $\pm 2$ LSB (0.05%).

The AD544 is recommended for buffered voltage-output applications which require fast settling time to  $\pm 1/2$ LSB. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.



Figure 1. 0 to +10V Unipolar Voltage Output

#### FIGURE 1. UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 1, should be grounded if not used for trimming.

#### STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts (1LSB = 2.44mV). In most cases this trim is not needed, and pin 1 should be connected to pin 5.

#### STEP II . . . GAIN ADJUST

Turn all bits ON and adjust  $100\Omega$  gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375V full scale is desired (exactly 2.5mV/bit), insert a  $120\Omega$  resistor in series with the gain resistor at pin 3 to the op amp output.

10





#### FIGURE 2. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

#### STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust  $100\Omega$  trimmer R1 to give -5.000 volts output.

#### STEP II . . . GAIN ADJUST

Turn ON All bits. Adjust  $100\Omega$  gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

#### **FIGURE 3 OTHER VOLTAGE RANGES**

The AD567 can also be easily configured for a unipolar 0 to +5 volt range or  $\pm 2.5$  volt and  $\pm 10$  volt bipolar ranges by using the additional 5k application resistor provided at the 20 volt span R terminal, pin 4. For a 5 volt span (0 to +5 or  $\pm 2.5$ ), the two 5k resistors are used in parallel by shorting pin 4 to pin 2 and connecting pin 3 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the  $\pm 10$  volt range (20 volt span) use the 5k resistors in series by connecting only pin 4 to the op amp output and the bipolar offset connected as shown. The  $\pm 10$  volt option is shown in Figure 3.



#### Figure 3. ±10V Voltage Output

The internal resistor values shown in Figures 1, 2, and 3 are nominal values only, as is the output current. These values are subject to an absolute tolerance of approximately  $\pm 20\%$ . Furthermore, the resistors in the AD567 exhibit a temperature coefficient of approximately  $-50ppm^{/0}$  C. While these absolute tolerances may appear excessively wide, the ratios of the resistor values and tracking TC are extremely wellcontrolled. In applications where the internal feedback resistor determines the output voltage range it is the ratios which determine the accuracy. However, in applications where the desired full scale range requires use of an external resistor, sufficient trim range must be provided to compensate for the tolerance of the internal resistance.

#### INTERNAL/EXTERNAL RÉFERENCE USE

The AD567 has an internal low-noise buried zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to the best discrete zener reference diodes. The performance of the AD567 is specified with the internal reference driving the DAC since all trimming and testing (especially for full scale error and bipolar offset) is done in this configuration.

The AD567 can be used with an external reference, but may not have sufficient trim range to accommodate a reference which does not match the internal reference.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5mA to Ref In and 1.0mA to Bipolar Offset).

A minimum of 0.1mA is available for driving external loads. The AD567 reference output should be buffered with an external op amp if it is required to supply additional output current. The reference is typically trimmed to  $\pm 0.2\%$ , then tested and guaranteed to  $\pm 1.0\%$  max error. The temperature coefficient is comparable to that of the full scale TC for a particular grade.

#### **OUTPUT VOLTAGE COMPLIANCE**

The AD567 has a typical output compliance range from -1.5 to +10 volts. The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, there is an equivalent output impedance of 8k in parallel with 25pF at the output terminal which produces an equivalent error current if the voltage deviates from analog common. This is a linear effect which does not change with input code. Operation beyond the compliance limits may cause either output stage saturation or breakdown which results in nonlinear performance. Compliance limits are not affected by the positive power supply, but are a function of output current and negative supply, as shown in Figure 4.



Figure 4. Typical Negative Compliance Range vs. Negative Supply

#### **GROUNDING RULES**

The AD567 brings out separate reference and power grounds ` to allow optimum connections for low noise and high speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths. In this way, logic return currents are not summed into the same return path with analog signals.

The reference ground at pin 5 is the ground point for the internal reference and is thus the "high quality" ground for the AD567; it should be connected directly to the analog reference point of the system. The power ground at pin 16 can be connected to the most convenient ground point; analog power return is preferred. If power ground contains high frequency noise beyond 200mV, this noise may feed through the converter, thus some caution will be required in applying these grounds.

It is also important to properly apply decoupling capacitors on the power supplies for the AD567 and the output amplifier. The correct method for decoupling is to connect a capacitor from each power supply pin of both the AD567 and the amplifier directly to the reference ground pin of the AD567. Any load driven by the output amplifier should also be referred to the reference ground pin.

Output Range	Connect Pin 3 to:	Connect Pin 4 to:	Connect Pin 1 to:
0 to +5V 0 to +10V	Amplifier Output Amplifier Output	Pin 2 Amplifier Output	Pin 5 Pin 5 Bin 6 (through 500)
-2.5 V to +2.5 V -5 V to +5 V -10 V to +10 V	Amplifier Output Amplifier Output	Amplifier Output Amplifier Output	Pin 6 (through $50\Omega$ ) Pin 6 (through $50\Omega$ ) Pin 6 (through $50\Omega$ )

Table 1. Connections for Various Output Ranges

### **AD567** Digital Interface Details

#### DIGITAL CIRCUIT DETAILS

The bus interface logic of the AD567 consists of four independently addressable registers in two ranks. The first rank consists of three four-bit registers which can be loaded directly from a 4-, 8-, 12-, or 16-bit microprocessor bus. Once the complete 12-bit data word has been assembled in the first rank, it can be loaded into the 12-bit register of the second rank. This double-buffered organization avoids the generation of spurious analog output values. Figure 5 shows the block diagram of the AD567 logic section.

The latches are controlled by the address inputs, A0-A3, and the  $\overline{CS}$  and  $\overline{WR}$  inputs. All control inputs are active low, consistent with general practice in microprocessor systems. The  $\overline{CS}$  and  $\overline{WR}$  inputs must both be low for any operation to occur. The four address lines each enable one of the four latches, as indicated in Table 2 below.

All latches in the AD567 are level-triggered. This means that data present during the time when the control signals are valid will enter the latch. When any one of the control signals returns high, the data is latched.





CS	WR	A3	A2	A1	<b>A</b> 0	Operation
1	х	x	х	х	х	No Operation
х	1	x	х	х	х	No Operation
0	0	1	1	1	0	Enable 4 LSBs of First Rank
0	0	1	1	0	1	Enable 4 Middle Bits of First Rank
0	0	1	0	1	1	Enable 4 MSBs of First Rank
0	0	0	1	1 '	1	Loads Second Rank from First Rank
0	0	0	0	0	0	All Latches Transparent

"X" = Don't Care

Table 2. AD567 Truth Table

#### MICROPROCESSOR BUS INTERFACING

The AD567 interface logic is configured with enough flexibility to allow relatively simple interface to the various microprocessor bus structures. The required control signals,  $\overline{CS}$  and  $\overline{WR}$ , are easily derived in most systems. Usually a base address is decoded, and this active-low signal is used for  $\overline{CS}$  (Chip Select). Either I/O Write or Memory Write can be used for  $\overline{WR}$ , depending on the system design. The relative timing of these signals is not important and they are interchangeable.

The address lines determine which of the latches are being enabled. It is permissible to enable two or more latches simultaneously, as in the examples of 8-, 12-, and 16-bit interfaces. The double-buffered latch permits data to be loaded into the first rank latches of several AD567s and subsequently strobed into the second rank registers of all the DACs. All analog outputs will then update simultaneously.

#### **4-BIT PROCESSOR INTERFACE**

Many industrial control applications use four-bit microprocessors but require 12-bit accurate analog control voltages. The AD567 is well suited to these applications, due to its flexible control structure.



Figure 6. Addressing for 4-Bit Microprocessor Interface

Each AD567 occupies four locations in a 4-bit microprocessor system. A single 74LS139 2-to-4 decoder is used to provide sequential addresses for the four AD567 registers.  $\overline{CS}$  is derived from an address decoder driven from the high order address bits. The system  $\overline{WR}$  is used for the  $\overline{WR}$  input of the AD567.

#### 8-BIT MICROPROCESSOR INTERFACE

The AD567 interfaces easily to 8-bit microprocessor systems of all types. The control logic makes possible the use of rightor left-justified data formats.

Whenever a 12-bit DAC is loaded from an 8-bit bus, two bytes are required. If the program considers the data to be a 12-bit binary fraction (between 0 and 4095/4096), the data is leftjustified, with the eight most significant bits in one byte and the remaining bits in the upper half of another byte. Rightjustified data calls for the eight least significant bits to occupy one byte, with the 4 most significant bits residing in the lower half of another byte, simplifying integer arithmetic.



Figure 7. 12-Bit Data Formats for 8-Bit Systems

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-69

Figure 8 shows an addressing scheme for use with an AD567 set up for left-justified data in an 8-bit system. The base address is decoded from the high-order address bits and the resultant active-low signal is applied to  $\overline{CS}$ . The two LSBs of the address bus are connected as shown to the AD567 address inputs. The latches now reside in two consecutive locations, with location X01 loading the four LSBs and location X10 loading the eight MSBs and updating the output.



Figure 8. Left-Justified 8-Bit Bus Interface

Right-justified data can be similarly accommodated. The overlapping of data lines is reversed, and the address connections are slightly different. The AD567 still occupies two adjacent locations in the processor's memory map.



Figure 9. Right-Justified 8-Bit Bus Interface

**USING MULTIPLE AD567 DACS IN 8-BIT SYSTEMS** Many applications use multiple digital-to-analog converters driven from the same data bus. For example, automatic test equipment systems often require all analog outputs to be produced simultaneously. Vector-scan graphic systems require that the X and Y coordinates of the stroke endpoints be updated simultaneously. The AD567 can be used with a very simple address decoder to perform this function, as shown in Figure 10. The 74LS139 two-line to four-line decoder and one inverter provide a set of distinct address pulses which assign the registers of the two DACs to a block of consecutive memory locations. In this circuit, write operations to addresses X000 and X001 load the first rank registers of one DAC in a right-justified data format. Addresses X010 and X011 load the first tank of another DAC, also in a right-justified format. A write to any address from X100 to X111 will load the second rank registers of both DACs simultaneously from their respective first rank registers.





BASE

Figure 10. Addressing for Two DACs (Right-Justified) on 8-Bit Bus

#### USING THE AD567 WITH 12- AND 16-BIT BUSES

The AD567 is easily interfaced to 12- and 16-bit data buses. In this operation, all four address lines (A0 through A3) are tied to low, and the latch is enabled by  $\overline{CS}$  and  $\overline{WR}$  going low. The AD567 thus occupies a single memory location.

This configuration renders the second rank register transparent, using the first rank of registers as the data latch. The  $\overline{CS}$  input can be driven from an active-low decoded address, and  $\overline{WR}$  can be the system  $\overline{WR}$  signal. It should be noted that any data bus activity during the period when  $\overline{CS}$  and  $\overline{WR}$  are both active will cause activity at the AD567 output. If data is not guaranteed stable during this period, the second rank register can be used to provide double buffering.



Figure 11. Connections for 12- and 16-Bit Bus Interface

#### DIGITAL INPUT CONSIDERATIONS

The threshold of the digital input circuitry is set at 1.4 volts and does not vary with supply voltage. The input lines can thus interface with any type of 5 volt logic. The configuration of the input circuit is shown in Figure 12. The input line can be modeled as a  $30k\Omega$  resistance connected to a -0.7V rail, in parallel with a 5pF capacitance to ground.



Figure 12. Equivalent Digital Input Circuit

VOL. I, 10-70 DIGITAL-TO-ANALOG CONVERTERS



# 8-Bit Monolithic Multipling D/A Converter

#### PRELIMINARY TECHNICAL DATA

#### **FEATURES**

Improved Replacement for Industry Standard 1408/1508 Improved Settling Time: 250ns typ Improved Linearity: ±0.1% Accuracy Guaranteed Over Temperature Range (-9 Grade) High Output Voltage Compliance: +0.5V to -5.0V Low Power Consumption: 157mW typ High Speed 2-Quadrant Multiplying Input: 4.0mA/μs Slew Rate Single Chip Monolithic Construction Hermetic 16-Pin Ceramic DIP Low Cost

# AD1408/AD1508\*





The AD1408 and AD1508 are low cost monolithic integrated circuit 8-bit multiplying digital-to-analog converters, consisting of matched bipolar switches, a precision resistor network and a control amplifier. The single chip is mounted in a hermetically sealed ceramic 16 lead dual-in-line package.

Advanced circuit design and precision processing techniques result in significant performance advantages over older industry standard 1408/1508 devices. The maximum linearity error over the specified operating temperature range is guaranteed to be less than  $\pm$ 4LSB (-9 grade) while settling time to  $\pm$ 4LSB is reduced to 250ns typ. The temperature coefficient of gain is typically 20ppm/°C and monotonicity is guaranteed over the entire operating temperature range.

The AD1408/AD1508 is recommended for all low-cost 8-bit DAC requirements; it is also suitable for upgrading overall performance where older, less accurate and slower 1408/1508 devices have been designed in. The AD1408 series is specified for operation over the 0 to  $+75^{\circ}$ C temperature range, the AD1508 series for operation over the entire military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### PRODUCT HIGHLIGHTS

- 1. Monolithic IC construction makes the AD1408/AD1508 an optimum choice for applications where low cost is a major consideration.
- 2. The AD1408/AD1508 directly replaces other devices of this type.
- Versatile design configuration allows voltage or current outputs, variable or fixed reference inputs, CMOS or TTL logic compatibility and a wide choice of accuracy and temperature range specifications.
- 4. Accuracies within ±4LSB allow performance improvement of older applications without redesign.
- 5. Faster settling time (250ns typ) permits use in higher speed applications.
- 6. Low power consumption improves stability and reduces warm-up time.
- 7. The AD1408/AD1508 multiplies in two quadrants when a varying reference voltage is applied. When multiplication is not required, a fixed reference is used.
- 8. The device is packaged in a hermetically-sealed ceramic 16 lead dual-in-line package. Processing to MIL-STD-883 level B is available.

**SPECIFICATIONS** (typical @ +25°C and V<sub>CC</sub> = +5.0V dc, V<sub>EE</sub> = -15V dc unless otherwise noted)

MAXIMUM KATINGS			
RATING	SYMBOL	VALUE	UNIT
POWER SUPPLY VOLTAGE	V <sub>CC</sub> V <sub>EE</sub>	+5.5 -16.5	V dc V dc
DIGITAL INPUT VOLTAGE	V5 thru V12	+5.5, 0	· V dc
APPLIED OUTPUT VOLTAGE	vo	+0.5, -5.2	V dc
REFERENCE CURRENT	l <sub>14</sub>	5.0	mA
REFERENCE AMPLIFIER INPUTS	V <sub>14</sub> , V <sub>15</sub>	V <sub>CC</sub> , V <sub>EE</sub>	V dc
POWER DISSIPATION (Package Limitation) Derate above T <sub>A</sub> = +25°C	PD	1000 6.7	m₩ m₩/°C
OPERATING TEMPERATURE RANGE AD1408 Series AD1508 Series	T <sub>A</sub> T <sub>A</sub>	0 to +75 -55 to +125	°c °c
STOR AGE TEMPERATURE RANGE	T <sub>STG</sub>	-65 to +150	°C `

#### **ELECTRICAL CHARACTERISTICS**

٢

 $(V_{CC} = +5.0V \text{ dc}, V_{EE} = -15V \text{ dc}, \frac{V_{REF}}{R14} = 2.0\text{mA}, \text{ AD1508 Series: } T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$ AD1408 Series:  $T_A = 0 \text{ to } +75^{\circ}\text{C}$  unless otherwise noted. All digital inputs at high logic level.)

CHARACTERISTIC	SYMBOL	MIN	TYP	МАХ	UNIT
RELATIVE ACCURACY					
(Error Relative to Full Scale In)					
AD1508-9, AD1408-9	E,			±0.10	%
AD1508-8, AD1408-8	E,	-		±0.19	%
AD1408-7 ·	E,	-	-	±0.39	%
SETTLING TIME					
to Within 1/2LSB [Includes ter H]					
$(T_{A} = +25^{\circ}C)$	t <sub>S</sub>	-	250	-	ns
PROPAGATION DELAY TIME					
$T_A = +25^{\circ}C$	նուսնոս	_	30	100	ns
OUTPUT FULL SCALE CURRENT DRIFT	TCIO		-20		ppm/°C
DIGITAL INPUT LOGIC LEVELS (MSB)	<u>v</u>				
High Level. Logic "1"	V	2.0	_		V dc
Low Level, Logic "0"	Vn	_	-	0.8	V dc
DIGITAL INPUT CURRENT (MSB)					
High Level, V <sub>n</sub> = 5.0V	L.,	_	0	0.04	mA
Low Level, $V_{II} = 0.8V$	-un In	_	-0.4	-0.8	mA
REFERENCE INPUT BIAS CURRENT					
(Pin 15)	ارد		-1.0	-3.0	μA
OUTPUT CURRENT RANGE					·····
$V_{} = -5.0V$		, O	2.0	. 21	mA
$V_{EE} = -6.0V$ to -15V	OR ,	ő	2.0	4 2	mA
	<u>-0k</u>				
$V_{PEE} = 2.000V, R14 = 1000\Omega$	ь.	1.9	1.99	2.1	mA
OUTPUT CURRENT	0			····	
(All Bits Low)	L (min)		0	4.0	uА
OUTPUT VOLTAGE COMPLIANCE					
$(E_1 \le 0.19\% \text{ at } T_2 = +25^\circ \text{C})$					
$V_{\rm EE} = -5V$	Vo	_		-0.6. +0.5	V dc
V <sub>EE</sub> below -10V	vo	_	-	-5.0, +0.5	V dc
REFERENCE CURRENT SLEW BATE	SRI		4.0		m A /us
	REF		1.0		
SENSITIVITY	DCCI			2.7	
	13310		0.5	2.7	μην
POWER SUPPLY CURRENT	_				
(All Bits Low)	LCC		+9	+14	mA
••••	LEE	_	-7.5	-13	mA
POWER SUPPLY VOLTAGE RANGE					
$(T_{A} = +25^{\circ}C)$	VCCR	+4.5	+5.0	+5.5	V dc
/	VEER	-4.5	-15	-16.5	V dc
POWER DISSIPATION					
All Bits Low					
$V_{EE} = -5.0V dc$	PD	-	82	135	mW
$V_{EE} = -15V dc$	Р <mark>D</mark>	-	157	265	mW
All Bits High	D		70		mW
$v_{EE} = -5.0v \text{ ac}$	r D	_	122		mW
VEE	*D		132	-	11144

Specifications subject to change without notice.

### Applying the AD1408/AD1508

#### APPLYING THE AD1408/1508 Reference Amplifier Drive and Compensation

Figures 2a and 2b are the connection diagrams for using the AD1408/AD1508 in basic voltage output modes. In Figure 2a, a positive reference voltage,  $V_{REF}$ , is converted to a current by resistor R14. This reference current determines the scale factor for the output current such that the full scale output is 1LSB (1/256) less than the reference current. R15 provides bias current compensation to the reference control amplifier to minimize temperature drift; it is nominally equal to R14 although it needn't be a stable precision resistor. This configuration develops a negative output voltage across  $R_L$  and requires a positive  $V_{REF}$ .

If a negative  $V_{REF}$  is to be used, connections to the reference control amplifier must be reversed as shown in Figure 2b. This circuit also delivers a negative output voltage, but presents a high impedance to the reference source. The negative  $V_{REF}$ must be at least 4 volts above the  $V_{EE}$  supply.

Two quadrant multiplication may be performed by applying a bipolar ac signal as the reference as long as pin 14 is positive relative to pin 15 (reference current must flow into pin 14). If the ac reference is applied to pin 14 through R14, a negative voltage equal to the negative peak of the ac reference must be applied through R15 to pin 15; if the ac reference is applied to pin 15 through R15, a positive voltage equal to the positive peak of the ac reference must be applied through R14 to pin 14.

When a dc reference is used, capacitive bypass from reference to ground will improve noise rejection.

The compensation capacitor, C, provides proper phase margin for the reference control amplifier. As R14 is increased, the closed-loop gain of the amplifier is decreased, therefore C must be increased. For R14 =  $1.0k\Omega$ ,  $2.5k\Omega$  and  $5.0k\Omega$ , minimum values of capacitance are 15pF, 37pF and 75pF respectively. C may be tied to either V<sub>EE</sub> or ground, but tying it to V<sub>EE</sub> increases negative supply noise rejection. If the reference is driven by a high-impedance current source, heavy compensation of the amplifier is required; this causes a reduction in overall bandwidth.

#### **Output Current Range**

The nominal value for output current range is 0 to 1.992mA as determined by a 2mA reference current. If  $V_{EE}$  is more negative than -7.0 volts, this range may be increased to a maximum of 0 to 4.2mA. An increase in speed may be realized at increased output current levels, but power consumption will increase, possibly causing small shifts in linearity.

Pin 1, range control, may be grounded or unconnected. Although other older devices of this type require different terminations for various applications, the AD1408/AD1508 compensates automatically. This pin is not connected internally, therefore any previously installed connections will be tolerated.

#### **Output Voltage Range**

The voltage on pin 4 is restricted to a +0.5 to -0.6 volt range when  $V_{\rm EE} = -5V$ . When  $V_{\rm EE}$  is more negative than -10 volts, this range is extended to +0.5 to -5.0 volts. If the current into pin 14 is 2mA (full-scale output current = 1.992mA), a 2.5k $\Omega$ resistor between the output, pin 4, and ground will provide a 0 to -4.980 volt full-scale. If R<sub>L</sub> exceeds 500 $\Omega$  however, the settling time of the device is increased.













Figure 2. Basic Connections

DIGITAL-TO-ANALOG CONVERTERS VOL. 1, 10-73

#### Voltage Output

A low impedance voltage output may be derived from the output current of the AD1408/AD1508 by using an output amplifier as shown in Figure 3. The output current  $I_O$  flows in  $R_O$  to create a positive-going voltage range at the output of amplifier A1.  $R_O$  may be chosen for the desired range of output voltage; the complete circuit transfer function is given in Figure 3.

If a bipolar output voltage range is desired,  $R_{\rm BP}$ , shown dotted, must be installed. Its purpose is to provide an offset equal to one-half of full-scale at the output of A1. The procedure for calibrating the circuit of Figure 3 is as follows:

Calibration for Unipolar Outputs (No R<sub>BP</sub>)

- 1. With all bits "OFF", adjust the A1 null-pot, R1, for V<sub>OUT</sub> = 0.00V.
- 2. With all bits "ON", adjust  $R_{REF}$  for  $V_{OUT}$  = (Nominal Full Scale) 1LSB = +9.961 volts

Calibration for Bipolar Outputs ( $R_{BP}$  installed, R1 not required)

- 1. With all bits "OFF", adjust  $R_{BP}$  for  $V_{OUT}$  = -F.S. = -5.000 volts
- 2. With Bit 1 (MSB) "ON", and all other Bits "OFF", adjust R<sub>REF</sub> for V<sub>OUT</sub> = 0.000V.
- 3. With all bits "ON", verify that  $E_{OUT} = +5.000V 1LSB = 4.961V$ .



$$\begin{split} V_{OUT} &= \frac{V_{REF}}{R_{REF}} \left( R_O \right) \left[ \frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \frac{A4}{16} + \frac{A5}{32} + \frac{A6}{64} + \frac{A7}{128} + \frac{A8}{256} \right] \\ \text{ADJUST } V_{REF}, R_{REF} \text{ OR } R_O \text{ SO THAT WITH ALL DIGITAL INPUTS} \\ \text{AT LOGIC "1", V_{OUT} = 9.961 VOLTS:} \end{split}$$

 $V_{OUT} = \frac{2.5}{1.25k\Omega} (5k\Omega) \left[ \frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256} \right] = 9.961 \text{ VOLTS}$ 

Figure 3. Typical Connection Diagram, AD1408/AD1508, Voltage Output, Fixed Reference

#### AD1408/AD1508 ORDERING GUIDE

MODEL	ACCUR'ACY (±% F.S.)	TEMP. RANGE (°C)	PACKAGE STYLE <sup>1</sup>
AD1408-7D	0.39	0 to +75	Q16A
AD1408-8D	0.19	0 to +75	Q16A
AD1408-9D	0.10	0 to +75	Q16A
AD1508-8D	0.19	-55 to +125	Q16A
AD1508-9D AD1508-8D/	0.10	-55 to +125	Q16A
883B AD1508-9D/	0.19	-55 to +125	Q16A
883B	0,10 -	-55 to +125	Q16A

<sup>1</sup>SEE SECTION 20 FOR PACKAGE OUTLINE INFORMATION



### Complete, Voltage Output 12-Bit DAC

### AD3860

#### FEATURES

Resolution: 12 Bits Nonlinearity:  $\pm$  1/2LSB T<sub>min</sub> to T<sub>max</sub> Microprocessor Compatible Small Size: 24 pin DIP Fast Settling: 5µs Internal Reference Internal Output Amplifier

#### AD3860 FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT DESCRIPTION

The AD3860 is a precision 12-bit D/A converter designed for direct interface to 4- or 8-bit microprocessors.

The functional diagram shows that the AD3860 consists of a 12bit input storage register, a 12-bit DAC, internal reference, and a fast output amplifier. It is TTL compatible and the input register's enable input facilitates deglitching and microprocessor interfacing. The 6.3 volt voltage reference can be used internally or externally. All units are laser trimmed to operate from this reference. The output amplifier gives the user a voltage output and combines with the other features of this circuit to produce a functionally complete digital to analog converter.

The AD3860 is laser trimmed to achieve  $\pm \frac{1}{4}$ LSB linearity typical and  $\pm \frac{1}{2}$ LSB maximum over the full operating temperature range. The AD3860 is well suited for wide temperature range performance as monotonicity is guaranteed over the full temperature range. Typical full scale gain T.C. is 10ppm/°C.

The AD3860 is available in three versions. The AD3860K is specified for use over 0 to  $+70^{\circ}$ C temperature range. The AD3860S is specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range and is especially recommended for high reliability needs in harsh environments. The S version is available processed to MIL-STD-883, Level B. All units are in small 24 pin, hermetically-sealed ceramic DIPs.

#### **PRODUCT HIGHLIGHTS**

- 1. The AD3860 is a functionally complete voltage output DAC with voltage reference, digital latches, and output amplifier in a single hybrid package.
- The input buffer latches permit interface to microprocessor data busses. All logic inputs are TTL or 5 volt CMOS compatible.
- 3. Laser trimming the thin-film resistors assures superior linearity and accuracy stability over temperature. Both commerical temperature range and military temperature range models have ± ½LSB linearity maximum guaranteed over the full operating temperature range.
- Monotonicity is also guaranteed over the full operating temperature range. The typical full scale temperature coefficient is 10ppm/°C.
- 5. The internal 6.3 volt reference is accurate to within  $\pm 2\%$ . All units are actively laser trimmed to operate from this reference.
- 6. The fast output amplifier provides a voltage output with a 5µs settling time. The AD3860 is designed for military, industrial, and OEM applications where high speed D/A conversion is required.

# **SPECIFICATIONS** ( $T_A = +25^{\circ}C$ , rated power supplies unless otherwise noted)

Model	AD3860K	AD3860S
DIGITALINPUTS		
Resolution	12 Bits	*
Logic Coding: Unipolar Ranges	Complementary Straight Binary	*
Bipolar Ranges	Complementary Offset Binary	*
Logic Levels (TTL Compatible): Logic "1"	+ 2.0V dc min, + 5.5V dc max	*
Logic "0"	0V dc min, 0.7V dc max	*
Input Currents	20. 4	
Data Inputs: Logic "1"	30µA max	
Logic 0 Pogister Englis Logic "1"	- 0.0mA max	*
Logic "0"	-1.2 mA max	*
	- 1.2//// max	
ANALOGOUTPUTS	0.50	
Output Impedance	1.517  typ	* *
Output Current	± IonA typ, ± 5mA mm	
ACCURACY		
Linearity Error	$\pm \frac{1}{4}$ LSB' typ, $\pm \frac{1}{2}$ LSB max	$\pm \frac{1}{2}$ LSB max
Differential Linearity Error	$\pm \frac{1}{2}$ LSB typ, $\pm 1$ LSB max	$\pm 1LSB max$
Full Scale Absolute Accuracy Error <sup>2</sup>	Guaranteed Over Temperature $\pm 0.05\%$ ESP <sup>3</sup> turn $\pm 0.01\%$ ESP $\pm 0.01\%$	*
Over Temperature	$\pm 0.05\%$ FSR typ, $\pm 0.01\%$ FSR max	*
Zero Error	$\pm 0.025\%$ FSR typ $\pm 0.05\%$ FSR max	*
Over Temperature	$\pm 0.05\%$ FSR typ, $\pm 0.1\%$ FSR max	*
Gain Error	$\pm 0.1\%$ typ	* .
DRIFT		
Gain	± 10ppm/°C typ	*
Offset	± 5ppm/°C typ	*
DYNAMIC CHARACTERISTICS		······································
Settling Time to $\pm 0.01\%$ for: 20V Step	5μs typ, 7μs max	*
10V Step	3μs typ, 5μs max	*
Output Slew Rate	20V/µs typ	*
Register Enable <sup>4</sup>		
Pulse Width	60ns typ	*
Setup Time Digital Data to Enable	40ns typ	*
INTERNAL REFERENCE VOLTAGE		
Voltage	+ 6.3V typ	*
Accuracy	± 2% typ	*
External Current	2.5mA max	*
POWER SUPPLIES		
Power Supply Range: + 15V Supply	+ 14.55V min, + 15.45V max	*
- 15V Supply	– 14.55V max, – 15.45V min	*
+ 5V Supply	$+4.75V \min_{0.1} + 5.25V \max_{0.1}$	*
Power Supply Rejection: +15V Supply	$\pm 0.002\%$ FSR/% V <sub>s</sub> typ,	*
	$\pm 0.04\%$ FSR/% V <sub>s</sub> max	
- ISV Supply	$\pm 0.002\%$ FSR/% V <sub>S</sub> typ,	*
Current Draine + 15W Surralu	$\pm 0.004\%$ FSK/% V <sub>S</sub> max	
- 15V Supply	-12mA tup $-30mA$ may	
+ SV Supply	= 12  mA typ, = 30  mA max	*
Power Consumption	675mW typ, 1W max	*
TEMPEDATURE BANCE		<b>-</b>
Operating	$0 t_0 \pm 70^{\circ}C$	- 55°C to + 125°C
Storage	$-65^{\circ}C$ to $\pm 150^{\circ}C$	- 55 C 10 + 125 C
	05 010 + 150 0	
24 Pin DIR	132240	+
	H 1 24U	
NOTES: Least Significant Bit (LSB)		
<sup>2</sup> Absolute Accuracy Error includes gain, offset, linearity, r	noise and all other errors and is specified	· · · ·
without adjustments.	•	
FSR is Full Scale Range and is 20V for $\pm 10$ range.		

"The AD3860's analog output will follow its digital input when register enable is a logic "0". Digital Input data will be latched and analog output voltage constant when register enable is a logic "1". <sup>5</sup>See Section 20 for package outline information.

\*Same as AD3860K.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

+15 Volt Supply (pin 22)											+	18V
-15 Volt Supply (pin 14)												18V
+5 Volt Supply (pin 13)			٠.				_	0.	5V	' to	) +	- 7V
Register Enable (pin 19)						1	0.	5١	/t	0	+ 5	.5V
Digital Inputs (pins 1-12)						_ (	0.	5١	/t	0	+ 5	.5V

#### APPLICATIONS INFORMATION

#### Layout Considerations

Proper layout and decoupling is necessary to obtain the AD3860's specified accuracy. Ground (pin 21) must be tied to circuit analog ground as close to the package as possible. Grounding through a large ground plane beneath the package + is preferred.

Power supplies should be decoupled with electrolytic or tantalum capacitors near the unit. A  $1\mu F$  capacitor in parallel with a  $0.01\mu F$  ceramic capacitor on all supplies is recommended.

Coupling between analog and digital signals should be minimized to avoid noise pick up. Use short jumpers to tie the reference output (pin 24) to the reference input (pin 16) and to tie the bipolar offset (pin 17) to the summing junction (pin 20).

If the external full scale and zero adjustments are used, the series  $6.8M\Omega$  resistors should be placed as close to the unit as possible.

#### **Reference Output**

The AD3860 is laser trimmed to operate from the internal 6.3 volt voltage reference. The user has the option of supplying an external reference but for specified operation the reference output (pin 24) must be connected to the reference input (pin 16). The internal reference can be used to drive an external load, but it should be buffered if load current will exceed  $100\mu$ A.

#### Optional Full Scale and Zero (-Full Scale) Adjustments

The AD3860 will operate as specified without adjustment, however, absolute accuracy error can be reduced to  $\pm 1LSB$  by trimming as described below. Adjustments should be made after warmup. Make the full scale adjustment before the zero (-full scale) adjustment. We recommend multiturn potentiometers with maximum temperature coefficients of 100ppm/°C. Series resistors can be  $\pm 20\%$  carbon composition or better. If these adjustments are not used pins 20 and 23 should be connected as described in the layout considerations section.

#### Zero (-Full Scale) Adjustment

Connect the potentiometer as shown and apply all "1s" to the digital inputs. Adjust the potentiometer until the analog output is equal to zero volts for unipolar output ranges and minus full scale for bipolar output ranges.



#### RANGE OF ADJUSTMENT = $\pm 0.35\%$ FSR

#### Full Scale Adjustment

Connect the potentiometer as shown and apply all "0s" to the digital inputs. Adjust the potentiometer for the maximum chosen analog output.



- -

#### **OUTPUT VOLTAGE RANGE SELECTION**

Output Range	0 to +10V	±5V	±10V
Pin Connection			
Connect Pin 24 to	16	16	16
Connect Pin 17 to	21	20	20
Connect Pin 15 to	18	18	NC
Connect Pin 19 to	Register Enable	Register Enable	Register Enable
Connect Pin 20 to	NC	17	17

#### INPUT LOGIC CODING

Digital Inp	ut	Analog Output						
MSB	LSB	0 to +5V	0 to + 10V	±2.5V	±5V	±10V		
0000 0000 0000		+ 4.9988V	+ 9.9976V	+ 2.4988V	+ 4.9976V	+ 9.9951V		
0000 0000 0001		+ 4.9976V	+ 9.9951V	+ 2.4976V	+ 4.9951V	+ 9.9902V		
011111111111		+ 2.5000V	+ 5.0000V	0.0000V	0.0000V	0.0000V		
1000000000000		+ 2.4988V	+ 4.9976V	- 0.0012V	-0.0024V	-0.0049V		
1111 1111 1110		+ 0.0012V	+ 0.0024V	- 2.4988V	- 4.9976V	- 9.9951V		
1111 1111 1111		0.0000V	0.0000V	- 2.5000V	- 5.0000V	- 10.0000V		

CODING NOTES: 1. For unipolar operation, the coding complementary

tary 3. For FSR = 20V, 1LSB = 4.88mV. 4. For FSR = 10V, 1LSB = 2.44mV.

5. For FSR = 5V, 1LSB = 1.22mV.

straight binary (CSB).
For bipolar operation, the coding complementary offset binary (COB).

#### **REGISTER ENABLE**

When the register enable (pin 19) is high (hold mode) the digital data in the input register will be latched. When the register enable is low (track mode) the converter's output will follow its input. To latch new digital data into the register, the register enable must go low for a minimum of 60ns and the digital input data must be valid for a minimum of 40ns before the register enable goes high again. See the timing diagram below.



Input Register Timing Diagram



# CMOS LOGDAC<sup>TM</sup> Digitally Controlled Audio Attenuator

# **AD7110**\*

10

#### FEATURES

Attenuation Range: 0 to 88.5dB Plus Full Muting Resolution: 1.5dB Low Distortion: THD Better Than -98dB IMD Better Than -92dB

Includes Switches for Loudness Compensation Low Power Consumption Excellent S/N Ratio: 100dB (20Hz – 20kHz) Low Cost Complies with DIN 45403 and DIN 45405 Latch-Proof Operation

#### APPLICATIONS

Digitally Controlled Audio Gain Wide Dynamic Range D/A Converters

#### AD7110 FUNCTIONAL BLOCK DIAGRAM



#### PIN CONFIGURATION



#### **GENERAL DESCRIPTION**

The AD7110 is a monolithic CMOS digitally controlled audio attenuator (patent pending). With the addition of an external operational amplifier it provides 0 to 88.5dB of attenuation in 1.5dB steps, plus full muting of the audio input signal for digital input code 1111XX, where X can be 1 or 0. The audic input is applied to the  $V_{IN}$  pin and the device delivers a logarithmically related output current which is determined by a 6-bit binary input code. Loudness compensation switches are provided on the device to enable additional bass boost at low volume settings.

The device is manufactured using an advanced thin-film on CMOS monolithic wafer fabrication process and is packaged in a 16-pin DIP.

#### ORDERING INFORMATION

Model	Package	Operating Temperature Range
AD7110KN	16-Pin Plastic DIP	0 to +50°C

Package Style: (N16A)

#### \*Patent Pending

LOGDAC is a trademark of Analog Devices, Inc.

### AUDIO SPECIFICATIONS

(VDD = +12V, VBB = 0 to -12V, Pins 11-13 Open, TA = 0 to +50°C unless otherwise noted)

	AD7110	AD7110		
PARAMETER	"IDEAL OP AMP"	OP-AMP (FIG. 1)	UNITS	TEST CONDITIONS/COMMENTS
ATTENUATION RANGE	0 to -88.5	0 to -88.5	dB	VIN = 10V rms @ 1kHz
RESOLUTION	1.5 max	1.5 max	dB	Frequency Range: 20Hz to 20kHz
ATTENUATION ACCURACY (Absolute) OdB to -48dB -48dB to -88.5dB	±0.7 max Monotonic	±0.7 max Monotonic	dB	The AD7110 is guaranteed monotonic for all attenuation settings between 0 and -88.5dB
TOTAL HARMONIC DISTORTION (THD)	-98 max	-85 typ	dB	per DIN 45403, BLATT 2 (with input level of 1V rms)
INTERMODULATION DISTORTION (IMD)	-92 max	-79 typ	dB	per DIN 45403, BLATT 4
VIN	30 max	10 max	V peak	for <1% (max) THD (Note 1)
FEEDTHROUGH ERROR	Better than -85dB @ 1	kHz. Feedthrough is prima	arily dependent u	pon printed circuit board layout.
OUTPUT NOISE VOLTAGE DENSITY	30 max	70 тур	nV/√Hz	20Hz to 20kHz (Note 2)
BANDWIDTH	D.C. to 150 min	D.C. to 250 typ	kHz	0dB Attenuation

### **ELECTRICAL SPECIFICATIONS**

(VDD = +12V, VBB = 0 to -12V, Pins 11-13 Open, TA = 0 to +50°C unless otherwise noted)

PARAMETER	LIMIT	TEST CONDITIONS/COMMENTS	
ANALOG INPUT		Input resistance for a given unit is constant for all input conditions.	· · · · · · · · · · · · · · · · · · ·
Input Resistance of V <sub>IN</sub> (pin 15)	18kΩ max 9kΩ min	V <sub>OUT</sub> = 0V	
LOUDNESS SWITCHES		· · · · · · · · · · · · · · · · · · ·	
Switch ON Resistance	-		
R <sub>ON</sub>	$600\Omega \max$	Switch Current = 1mA	
Switch OFF Leakage Current	1µA max	$V_{switch} = +12V$	
Switch Coding	See Table 1		
DIGITAL INPUTS			· · ·
VINH	11.5V min		
V <sub>INL</sub>	0.5V max		
IINH	1µA max		
IINL	1µA max		
C <sub>IN</sub>	5pF typ		
POWER REQUIREMENTS			
Vnp	+12V		
VDD Range	+5V to +12V	Functionality with degraded performance.	
V <sub>BB</sub>	-12V		
IDD	1mA max	Digital Inputs = V <sub>INL</sub> or V <sub>INH</sub>	
1 <sub>BB</sub>	100µA max		
Total Power Dissipation	5mW typ		

NOTES:

<sup>1</sup>Output amplifier (and amplifier supplies) must be capable of 30V peak output.

<sup>2</sup>Output noise voltage density includes op amp noise.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

*V <sub>DD</sub> (to GND)
*V <sub>BB</sub> (to GND)14V
Voltage (pins 11, 12, 13) to GND V <sub>BB</sub> , +14V
V <sub>IN</sub> (to GND)±35V
Digital Input Voltage to GND0.3V to VDD
Output Voltage (Pin 1) to GND100mV to VDD
Power Dissipation (Package)
Operating Temperature 0 to +70°C
Storage Temperature
Lead Temperature (Soldering, 10 seconds) +300°C

\*If Loudness Compensation Switches (S1, S2, S3) are not used, the negative power supply may be omitted and V<sub>BB</sub> (Pin 10) connected instead to DGND (Pin 9). In this case the absolute maximum rating of V<sub>DD</sub> is +17V.



#### CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.

#### TERMINOLOGY

**RESOLUTION:** Nominal change in attenuation when moving between two adjacent binary codes. The AD7110 resolution is 1.5dB.

**MONOTONICITY:** The AD7110 digitally controlled audio attenuator is monotonic if the analog output decreases (or remains constant) as the digital input code (attenuation setting) increases.

FEEDTHROUGH ERROR: That portion of the input signal which reaches the output when the digital input code is set to mute the input signal.

#### ANALOG CIRCUIT PERFORMANCE:

Table I gives the nominal attenuation in dB for the AD7110 for all digital input codes. It also shows the Loudness Switch states and the nominal output voltage when using an external operational amplifier (as shown in Figure 1) and a fixed -10 volt reference applied to V<sub>IN</sub> (pin 15). It may be seen that the transfer function for the circuit of Figure 1 is given by

$$V_{OUT} = -V_{IN} \ 10 \ exp - \left\{ \frac{1.5N}{20} \right\}$$

where N is the binary input for values 0 to 59. For N = 60 through 63 the input is fully muted, that is, the attenuation is infinite.

#### **HIGH FREQUENCY AMPLIFIERS**

 $R_{FB}$  and the output capacitance of the AD7110 create a phase lag in the output amplifier's feedback circuit. This phase lag, in conjunction with the amplifier's phase lag, may cause ringing or oscillation. When using a high speed amplifier, shunting the amplifier input to output with 30–50pF of feedback capacitance (C1) ensures stability.

#### **DC PERFORMANCE OF AD7110**

For fixed-reference applications, an output amplifier with low offset voltage (less than  $50\mu V$ ) is required, e.g. the AD517L. This combination will provide the utmost stability at the expense of slow settling times.



Figure 1.

Table I

	Digital Input	Attenuation	Switches <sup>1</sup>			
N	D5 D0	dB	S1	S2	<b>S</b> 3	V <sub>OUT</sub> <sup>2</sup>
0	00 00 00	0.0				10.00
1	00 00 01	1.5				8.414
2	00 00 10	3.0				7.079
3	00 00 11	4.5	1			5.957
4	00 01 00	6.0	1			5.012
5	00 01 01	7.5				4.217
6	00 01 10	9.0				3.548
7	00 01 11	10.5				2.985
8	00 10 00	12.0				2.512
19	00 10 01	13.5	L			2.113
10	00 10 10	15.0				1.778
	00 10 11	16.5	ļ			1.496
12	00 11 00	18.0				1.259
13	00 11 01	19.5				1.059
14	00 11 10	21.0	<u> </u>			0.891
15	01 00 00	22.3	<u> </u>			0.730
17	01 00 01	25.5	1			0.531
18	01 00 10	27.0	1			0.447
19	01 00 11	28.5	1		·	0.376
20	01 01 00	30,0	1			0.316
21	01 01 01	31.5	1			0.266
22	01 01 10	33.0	1			0.224
23	01 01 11	34.5				0.188
24	01 10 00	36.0				0.158
25	01 10 01	37.5				0.133
26	01 10 10	39.0				0.112
27	01 10 11	40.5				0.0944
28	01 11 00	42.0				0.0794
29	01 11 01	43.5				0.0668
30	01 11 10	45.0				0.0562
31	01 11 11	46.5		· .		0.0473
32	10 00 00	48.0		L	<u>`</u>	0.0398
33	10 00 01	49.5				0.0335
34	10 00 10	51.0				0.0282
35	10 00 11	52.5				0.0237
30		55.5				0.0200
37		57.0				0.0108
30		58.5				0.0119
40	10 10 00	60.0				0.0100
41	10 10 01	61.5	<u> </u>			0.00841
42	10 10 10	63.0	1			0.00708
43	10 10 11	64.5				0.00596
44	10 11 00	66.0				0.00501
45	10 11 01	67.5				0.00422
46	10 11 10	69.0				0.00355
47	10 11 11	70.5				0.00299
48	11 00 00	72.0	<b>—</b> —		L	0.00251
49	11 00 01	73.5	I	L		0.00211
50	11 00 10	75.0				0.00178
51	11 00 11	70.5	<b> </b>	L		0.00150
52	11 01 00	78.0				0.00126
53	11 01 01	79.5	<b> </b>		·	0.00106
54	11 01 10	81.0	Į			0.000891
55	11 01 11	82.5	ļ			0.000750
56	11 10 00	84,0				0.000631
57	11 10 01	85.5				0.000531
58	11 10 10	87.0	I		l	0.000447
59	11 10 11	88.5	L			0.000376
60	11 11 XX <sup>3</sup>	~~~~~	ł			

NOTES: <sup>1</sup> Switch closed in shaded area. <sup>2</sup> VIN = -10V dc <sup>3</sup> X = 1 or 0. Output is fully muted for N>60.



Figure 2. Power Supply Current vs. Temperature



Figure 3. Digital Threshold Voltage vs. Power Supply Voltage



Figure 4. Loudness Switch On Resistance vs. Temperature

### **Typical Performance Curves**



Figure 5. Loudness Switch Leakage Current 1 vs. Temperature

10



Figure 6. Total Harmonic Distortion vs. Frequency

Figure 6 shows that the total harmonic distortion of the attenuator circuit of Figure 1 is almost totally dependent on the characteristics of the operational amplifier used.



Figure 7. Typical dc Attenuation Error vs. Attenuation





### **Applications Information**



Figure 9. Single Channel Audio Attenuator with Loudness Compensation



Figure 10.

Figure 10 shows the Attenuation vs. Frequency for the circuit of Figure 9. The attenuation is plotted against frequency for the two digital input codes at which the loudness compensation switches S1 and S2 are activated.
# 

## LOGDAC<sup>TM</sup> CMOS Logarithmic D/A Converter

# AD7111\*

#### FEATURES

Dynamic Range: 88.5dB Resolution: 0.375dB On-Chip Data Latches Full ±25V Input Range Multiplying DAC Low Distortion Single +5V Supply Latch-Up Free (No Protection Schottky Required)

#### APPLICATIONS

Digitally Controlled AGC Systems Audio Attenuators Wide Dynamic Range A/D Converters Sonar Systems Function Generators

#### **GENERAL DESCRIPTION**

The AD7111 is a CMOS multiplying D/A converter which can attenuate an analog input signal over the range 0 to -88.5dB in 0.375dB steps.

The degree of attenuation is determined by an 8-bit data word which is latched into on-chip data latches using microprocessor compatible control signals  $\overline{CS}$  and  $\overline{WR}$ . Operating frequency range of the device is from dc to several hundred kHz.

The device is packaged in a 16-pin dual-in-line plastic, cerdip or ceramic package.

#### ORDERING INFORMATION

Temperature Range and Package Specified Cerdip<sup>1,2</sup> Accuracy Plastic Ceramic<sup>1</sup> 0 to +70°C  $\cdot 25^{\circ}$ C to  $+85^{\circ}$ C Range -55°C to +125°C 0 to 60dB AD7111KN AD7111BO AD7111TD 0 to 72dB AD7111LN AD7111CQ AD7111UD

NOTE

<sup>1</sup>These parts are available screened to MIL-STD-883, method 5004 paragraph 3.1.1 through 3.1.12 for a class B device. To order add /883B to part number.

<sup>2</sup> Analog Devices reserves the right to ship Ceramic packages in lieu of Cerdip packages.

#### \*Patent Pending

LOGDAC is a trademark of Analog Devices, Inc.

#### AD7111 FUNCTIONAL BLOCK DIAGRAM



#### PIN CONFIGURATION



PACKAGE IDENTIFICATION<sup>1</sup> Suffix D: Ceramic DIP (D16B) Suffix N: Plastic DIP (N16B) Suffix Q: Cerdip (Q16B)

<sup>1</sup>See Section 20 for package outline information.

# **SPECIFICATIONS** (VDD = +5V, VIN = -10V dc, VPIN2 = VPIN1 = 0V, output

ן כ	$V_{PIN2} = V_{PIN1} = 0V,$	output amplifier AD544 except where stated)	
_			

	AD7111L/C	/U GRADES	AD7111K/	B/T GRADES		
Parameter	$T_A = +25^{\circ}C$	$T_{A} = T_{\min}, T_{\max}$	T <sub>A</sub> = +25°C	$T_A = T_{min}, T_{max}$	Units	Conditions/Comments
NOMINAL RESOLUTION	0.375	0.375	0.375	0.375	dB	·
ACCURACY RELATIVE TO 0dB ATTENUATION						
0.375dB Steps:						
Accuracy ≤ ±0.17dB	0 to 36	0 to 36	0 to 30	0 to 30	dB min	Guaranteed attenuation ranges
Monotonic	0 to 54	0 to 54	0 to 48	0 to 48	dB min	for specified step sizes
0,75dB Steps:						
Accuracy ≤ ±0.35dB	0 to 48	0 to 42	0 to 42	0 to 36	dB min	
Monotonic	0 to 72	0 to 66	0 to 72	0 to 60	dB min	
1.5dB Steps:						
Accuracy ≤ ±0.7dB	Q to 54	0 to 48	0 to 48	0 to 42	dB min	
Monotonic	Full Range	0 to 78	0 to 85.5	0 to 72	dB min	Full Range is from 0 to 88.5dB
3.0dB Steps:		,				
Accuracy $\leq \pm 1.4$ dB	0 to 66	0 to 54	0 to 60	0 to 48	dB min	
Monotonic	Full Range	Full Range	Full Range	Full Range		
6.0dB Steps:						
Accuracy ≤ ±2.7dB	0 to 72	0 to 60	0 to 60	0 to 48	dB min	
Monotonic	Full Range	Full Range	Full Range	Full Range		
GAIN ERROR	±0.1	±0.15	±0.15	±0.20	dB max	
VIN INPUT RESISTANCE						
(PIN 15)	9/11/15	9/11/15	7/11/18	7/11/18	kΩ min/typ/max	
RED INPUT RESISTANCE						, -
(PIN 16)	9.3/11.5/15.7	9.3/11.5/15.7	7.3/11.5/18.8	7.3/11.5/18.8	kΩ min/typ/max	
DIGITAL INPUTS						······································
Vru (Input High Voltage)	2.4	2.4	2.4	2.4	V min	
Vn (Input Low Voltage)	0.8	0.8	0.8	0.8	Vmax	
Input Leakage Current	±1	±10	±1	±10	µA max	Digital Inputs = V <sub>DD</sub>
SWITCHING CHARACTERISTICS						
trs	0	0	0	0	ns min	Chip Select to Write Setup Time
tru	0	0	0	0	ns min	Chip Select to Write Hold Time
twp	350	500	350	500	ns min	Write Pulse Width
tos	175	250	175	250	ns min	Data Valid to Write Setup Time
IDH .	10	10	10	10	ns min	Data Valid to Write Hold Time
tresh	3	4.5	3	4.5	µs min	Refresh Time
POWER SUPPLY			·			
Von	+5	+5	+5	+5	v	
עטי	1	4	1	4	mA max	Digital Inputs = Viu or Vi
-00	·		-			

Specifications subject to change without notice.

### **AC PERFORMANCE CHARACTERISTICS**

These characteristics are included for design guidance only and are not subject to test.

	AD7111L/	C/U GRADES	AD7111K/E	/T GRADES		
Parameter	$T_A = 25^{\circ}C$	$T_A = T_{min}, T_{max}$	T <sub>A</sub> = +25°C	$T_A = T_{min}, T_{max}$	Units	Conditions/Comments
DC Supply Rejection, \Data Gain/\DD	0.001	0.005	0.001	0.005	dB per % max	$\Delta V_{DD} = \pm 10\%$ , Input Code = 00000000
Propagation Delay	3.0	4.5	3.0	4.5	µs max	Full Scale Change Measured from WR going high, CS = 0V.
Digital Charge Injection	100		100	-	nV secs typ	Measured with ADLH0032CG as Output Amplifier for Input Code Transition 10000000 to 00000000. Cl of Figure 1 is 0pF
Output Capacitance, Pin 1	185	185	185	185	pF max	5 1
Input Capacitance, Pin 15 and Pin 16	7	7	7	7	pF max	
Feedthrough at 1kHz	-94	-72	-92	-68	dB max	Feedthrough is also determined by circuit
Total Harmonic Distortion	· -91	-91	-91	-91	dB typ	layout (see Figure 4).
Output Noise Voltage Density	70	70	70	70	$nV/\sqrt{Hz}$ max	VIN = 6V rms at 1kHz
Digital Input Capacitance	7	7	7	7	pF max	Includes AD544 Amplifier Noise

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V <sub>DD</sub> (to DGND)+7V
V <sub>IN</sub> (to AGND)±35V
Digital Input Voltage to DGND0.3V to V <sub>DD</sub>
Output Voltage (Pin 1) to AGND0.3V to VDD
$V_{RFB}$ to AGND±35V
AGND to DGND 0 to V <sub>DD</sub>
DGND to AGND 0 to $V_{DD}$
Power Dissipation (Package)
Plastic (Suffix N)
To +70°C 670mW
Derates Above +70°C by

#### CAUTION:-

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.

# WARNING!

#### TERMINOLOGY

**RESOLUTION:** Nominal change in attenuation when moving between two adjacent codes.

MONOTONICITY: The device is monotonic if the analog output decreases (or remains constant) as the digital code increases.

**FEEDTHROUGH ERROR:** That portion of the input signal which reaches the output when all digital inputs are high. See section on Applications.

**OUTPUT LEAKAGE CURRENT:** Current which appears on the I<sub>OUT</sub> terminal with all digital inputs high.

**TOTAL HARMONIC DISTORTION:** A measure of the harmonics introduced by the circuit when a pure sinusoid is applied to the input. It is expressed as the harmonic energy divided by the fundamental energy at the output.

ACCURACY: The difference (measured in dB) between the ideal transfer function as listed in Table 1 and the actual transfer function as measured with the device.

OUTPUT CAPACITANCE: Capacitance from IOUT to ground.

DIGITAL CHARGE INJECTION: The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-Secs or nV-Secs depending upon whether the glitch is measured as a current or voltage signal. Digital charge injection is measured with V<sub>IN</sub> = AGND.

Ceramic (Suffix D) or Cerdip (Suffix Q)

extended periods may affect device reliability.

**Operating Temperature Range** 

Commercial Plastic (KN, LN Versions) . . . . 0 to +70°C Industrial Ceramic (BQ, CQ Versions) . . . -25°C to +85°C Military Ceramic (TD, UD Versions) . . . -55°C to +125°C Storage Temperature . . . . . . . . . . -65°C to +150°C Lead Temperature (Soldering 10 secs) . . . . . . . . +300°C \*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for

**PROPAGATION DELAY:** This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching 90% of its final value.

#### WRITE CYCLE TIMING DIAGRAM



NOTES: 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V<sub>DD</sub>. V<sub>DD</sub> = +5V, t<sub>7</sub> = t<sub>7</sub> = 20ns.

2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{IH} + V_{IL}}{2}$ .

#### CIRCUIT DESCRIPTION GENERAL CIRCUIT INFORMATION

The AD7111 consists of a 17-bit R-2R CMOS mutiplying D/A converter with extensive digital logic. The logic translates the 8-bit binary input into a 17-bit word which is used to drive the D/A converter. Input data on the D7-D0 bus is loaded into the input data latches using  $\overline{CS}$  and  $\overline{WR}$  control signals. The rising edge of  $\overline{WR}$  latches the input data and initiates the internal data transfer to the decoder. A minimum time t<sub>RFSH</sub>, the refresh time, is required for the data to propagate through the decoder before a new data write is attempted.

The transfer function for the circuit of Figure 1 is given by:

$$V_{O} = -V_{IN} \ 10 \ exp - \frac{0.375 \ N}{20}$$
$$\left| \frac{V_{O}}{V_{IN}} \right| \ dB = -0.375 \ N$$

or

. 0.

Where 0.375 is the step size (resolution) in dB and N is the input code in decimal for values 0 to 239. For  $240 \le N \le 255$  the output is zero. Table 1 gives the output attenuation relative to OdB for all possible input codes.

The graphs on the last page give a pictorial representation of the specified accuracy and monotonic ranges for all grades of the AD7111. High attenuation levels are specified with less accuracy than low attenuation levels. The range of monotonic behavior depends upon the attenuation step size used. For example, the AD7111L is guaranteed monotonic in 0.375dB steps from 0 to -54dB inclusive and in 0.75dB steps from 0 to -72dB inclusive. To achieve monotonic operation over the entire 88.5dB range it is necessary to select input codes so



Figure 1. Typical Circuit Configuration

that the attenuation step size at any point is consistent with the step size guaranteed for monotonic operation at that point. For further information on applications of the AD7111 the user is referred to Analog Devices Application Note "Audio Applications of Nonlinear CMOS Multiplying D/A Converters."

#### EQUIVALENT CIRCUIT ANALYSIS

Figure 2 shows a simplified circuit of the D/A converter section of the AD7111 and Figure 3 gives an approximate equivalent circuit.

The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages and as with most semiconductor devices, approximately doubles every 10° C-see Figure 11. The resistor  $R_0$  as shown in Figure 3 is the equivalent output resistance of the device which varies with input code from 0.8R to 2R. R is typically 11k $\Omega$ . C<sub>OUT</sub> is the capacitance due to the N channel switches and varies from about 60pF to 185pF depending upon the digital input. For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A Converters" which is available from Analog Devices, Publication Number G479-15-8/78.



Figure 2. Simplified D/A circuit of AD7111



Figure 3. Equivalent Analog Output Circuit of AD7111

-3-Do																
D7-D4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000 ·	0.0	0.375	0.75	1.125	1.5	1.875	2.25	2.625	3.0	3.375	3.75	4.125	4.5	4.875	5.25	5.625
0001	6.0	6.375	6.75	7.125	7.5	7.875	8.25	8.625	9.0	9.375	9.75	10.125	10.5	10.875	11.25	11.625
0010	12.0	12.375	12.75	13.125	13.5	13.875	14.25	14.625	15.0	15.375	15.75	16.125	16.5	16.875	17.25	17.625
0011	18.0	18.375	18.75	19.125	19.5	19.875	20.25	20.625	21.0	21.375	21.75	22.125	22.5	22.875	23.25	23.625
0100	24.0	24.375	24.75	25.125	25.5	25.875	26.25	26.625	27.0	27.375	27.75	28.125	28.5	28.875	29.75	29.625
0101	30.0	30.375	30.75	31.125	31.5	31.875	32.25	32.625	33.0	33.375	33.75	34.125	34.5	34.875	35.25	35.625
0110	36.0	36.375	36.75	37.125	37.5	37.875	38.25	38.625	39.0	39.375	39.75	40.125	40.5	40.875	41.25	41.625
0111	42.0	42.375	42.75	43.125	43.5	43.875	44.25	44.625	45.0	45.375	45.75	46.125	46.5	46.875	47.25	47.625
1000	48.0	48.375	48.75	49.125	49.5	49.875	50.25	50.625	51.0	51.375	51.75	52.125	52.5	52.875	53.25	53.625
1001	54.0	54.375	54.75	55.125	55.5	55.875	56.25	56.625	57.0	57.375	57.75	58,125	58.5	58.875	59.25	59.625
1010	60.0	60.375	60.75	61.125	61.5	61.875	62.25	62.625	63.0	63.375	63.75	64.125	64.5	64.875	65.25	65.625
1011	66.0	66.375	66.75	67.125	67.5	67.875	68.25	68.625	69.0	69.375	69.75	70.125	70.5	70.875	71.25	71.625
1100	72.0	72.375	72.75	73.125	73.5	73.875	74.25	74.625	75.0	75.375	75.75	76.125	76.5	76.875	77.25	77.625
1101	78.0	78.375	78.75	79.125	79.5	79.875	80.25	80.625	81.0	81.375	81.75	82.125	82.5	82,875	83.25	83.625
1110	84.0	84.375	84.75	85.125	85.5	85.875	86.25	86.625	87.0	87.375	87.75	88.125	88.5	88.875	89.25	89.625
1111	MUTE	MUTE	MUTE	MUTE												

Table 1. Ideal Attenuation in dB vs. Input Code

### **Applications Information**

#### DYNAMIC PERFORMANCE

The dynamic performance of the AD7111 will depend upon the gain and phase characteristics of the output amplifier, together with the optimum choice of PC board layout and decoupling components. Figure 4 shows a printed circuit layout which minimizes feedthrough from  $V_{\rm IN}$  to the output in multiplying applications. Circuit layout is most important if the optimum performance of the AD7111 is to be achieved. Most application problems stem from either poor layout, grounding errors, or inappropriate choice of amplifier.



#### Figure 4. Suggested Layout for AD7111 and Op-Amp

It is recommended that when using the AD7111 with a high speed amplifier, a capacitor (C1) be connected in the feedback path as shown in Figure 1. This capacitor, which should be between 30PF and 50PF, compensates for the phase lag introduced by the output capacitance of the D/A converter. Figures 5 and 6 show the performance of the AD7111 using the AD517, a fully compensated high gain superbeta amplifier, and the AD544, a fast FET input amplifier. The performance without C1 is shown in the middle trace and the response with C1 in circuit is shown in the bottom trace.



Figure 5. Response of AD7111 with AD517



Figure 6. Response of AD7111 with AD544

In conventional CMOS D/A converter design parasitic capacitance in the N-channel D/A converter switches can give rise to glitches on the D/A converter output. These glitches result from digital feedthrough. The AD7111 has been designed to minimize these glitches as much as possible. For operation beyond 250kHz, capacitor C1 may be reduced in value. This gives an increase in bandwidth at the expense of a poorer transient response as shown in Figures 6 and 12. In circuits where C1 is not included the high frequency roll-off point is primarily determined by the characteristics of the output amplifier and not the AD7111.

Feedthrough and absolute accuracy are sensitive to output leakage current effects. For this reason it is recommended that the operating temperature of the AD7111 be kept as close to 25°C as is practically possible, particularly where the device's performance at high attenuation levels is important. A typical plot of leakage current vs. temperature is shown in Figure 11.

Some solder fluxes and cleaning materials can form slightly conductive films which cause leakage effects between analog input and output. The user is cautioned to ensure that the manufacturing process for circuits using the AD7111 does not allow such films to form. Otherwise the feedthrough, accuracy and maximum usable range will be affected.

#### STATIC ACCURACY PERFORMANCE

The D/A converter section of the AD7111 consists of a 17-bit R-2R type converter. To obtain optimum static performance at this level of resolution it is necessary to pay great attention to amplifier selection, circuit grounding, etc.

Amplifier input bias current results in a dc offset at the output of the amplifier due to the current flowing through the feedback resistor  $R_{FB}$ . It is recommended that an amplifier with an input bias current of less than 10nA be used (e.g., AD517 or AD544) to minimize this offset.

Another error arises from the output amplifier's input offset voltage. The amplifier is operated with a fixed feedback resistance, but the equivalent source impedance (the AD7111 output impedance) varies as a function of attenuation level. This has the effect of varying the "noise" gain of the amplifier, thus creating a varying error due to amplifier offset voltage. It is recommended that an amplifier with less than  $50\mu V$  of input offset be used (such as the AD517 or AD OP-07) in dc applications. Amplifiers with higher offset voltage may cause audible "thumps" in ac applications due to dc output changes.

The AD7111 accuracy is specified and tested using only the internal feedback resistor. Any Gain Error (i.e., mismatch of R<sub>FB</sub> to the R-2R ladder) that may exist in the AD7111 D/A converter circuit results in a constant attenuation error over the whole range. The AD7111 accuracy is specified relative to 0dB attenuation, hence "Gain" trim resistors-R1 and R2 in Figure 1-can be used to adjust VOUT = VIN precisely (i.e., 0dB attenuation) with input code 00000000. The accuracy and monotonic range specifications of the AD7111 are not affected in any way by this gain trim procedure. For the AD7111L/C/U grades, suitable values for R1 and R2 of Figure 1 are R1 = 500 $\Omega$ , R2 = 180 $\Omega$ ; for the K/B/T grades suitable values are R1 =  $1000\Omega$ , R2 =  $270\Omega$ . For additional information on gain error the reader is referred to Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs" by Phil Burton available from Analog Devices Inc., Publication Number E630-10-6/81.

### **Typical Performance Characteristics**



Figure 7, Typical Supply Current vs, Logic Input Level



Figure 8. Typical Attenuation Error for 0.75dB Steps



Figure 9. Typical Attenuation Error for 3dB Steps vs. Temperature



Figure 10. Accuracy Specification for K/B/T Grade Devices at  $T_A = +25^{\circ}C$ 



Figure 11. Output Leakage Current vs. Temperature



Figure 12. Frequency Response with AD544 and AD517 Amplifiers



Figure 13. Distortion vs. Frequency Using AD544 Amplifier



Figure 14. Accuracy Specification for L/C/U Grade Devices at  $T_A = +25^{\circ}C$ 

# 

## LOGDAC<sup>TM</sup> CMOS Logarithmic D/A Converter

#### FEATURES

Dynamic Range 85.5dB Resolution 1.5dB Full ±25V Input Range Multiplying DAC Full Military Temperature Range -55°C to +125°C Low Distortion Low Power Consumption Latch Proof Operation (Schottky Diodes Not Required) Single 5V to 15V Supply

#### APPLICATIONS

Digitally Controlled AGC Systems Audio Attenuators Wide Dynamic Range A/D Converters Sonar Systems Function Generators

#### GENERAL DESCRIPTION

The AD7118 is a CMOS multiplying D/A converter which attenuates an analog input signal over the range 0 to -85.5dB in 1.5dB steps. The analog output is determined by a six bit attenuation code applied to the digital inputs. Operating frequency range of the device is from dc to several hundred kHz.

The device is manufacured using an advanced monolithic silicon gate thin-film on CMOS process and is packaged in a 14-pin dual-in-line package.

#### **ORDERING INFORMATION**

Specified	Temperature Range								
Accuracy Range <sup>1</sup>	0 to +70°C	-25°C to +85°C	-55°C to +125°C						
0 to 42dB	AD7118KN	AD7118BD <sup>2</sup>	AD7118TD <sup>2</sup>						
0 to 48dB	AD7118LN	AD7118CD <sup>2</sup>	AD7118UD <sup>2</sup>						

#### NOTES

<sup>1</sup> All devices are guaranteed monotonic at +25°C (see spec).
<sup>2</sup> Ceramic parts are available screened to MIL-STD-883, method 5004 para 3.1.1 through 3.1.12 for a class B device. To order add/883B to part number.

#### Patent Pending

LOGDAC is a trademark of Analog Devices, Inc.

#### AD7118 FUNCTIONAL BLOCK DIAGRAM

**AD7118\*** 



#### PIN CONFIGURATION



PACKAGE IDENTIFICATION<sup>1</sup> Suffix D: Ceramic DIP – (D14B) Suffix N: Plastic DIP – (N14B)

<sup>1</sup>See section 20 for package outline information.

## **SPECIFICATIONS**

(VDD = +5V or +15V, VIN = -10V dc, VPIN 14 = VPIN1 = 0V, output amplifier AD544 except where stated)

PARAMETER		T <sub>A</sub> = +	25°C	T <sub>A</sub> = T <sub>m</sub>	n, T <sub>max</sub>	1	TEST CONDITIONS/
		$V_{DD} = +5V$ $V_{DD} = +15$		$V_{DD} = +5V$	$V_{DD} = +15V$	UNITS	COMMENTS
NOMINAL RESOLUTION		1.5	1.5	1.5	1.5	dB	1
ACCURACY RELATIVE TO V <sub>IN</sub> AD7118L/C/U 0 to -30dB -31.5 to -42dB -43.5 to -48dB AD7118K/B/T 0 to -30dB -31 5 to -42dB		±0.35 ±0.7 ±1.0 ±0.5 ±0.75	$\pm 0.35$ $\pm 0.5$ $\pm 0.7$ $\pm 0.5$ $\pm 0.75$	±0.4 ±0.8 ±1.3 ±0.5 ±1.0	$\pm 0.4$ $\pm 0.7$ $\pm 1.0$ $\pm 0.5$ $\pm 0.8$	dB max dB max dB max dB max dB max	Accuracy is measured using circuit of Figure 1 and includes any effects due to mismatch between R <sub>FB</sub> and the R-2R ladder circuit.
MONOTONIC RANGE Nominal 1.5 dB Steps Nominal 3dB Steps	L/C/U Grade K/B/T Grade All Grades	Monotoni Code Ran Monotoni	e Over Full ge 2 Over Full Code	0 to -72 0 to -66 Range	0 to -72 0 to -66	dB dB	Digital Inputs 000000 to 110000 Digital Inputs 000000 to 101100
V <sub>IN</sub> INPUT RESISTANCE (PIN 12)	All Grades L/C/U Grade K/B/T Grade	9 17 21	9 17 21	9 17 21	9 17 21	kΩ min kΩ max kΩ max	
R <sub>FB</sub> INPUT RESISTANCE (PIN 13)	All Grades L/C/U Grade K/B/T Grade	9.45 18 22	9.45 18 22	9.45 18 22	9.45 18 22	kΩ min kΩ max kΩ max	
DIGITAL INPUTS Input High Voltage Requiremer Input Low Voltage Requiremer Input Leakage Current	nts V <sub>IH</sub> nts V <sub>IL</sub>	3.0 0.8 ±1	13.5 1.5 ±1	3.0 0.8 ±10	13.5 1.5 ±10	V min V max μA max	Digital Inputs = V <sub>DD</sub>
POWER SUPPLY V <sub>DD</sub> for Specified Accuracy I <sub>DD</sub>		5 	- 15 1	5 - 1	- 15 2	V min V max mA max	Digital Inputs = 0V or V <sub>DD</sub> (See Figure 7)

Specifications subject to change without notice.

#### AC PERFORMANCE CHARACTERISTICS

These characteristics are included for design guidance only and are not subject to test.

 $V_{DD}$  = +5V or +15V,  $V_{IN}$  = -10V except where stated,  $V_{PIN}$  14 =  $V_{PIN}$  1 = 0V, output amplifier AD544 except where stated.

		T <sub>A</sub> = +	$T_A = +25^{\circ}C$		$T_A = T_{min}, T_{max}$		
PARAMETER		$V_{DD} = +5V$	$V_{DD} = +15V$	$V_{DD} = +5V$	V <sub>DD</sub> = +15V	UNITS	
DC Supply Rejection, ∆Gain/	ΔV <sub>DD</sub>	0.01	0.005	0.01	0.005	dB per % max	$\Delta V_{DD} = \pm 10\%$ , Input code = 100000
Propagation Delay		1.8	0.4	2.2	0.5	µs max	Full Scale Change
Digital Charge Injection		225	1200	-		nV secs typ	Measured with ADLH0032CG as output amplifier for input code transition 100000 to 000000. C1 of Figure 1 is 0pF.
Output Capacitance (Pin 14)		100	100	100	100	pF max	· ·
Input Capacitance Pin 12 and	Pin 13	7	7	7	7	pF max	
Feedthrough at 1kHz	L/C/U Grade	-86	-86	-68	-68	dB max	Feedthrough is also deter-
	K/B/T Grade	-80	-80	-63	-63	dB max	mined by circuit layout
Total Harmonic Distortion		-85	-85	-85	-85	dB typ	V <sub>IN</sub> = 6V rms
Intermodulation Distortion		-79	-79	-79	-79	dB typ	per DIN 45403 Blatt 4
Output Noise Voltage Density		70	70	70	70	nV/√Hz max	Includes AD544 amplifier noise
Digital Input Capacitance		7.	7	7	7	pF max	

Specifications subject to change without notice.



Accuracy Specification for K/B/T Grade Devices at  $T_A = +25^{\circ}C$ 





#### ABSOLUTE MAXIMUM RATINGS ( $T_A = +25^{\circ}C$ unless otherwise noted)

V <sub>DD</sub> (to DGND+17V	
V <sub>IN</sub> (to AGND)±35V	Ceramic (Suffix D)
Digital Input Voltage to DGND0.3V to V <sub>DD</sub>	To +75°C 450mW
Output Voltage (Pin 14) to AGND0.3V to VDD	Derates Above +75°C by
AGND to DGND 0 to V <sub>DD</sub>	Operating Temperature Range
DGND to AGND 0 to V <sub>DD</sub>	Commercial Plastic (KN, LN Versions) 0 to +70°C
Power Dissipation (Package)	Industrial Ceramic (BD, CD Versions)25°C to +85°C
Plastic (Suffix N)	Military Ceramic (TD, UD Versions)55°C to +125°C
To +70°C 670mW	Storage Temperature
Derates Above +70°C by8.3mW/°C	Lead Temperature (Soldering 10 secs) +300°C

#### **CAUTION:** -

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.

### ged to the destina

#### TERMINOLOGY

**RESOLUTION:** Nominal change in attenuation when moving between two adjacent binary codes.

MONOTONICITY: The device is monotonic if the analog output decreases (or remains constant) as the digital code increases.

**FEEDTHROUGH ERROR:** That portion of the input signal which reaches the output when all digital inputs are high. See section on Applications.

**OUTPUT LEAKAGE CURRENT**: Current which appears on the I<sub>OUT</sub> terminal with all digital inputs high.

TOTAL HARMONIC DISTORTION: Is a measure of the harmonics introduced by the circuit when a pure sinusoid is applied to the input. It is expressed as the harmonic energy divided by the fundamental energy at the output.

ACCURACY: Is the difference (measured in dB) between the ideal transfer function as listed in Table 1 and the actual transfer function as measured with the device.

**OUTPUT CAPACITANCE:** Capacitance from  $I_{OUT}$  to ground.

**DIGITIAL CHARGE INJECTION:** The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-Secs or nV-Secs depending upon whether the glitch is measured as a current or voltage signal. Digital charge injection is measured with  $V_{IN} = AGND$ .

10

**PROPAGATION DELAY:** This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching 90% of its final value.

**INTERMODULATION DISTORTION:** Is a measure of the interaction which takes place within the circuit between two sinusoids applied simultaneously to the input.

The reader is referred to Hewlett Packard Application Note 192 for further information.

#### CIRCUIT DESCRIPTION GENERAL CIRCUIT INFORMATION

The AD7118 consists of a 17-bit R-2R CMOS multiplying D/A converter with extensive digital input logic. The logic translates the 6-bit binary input into a 17-bit word which is used to drive the D/A converter. Table 1 gives the nominal output voltages (and levels relative to 0dB = 10V) for all possible input codes. The transfer function for the circuit of Figure 1 is given by:

$$V_{O} = -V_{IN} \ 10 \ exp - \begin{cases} \frac{1.5N}{20} \end{cases}$$
  
or  $\left|\frac{V_{O}}{V_{IN}}\right| = -1.5N$ 

where N is the binary input for values 0 to 57. For  $60 \le N \le 63$  the output is zero. See note 3 at bottom of Table 1.





#### Figure 1. Typical Circuit Configuration

#### EQUIVALENT CIRCUIT ANALYSIS

Figure 2 shows a simplified circuit of the D/A converter section of the AD7118 and Figure 3 gives an approximate equivalent circuit. The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages and as with most semiconductor devices, roughly doubles every 10°C-see Figure 10. The resistor R<sub>O</sub> as shown in Figure 3 is the equivalent output resistance of the device which varies with input code from 0.8R to 2R. R is typically 12k $\Omega$ . C<sub>OUT</sub> is the capacitance due to the N channel switches and varies from about 50pF to 80pF depending upon the digital input. For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A Converters" which is available from Analog Devices, Publication Number G479-15-8/78.



Figure 2. Simplified D/A Circuit of AD7118



Figure 3. Equivalent Analog Output Circuit of AD7118

	Digital Input	Attenuation					
N	D5 D0	dB	VOUT	N	Digital Input	Attenuation	VOUT
0	00 00 00	0.0	10.00	31	01 11 11	46.5	0.0473
1	00 00 01	1.5	8.414	32	10 00 00	48.0	0.0398
2	00 00 10	3.0	7.079	33	10 00 01	49.5	0.0335
3	* 00 00 11	4.5	5.957	34 .	10 00 10	51.0	0.0282
4	00 01 00	6.0	5.012	35	10 00 11	52.5	0.0237
5	00 01 01	7.5	4.217	36	10 01 00	54.0	0.0200
6	00 01 10	9.0	3.548	37	10 01 01	55.5	0.0168
7	00 01 11	10.5	2.985	38	10 01 10	57.0	0.0141
8	00 10 00	12.0	2.512	39	10 01 11	58.5	0.0119
9	00 10 01	13.5	2.113	40	10 10 00	60.0	0.0100
10	00 10 10	15.0	1.778	41	10 10 01	61.5	0.00841
11	00 10 11	16.5	1.496	42	10 10 10	63.0	0.00708
12	00 11 00	18.0	1.259	43	10 10 11	64.5	0.00596
13	00 11 01	19.5	1.059	44	10 11 00	66.0	0.00501
14	00 11 10	21.0	0.891	45	10 11 01	67.5	0.00422
15	00 11 11	22.5	0.750	46	10 11 10	69.0	0.00355
16	01 00 00	24.0	0.631	47	10 11 11	70.5	0.00299
17	01 00 01	25.5	0.531	48	11 00 00	.72.0	0.00251
18	01 00 10	27.0	0.447	49	11 00 01	73.5	0.00211
19	01 00 11	28.5	0.376	50	11 00 10	75.0	0.00178
20	01 01 00	30.0	0.316	51	11 00 11	76.5	0.00150
21	01 01 01	31.5	0.266	52	11 01 00	78.0	0.00126
22	01 01 10	33.0	0.224	53	11 01 01	79.5	0.00106
23	01 01 11	34.5	0.188	54	11 01 10	81.0	0.000891
24	01 10 00	36.0	0.158	55	11 01 11	82.5	0.000750
25	01 10 01	37.5	0.133	56	11 10 00	84.0	0.000631
26	01 10 10	39.0	0.112	57	11 10 01	85.5	0.000531
27	01 10 11	40.5	0.0944	58	11 10 10	87.0	0.000447
28	01 11 00	42.0	0.0794 ·	59	11 10 11	88.5	0.000376
29	01 11 01	43.5	0.0668	60	11 11 VY2	~	5.000970
30	01 11 10	45.0	0.0562		111177	~	

NOTES

 $V_{IN} = -10V dc$ 

 ${}^{2}X = 1$  or 0. Output is fully muted for N>60  ${}^{3}$  Monotonic operation is not guaranteed for N = 58, 59

operation is not guaranteed for it = 50, 57

Table 1. Ideal Attenuation vs Input Code

### **Applications Information**

#### DYNAMIC PERFORMANCE

The dynamic performance of the AD7118 will depend upon the gain and phase characteristics of the output amplifier, together with the optimum choice of PC board layout and decoupling components. Figure 4 shows a printed circuit layout which minimizes feedthrough from  $V_{\rm IN}$  to the output in multiplying applications. Circuit layout is most important if the optimum performance of the AD7118 is to be achieved. Most application problems stem from either poor layout, grounding errors, or inappropriate choice of amplifier.



Figure 4. Suggested Layout for AD7118 and Op Amp

It is recommended that when using the AD7118 with a high speed amplifier, a capacitor C1 be connected in the feedback path as shown in Figure 1. This capacitor, which should be between 30 pF and 50 pF, compensates for the phase lag introduced by the output capacitance of the D/A converter. Figures 5 and 6 show the performance of the AD7118 using the AD517, a fully compensated high gain superbeta amplifier, and the AD544, a fast FET input amplifier. The performance without C1 is shown in the middle trace and the response with C1 in circuit is shown in the bottom trace.



Figure 5. Response of AD7118 with AD517L



Figure 6. Response of AD7118 with AD544S

In conventional CMOS D/A converter design parasitic capacitance in the N-channel D/A converter switches can give rise to glitches on the D/A converter output. These glitches result from digital feedthrough. The AD7118 has been designed to minimize these glitches as much as possible. It is recommended that for minimum glitch energy the AD7118 be operated with  $V_{DD} = 5V$ . This will reduce the available energy for coupling across the parasitic capacitance. It should be noted that the accuracy of the AD7118 improves as  $V_{DD}$  is increased (see Figure 8) but the device maintains monotonic behavior to at least -66dB in the range  $5 \le V_{DD} \le 15$  volts.

For operation beyond 250kHz, capacitor C1 may be reduced in value. This gives an increase in bandwidth at the expense of a poorer transient response as shown in Figures 6 and 11. In circuits where C1 is not included the high frequency roll-off point is primarily determined by the characteristics of the output amplifier and not the AD7118.

Feedthrough and absolute accuracy for attenuation levels beyond 42dB are sensitive to output leakage current effects. For this reason it is recommended that the operating temperature of the AD7118 be kept as close to  $25^{\circ}$ C as is practically possible, particularly where the device's performance at high attenuation levels is important. A typical plot of leakage current vs. temperature is shown in Figure 10.

Some solder fluxes and cleaning materials can form slightly conductive films which cause leakage effects between analog input and output. The user is cautioned to ensure that the manufacturing process for circuits using the AD7118 does not allow such films to form. Otherwise the feedthrough, accuracy and maximum usable range will be affected.

#### STATIC ACCURACY PERFORMANCE

The D/A converter section of the AD7118 consists of a 17-bit R-2R type converter. To obtain optimum static performance at this level of resolution it is necessary to pay great attention to amplifier selection, circuit grounding, etc.

Amplifier input bias current results in a dc offset at the output of the amplifier due to the current flowing through the feedback resistor  $R_{FB}$ . It is recommended that an amplifier with an input bias current of less than 10nA be used (e.g., AD517 or AD544) to minimize this offset.

Another error arises from the output amplifier's input offset voltage. The amplifier is operated with a fixed feedback resistance, but the equivalent source impedance (the AD7118 output impedance) varies as a function of attenuation level. This has the effect of varying the "noise" gain of the amplifier, thus creating a varying error due to amplifier offset voltage. To achieve an output offset error less than one half the smallest step size, it is recommended that an amplifier with less than 50µV of input offset be used (such as the AD517 or AD OP-07).

If dc accuracy is not critical in the application, it should be noted that amplifiers with offset voltage up to approximately 2 millivolts can be used. Amplifiers with higher offset voltage may cause audible "thumps" due to dc output changes.

The AD7118 accuracy is specified and tested using only the internal feedback resistor. It is not recommended that "gain" trim resistors be used with the AD7118 because the internal logic of the circuit executes a proprietary algorithm which approximates a logarithmic curve with a binary D/A converter: as a result no single point on the attenuator transfer function can be guaranteed to lie exactly on the theoretical curve. Any "gain-error" (i.e., mismatch of  $R_{\rm FB}$  to the R-2R ladder) that may exist in the AD7118 D/A converter circuit results in a constant attenuation error over the whole range. Since the gain-error of CMOS multiplying D/A converters is normally less than 1%, the accuracy error contribution due to "gain-error" effects is normally less than 0.09dB.

#### DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-95

### **Typical Performance Characteristics**



Figure 7. Digital Threshold & Power Supply Current vs Power Supply







Figure 9. DC Attenuation Error vs. Attenuation & Temperature



Figure 10. Output Leakage Current vs Temperature at  $V_{DD}$  = 5, 10 and 15 Volts



Figure 11. Frequency Response with AD544 and AD517 Amplifiers



Figure 12. Distortion vs. Frequency Using AD544 Amplifier

# 

## CMOS 10-& 12-Bit Monolithic Multiplying D/A Converters

## AD7520, AD7521

#### FEATURES

AD7520: 10-Bit Resolution AD7521: 12-Bit Resolution Linearity: 8-, 9- and 10-Bit Nonlinearity Tempco: 2ppm of FSR/°C Low Power Dissipation: 20mW Current Settling Time: 500ns Feedthrough Error: 1/2LSB @ 100kHz TTL/DTL/CMOS Compatible

Note: AD7533 is recommended for new 10-bit designs.

AD7541, AD7542 or AD7543 is recommended for new 12-bit designs.

#### GENERAL DESCRIPTION

The AD7520 (AD7521) is a low cost, monolithic 10-bit (12-bit) multiplying digital-to-analog converter packaged in a 16-pin (18-pin) DIP. The devices use advanced CMOS and thin wilm technologies providing up to 10-bit accuracy with TTL/ DTL/CMOS compatibility.

The AD7520 (AD7521) operates from +5V to +15V supply and dissipates only 20mW, including the ladder network.

Typical AD7520 (AD7521) applications include: digital/ analog multiplication, CRT character generation, programmable power supplies, digitally controlled gain circuits, etc.

#### ORDERING INFORMATION

Nonlinearity	Temperature Range								
	0 to +70°C	-25°C to +85°C	-55°C to +125°C						
0.2% (8-Bit)	AD7520JN	AD7520JD	AD7520SD						
	AD7521JN	AD7521JD	AD7521SD						
0.1% (9-Bit)	AD7520KN	AD7520KD	AD7520TD						
	AD7521KN	AD7521KD	AD7521TD						
0.05% (10-Bit)	AD7520LN	AD7520LD	AD7520UD						
	AD7521LN	AD7521LD	AD7521UD						

#### AD7520, AD7521 FUNCTIONAL BLOCK DIAGRAM



DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)

AD7520: N=10 AD7521: N=12 Logic: A switch is closed to I<sub>OUT1</sub> f

A switch is closed to I<sub>OUT1</sub> for its digital input in a "HIGH" state.

#### PIN CONFIGURATIONS



#### PACKAGE IDENTIFICATION<sup>1</sup>

Suffix D: Ceramic DIP Package AD7520: (D16B) AD7521: (D18B)

Suffix N: Plastic DIP Package AD7520 (N16B) AD7521 (N18B)

<sup>1</sup> See Section 20 for package outline information.

# **SPECIFICATIONS** (V<sub>DD</sub> = +15, V<sub>REF</sub> = +10V, T<sub>A</sub> = +25°C unless otherwise noted)

PARAMETER	AD7520	AD7521	TEST CONDITIONS
DC ACCURACY <sup>1</sup>			· · · · · · · · · · · · · · · · · · ·
Resolution	10 Bits	12 Bits	
Nonlinearity (See Figure 5)	10 BRB	12 0113	
Nonineurity (See Figure 5)	I 0.2% of FSR max (8 Bit)	*	S.T.U: over $-55^{\circ}$ C to $+125^{\circ}$ C
	S 0.2% of FSR max (8 Bit)	*	-10V < V_n < + 10V
	K 0.1% of FSR max (9 Bit)	•	REF
	T. 0.1% of FSR max (9 Bit)	*	
	L = 0.05% of FSR max (10 Bit)	*	
•	U = 0.05% of FSR max (10 Bit)	*	
Nonlinearity Tempco	2nnm of FSR/°C max	*	-10V < V < + 10V
Gain Error <sup>2</sup>	0.3% of FSB typ	*	$-10V \leq V_{REF} \leq 10V$
Gain Error Tempco <sup>2</sup>	10mm of ESR/C max	*	$-10V \le V_{REF} \le 10V$
Output Leakage Current	Toppin of Forth C max		101 (REF 110)
(either output)	200nA max	*	Over specified temperature range
Power Supply Rejection	50 npm of ESR%/°C typ	*	over speemen temperature range
(See Figure 6)	Soppin of 1 SR/6/ C typ		
			T 0.050/ ( PCD
AC ACCURACY			10 0.05% of FSR
(See Figure 10)	500ns typ	•	All digital inputs low to high and high to low
Feedthrough Error (See Figure 9) <sup>4</sup>	10mV p-p max	•	$V_{RFF} = 20V p-p, 100 kHz$
		*	All digital inputs low
REFERENCE INPUT			······································
Input Resistance <sup>3</sup>	$5k\Omega$ min	*	
	$10k\Omega$ typ	*	
	$20k\Omega$ max	*	
ANALOG OUTPUT			
Output Capacitance Louis	120nF typ	.*	All digital inputs high
(See Figure 8) Journ	37pF typ	*	All digital inputs high
	37pF typ	*	All digital inputs low
loure	120nF typ	*	All digital inputs low
Output Noise (both outputs)	Equivalent to $10k\Omega$ typ	*	in digital inputs low
(See Figure 7)	Johnson noise		
DICITAL INDUTES	Johnson noise		
Low State Threshold	0.91/ may	*	Over specified temperature range
Low State Threshold	2.4V min	*	Over specified temperature range
Ingli State Threshold		*	Over specified temperature range
Input Current (low to high state)	Ima typ		Son Tables 1 & 2 under Application
Input Coding	Dinary		See Tables I & 2 under Applications
POWER REQUIREMENTS			
Power Supply Voltage Range	+5V to +15V		
I <sub>DD</sub>	5nA typ		All digital inputs at GND
	2mA max	*	All digital inputs high or low
Total Dissipation (Including ladder)	20mW typ	*	

NOTES:

<sup>1</sup> Full scale range (FSR) is 10V for unipolar mode and ±10V for bipolar mode.
<sup>2</sup> Using the internal R<sub>FEEDBACK</sub>
<sup>3</sup> Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.

<sup>4</sup>To minimize feedthrough with the ceramic package, the user must ground the metal lid. If the lid is not

grounded, then the feed through is 10mV typical and 30mV maximum. <sup>5</sup>Ladder and feedback resistor tempco is approximately -150ppm/ C.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{\mbox{\scriptsize DD}}$ (to GND)
V <sub>REF</sub> (to GND)±25V
Digital Input Voltage Range
Output Voltage (Pin 1, Pin 2)100mV to VDD
Power Dissipation (package)
up to +75°C 450mW
derates above +75°C by
Operating Temperature
JN, KN, LN Versions $\dots \dots \dots$
JD, KD, LD Versions
SD, TD, UD Versions. $\dots \dots \dots$
Storage Temperature $-65^{\circ}$ C to $\pm 150^{\circ}$ C

#### CAUTION:

- 1. Do not apply voltages higher than  $V_{DD}$  or less than GND potential on any terminal except  $V_{REF}$ .
- 2. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

#### TYPICAL PERFORMANCE CURVES

 $T_A = +25^{\circ}C$ ,  $V_{DD} = +15V$  unless otherwise noted



Figure 1. Supply Current vs. Supply Voltage







10

Figure 3. Output Current Bandwidth





#### . TEST CIRCUITS

Note: The following test circuits apply for the AD7520. Similar circuits can be used for the AD7521.

#### DC PARAMETERS







Figure 6. Power Supply Rejection

#### AC PARAMETERS







Figure 8. Output Capacitance







Figure 10. Output Current Settling Time

#### TERMINOLOGY

- **RESOLUTION:** Value of the LSB. For example, a unipolar converter with n bits has a resolution of  $(2^{-n})$  (V<sub>REF</sub>). A bipolar converter of n bits has a resolution of  $[2^{-(n-1)}]$  [V<sub>REF</sub>]. Resolution in no way implies linearity.
- SETTLING TIME: Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., 0 to Full Scale.
- GAIN: Ratio of the DAC's operational amplifier output voltage to the input voltage.
- FEEDTHROUGH ERROR: Error caused by capacitive coupling from V<sub>REF</sub> to output with all switches OFF.
- **OUTPUT CAPACITANCE:** Capacity from I<sub>OUT1</sub> and I<sub>OUT2</sub> terminals to ground.
- OUTPUT LEAKAGE CURRENT: Current which appears on I<sub>OUT1</sub> terminal with all digital inputs LOW or on I<sub>OUT2</sub> terminal when all inputs are HIGH.

#### CIRCUIT DESCRIPTION

#### **GENERAL CIRCUIT INFORMATION**

The AD7520 (AD7521), a 10-bit (12-bit) multiplying D/A converter, consists of a highly stable thin film R-2R ladder and ten (twelve) CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 11. An inverted R-2R ladder structure is used – that is, the binarily weighted currents are switched between the  $I_{OUT1}$  and  $I_{OUT2}$  bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.



(Switches shown for Inputs "High")

#### Figure 11. AD7520 (AD7521) Functional Diagram

One of the CMOS current switches is shown in Figure 12. The geometries of devices 1, 2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4, 5, 6 and 7) which in turn drive the two output N-channels. The "ON" resistances of the first six switches are binarily scaled so the voltage drop across each switch is the same. For example, switch-1 of Figure 12 was designed for an "ON" resistance of 20 ohms, switch-2 of 40 ohms and so on. For a 10V reference input, the current through switch 1 is 0.5mA, the current through switch 2 is 0.25mA, and so on, thus maintaining a constant 10mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.







Figure 13. AD7520 (AD7521) Equivalent Circuit– All Digital Inputs Low

#### EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 13 and 14. In Figure 13 with all digital inputs low, the reference current is switched to I<sub>OUT2</sub>. The current source I<sub>LEAKAGE</sub> is composed of surface and

junction leakages to the substrate while the  $\frac{1}{1024} \left( \frac{1}{4096} \right)$ 

current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N channel switch is 120pF, as shown on the  $I_{OUT2}$  terminal. The "OFF" switch capacitance is 37pF, as shown on the  $I_{OUT1}$  terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 14 is similar to Figure 13; however, the "ON" switches are now on terminal  $I_{OUT1}$ , hence the 120pF at that terminal.



Figure 14. AD7520 (AD7521) Equivalent Circuit— All Digital Inputs High

#### APPLICATIONS

#### UNIPOLAR BINARY OPERATION

Figure 15 shows the circuit connections required for unipolar operation using the AD7520. Since  $V_{REF}$  can assume either positive or negative values, the circuit is also capable of 2-quadrant multiplication. The input code/output range table for unipolar binary operation is shown in Table 1.



### Figure 15. Unipolar Binary Operation (2-Quadrant Multiplication)

(Note: Protection Schottky not required with TRIFET output amplifier such as AD542 or AD544).

#### Zero Offset Adjustment

- 1. Tie all digital inputs to the AD7520 (AD7521) to GND potential.
- Adjust the offset trimpot on the output operational amplifier for 0V ±1mV at V<sub>OUT</sub>.

#### Gain Adjustment

- 1. Tie all digital inputs to the AD7520 (AD7521) to the +15V supply.
- 2. To increase  $V_{OUT}$ , place a resistor R in series with the amplifier output terminal and RFEEDBACK of the AD7520 (AD7521) (R = 0 to 500 $\Omega$ )
- 3. To decrease  $V_{OUT}$ , place a resistor R in series with  $V_{REF}$ . (R = 0 to 500 $\Omega$ )

ANALOG OUTPUT
$-V_{\text{REF}} (1 - 2^{-10})$
$-V_{\text{REF}}(1/2 + 2^{-10})$
$\frac{-V_{\text{REF}}}{2}$
$-V_{\text{REF}} (1/2 - 2^{-10})$
-V <sub>REF</sub> (2 <sup>-10</sup> )
0

NOTE: 1 LSB =  $2^{-10}$  V<sub>REF</sub>

Table 1. Code Table - Unipolar Binary Operation

#### **BIPOLAR (OFFSET BINARY) OPERATION**

Figure 16 illustrates the AD7520 connected for bipolar operation. Since the digital input can accept bipolar numbers and  $V_{REF}$  can accept a bipolar analog input, the circuit can perform a 4-quadrant multiplying function. Input coding is offset binary (modified 2's complement) as shown in Table 2.

DIGITAL INPUT	ANALOG OUTPUT
1111111111	$-V_{\rm REF} (1 - 2^{-9})$
100000001	-V <sub>REF</sub> (2 <sup>-9</sup> )
1000000000	0
0111111111	V <sub>REF</sub> (2 <sup>-9</sup> )
0000000001	$V_{\rm REF} (1 - 2^{-9})$
0000000000	V <sub>REF</sub>

NOTE: 1 LSB =  $2^{-9}$  V<sub>REF</sub>

When a switch's control input is a Logical "1", that switch's current is steered to  $I_{OUT1}$ , forcing the output of amplifier #1 to

$$V_{OUT} = -(I_{OUT1})(10k)$$

where 10k is the value of the feedback resistor.

A Logical "0" on the control input steers the switch's current to  $I_{OUT2}$ , which is terminated into the summing junction of amplifier #2. Resistors R1 and R2 need not track the internal R-2R circuitry; however, they should closely match each other to insure that the voltage at amplifer #2's output will force a current into R2 which is equal in magnitude but opposite in polarity to the current at  $I_{OUT2}$ . This creates a push-pull effect which halves the resolution but doubles the output range for changes in the digital input.

With the MSB a Logic "1" and all other bits a Logic "0", a 1/2 LSB difference current exists between  $I_{OUT1}$  and  $I_{OUT2}$ , creating an offset of 1/2 LSB. To shift the transfer curve to zero, resistor R-9 is used to sum 1/2 LSB of current into the  $I_{OUT2}$  terminal.

#### **Offset Adjustment**

- 1. Make V<sub>REF</sub> approximately +10V.
- 2. Tie all digital inputs to +15V (Logic "1").
- 3. Adjust amplifier #2 offset trimpot for 0V ±1mV at amplifier #2 output.
- 4. Tie MSB (Bit 1) to +15V, all other bits to ground.
- 5. Adjust amplifier #1 offset trimpot for  $0V \pm 1mV$  at  $V_{OUT}$ .

#### Gain Adjustment

Gain adjustment is the same as for unipolar operation.



Figure 16. Bipolar Operation (4-Quadrant Multiplication)

(Note: Protection Schottky not required with TRIFET output amplifier such as AD542 or AD544).

#### DYNAMIC PERFORMANCE CHARACTERISTICS

The following circuits and associated waveforms illustrate the dynamic performance which can be expected using some commonly available IC amplifiers. All settling times are to 0.05% of 10V.

#### AD741J







Figure 18. Output Waveform

#### AD518K







Figure 20. Output Waveform

#### AD505J







Figure 22. Output Waveform

#### AD509K

Small Signal Bandwidth: 1.6MHz Settling Time: 2.0µs







DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-103

#### ANALOG/DIGITAL DIVISION

With the AD7520 connected in its normal multiplying configuration as shown in Figure 15, the transfer function is

$$V_0 = -V_{IN} \left( \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \cdots + \frac{A_n}{2^n} \right)$$

where the coefficients  $A_x$  assume a value of 1 for an ON bit and 0 for an OFF bit.

By connecting the DAC in the feedback of an operational amplifier, as shown in Figure 25, the transfer function becomes

$$V_{0} = \left(\frac{-V_{1N}}{\frac{A_{1}}{21} + \frac{A_{2}}{22} + \frac{A_{3}}{23} + \cdots + \frac{A_{n}}{2^{n}}}\right)$$

This is division of an analog variable  $(V_{IN})$  by a digital word. With all bits off, the amplifier saturates to its bound, since division by zero isn't defined. With the LSB (Bit 10) ON, the gain is 1024. With all bits ON, the gain is 1 (±1 LSB).



Figure 25. Analog/Digital Divider



### CMOS 10-Bit, Buffered Multiplying D/A Converter

#### FEATURES

10-Bit Resolution 8-, 9- & 10-Bit Linearity Microprocessor Compatible Double Buffered Inputs Serial or Parallel Loading DTL/TTL/CMOS Direct Interface Nonlinearity Tempco: 2ppm of FSR/°C Gain Tempco: 10ppm of FSR/°C Very Low Power Dissipation Very Low Feedthrough

#### **GENERAL DESCRIPTION**

The AD7522 is a monolithic CMOS 10-bit multiplying D/A converter, with an input buffer and a holding register, allowing direct interface with microprocessors. Most applications require the addition of only an operational amplifier and a reference voltage.

The key to easy interface to a data bus is the AD7522's ability to load the input buffer in two bytes (an 8-bit and a 2-bit byte), and subsequently move this data to a holding register, where the digital word is converted into an analog current or voltage (with external operational amplifier). The input loading of either 8 or 10 bits can be done in a parallel or serial mode.

The AD7522 is packaged in a 28-pin DIP, and operates with a +15V main supply at 2mA max, and a logic supply of +5V for TTL interface, or +10 to +15V for CMOS interface.

A thin film on high density CMOS process, using silicon nitride passivation, ensures high reliability and excellent stability.

#### **ORDERING INFORMATION**

Nonlingeria		Temperature Ra	nge	
Noninearity	$0 \text{ to } +70^{\circ}\text{C}$ $-25^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$ $-55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			
0.2% (8-Bit)	AD7522JN	AD7522JD	AD7522SD	
0.1% (9-Bit)	AD7522KN	AD7522KD	AD7522TD	
0.05% (10-Bit)	AD7522LN	AD7522LD	AD7522UD	

#### PACKAGE IDENTIFICATION<sup>1</sup>

Suffix "D": Ceramic DIP Package – (D28B) Suffix "N": Plastic DIP Package – (N28A)

<sup>1</sup>See section 20 for package outline information.



AD7522





10

# **SPECIFICATIONS** $(V_{DD} = +15V, V_{CC} = +5V, V_{REF} = \pm 10V, TA = +25^{\circ}C$ unless otherwise noted)

PARAMETER		TA = +25°C	OVER SPECIFIED TEMP. RANGE	TEST CONDITIONS
STATIC ACCURACY				
Resolution	All	10 Bits min	10 Bits min	SC8 = "1"
Nonlinearity	AD7522J	±0.2% FSR max		· .]
•	AD7522S	±0.2% FSR max	±0.2% FSR max	and the second
•	AD7522K	10.1% FSR max	+0.1% ESB	
	AD75221	±0.1% FSR max	±0.1% FSK max	
	AD7522L	+0.05% FSR max	+0.05% ESP max	$-10V \leq V \leq +10V$
Nonlinearity Tempso <sup>1</sup>	AD75221 K I	$\pm 1000 \%$ FSR max	+2nnm FSR/°C max	-10V=VREF=+10V
tioninicality rempeo	AD75225 T U	-ippin rota, e typ	+2ppm FSR/°C max	
Gain Error	AD75221 K L	±0.3% Reading typ	-zppin roky e max	
Gain Error Tempco <sup>1</sup>	AD75221.K.L	±5ppm of Reading/°C typ	±10ppm of Reading/°C max	
	AD7522S.T.U		±10ppm of Reading/°C max	j
Output Leakage Current	All		200nA max	$I_{OUT1}$ : DB0 through DB9 = 0
at LOUTI OF LOUT2				$I_{OUT2}$ : DB0 through DB9 = 1
Power Supply Rejection	AD7522J,K,L	50ppm of Reading/% typ		
AC ACCURACY		· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
Feedthrough Error <sup>1</sup>	Ali	1mV p-p typ, 10mV p-p max		V <sub>REF</sub> = 20V p-p; 10kHz
Output Current	AD7522J,K,L	500ns typ		To 0.05% of FSR for a FSR Step.
Settling Time				HBS and LBS Low to High LDAC = 1
REFERENCE INPUT				
Input Resistance	All	$5k\Omega \min/20k\Omega \max$	$50k\Omega$ min/20k $\Omega$ max	
ANALOG OUTPUT				
Output Capacitance				
COUT1	AD7522J,K,L	120pF typ		All Data Input High
COUT2	AD7522J,K,L	40pF typ		
COUTI	AD7522J,K,L	40pF typ		All Data Inputs Low
C <sub>OUT2</sub>	AD7522J,K,L	120рг тур		<u> </u>
DIGITAL INPUTS				
Low State Threshold	All	0.8V max	0.8V max	$V_{CC} = +5V$
	All	1.5V max	1.5V max	$V_{CC} = +15V$
High State Threshold	Ali	2.4V min	2.4V min	$V_{CC} = +5V$
	All	13.5V min	13.5V min	$V_{CC} = +15V$
Input Current	AD7522J,K,L	1μA typ		
LDAC Pulse Width	Ali	500ns min	500ns min	LDAC: 0 to $+3V$
HBS, LBS Pulse Width	All	500ns min	500ns min	HBS, LBS: 0 to $+3V$
Serial Clock Frequency	All	1MHz max	1MHz max	
HBS, LBS Data Set Up <sup>2</sup>	All	250ns min	250ns min	
Data Hold Time <sup>3</sup>	All	500ns min, 200ns typ	500ns min	
POWER REQUIREMENTS				
I <sub>DD</sub>	All	2mA max		In Quiescent State
łcc	All	2mA max		) calescent state

Notes

<sup>1</sup> Guaranteed by design. Not tested.
<sup>2</sup> Data setup time is the minimum amount of time required for DB0 - DB9 to be stable prior to strobing HBS, LBS.
<sup>3</sup> Data hold time is the minimum amount of time required for DB0 - DB9 to be stable after strobing HBS, LBS.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

V <sub>REF</sub> to GND
V <sub>DD</sub> to GND
V <sub>CC</sub> to GND
$V_{CC}$ to $V_{DD}$
Output Voltage (pins 6 & 7)0.3V to VDD
Operating Temperature
JN, KN, LN versions $\dots \dots \dots$
JD, KD, LD versions $\dots \dots \dots \dots \dots \dots \dots \dots \dots \dots -25^{\circ}C$ to $+85^{\circ}C$
SD, TD, UD versions $\dots \dots -55^{\circ}$ C to $+125^{\circ}$ C
Storage Temperature
Power Dissipation (Package)
Up to +50°C:
Plastic (Suffix N)
Ceramic (Suffix D)
Derate Above +50°C by
Plastic (Suffix N)
Ceramic (Suffix D)
Digital Input Voltage Range

#### CAUTION:

- 1. Do not apply voltages higher than V<sub>CC</sub> to SRO.
- Do not apply voltages higher than V<sub>DD</sub> or less than GND to any other input/output terminal except V<sub>REF</sub>, R<sub>FB1</sub> or R<sub>FB2</sub>.
- 3. The digital control inputs are zener protected, however permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.
- 4. V<sub>CC</sub> should never exceed V<sub>DD</sub> by more than 0.4V, especially during power ON or OFF sequencing.

#### TERMINOLOGY

#### RESOLUTION

Value of the LSB. For example, a unipolar n-bit converter has a resolution of  $(2^{-n})$  (V<sub>REF</sub>). A bipolar n-bit converter has a resolution of  $[2^{-(n-1)}]$  [V<sub>REF</sub>]. Resolution in no way implies linearity.

#### GAIN

The "gain" of a converter is that analog scale factor setting that establishes the nominal conversion relationship, e.g., 10V full scale. It is a linear error which can be externally adjusted (see gain adjustment on next page).

#### **OUTPUT LEAKAGE CURRENT**

Current which appears on the OUT1 terminal when the DAC register is loaded with all "0's" or on the OUT2 terminal when the DAC register is loaded with all "1's."

#### DAC CIRCUIT DESCRIPTION

#### GENERAL CIRCUIT INFORMATION

The AD7522's DAC functional block consists of a highly stable Silicon Chromium thin film R-2R ladder, and ten SPDT N-channel current steering switches. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used – that is, the binarily weighted currents are switched between the  $I_{OUT1}$  and  $I_{OUT2}$  bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.



Figure 1. DAC Functional Diagram

#### EQUIVALENT CIRCUIT

The DAC equivalent circuit is shown in Figure 2. The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages to the substrate, while the  $I_{REF}/1024$  current source represents the 1LSB of current lost through the ladder termination resistor to ground. The  $C_{OUT1}$  and  $C_{OUT2}$  output capacitances are as shown when the DAC latches feed the DAC with all "1's." If the DAC latches are loaded with all "0's,"  $C_{OUT1}$  is 37pF, while  $C_{OUT2}$  is 120pF. In addition,  $C_{SD}$  is replaced by 10 ohms, and the 10 ohm  $R_{ON}$  in  $I_{OUT1}$  is replaced by a  $C_{SD}$  of 10pF. When fast amplifiers are used, it will be necessary to provide phase compensation (in the form of feedback capacitance) to cancel the pole formed by  $R_{FEEDBACK}$  and  $C_{OUT}$  if stability is to be maintained.



Figure 2. Equivalent Circuit (Shown for all Digital Inputs High)

### 10

rin	FUNCT	UN DESCRIPTION		
PIN	MNEMONIC	DESCRIPTION		
1	V <sub>DD</sub>	+15V (nominal) Main Supply.		
2	LDTR	R-2R Ladder Termination Resistor. Normally grounded for unipolar operation or terminated at I <sub>OUT2</sub> for bipolar operation.		
3	VREF	Reference Voltage input. Since the AD7522 is a multiplying DAC, $V_{\text{REF}}$ may vary over the range of ±10V.		
4	RFB2	$R_{FEEDBACK} \div 2$ ; gives full scale equal to $V_{REF}/2$ .		
5	RFB1	R <sub>FEEDBACK</sub> , used for normal unity gain (at full scale) D/A conversion.		
6	LOUTI	DAC Current OUT1 Bus. Normally terminated at virtual ground of output amplifier.		
7	LOUT2	DAC Current OUT2 Bus, terminated at ground for unipolar operation, or virtual ground of op amp for bipolar operation.		
8	AGND	Analog Ground. Back gate of DAC N-channel SPDT current steering switches.		
9	SRO	Serial Output. An auxiliary output for recovering data in the input buffer.		
10	DB9	Data Bit 9. Most significant parallel data input.		
11	DB8	Data Bit 8.		
12	DB7	Data Bit 7.		
13	DB6	Data Bit 6.		
14	DB5 Note 1	Data Bit 5.		
15	DB4	Data Bit 4.		
16	DB3	Data Bit 3.		
17	DB2	Data Bit 2.		
18	DB1	Data Bit 1.		
19	DB0	Data Bit 0. Least significant parallel data input.		
20	SC8	8-Bit Short Cycle Control. When in serial mode, if SC8 is held to Logic "0", the two least significant input latches in the input buffer are bypassed to provide proper serial loading of 8-bit serial words. If $\overline{SC8}$ is held to Logic "1", the AD7522 will accept a 10-bit serial word. Data bits 0 (LSB) and DB1 are in a parallel load mode when $\overline{SC8} = 0$ and should be tied to a logic low state to prevent false data from being loaded.		
21	SPC	Serial/Parallel Control. If SPC is a Logic "0", the AD7522 will load parallel data appearing on DB0 through DB9 into the input buffer when the appropriate strobe inputs are exercised (see HBS and LBS). If SPC is a Logic "1", the AD7522 will load serial data appearing on Pin 26 into the input buffers. Each serial data bit must be "strobed" into the buffer with the HBS and LBS.		
22	LDAC	Load DAC: When LDAC is a Logic "0", the AD7522 is in the "hold" mode, and digital activity in the input buffer is locked out. When LDAC is a Logic "1", the AD7522 is in the "load" mode, and data in the input buffer loads the DAC register.		
23	NC	No Connection.		
24	LBS	Low Byte Strobe. When in "parallel load" mode (SPC = 0), parallel data appearing on the DB0 (LSB) through DB7 inputs will be "clocked" into the input buffer on the positive going edge of the LBS. When in "serial load" mode (SPC = 1), serial data bits appearing at the serial input terminal, Pin 26, will be "clocked" into the input		
		butter on the positive going edge of HBS and LBS. (HBS and LBS must be clocked simultaneously when in "serial load" mode.)		
25	HB2	High Byte Strobe. When in "parallel load" mode (SPC = 0), parallel data appearing on the DB9 (MSB) and DB8 data inputs will be "clocked" into the input buffer on the positive going edge of HBS. When in "serial load" mode (SPC = 1), serial data bits appearing at the serial input terminal, Pin 26, will be "clocked" into the input buffer on the positive going edges of HBS and LBS. (HBS and LBS must be clocked simultaneously when in "serial load" mode.)		
26	SRI	Serial Input.		
27	v <sub>cc</sub>	Logic Supply. If +5V is applied, all digital inputs/outputs are TTL compatible. If +10V to +15V is applied, digital inputs/outputs are CMOS compatible.		
28	DGND	Digital Ground		

Note 1: Logic "1" applied to a data bit steers that bit's current to the IOUT1 terminal.

PUNCTION DECODIDITION

APPLICATIONS (Note: Protection Schottky CR3 in Figure 3 and CR3, CR4 in Figure 4 are not required when using TRI-FET amps such as the AD542 or AD544).

#### UNIPOLAR OPERATION

Figure 3 shows the analog circuit connections required for unipolar operation. The input code/output voltage relationship is shown in Table 1.

#### Zero Offset Adjustment

1. Adjust the op amp's offset potentiometer for  $\leq 1 \text{mV}$  on the amplifier junction. (Each millivolt of amplifier V<sub>OS</sub> causes ±0.66mV of differential nonlinearity which adds to the ladder nonlinearity.)

#### Gain Adjustment

- 1. Set R1 and R2 to  $0\Omega$ . Load the DAC register with all "1's."
- If analog out is greater than -V<sub>REF</sub>, increase R1 for required full scale output. If analog out is less than -V<sub>REF</sub>, increase R2 for required full scale output.



Figure 3. Unipolar Binary Operation (2-Quadrant Multiplication)

#### VOL. I, 10-108 DIGITAL-TO-ANALOG CONVERTERS

DIGITAL INPUT	ANALOG OUTPUT
11111111111	$-V_{\text{REF}} (1 - 2^{-10})$
1000000001	$-V_{\text{REF}} (1/2 + 2^{-10})$
1000000000	V <sub>REF</sub> /2
0111111111	$-V_{\rm REF} (1/2 - 2^{-10})$
0000000001	$-V_{\rm REF} (2^{-10})$
00000000000	0

#### Table 1. Unipolar Code Table

#### **BIPOLAR OPERATION**

Figure 4 shows the analog circuit connections required for bipolar operation. The input code/output voltage relationship is shown in Table 2.

#### Zero Offset Adjustment

1. Adjust the offset potentiometer of amplifier A1 and A2 for <1mV on the respective summing junctions. If the analog out for code 1000000000 is not zero, sum current into or out of the summing junction of A1 for 0V at analog out.



Figure 4. Bipolar Operation

#### Gain Adjustment

- 1. Load the DAC register with all "0's." Set R1 and R2 to  $0\Omega.$
- 2. If analog out is greater than  $+V_{REF}$ , increase R2 until it reads precisely  $+V_{REF}$ . If analog out is less than  $+V_{REF}$ , increase R1 until it reads precisely  $V_{REF}$ .

DIGITAL INPUT	ANALOG OUTPUT
1111111111	$-V_{\rm REF} (1 - 2^{-9})$
1000000001	-V <sub>REF</sub> (2 <sup>-9</sup> )
10000000000	0
01111111111	V <sub>REF</sub> (2 <sup>-9</sup> )
0000000000	$V_{\rm RLF} (1 - 2^{-9})$
00000000000	V <sub>REF</sub>

Table 2. Bipolar Code Table

#### SINGLE BYTE PARALLEL LOADING

Figure 5 illustrates the logic connections for loading single byte parallel data into the input buffer. DB0 should be grounded on "K" and "T" versions, and DB0 and DB1 should be grounded on "J" and "S" versions for monotonic operation of the DAC. DB9 is always the MSB, whether 8-bit, 9-bit, or 10-bit linear AD7522's are used.





When data is stable on the parallel inputs (DB0-DB9), it can be transferred into the input buffer on the positive edge of the strobe pulse.

Data is transferred from the input buffer to the DAC register when LDAC is a Logic "1." LDAC is a level-actuated (versus edge-triggered) function and must be held "high" at least  $0.5\mu$ s for data transfer to occur.

#### TWO BYTE PARALLEL LOADING

Figures 6 and 7 show the logic connections and timing requirements for interfacing the AD7522 to an 8-bit data bus for two byte loading of a 10-bit word.



Figure 7. Timing Diagram

First, the least significant data byte (DB0 through DB7) is loaded into the input buffer on the positive edge of LBS. Subsequently, the data bus is used for status indication and 10

instruction fetching by the CPU. When the most significant data byte (DB8 and DB9) is available on the bus, the input buffer is loaded on the positive edge of HBS. The DAC register updates to the new 10-bit word when LDAC is "high." LDAC may be exercised coincident with, or at any time after HBS loads the second byte of data into the input buffer.

#### SERIAL LOADING

Figure 8 and Figure 9 show the connections and timing diagram for serial loading.

To load a 10-bit word ( $\overline{SC8} = 1$ ), HBS and LBS must be strobed simultaneously with exactly 10 positive edges to clock the serial data into the input buffer. For 8-bit words ( $\overline{SC8} = 0$ ), only 8 positive edges are required.



Figure 8. Serial 8- and 10-Bit Loading (Analog Outputs Not Shown for Clarity)



Figure 9. Timing Diagram for Serial 8- and 10-Bit Loading

#### **APPLICATION HINTS**

- 1. CR1 and CR2 on Figures 3 and 4 protect the AD7522 against latch-up  $V_{CC}$  exceeds  $V_{DD}$ , and may be omitted if  $V_{DD}$  and  $V_{CC}$  are driven from the same voltage.
- 2. Diodes CR3 on Figure 3 and CR3 and CR4 on Figure 4 clamp the amplifier junction to -300mV if they attempt to swing negative during power up or power down. The input structures of some high-speed op amps can supply substantial current under the transient conditions encountered during power sequencing. It is recommended that the PC layout be able to accommodate the diodes.
- 3. Fast op amps will require phase compensation for stability due to the pole formed by C<sub>OUT1</sub> or C<sub>OUT2</sub> and RFEEDBACK.
- 4. During serial loading, all data inputs (DB0 through BD9), should be grounded.



### CMOS 8-Bit Multiplying D/A Converter

## AD7523

#### FEATURES

Low Cost Fast Settling: 100ns Low Power Dissipation Low Feedthrough: ½LSB @ 200kHz Full Four-Quadrant Multiplying

#### APPLICATIONS

Battery Operated Equipment Low Power, Ratiometric A/D Converters Digitally Controlled Gain Circuits Digitally Controlled Attenuators CRT Character Generation Low Noise Audio Gain Control

#### AD7523 FUNCTIONAL BLOCK DIAGRAM



#### PIN CONFIGURATION



#### **GENERAL DESCRIPTION**

The AD7523 is a low cost, monolithic multiplying digital-toanalog converter packaged in a 16-pin DIP. The device uses an advanced monolithic, thin-film-on-CMOS technology to provide 8-bit resolution with accuracy to 10-bits and very low power dissipation.

The AD7523's excellent multiplying characteristics and low cost allow it to be used in a wide ranging field of applications such as: low noise audio gain control, CRT character generation, motor speed control, digitally controlled attenuators, etc.

#### **ORDERING INFORMATION**

Model	Linearity	Operating Temperature Range
AD7523JN	±1/2LSB	
AD7523KN	±1/4LSB	0 to +70°C
AD7523LN	±1/8LSB	
AD7523AD	±1/2LSB	
AD7523BD	±1/4LSB	$-25^{\circ}$ C to $+85^{\circ}$ C
AD7523CD	±1/8LSB	25 6 10 105 6
AD7523SD	±1/2LSB	-55°C to +125°C

#### PACKAGE IDENTIFICATION<sup>1</sup> Suffix D: Ceramic DIP – (D16B) Suffix N: Plastic DIP – (N16B)

<sup>1</sup>See Section 20 for package outline information.

10

# **SPECIFICATIONS** (V<sub>DD</sub> = +15V, V<sub>REF</sub> = +10V unless otherwise noted)

PARAMETER	$T_A = +25^{\circ}C$	$T_A = T_{min}$ to $T_{max}$	TEST CONDITION
STATIC ACCURACY			
Resolution Nonlinearity <sup>1</sup>	8 Bits min	8 Bits min	
AD7523JN, AD, SD	±1/2LSB max (±0.2% FSR max)	±1/2LSB max (±0.2% FSR max)	$V_{OUT1} = V_{OUT2} = 0V$
AD7523KN, BD	±1/4LSB max (±0.1% FSR max)	±1/4LSB max (±0.1% FSR max)	0011 0012
AD7523LN, CD	±1/8LSB max (±0.05% FSR max)	±1/8LSB max (±0.05% FSR max)	
Monotonicity	Guaranteed over Tmin to Tmax	•	$V_{OUT1} = V_{OUT2} = 0V$
Gain Error <sup>1,2,3</sup>	-1.5% of FSR min, +1.5% of FSR max	-1.8% of FSR min, +1.8% of FSR max	Digital Inputs = V <sub>INH</sub>
Power Supply Rejection (Gain) <sup>1,2</sup>	0.02% per % max	0.03% pcr % max	$V_{DD} = +14V$ to $+15V$ Digital Inputs = $V_{INH}$
Output Leakage Current		,	
I <sub>OUT1</sub> (pin 1)	±50nA max	±200nA max	$V_{OUT1} = V_{OUT2} = 0V, V_{REF} = \pm 10V$ Digital Inputs = $V_{INL}$
I <sub>OUT2</sub> (pin 2)	±50nA max	±200nA max	$V_{OUT1} = V_{OUT2} = 0V, V_{REF} = \pm 10V$ Digital Inputs = $V_{INH}$
DYNAMIC PERFORMANCE			
Output Current			
Settling Time <sup>4</sup>	150ns max	200ns max	To 0.2% FSR, Load = $100\Omega$
-			Digital Inputs = $V_{INH}$ to $V_{INL}$ or
·			VINI, to VINH
Feedthrough Error <sup>4,5</sup>	±1/2LSB max	±1LSB max	Digital Inputs = V <sub>INL</sub>
		•	V <sub>REF</sub> = 20V p-p, 200kHz sinewave
REFERENCE INPUT			
Input Resistance (pin 15)	5kΩ min, 20kΩ max		$V_{OUT1} = V_{OUT2} = 0V$
Temperature Coefficient		-500ppm/°C max	
ANALOG OUTPUTS <sup>4</sup>			
Output Capacitance			
Court (pin 1)	100pF max	100pF max	Digital Inputs = V <sub>INU</sub>
$G_{OUT2}$ (pin 2)	30pF max	30pF max	
$C_{OUT1}$ (pin 1)	30pF max	30pF max	Digital Inputs = $V_{INI}$
Courz (pin 2)	100pF max	100pF max	
DIGITAL INPUTS			
Logic Thresholds	х.		
VINI	+14.5V min	+14.5V min	
VINI	+0.5V max	+0.5V max	
Input Leakage Current			
In (per input)	$\pm 1\mu\Lambda$ max	±1µA max	$V_{\rm INI} = 0V \text{ or } +15V$
Input Capacitance		•	
C <sub>IN</sub> <sup>4</sup>	4pF max	4pF max	
Input Coding	Unipolar Binary of Offset Binary (see no	ext page)	
POWER REQUIREMENTS	· · · · · · · · · · · · · · · · · · ·		·
V <sub>DD</sub> Range	+5V min, +16V max	+5V min, +16V max	Device Functionality. Accuracy
			is tested and guaranteed only at
IDD S and all /883B versions	200µA max	500µA max	$V_{DD} = +15V$
In 1. K. L. A. B. C versions	100µA max	100µA max	Digital Inputs = Vous or Vous

NOTES: <sup>1</sup> FSR is Full Scale Range. <sup>3</sup> Using internal feedback resistor, Full Scale Range (FSR) is equal to (V<sub>REF</sub> - 1LSB) in the unipolar circuit on the next page. <sup>3</sup> Max gain change from +25°C to T<sub>min</sub> or T<sub>max</sub> is ±0.3% FSR. <sup>4</sup> Guaranteed by design. Not subject to test. <sup>4</sup> To minimize feedthrough with the ceramic package, the user must ground the metal lid.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ to GND	0V, +17V
$V_{REF}$ to GND	±25V
Digital Input Voltage (V <sub>IN</sub> ) to GN	D0.3V to V <sub>DD</sub>
V <sub>OUT1</sub> , V <sub>OUT2</sub> (pin 1, pin 2) to G	$ND \dots \dots -0.3V$ to $V_{DD}$

#### Power Dissipation (package)

To +70°C 670mW
Derate Above $+70^{\circ}$ C by8.3mW/°C
Operating Temperature 0 to +70°C
Storage Temperature
Lead Temperature (Soldering, 10 seconds) +300°C

ANALOG OUTPUT

#### CAUTION:

- 1. ESD sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- 2. Do not apply voltages lower than ground or higher the  $V_{DD}$  to any pin except  $V_{REF}$  (pin 15) and  $R_{FB}$  (pin 16).
- 3. The inputs of some IC amplifiers (especially wide bandwidth types) present a low impedance to V<sup>-</sup> during power-up or power-down sequencing. To prevent the AD7523 OUT1 or OUT2 terminals from exceeding -300mV (which causes catastrophic substrate current) a Schottky diode (HP5082-2811 or equivalent) is recommended. The diode should be connected between OUT1 (OUT2) and ground as shown in Figure 1 and 2. Protection diodes are not required when using TRI-FET amplifiers such as the AD542 or AD544.

#### **BASIC OPERATION**



Figure 1. Unipolar Binary Operation (2-Quadrant Multiplication)



Figure 2. Bipolar (4-Quadrant) Operation

MSB	LSB	
11111	111	$-V_{\text{REF}}\left(\frac{255}{256}\right)$
10000	001	$-V_{\text{REF}}\left(\frac{129}{256}\right)$
10000	000	$-V_{\text{REF}} \left(\frac{128}{256}\right) = -\frac{V_{\text{REF}}}{2}$
01111	111	$-V_{\text{REF}}\left(\frac{127}{256}\right)$
00000	001	$-V_{\text{REF}}\left(\frac{1}{256}\right)$
00000	000	$-V_{\text{REF}}\left(\frac{0}{256}\right)=0$

DIGITAL INPUT

Note: 
$$1LSB = (2^{-8})(V_{REF}) = \left(\frac{1}{256}\right) (V_{REF})$$

#### Table 1. Unipolar Binary Code Table

DIGITA	L INPUT	ANALOG OUTPUT
MSB	LSB	
11111	111	$-V_{\text{REF}}\left(\frac{127}{128}\right)$
10000	001	$-v_{\text{REF}}\left(\frac{1}{128}\right)$
10000	000	0
01111	111	$+V_{\text{REF}}\left(\frac{1}{128}\right)$
00000	001	$+V_{\text{REF}}\left(\frac{127}{128}\right)$
00000	000	$+V_{\text{REF}}\left(\frac{128}{128}\right)$

Note:  $1LSB = (2^{-7})(V_{REF}) = \left(\frac{1}{128}\right) (V_{REF})$ 

#### Table 2. Bipolar (Offset Binary) Code Table

#### DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-113

#### APPLICATIONS

#### **DIVIDER (DIGITALLY CONTROLLED GAIN)**





EXAMPLES

	-
$D = 00000000, A_V = -A_{OL} (OP AMP)$ $D = 00000001 : A_V = -256$	
$D = 10000000, A_V = -\frac{256}{128} = -2$	
D = 11111111, A <sub>V</sub> = - 256 255	

POWER GENERATION



# 

### CMOS 8-Bit Buffered Multiplying DAC

# AD7524

#### FEATURES

Microprocessor Compatible (6800, 8085, Z80, Etc.) TTL/CMOS Compatible Inputs On-Chip Data Latches End Point Linearity Low Power Consumption Monotonicity Guaranteed (Full Temperature Range) Latch Free (No Protection Schottky Required)

#### APPLICATIONS

Microprocessor Controlled Gain Circuits Microprocessor Controlled Attenuator Circuits Microprocessor Controlled Function Generation Precision AGC Circuits Bus Structured Instruments



AD7524 FUNCTIONAL BLOCK DIAGRAM

#### **GENERAL DESCRIPTION**

The AD7524 is a low cost, 8-bit monolithic CMOS DAC designed for direct interface to most microprocessors.

Basically an 8-bit DAC with input latches, the AD7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the AD7524 provides accuracy to 1/8LSB with a typical power dissipation of less than 10 milliwatts.

A newly improved design eliminates the protection Schottky previously required and guarantees TTL compatibility when using a +5V supply. Loading speed has been increased for compatibility with most microprocessors.

Featuring operation from +5V to +15V, the AD7524 interfaces directly to most microprocessor buses or output ports. Excellent multiplying characteristics (2- or 4-quadrant) make the AD7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.

#### PACKAGE IDENTIFICATION<sup>1</sup>

Suffix D: Ceramic DIP – (D16B) Suffix N: Plastic DIP – (N16B)

<sup>1</sup>See Section 20 for package outline information.

#### ORDERING INFORMATION

DB7 (MSB)

WRITE O

	Temperature Range			
Nonlinearity (V <sub>DD</sub> = +5V to +15V)	0 to +70°C	-25°C to +85°C	-55°C to +125°C	
±1/2 LSB	AD7524JN	AD7524AD	AD7524SD	
±1/4 LSB	AD7524KN	AD7524BD	AD7524TD	
±1/8 LSB	AD7524LN	AD7524CD	AD7524UD	

6 DB5

DATA INPUTS

DB0

#### **PIN CONFIGURATION**



# **SPECIFICATIONS** (VREF = +10V, VOUT1 = VOUT2 = 0V unless otherwise noted)

	LIMIT, 1	Γ <sub>A</sub> = +25°C	LIMIT, Ť	IN, TMAX		
PARAMETER	$V_{DD} = +5V$	$V_{DD} = +15V$	$V_{DD} = 5V$	$V_{DD} = +15V$	UNITS	TEST CONDITIONS/COMMENTS
STATIC PERFORMANCE			,			
Resolution	8	8	8	8	Bits	
Relative Accuracy					A	
AD7524JN, AD, SD	±0.2	±0.2	±0.2	±0.2	% FSR max	
AD7524KN, BD, TD	±0.2	±0.1	10.2	10.1	% FSR max	
AD7524LN, CD, UD	±0.2	10.05	±0.2	±0.05	70 F SK MAX	
Gain Error <sup>2</sup>	+1.0	to 5	+1 4	+0.6	% FSR max	
Average Gain TC <sup>3</sup>	±0.004	±0.001	±0.004	±0.001	% FSR/°C	Gain TC measured from +25°C to
······································						T <sub>min</sub> or from +25°C to T <sub>max</sub>
dc Supply Rejection, $^{3} \Delta Gain / \Delta V_{DD}$	0.08	0.02	0.16	0.04	% FSR/% max	$\Delta V_{DD} = \pm 10\%$
	0.002	0.001	0.01	0.005	% FSR/% typ	
Output Leakage Current						
lout1 (Pin 1)	±50	±50	±400	±200	nA max	$DB0-DB7 = 0V$ ; WR, CS = 0V; $V_{REF} = \pm 10V$
IOUT2 (Pin 2)	±50	±50	±400	±200	nA max	$DB0-DB7 = V_{DD}; WR, CS = 0V; V_{REF} = 110V$
DYNAMIC PERFORMANCE						
Propagation Delay <sup>3</sup> (From digital input						
to 90% of final analog output current)						
AD7524JN, KN, LN, AD, BD, CD	150	65	175	80	ns max	$OUT1 Load = 100\Omega2, C_{EXT} = 13pF; WR, CS =$
AD7524SD, TD, UD	150	65	200	90	ns max	0V; DBO-DB7 = 0V to VDD of VDD to 0V.
ac Feedthrough <sup>3</sup>						
at OUT1	0.25	0.25	0.5	0.5	% FSR max	$V_{REF} = \pm 10V$ , 100kHz sine wave; DB0-DB7 =
at OUT2	0.25	0.25	0.5	0.5	% FSR max	0V; WR, CS = 0V
REFERENCE INPUT						
R <sub>IN</sub> (pin 15 to GND) <sup>4</sup>	5	5	5	5	kΩ min	
	20	20	20	20	kΩ max	
ANALOG OUTPUTS						-
Output Capacitance <sup>3</sup>						•
COUT1 (pin 1)	120	120	120	120	pF max	$DB0-DB7 = V_{DD}; \overline{WR}, \overline{CS} = 0V$
COUT2 (pin 2)	30	30	30	30	pF max	Trans. STRee
C <sub>OUT1</sub> (pin 1)	30	30	30	30	pF max	DB0-DB7 = 0V, $WR$ , $CS = 0V$
C <sub>OUT2</sub> (pin 2)	120	120	120	120	pF max	
DIGITAL INPUTS						
Input HIGH Voltage Requirement						
V <sub>IH</sub>	+2.4	+13.5	+2.4	+13.5	Vmin	
Input LOW Voltage Requirement					Vmax	
VIL	+0.8	+1.5	+0.8	+1.5	VIIIZX	
Input Current	+1	+1	+10	+10	uA max	Visi = 0V or Visi
Input Capacitance <sup>3</sup>	-1		-10		<b>,</b>	
DB0-DB7	5	5	5	5	pF max	$V_{IN} = 0V$
WR, CS	20	20	20	20	pF max	$V_{IN} = 0V$
SWITCHING CHARACTERISTICS						
Chip Select to Write Setup Time <sup>5</sup>						See timing diagram
tcs						twR = tCS
AD7524JN, KN, LN, AD, BD, CD	170	100	220	130	ns max	
AD7524SD, TD, UD	170	100	240	150	ns max	
Chip Select to Write Hold Time						
<sup>1</sup> СН						
All Grades	0	0	0	0	ns min	
Write Pulse Width						
twn						$t_{CS} \ge t_{WR}, t_{CH} \ge 0$
AD7524JN, KN, LN, AD, BD, CD	170	100	220	130	ns min	
AD7524SD, TD, UD	170	100	240	150	ns min	\$
Data Setup Time						
t <sub>DS</sub>						
AD7524JN, KN, LN, AD, BD, CD	135	60	170	80	ns min	
AD7524SD, TD, UD	135	00	170	100	ns min	
Data Hold Time						
t <sub>DH</sub>			10	10	ne min	
All Grades	10	10	10	10	ns min	
POWER SUPPLY						
IDD	1	2	2	2	mA max	All Digital Inputs VIL or VIH
	100	100	500	500	µA max	All Digital Inputs OV or VDD

NOTES: <sup>1</sup>Temperature Ranges as follows: AD7574JN, KN, LN; 0 to +70°C AD7524AD, BD, CD; -25°C to +85°C AD75245D, TD, UD; -55°C to +125°C <sup>3</sup>Gain error is measured using internal feedback resistor, Ideal Full Scale Range (FSR) = (V<sub>REF</sub> -1LSB) as shown in Table 1. <sup>3</sup>Guaranteed, not tested. <sup>4</sup>DAC thin film resistor temperature coefficient is approximately -300ppm/<sup>2</sup>C. <sup>4</sup>AC parameter, sample tested @ 25°C to ensure conformance to specifications.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

#### TERMINOLOGY

- **RELATIVE ACCURACY:** A measure of the deviation from a straight line through the end points of the DAC transfer function. Normally expressed as a percentage of full scale range. For the AD7524 DAC, this holds true over the entire V<sub>REF</sub> range.
- **RESOLUTION:** Value of the LSB. For example, a unipolar converter with n bits has a resolution of  $(2^{-n})(V_{\text{REF}})$ . A bipolar converter of n bits has a resolution of  $[2^{-(n-1)}]$  [V<sub>REF</sub>]. Resolution in no way implies linearity.
- **PROPAGATION DELAY:** Time required for the output current to reach 90% of its final value from a given digital input stimulus, i.e., 0 to Full Scale.



#### CAUTION

- 1. ESD sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- 2. Do not apply voltages lower than ground or higher than  $V_{DD}$  to any pin except  $V_{REF}$  (pin 15) and  $R_{FB}$  (pin 16).
- Do not insert this device into powered sockets. Remove power before insertion or removal.
- GAIN: Ratio of the DAC's full scale output voltage to the ideal output voltage. Ideal full scale output is  $V_{REF}$  1LSB. Gain error is adjustable to zero.
- **FEEDTHROUGH ERROR:** Error caused by capacitive coupling from  $V_{REF}$  to output with all switches OFF.
- **OUTPUT CAPACITANCE:** Capacity from OUT1 and OUT2 terminals to ground.
- OUTPUT LEAKAGE CURRENT: Current which appears on OUT1 terminal with all digital inputs LOW or on OUT2 terminal when all inputs are HIGH. This is an error current which contributes an offset voltage at the amplifier output.

#### **CIRCUIT DESCRIPTION**

#### **CIRCUIT INFORMATION**

The AD7524, an 8-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and eight N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used – that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.



Figure 1. AD7524 Functional Diagram

#### EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuit for all digital inputs LOW is shown in Figures 2. In Figure 2 with all digital inputs LOW, the reference current is switched to OUT2. The current source ILEAKAGE is composed of surface and junction leakages to the substrate while the  $\frac{1}{256}$  current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switches is 120pF, as shown on the OUT2 terminal. The "OFF" switch capacitance is 30pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs high is similar to Figure 2 however, the "ON" switches are now on terminal OUT1, hence the 120pF appears at that terminal.



Figure 2., AD7524 DAC Equivalent Circuit – All Digital Inputs Low

#### INTERFACE LOGIC INFORMATION

#### **MODE SELECTION**

AD7524 mode selection is controlled by the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  inputs.

#### WRITE MODE

When  $\overline{CS}$  and  $\overline{WR}$  are both LOW, the AD7524 is in the WRITE mode, and the AD7524 analog output responds to data activ-

VOL. I, 10–118 DIGITAL-TO-ANALOG CONVERTERS

ity at the DB0-DB7 data bus inputs. In this mode, the AD7524 acts like a nonlatched input D/A converter.

#### HOLD MODE

When either CS or WR is HIGH, the AD7524 is in the HOLD mode. The AD7524 analog output holds the value corresponding to the last digital input present at DB0-DB7 prior to WR or CS assuming the HIGH state.

#### MODE SELECTION TABLE

ĊŚ	WR	MODE	DAC RESPONSE
L	L	Write	DAC responds to data bus (DB0 – DB7) inputs
н	x	Hold	Data bus (DB0 – DB7) is locked out;
х	Н	Hold	DAC <u>holds last</u> data present when WR or CS assumed HIGH state.

L = Low State, H = High State, X = Don't Care.

#### WRITE CYCLE TIMING DIAGRAM



Figure 3. Supply Current vs. Logic Level

Typical plots of supply current,  $I_{DD}$ , versus logic input voltage,  $V_{IN}$ , for  $V_{DD} = +5V$  and  $V_{DD} = +15V$  are shown above.

### Applying the AD7524

#### ANALOG CIRCUIT CONNECTIONS





DIGITAL INPUT	r
MSB LSB	ANALOG OUTPUT
11111111 10000001 10000000 01111111	$-V_{REF} \left(\frac{255}{256}\right) \\ -V_{REF} \left(\frac{129}{256}\right) \\ -V_{REF} \left(\frac{122}{256}\right) = -\frac{V_{REF}}{2} \\ -V_{REF} \left(\frac{127}{256}\right) \\ -V_{REF} \left(\frac{1}{2}\right) $
00000000	$-V_{\text{REF}} \left( \frac{256}{256} \right) - V_{\text{REF}} \left( \frac{0}{256} \right) = 0$

Note:  $1LSB = (2^{-8})(V_{REF}) = \frac{1}{256} (V_{REF})$ 

Table 1. Unipolar Binary Code Table

#### MICROPROCESSOR INTERFACE



Figure 6. AD7524/8085A Interface





**DIGITAL INPUT** ANALOG OUTPUT MSB LSB  $+V_{\text{REF}}\left(\frac{127}{128}\right)$ 11111111  $+ V_{\text{REF}} \left(\frac{1}{128}\right)$ 1000001 1000000 0 01111111  $-V_{REF}$  ( $\overline{128}$ 0000001  $-V_{REF} \left(\frac{127}{128}\right)$  $-V_{REF}\left(\frac{128}{128}\right)$ 00000000

Note: 
$$1LSB = (2^{-7})(V_{REF}) = \frac{1}{128}(V_{REF})$$

Table 2. Bipolar (Offset Binary) Code Table



Figure 7. AD7524/MC6800 Interface

10

#### POWER GENERATION



#### DIVIDER (DIGITALLY CONTROLLED GAIN)



#### EQUATIONS



#### EXAMPLES

D = 00000000, A <sub>V</sub> = -A <sub>OL</sub> (OP AMP)
D = 00000001, A <sub>V</sub> = -256
D = 10000000, A <sub>V</sub> = $-\frac{256}{128} = -2$
D = 11111111, A <sub>V</sub> = - <u>256</u>


# **31/2 Digit BCD Monolithic CMOS Digitally Controlled Potentiometer**

# AD7525

#### FEATURES

Resolution: 3 1/2 Digit BCD (1999 Counts) Nonlinearity:  $\pm$ 1/2LSB T<sub>min</sub> to T<sub>max</sub> Gain Error:  $\pm$ 0.05% FS Excellent Repeatability Accuracy Low Power Dissipation

#### APPLICATIONS

Thumbwheel Switch Voltage Dividers Digitally Controlled Gain Circuits Digitally Controlled Attenuators BCD Multiplying DACs Low Power Converters

#### **GENERAL DESCRIPTION**

The AD7525 is a monolithic CMOS 3½ digit BCD digitally controlled potentiometer designed for precision incremental voltage-divider applications.

With the addition of an external op amp, the output can be digitally controlled from 0 to  $1.999V_{IN}$  with resolution of  $0.001V_{IN}$ .

AC or DC voltage up to  $\pm 10V$  can be applied to the input providing high application flexibility in fields such as audio gain control, etc.

Digital control, excellent repeatability and 0.05% accuracy make the AD7525 an ideal replacement for 10-turn potentiometers or thumbwheel switch voltage dividers; using' discrete resistor networks.

Packaged in an 18-pin DIP, the AD7525 uses an advanced CMOS fabrication process combined with wafer laser trimming.

#### **ORDERING INFORMATION**

Package <sup>1</sup> and	Nonlinearity	Nonlinearity	
Temperature	±1/2LSB	±1LSB	
18-Pin Plastic (N18B) 0 to +70°C	AD7525LN	AD7525KN	
18-Pin Ceramic (D18B)	AD7525CD	AD7525BD	
-25°C to +85°C	AD7525CD/883B <sup>2</sup>	AD7525BD/883B <sup>2</sup>	
18-Pin Ceramic (D18B)	AD7525UD	AD7525TD	
-55°C to +125°C	AD7525UD/883B <sup>2</sup>	AD7525TD/883B <sup>2</sup>	

<sup>1</sup> See Section 20 for package outline information.

<sup>2</sup> 100% screened to MIL-STD-883, method 5004, para. 3.1.1 through 3.1.12 for class B device.

#### AD7525 FUNCTIONAL BLOCK DIAGRAM



#### PIN CONFIGURATION



TOP VIEW

# **SPECIFICATIONS** (VDD=+15V; VPIN1 = 0V; VIN = +10V unless otherwise stated)

ACCURACY Resolution11 part in 20001 part in 2000Nonlinearity2,31 part in 2000Nonlinearity3,311/2LSB maxAD7525LN, CD, UD11/2LSB maxGain Errop3,410.05% FS typGain TC225pm/°C maxOutput Leakage Current (pin 1)100nA max100nA max400nA maxBCD = 1.999Output Leakage Current (pin 1)100nA max400nA maxBCD = 0.0000DYNAMIC FERFORMANCESwitching Time1µs max5Iµs max6V <sub>IN</sub> = +5V, R <sub>OUT</sub> (pin 1) = 100Ω, Digital Inputs = VIL to V <sub>H</sub> or VIL, V <sub>IN</sub> measured from 10% to 90%Feedthrough Error±0.05% V <sub>IN</sub> max6ANALOG INPUT Input Resistance (pin 17)7 Output Capacitance COUT (pin 1) = 10V angeOutput Capacitance COUT (pin 1) = 000F max6COUPF max6 CUOF fin 1)DIGITIAL INPUTS Input HGH Voltage V <sub>IL</sub> 3 + 14.5V minInput Leakage Current + 11/2 AmaxHA max LOSV max±104 max + 1104 max + 1104 maxLIDUT Capacitance COUT VIDDigital Input = 0V or V <sub>DD</sub>	PARAMETER	$T_A = +25^{\circ}C$	T <sub>A</sub> = Operating Temperature Range	CONDITION	
Resolution1 Nonlinearity2,31 part in 20001 part in 2000Nonlinearity2,31 part in 20001 part in 2000AD7525LN, CD, UD Gain Error3,4±1LSB max±1LSB maxBGD 0.000 to 1.999±1/2LSB max±1/2LSB maxGain Error3,4±0.05% FS typ ±25ppm3 C max-BCD 1.999±1/2LSB maxBCD 1.999Output Leakage Current (pin 1)100nA max400nA maxDYNAMIC PERFORMANCE 	ACCURACY				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Resolution <sup>1</sup>	1 part in 2000	1 part in 2000		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Nonlinearity <sup>2, 3</sup>		-	•.	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	AD7525KN, BD, TD	±1LSB max	±1LSB max	BCD 0.000 to 1.999	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	AD7525LN, CD, UD	±1/2LSB max	±1/2LSB max	BCD 0.000 to 1.999	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Gain Error <sup>3, 4</sup>	±0.05% FS typ	-	BCD = 1.999	
Output Leakage Current (pin 1)100nA max400nA maxBCD = 0,0000DYNAMIC PERFORMANCE Switching Time1 $\mu$ s max <sup>5</sup> 1 $\mu$ s max <sup>6</sup> $V_{IN} = +5V, R_{OUT}$ (pin 1) = 100Ω, Digital Inputs = $V_{IL}$ to $V_{IH}$ or $V_{IL}$ , $V_{PN1}$ measured from 10% to 90%Feedthrough Error±0.05% $V_{IN}$ max <sup>6</sup> ±0.1% $V_{IN}$ max <sup>6</sup> $V_{IN} = \pm 10V, 20kHz$ sinewaveANALOG INPUT Input Resistance (pin 17) <sup>7</sup> $2k\Omega \min/10k\Omega max$ $2k\Omega \min/10k\Omega max$ ANALOG OUTPUT Output Capacitance COUT (pin 1) $60pF max^6$ $200pF max^6$ Digital Inputs = BCD 0000 $200pF max^6$ $200pF max^6$ Digital Inputs = BCD 0000 $200pF max^6$ $Bk\Omega min/40k\Omega max$ DIGITIAL INPUTS Input HIGH Voltage $V_{IH}^3$ $+14.5V min$ $+14.5V min$ Input Leakage Current Input Leakage Current Input Leakage Current $\pm 10.5V max$ $\pm 0.5V max$ $V_{IL}^3$ $+0.5V max$ $\pm 0.5V max$ $Digital Input = 0V or V_{DD}$	Gain TC	±25ppm/°C max	-	BCD = 1.999	
DYNAMIC PERFORMANCE Switching Time $1\mu s max^5$ $1\mu s max^6$ $V_{IN} = +5V, R_{OUT}$ (pin 1) $= 100\Omega, Digital Inputs =V_{IL} to V_{HO} measured from10\% to 90%Feedthrough Error\pm 0.05\% V_{IN} max^6\pm 0.1\% V_{IN} max^6V_{IN} = \pm 10V, 20kHz sinewaveANALOG INPUTInput Resistance (pin 17)^72k\Omega min/10k\Omega max2k\Omega min/10k\Omega max2k\Omega min/10k\Omega maxANALOG OUTPUTOutput CapacitanceCOUT (pin 1)60pF max^6200pF max^6Digital Inputs = BCD 0000Digital Inputs = BCD 1999RFB Resistance (pin 18 to pin 1)^760pF max^6200pF max^6Digital Inputs = BCD 1999DIGITIAL INPUTSInput HGH VoltageV_{IL}^3+14.5V min+14.5V min+14.5V minUGW VoltageV_{IL}^3+0.5V max+0.5V max+0.5V maxDigital Input = 0V or V_{DD}$	Output Leakage Current (pin 1)	100nA max	400nA max	BCD = 0.0000	
Switching Time $\mu s \max^5$ $\mu s \max^6$ $V_{IN} = +5V, R_{OUT}$ (pin 1) $= 100\Omega$ , Digital Inputs = $V_{IL}$ to $V_{H}$ or $V_{IL}$ , $V_{PH}$ measured from $10\%$ to $90\%$ Feedthrough Error $\pm 0.05\% V_{IN} \max^6$ $\pm 0.1\% V_{IN} \max^6$ $V_{IN} = \pm 10V$ , $20kHz$ sinewaveANALOG INPUT Input Resistance (pin 17)^7 $2k\Omega \min/10k\Omega \max$ $\pm 10V \max$ $2k\Omega \min/10k\Omega \max$ $\pm 10V \max$ $2k\Omega \min/10k\Omega \max$ $\pm 10V \max$ ANALOG OUTPUT Output Capacitance COUT (pin 1) $60pF \max^6$ $200pF \max^6$ $200pF \max^6$ $200pF \max^6$ Digital Inputs = BCD 0000 Digital Inputs = BCD 1999RFB Resistance (pin 18 to pin 1)^7 $8k\Omega \min/40k\Omega \max$ $8k\Omega \min/40k\Omega \max$ $8k\Omega \min/40k\Omega \max$ $8k\Omega \min min/40k\Omega \max$ Digital Inputs = BCD 0000 Digital Inputs = BCD 1999DIGITIAL INPUTS Input HIGH Voltage $V_{IL}^3$ $+14.5V \min$ $+14.5V \min$ $+14.5V \min$ $+10\muA \max$ $+5F \max^6$ Digital Input = 0V or V_{DD}	DYNAMIC PERFORMANCE				
In the construction of the constructi	Switching Time	$1\mu s max^5$	1µs max <sup>6</sup>	$V_{BJ} = \pm 5V_{c} R_{OUT} (pin 1)$	
VIL to VIH or VIL, VPIN1 measured from 10% to 90%Feedthrough Error $\pm 0.05\%$ VIN max <sup>6</sup> $\pm 0.1\%$ VIN max <sup>6</sup> VIN = $\pm 10$ V, 20kHz sinewaveANALOG INPUT Input Resistance (pin 17) <sup>7</sup> $2k\Omega \min/10k\Omega \max$ $2k\Omega \min/10k\Omega \max$ VIN Range (recommended) $\pm 10V \max$ $\pm 10V \max$ ANALOG OUTPUT Output Capacitance COUT (pin 1) $60pF \max^6$ $200pF \max^6$ Digital Inputs = BCD 0000 200pF max <sup>6</sup> $200pF \max^6$ Digital Inputs = BCD 0000Digital Input S Input HIGH Voltage VIL <sup>3</sup> $+14.5V \min$ $+14.5V \min$ Input LOW Voltage VIL <sup>3</sup> $+0.5V \max$ $+0.5V \max$ $+0.5V \max$ Input Leakage Current Input Leakage Current $\pm 1\muA \max$ $\pm 10\muA \max$ Digital Input = 0V or VDD				= $100\Omega$ . Digital Inputs =	
Vering measured from 10% to 90%Feedthrough Error $\pm 0.05\% V_{IN} max^6$ $\pm 0.1\% V_{IN} max^6$ $V_{IN} = \pm 10V, 20kHz sinewave$ ANALOG INPUT Input Resistance (pin 17)^7 $2k\Omega min/10k\Omega max$ $2k\Omega min/10k\Omega max$ $2k\Omega min/10k\Omega max$ ANALOG OUTPUT Output Capacitance $C_{OUT}$ (pin 1) $60pF max^6$ $200pF max^6$ Digital Inputs = BCD 0000 $200pF max^6$ $200pF max^6$ $200pF max^6$ Digital Inputs = BCD 1999RFB Resistance (pin 18 to pin 1)^7 $8k\Omega min/40k\Omega max$ $8k\Omega min/40k\Omega max$ $BL\Omega 1999$ DIGITIAL INPUTS Input HIGH Voltage $V_{IL}^3$ $+14.5V min$ $+14.5V min$ $+14.5V min$ Input LOW Voltage $V_{IL}^3$ $+0.5V max$ $\pm 0.5V max$ Digital Input = 0V or $V_{DD}$ Input Leakage Current Input Leakage Current $\pm 1\muA max$ $\pm 10\muA max$ Digital Input = 0V or $V_{DD}$				Vir to Viu or Vir	
Intra transmissionFeedthrough Error $\pm 0.05\% V_{IN} max^6$ $\pm 0.1\% V_{IN} max^6$ $V_{IN} = \pm 10V, 20kHz sinewave$ ANALOG INPUT Input Resistance (pin 17)^7 $2k\Omega min/10k\Omega max$ $2k\Omega min/10k\Omega max$ $2k\Omega min/10k\Omega max$ V <sub>IN</sub> Range (recommended) $\pm 10V max$ $\pm 10V max$ $2k\Omega min/10k\Omega max$ ANALOG OUTPUT Output Capacitance COUT (pin 1)60pF max^6Digital Inputs = BCD 0000200pF max^6200pF max^6Digital Inputs = BCD 1999RFB Resistance (pin 18 to pin 1)^7 $8k\Omega min/40k\Omega max$ $8k\Omega min/40k\Omega max$ DIGITIAL INPUTS Input HIGH Voltage VIL^3 $+14.5V min$ $+14.5V min$ Input LOW Voltage VIL^3 $+0.5V max$ $+0.5V max$ $V_{IL}^3$ $+0.5V max$ $\pm 10\muA max$ Digital Input = 0V or $V_{DD}$			_	VPIN1 measured from	
Feedthrough Error $\pm 0.05\% V_{IN} max^6$ $\pm 0.1\% V_{IN} max^6$ $V_{IN} = \pm 10V, 20kHz sinewave$ ANALOG INPUT Input Resistance (pin 17)^7 $2k\Omega \min/10k\Omega max$ $2k\Omega \min/10k\Omega max$ $2k\Omega \min/10k\Omega max$ $V_{IN}$ Range (recommended) $\pm 10V max$ $\pm 10V max$ $\pm 10V max$ ANALOG OUTPUT Output Capacitance COUT (pin 1) $60pF max^6$ $60pF max^6$ Digital Inputs = BCD 0000 $200pF max^6$ $200pF max^6$ $200pF max^6$ Digital Inputs = BCD 1999RFB Resistance (pin 18 to pin 1)^7 $8k\Omega min/40k\Omega max$ $8k\Omega min/40k\Omega max$ DIGITIAL INPUTS Input HIGH Voltage $V_{IL}^3$ $+14.5V min$ $+14.5V min$ Input LOW Voltage $V_{IL}^3$ $+0.5V max$ $+0.5V max$ Input Leakage Current Input Leakage Current $\pm 1\muA max$ $\pm 10\muA max$ Digital Input = 0V or $V_{DD}$				10% to 90%	
ANALOG INPUT Input Resistance (pin 17)7 $2k\Omega \min/10k\Omega \max$ ANALOG OUTPUT Output Capacitance COUT (pin 1) $60pF \max^6$ $00pF \max^6$ 00pF \max^60pF \max^60pF \max^6	Feedthrough Error	±0.05%V <sub>IN</sub> max <sup>6</sup>	±0.1%V <sub>IN</sub> max <sup>6</sup>	$V_{IN} = \pm 10V$ , 20kHz sinewave	
$\begin{array}{c cccc} Input Resistance (pin 17)^7 & 2k\Omega \min/10k\Omega \max & 2k\Omega \min/10k\Omega \max & \pm 10V \max & \pm 10$	ANALOG INPUT				
$V_{IN}$ Range (recommended) $\pm 10V \text{ max}$ $\pm 10V \text{ max}$ ANALOG OUTPUT Output Capacitance $C_{OUT}$ (pin 1) $60pF \text{ max}^6$ $60pF \text{ max}^6$ Digital Inputs = BCD 0000 $200pF \text{ max}^6$ $200pF \text{ max}^6$ Digital Inputs = BCD 1999RFB Resistance (pin 18 to pin 1)^7 $8k\Omega \min/40k\Omega \max$ $8k\Omega \min/40k\Omega \max$ DIGITIAL INPUTS Input HIGH Voltage $V_{IL}^3$ $+14.5V \min$ $+14.5V \min$ Input Low Voltage $V_{IL}^3$ $+0.5V \max$ $\pm 10\muA \max$ Digital Input capacitance $5pF \max^6$ $5pF \max^6$	Input Resistance (pin 17) <sup>7</sup>	$2k\Omega min/10k\Omega max$	$2k\Omega min/10k\Omega max$		
ANALOG OUTPUT Output Capacitance $C_{OUT}$ (pin 1)       60p F max <sup>6</sup> 60p F max <sup>6</sup> Digital Inputs = BCD 0000         200pF max <sup>6</sup> 200pF max <sup>6</sup> Digital Inputs = BCD 1999         R <sub>FB</sub> Resistance (pin 18 to pin 1) <sup>7</sup> 8k $\Omega$ min/40k $\Omega$ max       8k $\Omega$ min/40k $\Omega$ max         DIGITIAL INPUTS       Input HIGH Voltage       VIH <sup>3</sup> +14.5V min         VIH <sup>3</sup> +14.5V min       +14.5V min       Input LOW Voltage         VIL <sup>3</sup> +0.5V max       +0.5V max       Digital Input = 0V or V <sub>DD</sub> Input Leakage Current       ±1µA max       ±10µA max       Digital Input = 0V or V <sub>DD</sub>	VIN Range (recommended)	±10V max	±10V max		
Output Capacitance $C_{OUT}$ (pin 1)Gop F max <sup>6</sup> $200 pF max6$ Digital Inputs = BCD 0000 Digital Inputs = BCD 0000 Digital Inputs = BCD 1999 RFB Resistance (pin 18 to pin 1) <sup>7</sup> RFB Resistance (pin 18 to pin 1) <sup>7</sup> $8k\Omega \min/40k\Omega \max$ $8k\Omega \min/40k\Omega \max$ DIGITIAL INPUTS Input HIGH Voltage $V_{IH}^3$ $+14.5V \min$ $+14.5V \min$ $+14.5V \min$ $+14.5V \min$ Input LOW Voltage $V_{IL}^3$ $+0.5V \max$ $+0.5V \max$ $\pm 10\muA \max$ Digital Input = 0V or V_{DD}	ANALOG OUTPUT				
	Output Capacitance				
$\begin{array}{ccc} & & & & & & & & & & & & & & & & & &$	COUT (pin 1)	60pF max <sup>6</sup>	60pF max <sup>6</sup>	Digital Inputs = BCD 0000	
RFB Resistance (pin 18 to pin 1) <sup>7</sup> 8kΩ min/40kΩ max       8kΩ min/40kΩ max         DIGITIAL INPUTS       Input HIGH Voltage $V_{IH}^3$ +14.5V min         Input LOW Voltage $V_{IL}^3$ +0.5V max       +0.5V max         Input Low Voltage $V_{IL}^3$ +0.5V max       ±10µA max         Input Leakage Current       ±1µA max       ±10µA max       Digital Input = 0V or V_{DD}		200pF max <sup>6</sup>	200pF max <sup>6</sup>	Digital Inputs = BCD 1999	
DIGITIAL INPUTS Input HIGH Voltage V <sub>IH</sub> <sup>3</sup> +14.5V min +14.5V min Input LOW Voltage V <sub>IL</sub> <sup>3</sup> +0.5V max +0.5V max Input Leakage Current ±1µA max ±10µA max Digital Input = 0V or V <sub>DD</sub> Input Capacitance 5pF max <sup>6</sup> 5pF max <sup>6</sup>	R <sub>FB</sub> Resistance (pin 18 to pin 1) <sup>7</sup>	$8k\Omega$ min/40k $\Omega$ max	$8k\Omega \min/40k\Omega \max$		
Input HIGH Voltage V <sub>IH</sub> <sup>3</sup> +14.5V min +14.5V min Input LOW Voltage V <sub>IL</sub> <sup>3</sup> +0.5V max +0.5V max Input Leakage Current ±1μA max ±10μA max Digital Input = 0V or V <sub>DD</sub> Input Capacitance 5pF max <sup>6</sup> 5pF max <sup>6</sup>	DIGITIAL INPUTS	· · · · · · · · · · · · · · · · · · ·			
V <sub>IH</sub> <sup>3</sup> +14.5V min       Input LOW Voltage     +0.5V max       V <sub>IL</sub> <sup>3</sup> +0.5V max       Input Leakage Current     ±1μA max       ±10μA max     Digital Input = 0V or V <sub>DD</sub> Input Capacitance     5pF max <sup>6</sup>	Input HIGH Voltage				
Input LOW Voltage V <sub>IL</sub> <sup>3</sup> +0.5V max +0.5V max Input Leakage Current ±1µA max ±10µA max Digital Input = 0V or V <sub>DD</sub> Input Capacitance 5pF max <sup>6</sup> 5pF max <sup>6</sup>	V <sub>IH</sub> <sup>3</sup>	+14.5V min	+14.5V min		
V <sub>IL</sub> 3+0.5V max+0.5V maxInput Leakage Current±1μA max±10μA maxDigital Input = 0V or V <sub>DD</sub> Input Capacitance5pF max <sup>6</sup> 5pF max <sup>6</sup>	Input LOW Voltage				
Input Leakage Current ±1µA max ±10µA max Digital Input = 0V or V <sub>DD</sub> Input Capacitance 5pF max <sup>6</sup> 5pF max <sup>6</sup>	V <sub>IL</sub> <sup>3</sup>	+0.5V max	+0.5V max	• • • •	
Input Capacitance 5pF max <sup>6</sup> 5pF max <sup>6</sup>	Input Leakage Current	±1µA max	±10μA max	Digital Input = 0V or VDD	
	Input Capacitance	5pF max <sup>6</sup>	5pF max <sup>6</sup>		
Input Coding 3 <sup>1</sup> / <sub>2</sub> Digit BCD (1999 Counts) 3 <sup>1</sup> / <sub>2</sub> Digit BCD (1999 Counts)	Input Coding	31/2 Digit BCD (1999 Counts)	3½ Digit BCD (1999 Counts)		
POWER SUPPLY	POWER SUPPLY				
V <sub>DD</sub> Range +5V to +17V +5V to +17V Functional with	V <sub>DD</sub> Range	+5V to +17V	+5V to +17V	Functional with	
Degraded Performance				Degraded Performance	
VDD +15V ±5% +15V ±5% Rated Accuracy	VDD	+15V ±5%	+15V ±5%	Rated Accuracy	
IDD <sup>3</sup> 500µA max ImA max Digital Inputs = V <sub>11</sub> or V <sub>111</sub>	$1_{DD}^{3}$	500µA max	1mA max	Digital Inputs = $V_{II}$ or $V_{IH}$	

NOTES: <sup>1</sup> Commercial devices are sample tested over temperature. <sup>2</sup> Monotonicity is guaranteed on the AD7525LN, CD and UD versions over T<sub>min</sub> to T<sub>max</sub>. <sup>3</sup> Final electrical tests on 883B screen parts are: Gain Error, Nonlinearity, V<sub>II</sub>, V<sub>IL</sub>, Digital Input Leakage Current and I<sub>DD</sub> at +25° C and +125° C (TD/883B Version) or +25° C and +85° C (BD/883P Version). <sup>4</sup> Gain Error is measured using the AD7525 internal feedback resistor. FS is "Full Scale" (BCD = 1.999). <sup>5</sup> AC parameter, sample tested at +25° C to ensure conformance to specification.

<sup>6</sup>Guaranteed, not tested.

<sup>7</sup> Thin Film resistor temperature coefficient is approximately -300ppm/°C.

Specifications subject to change without notice.

#### CAUTION

- 1. ESD (electro-static discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.
- 2. Do not apply voltages more negative than GND or more positive than VDD to any pin except VIN (pin 17) and RFB (pin 18).
- 3. The inputs of some IC amplifiers (especially high speed types) present a low impedance to V- during power sequencing. To prevent the AD7525 OUT terminal (pin 1) from exceeding -300mV (which causes catastrophic substrate current), a Schottky diode, HSCH 1001 or equivalent, is recommended. While not required for most amplifier types, provision for the diode should be made during layout. The diode should be connected between OUT (pin 1) and GND (pin 2) as shown in Figure 4. Protection Schottkys not required when using TRI-FET output amplifiers such as the AD542 or AD544.

#### ABSOLUTE MAXIMUM RATINGS

$(T_A = 25^{\circ}C \text{ unless otherwise noted})$
V <sub>DD</sub> (to GND)
V <sub>IN</sub> (to GND)±25V
R <sub>FB</sub> (to GND)±25V
Digital Input Voltage (to GND)
$V_{PIN1}$ (to GND)0.3V to $V_{DD}$
Power Dissipation (Package)
Plastic (Suffix N)
To +70°C 670mW
Derates above +70°C by
Ceramic (Suffix D)
To +75°C
Derates above +75°C by
Operating Temperature
Commercial Plastic (KN, LN Versions) 0 to +70°C
Industrial Ceramic (BD, CD Versions)25°C to +85°C
Military Ceramic (TD, UD Versions)55°C to +125°C

#### TERMINOLOGY

- SWITCHING TIME: In a D/A converter, the switching time is the time taken for an analog switch to change to a new state from the previous one. It includes delay time, and rise time from 10% to 90%, but does not include settling time, which is a function of the output amplifier used.
- **OUTPUT CAPACITANCE:** Capacitance from OUT terminal (pin 1) to ground.
- FEEDTHROUGH ERROR: Error caused by capacitive coupling from V<sub>IN</sub> (pin 17) to OUT (pin 1) with all digital inputs LOW.

#### PRINCIPLES OF OPERATION

#### CIRCUIT DESCRIPTION

The AD7525, a 3½ digit BCD multiplying DAC, consists of a thin-film R/2R ladder, interquad voltage dividers and 13 N-channel MOS SPDT current steering switches. Most applications require the addition of only an external operational amplifier. Referring to Figure 1, the "1.0 Digit" is a 1-bit multiplying DAC (composed of  $SW_1$  and  $R_1$ ) while the 0.1, 0.01, and 0.001 digits are 4-bit multiplying DAC's (DAC1, DAC2, and DAC3) connected by 10:1 dividers (composed of  $R_{IN2}$ ,  $R_2$ ,  $R_3$  and  $R_{IN3}$ ,  $R_4$ ,  $R_5$ .

DAC1 is expanded to show the R/2R ladder and switch network. With input voltage  $V_{IN}$ , the currents in each shunt arm are (starting at the left)  $V_{IN}/2R$ ,  $V_{IN}/4R$ ,  $V_{IN}/8R$  and  $V_{IN}/16R$ . A logic ONE applied to a digital input steers that shunt arm's current to OUT, while a logic ZERO steers the current to GND.



Figure 1. AD7525 Circuit Diagram

10

#### EQUIVALENT CIRCUIT

As shown in Figure 2, the AD7525 is a digitally controlled  $\pi$ -network attenuator with signal input "V<sub>IN</sub>" (pin 17), signal output "OUT" (pin 1), signal common "GND" (pin 2) and digital control "BCD input" (pins 3–15).

With OUT (pin 1) terminated at op amp virtual ground and  $R_{FB}$  (pin 18) connected to the op amp output, the nominal transfer equation is:







#### **OUTPUT AMPLIFIER CONSIDERATIONS**

#### Amplifier Offset

The output resistance at OUT (pin 1) is code dependent, varying between  $\infty$  to 0.35 R<sub>LDR</sub>. For a fixed feedback resistor of value 1.6 R<sub>LDR</sub> (Figure 3), the output error for a fixed amplifier offset (V<sub>OS</sub>) is:

 $V_{ERROR} = \left(1 + \frac{R_{FB}}{R_{OUT}}\right) V_{OS}$ Case 1:  $(R_{OUT} = \infty)$  $V_{ERROR} = \left(1 + \frac{R_{FB}}{\infty}\right) V_{OS}$  $V_{ERROR} = V_{OS}$ 

Case 2:  $(R_{OUT} = 0.35 R_{LDR})$ 

$$V_{\text{ERROR}} = \left(1 + \frac{1.6 \text{ R}_{\text{LDR}}}{0.35 \text{ R}_{\text{LDR}}}\right) V_{\text{OS}}$$
$$V_{\text{ERROR}} = (1 + 4.6) V_{\text{OS}} = 5.6 \text{ VOS}$$

Cases 1 and 2 show that amplifier offset in conjunction with a changing output resistance at OUT (pin 1) create nonlinearity error, in addition to a simple offset term.

It is therefore recommended that amplifier initial offset be adjusted to less than  $100\mu$ V (as measured between the amplifier input terminals). The offset voltage over the temperature range of interest/should not exceed 250 $\mu$ V. See application hint #2, below.

Do not include the usual bias current compensation resistor in the amplifier noninverting terminal. Instead, the amplifier should have a bias current which is low over the temperature range of interest. Bias current causes "output offset" of magnitude  $(I_B)R_{FB}$ .



Figure 3. Noise Gain Equivalent Circuit

#### **High Frequency Amplifiers**

 $R_{FB}$  and  $C_{OUT}$  create a phase lag in the output amplifier's feedback circuit. This phase lag, in conjunction with the amplifier's phase lag, may cause ringing or oscillation. When using a high speed amplifier, shunting the amplifier input to output with 5–20pF of feedback capacitance ensures stability.

#### APPLICATION HINTS

- 1. If an output voltage range of  $\pm 19.99$  volts is required (i.e., AD7525 V<sub>IN</sub> =  $\pm 10V$ , BCD = 1.999), a high voltage output amplifier with appropriate supply voltages must be used.
- 2. To maintain circuit linearity, the op amp offset voltage should not exceed 2% of the circuit resolution. (Resolution =  $V_{IN}$ ÷1000)
- CMOS logic inputs exhibit an input impedance on the order of 100MΩ. Unused CMOS inputs must always be tied to a known logic state. If single-pole single-throw thumbwheel switches are used to drive the digital inputs of the AD7525, external 10kΩ pull-down (pull-up if switch coding is complementary (BCD) resistors must be used.

## **Operation Guidelines**





#### CALIBRATION PROCEDURE

Offset Adjustment:

- 1. Apply BCD code 0.000 (0 0000 0000 0000) to the AD7525 digital inputs.
- 2. Connect a high resolution, high impedance voltmeter between pins 1 and 2 of the AD7525.
- 3. Adjust amplifier's trimpot for minimum reading on the voltmeter ( $<100\mu$ V).

#### **APPLICATION – THUMBWHEEL SWITCH ATTENUATOR**

		ANALO	G OUTPUT			
1.0	Digital 0.1	Input 0.01	0.001	Equivalent Decimal Input	v <sub>0</sub> /v <sub>IN</sub>	v <sub>o</sub>
1	1001	1001	1001	1.999	-1.999	-1.999V <sub>IN</sub>
1	0000	0000	0001	1.001	-1.001	-1.001V <sub>IN</sub>
1	0000	0000	0000	1.000	-1.000	-1.000V <sub>IN</sub>
0	1001	1001	1001	0.999	-0.999	-0.999V <sub>IN</sub>
0	0101	0000	0000	0.500	-0.500	-0.500V <sub>IN</sub>
0	0000	0000	0000	0.000	0	0
Note 1				•	•	1

Note I:

For proper BCD coding, the 0.1 digit, 0.01 digit or 0.001 digit must not exceed BCD "9" (1001).

Table 1. Analog Input/Output Relationship vs. Digital Input

Gain Adjustment:

- 1. Apply BCD code 1.000 (1 0000 0000 0000) to the AD7525 digital input.
- 2. Apply +10V to the  $V_{IN}$  input of Figure 1.
- 3. Connect the voltmeter between  $V_O$  (amplifier output) and pin 2 of the AD7525.
- 4. Adjust  $R_1$  until  $V_0 = -10V$ .



Figure 5. Thumbwheel Switch Attenuator

The circuit shown in Figure 5 is a precision voltage divider similar to 10-turn pots and thumbwheel switch incrementalvoltage-divider assemblies. Advantages of the circuit are:

- 🗆 Economy
- □ Low Output Impedance
- □ Resolution 0.1% V<sub>IN</sub>
- Excellent Repeatability Accuracy
- Overrange Capability

The BCD coded thumbwheel assembly applies BCD data to the AD7525 digital inputs. The switch assembly shown has single-pole-double-throw action, thus the BCD inputs are pulled either to +15V or GND (available from AMP, Harrisburg, PA; CHERRY, Waukegan, Illinois; or SAE, Santa Clara, California). Resistor R<sub>3</sub> limits current if make-before-break switches are used. SPST switch assemblies can be used; however, appropriate pull-up or pull-down resistors must be used on each digital input, depending upon whether the switch coding is BCD or complementary BCD. This ensures each digital input has appropriate V<sub>IH</sub> or V<sub>IL</sub> levels applied.

Resistors  $R_1$  and  $R_2$  provide gain adjustment capability.  $R_5$  is used to adjust the amplifier offset voltage (as measured between the amplifier input terminals) to less than 100 $\mu$ V. Diode D<sub>1</sub> (HSCH 1001) provides AD7525 output protection (see Caution note 3).

VOL. I, 10-126 DIGITAL-TO-ANALOG CONVERTERS



## CMOS 10-Bit (Systems) DAC

AD7527

#### FEATURES

Double Buffer Latches/Counter Data Readback 8- and 16-Bit Bus Compatible ±1LSB max Gain Error ("G" version) Easy Calibration Features Latch Proof (No Schottky Protection Required)

#### TYPICAL APPLICATIONS

4-20mA Loop Control Tracking ADCs S/D Converters Intelligent Instruments A.T.E.

#### **GENERAL DESCRIPTION**

The AD7527 is a 10-bit monolithic CMOS systems DAC with extensive pin programmable logic functions. It interfaces directly with 8- or 16-bit data busses. The contents of the internal register can be written into and read from in left or right hand justified format.

The internal register data can be incremented or decremented using three control pins. The device includes an on-chip oscillator which may be used for incrementing or decrementing: alternatively an external clock can be used. System initialization and calibration is facilitated by a data override function which forces the DAC logic inputs to one of three override values for a zero, half or full scale output.

Two equal and matched feedback resistors are included on the die to facilitate 4-20mA circuits and other applications requiring matched resistors. The device has a low gain temperature coefficient of typically 2ppm/°C with a maximum of 5ppm/°C.

#### **ORDERING INFORMATION**

Relative	1	Temperat	ure Range and Pac	kage
Accuracy T <sub>min</sub> to T <sub>max</sub>	Gain Error +25°C	0 to +70°C	-25°C to +85°C	-55°C to +125°C
±1LSB	±10LSB	AD7527KN	AD7527BD	AD7527TD
±1/2LSB	±5LSB	AD7527LN	AD7527CD	AD7527UD
±1/2LSB	±1LSB	AD7527GLN	AD7527GCD	AD7527GUD

Analog Devices is offering the AD7527 in chip carriers. For information contact the factory.

#### PACKAGE IDENTIFICATION<sup>1</sup>

Suffix D: Ceramic DIP – (D28B) Suffix N: Plastic DIP – (N28A)

<sup>1</sup>See Section 20 for package outline information.

Ceramic parts are available screened to MIL-STD-883, Method 5004 Para, 3.1.1 through 3.612 for a Class B device. To order add /883B to part number.

#### AD7527 FUNCTIONAL BLOCK DIAGRAM



#### 28-PIN DIP PIN CONFIGURATION

#### (NOT TO SCALE)



DIGITAL-TO-ANALOG CONVERTERS VOL. 1, 10-127

# **SPECIFICATIONS** (VDD = +5V, VREF = +10V, VOUT1 = 0V unless otherwise noted)

· ·	Limit <sup>1</sup> at	Limit <sup>1</sup> at 0, +70°C	Limit <sup>1</sup> at		
Parameter	$T_A = +25^{\circ}C$	and -25°C, +85°C	-55°C, +125°C	Units	Conditions/Comments
STATIC PERFORMANCE					· · · · · · · · · · · · · · · · · · ·
Resolution	10	10	10	Bits	*
Relative Accuracy <sup>2</sup>					
AD7527KN, BD, TD	±1	±1	±1	LSB max	
AD7527LN, CD, UD	±0.5	±0.5	±0.5	LSB max	
AD7527GLN, GCD, GUD	±0.5	±0.5	±0.5	LSB max	
Differential Nonlinearity*				1.00	Commented O Dis Managements T T.
AD7527KN, BD, TD	±2	±2	±2	LSB max	Guaranteed 9-Bit Monotonic, Imin to Imax
AD7527LN, CD, UD	±1	±1 +1	±1 +1	LSD max	Guaranteed 10-Bit Monotonic, Tmin to Tmax
AD7527GLN, GCD, GOD	±1	±1		LJD Max	Guaranteed to be monotonic, Tmm to Tmax
AD7527KN BD TD	+10	+10	±10	LSB max	Using internal REB only, Gain Error can
AD7527LN CD UD	±5	±5	±5	LSB max	be trimmed to zero using circuits of
AD7527GLN, GCD, GUD	±1	±1	±2	LSB max	Figures 11, 12 and 13.
RFB to ROFF Resistance Match	±0,2	±0.2	±0.2	% max	
Average Gain Temperature					
Coefficient, ∆G/∆T				_	
T <sub>min</sub> to +25°C	-	5	5	ppm/°C max	
+25°C to Tmax		5	5	ppm/°C max	
dc Supply Rejection <sup>2</sup>					
$\Delta Gain / \Delta V_{DD}$	0.005	0.005	0.005	% per % max	$V_{DD} = +4.75 V$ to $+5.25 V$
Output Leakage Current	• •	10	100		DAC Begister Londed with All Oc
OUT1 (pin 2)	10	10	200	nA max	DAC Register Ebaded with An os.
DYNAMIC PERFORMANCE					
DAC Register	050	050	950	ne may	OUT1 Load = $100\Omega$ 13 pE Measured from Leading
Propagation Delay ,	930	750	750	ns max	Edge of WR to 90% of Final Output Current for
					Full Scale Change.
Digital Charge Injection <sup>2</sup> <sup>3</sup>	300	300	300	nV sec typ	Measured with ADLH0032CG as Output Amplifier.
Digital Charge Injection	500	200	••••		C1 of Figure 11 is 33pF. Pin 28 to AGND.
Multiplying Feedthrough Error <sup>2,3</sup>	2	2	4	mV p-p max	$V_{RFF} = \pm 10V$ , 10kHz Sine Wave, (See Application
Multiplying reculifough bilor	. –				Hint Number 4). Pin 28 to AGND.
Small Signal Bandwidth	100	100	100	kHz typ	Using Circuit of Figure 11.
Innut Desistance at					· · ·
Vang Res Room	7	7	7	kO min	Typical Input Resistance is 13kO
(pins 27 1 28 Respectively)	20	20	20	kΩ max	Typical input iteoretainee in Tonet
Input Resistance					
Temperature Coefficient	-300	-300	-300	ppm/°C typ	
Analog Output Canasitance					
$C_{outra}$ (pin 2) <sup>3</sup>	230	230	230	nF max	DAC Register Loaded with 1111111111
$C_{00T1}$ (pin 2) <sup>3</sup>	75	250	75	pF max	DAC Register Loaded with 0000000000
	,,,				
DIGITAL CONTROL INPUTS	10	10	2.0	Vmin	Evoluting CLK (pip 0) and DATA Bus (pips 10, 10)
Input HIGH Voltage, VIH	- 3.0	3.0	5.0	Vmax	Excluding CER (pin 9) and DATA Bus (pins 10-19)
Input Leakage Current Lux <sup>4</sup>	1	1	1	uA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance, CIN <sup>3</sup>	8	8	8	pF max	
Input HIGH Voltage Vu	3.8	3.8	3.8	V min	Input is a Schmitt Trigger
Input I OW Voltage, Vin	0.5	0.5	0.5	Vmax	inpartie a seminite 11.66
Input HIGH Ourrent, Ju	1.5	1.5	1.5	mA max	$V_{IN} = +5V$
Input LOW Current, In	±1	±1	±1	μA max	$V_{IN} = 0V$
DATA BUS (PINS 10-19)					
Input HIGH Voltage, Viu	3.0	3.0	3.0	V min	
Input LOW Voltage, Vi	0.8	0.8	0.8	V max	
Output HIGH Voltage, VOH	4.0	4.0	4.0	V min	$1_{\text{SOURCE}} = 40 \mu \text{A}$
Output LOW Voltage, VOL	0.4	0.4	0.4	V max	ISINK = 1.6mA
Leakage Current per pin	±1	±10	±10	μA max	Outputs in high impedance state.
Capacitance per pin <sup>3</sup>	10	10	10	pF max	Outputs in high impedance state.
POWER REQUIREMENTS		~			
VDD	+5	+5	+5	v	
IDD	5	5	5	mA max	$V_{IN} = V_{IL}$ or $V_{IH}$ ; Data bus in high impedance state.
	500	500	500	µA max	V <sub>IN</sub> = 0 or V <sub>DD</sub> ; Data bus in high impedance state.

NOTES: <sup>1</sup> Temperature Ranges as follows: KN, LN, GLN versions, U to +70°C BD, CD, GCD versions, -25°C to +85°C TD, UD, GUD versions, -55°C to +125°C

<sup>6</sup>Sample tested at +25°C to ensure compliance. <sup>6</sup>For write timing, data bus reference levels are 0.8V (V1L) and 3.0V (V1H), see Figure 3. For read timing, data bus reference levels are 0.4V (VOL) and 2.4V (VOH), measured with a 10k $\Omega$  pull-down resistor.

<sup>2</sup> See Terminology <sup>3</sup>Guaranteed but not tested.

c

Specifications subject to change without notice.

<sup>4</sup>Logic inputs are MOS gates. Typical input current at +25°C is less than 1nA.

# TIMING CHARACTERISTICS<sup>®</sup>

	Limit <sup>1</sup> at	Limit <sup>1</sup> at 0, +70°C	Limit <sup>1</sup> at		
rarameter	IA = +25 C	and -25 C, +85 C	-55 C, +125 C	Units	Conditions/Comments
DATA WRITE <sup>6</sup>					
tDS	300	360	450	ns min	Data valid setup time for 10-bit bus mode
,					& 8-bit bus mode, right justified data.
tDS	425	520	570	ns min	Data valid setup time for 8-bit bus mode,
					left justified data.
tDн	0	0	0	ns min	Data valid hold time.
tws	240	275	325	ns min	Write control setup time.
twn	0	0	0	ns min	Write control hold time.
twp	180	220	250	ns min	Write pulse width.
DATA READ <sup>6</sup>					
trs	0	0	0	ns min	Read control setup time.
trh	0	0	0	ns min	Read control hold time.
tRP	175	240	265	ns min	Read pulse width, $C_{L} = 20 pF$
	300	400	450	ns min	$C_L = 100 pF$
tRAD	175	240	265	ns min	Data access time, $C_L = 20 pF$
	300	400	450	ns min	$C_L = 100 pF$
tRHD	50	70	100	ns min	Data hold time.
	120	140	150	ns max	· · · · · · · · · · · · · · · · · · ·

**Operating Temperature Range** 

KN, LN, GLN. . . . . . . . . . . .

See notes on Specifications page

#### **ABSOLUTE MAXIMUM RATINGS\***

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

	BD, CD, GCD
$V_{DD}$ to DGND	TD, UD, GUD
V <sub>DD</sub> to AGND	Storage Temperature Range
AGND to DGND	Lead Temperature (Soldering, 10 secs) +300°C
DGND to AGND	Power Dissipation (Package)
Digital Input Voltage to DGND	Plastic (Suffix N)
(pins 4-9, 21-25)	$T_0 + 50^{\circ}C_{\circ} + 1200 \text{mW}$
Digital Bus Voltage to DGND	Derate above $+50^{\circ}$ C by
(pins 10-19)	Ceramic (Suffix D)
V <sub>PIN2</sub> to AGND	To +50°C
V <sub>PIN1</sub> , V <sub>PIN27</sub> , V <sub>PIN28</sub> to AGND	Derate above $+50^{\circ}$ C by 10mW/°C

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



...0 to  $+70^{\circ}$  C

#### **PIN FUNCTION DESCRIPTION**

#### PIN MNEMONIC

1

2

Δ

#### DESCRIPTION

- RFB Feedback Resistor. Used for normal unity gain (at full scale) D/A conversion.
- OUT1 DAC Current OUT1 Bus. Normally terminated at virtual ground of output amplifier.
- 3 AGND Analog Ground.

FCE1 Force 1 Input. See pin 6 description.

5 FCE2 Force 2 Input. See pin 6 description.

6 DOR Da

CONT2

Force 2 Input. See pin 6 description.

Data Override Input. This function allows the user to force the DAC logic inputs to one of three override values for calibration and reset. The value which the DAC output assumes is determined by the logic levels on the Forcing inputs, FCE1 and FCE2.

DOR	FCE2	FCE1	DAC INPUT	
1	х	X	DAC Register Contents	
0	0	0	0000000000	
0	0	1	100000000	X = Don't Ca
0	1 1	x	111111111	

Data in the input and DAC registers are not affected in any way by the data override. They may be written to or read from as in normal operation. When the override signal is removed the DAC output returns to reflect the value in the DAC register.

#### CONT1 Control Input 1. See pin 8 description.

Control Input 2. This signal, in combination with CONT1 (pin 7) is used to determine the AD7527 operating mode, either *load* or *count* mode. In the *load* mode all AD7527 data WRITE, READ and LOAD operations are via the data bus and control inputs. In the *count* mode external data on the data bus cannot be written into the AD7527, the WR and LDAC signals are ignored; however, the contents of the DAC register can still be read. In this mode the input and DAC registers are driven as an internal up/down counter. The up/down counter operation is controlled by the CONT1, CONT2 signals. CONT1 cONT2 encoding is as follows:

CONT1	CONT2	MODE	FUNCTION
0	0	Load	Control is via data bus and control inputs
0	1	Count	Increment input and DAC Registers
1	0	Count	Decrement input and DAC Registers
1	1	Count	Input and DAC Register contents frozen

End stop logic prevents the up/down counter from being incremented beyond all 1s or decremented below all 0s. The increment/ decrement rate is controlled by the rate frequency on the CLK input (pin 9). The response of the AD7527 to a change in the control inputs depends on the state of the rate clock (HIGH or LOW) at the time the change occurs.



Case 2. Rate Clock HIGH When Controls Change

A status flag is available via the data bus to indicate whether the AD7527 is in the load mode (flag HIGH) or count mode (flag LOW).

		(ing bon),
9	CLK	Clock Input. Controls the input and DAC registers increment/decrement rate when the AD7527 is in the <i>count</i> mode. Connecting an external resistor to V <sub>DD</sub> and capacitor to ground completes an internal low frequency clock circuit, see Figure 4. Alternatively CLK may be driven by an external clock frequency of up to 1MHz.
10	DB9	Data Bit 9. Most Significant Bit (MSB).
11	DBS	Data Bit 8.
12	DB7	Data Bit 7.
13	DB6	Data Bit 6.
14	DB5	Data Bit 5.
15	DB4	Data Bit 4.
16	DB3	Data Bit 3.
17	DB2	Data Bit 2.

VOL. I, 10-130 DIGITAL-TO-ANALOG CONVERTERS

18	DB1 (LJ/RJ)	Pin function is dependent upon the 10/8 (pin 21) input. Pin 21 HIGH; pin 18 is Data Bit 1 (DB1) input. Pin 21 LOW; pin 18 is left-justified/right-justified (LJ/RJ) control input.
19	DB0 (LS/MS)	Pin function is dependent upon the 10/8 (pin 21) input. Pin 21 HIGH; pin 19 is Data Bit 0 (DB0) input. Pin 21 LOW; pin 19 is Least Significant Byte/Most Significant Byte (LS/MS) control input.
20	DGND	
21	10/8	10/8-Bit Control Input. When 10/8 is HIGH the AD7527 data port is 10-bits wide (DB9-DB0). This allows single byte (10-bit) write and read operations when using 16-bit data busses. When 10/8 is LOW the AD7527 data port is reduced to 8-bits wide (DB9-DB2). This mode simplifies interfacing to 8-bit data busses and data is loaded or read in two bytes. In this double byte mode L/RT (pin 18) and LS/MS (pin 19) pass data format information to the AD7527.
22	RD	READ Input. This active low signal, in combination with $\overline{\text{RWE}}$ (pin 23), is used to enable the three-state drivers which place the DAC register contents on the external data bus. The data output format is dependent upon control input 10/8 and is shown in Figure 3. The contents of the DAC register can be read in either of the AD7527 operating modes– <i>count</i> mode or <i>load</i> mode.
23	RWE	READ WRITE ENABLE Input, Active Low. When the AD7527 is in the <i>load</i> mode a LOW on RWE enables data transfers to or from the AD7527 via the external data bus. When RWE is HIGH the external data bus is locked out. Data present in the input register can still be transferred to the DAC register.
24	ŴŔ	WRITE Input. This active low signal, in combination with others, is used in loading external data into the AD7527 registers and in transferring data from the input register to the DAC register. The data is latched into its destination register (input register, DAC register or both) when WR returns high. The WR input has no effect when the AD7527 is in the <i>count</i> mode.
25	LDAC	Load DAC input, active low. This signal, in combination with others, is used to load the DAC register from either the input register or the external data bus. The LDAC input has no effect when the AD7527 is in the <i>count</i> mode.
26	V <sub>DD</sub>	+5V Supply Input.
27	VREF	Reference Voltage Input.
28	ROFF	Offset Bias Resistor, $R_{OFF} = R_{LAD} = R_{FB}$ . If not used, it is recommended that this pin be connected to AGND to minimize noise injection.

#### TERMINOLOGY

#### **RELATIVE ACCURACY**

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for ideal zero and full scale and is expressed in % or ppm of full-scale range or (sub) multiples of 1LSB.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of ±1LSB max over the operating temperature range insures monotonicity.

#### GAIN ERROR

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the AD7527, ideal full-scale output is  $V_{\rm REF}$  (1023/1024). Gain error is adjustable to zero.

#### **OUTPUT LEAKAGE CURRENT**

Current which appears at OUT1 with the DAC register loaded to all 0s.

#### MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from  $V_{\rm REF}$  terminal to OUT1 with DAC register loaded to all 0s.

#### POWER SUPPLY REJECTION

Power supply rejection is a measure of the sensitivity of the DAC full-scale output to the effect of power supply changes.

#### **PROPAGATION DELAY**

This is a measure of the internal circuit delays and is defined as the time from the leading edge of  $\overline{WR}$  to the analog output current reaching 90% of its final value for a full scale change.

#### LSB

This is an abbreviation for Least Significant Bit. For an n-bit converter,  $1LSB = V_{REF}/2^n$ .

#### FSR

This is an abbreviation for Full Scale Range. For a 10-bit converter with a reference input of 10V the FSR is  $10 \times (1023/1024)$  volts.

#### DIGITAL CHARGE INJECTION

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA secs or nV secs. Digital charge injection is measured with  $V_{REF} = AGND$ .

#### GENERAL CIRCUIT INFORMATION

#### **D/A CONVERTER SECTION**

The AD7527 10-bit multiplying D/A converter section consists of a highly stable thin-film R-2R ladder and ten CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. The binary weighted currents are switched between the OUT1 bus line and AGND by N-channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.



Figure 1. AD7527 Functional Diagram

The capacitance at the OUT1 bus line,  $C_{OUT1}$ , is code dependent and varies from 75pF (all switches to AGND) to 230pF (all switches to OUT1).

One of the current switches is shown in Figure 2. The input resistance at  $V_{REF}$  (Figure 1) is always equal to  $R_{LDR}$  ( $R_{LDR}$  is the R/2R ladder characteristic resistance and is equal to value "R"). Since  $R_{IN}$  at the  $V_{REF}$  pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external  $R_{FB}$  is recommended to define scale factor.)



Figure 2. N-Channel Current Steering Switch

#### CONTROL INPUT INFORMATION

#### **READ/WRITE**

Figure 3 shows generalized WRITE and READ timing diagrams for the AD7527. Dynamic specifications are included on specifications page. A typical setup time of 250ns is required by the AD7527 when changing from the 10-bit bus mode to the 8-bit bus mode or vice versa.







b. Read Timing

NOTES: 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF  $V_{DD}$ , t<sub>r</sub> = t<sub>f</sub> = 20ns.

2. TIMING MEASUREMENT REFERENCE LEVEL IS VIH + VIL

3. DATA OUT TIMING MEASUREMENTS ARE FROM  $V_{OH}$  = 2.4V,  $V_{OL}$  = 0.4V.

Figure 3. AD7527 Timing Diagrams

#### DATA TRANSFER

A truth table for the data transfer control inputs is shown in Table 1. When the AD7527 is in the 10-bit communications mode (10/8 HIGH) each write and read function of Table 1 can be executed in a single byte operation. When the AD7527 is in the 8-bit communications mode (10/8 LOW) 10-bit data write and read functions are two byte operations.

LDAC	RD	WR	RWE	Function
х	х	х	1	External Data Transfer does not take place
1	1	0	0	Write Data from input bus to Input Register
0	1	0	0	Write Data from input bus to Input Register and DAC Register
x	0	1	0	Read Data to input bus from DAC Register
0	1	0	1	Transfer Data from Input Register to DAC Register

X = "Don't Care" States

Table 1. AD7527 Data Transfer Truth Table (Reading and Writing Data)

#### INTERNAL CLOCK

Figure 4 shows typical internal oscillator frequency versus R and C. Due to process variations the actual operating frequency for a given RC from Figure 4 can vary from device to device by up to  $\pm 10\%$  from the calculated value. The internal oscillator frequency has a typical temperature coefficient of  $\pm 200$  ppm/°C.

The internal oscillator frequency supply rejection is dependent on the operating frequency. For low frequencies (tens of Hz) in the linear regions of Figure 4 it is typically  $\pm 0.01\%/\%$ . For higher frequencies (hundreds of Hz) in the linear regions of Figure 4 it is typically  $\pm 0.35\%/\%$ . Operation in the nonlinear regions for any frequency will degrade the frequency supply rejection.



Figure 4. fCLK versus R, C

#### 8-BIT COMMUNICATIONS MODE (10/8 LOW) Data Write (8-Bit Bus Mode)

Transferring 10 bits of data over an 8-bit bus requires two write cycles and provides four possible combinations depending on control inputs LJ/RJ and LS/MS. For left justified data LJ/RJ is held HIGH. For right justified data LJ/RJ is held LOW. The data protocol is determined by LS/MS. A logic HIGH on LS/MS signals the least significant byte is to be loaded; a logic LOW signals the most significant byte is to be loaded. The data possibilities are shown in Figure 5.



Figure 5. Formatting a 10-Bit Data Word

Two operating modes are possible for controlling the transfer of data from the input register to the DAC register, where it will update the analog output voltage. The simplest is the automatic transfer mode, which causes the data transfer to occur at the time of the second write cycle. Figure 6 shows the timing diagram for this mode. A third write cycle is re-



Figure 6. 8-Bit Loading, Automatic Transfer Mode

quired for the strobed transfer mode. This allows the AD7527 DAC updating to be synchronized with a master strobe signal in systems where update timing is important. Figure 7 illustrates the timing of this mode.



Figure 7. 8-Bit Loading, Strobed Transfer Mode

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-133

#### Data Read (8-Bit Bus Mode)

Two read cycles are required to place the contents of the 10bit DAC register onto the external data bus. Since the data in the DAC register is already either left or right justified the data format control input LJ/RJ must reflect this formatting to avoid data misinterpretation. The LS/MS control input determines which byte is placed on the bus. The three-state drivers are enabled when  $\overline{RD}$  goes low.

The status flag which indicates whether the AD7527 is in the load or count mode is only available when control input 10/8 is low. The status flag can only be read. From Figure 5 the status bit is the most right-hand bit in a 16-bit left justified word and the most left-hand bit in a 16-bit right justified word. The status bit can be shifted into a microprocessor's accumulator carry position for testing. Note that the "don't care" states of Figure 5 are driven by the AD7527 three-state drivers during a data read operation. The status flag is high when the AD7527 is in the load mode and low when in the count mode.

#### 10-BIT COMMUNICATIONS MODE (10/8 HIGH) Data Write (10-Bit Bus Mode)

If the available data bus is at least 10 bits wide (e.g., when using 16-bit  $\mu$ Ps) then full 10-bit parallel loading is possible. This is the simplest method of AD7527 data loading. A right justified or left justified data format is selected by bus wiring. Like the 8-bit communications mode, two operating modes are possible for controlling the transfer of data from the input register to the DAC register. The simplest is the automatic transfer mode which causes both the input and DAC registers to be loaded simultaneously with a single write cycle (see Figure 8). A second write cycle is required for the strobed transfer mode to allow DAC updating to be synchronized with a master strobe. Figure 9 illustrates this mode timing.



Figure 8. 10-Bit Loading, Automatic Transfer Mode



Figure 9. 10-Bit Loading, Strobed Transfer Mode

#### Data Read (10-Bit Bus Mode)

One read cycle is required to place the contents of the DAC register onto the external data bus. The three-state drivers are enabled when  $\overline{RD}$  goes low.

The status flag is not directly available in the 10-bit communications mode but it can be obtained by using software control to switch the AD7527 to the 8-bit bus mode (see Figure 10). The two pull-up resistors on DB0 and DB1 automatically select, when 10/8 goes low, the left justified data format, least significant byte. The processor can now read the status bit on DB2. When it has done so, it switches the AD7527 back to the 10-bit communications mode.



Figure 10. Reading Status Flag in 10-Bit Communications Mode

## UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 11 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. The logic inputs are omitted for clarity and the AD7527 offset input,  $R_{OFF}$  (pin 28), is tied to AGND. With a dc reference voltage or current (positive or negative polarity) applied at pin 27, the circuit is a unipolar D/A converter. With an ac reference voltage or current the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/ output relationship is shown in Table 2. When an offset voltage V<sub>OFF</sub> is applied to pin 28, an extra term -V<sub>OFF</sub> is added to the analog output, V<sub>OUT</sub>, of Table 2. To keep feedthrough to a minimum it is recommended that pin 28 be returned to a low impedance point, either AGND or an op-amp output.

For full scale trimming the DAC input is forced to 11111111111 either by using the data override function or by loading the DAC register with 111111111111. R1 is then adjusted for  $V_{OUT} = -V_{REF}$  (1023/1024). Alternatively, full scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

Phase compensation capacitor C1 (10 to 25pF) may be required for stability when using high speed amplifiers. C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1.

Amplifier A1 should be selected or trimmed to provide  $V_{OS} \le 10\%$  of an LSB. Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at  $V_{OUT}$  equal to I<sub>B</sub> times the DAC feedback resistance, nominally 12k $\Omega$ ). The AD544L is a high-speed implanted FET-input op amp with low, factory-trimmed V<sub>OS</sub> and low I<sub>B</sub>.



Figure 11. Unipolar Binary Operation (2-Quadrant Multiplication)

BINARY NU DAC REGI MSB	MBER IN STER LSB	ANAL	OG OUTPUT, V <sub>OUT</sub>
11111 10000 00000	11111 00000 00001	-V <sub>REF</sub> -V <sub>REF</sub> -V <sub>REF</sub>	$ \begin{pmatrix} 1023\\ 1024 \end{pmatrix} = Full Scale  \begin{pmatrix} 512\\ 1024 \end{pmatrix} = -1/2 V_{REF}  \begin{pmatrix} 1\\ 1024 \end{pmatrix} $
00000	00000	0V	= Zero Scale

Table 2. Unipolar Binary Code Table for Circuit of Figure 11

### Applying the AD7527

**BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)** Figure 12 and Table 3 illustrate the circuitry and code relationship for bipolar operation with offset binary coding. For half scale trimming ( $V_{OUT} = 0V$ ) the DAC input is forced to 1000000000 either by using the data override function or by loading the DAC register with 1000000000. The ratio of R3 to R4 is then adjusted for  $V_{OUT} = 0V$ . Full scale trimming is similarly accomplished by forcing the DAC input to 1111111111 and adjusting R1 for  $V_{OUT} = -V_{REF}/2$  (511/ 512). Alternatively full scale can be adjusted by omitting R1 and R2 and trimming the reference voltage input.

As in unipolar operation, A1 must be chosen for low  $V_{OS}$  and low  $I_B$ . In fixed reference applications A2 can be a slow amplifier to minimize cost e.g., AD542L. However, A2 should still exhibit good offset and bias characteristics. For multiplying DAC applications A2 requires a bandwidth consistent with the  $V_{REF}$  bandwidth. R3 and R4 should be selected for matching and tracking over the temperature range of interest. Any mismatch will cause both offset and full scale errors. Phase compensation capacitor C1 (10pF to 25pF) may be required for stability.



DTES: 1. LOGIC INPUTS OMITTED FOR CLARITY 2. SEE APPLICATION HINT NO. 5 3. R3, R4 MATCH 0.05% OR BETTER



BINARY NU DAC REC	MBER IN GISTER	ANALOG OUTPUT, V <sub>OUT</sub>
MSB	LSB	
111111	1111	$-\frac{V_{REF}}{2}\left(\frac{511}{512}\right)$
1,00000	0001	$-\frac{V_{\text{REF}}}{2} \left(\frac{1}{512}\right)$
100000	0000	ov
011111	1111	$+\frac{\mathrm{V_{REF}}}{2} \left(\frac{1}{512}\right)$
000000	0000	$+\frac{V_{REF}}{2} \left(\frac{512}{512}\right)$

Table 3. Bipolar Code Table for Offset Binary Circuit of Figure 12

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-135

If the required analog output in bipolar operation is  $V_{OUT} = \pm V_{REF}$  (as opposed to  $\pm V_{REF}/2$  with Figure 12) then the AD7527 should be connected as shown in Figure 13. Table 4 illustrates the code relationship for this case.

For half scale trimming ( $V_{OUT} = 0V$ ) the DAC input is forced to 100000000 either by using the data override function or by loading the DAC register with 1000000000. R1 is then adjusted for  $V_{OUT} = 0V$ . Alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for  $V_{OUT} =$ 0V. Full scale trimming is similarly accomplished by forcing the DAC input to 111111111 and adjusting R5 for  $V_{OUT} = +V_{REF}$  (511/512) or by varying the amplitude of  $V_{REF}$ .

As in unipolar operation, A1 must be chosen for low  $V_{OS}$  and low  $I_B$ . R3, R4 and R5 must be selected for matching and tracking over the temperature range of interest. Mismatch of 2R3 to R4 causes both offset and full scale error. Mismatch of R5 and R4 and 2R3 causes full scale error. Phase compensation capacitor C1 (10pF to 25pF) may be required for stability.



Figure 13. Bipolar Operation (4-Quadrant Multiplication)

BINARY I DAC RI	NUMBER IN EGISTER	ANALOG OUTPUT, V <sub>OUT</sub>	
MSB	LSB		-
11111	11111	$+V_{\text{REF}}\left(\frac{511}{512}\right)$	
100000	0001	$+V_{\text{REF}}\left(\frac{1}{512}\right)$	
10000	0000	0V	
01111	11111	$-V_{\text{REF}}\left(\frac{1}{512}\right)$	
00000	00000	$-V_{\text{REF}}\left(\frac{512}{512}\right)$	

 Table 4. Bipolar Code Table for Offset Binary Circuit of
 Figure 13

Figure 14 illustrates an arrangement to generate with two SPDT switches, one with center off, mode control signals for the AD7527. The truth table for CONT1 and CONT2 signals is shown under the pin function description of pin 8.



Figure 14. Typical Front Panel Mode Control Circuitry

4-20mA LOOP CIRCUITS







Figure 16. RL Referenced to Positive Loop Supply



Figure 17. RL Referenced to Negative Loop Supply (Note Single Supply Operation)

#### APPLICATION HINTS

To ensure system performance consistent with AD7527 specifications, careful attention must be given to the following points:

- GENERAL GROUND MANAGEMENT: Voltage differences between the AD7527 AGND and DGND cause loss of accuracy (dc voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7527. In more complex systems where the AGND-DGND intertie is on the back-plane, it is recommended that diodes be connected back-to-back between the AD7527 AGND and DGND pins (1N914 or equivalent).
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a code-dependent differential nonlinearity term at the amplifier output of maximum magnitude 0.67  $V_{OS}$  ( $V_{OS}$  is amplifier input offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier  $V_{OS}$  be no greater than 10% of 1LSB over the temperature range of interest [output resolution =  $V_{REF}(2^{-n})$  where n is the number of bits exercised].
- 3. HIGH FREQUENCY CONSIDERATIONS: AD7527 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.
- 4. FEEDTHROUGH: The dynamic performance of the AD7527 will depend upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 11 is shown below which minimizes feedthrough from V<sub>REF</sub> to the output in multiplying applications.



Figure 18. Suggested Layout Shows Copper Side (i.e. Bottom View)

5. GAIN TEMPERATURE COEFFICIENTS: The gain temperature coefficient of the AD7527 has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to worst case gain shifts of 0.51LSBs and 0.2LSBs respectively over a 100°C temperature range. When trim resistors are used to adjust full scale range as shown in Figures 11, 12 and 13, the temperature coefficients of the trim resistors should also be taken into account. It may be shown that the additional gain temperature coefficients introduced by R1 and R2 may be approximately expressed as follows:

Temperature Coefficient Contribution Due to R1	$= -\frac{R1}{R_{IN}}$	(γ1 + 300)
Temperature Coefficient	D 1	•

Contribution Due to R2 =  $+\frac{R2}{R_{IN}}$  ( $\gamma 2 + 300$ )

Where  $\gamma 1$  and  $\gamma 2$  are the temperature coefficients in ppm/°C of R1 and R2 respectively and R<sub>IN</sub> is the DAC input resistance at the V<sub>REF</sub> terminal (pin 27). For high quality wire-wound resistors  $\gamma = +50$ ppm/°C and for trimming potentiometers  $\gamma = \pm50$ ppm/°C.

It will be seen that if R1 and R2 are small compared with R<sub>IN</sub>, their contribution to gain temperature coefficient will be small. For the standard AD7527TD gain error specification of  $\pm 10$ LSPs it is recommended that R1 = 200 $\Omega$  and R2 = 100 $\Omega$ .

However if the AD7527GUD is used which has a specified gain error of ±1LSB it is recommended that R1 =  $10\Omega$  and R2 =  $5\Omega$ . With these values the maximum gain temperature coefficient is increased by only 0.34ppm/°C. Where possible R1 should be a select on test fixed resistor since the resulting gain temperature coefficient will be tighter in all cases. For further gain T.C. information refer to application note, "Gain Error and Gain Temperature Coefficients of CMOS Multiplying DACs", Publication Number E630-10-6/81 available from Analog Devices.

6. For additional information on multiplying DACs refer to "Applications Guide to CMOS Multiplying D/A Converters", Publication Number G479–15–8/78, available from Analog Devices.





# CMOS Dual 8-Bit Buffered Multiplying DAC

AD7528

#### FEATURES

On-Chip Latches for Both DACs +5V to +15V Operation DACs Matched to 1% Four Quadrant Multiplication TTL/CMOS Compatible Latch Free (Protection Schottkys not Required)

#### APPLICATIONS

Digital Control of: Gain/Attenuation Filter Parameters Stereo Audio Circuits X-Y Graphics



#### **GENERAL DESCRIPTION**

The AD7528 is a monolithic dual 8-bit digital/analog converter produced in a small 0.3" wide 20-pin DIP, featuring excellent DAC-to-DAC matching.

Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input DAC A/DAC B determines which DAC is to be loaded. The AD7528's load cycle is similar to the write cycle of a random access memory and the device is bus compatible with most 8-bit micro-processors, including 6800, 8080, 8085, Z80.

The device operates from a + 5V to + 15V power supply, dissipating only 20mW of power.

Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

#### **PRODUCT HIGHLIGHTS**

- 1. DAC to DAC matching: since both of the AD7528 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent. The AD7528's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
- Small package size: combining the inputs to the on-chip DAC latches into a common data bus and adding a DAC A/DAC B select line has allowed the AD7528 to be packaged in a small 20-pin 0.3" wide DIP.

# **SPECIFICATIONS** $(V_{REF} A = V_{REF} B = +10V; OUT A = OUT B = 0V unless otherwise specified)$

					V		
Parameter	Version <sup>1</sup>	$V_{DD} = -$ $T_A = +25^{\circ}C$	T <sub>min</sub> , T <sub>max</sub>	$\mathbf{T}_{\mathbf{A}} = +25^{\circ}\mathrm{C}$	T <sub>min</sub> , T <sub>max</sub>	Units	Test Conditions/Comments
STATIC PERFORMANCE <sup>2</sup>							
Resolution	All	8	8	8	8 .	Bits	
Relative Accuracy	LAS	+1	+1	+1	+1	LSBmax	This is an Endpoint Linearity Specification
Relative Accuracy	KRT	+ 1/2	+ 16	+ 16	+ 16	I SB max	i no lo un principolite innounte, opponitouron
		+ 1/2	+ 14	+ 1/2	+ 1/2	I SB max	
Differential Nonlinearity	All	±1	±1	±1	±1	LSB max	All Grades Guaranteed Monotonic Over Full Operating Temperature Range
Colo Franci	TAS			- 4		I SD mart	Measured Using Internal PER A and PER B
Gain Error	J, A, 3	±+	±0	±+	± 3	LOD max	Beth DAC I stabes I and ad with 11111111
	K, B, I	±2	±4	±2	±3	LSB max	Both DAC Latenes Loaded with IIIIIII.
	L, C, U	± 1	±3	±I	±1	LSB max	of Figures 4 and 5
Gain Temperature Coefficient							or rightes want 5.
∆Gain/∆Temperature Output Leakage Current	All	±0.007	±0.007	± 0.0035	±0.0035	%/°C max	
OUT A (Pin 2)	A 11	+ 50	+ 400	+ 50	+ 200	n A max	DACI atches Loaded with 0000000
OUT R (Pin 20)	A 11	+ 50'	+ 400	+ 50	+ 200	n A max	Dire Entenes Bounce with obsorbers
Input Resistance (V A. V B)	411	• 50	2 400	2.50	2200	k() min	Input Resistance TC = - 300mm/°C Tunical
input Resistance (VREF A, VREF D)	Au	15	15	15	15	kO may	Input Resistance is 11kO
		10 ·	15	15	15	K11 max	Input Resistance is Tikar
V <sub>REF</sub> A/V <sub>REF</sub> B Input Resistance Match	All	±1	±1	±1	±1 .	% max	•
DIGITAL INPUTS <sup>3</sup>							
Input High Voltage							
V	A11	24	24	13.5	13.5	Vmin	
V IH	760	2.4	2.4	15.5	15.5	* mun	
N.a.	A11	0.8	0.8	15	15	Vmar	
VIL L	<b>A</b> 11	0.8	0.0	1.5	1.5	* max	1
InputCurrent	A 11	+1	+ 10	+1	+ 10	u A max	$V_{m} = 0 \text{ or } V_{m}$
IN Instant	All .	± 1	± 10	± 1	10	pert max	VIN - OUL VDB
Input Capacitance	A 15	10	20	20	20	- Faran	
W/B CS DACA/DACB	A11 ·	30	30	30	30	pr max	
wk,CS,DACA/DACB			30		30	primax	
SWITCHING CHARACTERISTICS <sup>4</sup>							See Timing Diagram
Chip Select to Write Set Up Time							
t <sub>CS</sub> Chin Select to Write Hold Time	All	200	230	60	80	ns min	
ku	All	10	15	20	30	ns min	
DAC Select to Write Set Up Time							
tas	All	200	230	60	80	ns min	
DAC Select to Write Hold Time							
t <sub>AH</sub>	All	10	15	20	30	ns min	
Data Valid to Write Set Up Time							
t <sub>DS</sub>	All	30	40	110	130	ns min	
Data Valid to Write Hold Time							
t <sub>DH</sub>	All	0	0	0	0	ns min	
Write Pulse Width							1
twn	All	60	80	180	200	ns min	
POWER SUPPLY							See Figure 3
Ipp	All	1	1	1	1	mA max	All Digital Inputs Vir or Vir
		100	500	100	500	µA max	All Digital Inputs 0V or VDD

# AC PERFORMANCE CHARACTERISTICS<sup>5</sup> (Measured Using Recommended P.C. Board Layout (Figure 7) and

P.C. Board Layout (Figure 7) and AD644 as Output Amplifiers)

		. <u> </u>					
Parameter	Version <sup>1</sup>	$V_{DD} = T_A = +25^{\circ}C$	+ 5V T <sub>min</sub> , T <sub>max</sub>	$V_{DD} = +$ $T_{A} = +25^{\circ}C$	15V T <sub>min</sub> , T <sub>max</sub>	Units	Test Conditions/Comments
DC SUPPLY REJECTION ( $\Delta GAIN / \Delta V_{DD}$ )	All	0.02	0.04	0.01	0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
PROPAGATION DELAY (From Digital Input to 90% of Final Analog Output Current)	All	220	270	80	100	ns max	
DIGITAL CHARGE INJECTION	All	160	-	440	-	nV sec typ	For Code Transition 00000000 to 11111111
OUTPUT CAPACITANCE Cout A Cout B Cout A Cout A	All	50 50 120 120	50 50 120 120	50 50 120 120	50 50 120 120	pF max pF max pF max pF max	DAC Latches Loaded with 00000000 DAC Latches Loaded with 11111111
AC FEEDTHROUGH <sup>6</sup> V <sub>REF</sub> A to OUT A V <sub>REF</sub> B to OUT B	Ali	- 70 - 70	- 65 - 65	70 70	65 65	dB max dB max	$V_{REF} A$ , $V_{REF} B = 20V p$ -p Sine Wave @ 100kHz
CHANNEL TO CHANNEL ISOLATION $V_{REF} A$ to OUT B	All	- 77	_ *	- 77	-	dB typ	Both DAC Latches Loaded with 11111111. V <sub>REF</sub> A = 20V p-p Sine Wave @ 100kHz V <sub>REF</sub> B = 0V see Figure 6.
VREF B to OUT A		- 77	-	- 77		dBtyp	$V_{REF} A = 20V p$ -p Sine Wave @ 100kHz $V_{REF} A = 0V$ see Figure 6.
DIGITAL CROSSTALK	All	30	-	60	-	nV sec typ	Measured for Code Transition 00000000 to 1111111
HARMONIC DISTORTION	All	- 85	-	- 85	-	dB typ	$V_{IN} = 6V  rms @ 1 kHz$
NOTES:			1				

<sup>1</sup>Temperature Ranges are JN, KN, LN: 0 to + 70°C <sup>1</sup>Logic inputs are MOS Gates. Typical input current (+25°C) is less than InA. <sup>6</sup>Feedthrough can be further reduced by connecting the metal lid on the ceramic package (suffix D) to DGND. AQ, BQ, CQ: - 25°C to + 85°C <sup>4</sup>Guaranteed by design but not production tested. ST, TD, UD: - 55°C to + 125°C <sup>4</sup>These characteristics are for design guidance only and are not subject to test.

<sup>2</sup>Specification applies to both DACs in AD7528.

#### ABSOLUTE MAXIMUM RATINGS

#### $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

$V_{DD}$ to AGND
$V_{DD}$ to DGND $\hfill .$
AGND to DGND
DGND to AGND $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots V_{DD}$
Digital Input Voltage to DGND $\ldots \ldots \ldots \ldots \ldots -0.3V$ , +15V
$V_{PIN2}$ , $V_{PIN20}$ to AGND
$V_{REF}$ A, $V_{REF}$ B to AGND
$V_{RFB}$ A, $V_{RFB}$ B to AGND $\hfill \ldots \hfill \pm 25V$
Power Dissipation (Any Package) to +75°C 450mW
Derates above +75°C by 6mW/°C
Operating Temperature Range
Commercial (JN, KN, LN) Grades 0 to +70°C
Industrial (AQ, BQ, CQ) Grades25°C to +85°C
Military (SD, TD, UD) Grades 55°C to + 125°C
Storage Temperature
Lead Temperature (Soldering, 10 secs.) + 300°C

#### CAUTION:

1. ESD sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.

2. Do not insert this device into powered sockets. Remove power before insertion or removal.

#### TERMINOLOGY

#### **Relative Accuracy:**

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of full scale reading.

#### ORDERING INFORMATION

		Temperature Range and Package <sup>1</sup>				
Relative Accuracy	Gain Error T <sub>A</sub> = +25°C	Plastic <sup>2</sup> 0 to +70°C	Cerdip <sup>3,4</sup> - 25°C to + 85°C	Ceramic <sup>4</sup> -55°C to +125°C		
±1LSB	±4LSB	AD7528JN	AD7528AQ	AD7528SD		
$\pm 1/2LSB$	±2LSB	AD7528KN	AD7528BQ	AD7528TD		
± 1/2LSB	±1LSB	AD7528LN	AD7528CQ	AD7528UD		

NOTES:

<sup>1</sup>The AD7528 is available in chip carriers-contact the factory for information.

<sup>2</sup>Plastic version will be available by early, 1982.

<sup>3</sup>Analog Devices reserves the right to ship ceramic packages in lieu of Cerdip packages. <sup>4</sup>883B version is available. To order add "/883B" to part number shown.

#### Channel-to-Channel Isolation: The proportion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB. **Digital Crosstalk:**

The glitch energy transferred to the output of one converter due to a change in digital input code to the other converter. Specified in nV secs.

#### PACKAGE IDENTIFICATION<sup>1</sup> Suffix D: Ceramic DIP (D20A) Suffix Q: Cerdip (Q20A)

Suffix N: Plastic DIP (N20A)

<sup>1</sup>See Section 20 for package outline information.



#### PIN CONFIGURATION

DIGITAL-TO-ANALOG CONVERTERS VOL. 1, 10-141

**Differential Nonlinearity:** 

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$ LSB max over the operating temperature range ensures monotonicity.

#### Gain Error:

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the AD7528, ideal full-scale output is V<sub>REF</sub> - 1LSB. Gain error of both DACs is adjustable to zero with external resistance.

#### **Output Capacitance:**

Capacitance from OUT A or OUT B to AGND.

#### **Digital Charge Injection:**

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage signal. Digital charge injection is measured with  $V_{REF} A$ ,  $V_{REF} B$  = AGND.

#### **Propagation Delay:**

This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching 90% of its final value.

#### INTERFACE LOGIC INFORMATION

#### DAC Selection:

Both DAC latches share a common 8-bit input port. The control input  $\overline{DAC A}$ /DAC B selects which DAC can accept data from the input port.

#### Mode Selection:

Inputs  $\overline{CS}$  and  $\overline{WR}$  control the operating mode of the selected DAC. See Mode Selection Table below.

#### Write Mode:

When  $\overline{CS}$  and  $\overline{WR}$  are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0–DB7.

#### Hold Mode:

The selected DAC latch retains the data which was present on DB0-DB7 just prior to  $\overline{CS}$  or  $\overline{WR}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

DACA/ DACB	<b>C</b> S	WR	DACA	DACB
L	L ·	L.	WRITE	HOLD
н	L	L	HOLD	WRITE
Х	н	x	HOLD	HOLD
Х	Х	Н	HOLD	HOLD

L = Low State H = High State X = Don't Care Mode Selection Table

#### WRITE CYCLE TIMING DIAGRAM



#### **CIRCUIT INFORMATION-D/A SECTION**

The AD7528 contains two identical 8-bit multiplying D/A converters, DAC A and DAC B. Each DAC consists of a highly stable thin film R-2R ladder and eight N-channel current steering switches. A simplified D/A circuit for DAC A is shown in Figure 1. An inverted R-2R ladder structure is used, that is, binary weighted currents are switched between the DAC output and AGND thus maintaining fixed currents in each ladder leg independent of switch state.



Figure 1. Simplified Functional Circuit for DACA

#### EQUIVALENT CIRCUIT ANALYSIS

Figure 2 shows an approximate equivalent circuit for one of the AD7528's D/A converters, in this case DAC A. A similar equivalent circuit can be drawn for DAC B. Note that AGND (Pin 1) is common for both DAC A and DAC B.

The current source  $I_{\rm LEAKAGE}$  is composed of surface and junction leakages and, as with most semiconductor devices, approximately doubles every 10°C. The resistor  $R_{\rm O}$  as shown in Figure 2 is the equivalent output resistance of the device which varies with input code from 0.8R to 2R. R is typically 11k $\Omega$ .  $C_{\rm OUT}$  is the capacitance due to the N-channel switches and varies from about 50pF to 120pF depending upon the digital input. g(V\_{\rm REF} A, N) is the Thevenin equivalent voltage generator due to the R-2R ladder.



#### Figure 2. Equivalent Analog Output Circuit of DAC A

For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A Converters" available from Analog Devices, Publication Number G479–15–8/78.

#### CIRCUIT INFORMATION-DIGITAL SECTION

The input buffers are simple CMOS inverters designed such that when the AD7528 is operated with  $V_{\rm DD} = 5V$ , the buffer converts TTL input levels (2.4V and 0.8V) into CMOS logic levels. When  $V_{\rm IN}$  is in the region of 2.0 volts to 3.5 volts the input buffers operate in their linear region and pass a quiescent current, see Figure 3. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails (V<sub>DD</sub> and DGND) as is practically possible.

The AD7528 may be operated with any supply voltage in the range  $5 \le V_{DD} \le 15$  volts. With  $V_{DD} = +15V$  the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.



Figure 3. Typical Plots of Supply Current,  $I_{DD}$  vs. Logic Input Voltage  $V_{IN}$ , for  $V_{DD} = +5V$  and +15V

## **Applying The AD7528**



NOTES: 'R1, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. SEE TABLE 3 FOR RECOMMENDED VALUES. 'C1, C2 PHASE COMPENSATION (10pF-15pF) IS REQUIRED WHEN USING HIGH SPEED AMPLIFIERS TO PREVENT RINGING OR OSCILLATION.

#### Figure 4. Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table 1.



NOTES: <sup>1</sup>RI, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. SEE TABLE 3 FOR RECOMMENDED VALUES. ADJUST R1 FOR  $V_{OUT} A = 0V$  WITH CODE 10000000 IN DAC A LATCH. ADJUST R3 FOR  $V_{OUT} B = 0V$  WITH CODE 10000000 IN DAC B LATCH. "AMATCHING AND TRACKING IS ESSENTIAL FOR RESISTOR PAILS 16, R7 AND R9, R10. <sup>3</sup>C1, C2 PHASE COMPENSATION (10pF-15pF) MAY BY REQUIRED IF A1/A3 IS A HIGH-SPEED AMPLIFIER.

Figure 5. Dua	l DAC Bipolar Operation (4 Quadrant	Multi
plication). See	Table 2.	

DAC Latch Contents MSB LSB	Analog Output (DAC A or DAC B)	DAC Latch Contents MSB LSB	Analog Output (DAC A or DAC B)
1111111	$-V_{IN}\left(\frac{255}{256}\right)$	1111111	$+ V_{IN} \left(\frac{127}{128}\right)$
1000001	$-V_{IN}\left(\frac{129}{256}\right)$	1000001	$+V_{IN}\left(\frac{1}{128}\right)$
10000000	$-\mathbf{V}_{\mathbf{IN}}\left(\frac{128}{256}\right) = -\frac{\mathbf{V}_{\mathbf{IN}}}{2}$	100000	0
01111111	$-V_{IN}\left(\frac{127}{256}\right)$	01111111	$-V_{IN}\left(\frac{1}{128}\right)$
00000001	$-\mathbf{V_{IN}}\left(\frac{1}{256}\right)$	0000001	$-V_{IN}\left(\frac{127}{128}\right)$
000000000	$-\mathbf{V_{IN}}\left(\frac{0}{256}\right) = 0$	0000000	$-V_{IN}\left(\frac{128}{128}\right)$
Note: $1LSB = (2^{-8})(V_1)$	$_{\rm N}) = \frac{1}{256} (\rm V_{\rm IN})$	Note: $1LSB = (2^{-7})(V)$	$\frac{1}{128}(V_{IN})$



Table 2. Bipolar (Offset Binary) Code Table

Trim Resistor	JN/AQ/SD	KN/BQ/TD	LN/CQ/UD
R1;R3	lk	500	200
R2;R4	330	150	82

Table 3. Recommended Trim Resistor Values vs. Grade

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-143

#### APPLICATIONS INFORMATION Application Hints

To ensure system performance consistent with AD7528 specifications, careful attention must be given to the following points:

- GENERAL GROUND MANAGEMENT: AC or transient voltages between the AD7528 AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7528. In more complex systems where the AGND-DGND intertie is on the back-plane, it is recommended that diodes be connected in inverse parallel between the AD7528 AGND and DGND pins (1N914 or equivalent).
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a code-dependent differential nonlinearity term at the amplifier output of maximum magnitude  $0.67 V_{OS} (V_{OS} \text{ is amplifier input} offset voltage)$ . This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier  $V_{OS}$  be no greater than 10% of 1LSB over the temperature range of interest.
- 3. HIGH FREQUENCY CONSIDERATIONS: The output capacitance of a CMOS DAC works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

#### DYNAMIC PERFORMANCE

The dynamic performance of the two DACs in the AD7528 will depend upon the gain and phase characteristics of the output amplifiers together with the optimum choice of the PC board layout and decoupling components. Figure 6 shows the relationship between input frequency and channel to channel isolation. Figure 7 shows a printed circuit layout for the AD7528 and the AD644 dual op-amp which minimizes feedthrough and crosstalk.



Figure 6. Channel to Channel Isolation



\*NOTE INPUT SCREENS TO REDUCE FEEDTHROUGH. LAYOUT SHOWS COPPER SIDE (i.e., BOTTOM VIEW).

Figure 7. Suggested P.C. Board Layout for AD7528 with AD644 Dual Op-Amp

#### SINGLE SUPPLY APPLICATIONS

The AD7528 DAC R-2R ladder termination resistors are connected to AGND within the device. This arrangement is particularly convenient for single supply operation because AGND may be biased at any voltage between DGND and  $V_{DD}$ . Figure 8 shows a circuit which provides two + 5V to + 8V analog outputs by biasing AGND + 5V up from DGND. The two DAC reference inputs are tied together and a reference input voltage is obtained without a buffer amplifier by making use of the constant and matched impedances of the DAC A and DAC B reference inputs. Current flows through the two DAC R-2R ladders into R1 and R1 is adjusted until the V<sub>REF</sub> A and V<sub>REF</sub> B inputs are at +2V. The two analog output voltages range from +5V to +8V for DAC codes 00000000 to 11111111.



#### Figure 8. AD7528 Single Supply Operation

Figure 9 shows DAC A of the AD7528 connected in a positive reference, voltage switching mode. This configuration is useful in that  $V_{OUT}$  is the same polarity as  $V_{IN}$  allowing single supply operation. However, to retain specified linearity,  $V_{IN}$  must be in the range 0 to +2.5V and the output buffered or loaded with a high impedance, see Figure 10. Note that the input voltage is connected to the DAC OUT A and the output voltage is taken from the DAC  $V_{REF}$  A pin.



Figure 9. AD7528 in Single Supply, Voltage Switching Mode





VOL. I, 10-144 DIGITAL-TO-ANALOG CONVERTERS

#### **MICROPROCESSOR INTERFACE**



Figure 11. AD7528 Dual DAC to 6800 CPU Interface





#### **PROGRAMMABLE STATE VARIABLE FILTER**







In the circuit of Figure 13 the AD7528 is used to implement a programmable window comparator. DACs A and B are loaded with the required upper and lower voltage limits for the test, respectively. If the test input is not within the programmed limits, the pass/fail output will indicate a fail (logic zero).



**CIRCUIT EQUATIONS** 

 $\frac{\text{DAC equivalent resistance equals}}{\text{DAC Ladder resistance}}$ 

Figure 14. Digitally Controlled State Variable Filter

In this state variable or universal filter configuration (Figure 14) DACs A1 and B1 control the gain and Q of the filter characteristic while DACs A2 and B2 control the cut-off frequency, fc. DACs A2 and B2 must track accurately for the simple expression for fc to hold. This is readily accomplished by the AD7528. Op amps are  $2 \times AD644$ . C3 compensates for the effects of op amp gain-bandwidth limitations.

The filter provides low pass, high pass and band pass outputs and is ideally suited for applications where microprocessor control of filter parameters is required, e.g., equalizer, tone controls, etc.

Programmable range for component values shown is fc = 0 to 15kHz and Q = 0.3 to 4.5.

#### DIGITALLY CONTROLLED DUAL TELEPHONE ATTENUATOR



In this configuration the AD7528 functions as a 2-channel digitally controlled attenuator. Ideal for stereo audio and telephone signal level control applications. Table 4 gives input codes vs. attenuation for a 0 to 15.5dB range.

Input Code = 
$$256 \times 10 \exp \left(-\frac{\text{Attenuation, dB}}{20}\right)$$

SUGGESTED OP AMP: AD644

Figure 15. Digitally Controlled Dual Telephone Attenuator

Attn. dB	DAC Input Code	Code In Decimal	Attn. dB	DAC Input Code	Code In Decimal
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	01000000	64
4.5	10011000	152	12.5	00111101	61
5.0	10010000	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	10000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43

#### Table 4. Attenuation vs. DACA, DACB Code for the Circuit of Figure 15

For further applications information the reader is referred to Analog Devices Application Note on the AD7528.

# 

# CMOS 10- & 12-Bit Monolithic Multiplying D/A Converters

# AD7530, AD7531

#### **FEATURES**

AD7530: 10-Bit Resolution AD7531: 12-Bit Resolution 8-, 9- and 10-Bit Linearity DTL/TTL/CMOS Compatible Nonlinearity Tempco: 2ppm of FSR/°C Low Power Dissipation: 20mW Current Settling Time: 500ns Feedthrough Error: 10mV p-p @ 50kHz Low Cost

Note: AD7533 is recommended for new 10-bit designs. AD7541, AD7542 or AD7543 is recommended for new 12-bit designs.

#### GENERAL DESCRIPTION

The AD7530 (AD7531) is a low cost, monolithic 10-bit (12-bit) multiplying digital-to-analog converter packaged in a 16-pin (18-pin) DIP. The device uses advanced CMOS and thin film technologies providing up to 10-bit accuracy with DTL/TTL/CMOS compatibility.

The AD7530 (AD7531) operates from a +5V to +15V supply and dissipates only 20mW, including the ladder network.

Typical applications include: digital/analog multiplication, CRT character generation, programmable power supplies, digitally controlled gain circuits, etc.

				IUR .	
				***	
:	20k	20k	20k	\$20k	\$ 20k
Å	55-1	<b>5</b> 5-2	S-3	S-N	• ↓ ↓ ·
Ĭ	ĽĽ		¦ ¶		O <sup>1</sup> ouT2
	i l	i L	i	li -	
		1	1	1	
	1	1	I	- 1 L	
c	5 (	5 0	5.	6	
BIT 1	(MSB) B	IT2 В	ĪT 3	BIT N (LS	B)

AD7530, AD7531 FUNCTIONAL BLOCK DIAGRAM

101

DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)

AD7530: N = 10 AD7531: N = 12 (Switches shown in "High" state)

PACKAGE IDENTIFICATION<sup>1</sup> Suffix D: Céramic DIP AD7530; (D16A) AD7531: (D18A) Suffix N: Plastic DIP AD7530: (N16A) AD7531: (N16B)

106

106

<sup>1</sup>See Section 20 for package outline information.

#### PIN CONFIGURATION



#### **ORDERING INFORMATION**

	Temperature Range			
Nonlinearity	0 to +70°C	-25°C to +85°C		
0.2% (8-Bit)	AD7530JN	AD7530JD		
	AD7531JN	AD7531JD		
0.1% (9-Bit)	AD7530KN	AD7530KD		
	AD7531KN	AD7531KD		
0.05% (10-Bit)	AD7530LN	AD7530LD		
	AD7531LN	AD7531LD		

# **SPECIFICATIONS** ( $V_{DD} = +15$ , $V_{REF} = +10V$ , $T_A = +25^{\circ}C$ unless otherwise noted)

PARAMETER		AD7530	AD7531	TEST CONDITIONS
DC ACCURACY (Note 1)				
Resolution		10 Bits	12 Bits	
Nonlinearity A	D7530J	0.2% of FSR max (8 Bit)	*	•
. А	D7530K	0.1% of FSR max (9 Bit)	• 1.1	
Α	D7530L	0.05% of FSR max (10 Bit)	•	$-10V \leq V \leq \pm 10V$
Nonlinearity Tempco		2ppm of FSR/°C max	*	-10V < V <sub>REF</sub> < +10V
Gain Error		0.3% of FSR typ	•	
Gain Error Tempco		10ppm of FSR/°C max	*	
Output Leakage Current	(Either Output)	300nA max	*	Over specified temperature range.
Power Supply Rejection		50ppm of FSR/% typ	*	8
AC ACCURACY				To 0.05%
Output Current Settling	Гime	500ns typ	*	All digital inputs low to high and high to low
Feedthrough Error		10mV p-p max	•	V <sub>REF</sub> = 20V p-p, 50kHz. All digital inputs low
REFERENCE INPUT		±10V	*	
Input Range		±1mA	*	
Input Resistance		10kΩ typ	•	
ANALOG OUTPUT		*		
Output Current Range (H	oth Outputs)	±1mA	•	
Output Capacitance	loum.	120pF typ	*	
	LOUT2	37pF typ	*	All digital inputs high
	LOUT1	37pF typ	.*	All distant immunitaria
	LOUT2	120pF typ	*	All digital input low
Output Noise (Both Outp	puts)	Equivalent to 10kΩ Johnson noise typ	•	
DIGITAL INPUTS (Note 2)				
Low State Threshold		0.8V max	*	Over specified temperature range
High State Threshold		2.4V min	*	Over specified temperature range
Input Current (low to hig	h state)	1μA typ	*	
Input Coding		Binary	•	See Tables 1 & 2
POWER REQUIREMENTS				
Power Supply Voltage Ra	nge	+5V to +15V	*	
IDD	-	5nA typ	*	All digital inputs at GND
22		2mA max	<b>, *</b>	All digital inputs high or low
Total Dissipation		20mW typ	. •	

NOTES: <sup>1</sup>Full scale range (FSR) is 10V for unipolar mode and  $\pm 10V$  for bipolar mode.

<sup>2</sup>Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.

\*Same specifications as for AD7530.

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS**

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

V <sub>DD</sub> (to Gnd) +17V
V <sub>REF</sub> (to Gnd) ±25V
Digital Input Voltage Range VDD to Gnd
Voltage at Pin 1, Pin 2100mV to V <sub>DD</sub>
Power Dissipation (package)
up to +75°C 450mW
Operating Temperature
JN, KN, LN Versions $\dots \dots 0$ to $+75^{\circ}$ C
JD, KD, LD Versions $\dots \dots \dots$
Storage Temperature

CAUTION:

- 1. Do not apply voltages higher than  $V_{DD}$  or less than GND potential on any terminal except  $V_{REF}$ .
- 2. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

#### APPLICATIONS

#### UNIPOLAR BINARY OPERATION

Figure 1 shows the circuit connections required for unipolar operation. Since V<sub>REF</sub> can assume either positive or negative values, the circuit is also capable of 2-quadrant multiplication. The input code/output range table for unipolar binary operation is shown in Table 1. Protection Schottky shown is not required when using TRI-FET output amplifiers such as the AD542 or AD544.



Figure 1. Unipolar Binary Operation (2-Quadrant Multiplication)

DIGITAL INPUT	ANALOG OUTPUT
1111111111	$-V_{\text{REF}} (1 - 2^{-10})$
100000001	$-V_{\text{REF}} (1/2 + 2^{-10})$
1000000000	$\frac{-V_{\text{REF}}}{2}$
0111111111	$-V_{\rm REF} (1/2 - 2^{-10})$
0000000001	-V <sub>REF</sub> (2 <sup>-10</sup> )
0000000000	0

NOTE: 1 LSB =  $2^{-10}$  V<sub>REF</sub>

Table 1. Code Table - Unipolar Binary Operation

#### **BIPOLAR (OFFSET BINARY) OPERATION**

Figure 2 illustrates the AD7530 connected for bipolar operation. Since the digital input can accept bipolar numbers and  $V_{REF}$  can accept a bipolar analog input, the circuit can perform a 4-quadrant multiplying function. Input coding is offset binary (modified 2's complement) as shown in Table 2.

When a switch's control input is a Logical "1", that switch's current is steered to I<sub>OUT1</sub>, forcing the output of amplifier #1 to

$$V_{\rm OUT} = -(I_{\rm OUT1})(10k)$$

where 10k is the value of the feedback resistor.

٦

A Logical "0" on the control input steers the switch's current to  $I_{OUT2}$ , which is terminated into the summing junction of amplifier #2. Resistors R1 and R2 need not track the internal R-2R circuitry; however, they should closely match each other to insure that the voltage at amplifier #2's output will force a current into R2 which is equal in magnitude but opposite in polarity to the current at  $I_{OUT2}$ . This creates a push-pull effect which halves the resolution but doubles the output range for changes in the digital input.

With the MSB a Logic "1" and all other bits a Logic "0", a 1/2LSB difference current exists between  $I_{OUT1}$  and  $I_{OUT2}$ , creating an offset of 1/2 LSB. To shift the transfer curve to zero, resistor R-9 is used to sum 1/2 LSB of current into the  $I_{OUT2}$  terminal. Protection Schottky is not required if using TRIFET output amplifiers such as the AD542 or AD544.



Figure 2. Bipolar Operation (4-Quadrant Multiplication)

DIGITAL INPUT	ANALOG OUTPUT
1111111111	$-V_{\rm REF} (1 - 2^{-9})$
100000001	-V <sub>REF</sub> (2 <sup>-9</sup> )
1000000000	0
0111111111	V <sub>REF</sub> (2 <sup>-9</sup> )
0000000001	$V_{\rm REF} (1 - 2^{-9})$
0000000000	V <sub>REF</sub>

NOTE: 1	LSB ≈	2" V	REF
---------	-------	------	-----

Table 2. Code Table – Bipolar (Offset Binary) Operation

#### DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-149

#### TERMINOLOGY

**RESOLUTION:** Value of the LSB. For example, a unipolar converter with n bits has a resolution of (2<sup>-n</sup>) (V<sub>REF</sub>). Λ bipolar converter of n bits has a resolution of [2<sup>-(n-1)</sup>] [V<sub>REF</sub>]. Resolution in no way implies linearity.

SETTLING TIME: Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., 0 to Full Scale.

**GAIN:** Ratio of the DAC's operational amplifier output voltage to the input voltage.

FEEDTHROUGH ERROR: Error caused by capacitive coupling from V<sub>REF</sub> to output with all switches OFF.

- **OUTPUT CAPACITANCE:** Capacity from I<sub>OUT1</sub> and I<sub>OUT2</sub> terminals to ground.
- OUTPUT LEAKAGE CURRENT: Current which appears on I<sub>OUT1</sub> terminal with all digital inputs LOW or on I<sub>OUT2</sub> terminal when all inputs are HIGH.



## CMOS Low Cost 10-Bit Multiplying DAC

# AD7533

#### **FEATURES**

Lowest Cost 10-Bit DAC Low Cost AD7520 Replacement Linearity: 1/2, 1 or 2LSB Low Power Dissipation Full Four-Quadrant Multiplying DAC CMOS/TTL Direct Interface Latch Free (Protection Schottky not Required) End-Point Linearity

#### APPLICATIONS

Digitally Controlled Attenuators Programmable Gain Amplifiers Function Generation Linear Automatic Gain Control

#### AD7533 FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The AD7533 is a low cost 10-bit 4-quadrant multiplying DAC manufactured using an advanced thin-film-on-monolithic-CMOS wafer fabrication process.

Pin and function equivalent to the industry standard AD7520, the AD7533 is recommended as a lower cost alternative for old AD7520 sockets or new 10-bit DAC designs.

AD7533 application flexibility is demonstrated by its ability to interface to TTL or CMOS, operate on +5V to +15V power, and provide proper binary scaling for reference inputs of either positive or negative polarity.

#### PACKAGE IDENTIFICATION<sup>1</sup>

Suffix D: Ceramic DIP – (D16B) Suffix N: Plastic DIP – (N16B)

<sup>1</sup>See Section 20 for package outline information.

#### ORDERING INFORMATION

	Temperature Range			
Nonlinearity	Commercial 0 to +70°C	Industrial -25°C to +85°C	Military -55°C to +125°C	
±0.2%	AD7533JN	AD7533AD AD7533AD/883B <sup>1</sup>	AD7533SD AD7533SD/883B <sup>1</sup>	
±0.1%	AD7533KN	AD7533BD AD7533BD/883B <sup>1</sup>	AD7533TD AD7533TD/883B <sup>1</sup>	
±0.05%	AD7533LN	AD7533CD AD7533CD/883B <sup>1</sup>	AD7533UD AD7533UD/883B <sup>1</sup>	

1100% screened to M1L-STD-883, method 5004,

para. 3.1.1 through 3.1.12 for Class B device.

#### PIN CONFIGURATION



SPECIFICATIONS	(VDD = +15V; VOUT1	= Vout2 = 0V; Vref = +	10V unless otherwise noted)
PARAMETER	$T_A = 25^{\circ}C$	T <sub>A</sub> = Operating Range <sup>1</sup>	Test Conditions
STATIC ACCURACY Resolution Relative Accuracy <sup>2,3</sup>	10 Bits	10 Bits	
AD7533IN, AD, SD	±0.2% FSR max	±0.2% FSR max	
AD7533KN, BD, TD	±0.1% FSR max	±0.1% FSR max	
AD7533LN, CD, UD	±0.05% FSR max	±0.05% FSR max	
Gain Error <sup>3,4,5</sup> Supply Rejection <sup>6</sup>	±1.4% FS max	±1.5% FS max	Digital Inputs = V <sub>INH</sub>
ΔGain/ΔV <sub>DD</sub> Output Leakage Current	0.005%/%	0.008%/%	Digital Inputs = $V_{INH}$ ; $V_{DD}$ = +14V to +17V
LOUT1 (pin 1)	±50nA max	±200nA max	Digital Inputs = $V_{INL}$ ; $V_{REF} = \pm 10V$
I <sub>OUT2</sub> (pin 2)	±50nA max	±200nA max	Digital Inputs = $V_{INH}$ ; $V_{REF} = \pm 10V$
DYNAMIC ACCURACY	-1		·
Output Current Settling Time	600ns max <sup>7</sup>	800ns <sup>6</sup>	To 0.05% FSR; $R_{LOAD} = 100\Omega$ ; Digital Inputs = V <sub>INH</sub> to V <sub>INL</sub> or V <sub>INL</sub> to V <sub>INH</sub>
Feedthrough Error	±0.05% FSR max <sup>6</sup>	±0.1% FSR max <sup>6</sup>	Digital Inputs = $V_{INL}$ ; $V_{REF} = \pm 10V$ , 100kHz sinewave.
REFERENCE INPUT			· · · · · · · · · · · · · · · · · · ·
Input Resistance (pin 15)	5k $\Omega$ min, 20k $\Omega$ max	5kΩ min, 20kΩ max <sup>8</sup>	、
ANALOG OUTPUTS			
Output Capacitance	,		
C <sub>OUT1</sub> (pin 1)	100pF max <sup>o</sup>	100pF max <sup>6</sup> }	Digital Inputs = VINH
C <sub>OUT2</sub> (pin 2)	35pF max <sup>o</sup>	35pF max <sup>o</sup>	
C <sub>OUT1</sub> (pin 1)	35pF max <sup>o</sup>	35pF max⁰ 👌	Digital Inputs = VINI
C <sub>OUT2</sub> (pin 2)	100pF max <sup>o</sup>	100pF max <sup>o</sup> ∫	
DIGITAL INPUTS			
Input High Voltage		- ···· ·	
V <sub>INH</sub> <sup>3</sup>	2.4V min	2.4V min	
Input Low Voltage			
V <sub>INL</sub> <sup>3</sup>	0.8V max	0.8V max	
Input Leakage Current			
lin	±1µA max	$\pm 1\mu A max$	$v_{IN} = 0v$ and $v_{DD}$
Input Capacitance			•
	SpF max <sup>o</sup>	5pF max <sup>°</sup>	
POWER REQUIREMENTS		1511 1100/	<b>D</b> = 14 =
V <sub>DD</sub>	+15V ±10%	+15V ±10%	Rated Accuracy
V <sub>DD</sub> Range <sup>o</sup>	+5V to +16V	+5 V to +16 V	Functionality with degraded performance
I <sub>DD</sub> ĭ	2mA max	2mA max	Digital inputs = VINL or VINH

NOTES:

AITIA ATIA

<sup>1</sup> Plastic (JN, KN, LN versions): 0 to +70°C Commercial Ceramic (AD, BD, CD versions): -25°C to +85°C

Military Ceramic (SD, TD, UD versions): -55°C to +125°C

<sup>2</sup>"FSR" is Full Scale Range.

<sup>5</sup> Final electrical tests are: Relative Accuracy, Gain Error, Output Leakage Current, VINH, VINL, I<sub>IN</sub> and I<sub>DD</sub> at +25°C and +125°C (SD, TD, UD versions) or +25°C and +85°C (AD, BD, CD versions).

<sup>4</sup>Full Scale (FS) =  $-(V_{\text{REF}})\left(\frac{1023}{1024}\right)$ 

<sup>s</sup> Max gain change from  $T_A = +25^{\circ}C$  to  $T_{min}$  or  $T_{max}$  is ±0.1% FSR.

Guaranteed, not tested.

<sup>7</sup> AC parameter, sample tested to ensure specification compliance.

\*Absolute temperature coefficient is approximately -300ppm/°C.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS ( $T_A = +25^{\circ}C$ unless otherwise noted)

$V_{\mbox{DD}}$ to GND $\ldots \ldots 0.3V,$ +17V
$R_{FB}$ to GND $\ldots \ldots \pm 25V$
$V_{\text{REF}}$ to GND
Digital Input Voltage Range0.3V to VDD
Output Voltage (pin 1, pin 2)0.3V to V <sub>DD</sub>
Power Dissipation (Package)
Plastic (Suffix N)
To +70°C
Derates above +70°C by

Ceramic (Suffix D)
To +70°C 450mW
Derates above +75°C by
Operating Temperature Range
Commercial (JN, KN, LN versions)0 to +70°C
Industrial (AD, BD, CD versions) $\dots -25^{\circ}$ C to $+85^{\circ}$ C
Military (SD, TD, UD versions) $\dots \dots -55^{\circ}$ C to $+125^{\circ}$ C
Storage Temperature
Lead Temperature (Soldering, 10 seconds) +300°C

#### CAUTION:

- 1. ESD sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- 2. Do not apply voltages lower than ground or higher than V<sub>DD</sub> to any pin except V<sub>REF</sub> (pin 15) and R<sub>FB</sub> (pin 16).

#### TERMINOLOGY

**RELATIVE ACCURACY:** Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for ideal zero and full scale and is expressed in % or ppm of fullscale range or (sub) multiples of 1LSB.

- **RESOLUTION:** Value of the LSB. For example, a unipolar converter with n bits has a resolution of (2<sup>-n</sup>) (V<sub>REF</sub>). A bipolar converter of n bits has a resolution of [2<sup>-(n-1)</sup>] [V<sub>REF</sub>]. Resolution in no way implies linearity.
- SETTLING TIME: Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN ERROR: Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. 10

- **FEEDTHROUGH ERROR:** Error caused by capacitive coupling from V<sub>RFF</sub> to output with all switches OFF.
- **OUTPUT CAPACITANCE:** Capacity from I<sub>OUT1</sub> and I<sub>OUT2</sub> terminals to ground.
- OUTPUT LEAKAGE CURRENT: Current which appears on l<sub>OUT1</sub> terminal with all digital inputs LOW or on l<sub>OUT2</sub> terminal when all inputs are HIGH.

#### CIRCUIT DESCRIPTION

#### GENERAL CIRCUIT INFORMATION

The AD7533, a 10-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and ten CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used – that is, the binarily weighted currents are switched between the  $I_{OUT1}$  and  $I_{OUT2}$  bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.





One of the CMOS current switches is shown in Figure 2. The geometries of devices 1, 2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4, 5, 6 and 7) which in turn drive the two output N-channels. The "ON" resistances of the switches are binarily sealed so the voltage drop across each switch is the same. For example, switch 1 of Figure 2 was designed for an "ON" resistance of 20 ohms, switch 2 for 40 ohms and so on. For a 10V reference input, the current through switch 1 is 0.5mA, the current through switch 2 is 0.25mA, and so on, thus maintaining a constant 10mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.



Figure 2. CMOS Switch



Figure 3. AD7533 Equivalent Circuit – All Digital Inputs Low

#### EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 3 and 4. In Figure 3 with all digital inputs low, the reference current is switched to  $I_{OUT2}$ . The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages to the substrate while the  $\frac{1}{1024}$  current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N channel switch is 100pF, as shown on the  $I_{OUT2}$  terminal. The "OFF" switch capacitance is 35pF, as shown on the  $I_{OUT1}$  terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 4, is similar to Figure 3;



however, the "ON" switches are now on terminal IOUT1,

Figure 4. AD7533 Equivalent Circuit - All Digital Inputs High

#### OPERATION UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)



NOTES: 1. RI ADD R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. 2. CI PHASE COMPENSATION IS – 15pFJ MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER.

## Figure 5. Unipolar Binary Operation (2-Quadrant Multiplication)

DIGITAL INPUT		NOMINAL ANALOG OUTPUT (VOLT as shown in Figure 5)
MSB	LSB	
11111	11111	$-V_{\rm REF} \left(\frac{1023}{1024}\right)$
10000	00001	$-V_{\text{REF}}\left(\frac{513}{1024}\right)$
10000	00000	$-V_{\text{REF}} \left(\frac{512}{1024}\right) = \frac{V_{\text{REF}}}{2}$
01111	11111	$-V_{\text{REF}}\left(\frac{511}{1024}\right)$
00000	00001	$-V_{\text{REF}}\left(\frac{1}{1024}\right)$
00000	0000	$-V_{REF} \left(\frac{0}{1024}\right) = 0$
01111 00000 00000	1 1 1 1 1 0 0 0 0 1 0 0 0 0 0	$-V_{REF} \left(\frac{511}{1024}\right) -V_{REF} \left(\frac{1}{1024}\right) -V_{REF} \left(\frac{1}{1024}\right) = 0$

#### NOTES:

- 1. Nominal Full Scale for the circuit of Figure 5 is given by FS =  $-V_{REF}(\frac{1023}{1024})$
- 2. Nominal LSB magnitude for the circuit of Figure 5 is given by LSB =  $V_{REF}$   $\left(\frac{1}{1024}\right)$

#### Table 1. Unipolar Binary Code Table

#### BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)



Figure 6. Bipolar Operation (4-Quadrant Multiplication)

DIGITAL INP	T NOMINAL ANALOG OUTPUT
MSB L	SB
111111111	$1 \qquad -V_{\text{REF}}\left(\frac{511}{512}\right)$
10000000	1 $-V_{\text{REF}}\left(\frac{1}{512}\right)$
100000000	0 0
011111111	1 +V <sub>REF</sub> $\left(\frac{1}{512}\right)$
000000000	1 + $V_{\text{REF}}\left(\frac{511}{512}\right)$
000000000	$+ V_{\text{REF}} \left( \frac{512}{512} \right)$

• NOTES:

- 1. Nominal Full Scale Range for the circuit of Figure 6 is given by FSR =  $V_{REF}$   $\left(\frac{1023}{512}\right)$
- 2. Nominal LSB magnitude for the circuit of Figure 6 is given by LSB =  $V_{REF} \left(\frac{1}{512}\right)$

Table 2. Bipolar (Offset Binary) Code Table

#### APPLICATIONS

#### **10-BIT AND SIGN MULTIPLYING DAC**



#### PROGRAMMABLE FUNCTION GENERATOR



#### DIGITALLY PROGRAMMABLE LIMIT DETECTOR



#### **APPLICATIONS** (continued)

#### DIVIDER (DIGITALLY CONTROLLED GAIN)



#### MODIFIED SCALE FACTOR AND OFFSET



VOL. I, 10-156 DIGITAL-TO-ANALOG CONVERTERS


**Full Four Quadrant Multiplication** 12-Bit Linearity (±1/2LSB) Pretrimmed Gain **TTL/CMOS Compatible** Low Power Consumption Low Feedthrough Error

**FEATURES** 

Low Cost

APPLICATIONS

### CMOS **12-Bit Monolithic Multiplying DAC**

# AD7541

#### AD7541 FUNCTIONAL BLOCK DIAGRAM



Logic: A switch is closed to IOUT1 for its digital input in a "HIGH" state

#### **GENERAL DESCRIPTION**

**Digital/Synchro Conversion** 

**Ratiometric A/D Conversion** 

**Programmable Amplifiers** 

Function Generation

The Analog Devices AD7541 is a low cost, high performance 12-bit monolithic multiplying digital-to-analog converter fabricated using advanced double-layer-metal CMOS technology and packaged in a standard 18-pin DIP.

Pin compatible with the AD7521, this new device uses laser wafer trimming to provide full 12-bit linearity and excellent absolute accuracy.

The inherently low power dissipation, coupled with the current switching R-2R ladder, ensures that the performance is maintained over the full temperature range.

#### ORDERING INFORMATION

	Temperature Range and Package				
Nonlinearity	Plastic	Ceramic	Ceramic		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C		
0.02%	AD7541JN	AD7541AD	AD7541SD		
0.01%	AD7541KN	AD7541BD	AD7541TD		

#### PACKAGE IDENTIFICATION<sup>1</sup> Suffix D: Ceramic DIP (D18B) Suffix N: Plastic DIP (N18B)

<sup>1</sup>See Section 20 for package outline information.

#### PIN CONFIGURATION



# SPECIFICATIONS (VDD = 15V, VREF = +10V unless otherwise noted)

PARAMETER	T <sub>A</sub> = +25°C	T <sub>A</sub> = min·max	TEST CONDITION
STATIC ACCURACY Resolution Nonlinearity AD7541JN, AD7541AD, AD7541SD <sup>1</sup> AD7541KN, AD7541BD, AD7541TD <sup>2</sup> Gain Error <sup>3,4</sup>	12 Bits min ±1LSB max ±1/2LSB max ±12.5LSB max	12 Bits min ±1LSB max ±1/2LSB max ±16.7LSB max	V <sub>OUT1</sub> = V <sub>OUT2</sub> = 0V
Power Supply Rejection Output Leakage Current	±0.01% per % max ±50nA max	±0.02% per % max ±200nA max	$V_{DD} = 14.5V - 15.5V$ $V_{REF} = \pm 10V$
DYNAMIC PERFORMANCE Output Current Settling Time <sup>5</sup> Feedthrough Error <sup>5</sup>	1µs max 1mV p-p max	1µs max 1mV p-p max	To ±1/2LSB of Full Scale Range V <sub>REF</sub> = 20V p-p @ 10kHz
REFERENCE INPUT Input Resistance	5k $\Omega$ min, 20k $\Omega$ max	5k $\Omega$ min, 20k $\Omega$ max	
DIGITAL INPUTS V <sub>INH</sub> V <sub>INL</sub> Input Leakage Current Input Capacitance <sup>5</sup> Input Coding	2.4V min 0.8V max ±1µA max 8pF max Binary or Offset Binary (See Applications)	2.4V min 0.8V max ±1µA max 8pF max	V <sub>IN</sub> = 0 or 15V
ANALOG OUTPUTS Output Capacitance <sup>5</sup> Coutti Coutti Coutti Coutti Coutti	200pF max 60pF max 60pF max 200pF max	200pF max 60pF max 60pF max 200pF max	Digital Inputs = V <sub>INH</sub> Digital Inputs = V <sub>INL</sub>
POWER REQUIREMENTS V <sub>DD</sub> Range I <sub>DD</sub>	+5V min, +16V max 2mA max	+5V min, +16V max 2mA max	Accuracy is not guaranteed over this range. Digital Inputs = $V_{INH}$ or $V_{NL}$

NOTES

J, A and S versions are monotonic to 11 bits.

<sup>2</sup> K, B and T versions are monotonic to 12 bits. <sup>3</sup> Using internal feedback resistor.

<sup>4</sup>Max gain change from +25°C to T<sub>min</sub> or T<sub>max</sub> is ±4.2LSB max.

<sup>5</sup>Guaranteed by design, not subject to test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

V <sub>DD</sub> (to GND)
$V_{REF}$ (to GND)
Digital Input Voltage RangeV <sub>DD</sub> to GND
Output Voltage (Pin 1, Pin 2) $\ldots \ldots \ldots \ldots \ldots -0.3V$ to V <sub>DD</sub>
Power Dissipation (Package)
Up to +75°C 450mW
Derate above +75°C by6mW/°C
Operating Temperature
JN, KN Versions
AD, BD Versions. $\dots \dots -25^{\circ}$ C to $+85^{\circ}$ C
SD, TD Versions
Storage Temperature

#### CAUTION

- 1. Do not apply voltages higher than VDD or less than GND potential on any terminal except VREF.
- 2. The digital control inputs are zener protected; however permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused inputs in conductive foam at all times.

#### SPECIFICATION DEFINITIONS

- **RESOLUTION:** Value of the LSB. For example, a unipolar converter with n bits has a resolution of (2<sup>-n</sup>)(V<sub>REF</sub>). A bipolar converter of n bits has a resolution of  $[2^{-(n-1)}]$ [V<sub>REF</sub>]. Resolution in no way implies linearity.
- SETTLING TIME: Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., 0 to Full Scale.
- GAIN: Ratio of the DAC's operational amplifier output voltage to the input voltage.
- FEEDTHROUGH ERROR: Error caused by capacitive coupling from V<sub>REF</sub> to output with all switches OFF.
- OUTPUT CAPACITANCE: Capacity from IOUT1 and IOUT2 terminals to ground.
- **OUTPUT LEAKAGE CURRENT:** Current which appears on IOUT1 terminal with all digital inputs LOW or on IOUT2 terminal when all inputs are HIGH.

#### **TYPICAL PERFORMANCE CHARACTERISTICS**







Figure 2. Supply Current vs. Supply Voltage



Figure 3. Linearity Error vs. Supply Voltage



Figure 4. Feedthrough Error vs. Frequency

#### APPLICATION HINTS

Linearity depends upon the potential of  $I_{OUT1}$  and  $I_{OUT2}$ (pin 1 and pin 2) being exactly equal to GND (pin 3) and the output amplifiers non-inverting (+) input. Careful PC board layout and adjustment and selection of the amplifiers offset voltage and bias current is necessary.

The input structures of some high speed operational amplifiers can attempt to draw substantial current during switch-on. Schottky diodes should be used in these circumstances to prevent the absolute maximum rating for  $V_{OUT1}$  and  $V_{OUT2}$ being exceeded.

The power supply should be carefully checked for noise, which would affect performance, and overshoot which could damage the device.

Unused digital inputs must always be grounded or taken to  $V_{DD}$  to ensure correct operation. Particular care should be taken when digital inputs are routed to another PC card. It is recommended that inputs open-circuited when PC cards are disconnected be taken to  $V_{DD}$  or GND via high value (1M $\Omega$ ) resistors to prevent the accumulation of static charges.

#### **CIRCUIT DESCRIPTION**

#### **GENERAL CIRCUIT INFORMATION**

The AD7541, a 12-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and twelve CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 5. An inverted R-2R ladder structure is used — that is, the binarily weighted currents are switched between the  $I_{OUT1}$  and  $I_{OUT2}$  bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.



#### Figure 5. AD7541 Functional Diagram (Inputs "HIGH")

One of the CMOS current switches is shown in Figure 6. The geometries of devices 1, 2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4, 5, 6 and 7) which in turn drive the two output N-channels. The "ON" resistances of the switches are binarily scaled so the voltage drop across each switch is the same. For example, switch 1 of Figure 6 was designed for an "ON" resistance of 10 ohms, switch 2 of 20 ohms and so on. For a 10V reference input, the current through switch 1 is 0.5mA, the current through switch 2 is 0.25mA, and so on,

#### DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-159

thus maintaining a constant 5mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.



Figure 6. CMOS Switch

#### **EQUIVALENT CIRCUIT ANALYSIS**

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 7 and 8. In Figure 7 with all digital inputs low, the reference current is switched to IOUT2. The current source ILEAKAGE is composed of surface and junction leakages to the substrate while the 1/4096 current source represents a constant 1-bit current drain through the



Figure 7. AD7541 Equivalent Circuit -All Digital Inputs Low

termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switch is 200pF, as shown on the IOUT2 terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 8, is similar to Figure 7; however, the "ON" switches are now on terminal IOUT1, hence the 200pF at that terminal.



Figure 8. AD7541 Equivalent Circuit -All Digital Inputs High

#### DYNAMIC PERFORMANCE

#### **OUTPUT IMPEDANCE**

The preceding circuit analysis shows that the output capacitance is dependent upon the digital code, as is the output resistance. Looking back into IOUT1 the resistance seen is anything between 10k $\Omega$  (R\_{FEEDBACK} alone) and 5k $\Omega$  (R\_FB in parallel with the  $10k\Omega$  network resistance).

This variation affects both static accuracy and dynamic performance. The effect on static accuracy is further considered in the Applications section under Output Amplifier Considerations. The dynamic performance of the AD7541 will depend upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components.



Figure 9. DAC Circuit Using AD741K







Figure 11. DAC Circuit Using AD518K



Figure 12. Output Waveform



Figure 13. DAC Circuit Using AD509K



Figure 14. Output Waveform

The circuits and waveforms shown in Figures 9 to 14 are representative of the three principal types of output amplifiers. A general purpose low drift (AD741K), a high speed low cost (AD518), and a fast settling unit (AD509).

Points to remember when applying high speed amplifiers include:

- 1. Protection diodes as shown in Figures 15 and 16.
- 2. Phase compensation for the DAC's output capacitance.
- 3. Power supply decoupling and correct load earthing.

#### APPLICATIONS



Figure 15. Unipolar Binary Operation

#### UNIPOLAR BINARY OPERATION

The connections required for unipolar digital binary operation are shown above.  $V_{REF}$  may be positive or negative so 2-quadrant multiplication may be performed. Schottky diode D1 (HP 5082-2811 or equivalent) prevents  $I_{OUT1}$  from negative excursions which could damage the device. This precaution is only necessary with certain high speed amplifiers. The diodes are not required when using TRI-FET amplifiers such as the AD542 or AD544.

#### **BIPOLAR (4-QUADRANT) BINARY OPERATION**

The digital input is offset binary coded and multiplies  $V_{REF}$  according to Table 2. Resistors R3 and R4 should be equal within 0.1% at all temperatures, but need not track the resistors within the AD7541. D1 and D2 perform the same



Figure 16. Bipolar (4-Quadrant) Binary Operation

function as in Figure 15. Network R5, R6, R7 sum 1/2LSB of current into  $I_{OUT2}$  to ensure correct coding at zero.

R1 can be adjusted to produce the outputs shown in Table 1. However, it is recommended that when the application permits it, R1 and R2 be omitted. The maximum gain error in this condition is 0.3% of full scale. The offset voltage of amplifier A1 should be adjusted to less than 0.5mV over the temperature range.

DIGITAL INPUT	NOMINAL ÁNALOG OUTPUT
1111111111111	-0.99975 V <sub>REF</sub>
100000000000	-0.50000 V <sub>REF</sub>
011111111111	-0.49975 V <sub>REF</sub>
000000000000	0

Table 1. Code Table for Circuit of Figure 15.

DIGITAL INPUT	NOMINAL ANALOG OUTPUT
1111/1111111	-0.99951 V <sub>REF</sub>
100000000001	-0.00049 V <sub>REF</sub>
100000000000	0
010000000000	+0.50000 V <sub>REF</sub>
000000000000	+1.00000 V <sub>REF</sub>

Table 2. Code Table for Circuit of Figure 16.

Amplifiers A1 and A2 should be adjusted to an input offset of less than 0.1mV and should be better than 0.5mV over the temperature range. With  $V_{REF}$  set to approximately 10V, R5 should be adjusted so that with code 1000000000  $V_{OUT}$  = 0V ±0.2mV. R1 should be adjusted so that with code 00000000000  $V_{OUT}$  =  $V_{REF}$ .

As with the unipolar circuit R1 and R2 can be omitted, with a resulting maximum gain error of 0.3% of full scale. R5 may be replaced by a 100 $\Omega$  fixed resistor. The maximum zero error if this is done is 0.015% of F.S.R.

#### **OUTPUT AMPLIFIER CONSIDERATIONS**

It has already been pointed out that the DAC output resistance varies with the digital code. The effect this has on static accuracy will now be considered.



#### Figure 17.

The error voltage =  $V_{OS} \left(1 + \frac{R_F}{R_O}\right)$ 

R<sub>O</sub> is a function of the digital code.

 $R_O \cong 10 k \Omega$  for any more than 4-bits Logic 1.

 $R_0 \cong 30 k\Omega$  for any single bit Logic 1.

The gain for offset, therefore, changes as follows:

At code 001111111111 V<sub>ERROR1</sub> = V<sub>OS</sub>  $\left(1 + \frac{10k}{10k}\right) = 2 V_{OS}$ At code 01000000000 V<sub>ERROR2</sub> = V<sub>OS</sub>  $\left(1 + \frac{10k}{30k}\right) = \frac{4}{3} V_{OS}$ 

The error difference is therefore  $\frac{2}{3}$  Vos

Since, for a 12-bit resolution DAC, one LSB has a weight (for  $V_{REF} = +10V$ ) of 2.5mV, it is clearly important that  $V_{OS}$  be nulled, either using the amplifiers nulling facility or an external network.

It is important to realize that an offset can be caused by including the usual bias current compensation resistor in the amplifiers non-inverting input terminal. This should not be included. Instead the amplifier should have a bias current which is low over the temperature range of interest, and should certainly not exceed 75nA.

#### ANALOG/DIGITAL DIVISION



Figure 18. Analog/Digital Divider

With the AD7541 connected in its normal multiplying configuration as shown in Figure 15, the transfer function is

$$W_{\rm O} = -V_{\rm IN} \left( \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots + \frac{A_{12}}{A^{12}} \right)$$

where the coefficients  $A_X$  assume a value of 1 for an ON bit and 0 for an OFF bit.

By connecting the DAC in the feedback of an operational amplifier, as shown in Figure 18, the transfer function becomes

$$V_{O} = \left(\frac{-V_{IN}}{\left(\frac{A_{1}}{2^{1}} + \frac{A_{2}}{2^{2}} + \frac{A_{3}}{2^{3}} + \dots + \frac{A_{12}}{A^{12}}\right)}\right)$$

This is division of an analog variable ( $V_{IN}$ ) by a digital word. With all bits off, the amplifier saturates to its bound, since division by zero is not defined. With the LSB (Bit 12) ON, the gain is 4096. With all bits ON, the gain is 1 (±1LSB).

#### DIGITAL/SYNCHRO CONVERTER



Figure 19. 14-Bit Digital to Synchro Converter

The low cost and high accuracy available from the AD7541, together with its bipolar multiplying capability is exploited fully in the circuit of Figure 19.  $V_{REF}$  is commonly 400Hz but by replacing the transformers with dc coupled circuits coordinate transformation may be performed.

The SIN/COS ROM is readily available at low cost and the AD7512 switch enables greater resolution to be obtained.

Resolver-to-synchro transformation is performed by the Scott connected pair T1 and T1A. The power available to the load connected to S1, S2 and S3 is determined by the amplifiers A1 and A2. A particular advantage of the circuit shown in Figure 19 is that it is invariant with respect to  $\theta$ , and may be used to directly drive equipment such as CRT displays.



### CMOS 12-Bit Monolithic Multiplying DAC

# AD7541A

10

#### PRELIMINARY

FEATURES Full Four Quadrant Multiplication 12-Bit Linearity (End-Point) ±1LSB Gain Error All Parts Guaranteed Monotonic TTL/CMOS Compatible Low Cost Protection Schottky not Required

GENERAL DESCRIPTION

#### AD7541A FUNCTIONAL BLOCK DIAGRAM



DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE) Logic: A switch is closed to I<sub>OUT1</sub> for its digital input in a "HIGH" state.

#### **PRODUCT HIGHLIGHTS**

**Compatability:** The AD7541A can be used as a direct replacement for any AD7541-type device. As with the Analog Devices AD7541 the digital inputs are TTL/CMOS compatible and have been designed to have a  $\pm 1\mu$ A maximum input current requirement so as not to load the driving circuitry.

**Improvements:** The AD7541A offers the following improved specifications over the AD7541:

- Gain Error for all grades has been reduced and a special G grade version with a maximum gain error of ±1LSB is available to eliminate the need for gain trimming.
- 2. Gain Error temperature coefficient has been reduced to 2ppm/°C typical and 6ppm/°C maximum.
- 3. Digital to analog charge injection energy for this new device is typically 20% less than the standard AD7541 part.
- 4. Latch-up proof.

### Temperature Range

Accuracy T <sub>min</sub> to T <sub>max</sub>	Error $T_A = +25^{\circ}C$	0 to + 70°C	-25°C to +85°C1	-55°C to +125°C1
± 1LSB ± 1/2LSB ± 1/2LSB ± 1/2LSB ± 1/4LSB	± 6LSB ± 4LSB ± 1LSB ± 4LSB	AD7541AJN AD7541AKN - AD7541ALN	AD7541AAQ AD7541ABQ - AD7541ACQ	AD7541ASD AD7541ATD AD7541AGTD -
$\pm 1/4LSB$	± 1LSB	AD7541AGLN	AD7541AGCQ	-

The Analog Devices' AD7541A is a low cost, high performance

12-bit monolithic multiplying digital to analog converter. It is

fabricated using advanced, low noise, thin film on CMOS

The AD7541A is functionally and pin compatible with the

industry standard AD7541 devices and offers improved specifi-

cations and performance. The improved design ensures that the device is latch-up free so no output Schottky protection diodes

This new device uses laser wafer trimming to provide full 12-bit end-point linearity with several new high performance grades

providing 1/4LSB maximum nonlinearity and 1/2LSB maximum

technology and packaged in a standard 18-pin DIP.

NOTES:

Relative

are required.

differential nonlinearity.

Gain

**ORDERING INFORMATION** 

<sup>1</sup>883B version is available, to order ADD "/883B" to part number.

#### PACKAGE IDENTIFICATION<sup>1</sup>

Suffix "N" – Plastic DIP (N18B) Suffix "Q" – Cerdip<sup>2</sup> (Q18A) Suffix "D" – Ceramic DIP (D18B)

<sup>1</sup>See Section 20 for package outline information.

<sup>2</sup>Analog Devices reserves the right to ship ceramic packages in lieu of Cerdip packages.





### **SPECIFICATIONS** ( $V_{DD} = +15V$ , $V_{REF} = +10V$ ; $V_{PIN1} = V_{PIN2} = 0V$ unless otherwise specified)

Parameter	Version	T <sub>A</sub> = + 25°C	$T_{A} = T_{min}, T_{max}^{1}$	Units	Test Conditions/Comments
ACCURACY					
Resolution	All	12	12	Bits	
Relative Accuracy	J, A, S	± 1	1	LSB max	$\pm 1LSB = 0.024\%$
	K, B, T, GT	± 1/2	± 1/2	LSB max	$\pm \frac{1}{2} = 0.012\%$
	L, C, GL, GC	±1/4 .	± 1⁄4	LSB max	$\pm \frac{1}{4} = 0.006\%$
Differential Nonlinearity	J, A, S	±1.	±1	LSB max	All grades guaranteed monotonic.
	B, T, G, T	± 1/2	± 1/2	LSBmax	T <sub>min</sub> to T <sub>max</sub>
	L,C,GL,GC	± 1/2	± 1/2	LSB max	
Gain Error	J, A, S	±6	±9	LSB max	Measured using internal R <sub>FB</sub> and includes
	K, B, T	± 4	± 7	LSB max	effect of leakage current and gain T.C.
	L,C	± 4	±6	LSB max	Gain error can be trimmed to zero.
	GL, GC, GT	±1	± 4	LSB max	
Gain Temperature Coefficient <sup>2</sup>					
∆Gain/∆Temperature	All	6	6	ppm/°C max	Typical value is 2ppm/°C.
Output Leakage Current					
OUT1 (Pin 1)	J, K, L, GL	± 5	± 10	nA max	All digital inputs $= 0V$ .
	A, B, C, GC	± 5	±10	nA max	
	S, T, GT	± 5	$\pm 200$	nA max	
OUT 2(Pin 2)	J,K,L,GL	± 5	± 10	nA max	All digital inputs = V <sub>DD</sub> .
	A, B, C, GC	± 5	±10	nA max	
•	S, T, GT	±5	± 200	nA max	· · · · · · · · · · · · · · · · · · ·
REFERENCE INPUT					
Input Resistance (Pin 17 to GND)	All	7–18	7-18	kΩmin/max	Typical input resistance = $11k\Omega$ .
					Typical input resistance temperature coefficient =
• <u> </u>					- 300ppm/°C.
DIGITAL INPUTS					
V <sub>IH</sub> (Input HIGH Voltage)	All	2.4	2.4	Vmax	
VIL (Input LOW Voltage)	All	0.8	0.8	Vmin	
I <sub>IN</sub> (Input Current)	All	±1	±1	μA max	Logic inputs are MOS gates. $I_{IN}$ typ (25°C) = InA.
CIN (Input Capacitance)	All	8	8	pr max	$V_{IN} = 0V$
POWER SUPPLY					
V <sub>DD</sub> Range	All	+5 to + 16	+5 to + 16	V min/V max	Accuracy is not guaranteed over this range.
I <sub>DD</sub>	All	2	2	mA max	All digital inputs V <sub>IL</sub> or V <sub>IN</sub> .
		100	500	μA max	All digital inputs 0V or V <sub>DD</sub> .

## **AC PERFORMANCE CHARACTERISTICS**

These Characteristics are Included for Design Guidance Only and are not Subject to Test.  $V_{DD} = +15V$ ,  $V_{IN} = -10V$  except where stated,  $V_{PIN1} = V_{PIN2} = 0V$ , Output Amp is AD544 except where stated.

Parameter	Version <sup>1</sup>	T <sub>A</sub> = + 25°C	$T_{A} = T_{min}, T_{max}^{l}$	Units	Test Conditions/Comments
PROPAGATION DELAY (From Digital Input Change to 90% of Final Analog Output)	All	100	-	nstyp	OUT 1 Load = $100\Omega C_{EXT} = 13 pF$ Digital Inputs = 0V to V <sub>DD</sub> or V <sub>DD</sub> to 0V.
DIGITAL TO ANALOG CHARGE INJECTION (Q.D.A.)	All	1000	-	nV-sec typ	$V_{REF} = 0V.$ Measured using ADLH0032CG as output amplifier.
MULTIPLYING FEEDTHROUGH ERROR <sup>3</sup> (V <sub>REF</sub> to OUT1)	All	1.0	1.0	mV p-p typ	$V_{REF} = \pm 10V$ , 10kHz sine wave.
OUTPUT CURRENT SETTLING TIME	All	1	-	μstyp	To 0.01% of full scale range. $OUT1 \text{ load} = 100\Omega$ , $C_{EXT} = 13\text{pF}$ . Digital inputs = 0V to $V_{DD}$ or $V_{DD}$ to 0V
POWER SUPPLY REJECTION ΔGain/ΔV <sub>DD</sub>	All	± 0.01%	±0.02%	%per%/max	$\Delta V_{DD} = \pm 5\%$
OUTPUT CAPACITANCE					
C <sub>OUT1</sub> (Pin1)	All	200	200	pF max	Digital Inputs
C <sub>OUT2</sub> (Pin2)	All	70	70	pF max	$= V_{IH}$
C <sub>OUT1</sub> (Pin 1)	All	70	70	pF max	Digital Inputs
C <sub>OUT2</sub> (Pin 2)	All	200	200	pF max	= V <sub>II.</sub>
OUTPUT NOISE VOLTAGE DENSITY (10Hz-100kHz)	All	22	_	$nV/\sqrt{Hz}$ typ	Johnson noise for 11kΩ resistor is 13.5nV/√Hz.

#### NOTES

<sup>1</sup>Temperature range as follows: JN, KN, LN, GLN versions: 0 to + 70°C

AQ, BQ, CQ, GCQ versions: - 25°C to + 85°C ST, TD, GTD versions: - 55°C to + 125°C. <sup>2</sup>Guaranteed by design but not production tested.

<sup>3</sup>To minimize feedthrough in the ceramic package (Suffix D) the user must ground the metal lid. Specifications subject to change without notice.



# uP Compatible 12-Bit DAC

# AD7542

#### FEATURES

Resolution: 12 Bits Nonlinearity: ±1/2LSB T<sub>min</sub> to T<sub>max</sub> Low Gain Drift: 2ppm/°C typ, 5ppm/°C max Microprocessor Compatible Full 4-Quadrant Multiplication Low Multiplying Feedthrough Low Power Dissipation: 40mW max Low Cost Small Size: 16-Pin DIP Latch Free (Protection Schottky Not Required)

#### AD7542 FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The AD7542 is a precision 12-bit CMOS multiplying DAC designed for direct interface to 4- or 8-bit microprocessors.

The functional diagram shows the AD7542 to consist of three 4-bit data registers, a 12-bit DAC register, address decoding logic and a 12-bit CMOS multiplying DAC. Data is loaded into the data registers in three 4-bit bytes, and subsequently transferred to the 12-bit DAC register. All data loading or data transfer operations are identical to the WRITE cycle of a static RAM. A clear input allows the DAC register to be easily reset to all zeros when powering up the device.

The AD7542 is manufactured using an advanced thin-film on monolithic CMOS fabrication process. Multiplying capability, low power dissipation, +5V operation, small size (16-pin DIP) and easy  $\mu$ P interface make the AD7542 ideal for many instrumentation, industrial control and avionics applications.

#### **ORDERING INFORMATION**

		Temperature Range and Package				
Relative Accuracy (T <sub>min</sub> to T <sub>max</sub> )	Gain Error +25°C	Commercial (Plastic) 0 to +70°C	Industrial (Ceramic) -25°C to +85°C	Military (Ceramic) -55°C to +125°C		
±1LSB	±12.3LSB	AD7542JN	AD7542AD AD7542AD/883B <sup>1</sup>	AD7542SD AD7542SD/883B <sup>1</sup>		
±1/2LSB	±12.3LSB	AD7542KN	AD7542BD AD7542BD/883B <sup>1</sup>	AD7542TD AD7542TD/883B <sup>1</sup>		
±1/2LSB	±1LSB	AD7542GKN	AD7542GBD AD7542GBD/883B <sup>1</sup>	AD7542GTD/ AD7542GTD/883B <sup>1</sup>		

<sup>1</sup> 100% screened to MIL-STD-883, Method 5004, paragraph 3.1.1 through 3.1.12 for Class B device.

#### PACKAGE IDENTIFICATION<sup>1</sup>

Suffix D: Ceramic DIP – (D16B) Suffix N: Plastic DIP – (N16B)

<sup>1</sup>See Section 20 for package outline information.

#### PIN CONFIGURATION



# **SPECIFICATIONS** (VDD = +5V, VREF = +10V, VOUT1 = VOUT2 = 0V unless otherwise noted)

Parameter	Limit At T <sub>A</sub> = +25°C	Limit At <sup>1</sup> $T_A = 0, +70^{\circ}C,$ -25°C & +85°C	Limit At <sup>1</sup> T <sub>A</sub> = -55°C & +125°C	Units	Conditions/Comments
ACCURACY					
Resolution	12	12	12	Bits	
Relative Accuracy <sup>2</sup>					
JN, AD, SD Versions	±1	· ±1	±1	LSB max	
KN, BD, TD Versions	±1/2	±1/2	±1/2	LSB max	
GKN, GBD, GTD Versions	±1/2	±1/2	±1/2	LSB max	
Differential Nonlinearity <sup>2</sup>					
IN, AD, SD Versions	±2	±2	±2	LSB max	Monotonic to 11 bits from Tmin to Tmax
KN, BD, TD Versions	±1	±1	±1	LSB max	Monotonic to 12 bits from Tmin to Tmax
GKN, GBD, GTD Versions	±1	±1	±1	LSB max	Monotonic to 12 bits from Tmin to Tmax
Gain Error <sup>1</sup>					
IN, KN, AD, BD, SD, TD	±12.3	±13.5	±14.5	LSB max	Using internal RFB only (gain error can be
GKN, GBD, GTD	±1	±1	±2	LSB max	trimmed to zero using circuits of Figures 5 & 6)
Gain Temperature Coefficient ∆Gain/∆Temperature Power Supply Rejection	5.	5	5 .	ppm/°C max	Typical value is 2ppm/°C
ΔGain/ΔV <sub>DD</sub> Output Leakage Current	0.005	0.01	0.01	% per % max	$V_{DD} = +4.75V$ to $+5.25V$
LOUT1 (Pin 4)	1	10	200	nA max	DAC Register loaded with all 0s
LOUT2 (Pin 5)	1 .	10	200	nA max	DAC Register loaded with all 1s
DYNAMIC PERFORMANCE Current Settling Time <sup>3</sup>	2.0	2.0	2.0	µs max	To 1/2LSB. OUT1 load = 100 $\Omega$ . DAC output measured from falling edge of WR.
Multiplying Feedthrough Error <sup>3</sup>	2.5	2.5	2.5	mV p-p max	$V_{REF} = \pm 10V$ , 10kHz sine wave
REFERENCE INPUT					
Input Resistance (pin 15)	8/15/25	8/15/25	8/15/25	kΩmin/typ/max	
ANALOG OUTPUTS					
Output Capacitance					
COUTI	75	75	75	pF max	DAC register loaded to 0000 0000 0000
COUT 1	260	260	260	pF max	DAC register loaded to 1111 1111 1111
COUT23	75	75	75	pF max	DAC register loaded to 1111 1111 1111
COUT2 <sup>3</sup>	260	260	260	pf max	DAC register loaded to 0000 0000 0000
LOGIC INPUTS		· · · · · · · · · · · · · · · · · · ·			
VINIU (LORIC HIGH Voltage)	+3.0	+3.0	+3.0	V min	en e
Vnu (Logic LOW Voltage)	+0.8	+0.8	+0.8	Vmax	
Int <sup>4</sup>	1	1	1	//A max	Visi = OV or Von
Cas (Input Capacitance) <sup>3</sup>				nE max	
Input Coding	12-Bit U Binary (s loaded in	nipolar Binary or 12- ee Figures 5 and 6). 1 to data registers in 4	Bit Offset Data is -bit bytes.	pr max	
SWITCHING CHARACTERISTICS <sup>5</sup>	(See Fi	gure 7)			· · · · · · · · · · · · · · · · · · ·
twp	120	220	220	ns min	twp : WRITE pulse width
tawu	50	65	65	ns min	tawa: Address-to-WRITE hold time
Стин	50	100	100	ns min	town: Chip select-to-WRITE hold time
LCI R	200	300	300	ns min	ter p : Minimum CLEAR pulse width
Byte Loading					-CER
tcws	60	130	130	ns min	t <sub>CWS</sub> : Chip select-to-WRITE setup time
tAWS	80	180	180	ns min	tAWS: Address valid-to-WRITE setup time
t <sub>DS</sub>	50	65	65 ·	ns min	t <sub>DS</sub> : Data setup time
<sup>t</sup> DH	50	65	65	ns min	t <sub>DH</sub> : Data hold time
DAC Loading			1. S.		•
tcws	60	150	150	ns min	tcws: Chip select-to-WRITE setup time
tAWS	120	240	240	ns min	tAWS: Address valid-to-WRITE setup time
POWER SUPPLY				· · · · · · · · · · · · · · · · · · ·	
VDD (Supply Voltage)	+5	+5	+5	v	±5% for specified performance
IDD (Supply Current)	8	<b>8</b> :	8	mA max	Digital Inputs = VINH or VINL

NOTES: <sup>1</sup>Temperature Ranges as follows: AD7542JN, KN, GKN: 0 to +70°C AD7542AD, BD, GBD: -25°C to +85°C AD7542SD, TD, GTD: -55°C to +125°C

.

<sup>3</sup>See definitions on next page. <sup>3</sup>Guaranteed but not tested. <sup>4</sup>Logic inputs are MOS gates. Typical input current (+25°C) is less than 1nA. <sup>4</sup>Sample tested at +25°C to ensure compliance.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS\*

$(T_{A'} = +25^{\circ}C un)$	less otherwise noted)
------------------------------	-----------------------

V <sub>DD</sub> to AGND
AGND to DGND V <sub>DD</sub>
DGND to AGND
Digital Input Voltage to DGND
(pins 4–11, 13)
$V_{PIN1}$ , $V_{PIN2}$ to AGND
V <sub>REF</sub> to AGND±25V
V <sub>RFB</sub> to AGND±25V
Power Dissipation (Package)
Plastic (Suffix N)

•COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### TERMINOLOGY

#### **RELATIVE ACCURACY**

Relative accuracy on endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in % of ppm of full scale range on (sub) multiples of 1LSB.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of ±1LSB max over the operating temperature range insures monotonicity.

#### GAIN ERROR

Gain is defined as the ratio of the DAC's Full Scale output to its reference input voltage. An *ideal* AD7542 would exhibit a gain of -4095/4096. Gain error is adjustable using external trims as shown in Figures 5 and 6.

#### **OUTPUT LEAKAGE CURRENT**

Current which appears at OUT1 with the DAC register loaded to all 0s or at OUT2 with the DAC register loaded to all 1s.

#### MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from  $V_{REF}$  terminal to OUT1 with DAC register loaded to all 0s.

PIN	MNEMONIC	FUNCTION	PIN	MNEMONIC	FUNCTION
1	OUT1	DAC current output bus. Normally	7	DO	Data Input (LSB)
		terminated at op amp	8	CS	Chip Select Input
		virtual ground	9	ŴR	WRITE Input
2	OUT2	DAC current output bus. Normally	10	A0	Address Bus Input
		terminated at ground	11	A1	Address Bus Input
3	AGND	Analog Ground	12	DGND	Digital Ground
4	D3	Data Input (MSB)	13	CLR	Clear Input
5	D2	Data Input	14	V <sub>DD</sub>	+5V Supply Input
6	D1	Data Input	15	V <sub>REF</sub>	Reference Input
		-	16	R <sub>FB</sub>	DAC Feedback Resistor

Table 1. Pin Function Description

### **Analog Circuit Description**

#### **GENERAL CIRCUIT INFORMATION**

The AD7542, a 12-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and twelve N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used—that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.



Figure 1. AD7542 Functional Diagram

One of the current switches is shown in Figure 2. The input resistance at  $V_{REF}$  (Figure 1) is always equal to  $R_{LDR}$  ( $R_{LDR}$  is the R/2R ladder characteristic resistance and is equal to value "R"). Since  $R_{IN}$  at the  $V_{REF}$  pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a



Figure 2, N-Channel Current Steering Switch

current source is used, a low temperature coefficient external  $R_{FB}$  is recommended to define scale factor.)

#### EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs LOW and all digital inputs HIGH are shown in Figures 3 and 4. In Figure 3 with all digital inputs LOW, the reference current is switched to OUT2. The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages to the substrate, while the I/4096 current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switch is 260pF, as shown on the OUT2 terminal. The "OFF" switch capacitance is 75pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs HIGH, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal OUT1, hence the 260pF at that terminal.







Figure 4. AD7542 DAC Equivalent Circuit All Digital Inputs HIGH

### Applying the AD7542

### UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 5 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. The logic inputs are omitted for clarity. With a dc reference voltage or current (positive or negative polarity) applied at pin 15, the circuit is a unipolar D/A converter. With an ac reference voltage or current the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table 2.

R1 provides full scale trim capability [i.e.—load the DAC register to 1111 1111 1111, adjust R1 for  $V_{OUT} = -V_{REF}$  (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

C1 phase compensation (10 to 25pF) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).

Amplifier A1 should be selected or trimmed to provide  $V_{OS} \le 10\%$  of the voltage resolution at  $V_{OUT}$ . Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output



Figure 5. Unipolar Binary Operation (2-Quadrant Multiplication)

BINARY NU DAC REG MSB	JMBER IN ISTER LSB	ANALOG OUTPUT, V <sub>OUT</sub>
1111 111	1 1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000 000	0 0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -1/2 V_{REF}$
0000 000	0 0001	$-V_{\text{REF}}\left(\frac{1}{4096}\right)$
0000 000	0000	ov

Table 2. Unipolar Binary Code Table for Circuit of Figure 5

offset at  $V_{OUT}$  equal to  $I_B$  times the DAC feedback resistance, nominally 15k $\Omega$ ). The AD544L is a high-speed implanted FET-input op amp with low, factory-trimmed  $V_{OS}$ .

#### BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 6 and Table 3 illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference, the eleven LSBs provide digitally controlled attenuation of the ac reference while the MSB provides polarity control.

With the DAC register loaded to 1000 0000 0000, adjust R1 for  $V_{OUT} = 0V$  (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for  $V_{OUT} = 0V$ ). Full scale trimming can be accomplished by adjusting the amplitude of  $V_{REF}$  or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low  $V_{OS}$  and low I<sub>B</sub>. R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 or 2R3 causes Full Scale error. C1 phase compensation (10pF to 25pF) may be required for stability.



Figure 6. Bipolar Operation (4-Quadrant Multiplication)

BINARY N DAC REC MSB	NUMBER IN GISTER LSB	ANALOG OUTPUT, V <sub>OUT</sub>
1111 1	111 1111	$+V_{\text{REF}}\left(\frac{2047}{2048}\right)$
1000 0	000 0001	$+V_{\text{REF}}\left(\frac{1}{2048}\right)$
1000 0	000 0000	OV
0111 1	111 1111	$-V_{\text{REF}}\left(\frac{1}{2048}\right)$
0000 0	000 0000	$-V_{\text{REF}}\left(\frac{2048}{2048}\right)$

Table 3. Bipolar Code Table for Offset Binary Circuit ofFigure 6

#### INTERFACE LOGIC

#### INTERFACE LOGIC INFORMATION

The AD7542 is designed to interface as a memory-mapped output device.

A typical system configuration is shown in Figure 8.  $\overline{CS}$  is the decoded *device* address, and is derived by decoding the three higher order address bits. A0 and A1 is the AD7542 *operation* address, and is decoded internally in the AD7542 to point to the desired loading operation (i.e. load high byte, middle byte, low byte or DAC register). Table 4 shows the AD7542 truth table.

All data loading operations are identical to the write cycle of a RAM as shown in Figure 7.

Additionally, the CLR input allows the AD7542 DAC register to be cleared asynchronously to 0000 0000 0000. When operating the AD7542 in a unipolar mode (Figure 5), a CLEAR causes the DAC output to assume 0V. In the bipolar mode (Figure 6), a CLEAR causes the DAC output to go to  $-V_{REF}$ .

In summary:

- 1. The AD7542 DAC register can be asynchronously cleared with the CLR input.
- 2. Each AD7542 requires 4 locations in memory.
- 3. Performing any of the four basic loading operations (i.e. load low byte data register, middle byte data register, high byte data register or 12-bit DAC register) is accomplished by executing a memory WRITE operation to the applicable address location for the required DAC operation.

AD	7542	Conti	ol Inp	ıts	AD7542 Operation	
A <sub>1</sub>	A <sub>0</sub>	<del>cs</del>	WR	CLR		
x	x	x	x	0	Resets DAC 12-Bit Register to Code 0000 0000 0000	
x	x	1	x	1	No Operation Device Not Selected	
0	0	0	Ł	1	Load LOW Byte <sup>5</sup> Data Register On Edge As Shown	Load
0	-1	0	F	1	Load MIDDLE Byte <sup>5</sup> Data Register On Edge As Shown	Applicable Data Register
1	0	0	▲	1	Load HIGH Byte <sup>5</sup> Data Register On Edge As Shown	With Data At D <sub>0</sub> - D <sub>3</sub>
1	1	0	U	1	Load 12-Bit DAC Register With Data In LOW Byte, MIDDLE Byte & HIGH Byte Data Registers <sup>6</sup>	

NOTES:

0123.	Sheen & Manager			
1 indicates logic HIGH	$-MSB \rightarrow XXXX$	XXXX	<u>xxxx</u>	🗲 LSB
0 indicates logic LOW	high	middle	low	
X indicates don't care	byte	byte	hyte	

\* 5 indicates LOW to HIGH transition \* These control signals are level triggered.

#### Table 4, AD7542 Truth Table





Figure 7. AD7542 Timing Diagram

#### APPLICATION HINTS

The AD7542 is a precision 12-bit multiplying DAC designed for system interface. To ensure system performance consistent with AD7542 specifications, careful attention must be given to the following points:

- GENERAL GROUND MANAGEMENT: Voltage differences between the AD7542 AGND and DGND cause loss of accuracy (dc voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7542. In more complex systems where the AGND-DGND intertie is on the back-plane, it is recommended that diodes be connected back-to-back between the AD7542 AGND and DGND pins (1N913 or equivalent).
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a differential nonlinearity term at the amplifier output of magnitude  $0.67V_{OS}$  (Vos is amplifier input offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier Vos be no greater than 10% of the DAC's output resolution over the temperature range of interest [output resolution =  $V_{REF}(2^{-n})$  where n is the number of bits exercised].
  - 3. HIGH FREQUENCY CONSIDERATIONS: AD7542 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This not only reduces closed loop bandwidth, but can also cause ringing or oscillation if the spurious pole frequency is less than the amplifier's OdB crossover frequency. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.
  - GAIN TEMPERATURE COEFFICIENTS: The gain temperature coefficient of the AD7542 has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds

to gain shifts of 2.0LSBs and 0.82LSBs respectively over a 100° C temperature range. When trim resistors are used to adjust full-scale range as shown in Figures 5 and 6 the temperature coefficient of R1 and R2 should be taken into account. It may be shown that the additional gain temperature coefficients introduced by R1 and R2 may be approximately expressed as follows:--

Temperature Coefficient contribution due to R1	$= -\frac{R_1}{R_{IN}} (\gamma_1 + 300)$
	-

Temperature Coefficient contribution due to R2 = +  $\frac{R_2}{R_{IN}}$  ( $\gamma_2$  + 300)

5. For additional information on multiplying DACs refer to "Application Guide to CMOS Multiplying D/A Converters", Publication Number G479–15–8/78, available from Analog Devices.

Where  $\gamma_1$  and  $\gamma_2$  are the temperature coefficients in ppm/°C of R1 and R2 respectively and R<sub>IN</sub> is the DAC input resistance at the V<sub>REF</sub> terminal (pin 2). For high quality wire-wound resistors and trimming potentiometers  $\gamma$  is of the order of 50ppm/°C. It will be seen that if R1 and R2 are small compared with R<sub>IN</sub>, their contribution to gain temperature coefficient will also be small. For the standard AD7542 gain error specification of ±12.3LSBs it is recommended that R1 = 120\Omega and R2 = 60\Omega. With  $\gamma$  = 50 these values result in an overall maximum gain error temperature coefficient of:

$$5 + \frac{0.06}{7}(50 + 300) = 8 \text{ppm/}^{\circ}C$$

However, if the AD7542GTD is used which has a specified gain error of  $\pm 1LSB$ , then with R1 =  $10\Omega$  and R2 =  $5\Omega$  the overall maximum gain temperature coefficient is increased by only 0.25ppm/°C. Where possible R1 should be a select on test fixed resistor since the resulting gain temperature coefficient will be tighter in all cases. For further gain T.C. information refer to application note, "Gain Error and Gain Temperature Coefficients of CMOS Multiplying DACs", Publication Number E630-10-6/81 available from Analog Devices.

#### AD7542 INTERFACE TO MC6800

A typical 6800 system configuration is shown in Figure 8. Since the AD7542 contains four registers each AD7542 is assigned four locations in memory. A0 and A1 provides the operational addresses and are decoded internally to point to the desired register. Register loading is accomplished by executing a memory WRITE instruction to one of the four addresses. The AD7542  $\overline{WR}$  input is gated by  $\phi$ 2 from the 6800. Table 5 gives a sample loading subroutine written in re-entrant form.

Choosing an arbitrary start address of PPQQ, locations PPQQ, PPQQ+1 and PPQQ+2 select the low, middle and high byte registers respectively while address PPQQ+3 selects the 12-bit DAC register. The 12-bit data to be passed to the subroutine is stored in locations XXYY and XXYY+1. The four most significant data bits are assumed to occupy the lower haif of XXYY+1.



Figure 8. Interfacing the AD7542 to an MC6800 Microprocessor

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-171

	J SR	WWZZ	
wwzz	PSH A		PUSH ACC. A ONTO STACK
	TPA		
	PSH A		PUSH CCR ONTO STACK
	LDA A	XXYY	
	STA A	PPQQ	LOAD LOW BYTE
	ROR A		
	ROR A	1	
	ROR A		
	ROR A		
	STA A	PPQQ+1	LOAD MIDDLE BYTE
	LDA A	XXYY+1	
	STA A	PPQQ+2	LOAD HIGH BYTE
	STA A	PPQQ+3	LOAD DAC REGISTER
	POP A		
	TAP		POP CCR FROM STACK
	POP A		POP ACC. A FROM STACK
	RTS		RETURN TO MAIN PROGRAM

#### Table 5. Sample Routine for AD7542–6800 Interface

	CALL	7542	
7542	PUSH	PSW	PUSH REGISTER CONTENTS
	PUSH	В	ONTO STACK
	PUSH	н	
	LX1	Η, ΧΧΥΥ	
	MOV	A, M	
	STA	PPQQ	LOAD LOW BYTE
	MV1	B, 04	
LOOP	RAR	1	
	DCR	В	
	JNZ	LOOP	
	STA	PPQQ+1	LOAD MIDDLE BYTE
	INX	н	
	MOV	A, M	
	STA	PPQQ+2	LOAD HIGH BYTE
	STA	PPQQ+3	LOAD DAC REGISTER
	POP	н	POP REGISTER CONTENTS
	POP	в	FROM STACK
	POP	PSW	
	RET		RETURN TO MAIN PROGRAM

Table 6. Sample Routine for AD7542-8085 Interface

#### AD7542 INTERFACE TO 8085

A typical 8085 system configuration is shown in Figure 9. The AD7542  $\overline{\text{CS}}$  input is decoded from the three high order address lines A13-A15. The 8085  $\overline{\text{WR}}$  output is directly connected to the  $\overline{\text{WR}}$  input of the AD7542. Table 6 gives a sample loading subroutine written in re-entrant form. The 12-bit data to be passed to the subroutine is stored in locations XXYY and XXYY+1. The four most significant data bits are assumed to occupy the lower half of XXYY+1. As before, arbitrary addresses PPQQ to PPQQ+3 select the low byte, middle byte, high byte and DAC registers respectively.







### CMOS Serial Input 12-Bit DAC

# AD7543

#### FEATURES

Resolution: 12 Bits Nonlinearity: ±1/2LSB T<sub>min</sub> to T<sub>max</sub> Low Gain T.C.: 2ppm/°C typ, 5ppm/°C max Serial Load on Positive or Negative Strobe Asynchronous CLEAR Input for Initialization Full 4-Quadrant Multiplication Low Multiplying Feedthrough: 1LSB max @ 10kHz Requires no Schottky Diode Output Protection Low Power Dissipation: 40mW max +5V Supply Small Size: 16-Pin DIP Low Cost

#### **GENERAL DESCRIPTION**

The AD7543 is a precision 12-bit monolithic CMOS multiplying DAC designed for serial interface applications.

The DAC's logic circuitry consists of a 12-bit serial-in parallelout shift register (Register A) and a 12-bit DAC input register (Register B). Serial data at the AD7543 SRI pin is clocked into Register A on the leading or trailing edge (user selected) of the strobe input. Once Register A is full its contents are loaded into Register B under control of the LOAD inputs.

Initialization is simplified by the use of the CLR input which provides an asynchronous reset of Register B.

Packaged in a 16-pin DIP, the AD7543 features excellent gain T.C. (2ppm/°C typ; 5ppm/°C max), +5V operation and latchfree operation. (No protection Schottky diodes required.)

#### **ORDERING INFORMATION**

Relative Accuracy T <sub>min</sub> to T <sub>max</sub>	Gain Error +25°C	Commercial (Plastic) 0 to +70°C	Industrial (Ceramic) -25°C to +85°C	Military (Ceramic) -55°C to +125°C
±1LSB	±12.3LSB	AD7543JN	AD7543AD AD7543AD/883B	AD7543SD AD7543SD/883B
±1/2LSB	±12.3LSB	AD7543KN	AD7543BD AD7543BD/883B	AD7543TD AD7543TD/883B
±1/2LSB	±1LSB	AD7543GKN	AD7543GBD AD7543GBD/883B	AD7543GTD AD7543GTD/883B

#### PACKAGE IDENTIFICATION<sup>1</sup>

Suffix D: Ceramic DIP – (D16B) Suffix N: Plastic DIP – (N16B)

<sup>1</sup>See Section 20 for package outline information.

#### AD7543 FUNCTIONAL BLOCK DIAGRAM



#### PIN CONFIGURATION



# **SPECIFICATIONS** (VDD = +5V, VREF = +10V, VOUT1 = VOUT2 = 0V, unless otherwise noted)

Parameter	Limit At T <sub>A</sub> = +25°C	Limit At <sup>1</sup> T <sub>A</sub> = 0, +70°C, -25°C & +85°C	Limit At <sup>1</sup> T <sub>A</sub> = -55°C & +125°C	Units	Conditions/Comments
ACCURACY					
Resolution Relative Accuracy <sup>2</sup>	12	12	12	Bits	
JN, AD, SD Versions	±1	±1	±1	LSB max	
KN, BD, TD Versions	±1/2	±1/2	±1/2	LSB max	
GKN, GBD, GTD Versions Differential Nonlinearity <sup>2</sup>	±1/2	±1/2	±1/2	LSB max	
JN, AD, SD Versions	±2	±2	±2	LSB max	Monotonic to 11 bits from Tmin to Tmax
KN, BD, TD Versions	±1	±1	±1	LSB max	Monotonic to 12 bits from Tmin to Tmax
GKN, GBD, GTD Versions Gain Error <sup>2</sup>	±1	±1	±1	LSB max	Monotonic to 12 bits from T <sub>min</sub> to T <sub>max</sub>
JN, KN, AD, BD, SD, TD	±12.3	±13.5	±14.5	LSB max	Using internal RFB only (gain error can be
GKN, GBD, GTD	±1	±1	±2	LSB max	trimmed to zero using circuits of Figures 6 & 7)
AGain /ATemperature	e .			and Comm	Trunical value is 2 mm (°C
Power Supply Rejection	,	,	,	ppm/ C max	Typical value is 2ppm/ C
	0.005		0.01	% ner % mer	$V_{} = +4.75V + 0.+5.25V$
Output Leakage Current	0.005	0.01	0.01	a per a max	VDD - ++./3 * 10 +3.23 *
burn (Pin 4)	1	10	200	nA max	DAC Register loaded with all 0k
$l_{OUT2}$ (Pin 5)	i ·	10	200	nA max	DAC Register loaded with all 0s
DVNAMIC PERFORMANCE					
Current Settling Time <sup>3</sup>	2.0	2.0	2.0	µs max	To 1/2LSB. OUT1 load = 100 $\Omega$ . DAC output measured from falling
Multiplying Feedthrough Error <sup>3</sup>	2.5	2.5	2.5	mV p-p max	$V_{\text{REF}} = \pm 10V$ , 10kHz sine wave
REFERENCE INPUT					
Input Resistance (pin 15)	8/15/25	8/15/25	8/15/25	kΩ min/typ/max	Typical temperature coefficient is -150ppm/°C
ANALOG OUTPUTS Output Capacitance					• • • • • • • • • • • • • • • • • • • •
Court <sup>3</sup>	75	75	75	pF max	Register B loaded to 0000 0000 0000
COUTI	260	260	260	pF max	Register B loaded to 1111 1111 1111
COUT23	75	75	75	pF max	Register B loaded to 1111 1111 1111
COUT23	260	260	260	pf max	Register B loaded to 0000 0000 0000
LOGIC INPUTS					
VINH (Logic HIGH Voltage)	+3.0	+3.0	+3.0	V min	
VINI. (Logic LOW Voltage)	+0.8	+0.8	+0.8	V max	4
IIN	1	1	1	µA max	$V_{IN} = 0V \text{ or } V_{DD}$
CrN (Input Capacitance) <sup>3</sup>	8	8	8	oFmax	
Input Coding	12-Bit Un Binary (se (MSB Firs	ipolar Binary or 12-E e Figures 6 and 7), se	it Offset rial load	F	
SWITCHING CHARACTERISTICS					
tosi	50	100	100	ns min	STB1 used as a strobe
tosa	0	0	0	ns min	Serial Input STB4 used as a strobe
tDS1	0	0	0	ns min	to Strobe STB3 used as a strobe
t <sub>DS2</sub>	20	40	40	ns min	STB2 used as a strobe
t <sub>DH1</sub>	30	60	60	ns min	Serial Input) STB1 used as a strobe
tDH4	80	160	160	ns min .	STB4 used as a strobe
t <sub>DH3</sub>	80	160	160	ns min	Hold Time STB3 used as a strobe
tDH2	60	120	120	ns min	STB2 used as a strobe
tsri	80	160	160	ns min	SRI data pulse width
tSTB1	80	160	160	ns min	STB1 pulse width
tSTB4	100	200	200	ns min	STB4 pulse width
LSTB3	100	200	200	ns min	S1B3 pulse width
ISTB2	150	100	100	ns min	51 B2 puise width
	150	300	0	ns min	Load pulse which Min time between strabing ICP into Desire A 11 P
tot B	200	400	400	ns min	CLB pulse width
POWER SUPPLY					
VDD (Supply Voltage)	+5	+5	+5	v	
IDD (Supply Current)	8	8	8	mA max	Digital Inputs = V <sub>INH</sub> or V <sub>INL</sub>

NOTES: <sup>1</sup>Temperature ranges as follows: AD7543JN, KN, GKN: 0 to +70°C AD7543AD, BD, GBD: -25°C to +85°C AD7543SD, TD, GTD: -55°C to +125°C

<sup>3</sup> See Terminology on following page. <sup>3</sup> Guaranteed but not tested. <sup>4</sup> Logic inputs are MOS gates. Typical input current (+25° C) is less than 1nA. <sup>4</sup> Sample tested at +25° C to ensure compliance.

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V <sub>DD</sub> to A <sub>GND</sub> 0V, +7V
V <sub>DD</sub> to D <sub>GND</sub> 0V, +7V
A <sub>GND</sub> to D <sub>GND</sub> V <sub>DD</sub>
D <sub>GND</sub> to A <sub>GND</sub> V <sub>DD</sub>
Digital Input Voltage to D <sub>GND</sub>
(pins 4 - 11, 13)0.3V, +15V
V <sub>PIN1</sub> , V <sub>PIN2</sub> to A <sub>GND</sub> 0.3V, +15V
V <sub>REF</sub> to A <sub>GND</sub> ±25V
$V_{RFB}$ to $A_{GND}$
Power Dissipation (Package)
Plastic (Suffix N)

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions

CA	U	TI	0	N	:	
----	---	----	---	---	---	--

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

#### TERMINOLOGY

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB max over the operating temperature range ensures monotonicity.

#### GAIN ERROR

Gain is defined as the ratio of the DAC's Full Scale output to its reference input voltage. An ideal AD7543 would exhibit a gain of -4095/4096. Gain error is adjustable using external trims as shown in Figures 6 and 7.

#### OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with Register B loaded to all 0's or at OUT 2 with Register B loaded to all 1's.

#### MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from VREF terminal to OUT1 with DAC register loaded to all 0's.

PIN	MNEMONIC	FUNCTION
1	OUT1	DAC current output bus. Normally terminated at op amp virtual ground
2	OUT2	DAC current output bus. Normally terminated at AGND
3	AGND	Analog Ground
4	STB1	Register A Strobe 1 input, see Table 2
5	LD1	DAC Register B Load 1 input. When LD1 and LD2 go low the contents
		of Register A are loaded into DAC Register B
6	N/C	No Connection
. 7	SRI	Serial Data Input to Register A
8	STB2	Register A Strobe 2 input, see Table 2
9	LD2	DAC Register B Load 2 input. When LD1 and LD2 go low the contents
		of Register A are loaded into DAC Register B
10	STB3	Register A Strobe 3 input, see Table 2
11	STB4	Register A Strobe 4 input, see Table 2
12	DGND	Digital Ground
13	CLR	Register B CLEAR input (active LOW), can be used to asynchronously
	· ·	reset Register B to 0000 0000 0000
14	V <sub>DD</sub>	+5V Supply Input
15	VREF	Reference input. Can be positive or negative dc voltage or ac signal
16	R <sub>FB</sub>	DAC Feedback Resistor

Table 1. Pin Function Description

To +70°C
Derates above $+70^{\circ}$ C by 8.3mW/ $^{\circ}$ C
Ceramic (Suffix D)
To +75°C 450mW
Derates above +75°C by
Operating Temperature Range
Commercial Plastic (JN, KN, GKN versions) 0 to +70°C
Industrial Ceramic (AD, BD, GBD versons)
25°C to +85°C
Military Ceramic (SD, TD, GTD versions)
55°C to +125°C
Storage Temperature
Lead Temperature (Soldering, 10 secs.) +300°C

above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



#### GENERAL CIRCUIT INFORMATION

The AD7543, a 12-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and twelve N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used-that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.



Figure 1. AD7543 Functional Diagram

One of the current switches is shown in Figure 2. The input resistance at  $V_{REF}$  (Figure 2) is always equal to  $R_{LDR}$  ( $R_{LDR}$  is the R/2R ladder characteristic resistance and is equal to value "R"). The reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. If a current source is used, a low temperature coefficient external  $R_{FB}$  is recommended to define scale factor.



Figure 2, N-Channel Current Steering Switch



Figure 3. AD7543 DAC Equivalent Circuit All Digital Inputs LOW

#### EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs LOW and all digital inputs HIGH are shown in Figures 3 and 4. In Figure 3 with all digital inputs LOW, the reference current is switched to OUT2. The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages to the substrate, while the I/4096 current source represents a constant 1 least significant bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switch is 260pF, as shown on the OUT2 terminal. The "OFF" switch capacitance is 75pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs HIGH, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal OUT1, hence the 260pF at that terminal.



Figure 4. AD7543 DAC Equivalent Circuit All Digital Inputs HIGH

#### INTERFACE LOGIC INFORMATION

Shown in the AD7543 Functional Diagram Register A is a 12bit shift register. Serial data appearing at pin SR1 is clocked into the shift register on the positive edge of STB1, STB2 or STB4 or on the negative edge of STB3. Table 2 defines the various logic states required on the Register A control inputs, while Figure 5 illustrates the Register A loading sequence.

Once Register A is full, the data is transferred to Register B by bringing  $\overline{LD1}$  and  $\overline{LD2}$  momentarily LOW.

Register B can be asynchronously reset to 0000 0000 0000 by bringing CLR momentarily LOW. This allows the DAC output voltage to be set to a known condition, thus simplifying system initialization procedure. When operating the AD7543 in the unipolar circuit of Figure 6, a CLEAR causes the DAC output voltage to equal OV. When using the bipolar circuit of Figure 7, a CLEAR causes the DAC output to equal -VREF.



STROBE WAVEFORM IS INVERTED IF STB3 IS USED TO STROBE SERIAL DATA BITS INTO REGISTER A.

Figure 5. Timing Diagram

		AD75	43 Logic	Inputs				
Regi	ster A Co	ntrol Inp	uts	Register	B Contr	ol Inputs	AD7543 Operation	Notes
STB4	STB3	STB2	STB1	CLR	LD2	LD1		
0	1	0	1	x	х	x	Data Appearing At SRI Strobed Into Register A	2,3
0	1	Ā	0	X	х	x	Data Appearing At SRI Strobed Into Register A	2,3
0	7	0	0	x	x	x	Data Appearing At SRI Strobed Into Register A	2,3
*	1	0	0	x	х	x	Data Appearing At SRI Strobed Into Register A	2,3
1	х	x	X					
x	0	x	х					<b>,</b> .
x	х	1	х				No Operation (Register A)	3
x	х	x	1					
				· 0	х	x	Clear Register B To Code 0000 0000 0000 (Asynchronous Operation)	1,3
1				1	1	x	No Operation (Register B)	
				1	х	1		
				1.	0	0	Load Register B With The Contents Of Register A	3

NOTES:

CLR = 0 Asynchronously resets Register B to 0000 0000 0000, but has no effect on Register A.
 Serial data is loaded into Register A MSB first, on edges shown is positive edge. Lis negative edge.

3. 0 = Logic LOW, 1 = Logic HIGH, X = Don't Care.

Table 2, AD7543 Truth Table

#### APPLYING THE AD7543

#### UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 6 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. The logic inputs are omitted for clarity. With a dc reference voltage or current (positive or negative polarity) applied at pin 15, the circuit is a unipolar D/A converter. With an ac reference voltage or current (again of + or – polarity) the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table 3.

R1 provides full scale trim capability [i.e.—load the DAC register to 1111 1111 1111, adjust R1 for  $V_{OUT} = -V_{REF}$  (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

C1 phase compensation (10pF to 25pF) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).

Amplifier A1 should be selected or trimmed to provide  $V_{OS} \le 10\%$  of the voltage resolution at  $V_{OUT}$ . Additionally, the amplifier should exhibit a bias current which is low over



Figure 6. Unipolar Binary Operation (2-Quadrant Multiplication)

BINARY NUMBER IN DAC REGISTER MSB LSB	ANALOG OUTPUT, V <sub>OUT</sub>
1111 1111 1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000 0000 0000	$-V_{\text{REF}}\left(\frac{2048}{4096}\right) = -1/2 V_{\text{REF}}$
0000 0000 0001	$-V_{\text{REF}}\left(\frac{1}{4096}\right)$
0000 0000 0000	0V

Table 3. Unipolar Binary Code Table for Circuit of Figure 6

the temperature range of interest (bias current causes output offset at  $V_{OUT}$  equal to  $I_B$  times the DAC feedback resistance, nominally 15k $\Omega$ ). The AD544L is a high-speed implanted FET-input op amp with low, factory-trimmed V<sub>OS</sub>.

#### BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 7 and Table 4 illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference, the eleven LSBs provide digitally controlled attenuation of the ac reference while the MSB provides polarity control.

With the DAC register loaded to 1000 0000 0000, adjust R1 for  $V_{OUT} = 0V$  (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for  $V_{OUT} = 0V$ ). Full scale trimming can be accomplished by adjusting the amplitude of  $V_{REF}$  or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low  $V_{OS}$  and low I<sub>B</sub>. R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 to 2R3 causes Full Scale error. C1 phase compensation (10pF to 25pF) may be required for stability.



Figure	7.	Bipolar	Operation	(4-Quadrant	Multiplication)
--------	----	---------	-----------	-------------	-----------------

BINARY N DAC REG	UMBER IN SISTER	ANALOG OUTPUT, V <sub>OUT</sub>
MSB	LSB	
1111 11	11 1111	$+V_{\text{REF}}\left(\frac{2047}{2048}\right)$
1000 00	00 0001	$+V_{\text{REF}}\left(\frac{1}{2048}\right)$
1000 00	00 0000	0V
0111 11	11 1111	$-V_{\text{REF}}\left(\frac{1}{2048}\right)$
0000 00	00 0000	$-V_{\text{REF}}\left(\frac{2048}{2048}\right)$

 Table 4. Bipolar Code Table for Offset Binary Circuit of

 Figure 7

### **Applications**

10

#### APPLICATION HINTS

The AD7543 is a precision 12-bit multiplying DAC designed for serial interface. To ensure system performance consistent with AD7543 specifications, careful attention must be given to the following points:

- GENERAL GROUND MANAGEMENT: Voltage differences between the AD7543 AGND and DGND cause loss of accuracy (dc voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7543. In more complex systems where the AGND-DGND connection is on the back-plane, it is recommended that diodes be connected back-to-back between the AD7543 AGND and DGND pins to prevent possible device damage.
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a differential nonlinearity term at the amplifier output of magnitude 0.67  $V_{OS}$  ( $V_{OS}$  is amplifier input offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier  $V_{OS}$  be no greater than 10% of the DAC's output resolution over the temperature range of interest [output resolution =  $V_{REF} 2^{-n}$  where n is the number of bits exercised].
- 3. HIGH FREQUENCY CONSIDERATIONS: AD7543 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This not only reduces closed loop bandwidth, but can also cause ringing or oscillation if the spurious pole frequency is less than the amplifier's OdB crossover frequency. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.
- 4. GAIN TEMPERATURE COEFFICIENTS: The gain temperature coefficient of the AD7543 has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to gain shifts of 2.0LSBs and 0.82LSBs respectively over a

100°C temperature range. When trim resistors are used to

#### AD7543 INTERFACE TO MC6800

In this example, it is assumed that the 12-bit data is contained in two memory locations (0000 and 0001). The four most significant bits are assumed to occupy the lower half of memory location 0000. The eight least significant bits occupy memory location 0001. The data is presented bit by bit on the D7 line and strobed into the AD7543 by executing memory write instructions. In this case the strobe signal (STB1) is supplied by decoding address 2000,  $R/\bar{W}$  and  $\phi_2$ . A memory write instruction to a different address (4000) loads the data from Register A to the DAC register.

Figure 8 shows the interface circuitry and Table 5 gives a listing of the procedure.

adjust full-scale range as shown in Figures 6 and 7 the temperature coefficient of R1 and R2 should be taken into account. It may be shown that the additional gain temperature coefficients introduced by R1 and R2 may be approximately expressed as follows:-

Temperature Coefficient contribution due to R1	$= -\frac{R_1}{R_{IN}} (\gamma_1 + 300)$
Comperature Coefficient	P -

- Temperature Coefficient contribution due to R2 =  $+\frac{R_2}{R_{IN}}$  ( $\gamma_2 + 300$ )
- For additional information on multiplying DACS refer to "Application Guide to CMOS Multiplying D/A Converters". Publication Number G479–15–8/78, available from Analog Devices.

Where  $\gamma_1$  and  $\gamma_2$  are the temperature coefficients in ppm/°C of R1 and R2 respectively and R<sub>IN</sub> is the DAC input resistance at the V<sub>REF</sub> terminal (pin 2). For high quality wire-wound resistors and trimming potentiometers  $\gamma$  is of the order of 50ppm/°C. It will be seen that if R1 and R2 are small compared with R<sub>IN</sub>, their contribution to gain temperature coefficient will also be small. For the standard AD7543 gain error specification of ±12.3LSBs it is recommended that R1 = 120\Omega and R2 = 60\Omega. With  $\gamma$  = 50 these values result in an overall maximum gain error temperature coefficient of:

$$5 + \frac{0.06}{7} (50 + 300) = 8 \text{ppm/}^{\circ} \text{C}$$

However, if the AD7543GTD is used which has a specified gain error of ±1LSB, then with R1 =  $10\Omega$  and R2 =  $5\Omega$  the overall maximum gain temperature coefficient is increased by only 0.25ppm/°C. Where possible R1 should be a select on test fixed resistor since the resultinggain temperature coefficient will be tighter in all cases. For further gain T.C. information refer to application note, "Gain Error and Gain Temperature Coefficients of CMOS Multiplying DACs", Publication Number E630-10-6/81 available from Analog Devices.



Figure 8. AD7543-MC6800 Interface

#### DIGITAL-TO-ANALOG CONVERTERS VOL. 1, 10–179

LABEL	MNEMONIC	OPERAND	COMMENT
	LDA	B, 04	,
	LDA	A, 0000	Load 4 Most Significant Bits
LOOP	ROL	A	Reposition the Data
	DEC	В	in Acc A
	BNE	LOOP	
1. A.	LDA	B, 04	
	BSR	SHIFT	Output Data
	LDA	B, 08	
	LDA	A. 0001	Load 8 Least Significant Bits
	BSR	SHIFT	Output Data
	STA	A. 4000	Load DAC Register
	RTS		Return to Main Program
SHIFT	STA	A.2000	Strobe Data
+	ROI.	A	into AD7543
	DEC	B	
	BNF	SHIFT	
	PTS	5	

#### Table 5. Sample Routine for AD7543–MC6800 Interface

LABEL	MNEMONIC	OPERAND	COMMENT
	MVI	B. 05 -	Shift Data Up to
LOOP	CALL	SHIFT	Most Significant
	DĊR	B	Segment of HL with
	JWZ	LOOP ]	MSB as Carry
	MVI	B, OC	
LUP	MVI	A, 80	SOD Enable in ACC
	RAR		Shift in MSB of H
	SIM		Set Interrupt Mask
	STA	8000	Strobe Data into AD7543
	CALL	SHIFT	Get Next Bit into Carry
	DCR	В	•
	JNZ	LUP	Go Back if Not Finished
	STA	A000	Load DAC Register of AD7543
	RET		Return to Main Program
SHIFT	MOV	A, L J	Shift H and L Left
	RAL		One Place and
	MOV	L, A	Leave Uppermost Bit
	MOV	A, H	of H in Carry
	RAL		•
	MOV	н, д Ј	
	RET		

Table 6. Sample Routine for AD7543–8085 Interface

#### AD7543 INTERFACE TO MCS-85

Figure 9 shows the AD7543 interfaced to the 8085. This system makes use of the serial output facility (SOD) on the 8085.

The data is presented serially on the SOD line and strobed into the AD7543 by executing memory write instructions. In this example the strobe signal  $\overline{STB2}$  is supplied by decoding address 8000 and  $\overline{WR}$ . A memory write instruction to a different address (A000) loads the DAC Register with Register A data. Table 6 gives a listing of this procedure. Note, it is assumed that the required serial data is already present in right-justified format in Registers H and L when this procedure is implemented.





# 

### CMOS 12-Bit, 6 Word, FIFO, DAC

AD7544

#### PRELIMINARY TECHNICAL DATA

**FEATURES** 

 $\pm 1/2LSB$  Nonlinearity from  $T_{min}$  to  $T_{max}$  Monotonicity Guaranteed for 11– and 12–Bit Versions Twelve-Bit Wide, Six-Word Deep First-In First-Out (FIFO)

Buffer Memory

FIFO Status Flags for Input/Output Handshaking Directly Interfaces with 16-Bit Microprocessors Low Gain Drift, Typically 2ppm/°C ±1LSB max Gain Error Latch-Up Proof Single +5V Supply

#### **GENERAL DESCRIPTION**

The AD7544 is a 12-bit monolithic CMOS DAC with a 12-bit wide, 6-word deep, First-In First-Out (FIFO) Register stack. Twelve-bit words are written to the top of the stack under the control of WR (Write) and WREN (Write Enable). The 12-bit word then falls through the stack into the last empty register nearest the bottom of the stack. Hence, the stack is full after six write instructions. There are two status flags associated with the stack, SFUL (Stack Full) and SAMT (Stack Almost Empty, one word remaining).

The contents of the stack <u>can</u> be rolled <u>down</u> towards the DAC register under control of  $\overline{RL}$  (Roll) and  $\overline{RLEN}$  (Roll ENable). The DAC register, under control of LDAC (Load DAC), may be loaded with either word 1 or word 2 of the stack depending upon the word-selector control input W1/W2. System Reset RST loads all 0s into the DAC register and resets the stack register control flip-flops to allow a full six-word load operation.

#### **ORDERING INFORMATION**

Relative	Temperature Range					
Accuracy (T <sub>min</sub> to T <sub>max</sub> )	Gain Error +25°C	0 to +70° C	-25°C to +85°C	-55°C to +125°C		
±1LSB ±1/2LSB ±1/2LSB	±12.3LSBs ±12.3LSBs ±1LSB	AD7544JN AD7544KN AD7544GKN	AD7544AD AD7544BD AD7544GBD	AD7544SD AD7544TD AD7544GTD		

PACKAGE IDENTIFICATION<sup>1</sup> Suffix D: Ceramic DIP – (D28B) Suffix N: Plastic DIP – (N28A)

<sup>1</sup>See Section 20 for outline information.



#### PIN CONFIGURATION



## **SPECIFICATIONS** (VDD = 5V, VREF = +10V, VOUT1 = VOUT2 = 0V unless otherwise noted)

Parameter         Lami Ar A = 0.470°C         TA = -0.470°C         TA = -0.470°C         TA = -0.470°C           ACCURACT MCURACT Relative Accuracy <sup>2</sup> 12         12         12         12         12         12         12         12         13         14         15         15         16			Limit At <sup>1</sup>	Limit At <sup>1</sup>	-	-	
ACCURACY         Do	Parameter	Limit At TA = +25°C	$T_{A} = 0, +70^{\circ}C,$ -25°C&+85°C	T <sub>A</sub> = -55°C & +125°C	Units	Conditions/Comments	
Decide in the second	ACCURACY		25 04 105 0				
Relative Accoursy <sup>2</sup> 1         1         1         1.5 max           IN, AD, SD Version         11/2         11/2         11/2         11/2         11/2           IN, AD, SD Version         12/2         11/2         11/2         11/2         11/2           IN, AD, SD Version         12         12         12/2         11/2         11/2           IN, AD, SD Version         1         21         1.5 max         Monotonic to 12 bin from T <sub>min</sub> to T <sub>max</sub> GAN, CBD, CTD Version         1         1.1         1.5 max         Monotonic to 12 bin from T <sub>min</sub> to T <sub>max</sub> CGAIN, CBD, CTD Version         1         2.1         1.1         ISB max         Monotonic to 12 bin from T <sub>min</sub> to T <sub>max</sub> CGAIN, CBD, CTD         1.2         1.1.5         1.4         ISB max         Monotonic to 12 bin from T <sub>min</sub> to T <sub>max</sub> CGAIN/CRD, CTD         1.1         1.0         2.0         ISB max         Monotonic to 12 bin from T <sub>min</sub> to T <sub>max</sub> Output Lexksys Current         0         0.0.1         0.01         \$\$\$\$         \$\$\$           Output Lexksys Current         1         1.0         0.00         \$\$\$\$\$         \$\$\$\$\$\$           Output Lexksys Current         1         1.0         0.00	Resolution	12	12	12	Bits		
JN. Ab. SD Version:         11         11         14         15         ISB max           NN. BD. TV Version:         11/2         21/2         11/2         LSB max         Monotonic to 11 bits from T <sub>min</sub> to T <sub>me</sub> .           Differential LiTD output         11         21         LSB max         Monotonic to 11 bits from T <sub>min</sub> to T <sub>me</sub> .           NN. Ab. SD Version:         12         11         11         LSB max         Monotonic to 12 bits from T <sub>min</sub> to T <sub>me</sub> .           Gain Error         11         11         12         LSB max         Monotonic to 12 bits from T <sub>min</sub> to T <sub>me</sub> .           Gain Error         11         11         12         LSB max         tring internal RFB only (gine error can be tring internal RFB only (RFB only (Gine error can be tring internal RFB only (RFB only (Gine error can be tring internal RFB only (RFB only (Gine error can be tring internal RFB only (RFB only (Gine error can be tring internal RFB only (RFB only (Gine error can be tring internal RFB only (RFB only (Gine error can be tring internal RFB only (RFB only (Gine error can be tring internal RFB only (RFB only (Gine error can be tronly (Gine eror can be tring internal RFB only (RFB only (Gine	Relative Accuracy <sup>2</sup>						
KN, BD, TD Versions         21/2         11/2         11/2         11/2         12/2 </td <td>JN, AD, SD Versions</td> <td>±1</td> <td>±1</td> <td>±1</td> <td>LSB max</td> <td></td>	JN, AD, SD Versions	±1	±1	±1	LSB max		
CKKN, GBD, CTD Versions       21/2       21/2       1.58 max       Monotonic to 11 bits from T <sub>min</sub> to T <sub>max</sub> .         CKN, GBD, CTD Versions       11       21       22       1.58 max       Monotonic to 12 bits from T <sub>min</sub> to T <sub>max</sub> .         CKN, GBD, CTD Versions       11       21       1.58 max       Using internal RFB only (guin error can be trimmed to serve using invation of Figure 4 & 5)         Gain Temperature Coefficient       21       21       22       1.58 max       Using internal RFB only (guin error can be trimmed to serve using invation of Figure 4 & 5)         Gain Temperature Coefficient       3       5       5       ppm/° C max       D <sub>QC</sub> Register loaded with all 0.         Outry (fn -3)       1       10       200       n.A max       DAC Register loaded with all 0.         Outry (fn -3)       1       10       200       n.A max       DAC Register loaded with all 0.         Propagaton Delay       1.26       1.4       1.6       µs max       Using (fn n)       0.002, Corg = 139F. JACA bed MIGUL         Propagaton Delay       1.26       1.4       1.6       µs max       Using (fn n)       0.002, Corg = 139F. JACA bed MIGUL         Propagaton Delay       1.26       1.4       1.6       µs max       DAC Register loaded with all 0.         Corg (fn a)       1.26	KN, BD, TD Versions	±1/2 .	±1/2	±1/2	LSB max		
$ \begin{array}{c} \text{Difficulation} \ \text{monometry} & 12 & 12 & 12 & 138 \ \text{max}} & \text{Monotonic to 12 bits from $T_{min}$ to $T_{max}$ & $	GKN, GBD, GTD Versions	±1/2	±1/2	±1/2	LSB max		
Kis, D, TO Version         1         1         1.1         1.58 max         Monotonic to 12 bits from $T_{min}$ to $T_{max}$ Gan, Terror <sup>2</sup> JN, KX, AD, BD, SD, TD         11.2.3         11.3.5         11.4.5         1.58 max         Using internal RPB only (guin error can be triamed to zero using internal RPB only (guin error can be triamed to	IN AD SD Versions	+2	+2	+7	I SB max	Monotonic to 11 hits from T + to T	
CRN. CED. CTD Versions         21         21         21         11         12         LSB max         Monotonic to 12 bits from T <sub>max</sub> to T <sub>max</sub> Cain. Error <sup>1</sup> 11.2.3         21.3.5         14.5.5         LSB max         Using intermal RPS only (gain error cau be tracked with all 0.5.2.5.2.5.2.5.7.5.7.5.7.5.7.5.7.5.7.5.7	KN BD TD Versions	±1	±1	±1	LSB max	Monotonic to 12 bits from Tmin to Tmax	
Gain Error <sup>2</sup> Link          Link <thlink< th="">         Link         Link</thlink<>	GKN, GBD, GTD Versions	±1	±1	±1	LSB max	Monotonic to 12 bits from Tmin to Tmax	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Gain Error <sup>2</sup>					······	
GKN, GED, GTD         1         1         1         2         ISB max         trimmed outro sing circuits of Figures 4 & 5)           Gain Temperature Coefficient AGain/Monperature S         5         5         ppm/ <sup>2</sup> G max         Typical value is 2ppm/ <sup>2</sup> G.           Output Leake Contract Upput Isale Contract         0.002         0.01         0.01         % per % max         Vpp = 4.73 V to 15.25 V           Output Leake Contract         10         200         nA max         DAC Register loaded with all 0s           Upput Leake Contract         10         200         nA max         DAC Register loaded with all 0s           Upput Leake Contract         10         200         nA max         DAC Register loaded with all 0s           Upput Leake Contract         10         200         nA max         DAC Register loaded with all 0s           Upput Leake Contract         1.26         1.4         1.6         ps max         Upput leake Contract Contract Max           Digital Charge Injection <sup>2</sup> 700         700         700         avscts trip trip all 0.00, Carger 1.19F. MAS           Digital Charge Injection <sup>2</sup> 70         700         700         avscts trip trip all 0.00, Carger 1.19F.           Digital Charge Injection <sup>2</sup> 7.2         2.5         7.5         pf max	JN, KN, AD, BD, SD, TD	±12.3	±13.5	±14.5	LSB max	Using internal RFB only (gain error can be	
Gain Temperature Coefficient         5         5         5         ppm/ <sup>2</sup> C max         Typical value is 2ppm/ <sup>2</sup> C.           Power Supply Rejection         0.002         0.01         % per % max         VpD = +4.75V to +5.25V           Output Leskage Current         10         200         nA max         DACR registre loaded with all 0s.           Vpt1 (% 1)         1         10         200         nA max         DAC Registre loaded with all 1s           DYNAILC PERFORMANCE         Propagation Delay         1.26         1.4         1.6         µs max         Log registre loaded with all 1s           Stack Propagation Delay         1.26         1.4         1.6         µs max         Log registre loaded auge and registre loaded with all 0s.           Digital Charge Injection <sup>3</sup> 700         700         role and registre loaded auge and registre loaded with all 0s.         Log registre loaded with all 0s.           Digital Charge Injection <sup>3</sup> 700         700         role and registre loaded auge and registre loaded auge and registre loaded with all 0s.         Log registre loaded with all 0s.           Digital Charge Injection <sup>2</sup> 700         702         r/12/20         RM ma/ryp/max.           REFERENCE INVER (% 102) gain gain registre loaded with all 0s.         Coerr         -300         -300           Courr         <	GKN, GBD, GTD	±i	±1	±2	LSB max	trimmed to zero using circuits of Figures 4 & 5)	
ΔΔαin/2Temperature Dover Supply Rejection         5         5         ppm/ <sup>C</sup> Cmax         Typical value is 2pm/ <sup>C</sup> C.           ΔΔain/2Vpp         0.002         0.01         0.01         % per % max         Vpp = 44.75 Vp = 5.23 V           Output Leta/Scurrent         1         10         200         nA max         DAC Register loaded with all 05           Matrix (Pin 4)         1         10         200         nA max         DAC Register loaded with all 15           Propagation Delay         1.85         210         250         ns max         burry (bn 3) pring hip 10 005 of final output carger for a full-scale change.           Digital Charge Injection <sup>2</sup> 1.26         1.4         1.6         μs max         burry (bn 4) 100 (Loade for digital scale data input carger for a full-scale change.           Digital Charge Injection <sup>2</sup> 700         700         700         nVeces typ         Typical value included for design guidance only           Mathplying Prediverus Temperature         712/20         7/12/20         7/12/20         Vitary for any         Vp max           REFERENCU T         1         1         1         Min / typ / max         DAC Register loaded with all 05           Gurry         75         75         pf max         DAC Register loaded with all 05           Gurry         <	Gain Temperature Coefficient						
Power Supply Rejection Adain/Vypp         0.000         0.01         % per % max         Vpp = 44.75V to +5.25V           Output Letkage Current Gytr; (fn 3)         1         10         200         nA max         DAC Register loaded with all 0s DAC Register loaded with all 1s           VDNAILC FERFORMANCE         185         210         250         ns max         Gurr; (load = 1002, Cexr = 13pF: JAC Resured from LDAC (m z0 oping high por go of final oping high por go of final por going high por go of final por going high por go of final por going high por going high por going high por going high por por going high por por por going high por por por going high por por por por going high por por por going high por por por	∆Gain/∆Temperature	5	5	5	ppm/°C max	Typical value is 2ppm/°C	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Power Supply Rejection					· · · · · · · · · · · · · · · · · · ·	
Output Leakage Current byDrt (Fn 4)         1         10         200         nA max nA max         DAC Register loaded with all 0s DAC Register loaded with all 0s           VDYAMIC PERFORMANCE         Propagation Delay         185         230         250         ns max         DAC Register loaded with all 0s DAC Register loaded with all 0s           VDYAMIC PERFORMANCE         Propagation Delay         1.26         1.4         1.6         up register loaded with all 0s           Stack Propagation Delay         1.26         1.4         1.6         µs max         bypt register loaded with all 0s           Digitial Charge Injection <sup>3</sup> 700         700         nV pe max         bypt register loaded with all 0s           Digitial Charge Injection <sup>3</sup> 700         700         nV pe max         to 900 ping high to 90% of final to 90% of final output current for a full-sele data input change.           Digitial Charge Injection <sup>3</sup> 712/20         7/12/20         r/12/20         r/12/20           REFERENCE INPUT Input Resistance (Pin 2)         712/20         7/12/20         r/12/20         RI min/typ/max           Gourt         75         75         pF max         DAC Register loaded with all 0s           Gourt         260         260         260         pf max         DAC Register loaded with all 0s           Gourt	$\Delta Gain/\Delta V_{DD}$	0.002	0.01	0.01	% per % max	$V_{DD} = +4.75V \text{ to } +5.25V$	
OUT: VIII 77         1         10         200         nn max         DAC Regart nades with all 5           DVTAMIC PERFORMANCE         Propagation Delay <sup>2</sup> 185         230         ns max         by Try Total and the second from the se	Output Leakage Current		10	200	- 4	DAC Projector loaded with all 0s	
DVIAULT DROP         10	OUT1 (Pin 4)	1	10	200	nA max	DAC Register loaded with all 1s	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DUNANCE DEPENDENT		10	200	Int max	Site inglister index and a ro	
Tropagation Delay       1.03       1.20       1.00	Propagation Delay <sup>2</sup>	185	220	250	D5 10 1 X	lower load = 1000 Cover = 13 nF Measured	
	Propagation Delay	165	230	250	iis max	from LDAC (Pin 26) going high to 90% of final	
Stack Propagation Delay       1.26       1.4       1.6       μs max       Upper max building the state of the 20 points high to 20 yours high to 20 y						output current for a full-scale change.	
Digitial Charge Injection <sup>1</sup> 700         700         700         nVsccs typ         Typical value included for design guidance only           Multiplying Feedbrough Error <sup>1</sup> 2.5         2.5         2.5         mV pp max         Typical value included for design guidance only           Input Resistance (Tin 2)         7.12/20         7/12/20         7/12/20         kΩ min/typ/max           Input Resistance Temperature         -300         -300         ppm <sup>2</sup> C typ         ACR Register loaded with all 0s           Output Capacitance <sup>2</sup> 0         260         260         pF max         DAC Register loaded with all 0s           Output Capacitance <sup>3</sup> 0         260         260         pF max         DAC Register loaded with all 1s           Court         260         260         260         pF max         DAC Register loaded with all 1s           Court         250         260         260         pF max         DAC Register loaded with all 1s           Court         250         260         260         pF max         DAC Register loaded with all 1s           Court         250         3.0         0.0         V min         V <sub>IN</sub> (nput Link Voltage)           Vin (Input Ving Voltage)         3.0         0.0         V max         V <sub>IN</sub> = 0V or V <sub>DD</sub>	Stack Propagation Delay	1.26	1.4	1.6	µs max	$I_{OUT1}$ load = 100 $\Omega$ , $C_{EXT}$ = 13pF. LDAC held	
Digitial Charge Injection <sup>2</sup> 700         700         700         nVecs typ         data injuu change.           Digitial Charge Injection <sup>2</sup> 2.5         2.5         2.5         mV pp max         Vrgp = ±10V, 10kHz Sine Wave           REFERENCE INPUT         7/12/20         7/12/20         7/12/20         f/12/20         f/12/20         f/12/20         f/12/20           Input Resistance (Tin 2)         7/12/20         7/12/20         f/12/20         f/12/20         f/12/20           ANALOG OUTPUTS         -300         -300         ppm/ <sup>2</sup> C typ         A           ANALOG OUTPUTS         -300         -300         ppm/ <sup>2</sup> C typ           Court         75         75         pF max         DAC Register loaded with all 0s           Court         260         260         260         pF max         DAC Register loaded with all 1s           Court         260         260         260         pF max         DAC Register loaded with all 0s           Court         260         260         260         pF max         DAC Register loaded with all 0s           Court         250         3.0         3.0         3.0         Vm in         Sec Tables 5 & 6           DiGITAL INPUTS         Vm (Input High Voltage)         4						HIGH. Measured from WR (Pin 20) going high	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						to 90% of final output current for a full-scale	
Digital Charge injection         700 </td <td>Disidial Channel Traineries 2</td> <td>700</td> <td></td> <td>700</td> <td></td> <td>data input change.</td>	Disidial Channel Traineries 2	700		700		data input change.	
management         mask production         mask producti	Multiplying Feedthrough Error <sup>2</sup>	25	25.	25	mV n-n max	Vore = +10V 10kHz Sine Wave	
REFERENCE INFUT         Input Resistance (Fin 2)       7/12/20 $r/12/20$ $k\Omega$ min/typ/max         Input Resistance (Fin 2) $r/12/20$ $r/12/20$ $k\Omega$ min/typ/max         Output Capacitance <sup>3</sup> Output Capacitance <sup>3</sup> Cott $75$ 75       75 <th co<="" td=""><td></td><td>2.5</td><td>2.5</td><td>2.5</td><td>my pp mux</td><td>REF TRUE Shit with</td></th>	<td></td> <td>2.5</td> <td>2.5</td> <td>2.5</td> <td>my pp mux</td> <td>REF TRUE Shit with</td>		2.5	2.5	2.5	my pp mux	REF TRUE Shit with
Input Restance Temperature Coefficient       -100       -100       -200 $ppm^{P}C$ typ         ANALGO OUTPUTS       Output Capacitance <sup>2</sup> 0       260       260       pf max       DAC Register loaded with all 0s         COUT1       260       260       260       pf max       DAC Register loaded with all 0s         COUT2       75       75       pf max       DAC Register loaded with all 0s         COUT2       75       75       pf max       DAC Register loaded with all 1s         COUT2       75       75       pf max       DAC Register loaded with all 1s         COUT2       75       75       pf max       DAC Register loaded with all 0s         COUT2       75       75       75       pf max         DIGITAL INPUTS	REFERENCE INPUT	7/13/20	7/12/20	7/12/20	1.0 min/tun/max		
The field of the fie	Input Resistance (Fin 2)	//12/20	//12/20	//12/20	KS2 mm/typ/max		
ANALOG OUTPUTS Output Capacitance <sup>3</sup> 1         1         1         1           GUT1         75         75         75         pF max         DAC Register loaded with all 0s           GUT2         260         260         260         pF max         DAC Register loaded with all 0s           GUT1         260         260         260         pF max         DAC Register loaded with all 1s           COUT2         75         75         pF max         DAC Register loaded with all 1s           Yun (Input Ligh Voltage)         0.8         0.8         V max           IN: Input Current         1         1         MA max           Yun (Input Ligh Voltage)         0.8         0.8         V max           IN: Input Current         1         1         MA max           Yol (Output High Voltage)         +4.0         +4.0         Y max           Vol (Output Low Voltage)         +0.6         +0.8         Y max           Vol (Output Low Voltage)         0.6         0         ns min         Write Pulse Width           twrs         75         75         95         ns min         Write Pulse Width           twrs         0         0         0         ns min         Write to Data Hold Time <td>Coefficient</td> <td>-300</td> <td>-300</td> <td>-300</td> <td>ppm/°C typ</td> <td></td>	Coefficient	-300	-300	-300	ppm/°C typ		
Output Capacitance*         Output Capacitance*       75       75       75       pf max       DAC Register loaded with all 0s         GUT1       260       260       260       pf max       DAC Register loaded with all 0s         GUT2       260       260       260       pf max       DAC Register loaded with all 0s         DIGITAL INPUTS       75       75       75       pf max       DAC Register loaded with all 1s         DIGITAL INPUTS       9       3.0       3.0       V min       Vint (nput High Voltage)       0.8       0.8       V max         Input Corrent*       1       1 $\mu$ Amax       Vint = 0V or Vpp         CIN, Input Capacitance*       8       8       8       75       75       95         DIGITAL OUTPUTS       Vont (Output High Voltage) $+4.0$ $+4.0$ $+4.0$ V min       Isource = -40 $\mu$ A         Vont (Output High Voltage) $+0.6$ $+0.8$ $-0.8$ V max       Isins min       Write Pulse Width         Wws       0       0       0       ns min       Write Enable Setup Time       Mine         Wut High Voltage $220$ $290$ $330$ ns max       Stack Almost Empty Flag LOW Response T	ANALOG OUTPUTS					······································	
Goutt         75         75         pf max Qut1         DAC Register loaded with all 0s           Goutt         260         260         260         pf max Qut1         DAC Register loaded with all 0s           Gut1         260         260         260         pf max         DAC Register loaded with all 0s           Gut1         260         260         260         pf max         DAC Register loaded with all 1s           Gut1         260         260         260         260         pf max         DAC Register loaded with all 1s           Gut1         200         260         260         260         Ymn         DAC Register loaded with all 1s           Gut1         200         200         3.0         3.0         3.0         Vmn         Vmn           Min Instructure         1         1         1 $\mu$ max         Vmn         Vmn         Vmn           Input Capacitance <sup>3</sup> 8         8         9         max         Vmn         Isource = -40 $\mu$ A           Vol. (Output Low Voltage)         +0.6         +4.0         +4.0         Vmn         Isource = -40 $\mu$ A           Vol. (Output Low Voltage)         +0.6         -0.8         vmax         Isource = -40 $\mu$ A           Vol. (Out	Output Capacitance <sup>3</sup>						
	Couri	75	75	75	pF max	DAC Register loaded with all 0s	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	COUT2	260	260	260	pF max		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	COUTI	260	260	260	pF max	DAC Register loaded with all 1s	
DIGITAL INPUTS       VIII (Input Ligh Voltage)       3.0       3.0       3.0       V min         VII. (Input Ligh Voltage)       0.8       0.8       0.8       V max       VIN = 0V or VDD         INN, Input Carpacitance <sup>3</sup> 8       8       8       pressort       See Tables 5 & 6         DIGITAL OUTPUTS       VOL (Output High Voltage)       +4.0       +4.0       V min       ISOURCE = -40µA         VOL (Output Ligh Voltage)       +0.6       +0.8       +0.8       V max       ISINK = 1.6mA         SWITCHING CHARACTERISTICS <sup>5</sup> -       -       -       -       -         twR       75       75       95       ns min       Write Pulse Width       -         twRs       0       0       ns min       Write Table Setup Time       -       -         twRH       220       290       330       ns max       Stack Almost Eurpt Time       -         twDH       270       320       375       ns min       Write to Data Setup Time       -         twRH       0       0       0       ns max       Stack Almost Eurpt Time       -       -         twRH       0       0       0       ns min       Rrite to Data Setup Time       -	COUT2	75	75	75	pF max		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	DIGITAL INPUTS						
VIL (Input Low Voltage)       0.8       0.8       V max         IN, Input Current <sup>4</sup> 1       1 $\mu$ Max, $V_{IN} = 0V \text{ or } V_{DD}$ CIN, Input Capacitance <sup>3</sup> 8       8 $pF$ max       See Tables 5 & 6         DIGITAL OUTPUTS       VGH (Output High Voltage) $+4.0$ $+4.0$ $+4.0$ $V$ min       Isource = $-40\mu A$ VOL (Output Low Voltage) $+0.6$ $+0.8$ $+0.8$ $V$ max       Ismax         SWITCHING CHARACTERISTICs <sup>5</sup> .       .       .       .         WR       75       75       95       ns min       Write Pulse Width         WRS       0       0       ns min       Write Table Hold Time       .         twrsh       0       0       ns min       Write table Hold Time       .         twrsh       0       0       ns max       Stack Almost Empty Flag LOW Response Time         twrsh       320       420       450       ns min       Roll Enable Setup Time         twrsh       0       0       ns min       Roll Enable Setup Time       .         twrsh       400       500       ns max       Stack Almost Empty Flag LOW Response Time         twrsh	VIH (Input High Voltage)	3.0	3.0	3.0	V min	and the second	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	VIL (Input Low Voltage)	0.8	0.8	0.8	V max	V = 0 V  or  V	
Input Capartaint         Binary or Offset Binary         See Tables 5 & 6           DIGITAL OUTPUTS         *4.0         *4.0         Vmin         Isource = -40 $\mu$ A           VOL (Output High Voltage)         *0.6         *0.8         *0.8         V max         Isource = -40 $\mu$ A           SWITCHING CHARACTERISTICS <sup>5</sup> *         *         *         *         *         *           twrs         0         0         0         ns min         Write Pulse Width         *           twrs         0         0         0         ns min         Write to Data Setup Time         *           twrs         0         0         ns min         Write to Data Setup Time         *         *           twrs         220         290         330         ns max         Write to Data Setup Time         *           twrs         0         0         ns max         Write to Data Hold Time         *         *           twrs         220         290         330         ns max         Stack Almost Emptry Flag LOW Response Time           twrs         100         500         600         ns max         Stack Full Flag HIGH Response Time           twrs         120         420         450         ns min <td>IN Input Current</td> <td>1</td> <td>1 8</td> <td>1</td> <td>μA max pE max</td> <td>VIN = 0V OF VDD</td>	IN Input Current	1	1 8	1	μA max pE max	VIN = 0V OF VDD	
Digit AL OUTPUTS         +4.0         +4.0         +4.0         Vmin         Isource = -40 $\mu$ A           VOH (Output Low Voltage)         +0.6         +0.8         +0.8         V max         Isource = -40 $\mu$ A           SWITCHING CHARACTERISTICS <sup>3</sup> -         -         -         -         -           twr         75         75         95         ns min         Write Pulse Width           twrs         0         0         ns min         Write Enable Setup Time           twrs         0         0         ns min         Write Enable Setup Time           twrs         0         0         ns min         Write To Data Setup Time           twrs         220         290         330         ns max         Stack Almost Empty Flag LOW Response Time           twrs         220         290         330         ns max         Stack Almost Empty Flag LOW Response Time           twrs         220         290         330         ns max         Stack Almost Empty Flag LOW Response Time           twrs         220         240         450         ns max         Stack Full Flag HIGH Response Time           twrs         0         0         0         ns min         Roll Pulse Width         Roll Pulse Width	Input Coding	Binary or Off	set Binary	0	pr max	See Tables 5 & 6	
District Doutput High Voltage)       +4.0       +4.0       +4.0       V min       Isource = -40µA         VOH (Output Low Voltage)       +0.6       +0.8       +0.8       V max       Isource = -40µA         SWITCHING CHARACTERISTICS <sup>3</sup> -       -       -       -       -         twr       75       75       95       ns min       Write Pulse Width         twrs       0       0       ns min       Write Enable Setup Time         twrs       220       290       330       ns max       Write to Data Setup Time         twrs       220       290       330       ns max       Write to Data Hold Time         twrs       270       320       375       ns min       Write to Data Hold Time         twrs       320       375       ns min       Write to Data Hold Time	DICITAL OUTDUTS						
Opt Output Low Voltage)         +0.6         +0.8         V max         Ison K = 1.6 mA           SWITCHING CHARACTERISTICS <sup>5</sup> -         -	Vou (Output High Voltage)	+4.0	+4.0	+4.0	Vmin	ISOURCE = $-40\mu$ A	
SWITCHING CHARACTERISTICS <sup>5</sup> 75         95         ns min         Write Pulse Width           twR         75         75         95         ns min         Write Enable Setup Time           twRs         0         0         0         ns min         Write Enable Hold Time           twRH         0         0         ns min         Write Enable Hold Time           twDS         220         290         330         ns max         Write to Data Setup Time           twDH         270         320         375         ns min         Write to Data Hold Time           twDH         270         320         420         450         ns max         Stack Almost Empty Flag LOW Response Time           twL         75         75         95         ns min         Roll Pulse Width         Rule           tRLS         0         0         0         ns min         Roll Enable Setup Time         Rule           tRLH         1.1         1.3         1.44 $\mu$ smax         Stack Almost Empty Flag LOW Response Time           tRLH         0         0         580         ns min         Load DAC Pulse Width           twss         135         165         230         ns min         Load DAC Pulse W	Vor (Output Low Voltage)	+0.6	+0.8	+0.8	V max	I <sub>SINK</sub> = 1.6mA	
WR         75         75         95         ns min         Write Pulse Width           twRs         0         0         0         ns min         Write Enable Setup Time           twRH         0         0         0         ns min         Write Enable Hold Time           twRH         0         0         0         ns min         Write Enable Hold Time           twRH         220         290         330         ns max         Write to Data Setup Time           twDH         270         320         375         ns min         Write to Data Hold Time           twDH         270         320         450         ns max         Stack Almost Empty Flag LOW Response Time           twHT         400         500         600         ns min         Roll Pulse Width           tRL         75         75         95         ns min         Roll Pulse Width           tRLB         0         0         ns min         Roll Pulse Width         Roll Pulse Width           tRLH         0         0         0         ns min         Roll Pulse Width         Roll Pulse Width           tRFL         1.1         1.3         1.44         µs max         Stack Almost Empty Flag HIGH Response Time	SWITCHING CHARACTERISTICS	1					
TWR         0         0         0         ns min         Write Enable Setup Time           twRH         0         0         0         ns min         Write Enable Hold Time           twDS         220         290         330         ns max         Write to Data Setup Time           twDH         270         320         375         ns min         Write to Data Hold Time           twDH         270         320         450         ns max         Stack Almost Empty Flag LOW Response Time           twFL         320         420         450         ns max         Stack Full Flag HIGH Response Time           tRL         75         75         95         ns min         Roll Pulse Width         Roll Pulse Width           tRLS         0         0         0         ns min         Roll Enable Hold Time         Roll Pulse Width           tRLH         0         0         0         ns min         Roll Enable Hold Time         Roll Pulse Width           tRLH         1.1         1.3         1.44 $\mu$ s max         Stack Almost Empty Flag HIGH Response Time           tRLH         0         0         180         ns min         Load DAC Pulse Width           tBDAC         120         160	two	75	75	95	ns min	Write Pulse Width	
twn         0         0         0         0         ns min         Write trable Hold Time           twp5         220         290         330         ns max         Write to Data Setup Time           twD4         270         320         375         ns min         Write to Data Hold Time           twM7         400         500         600         ns max         Stack Almost Empty Flag LOW Response Time           twFL         320         420         450         ns max         Stack Almost Empty Flag LOW Response Time           twL         75         75         95         ns min         Roll Pulse Width           tRLS         0         0         0         ns min         Roll Enable Hold Time           tRLH         0         0         ns min         Roll Enable Hold Time           tRLH         0         0         ns min         Roll Enable Hold Time           tRFL         1.1         1.3         1.44 $\mu$ s max         Stack Hull Flag LOW Response Time           tLDAC         120         160         180         ns min         Load DAC Pulse Width           twss         135         165         230         ns min         Word Select Setup Time           twssh <td>twrs</td> <td>0</td> <td>0</td> <td>0</td> <td>ns min</td> <td>Write Enable Setup Time</td>	twrs	0	0	0	ns min	Write Enable Setup Time	
twps         220         290         330         ns max         Write to Data Setup Time           twDH         270         320         375         ns min         Write to Data Setup Time           twDH         270         320         375         ns min         Write to Data Hold Time           twHT         400         500         600         ns max         Stack Almost Empty Flag LOW Response Time           twFL         320         420         450         ns max         Stack Almost Empty Flag LOW Response Time           twFL         320         420         450         ns max         Stack Almost Empty Flag LOW Response Time           tRL         75         75         95         ns min         Roll Enable Setup Time           tRLH         0         0         0         ns min         Roll Enable Setup Time           tRFL         1.1         1.3         1.44 $\mu$ smax         Stack Almost Empty Flag HIGH Response Time           tRFL         1.1         1.3         1.44 $\mu$ smax         Stack Almost Empty Flag HIGH Response Time           tRFL         1.1         1.3         1.44 $\mu$ smax         Stack Almost Empty Flag HIGH Response Time           tRFL         1.10         160	twr	0	0	0,	ns min	Write Enable Hold Time	
twDH         270         320         375         ns min         Write to Data Hold Time           twMT         400         500         600         ns max         Stack Almost Empty Flag LOW Response Time           twFL         320         420         450         ns max         Stack Almost Empty Flag LOW Response Time           tRL         75         75         95         ns min         Roll Pulse Width           tRLB         0         0         0         ns min         Roll Pulse Width           tRLH         0         0         0         ns min         Roll Enable Scup Time           tRFL         1.1         1.3         1.44 $\mu$ smax         Stack Almost Empty Flag HIGH Response Time           tRFL         1.1         1.3         1.44 $\mu$ smax         Stack Almost Empty Flag HIGH Response Time           tRMT         380         500         580         ns max         Stack Almost Empty Flag HIGH Response Time           tLDAC         120         160         180         ns min         Load DAC Pulse Width           twss         135         165         230         ns min         Redectect Stup Time           twSt         135         165         230         ns min	twDS	220	290	330	ns max	Write to Data Setup Time	
twnt       400       500       600       ns max       Stack Almost Empty Plag LDW Response Time         twFL       320       420       450       ns max       Stack Almost Empty Plag LDW Response Time         twFL       320       420       450       ns max       Stack Full Flag HIGH Response Time         tRL       75       75       95       ns min       Roll Pulse Width         tRLS       0       0       0       ns min       Roll Enable Hold Time         tRLH       0       0       ns min       Roll Enable Hold Time       Time         tRLH       1.1       1.3       1.44 $\mu$ s max       Stack Almost Empty Flag HIGH Response Time         tRFL       1.1       1.3       1.44 $\mu$ s max       Stack Almost Empty Flag HIGH Response Time         tLDAC       120       160       180       ns min       Load DAC Pulse Width         twSS       135       165       230       ns min       Word Select Stup Time         twSH       0       0       0       ns min       Rest Pulse Width         POWER SUPPLY       75       100       140       ns min       Rest Pulse Width         POWER SUPPLY       2       2       2       m	twDH	270	320	375	ns min	Write to Data Hold Time	
WFL         520         420         430         is max         Stack Full Flag information response function           tRL         75         75         95         ns min         Roll Enable Setup Time           tRLS         0         0         0         ns min         Roll Enable Setup Time           tRLH         0         0         0         ns min         Roll Enable Hold Time           tRLH         1.1         1.3         1.44 $\mu_S$ max         Stack Full Flag LOW Response Time           tRMT         380         500         580         ns min         Load DAC Pulse Width           tLDAC         120         160         180         ns min         Load DAC Pulse Width           twss         135         165         230         ns min         Word Select Setup Time           twsH         0         0         0         ns min         Word Select Hold Time           tRST         75         100         140         ns min         Reset Pulse Width           POWER SUPPLY         45 $+5$ $+5$ V           IDD         2         2         2         mA max         Digital Inputs = V <sub>H</sub> or V <sub>IL</sub> IDD         500	twmT	400	500	600	ns max	Stack Almost Empty Flag LOW Response Time	
IRL       15       15       15       15       16       16       16       17       16       17       16       16       17       16       16       17       16       16       17       16       16       17       16       17       16       17       17       17       17       17       17       17       13       1.44 $\mu$ s max       Stack Full Flag LOW Response Time       17       18       17       13       1.44 $\mu$ s max       Stack Almost Empty Flag HIGH Response Time       17       18       16       18       18       16       18       16       17       18       16       17       18       16       18       18       18       16       18       18       18       18       16       18       18       10       18       18       10       10       18       18       10       18       18       18       18       18       18       18       18       18       18       18       18       18       18       19       19       11       11       13       14       18       19       19       19       19       19       19       10       19       11 <th1< td=""><td>tWFL</td><td>320</td><td>420</td><td>450</td><td>ns min</td><td>Roll Pulse Width</td></th1<>	tWFL	320	420	450	ns min	Roll Pulse Width	
TRLB         0         0         ns min         Roll Enable Hold Time           tRLH         0         0         ns min         Roll Enable Hold Time           tRFL         1.1         1.3         1.44         µs max         Stack Full Flag LOW Response Time           tRMT         380         500         580         ns max         Stack Almost Empty Flag HIGH Response Time           tLDAC         120         160         180         ns min         Load DAC Pulse Width           twss         135         165         230         ns min         Word Select Setup Time           twsH         0         0         0         ns min         Rest Pulse Width           tRST         75         100         140         ns min         Rest Pulse Width           POWER SUPPLY         V         2         2         2         mA max         Digital Inputs = V <sub>H</sub> or V <sub>IL</sub> IDD         2         2         2         mA max         Digital Inputs = OV or V <sub>DD</sub>	۲RL tore	0	0	0	ns min	Roll Enable Setup Time	
IRFL         1.1         1.3         1.44         µs max         Stack Full Flag LOW Response Time           IRFL         380         500         580         ns max         Stack Full Flag LOW Response Time           ILDAC         120         160         180         ns min         Load DAC Pulse Width           Iwss         135         165         230         ns min         Word Select Stup Time           IwsH         0         0         0         ns min         Word Select Hold Time           IRST         75         100         140         ns min         Reset Pulse Width           POWER SUPPLY         VDD         +5         +5         V         Inputs = V_H or VIL           IDD         2         2         2         max         Digital Inputs = V_H or VIL           100         500         500         µA max         Digital Inputs = 0V or V_DD	tRLH	ō	0	0	ns min	Roll Enable Hold Time	
tRMT         380         500         580         ns max         Stack Almost Empty Flag HIGH Response Time           tLDAC         120         160         180         ns min         Load DAC Pulse Width           twss         135         165         230         ns min         Word Select Setup Time           twsh         0         0         0         ns min         Word Select Hold Time           tRST         75         100         140         ns min         Reset Pulse Width           POWER SUPPLY         V         V         D         2         2         mA max         Digital Inputs = V <sub>H</sub> or V <sub>IL</sub> IDD         20         500 $\mu$ A max         Digital Inputs = 0V or V <sub>DD</sub> V	<sup>t</sup> RFL	1.1	1.3	1.44	µs max	Stack Full Flag LOW Response Time	
tLDAC         120         160         180         ns min         Load DAC Pulse Width           twss         135         165         230         ns min         Word Select Setup Time           twsh         0         0         ns min         Word Select Setup Time           twsh         75         100         140         ns min         Reset Pulse Width           POWER SUPPLY         +5         +5         V         Igp         2         2         mA max         Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> Ipp         20         500         μA max         Digital Inputs = 0V or V <sub>DD</sub> 100         500         μA max         Digital Inputs = 0V or V <sub>DD</sub>	<sup>t</sup> RMT	380	500	580	ns max	Stack Almost Empty Flag HIGH Response Time	
twss         135         165         230         ns min         Word Select Setup Time           twsH         0         0         0         ns min         Word Select Hold Time           twsH         0         0         0         ns min         Word Select Hold Time           twsH         0         0         140         ns min         Rest Pulse Width           POWER SUPPLY         +5         +5         +5         V           lpD         2         2         2         mA max         Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> 100         500 $\mu$ A max         Digital Inputs = 0V or V <sub>DD</sub>	<sup>t</sup> LDAC	120	160	180	ns min	Load DAC Pulse Width	
twsh000ns minWord Select Hold TimetRST75100140ns minReset Pulse WidthPOWER SUPPLYVDD+5+5+5VIDD22mA maxDigital Inputs = V <sub>IH</sub> or V <sub>IL</sub> 100500500 $\mu A$ maxDigital Inputs = 0 V or V <sub>DD</sub>	twss	135	165	230	ns min	Word Select Setup Time	
rRST7575100140is initialReserve to the WidthPOWER SUPPLY $V_{DD}$ +5+5+5V $I_{DD}$ 22mA maxDigital Inputs = V <sub>IH</sub> or V <sub>IL</sub> 100500500 $\mu A$ maxDigital Inputs = 0V or V <sub>DD</sub>	twsh	75	U 100	140	ns min	Reset Pulse Width	
POWER SUPPLY         V           VDD         +5         +5         V           IDD         2         2         MA max         Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> 100         500         μA max         Digital Inputs = 0V or V <sub>DD</sub>	<sup>4</sup> RST	13	100	110			
VDD         +5         +5         V           IDD         2         2         M max         Digital Inputs = V <sub>H</sub> or V <sub>IL</sub> 100         500         μA max         Digital Inputs = 0V or V <sub>DD</sub>	POWER SUPPLY				V		
$\mu_{\rm DD}$ $2$ $2$ $2$ $2$ $2$ $2$ $2$ $2$ $2$ $2$	VDD	+) 2	+2	+5	v mA max	Digital Inputs = Var or Var	
	י טעי	100	- 500	500	μA max	Digital Inputs = OV or V <sub>DD</sub>	

NOTES <sup>1</sup> Temperature range as follows: JN, KN, LN, GKN Versions: 0 to +70°C AD, BD, CD, GBD Versions: -55°C to +85°C SD, TD, UD, GTD Versions: -55°C to +125°C <sup>3</sup> Guaranteed but not tested. <sup>4</sup> Logic inputs are MOS gates. Typical input current at +25°C is 1nA. <sup>5</sup> Sample tested at +25°C to ensure compliance. <sup>5</sup> Septifications subject to change without notice.

<sup>2</sup> See definition on next page.

#### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

V <sub>DD</sub> to DGND
V <sub>DD</sub> to AGND
AGND to DGND
DGND to AGND
Digital Input Voltage to DGND
(pins 7 - 21, 24 - 27)0.3V, +15V
Digital Output Voltage to DGND
(pins 22, 23)
$V_{\mbox{PIN4}}, V_{\mbox{PIN5}}$ to AGND $\ldots \ldots 0.3V, +15V$
$V_{REF}$ to AGND $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \pm 25V$
$V_{RFB}$ to AGND $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \pm 25V$

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition

above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION: -

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



10

#### TERMINOLOGY

#### **RELATIVE ACCURACY**

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed as a percentage of full-scale range.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the *measured* change and the *ideal* 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB max over the operating temperature range ensures monotonicity.

#### GAIN ERROR

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the AD7544, ideal full-scale output is  $V_{REF}$  – 1LSB. Gain error is adjustable to zero.

#### DIGITIAL CHARGE INJECTION

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA secs or nV secs depending upon whether the glitch is measured as a current or voltage signal. Digitial charge injection is measured with the reference input of the DAC connected to ground.

#### **PROPAGATION DELAY**

This is a measure of the internal delays of the circuit and is defined as the time from LDAC going high to the analog output current reaching 90% of its final value for a full-scale change.

#### FSR

This is an abbreviation for Full Scale Range. For a 12-bit converter with a reference input of 10V the FSR is  $10 \times (4095/4096)$  Volts.

#### **OUTPUT LEAKAGE CURRENT**

Current which appears at OUT1 with DAC Register loaded to all 0s or at OUT2 with DAC Register loaded to all 1s.

#### MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from  $V_{\rm REF}$  terminal to OUT1 with DAC register loaded to all 0s.

Pin No.	Name	Function	Pin No.	Name	Function
1	V <sub>DD</sub>	+5V Supply	18	D0	Data Input (LSB)
2	VREF	±20V Reference Voltage	19	RST	Reset, when low resets DAC Register and stack control
3	R <sub>FB</sub>	DAC Feedback Resistor			flip-flops to zero.
4	I <sub>OUT1</sub>	Output from R-2R Ladder	20	WR	Write, with WREN low, the trailing edge of WR loads data
5.	IOUT2	Output from R-2R Ladder	21	WDEN	White Eachle
6	AGND	Analog Ground	21	WREN	write Enable.
7	D11	Data Input (MSB)	22	SFUL	Stack Full Flag. When HIGH, indicates stack is full. When LOW, indicates less than six words remain in stack.
8	D10	Data Input	23	SAMT	Stack Almost Empty Flag When HIGH indicates one word
· 9	D9	Data Input			or less remains in the stack. When LOW, indicates more th
10	D8	Data Input			one word contained in the stack.
11	D7	Data Input	24	RL	Roll, with $\overline{RLEN}$ low the trailing edge of $\overline{RL}$ rolls information down the EIEO stack part the register dataselector
12	D6	Data Input			down the PTPO stack past the register data-selector,
13	D5	Data Input	25	RLEN	Roll Enable.
14	D4	Data Input	26	LDAC	Load DAC. Loads information from one of two stack registers into the DAC register (see $W_1/\overline{W}_2$ ).
15	D3	Data Input	27	w. /w.	WORD1/WORD2 A HIGH enables WORD 1 through the data-
16	D2	Data Input	-'		selector, a LOW enables WORD 2.
17	D1	Data Input	28	DGND	Digital Ground.

#### **AD7544 OPERATION**

The AD7544 FIFO stack consists of six 12-bit Data Registers as shown in the Functional Block Diagram. Internally a Stack Register is considered to be empty if the output from its control flip-flop, FFN (Figure 1), is LOW. After a Reset Signal RST all control flip-flops are reset LOW and the DAC Register is loaded with all Os.

Twelve-bit data is written into the stack by exercising WR and WREN. Initially, this data is latched into the top Register of the stack (Register 6) and the output of the FF6 control flipflop momentarily goes HIGH. If at this instant the output of FF5 is LOW then FF6 subsequently returns LOW. FF6 returning LOW sets the output of FF5 momentarily HIGH and in doing so loads data from Register 6 into Register 5. This process is repeated down the stack until the input data reaches Register 1, FF1 going HIGH and remaining HIGH. Note that the SAMT flag, which was set HIGH after the Reset  $\overline{RST}$ , is unchanged. Register 1 is now no longer affected by subsequent write operations. Although all the other Stack Registers have the data of Register 1 in them, their control flip-flops are Low hence this data can be overwritten. The next Write operation initiates a similar sequence of events with data falling through to Register 2. The SAMT flag now goes LOW. After four further Write operations, the SFUL flag is set HIGH indicating the stack is full. See Table 2 and Functional Block Diagram.

By exercising RLEN and RL the output of the FF1 Control flip-flop is reset LOW. Register 1 will now appear empty and a roll-down sequence similar to that described above is initiated automatically. The data originally in Register 1 is lost and the SFUL flag is reset LOW. See Table 3 and Figure 1. Although not shown in Table 2 or Table 3 any arbitrary sequence of stack Write and Roll operations is permissible.

Data from Register 1 or Register 2 (selected by W1/W2 control) may be loaded into the 12-bit DAC Register by exercising LDAC. See Table 4 and Figure 2. Note that a load DAC operation does not affect word positions in the stack hence stack flags, SFUL and SAMT, remain unchanged. LDAC is a leveltriggered (as opposed to edge-triggered) control signal.

### Table 1. Pin Function Description

WRITE TIMING

The ripple-through nature of the stack leads to an apparent time skew (or delay) between Write signals and valid input data. Due to this delay, the input data to the device need not be valid on the trailing edge of  $\overline{WR}$  (the normal constraint when writing) but must be valid some time later, twDS. This point is illustrated in the Functional Block Diagram. Input data must remain valid for some time after twDS max to allow the input latches to settle with the correct data. The hold time has been specified from the trailing edge of  $\overline{WR}$  to the minimum data settling time required-twDH min-thus incorporating the internal time skewing. See Functional Block Diagram.

#### SAMT FLAG TIMING

Referring to the AD7544 Functional Diagram, the Stack Almost Empty (SAMT) flag is derived from a five-input NOR gate monitoring control flip-flops FF2 through FF6. After a RST signal all control flip-flop outputs are reset LOW and the SAMT flag is HIGH. When the first 12-bit word is written to the top of the stack, Register 6 control flip-flop momentarily goes HIGH as previously explained. The SAMT flag will go LOW and remain LOW while the word propagates down the stack. When the input data is finally latched in the Register 1 position, flip-flops FF2 through FF6 are again LOW and the SAMT flag will return HIGH. When the second word is written to the top of the stack, SAMT goes LOW and remains LOW since the word will fall-through to Register 2, FF2 going HIGH and remaining HIGH. Notice that SAMT flag behavior is dependent upon the Write frequency. If the time between Write cycles is less than the stack propagation delay (typ  $2\mu$ s), then the SAMT flag will go LOW after the first WR signal and remain LOW since the next word will start fallingthrough before the first word has reached Register 1. If the SAMT flag is used as an interrupting input to the system microprocessor (rising edge triggered), the interrupt input should be masked during writing to avoid an erroneous interrupt call. During roll operations the interrupt mask should be removed since there is no possibility of glitches on the flag output.

#### STACK OPERATIONS-WRITING TO THE FIFO STACK

	FIF	O Sta	ck Contr	ol Inp	outs	Data Input	Resul	ting S	tack I	Regist	er Co	ntents	Out Fl	iput ags
Operation	RLEN	RL	WREN	WR	RST	D0-D11	R6	R5	R4	R3	R2	R1	SFUL	SAMT
Clear DAC Latch, Reset Stack F/Fs	x	x	x	х	0	x	8	8	8	8	8	8	0	1
Write Word A into Stack	1	х	0	_	1	A	A	A	A	A	A	A	0	1
Write Word B into Stack	1	x	0	_	1	В	B	B	B	B	В	A	0	The second
Write Word C into Stack	1	х	0	∽	1	с	C	Ô	©	С	В	А	0	0
Write Word D into Stack	1	x	0	1	1	D	D	D	D	С	В	A	0	0
Write Word E into Stack	1	x	0	∽	1	E	E	E	D	С	В	A	0	0
Write Word F into Stack	1	x	0	_	1	F	F	Е	D	С	в	A	∡	0
Write Word G into Stack	1	x	0	<b>_</b>	1	G	F	E	D	С	В	Α	1	0

NOTES

1 indicates logic HIGH 0 indicates logic LOW

X indicates "don't care"

 $\otimes$  ,  $\otimes$  ,  $\mathbb{B}$  etc. indicates data which can be overwritten

indicates LOW to HIGH transition

L indicates HIGH to LOW transition

#### Table 2. Truth Table for Stack Write Operations

RLEN (PIN 25)

TRLS



Figure 1. Timing Diagram for Write Operations

#### **ROLLING THE FIFO STACK**

		FIFO Stack Control Inputs					Resulting Stack Register Contents					Output Flags		
Operation	RLEN	RL	WREN	WR	RST	D0 - D11	R6	R5	R4	R3	R2	R1	SFUL	SAMT
Roll Down <sup>1</sup>	0	⊸	1	x	1	x	F	F	Е	D	С	В	<b>~</b> _`	0
Roll Down	0	▲	1	x	1	x	F	F	F	E	D	С	0	0
Roll Down	0	⊾	1	х	1	x	F	F	F	F	E	С	0	0
Roll Down	0		1	x	1	x	F	F	F	F	F	E	0	0
Roll Down	0	_	1	х	1	X	F	F	F	F	F	F	0	⊾
Roll Down	0	<b>_</b>	. 1	х	1	x	F	F	F	F	F	F	0	1
Roll Down	0	7	1	X	1	X	F	F	F	F	F	F	0	1

Note

<sup>1</sup> Initially stack registers R1 to R6 contain words A to F respectively.

See Table 2 notes.

Table 3. Truth Table for Stack Roll Operations



- tRLH

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-185

Voo

/oc

#### LOADING THE DAC

	DACC	Control In	nputs	
Operation	W1/₩2	LDAC	RST	DAC Output
Load DAC Register with all "0"s	x	х	0	Unipolar Mode; Output Assumes OV Bipolar Mode; Output Assumes –V <sub>REF</sub>
Load DAC Register from Word 1 Register	1	1	1	DAC Converts Word 1
Load DAC Register from Word 2 Register	0	1	1	DAC Converts Word 2

Table 4. Truth Table for DAC Register Loading



Figure 3. Timing Diagram for DAC Register Loading

#### **APPLYING THE AD7544**

#### UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. The logic inputs are omitted for clarity. With a dc reference voltage or current (positive or negative polarity) applied at pin 2, the circuit is a unipolar D/A converter. With an ac reference voltage or current the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table 5.

R1 provides full scale trim capability [i.e.—load the DAC register to 1111 1111 1111, adjust R1 for  $V_{OUT} = -V_{REF}$  (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

Phase compensation capacitor C1 (10 to 25pF) may be required for stability when using high speed amplifiers. This capacitor cancels the pole formed by the DAC internal feedback resistance and output capacitance at OUT1.

Amplifier A1 should be selected or trimmed to provide  $V_{OS} \le 10\%$  of the voltage resolution at  $V_{OUT}$ . Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest. Bias current causes an output offset at  $V_{OUT}$  equal to IB times the DAC feedback resistance (nominally 15k $\Omega$ ). The AD544L is a high-speed implanted FET-input op amp with low, factory-trimmed V<sub>OS</sub>, and low IB.



*Figure 4. Unipolar Binary Operation (2-Quadrant Multiplication)* 

VOL. I, 10-186 DIGITAL-TO-ANALOG CONVERTERS

BINARY NUMBER IN DAC REGISTER MSB LSB	ANALOG OUTPUT, V <sub>OUT</sub>
1111 1111 1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000 0000 0000	$-V_{\text{REF}}\left(\frac{2048}{4096}\right) = -1/2 V_{\text{REF}}$
0000 0000 0001	$-V_{\text{REF}}\left(\frac{1}{4096}\right)$
0000 0000 0000	0V

NOTE: All input signal rise and fall times measured from

ment Reference level is  $\frac{V_{IH} + V_{IL}}{V_{IH} + V_{IL}}$ 

10% to 90% of  $V_{DD}$ ,  $t_f = t_f = 20$ ns. Timing Measure-

Table 5. Unipolar Binary Code Table for Circuit of Figure 4

#### BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 5 and Table 6 illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference, the eleven LSBs provide digitally controlled attenuation of the ac reference while the MSB provides polarity control.

With the DAC register loaded to 1000 0000 0000, adjust R1 for  $V_{OUT} = 0V$  (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for  $V_{OUT} = 0V$ ). Full scale trimming can be accomplished by adjusting the amplitude of  $V_{REF}$  or by varying the value of R5.



Figure 5. Bipolar Operation (4-Quadrant Multiplication)

### **Applications**

As in unipolar operation, A1 must be chosen for low  $V_{OS}$  and low I<sub>B</sub>. R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 and 2R3 causes Full Scale error. C1 phase compensation (10 to 25pF) may be required for stability.

BINARY NUMBER IN DAC REGISTER	ANALOG OUTPUT, V <sub>OUT</sub>					
1111 1111 1111	$+V_{\text{REF}}\left(\frac{2047}{2048}\right)$					
1000 0000 0001	$+V_{\text{REF}}\left(\frac{1}{2048}\right)$					
1000 0000 0000	0V					
. 0111 1111 1111	$-V_{\text{REF}}\left(\frac{1}{2048}\right)$					
0000 0000 0000	$-V_{\text{REF}}\left(\frac{2048}{2048}\right)$					

Table 6. Bipolar Code Table for Offset Binary Circuit of Figure 5

#### CRT VECTOR GENERATION

The AD7544 can be used for vector generation in/real-time CRT displays and intelligent X-Y plotters. Figures 6 and 7 show the waveforms and circuitry for a vector stroke or vector refresh display which generates a graphic display vector by vector. This is achieved by adding a linear ramp voltage to each starting point coordinate; the amplitude of this ramp being the difference between the start and finish coordinates of the vector. Two AD7544s are required for each axis. The fifth AD7544 in Figure 7 controls the CRT Z-mod input to vary the vector intensity with vector length; the intensity data having been previously computed.

Consider the two X-channel FIFO Registers of XDAC1 and XDAC2 to be simultaneously loaded with X axis coordinates. Word 1 (X1) of XDAC1 and Word 2 (X2) of XDAC2 are selected via the hard wired W1/W2 control inputs. Hence the A1 output, after loading the DAC registers is,

 $V_{OX} = -X1 (V_{REF1}) - X2 (V_{REF2})$ 

V<sub>REF1</sub> and V<sub>REF2</sub> are the reference voltages for XDAC1 and XDAC2 respectively;

 $V_{REF1} = V_{FS} - V(t)$ 

and  $V_{REF2} = V(t)$ 

where  $V_{FS}$  is the required full scale output voltage and V(t) is a positive ramp voltage of period T and maximum amplitude of  $V_{FS}$ . See waveforms of Figure 6.

Now  $V_{OX} = -X1 (V_{FS}) + V(t) (X1 - X2)$ at t = 0; V(t) = 0

and  $V_{OX} = -X1 (V_{FS})$ 

at t = T;  $V(t) = V_{FS}$ 

and  $V_{OX} = -X2 (V_{FS})$ 

Thus a vector has been generated between X1 and X2. To generate the next vector between X2 and X3 the reference ramp is reset, both AD7544 stacks are rolled and their DAC registers subsequently loaded. The output voltage is now

 $V_{OX} = -X2 (V_{REF1}) - X3 (V_{REF2})$ 

Operation of the two Y-channel AD7544s is identical to the above. During vector generation the constant reference voltage to the Z-mod AD7544 is multiplied by the appropriate brightness data in its DAC register. During ramp resetting and DAC register loading the polarity of this reference voltage is changed causing screen blanking.



Figure 6. CRT Vector Generation Waveforms



Figure 7. CRT Vector Generation Application

#### APPLICATION HINTS

The AD7544 is a precision 12-bit multiplying DAC designed for system interface. For a detailed description of multiplying DACs the reader is referred to Analog Devices "Application Guide to CMOS Multiplying D/A Converters". To ensure system performance consistent with AD7544 specifications, careful attention must be given to the following points:

#### DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-187

- GENERAL GROUND MANAGEMENT: Voltage differences between the AD7544 AGND and DGND cause loss of accuracy (dc voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7544. In more complex systems where the AGND DGND intertie is on the back-plane, it is recommended that diodes be connected back-to-back between the AD7544 AGND and DGND pins (1N914 or equivalent).
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a differential nonlinearity term at the amplifier output of magnitude  $0.67V_{OS}$  (V<sub>OS</sub> is amplifier input offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended the amplifier V<sub>OS</sub> be no greater than 10% of the DAC's output resolution over the temperature range of interest [output resolution =  $V_{REF}(2^{-n})$  where n is the number of bits exercised].
- 3. HIGH FREQUENCY CONSIDERATIONS: AD7544 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This not only reduces closed loop bandwidth, but can also cause ringing or oscillation if the spurious pole frequency is less than the amplifier's OdB crossover frequency. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

4. GAIN TEMPERATURE COEFFICIENTS: The gain temperature coefficient of the AD7544 has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to gain shifts of 2.0LSBs and 0.82LSBs respectively over a 100°C temperature range. When trim resistors are used to adjust full-scale range as shown in Figures 5 and 6 the temperature coefficient of R1 and R2 should be taken into account. It may be shown that the additional gain temperature coefficients introduced by R1 and R2 may be approximately expressed as follows:-

Temperature Coefficient contribution due to R1	$= -\frac{R_1}{R_{IN}}$	$(\gamma_1 + 300)$
Temperature Coefficient contribution due to R2	$= + \frac{R_2}{R_{PV}}$	(γ <sub>2</sub> + 300)

Where  $\gamma_1$  and  $\gamma_2$  are the temperature coefficients in ppm/°C of R1 and R2 respectively and R<sub>IN</sub> is the DAC input resistance at the V<sub>REF</sub> terminal (pin 2). For high quality wirewound resistors and trimming potentiometers  $\gamma$  is of the order of 50pm/°C. It will be seen that if R1 and R2 are small compared with R<sub>IN</sub>, their contribution to gain temperature coefficient will also be small. For the standard AD7544 gain error specification of ±12.3LSBs it is recommended that R1 = 120 $\Omega$  and R2 = 60 $\Omega$ . With  $\gamma$  = 50 these values result in an overall maximum gain error temperature coefficient of:

$$5 + \frac{0.06}{7} (50 + 300) = 8 \text{ppm/}^{\circ} \text{C}$$

However, if the "G" version of the AD7544 is used which has a specified gain error of  $\pm 1LSB$ , then with R1 = 10 $\Omega$  and R2 = 5 $\Omega$  the overall maximum gain temperature coefficient is increased by only 0.25ppm/°C.

# 

### CMOS 12-Bit Buffered Multiplying DAC

#### FEATURES

12-Bit Resolution Low Gain T.C.: 2ppm/°C typ Fast TTL Compatible Data Latches Single +5V to +15V Supply Small 20-Pin 0.3" DIP Latch Free (Schottky Protection Diode Not Required) Low Cost Ideal for Battery Operated Equipment

#### AD7545 FUNCTIONAL BLOCK DIAGRAM

AD7545



#### **GENERAL DESCRIPTION**

The AD7545 is a monolithic 12-bit CMOS multiplying DAC with on-board data latches. It is loaded by a single 12-bit wide word and interfaces directly to most 12- and 16-bit bus systems. Data is loaded into the input latches under the control of the  $\overline{CS}$  and  $\overline{WR}$  inputs; tying these control inputs low makes the input latches transparent allowing direct unbuffered operation of the DAC.

The AD7545 is particularly suitable for single supply operation and applications with wide temperature variations.

The AD7545 can be used with any supply voltage from +5V to +15V. With CMOS logic levels at the inputs the device dissipates less than 0.5mW for  $V_{DD} = +5V$ .

#### ORDERING INFORMATION

	Maximum Cain Error	Temperature Range							
Relative Accuracy	$T_A = +25^{\circ}C$ $V_{DD} = +5V$	0 to +70°C	-25°C to +85°C <sup>1</sup>	-55°C to +125°C <sup>1</sup>					
±2LSB	±20LSB	AD7545JN	AD7545AQ	AD7545SD					
±1LSB	±10LSB	AD7545KN	AD7545BQ	AD7545TD					
±1/2LSB	±5LSB	AD7545LN	AD7545CQ	AD7545UD					
±1/2LSB	±1LSB	AD7545GLN	AD7545GCQ	AD7545GUD					

NOTE:

<sup>1</sup> 883B version is available. To order add "/883B" to part number shown.

#### PIN CONFIGURATION



#### PACKAGE IDENTIFICATION<sup>1,2</sup>

Suffix "N": Plastic<sup>3</sup> DIP - (N20A) Suffix "Q": Cerdip<sup>4</sup> - (Q20B) Suffix "D": Ceramic DIP - (D20B)

NOTES

- <sup>1</sup>See Section 20 for package outline information.
- <sup>2</sup> Analog Devices is offering the AD7545 in chip carriers, for further information contact the factory.
- <sup>3</sup> Plastic encapsulated units will be available by early 1982.
  <sup>4</sup> Analog Devices reserves the right to ship ceramic packages in lieu of Cerdip packages.

## **SPECIFICATIONS** (VREF = +10V, VOUT1 = 0V, AGND = DGND unless otherwise specified)

		$V_{DD} = +5V$		VD	D = +15V				
Parameter	Version	$T_A = +25^{\circ}C T_{min}, T_{}^{1}$		T + 24		Linite	Test Conditions/Comments		
	VELMON	• • • • •	C Imin, Imax	14 - 443		ond	Tex conditions completing		
Resolution	All	12	12	12	12	Bits			
Relative Accuracy	J, A, S	±2	±2	±2	±2	LSB max			
	К, В, Т	±1	±1	±1	±1	LSB max			
	L, C, U	±1/2	±1/2	±1/2	±1/2	LSB max			
	GL, GC, GU	±1/2	±1/2	±1/2	±1/2	LSB max			
Differential Nonlinearity	I. A. S	±4	±4	±4	±4	LSB max	10-Bit Monotonic Tmin to Tmax		
•	К, В, Т	±1	±1	±1	±1 .	LSB max	12-Bit Monotonic Tmin to Tmax		
	L, C, U	±1	±1	±1	±1	LSB max	12-Bit Monotonic T <sub>min</sub> to T <sub>max</sub>		
	GL, GC, GU	±1	±1	±1	±1	LSB max	12-Bit Monotonic T <sub>min</sub> to T <sub>max</sub>		
Gain Error (Using Internal RFB) <sup>2</sup>	Ì. A. S	±20	±20	±25	±25	LSB max	DAC Register Loaded with		
	К, В, Т	±10	±10	±15	±15	LSB max	1111 1111 1111		
	L, C, U	±5	±6	±10	±10	LSB max	Gain Error is Adjustable Using		
1	GL, GC, GU	±1	±2	±6	±7	LSB max	the Circuits of Figures 4, 5 and 6		
Gain Temperature Coefficient <sup>3</sup>									
△Gain/△Temperature	All	±5	±5	±10	±10	ppm/°C max	Typical Value is 2ppm/°C for VDD = +5V		
DC Supely Baianian <sup>3</sup>									
ACtip/AV-	A11	0.015	0.03	0.01	0.07	% ner % max	AV		
ElGamin El V DD		0.015	0.03	0.01	0.02	a per a max			
Output Leakage Current at OUT1	J, K, L, GL	10	50	10	50	nA max	DB0-DB11 = 0V; WR, CS = 0V		
	A, B, C, GC	10	50	10	50 ·	nA max			
	S, T, U, GU	10	200	10	200	nA max			
DYNAMIC PERFORMANCE Propagation Delay <sup>3</sup> (from Digital									
Input Change to 90%		100					01/71 LOAD - 1000 C - 11-E4		
Digital Charge Injection	All	300	-	250		ns max	Vore = ACND		
AC Feedthrough <sup>5</sup>	~	400	-	230	-	nv sec typ	VREF - AGND		
At lours	All	5	5	5	5	mV n-n tvn	Vocc # 10V 10kHz Sine Wave		
							REF = = = = = = = = = = = = = = = = = = =		
REFERENCE INPUT		-	-	-	-	10			
(Pin 10 to CND)	All	7	7	7	7	k12 min	Input Resistance IC = -300ppm/ C max		
(Fin 19 to Givb)		23	23	23	23	K36 max	Typical input Resistance = 11832		
ANALOG OUTPUTS									
Output Capacitance	A 11	70	70	70	70	- <b>P</b>	DRO DRII - OV WE CE - OV		
COUTI	A11	200	200	200	700	pF max	$DB0-DB11 = V_{PP} \overline{WR} \overline{CS} = 0V$		
	7.11	200		200		pr max	550 5511 - 100, ma, co - 01		
DIGITAL INPUTS	1								
Input High Voltage									
VIH	AļI	2.4	2.4	13.5	13.5	V min			
Input Low Voltage	A 13		0.9			Vmax			
VIL Input Current <sup>6</sup>	Au	0.8	0.8	1.5	1.5	V max			
Int	All	+1	±10	±1	±10	uA max	Visi = 0 or Visio		
Input Capacitance <sup>3</sup>									
DB0-DB11	All	5	5	5	5	pF max	$V_{IN} = 0$		
WR, CS	All	20	20	20	20	pF max	V <sub>IN</sub> =0		
SWITCHING CHARACTERISTICS			100						
Chip Select to write Setup Time	An	280	380	180	200	ns mm	See Timing Diagram		
CS		200	270	120	150	ns typ			
Chip Select to write Hold Time	A11	0	0	0	0	ne min			
Write Pulse Width	Au		U	U	v	113 11121			
twe	AU	250	400	160	240	ns min	trs>twp. tru>0		
- MA		175	280	100	170	ns typ			
Data Setup Time	All	140	210	90	120	ns min			
t <sub>DS</sub>		100	150	60	80	ns typ			
Data Hold Time									
<sup>t</sup> DH	All	10	10	10	10	ns min			
POWER SUPPLY									
I <sub>DD</sub>	All	2	2	2	2	mA max	All Digital Inputs VIL or VIH		
		100	500	100	500	μA max	All Digital Inputs OV or VDD		
		10	10	10	10	μА тур	All Digital Inputs OV or VDD		

<sup>1</sup>Temperature Ranges as follows: JN, KN, LN, GLN: 0 to +70°C AQ, BQ, CQ, GCQ: -25°C to +85°C ST, TD, UD, GUD: -55°C to +125°C <sup>4</sup>De0-DB11 = 0V to V<sub>DD</sub> to 0V. <sup>3</sup>Feedthrough can be further reduced by connect ST, TD, UD, GUD: -55°C to +125°C <sup>4</sup>Id on the ceramic package (suffix D) to DGND. <sup>3</sup>Guaranteed but not texted. ting the metal

<sup>4</sup> Logic inputs are MOS gates. Typical input current (+25° C) is less than 1nA. <sup>7</sup>Sample tested at +25° C to ensure compliance. Specifications subject to change without notice.

#### WRITE CYCLE TIMING DIAGRAM

WRITE MODE:

CS and WR low, DAC responds



#### **ABSOLUTE MAXIMUM RATINGS\***

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

V <sub>DD</sub> to DGND	V, +17V
Digital Input Voltage to DGND0.	3V, V <sub>DD</sub>
V <sub>RFB</sub> , V <sub>REF</sub> to DGND	±25V
$V_{PIN1}$ to DGND	3V, V <sub>DD</sub>
AGND to DGND	3V, V <sub>DD</sub>
Power Dissipation (Any Package) to 75°C	450mW

to data bus (DB0-DB11) inputs.	(DB0-DB11) is locked out; DAC holds last data present when WR or CS assumed high state.
NOTES: $V_{DD} = +5V; t_c = t_f = 20ns$ $V_{DD} = +15V; t_c = t_f = 40ns$ All input signal rise and fall the 90% of $V_{DD}$ . Timing measurement referent	times measured from 10% to ce level is $\frac{V_{  1}+V_{  2}}{2}$ .
Derates above 75°C by	6mW/°C

MODE SELECTION

HOLD MODE:

Either CS or WR high, data bus

Operating Temperature	
Commercial (JN, KN, LN, GLN) Grades	0 to +70°C
Industrial (AQ, BQ, CQ, GCQ) Grades	25°C to +85°C
Military (SD, TD, UD, GUD) Grades	55°C to +125°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering 10 Seconds).	+300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

#### CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

#### TERMINOLOGY

**RELATIVE ACCURACY:** The amount by which the D/A converter transfer function differs from the ideal transfer function after the zero and full scale points have been adjusted. This is an end point linearity measurement.

**DIFFERENTIAL NONLINEARITY:** The difference between the measured change and the ideal change between any two adjacent codes. If a device has a differential nonlinearity of less than 1LSB then it will be monotonic, i.e., the output will always increase for an increase in digital code applied to the D/A converter. **PROPAGATION DELAY:** This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reached 90% of its final value.

DIGITAL CHARGE INJECTION: This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nVecs and is measured with  $V_{REF}$  = AGND and an ADLH0032CG as the output op amp, C1 (phase compensation) = 33pF.

#### 10

CIRCUIT INFORMATION – D/A CONVERTER SECTION Figure 1 shows a simplified circuit of the D/A converter section of the AD7545 and Figure 2 gives an approximate equivalent circuit. Note that the ladder termination resistor is connected to AGND. R is typically  $11k\Omega$ .



Figure 1. Simplified D/A Circuit of AD7545

The binary weighted currents are switched between the OUT1 bus line and AGND by N-channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.

The capacitance at the OUT1 bus line,  $C_{OUT1}$ , is code dependent and varies from 70pF (all switches to AGND) to 200pF (all switches to OUT1).

One of the current switches is shown in Figure 2. The input resistance at  $V_{REF}$  (Figure 1) is always equal to  $R_{LDR}$  ( $R_{LDR}$  is the R/2R ladder characteristic resistance and is equal to value "R"). Since  $R_{IN}$  at the  $V_{REF}$  pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external  $R_{FB}$  is recommended to define scale factor.)



Figure 2. N-Channel Current Steering Switch

**CIRCUIT INFORMATION-DIGITAL SECTION** Figure 3 shows the digital structure for one bit.



Figure 3, Digital Input Structure

The digital signals CONTROL and  $\overline{\text{CONTROL}}$  are generated from  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$ .

The input buffers are simple CMOS inverters designed such that when the AD7545 is operated with  $V_{DD} = 5V$ , the buffers convert TTL input levels (2.4V and 0.8V) into CMOS logic

levels. When  $V_{IN}$  is in the region of 2.0 volts to 3.5 volts the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails ( $V_{DD}$  and DGND) as is practically possible.

The AD7545 may be operated with any supply voltage in the range  $5 \le V_{DD} \le 15$  volts. With  $V_{DD} = +15V$  the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.

#### **BASIC APPLICATIONS**

Figures 4 and 5 show simple unipolar and bipolar circuits using the AD7545. Resistor R1 is used to trim for full scale. The "G" versions (AD7545GLN, AD7545GCQ, AD7545GUD) have a guaranteed maximum gain error of  $\pm 1LSB$  at  $\pm 25^{\circ}$ C (V<sub>DD</sub> =  $\pm 5$ V) and in many applications it should be possible to dispense with gain trim resistors altogether. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps. Note that all the circuits of Figures 4, 5 and 6 have constant input impedance at the V<sub>REF</sub> terminal.

The circuit of Figure 4 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to  $-V_{IN}$  (note the inversion introduced by the op amp) or  $V_{IN}$  can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier).  $V_{IN}$  can be any voltage in the range  $-20 \le V_{IN} \le +20$  volts (provided the op amp can handle such voltages) since  $V_{REF}$  is permitted to exceed  $V_{DD}$ . Table 2 shows the code relationship for the circuit of Figure 4.



Figure 4. Unipolar Binary Operation

TRIM RESISTOR	JN/AQ/SD	KN/BQ/TD	ln/cq/td	GLN/GCQ/GUD
R1	500Ω	100Ω	50Ω	10Ω
R2	100Ω	47Ω	22Ω	4.7Ω

Binary Number in DAC Register			Analog Output
1111	1111	1111	$-V_{IN} \left\{ \frac{4095}{4096} \right\}$
1000	0000	0000	$-V_{IN} \left\{ \frac{2048}{4096} \right\} = -1/2 V_{IN}$
0000	0000	0001	$-V_{IN}$ $\left\{\frac{1}{4096}\right\}$
0000	0000	0000	0 Volts

 Table 2. Unipolar Binary Code Table for Circuit of Figure 4
Figure 5 and Table 3 illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code and inverter  $U_1$  on the MSB line converts 2's complement input code to offset binary code. If appropriate, inversion of the MSB may be done in software



Figure 5. Bipolar Operation (2's Complement Code)

	Data Inpu	Analog Output	
0111	1111	1111	$+V_{IN} \cdot \left\{\frac{2047}{2048}\right\}$
0000	0000	0001	$+V_{IN} \cdot \left\{\frac{1}{2048}\right\}$
0000	0000	0000	0 Volts
1111	1111	1111	$-V_{IN} \cdot \left\{\frac{1}{2048}\right\}$
1000	0000	0000	$-V_{IN} \cdot \left\{\frac{2048}{2048}\right\}$

Table 3. 2's Complement Code Table for Circuit of Figure 5

using an exclusive -OR instruction and the inverter omitted. R3, R4 and R5 must be selected to match within 0.01% and they should be the same type of resistor (preferably wirewound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full scale error. Mismatch of R5 to R4 and R3 causes full scale error.

Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage that it gives 12-bit resolution in each quadrant compared with 11-bit resolution per quadrant for



Figure 6. 12-Bit Plus Sign Magnitude D/A Converter

the circuit of Figure 5. The AD7592 is a fully protected CMOS change-over switch with data latches. R4 and R5 should match each other to 0.01% to maintain the accuracy of the D/A converter. Mismatch between R4 and R5 introduces a gain error.

Sign Bit	Bin D	ary Num AC Regi	Analog Output	
0	1111	1111	1111	$+V_{IN} \cdot \left\{\frac{4095}{4096}\right\}$
0	0000	0000	0000	0 Volts
1	0000	0000	000Ò	0 Volts
1	1111	1111	1111	$-V_{IN} \cdot \left\{\frac{4095}{4096}\right\}$

Note: Sign bit of "0" connects R3 to GND.

### Table 4. 12-Bit Plus Sign Magnitude Code Table for Circuit of Figure 6.

#### APPLICATIONS HINTS

Output Offset: CMOS D/A converters exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifer. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is 0.67 VOS where VOS is the amplifier input offset voltage. To maintain monotonic operation it is recommended that  $V_{OS}$  be no greater than (25  $\times$  10<sup>-6</sup>) (V<sub>REF</sub>) over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset (50 $\mu$ V) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits. General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7545. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7545 AGND and DGND pins (1N914 or equivalent).

Digital Glitches: When  $\overline{WR}$  and  $\overline{CS}$  are both low the latches are transparent and the D/A converter inputs follow the data inputs. In some bus systems, data on the data bus is not always valid for the whole period during which  $\overline{WR}$  is low and as a result invalid data can briefly occur at the D/A converter inputs during a write cycle. Such invalid data can cause unwanted glitches at the output of the D/A converter. The solution to this problem, if it occurs, is to retime the write pulse  $\overline{WR}$  so that it only occurs when data is valid. Another cause of digital glitches is capacitive coupling from the digital lines to the OUT1 and AGND terminals. This should be minimized by screening the analog pins of the AD7545 (Pins 1, 2, 19, 20) from the digital pins by a ground track run between pins 2 and 3 and between pins 18 and 19 of the AD7545. Note how the analog pins are at one end of the package and separated from the digital pins by  $V_{DD}$  and DGND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital to analog sections of the AD7545, particularly in circuits with high currents and fast rise and fall times. This type of crosstalk is minimized by using  $V_{DD} = +5$  volts. However, great care should be taken to ensure that the +5V used to power the AD7545 is free from digitally induced noise.

Temperature Coefficients: The gain temperature coefficient of the AD7545 has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a 100°C temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630–10–6/81.

### SINGLE SUPPLY OPERATION

The ladder termination resistor of the AD7545 (Figure 1) is connected to AGND. This arrangement is particularly suitable for single supply operation because OUT 1 and AGND may be biased at any voltage between DGND and  $V_{DD}$ . OUT1 and AGND should never go more than 0.3 volts less than DGND or an internal diode will be turned on and a heavy current may flow which will damage the device. (The AD7545 is, however, protected from the SCR latch-up phenomenon prevalent in many CMOS devices.)

Figure 7 shows the AD7545 connected in a voltage switching mode. OUT1 is connected to the reference voltage and AGND is connected to DGND. The D/A converter output voltage is available at the  $V_{REF}$  pin and has a constant output impedance equal to R.  $R_{FB}$  is not used in this circuit.



Figure 7. Single Supply Operation Using Voltage Switching Mode

The loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions. To maintain linearity, the voltages at OUT1 and AGND should remain within 2.5 volts of each other, for a  $V_{DD}$  of 15 volts. If  $V_{DD}$  is reduced from 15V or the differential voltage between OUT1 and AGND is increased to more than 2.5V the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded. Figures 8 and 9 show typical curves illustrating this effect for various values of reference voltage and  $V_{DD}$ . If the output voltage is required to be offset from ground by some value, then OUT1 and AGND may be biased up. The effect on linearity and differential nonlinearity will be the same as reducing  $V_{DD}$  by the amount of the offset.



Figure 8. Differential Nonlinearity vs. V<sub>DD</sub> for Figure 7 Circuit. Reference Voltage = 2.5 Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for L, C and U Grades.



Figure 9. Differential Nonlinearity vs. Reference Voltage for Figure 7 Circuit.  $V_{DD}$  = 15 Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for L, C, and U Grades.

The circuits of Figures 4, 5 and 6 can all be converted to single supply operation by biasing AGND to some voltage between V<sub>DD</sub> and DGND. Figure 10 shows the 2's Complement Bipolar circuit of Figure 5 modified to give a range from +2V to +8V about a "pseudo-analog ground" of 5V. This voltage range would allow operation from a single  $V_{DD}$  of +10V to +15V. The AD584 pin-programmable reference fixes AGND at +5V. VIN is set at +2V by means of the series resistors R1 and R2. There is no need to buffer the VREF input to the AD7545 with an amplifier because the input impedance of the D/A converter is constant. Note, however, that since the temperature coefficient of the D/A reference input resistance is typically -300ppm/°C, applications which experience wide temperature variations may require a buffer amplifier to generate the +2.0V at the AD7545 VREF pin. Other output voltage ranges can be obtained by changing R4 to shift the zero point and (R1 + R2) to change the slope, or gain of the D/A transfer function. V<sub>DD</sub> must be kept at least 5V above OUT1 to ensure that linearity is preserved.



### Figure 10. Single Supply "Bipolar" 2's Complement D/A Converter

MICROPROCESSOR INTERFACING OF THE AD7545 The AD7545 can interface directly to both 8- and 16-bit microprocessors via its 12-bit wide data latch using standard CS and WR control signals.

A typical interface circuit for an 8-bit processor is shown in Figure 11. This arrangement uses two memory addresses, one for the lower 8 bits of data to the DAC and one for the upper 4 bits of data into the DAC via the latch.



Figure 11. 8-Bit Processor to AD7545 Interface

Figure 12 shows an alternative approach for use with 8-bit processors which have a full 16-bit wide address bus such as 6800, 8080, Z80. This technique uses the 12 lower



### Figure 12. Connecting the AD7545 to 8-Bit Processors via the Address Bus

address lines of the processor address bus to supply data to the DAC, thus each AD7545 connected in this way uses 4k bytes of address locations. Data is written to the DAC using a single memory write instruction. The address field of the instruction is organized so that the lower 12 bits contain the data for the DAC and the upper 4 bits contain the address of the 4k block at which the DAC resides.

### SUPPLEMENTAL APPLICATION MATERIAL

For further information on CMOS multiplying D/A converters the reader is referred to the following texts:

Application Guide to CMOS Multiplying D/A converters available from Analog Devices, Publication Number G479.

Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACS – Application Note, Publication Number E630–10–6/81 available from Analog Devices.

Analog-Digital Conversion Notes – available from Analog Devices, price \$5.95.



## CMOS 16-Bit Multiplying DAC

# AD7546

### FEATURES

Monotonic to 16 Bits Over Temperature On-Chip Deglitch Switch Unipolar and Bipolar Operation Microprocessor Compatible TTL/CMOS Compatible Latched Inputs Voltage Output (Constant Output Impedance) Low Cost Low Power Consumption: 50mW typ



**40-PIN DIP** 

### PIN CONFIGURATION



### **GENERAL DESCRIPTION**

The AD7546 is a 16-bit voltage-output DAC with input data latches for interfacing to 16-bit microprocessors. It uses a novel design consisting of a 12-bit R-2R DAC, operated in the voltage switching mode, which is supplied with a reference voltage from a 4-bit segment DAC under the control of the four most significant bits. A monolithic CMOS device, the AD7546 offers outstanding differential nonlinearity specifications;  $\pm 0.006\%$  (14-bit monotonicity) and  $\pm 0.0015\%$  (16-bit monotonicity).

An on-chip deglitch switch which is synchronized with the latch loading signal is provided for use with track/hold circuits.

### **ORDERING INFORMATION**

		Temperature Range			
Relative Differential Accuracy Nonlinearity		0 to +70°C	-25°C to +85°C		
±0.05%	±0.006%	AD7546JN	AD7546AD		
±0.012%	±0.0015%	AD7546KN	AD7546BD		

PACKAGE IDENTIFICATION<sup>1</sup> Suffix D: Ceramic DIP – (D40A)

Suffix D: Ceramic DIP - (D40A) Suffix N: Plastic DIP - (N40A)

<sup>1</sup>See Section 20 for package outline information.

**SPECIFICATIONS** (VDD = +15V, VSS = -5V, VREF<sup>+</sup> = +4V, VREF<sup>-</sup> = -4V, A1, A2 = AD544K, unless otherwise noted)

	Limit at	Limit at		
Parameter	$T_A = +25^{\circ}C$	$T_A = T_{min}, T_{max}^1$	Units	Conditions/Comments
ACCURACY				
Resolution				
All Grades	16	16	Bits	
Relative Accuracy				
AD7546JN, AD	±0.05	±0.05	% FSR max <sup>2</sup>	This is an end-point linearity specification
AD7546KN, BD	±0.012	±0.012	% FSR max	assuming zero offset voltage for A1, A2.
Differential Nonlinearity				
AD7546JN, AD	±0.006	±0.006	% FSR max	Guaranteed monotonic to 14 bits (DB0 and DB1 = 0)
AD7546KN, BD	±0.0015	±0.0015	% FSR max	Guaranteed monotonic to 16 bits over temperature.
Gain Error <sup>3</sup>				· · · · · · · · · · · · · · · · · · ·
Positive Full Scale	-0.02	-0.02	% FSR max	DAC latches loaded with FFFF <sub>H</sub>
Negative Full Scale	-0.02	-0.02	% FSR max	DAC latches loaded with 0000 <sub>H</sub>
Gain T.C.	±2	±2	ppm of FS/ C max	
de Supply Rejection				
ΔGain/ΔV <sub>DD</sub>	100	100	μv per v typ	$V_{DD} = +14.5V \text{ to } +15.5V$
DYNAMIC PERFORMANCE				
Voltage Settling Time <sup>5</sup>	4	4	µs typ	To 0.01% of final value.
	5	5	µs typ	To 0.003% of final value.
	10	10	µs typ	To 0.00076% of final value. Measured using the
				circuit of Figure 6.
SWITCHING CHARACTERISTICS <sup>6</sup>				With +5V input logic levels.
tcws	0	0	ns min	Chip select to WRITE setup time
<sup>t</sup> СWH	0	0	ns min	Chip select to WRITE hold time
twR	400	600	ns min	WRITE pulse width
tDS	200	300	ns min	Data setup time
tDH	100	150	ns min	Data hold time
REFERENCE INPUTS				· · · · · · · · · · · · · · · · · · ·
Resistance			,	
V <sub>REF</sub> <sup>+</sup> to V <sub>REF</sub> <sup>-</sup>	20/32/50	20/32/50	$k\Omega$ , min/typ/max	Typical Resistance TC is -300ppm/°C
R1, R2	20/30/50	20/30/50	kΩ, min/typ/max	
R1, R2 Match				
AD7546JN, AD	0.5	0.5	% max	Typical TC of R1, R2 match is ±1ppm/°C
AD7546 KN, BD	0.1	0.1	% max	
Voltage Range				
V <sub>REF</sub> <sup>+</sup>	+5	+5	V max	The AD7546 is tested with V <sub>REF</sub> <sup>+</sup> =
V <sub>REF</sub> -	-5	-5	V max	$+4V, V_{REF} = -4V$
ANALOG OUTPUT				
ROUT (Output Resistance)	10/15/25	10/15/25	kΩ, min/typ/max	
COUT (Output Capacitance)	8	8	pF_max	
DEGLITCH SWITCH	·······			
RON	300/600	450/900	Ω typ/max	
LEAKAGE	1	10	nA max	Off switch leakage
				······································
V	24	24	Vmin	
Viii	0.8	0.8	Vmax	
In (Input Leakage Current)	1	1	IIA max	Viv = 0V or Vin
C <sub>IN</sub> (Input Capacitance)	8	8	pF max	
Input Coding	16-Bit Unipola	r Binary	r	See Figure 7
	16-Bit Offset I	Binary		See Figure 8
POWER SUPPLY				
Vnn	+15	+15	v	±5% for specified performance
Vss	-5	-5	v	±5% for specified performance
	4	4	mA max	Visi = Vit or Viti
IDD	200	200	μA max	$V_{IN} = 0V \text{ or } V_{DD}, \overline{CS} = \overline{WR} = 0V$
ISS	100 .	100	μA max	14 ····································

NOTES <sup>1</sup> Temperature ranges as follows: AD7546JN, KN; 0 to +70°C AD7546AD, BD; -25°C to +85°C

<sup>2</sup> FSR is Full Scale Range

<sup>3</sup> These gain error specifications have assumed an input offset voltage for A2 of OV. Actual gain error figures should include

amplifier A2 input offset voltage.

Gain TC specifications have assumed a zero input offset voltage drift with temperature for A2. Actual gain TC figures should include amplifier A2 drift with temperature. <sup>8</sup> Voltage settling time will be a function of the time constant RC seen at the buffer amplifier inputs. The resistance component of

this time constant is the equivalent output impedance of the resistor string and will vary depending on which segment is decoded. Maximum equivalent resistance occurs at mid-scale. Worst case settling thus occurs from zero to mid-scale or from full-scale to mid-scale.

Also logic can be used to reduce power dissipation but no improvement is achieved in the timing specifications. All control signals are measured with  $t_r = t_f = 20$ ns for +5V logic and timed from  $\frac{V_{III} + V_{III}}{V_{III}}$ . Data is timed from  $V_{III}$  or  $V_{IL}$ . Sample tested at +50° to a power optimizer optimizer of the time of the time optimizer optim tested at +25°C to ensure conformance.

<sup>7</sup>Guaranteed but not tested.

Specifications subject to change without notice.

### CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



### ABSOLUTE MAXIMUM RATINGS

(T <sub>A</sub>	=	+25°	С	unless	otherwise	noted)
-----------------	---	------	---	--------	-----------	--------

(Note that cavity lid on Ceramic Package is Electrically Con-
nected to V <sub>DD</sub> )
V <sub>DD</sub> (Pin 40) to DGND 0V, +17V
V <sub>SS</sub> (Pin 21) to DGND0V, -7V
$V_{REF}^+$ (Pin 37) to DGND $V_{DD}$ , $V_{REF}^-$
$V_{REF}$ (Pin 34) to DGND $V_{SS}$ , $V_{REF}$
R1 (Pin 36) to DGND±25V
R2 (Pin 35) to DGND±25V
DB12 LOW (S17, S19 Closed)
A1 – (Pin 32) or A1 Out (Pin 33)
to A2 – (Pin 28) or A2 Out (Pin 29)0.3V, +5V
DB12 HIGH (S18, S20 Closed)
A2 – (Pin 28) or A2 Out (Pin 29)
to A1 - (Pin 32) or A1 Out (Pin 33)0.3V, +5V
A1 + (Pin 31), A2 + (Pin 27) to DGND $V_{SS}$ , $V_{DD}$
$V_{OUT}$ (Pin 25) to DGND±25V
SW1 (Pin 24), SW2 (Pin 22) to DGND $V_{SS}$ , $V_{DD}$
Digital Inputs (Pins 2 -19) to DGND0.3V, +17V

ower Dissipation (Package)	
Plastic (AD7546JN, KN)	
Up to +50°C	
Derates above +50°C by	
Ceramic (AD7546AD, BD)	
Up to +50°C	
Derates above +50°C by 10mW/°C	

### STRESS

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ACCURACY SPECIFICATIONS

Two types of nonlinearity errors exist in D/A converters, relative accuracy and differential nonlinearity. Relative accuracy is the error resulting from departure of the DAC transfer characteristic from the ideal straight line drawn between measured zero and measured full scale.

Differential Nonlinearity (DNL) is the difference between the measured output voltage change between two adjacent input codes and the ideal change of 1LSB. A specified DNL of  $\pm 1$  LSB guarantees monotonicity (i.e. the output voltage will never decrease for any increase in input code). To ensure that the output voltage will always increase when the input code is increased requires a DNL specification of less than  $\pm 1$ LSB. This point is illustrated in Figure 1.



Figure 1a. ±1/2LSB Differential Nonlinearity



Figure 1b. ±1LSB Differential Nonlinearity

Many applications require high resolution DACs with guaranteed monotonicity (but not necessarily with an equivalent relative accuracy) for fine control of temperature, position and other physical parameters. Good differential nonlinearity is essential in such systems to maintain an even degree of control over the full range. Monotonicity is particularly important in feedback systems where nonmonotonic behavior constitutes positive feedback which may lead to catastrophic results. To ensure monotonic behavior of a particular device, only those bits which are guaranteed monotonic for that grade should be exercised e.g., for the AD7546JN (14-bit monotonic), DB0 and DB1 should be tied LOW and DB2 – DB15 exercised.

### **THEORY OF OPERATION OF THE AD7546**

The traditional solution to achieving high resolution DACs with guaranteed monotonicity is the R-2R ladder approach. This technique usually constrains the converter to have  $\pm 1/2$ LSB nonlinearity in order to guarantee monotonicity, which in turn requires very tight resistor matching and tracking. The resistor ladder tolerance is most critical for the major carry where, in a 16-bit DAC, the 15LSBs turn off and the most significant bit turns on. If the MSB is more than 0.0015% low, the converter will be nonmonotonic. Table 1 shows the maximum tracking error which can be allowed over a 60°C range to maintain monotonicity, which is  $\pm 1$ LSB DNL. A standard R-2R approach therefore imposes severe constraints on resistor matching.

The design technique used in the AD7546 sidesteps the penalty inherent in the R-2R design (i.e. that tight differential nonlinearity figures require tight nonlinearity figures). The block diagram of the AD7546 is shown in Figure 2. The top four bits of the 16-bit input data are decoded to select, via the segment switches, one of the 16 voltage segments available along the resistor chain. This voltage segment,  $V_{REF}^{+} - V_{REF}^{-}$ 



Figure 2. AD7546 Functional Diagram

-	Initial Matchin	ng Required for:	Tracking Required for:		
Converter Type	±1LSB DNL	±1/2LSB DNL	±1LSB DNL (1/2LSB INITIAL DNL)	±1/2LSB DNL (1/4LSB INITIAL DNL)	
Straight R-2R	±0.0015%	±0.00076%	±0.127ppm/°C	±0.063ppm/°C	
Segmented 4 Bits + 12 Bits	±0.024%	±0.012%	±2ppm/°C	±1ppm/°C	

Table 1. Resistor Matching Requirements for 16-Bit L	DA	(
--	----	---

is used as a voltage reference to feed a 12-bit R-2R type D/A converter operating in the voltage switching mode (Reference 1). From Figure 2 the reference voltage is the voltage between  $V_X$  and  $V_Y$  and is always equal to one voltage segment. The output of the D/A converter may be expressed as follows:

$$V_{OUT} = V_Y + D(V_X - V_Y)$$

where D is the lower 12-bit digital code,  $V_X$  is the higher segment voltage and  $V_Y$  is the lower segment voltage. The 12-bit D/A converter reference inputs,  $V_X$  and  $V_Y$ , are connected to the two resistor chain nodes which define the segment of interest and the 12-bit D/A converter interpolates between these two points.

Thus the 65,536 output levels available from the 16-bit DAC are composed of 16 groups of 4,096 steps each. Since the major carry of the 12-bit DAC is repeated in each of the 16 segments it requires sixteen times lower initial resistor accuracy and tracking to maintain a given differential nonlinearity over temperature. The resistors that determine monotonicity are in the 12-bit DAC. The truth table for the switch decoder is shown in Table 2.

				Segment	Output
DB15	<b>DB14</b>	DB13	DB12	Switches	Switches
1	1 '	1	1	S15, S16	S18, S20
1	1	1	0	S14, S15	S17, S19
1	1	0	1	S13, S14	S18, S20
1	1	0	0	S12, S13	S17, S19
1	0	1	1	S11, S12	S18, S20
1	0	1	0	S10, S11	S17, S19
1	0	0	1	S9, S10	S18, S20
1	0	0	0	S8, S9	S17, S19
0	1	1	1	S7, S8	S18, S20
0	1	1	0	S6, S7	S17, S19
0	1	0	1	S5, S6	S18, S20
0	1	0	0	S4, S5	S17, S19
0	0	1	1	S3, S4	S18, S20
0	0	1	0	S2, S3	S17, S19
0	0	0	1	S1, S2	S18, S20
0	0	0	0	S0, S1	S17, S19

#### Table 2, Truth Table for Switch Decoder

Since the input impedance of the D/A converter is low and varies with code, two external amplifiers are used to buffer the selected reference segment from the D/A converter. The buffer amplifiers, A1, A2, could give rise to differential nonlinearity if connected directly to  $V_X$  and  $V_Y$  and stepped up the ladder.

For example consider A1 and A2 to have input offset voltages  $V_{OS1}$  and  $V_{OS2}$  respectively, then the first major carry from segment 0 to segment 1 occurs as follows:

Segment 0: 
$$V_X = V_1 + V_{OS1}, V_Y = V_0 + V_{OS2}$$
  
 $V_{OUT} = V_0 + V_{OS2} + (1 - 1/2^{12})$   
 $[(V_1 + V_{OS1}) - (V_0 + V_{OS2})]$   
 $V_{OUT} = V_1 + V_{OS1} - \frac{(V_1 - V_0)}{2^{12}} - \frac{(V_{OS1} - V_{OS2})}{2^{12}}$   
Segment 1:  $V_{V_1} = V_0 + V_{OS1}, V_{V_2} = V_0 + V_{OS2}$ 

Segment 1:  $V_X = V_2 + V_{OS1}, V_Y = V_1 + V_{OS2}$  $V_{OUT} = V_1 + V_{OS2}$ 

The error term generated by this segment change is:

$$V_{OS2} - V_{OS1} + \frac{(V_{OS1} - V_{OS2})}{2^{12}}$$

It can be seen that  $V_{OS1}$  and  $V_{OS2}$  must match to within one LSB to guarantee monotonic behavior at this transition.

To overcome this problem the AD7546 circuit interchanges the amplifiers at each segment transition and, as a result, differential nonlinearity can be guaranteed for a very large range of  $V_{OS}$ . Switching inside the feedback loop of the op amp is used to remove the effect of switch  $R_{ON}$ . With this technique the first major carry from segment 0 to segment 1 now occurs as follows:

0: 
$$V_X = V_1 + V_{OS1}, V_Y = V_0 + V_{OS2}$$
  
 $V_{OUT} = V_1 + V_{OS1} - \frac{(V_1 - V_0)}{2^{12}} - \frac{(V_{OS1} - V_{OS2})}{2^{12}}$ 

Segment 1: Interchange amplifiers

Segment

$$V_X = V_2 + V_{OS2}, V_Y = V_1 + V_{OS1}$$
$$V_{OUT} = V_1 + V_{OS1}$$

The error term at the transition from one segment to another is now  $(V_{OS1} - V_{OS2})/4096$  which gives very good differential nonlinearity for reasonable offsets. At the next segment transition,  $V_X = V_3 + V_{OS1}$ ,  $V_Y = V_2 + V_{OS2}$  and so on through each segment. The amplifiers are interchanged via output switches S17 - S20, see Table 2.

In the segmented DAC the precision of the resistor chain determines integral nonlinearity only. If the resistor chain is trimmed for perfect matching such that Vn + 1 = Vn = Vn - 1 = Vsegment, then the resulting nonlinearity due to amplifier offset voltage corresponds to a gain error in adjacent segments of  $V_{OS1} - V_{OS2}$ , see Figure 3. This term may be nulled to zero with offset adjustment of one op amp.

10



Figure 3. Positive Unipolar Transfer Characteristic  $(V_{REF}^{-} = 0V, V_{REF}^{+} = +4V)$  Exaggerated to Show the Effect of Amplifier Offset Voltages

Furthermore, if offsets are equal in magnitude and sign, the result is a constant offset shift in the D/A transfer function and the device will have true 16-bit linearity.

(Reference 1. Analog Dialogue, Volume 14, Number 1 P16-17.)

### **OP-AMP SELECTION**

Amplifiers A1 and A2 determine the overall performance of the AD7546. Since these are external to the converter, the user can choose amplifiers which will tailor the system performance to the required accuracy. Input bias current, openloop gain and offset voltage of the amplifiers affect relative accuracy. Differential nonlinearity is affected by input bias current. (The offset voltage contribution to linearity has already been dealt with on previous pages.) The following two expressions deal with the relationship between device linearity and input bias current.

For Differential Nonlinearity:

MAX DNL (in LSBs)	$=\frac{14}{16}$	$\frac{(I_{BIAS})(R)}{1LSB}$
For Relative Accuracy:	15	(I) (P)
	13	

MAX NL (in LSBs)  $=\frac{12}{2} \cdot \frac{(\text{BIAS})}{1\text{LSB}}$ 

Where I<sub>BIAS</sub> = Input bias current for the noninverting input terminal of A1 or A2 VREF<sup>+</sup> - VREF<sup>-</sup>

$$1LSB = \frac{1121}{2N}$$

R

N is determined by the required system resolution up to N = 16.

### = R segment, typically $2k\Omega$

Low bias current op amps, BIFET or Super-Beta types, should be used such as the AD542K, AD544K, AD517K, TL071, TL081. Table 3 lists some important parameters against various op amps. Note that the AD7546 output settling time is dependent upon the op amps used. The figures in column two give the additional offset voltage contribution to nonlinearity of A1 and A2.

	Maximum Additional	Settling Time (μs) to ±1/2LSB		
A1, A2	Nonlinearity	14 Bits	16 Bits	
2 X AD544KH 1 X TL072BCP	±0.01%	15	35	
(Dual) 2 X AD517JH 1 X AD6441H	±0.05% ±0.003%	5 90	10 100	
(Dual AD544) 2 X LF256	±0.01% ±0.05%	15 5	·· 35 10	

Settling time measurements were made with a similar op amp to buffer V<sub>OUT</sub> (A4 in Figure 6)

Table 3. AD7546 Performance vs A1, A2

### DATA LOADING AND DEGLITCH SWITCH

The AD7546 timing specifications are included on specifications page and illustrated here in Figure 4. Signals  $\overline{CS}$  and  $\overline{WR}$ have the same interpretation as in normal microprocessor systems. When both  $\overline{CS}$  and  $\overline{WR}$  are low the input latches are transparent and the DAC output voltage follows the input data. With  $\overline{CS}$  low, the input data is latched on the rising edge of  $\overline{WR}$ .



### Figure 4. AD7546 Timing Waveforms

Included on the chip is an SPST switch intended for use in a Track/Hold circuit to remove glitches from the DAC output and simplify low-pass filtering of the reconstructed output voltage. The switch is synchronized with the latch loading signals, being open when both  $\overline{CS}$  and  $\overline{WR}$  inputs are low. The internal logic of the AD7546 ensures that the switch opens before data to the latches can change. To function as a Track/Hold the switch is placed in series with the DAC output as shown in Figure 5. Pin 23 is a no-connect pin which should be grounded to minimize any feedthrough resulting from stray capacitances at the two switch terminals. The switch should be used with pin 24 as the input and pin 22 as the output. When the switch is open the Hold capacitor stores the previous output voltage of the DAC. The WR pulse should be of sufficient duration to allow the DAC to settle to its new analog output and for all glitches to have settled out. Driving the  $\overline{WR}$  input from a one-shot will ensure sufficient settling time.

When WR returns high the switch is closed, updating the output voltage on the capacitor. Typical output waveforms using the circuit of Figure 5 are shown below.



Figure 5. Track/Hold Circuit



### UNIPOLAR AND BIPOLAR OPERATION

The reference voltage  $V_{REF}^+ - V_{REF}^-$  is divided into sixteen equal voltage segments by the resistor chain. The top four input data bits (DB15 - DB12) are used to select one of these voltage segments for the 12-bit DAC to interpolate between. By suitable choice of  $V_{REF}^+$  and  $V_{REF}^-$  the AD7546 transfer characteristic can be shifted such that any segment start will coincide with the zero crossing of the transfer characteristic. With an input code of all 0s the DAC output is  $V_{REF}^-$ . For an all 1s input code the DAC output is 1LSB less than  $V_{REF}^+$ . The maximum positive reference voltage,  $V_{REF}^-$ , must be less than or equal to +5V; the maximum negative reference voltage,  $V_{REF}^-$ , should be less than or equal to -5V.

A typical circuit configuration for the AD7546 is shown in Figure 6. Unipolar (single quadrant) operation is obtained when one end of the resistor chain is tied to ground i.e. when  $V_{REF}^+ = +V_{REF}$  and  $V_{REF}^- = 0V$  or when  $V_{REF}^+ = 0V$  and  $V_{REF}^- = -V_{REF}$ . A Unipolar transfer characteristic with a positive reference is shown in Figure 7. The negative supply voltage  $V_{SS}$  must be at least as negative as the most negative reference voltage used,  $V_{REF}^-$ . For positive unipolar applications  $V_{SS}$  may be set to 0V and the AD7546 operated as a single supply device.

Bipolar (two quadrant) operation with a symmetrical transfer function around 0V is achieved with  $|V_{REF}^+| = |V_{REF}^-|$ . The zero crossing now occurs when DB15 = 1 and DB14 to DB0 all 0s. A Bipolar transfer characteristic is shown in Figure 8. Note that  $V_{REF}^+$  must always be more positive than  $V_{REF}^-$ ; operation is confined to two quadrants (1st and 3rd).

Two equal trimmed resistors, R1 and R2, are included on the AD7546 to allow one reference to be generated from the other with the addition of an external amplifier (A3 in Figure 6).



Figure 6. Typical Circuit Configuration for the AD7546







Figure 8. Bipolar Transfer Characteristic,  $|V_{REF}^{+}| = |V_{REF}^{-}|$ 



Figure 9. Typical Settling Characteristics of Figure 6 Using TL071 for Full Scale Code Change



Figure 11a. Typical Error vs Input Code with A1 = A2 = AD544K



Figure 10. Typical Loading Waveforms with  $\overline{CS} = 0V$ 



Figure 11b. Typical Error vs Input Code with A1 = A2 = AD517L

# 

4

# 8-Bit Monolithic High Speed Multiplying D/A Converter

### FEATURES

Exact Replacement for Industry Standard DAC-08 Fast (85ns typical) Settling Time Linearity Error ±1/4LSB (±0.1%) Guaranteed Over Full Temperature Range Wide Output Voltage Compliance: -10V to +18V Single Chip Monolithic Construction 16-Pin Ceramic DIP Packaging Low Cost

MIL-STD-883 Processing Available

# AD DAC-08

### AD DAC-08 FUNCTIONAL BLOCK DIAGRAM



### PRODUCT DESCRIPTION

The AD DAC-08 is a low-cost, 8-bit monolithic multiplying digital-to-analog converter featuring typical settling times of 85ns. The chip contains 8 matched bipolar current steering switches, a precision resistor network, and high-speed control amplifier, thus integrating all important circuit functions on a single chip.

The AD DAC-08 provides matching of full-scale output current to the reference current within 1LSB. Analog Devices' precision linear processing makes this matching possible without the use of laser trimming. Diffused resistors are used rather than thin-film resistors in order to provide specified performance at low cost.

The AD DAC-08 is recommended for use in applications requiring 8-bit accuracy and fast settling times coupled with ease of use. The AD DAC-08 also provides an alternate source for designs already using the standard DAC-08.

The AD DAC-08 is available in 5 performance grades: the AD DAC-08A and AD DAC-08 are rated for the full  $-55^{\circ}$ C to  $+125^{\circ}$ C military temperature range; and the AD DAC-08H, E, and C grades are specified for the 0 to  $+70^{\circ}$ C commercial temperature range. All models are guaranteed monotonic over their full temperature range, and all are packaged in a hermetically-sealed 16-pin ceramic dual-in-line package.

### PRODUCT HIGHLIGHTS

- 1. The AD DAC-08 is a true second-source equivalent to the industry standard DAC-08.
- 2. The versatile current-in, current-out design, choice of fixed or variable reference, and CMOS or TTL compatible inputs offer the user greater flexibility in applying the device.
- 3. The fast settling time allows the AD DAC-08 to be used in applications such as CRT displays, waveform generators, and high-speed analog-to-digital converters.
- 4. The high impedance current output can drive a resistor directly, or be used with an external op amp to produce a low impedance output voltage.
- 5. The AD DAC-08 is available in chip form for use in hybrid microcircuits. Consult the chip section for available grades and application details.
- 6. The AD DAC-08 and AD DAC-08A are available screened to MIL-STD-883, Method 5004 Class B.

# **SPECIFICATIONS**

# The AD DAC-08 and AD DAC-08A specifications apply for Vs = $\pm$ 15V, IREF = 2.0mA, TA = -55°C to +125°C unless otherwise noted.

MODEL				AD DAC-08			AD DAC-08	A	
CHARACTERISTIC	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION					8			8	Bits
MONOTONICITY		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$		GUARANTI	ED		GUARANTI	EED	
NONLINEARITY		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$			±0.19			±0.1	% FS
SETTLING TIME	ts	Full Scale Step to ±1/2LSB		85	135	_	85	135	'ns
PROPAGATION DELAY	tPLH, TPHL	All Bits Switched		35	60		35	60	ns
FULL SCALE TEMPCO	TC I <sub>FS</sub>			±10	±50		±10	±50	ppm/°C
OUTPUT VOLTAGE COMPLIANCE	V <sub>OC</sub>	$\Delta I_{FS} < 1/2 LSB;$ R <sub>OUT</sub> > 20M $\Omega$ typ	-10		+18	-10		+18	V dc
FULL SCALE CURRENT	I <sub>FS4</sub>	$V_{REF} = 10.000V; R_{14}, R_{15} = 5.000k\Omega; T_A = 25^{\circ}C$	1.94	1.99	2.04	1.984	1.992	2.000	 mA
FULL SCALE SYMMETRY	IFSS	(1 <sub>FS4</sub> - 1 <sub>FS2</sub> )	_	±1.0	±8.0		±0.5	±4.0	μΑ
ZERO SCALE CURRENT	IZS			0.2	2.0		0.1	1.0	μΑ
OUTPUT CURRENT RANGE	IFSR	V-=-5.0V V-=-7.0 to -18V	0 0	2.0 2.0	2.1 4.2	0	2.0 2.0	2.1 4.2	mA mA
LOGIC INPUT LEVELS Logic "0" Logic "1"	V <sub>IL</sub> V <sub>IH</sub>	$V_{LC} = 0V$ $V_{LC} = 0V$	2.0		0.8	. 2.0		0.8	v v
LOGIC INPUT CURRENTS Logic "0" Logic "1"	1 <sub>11.</sub> 1 <sub>01</sub>	$V_{LC} = 0V$ -10V < $V_{IN}$ < +0.8V 2.0V < $V_{IN}$ < 18V		-2.0 0.002	-10 10		-2.0 0.002	-10 10	μA μA
LOGIC INPUT SWING	VIS	V-=-15V	-10		+18	-10		+18	v
LOGIC THRESHOLD RANGE	VIHR	$V_S = \pm 15V$	-10		+13.5	-10		+13.5	v
REFERENCE BIAS CURRENT	IREF		+0.1	-1.0	-3.0	+0.1	-1.0	-3.0	μA
REFERENCE INPUT SLEW RATE	dI/dt		4.0	8.0		4.0	8.0		mA/µs
POWER SUPPLY SENSITIVITY	PSSI <sub>FS+</sub> PSSI <sub>FS−</sub>	V+ = 4.5V to 18V V- = 4.5V to -18V I <sub>REF</sub> = 1.0mA		+0.0003 ±0.002	±0.01 ±0.01		±0.0003 ±0.002	±0.01 ±0.01	%/% %/%
POWER SUPPLY CURRENT From +Vs From -Vs	1+ I-		0.4 -0.8	2.3 -6.4	3.8 -7.8	0.4 0.8	2.3 -6.4	3.8 -7.8	mA mA
POWER DISSIPATION	PD	±5V, I <sub>REF</sub> = 1.0mA +5V, -15V, I <sub>REF</sub> = 2.0mA ±15V, I <sub>REF</sub> = 2.0mA		33 108 135	48 136 174		33 108 135	48 136 174	mW mW mW
PACKAGE STYLE <sup>1</sup> "D" (Q16A)				AD DAC-08E			AD DAC-08A	D	

Specifications subject to change without notice.

<sup>1</sup>See Section 20 for package outline information.

### ABSOLUTE MAXIMUM RATINGS

Operating Temperature
AD DAC-08, DAC-08A
AD DAC-08E, C, H 0 to $+70^{\circ}$ C
Storage Temperature
Power Dissipation
Above 100°C Derate by 10mW/°C
Lead Soldering Temperature
$-V_S$ Supply to $+V_S$ Supply
Logic Inputs
$V_{LC}$
Reference Inputs $(V_{14}, V_{15})$ V <sub>S</sub> to +V <sub>S</sub>
Reference Input Differential
Voltage ( $V_{14}$ to $V_{15}$ )±18V
Reference Input Current (I <sub>14</sub> )5.0mA

# **SPECIFICATIONS** The AD DAC-08C, E, and H specifications apply for $V_S = \pm 15V$ , $I_{REF} = 2.0mA$ , $T_A = 0$ to $\pm 70^{\circ}$ C unless otherwise noted.

MODEL				AD DAC-08	с		AD DAC-08	E		AD DAC-08	H	
CHARACTERISTIC	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION					8			8			8	Bits
MONOTONICITY		$T_A = 0$ to $+70^{\circ}C$		GUARANTEE	D	G	UARANTEE	D	G	UARANTEEI	D	
NONLINEARITY		$T_A = 0$ to $+70^{\circ}C$			±0.39			±0.19			±0.1	% FS
SETTLING TIME	t,	Full Scale Step to ±1/2LSB		85	150		85	150		85	135	ns
PROPAGATION DELAY	tPLH, TPHL	All Bits Switched		35	60		35	60		35	60	ns
FULL SCALE TEMPCO	TC IFS			±10	±80		±10	±50		±10	±50	ppm/°
OUTPUT VOLTAGE COMPLIANCE	v <sub>oc</sub>	$\Delta I_{FS} < 1/2 LSB;$ R <sub>OUT</sub> > 20M $\Omega$	-10		+18	-10		+18	-10		+18	V dc
FULL SCALE CURRENT	I <sub>FS4</sub>	$V_{REF} = 10.000V; R_{14}, R_{15} = 5.000k\Omega; T_A = 25^{\circ}C$	1.94	1.99	2.04	1.94	1.99	2.04	1.984	1.992	2.000	mA
FULL SCALE SYMMETRY	IFSS	(1 <sub>FS4</sub> - 1 <sub>FS2</sub> )		±2.0	±16		±1.0	±8.0		±0.5	±4.0	μA
ZERO SCALE CURRENT	Izs			0.2	4.0		0.2	2.0		0.1	1.0	μA
OUTPUT CURRENT RANGE	IFSR	V-=-5.0V V-=-7.0 to -18V	0	2.0 2.0	2.1 4.2	0 0	2.0 2.0	2.1 4.2	0	2.0 2.0	2.1 4.2	mA mA
LOGIC INPUT LEVELS Logic "0" Logic "1"	V <sub>IL</sub> VIH	$Y_{LC} = 0V$ $V_{LC} = 0V$	2.0		0.8	2.0		0.8	2.0		0.8	v v
LOGIC INPUT CURRENTS Logic "0" Logic "1"	լ <sub>Մ.</sub> յր	$V_{LC} = 0V$ -10V < $V_{IN}$ < +0.8V 2.0V < $V_{IN}$ < 18V		-2.0 0.002	-10 10		-2.0 0.002	-10 10		-2.0 0.002	-10 10	μΑ μΑ
LOGIC INPUT SWING	Vts	V-=-15V	-10	_	+18	-10		+18	-10		+18	v
LOGIC THRESHOLD RANGE	VIHL	V <sub>S</sub> = ±15V	-10		+13.5	-10		+13.5	-10		+13.5	v
REFERENCE BIAS CURRENT	IREF		+0.1	-1.0	-3.0	+0.1	-1.0	-3.0	+0.1	-1.0	-3.0	μA
REFERENCE INPUT SLEW RATE	d1/dt	· · · · ·	4.0	8.0		4.0	8.0		4.0	8.0		mA/μs
POWER SUPPLY SENSITIVITY	PSSI <sub>FS+</sub> PSSI <sub>FS-</sub>	V+ = 4.5V to 18V V- = -4.5V to -18V I <sub>REF</sub> = 1.0mA		+0.0003 ±0.002	±0.01 ±0.01		±0.0003 ±0.002	±0.01 ±0.01		±0.0003 ±0.002	±0.01 ±0.01	%/% %/%
POWER SUPPLY CURRENT	I+ I-	From +V <sub>S</sub> From -V <sub>S</sub>	0.4 -0.8	2.3 -6.4	3.8 -7.8	0.4 -0.8	2.3 -6.4	3.8 -7.8	0.4 -0.8	2.3 -6.4	3.8 -7.8	mA mA
POWER DISSIPATION	P <sub>D</sub>	±5V, I <sub>REF</sub> = 1.0mA +5V, ~15V, I <sub>REF</sub> = 2.0mA ±15V, I <sub>REF</sub> = 2.0mA		33 108 135	48 136 174		33 108 135	48 136 174		33 108 135	48 136 174	mW mW mW
PACKAGE STYLE <sup>1</sup> "D" (Q16A)				AD DAC-08CI	)	A	DAC-08EI	5		D DAC-08H	D	

Specifications subject to change without notice. <sup>1</sup>See Section 20 for package outline information.



Pin Connections



Burn-In Circuit

### APPLYING THE AD DAC-08 Reference Connections

Figure 1 shows the block diagram of the AD DAC-08 circuit. A reference current (equal to the desired full-scale output current) is applied to pin 14. The reference amplifier adjusts the base voltage of the NPN current source transistors. The collector currents are binarily weighted, and their sum is equal to 255/256 times the reference current. The binary weighting is accomplished by the diffused resistor R-2R ladder network. The individual collector currents are steered into either the I<sub>OUT</sub> or I<sub>OUT</sub> lines by the current switches. These switches are driven by level shifters which can accept TTL or CMOS logic levels directly. The I<sub>OUT</sub> and I<sub>OUT</sub> lines can drive an op amp summing junction or can drive resistive loads directly due to the wide range of output compliance voltage.





Figure 2 illustrates the connections for positive and negative references. When a positive reference is used (Figure 2a), resistor R14 (equal to  $V_{REF}$  divided by the desired  $I_{FS}$ ) establishes the reference current into pin 14. Reference amplifier bias current errors are minimized by connecting R15 (equal to R14) from pin 15 to ground. Adjustment of the output scale can be done by trimming R14, although in most applications the tight initial matching between reference current and output current will be adequate.



Figure 2a. Connections for Use with Positive Reference

Figure 2b shows the connections for a negative reference. Note that the reference current flows from ground into pin 14 through R14, which should be a low TC resistor as in the positive reference configuration. Resistor R15 serves the purpose



B1 (MSB) O

B2 0 6

B3 0-7

B4 0-1 8

B5 0 9

When a dc reference is used, a  $0.01\mu$ F reference bypass capacitor is recommended. The reference should be a low-drift, wellregulated and filtered type, such as the AD581 10V reference IC. Other values of reference voltage may be used, provided that R14 is chosen for a reference current between 0.2mA and 4.0mA.

### MULTIPLYING MODE PERFORMANCE

+Ve

13

A٦

**DAC-08** 

15

5

V<sub>REF</sub> (+)

VREF (-)

R14

 $\sim$ 

R15

ი-v<sub>ref</sub> ጊ

 $R_{14} = R_{15}$ 

The AD DAC-08 can be used to perform two-quadrant digitalanalog multiplication by applying an ac reference signal. When an ac reference is used, pin 15 must be offset to insure that pin 14 is always at a higher potential than pin 15.

The reference amplifier must be properly compensated in ac applications to insure stability. The value of the capacitor from pin 16 to  $-V_S$  depends on the value of R14. Minimum values of compensation capacitor for R14 values of 1, 2 and  $5k\Omega$  are 15, 37 and 75pF respectively.

For fastest response to a pulsed reference, low values of R14 should be used, allowing smaller values of compensation capacitor. It is possible to lower the equivalent resistance at pin 14 by connecting a shunt resistor to ground. Figure 3 shows the performance with equivalent resistance of  $200\Omega$  and no compensation capacitor. Slew rate is approximately  $15\text{mA}/\mu\text{s}$  under these conditions.



Figure 3. Fast Pulsed Reference Operation

The photographs on this page demonstrate the dynamic performance of the AD DAC-08. The AD DAC-08 is capable of extremely fast settling time, typically 85 nanoseconds for a full-scale step with  $I_{REF} = 2.0$ mA. As with any high speed circuitry, component layout must be optimized for minimum parasitic capacitances if full speed is to be realized.

Figure 4 below shows the output settling characteristic for a full-scale step. The vertical scale is 1LSB per division. Note that the zero-to-full scale settling time (Figure 4a) to within 1/2LSB is approximately 70 nanoseconds.



Figure 4a, Zero to Full-Scale Settling



Figure 4b. Full-Scale to Zero Settling

Since the settling time of a DAC circuit includes propagation delay, slewing time, and final settling, switching time is best measured when only the LSB is switched. This minimizes the slewing time necessary. The LSB switching characteristic is shown in Figure 5.

### SETTLING TIME MEASUREMENT

It should be noted that settling time measurement is not a simple matter. Since 1/2LSB of a 2.0mA full scale is only 4 $\mu$ A, a 1k $\Omega$  load resistance is needed to provide adequate drive for

### **Typical Performance Photographs**

most oscilloscopes. However, any stray capacitance can cause the settling time of the fixture to be longer than the DAC settling time. For example, 15pF stray capacitance can cause a settling time to 1/2LSB of nearly 100 nanoseconds in the test fixture alone. The circuit of Figure 6 reduces the capacitance at the measurement node to less than 5pF, allowing more accurate determination of settling time.









### LOGIC INPUT CIRCUIT

The AD DAC-08 digital inputs will accommodate all popular logic families. The switching threshold is adjustable by applying a voltage to the logic threshold control pin (pin 1). The threshold is nominally 1.4 volts above  $V_{LC}$  at room temperature. For TTL/DTL interface, pin 1 is simply grounded. The logic inputs will tolerate wide voltage swings; for example, for  $-V_S = -15V$ , the inputs may swing between -10V and +18V.

### **OUTPUT CONNECTIONS**

The I<sub>O</sub> and  $\overline{I_O}$  outputs provide the user with several possible output configurations. Current is steered into the I<sub>O</sub> terminal when a bit is at Logic "1", and into  $\overline{I_O}$  when the bit is at Logic "0". Either output may be used, or both may be used simultaneously. If only one output is used, the unused output must still be connected to ground or some other point capable of sourcing I<sub>FS</sub>.



Figure 7. High Impedance Voltage Output

The wide output compliance range permits the AD DAC-08 to drive a resistive load directly. For example, with  $I_{REF} = 2.0$  mA, and a 5k $\Omega$  resistor from pin 4 to ground, the voltage at pin 4 varies from 0V with all bits OFF to -9.960V with all bits ON. While this is the simplest current-to-voltage conversion, it presents a 5k $\Omega$  output impedance, which adversely affects settling time and requires buffering.

An operational amplifier configured as a current-to-voltage converter will lower the output impedance and provide a voltage inversion. An output range of zero to +9.960V is then produced with a  $5k\Omega$  feedback resistor as shown in Figure 8.



Figure 8. Low Impedance Voltage Output

Bipolar output voltage ranges are also possible. Figure 9 demonstrates the simplest scheme, providing a -9.92 to +10.00 volt scale in 80 millivolt steps. The voltage output has a high impedance as shown and should be buffered with an amplifier connected as a voltage follower.



Figure 9. Bipolar Voltage Output



# High Resolution 16-Bit D/A Converter

# AD DAC71/ AD DAC72

### ADVANCE TECHNICAL DATA

FEATURES 16-Bit Resolution ±0.003% Maximum Nonlinearity Low Gain Drift ±5ppm/°C 0 to +70°C Operation (AD DAC71, AD DAC72C) -25°C to +85°C Operation (AD DAC72) Current and Voltage Models Available Improved Second-Source Low Cost

### AD DAC71/AD DAC72 FUNCTIONAL BLOCK DIAGRAM



### PRODUCT DESCRIPTION

The AD DAC71 and AD DAC72 are high resolution 16-bit hybrid IC digital-to-analog converters including reference, scaling resistors and output amplifier (V models).

The devices offer outstanding accuracy, including maximum linearity of 0.003% at room temperature and maximum gain drifts of 15ppm/°C (AD DAC71, AD DAC72C) and 5ppm/°C (AD DAC72). This performance is possible due to the innovative design, using proprietary monolithic D/A converter chips. Laser-trimmed thin film resistors provide the linearity and wide temperature range for guaranteed monotonicity.

The AD DAC71 and AD DAC72 digital inputs are TTL-compatible. Coding is complementary straight binary (CSB) for unipolar output versions and complementary offset binary (COB) for bipolar output versions.

All versions are packaged in a 24-pin ceramic DIP. The AD DAC72 and AD DAC72C are specified for operation from 0 to  $+70^{\circ}$ C, and the AD DAC72 is specified from  $-25^{\circ}$ C to  $+85^{\circ}$ C. The AD DAC71 and AD DAC72 are intended to serve as improved second sources to DAC71 and DAC72 devices from other manufacturers.

### PRODUCT HIGHLIGHTS

- 1. The AD DAC71 and AD DAC72 provide 16-bit resolution with 0.003% linearity.
- The proprietary chips used in the hybrid design provide excellent stability over temperature and improved reliability.
- 3. Unipolar and bipolar current and voltage output versions are available to fill a wide range of system requirements.
- 4. The AD DAC71 and AD DAC72 are improved second source replacements for DAC71 and DAC72 devices from other manufacturers.

# SPFCIFICATIONS (T. @ + 25°C. rated nower supplies unless otherwise noted)

		DAC71/72	C		DAC72			
MODEL	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS	
DIGITAL INPUTS								
Resolution		16			16		Bits	
Logical "1" (at + 40µA)	+ 2.4		+ 5.5	+ 2.4		+ 5.5	Vdc	
Logical "0" (at - 1.0µA)	+ 0		+ 0.4	+0		+ 0.4	V dc	
ACCURACY								
Linearity Error at 25°C		+0.01	±0.003 ±0.05		+0.01	± 0.003 + 0.05	% of FSR <sup>2</sup>	· .
Current		± 0.05	± 0.25	1	± 0.05	± 0.25	%	
Offset Error <sup>3</sup> , Voltage, Unipolar		±0.1	±1		±0.1	±1	mV	
Voltage, Bipolar Current, Unipolar			± 2 ± 1			±2 ±1	mv uA	
Current, Bipolar	4		± 5			±5	μA	
Monotonicity Temp. Range (14-Bits)	0		+ 50	0		+ 70	°C	
DRIFT (Over Specified Temp Range) Total Bipolar Drift (include gain, offset							1. A.	
and linearity drift), Voltage		±7	± 15	1	± 5	±8	ppm of FSR/°C	
Current		±15	± 50		± 10	±40	ppm of FSR/°C	
Voltage, Unipolar			+0.083	í		±0.045	% of FSR	
Bipolar			± 0.071			±0.05	% of FSR	*
Current, Unipolar			± 0.23	1		± 0.24	% of FSR	
Gain, Voltage			± 0.25 ± 15			±0.24 ±5	ppm/°C	
Current			± 45			±35	ppm/°C	
Offset Voltage, Unipolar		+1	+ 2		+1	± 2	ppm of FSR/°C	
Bipolar		- •	± 10			±5	ppm of FSR/°C	
Current, Unipolar			±1			±1	ppm of FSR/°C	
Bipolar Differential Linearity over Temperature			± 40 ± 2			± 35 ± 1	ppm of FSR/°C	
Linearity Error over Temperature			± 2			± 1	ppm of FSR/°C	
SETTLING TIME				1				
Voltage Models (to ± 0.003% of FSR) Output: 20V Step		5	10		5	10	uš	,
1LSB Step <sup>5</sup>		3	5		3	5	μs	
Slew Rate		20			20		V/µs	
Output: $2mA$ step $10\Omega$ to $100\Omega$ Load			1			1	μs	
lkΩ Load			3			3	μs	
Switching Transient		500	· · · · · · · · · ·		500		mV	
ANALOG OUTPUT Voltage Models								•
Ranges – CSB		0 to + 10		1	0 to + 10		v	
СОВ	. e	± 10			± 10		V	
Output Current Output Impedance (dc)	± 3	0.05		±)	0.05		Ω	
Short Circuit Duration	Indefin	ite to Comm	on	Indefi	nite to Comm	non		• • • • •
Current Models Ranges - CSB		0 to - 2			0 to $-2$		mA	•
COB		±1			±1		mA	•
Output Impedance – Unipolar		15		· ·	15		$k\Omega$ .	
Compliance	i	4.4	±2.5		4.4	± 2.5	V	
INTERNAL REFERENCE VOLTAGE	6.0	6.3	6.6	6.0	6.3	6.6	v	
Maximum External Current <sup>6</sup>			±5	×		±5	mA .	
Temp. Coeff. of Drift			± 10	ļ		± 5	ppm/°C	
Unipolar Offset							ж	
± 15V dc		±0.0001			±0.0001		% of FSR/% Vs	
+ 5V dc Bipolar Offset		±0.0001			$\pm 0.0001$		% of FSR/% V <sub>S</sub>	
± 15V dc		± 0.0004			±0.0004		% of FSR/% Vs	
+ 5V dc		±0.0001			±0.0001		% of FSR/% V <sub>S</sub>	
t 15V dc		±0.001			±0.001		% cf FSR/% Vs	
+ 5V dc		± 0.0005		•	±0.0005		% of FSR/% Vs	
POWER SUPPLY REQUIREMENTS					15.0			
DAC71/72	± 14.5, + 4.75	± 15.0, + 5	± 15.5, + 5.25	$\pm 14.5,$ +4.75	± 15.0, + 5	± 15.5, + 5.25	Vdc	
Supply Drain, ±15V dc (no load)		± 25	± 35		± 25	±35	mA	
+ 5V dc (logic supply)		20	30	ļ	20	30	mA	
TEMPERATURE RANGE	0		+ 70	-25		+ 85	∘c	
Operating (double above Drift Specs)	- 25		+ 85	-55		+ 100	°C.	
Storage	- 55		+ 100	- 55		+ 110	°C	
NOTES	15V de CMOS inner	mostability						
<sup>2</sup> FSR means Full Scale Range and is 20V for ± 10V range,	IOV for ± 5V range, etc.	mpataointy.						
'Adjustable to zero with external trim potentiometer. 'With gain and offset errors adjusted to zero at 25°C.								
<sup>5</sup> LSB is for 14-bit resolution.								
Presentation with no segmention of specification.								

Specifications subject to change without notice.

VOL. I, 10-212 DIGITAL-TO-ANALOG CONVERTERS



Figure 1. External Adjustment and Voltage Supply Connection Diagram, Current Model



I Models	Pin #	V Models
Bit 1	1	Bit 1 (MSB)
Bit 2	2	Bit 2
Bit 3	ĩ	Bit 3
Bit 4	4	Bit4
Bit 5	Ś	Bit 5
Bit 6	6	Bit 6
Bit 7	7	Bit 7
Bit 9	2 2	Dit 7 Dit 9
Bit 0	0	Bit 8 Bit 0
DIL 9 Dit 10	9	DIL 9 Bit 10
DIL IU D'. 11	10	BIT IU D': 11
Bit II	11	Bit II
Bit 12	12	Bit 12
Bit 13	13	Bit 13
Bit 14	14	Bit 14
Bit 15	15	Bit 15
Bit 16	16	Bit 16 (LSB)
R <sub>F</sub>	17	VOUT
+ 5V dc	18	+5V dc
- 15V dc	19	- 15V dc
Common	20	Common
IOUT	21	Summing Junction
Gain Adjust	22	Gain Adjust
+ 15V dc	23	+ 15V dc
6.3V <sub>REF</sub> Out	24	6.3V <sub>REF</sub> Out
	Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Bit 8 Bit 9 Bit 10 Bit 10 Bit 11 Bit 12 Bit 13 Bit 14 Bit 15 Bit 16 R <sub>F</sub> + 5V dc - 15V dc Common I <sub>OUT</sub> Gain Adjust + 15V dc 6.3V <sub>REF</sub> Out	Imodels         Pin #           Bit 1         1           Bit 2         2           Bit 3         3           Bit 4         4           Bit 5         5           Bit 6         6           Bit 7         7           Bit 8         8           Bit 9         9           Bit 10         10           Bit 11         11           Bit 12         12           Bit 13         13           Bit 14         14           Bit 15         15           Bit 16         16           R <sub>F</sub> 17           + 5V dc         18           - 15V dc         19           Common         20           I <sub>OUT</sub> 21           Gain Adjust         22           + 15V dc         23           6.3V <sub>REF</sub> Out         24

**PIN CONFIGURATION** 

Figure 2. External Adjustment and Voltage Supply Connection Diagram, Voltage Model

Model	Output	Input Code	Temp Range	Package Seal	Package Option <sup>1</sup>
AD DAC71-COB-I AD DAC71-CSB-I AD DAC72C-COB-I AD DAC72C-CSB-I AD DAC72-COB-I AD DAC72-CSB-I	Current Current Current Current Current Current	Comp. Offset Binary Comp. Straight Binary Comp. Offset Binary Comp. Straight Binary Comp. Offset Binary Comp. Straight Binary	0 to + 70°C 0 to + 70°C 0 to + 70°C 0 to + 70°C - 25°C to + 85°C - 25°C to + 85°C	Polymer Polymer Hermetic Hermetic Hermetic Hermetic	HY24B HY24B HY24B HY24B HY24B HY24B
AD DAC71-COB-V AD DAC71-CSB-V AD DAC72C-COB-V AD DAC72C-CSB-V AD DAC72-COB-V AD DAC72-CSB-V	Voltage Voltage Voltage Voltage Voltage Voltage	Comp. Offset Binary Comp. Straight Binary Comp. Offset Binary Comp. Straight Binary Comp. Offset Binary Comp. Straight Binary	0 to + 70°C 0 to + 70°C 0 to + 70°C 0 to + 70°C - 25°C to + 85°C - 25°C to + 85°C	Polymer Polymer Hermetic Hermetic Hermetic	HY24B HY24B HY24B HY24B HY24B HY24B

**ORDERING GUIDE** 

<sup>1</sup>See Section 20 for package outline information.

### DISCUSSION OF SPECIFICATIONS Digital Input Codes

The AD DAC71 and AD DAC72 accept complementary digital input codes in a binary format. The CSB (complementary straight binary) versions provide unipolar outputs proportional to the binary input code. The COB (complementary offset binary) versions deliver a bipolar analog output in response to the offset binary digital input code. The COB versions can also be used with CTS (complementary two's complement) coding by inverting the most significant bit. Table I shows the relationship between the digital inputs and analog outputs.

		CSB Compl. Straight Binary	COB Compl. Offset Binary	CTS Compl. Two's Compl.
All Bits On	0000 0000	+ Full Scale	+ Full Scale	- 1LSB
Mid-Scale	0111 1111	+ 1/2 Full Scale	Zero	– Full Scale
All Bits Off	1111 1111	Zero	– Full Scale	Zero
	1000 0000	Mid-Scale - 1LSB	- 1LSB	+ Full Scale

### Table I. Digital Input Codes

### ACCURACY

### Linearity Error

Linearity error is the most important accuracy specification in a digital-to-analog converter, since it cannot be externally trimmed or adjusted. Linearity is defined as the deviation of the DAC's actual analog output from a straight line drawn between the endpoints. The AD DAC71 and AD DAC72 feature guaranteed maximum linearity error of 0.003% of full scale.

### **Differential Linearity Error**

Differential linearity error is the deviation from an ideal 1LSB output change when the digital input changes 1LSB. A differential linearity error specification of  $\pm \frac{1}{2}$ LSB means that the output changes at least  $\pm \frac{1}{2}$ LSB and at most  $\pm \frac{1}{2}$ LSB for a 1LSB increment in digital input code.

### Monotonicity

Monotonicity indicates that the output of the DAC in question will always increase (or stay the same) for an increasing digital input code. Converters generally specify the maximum resolution for which monotonicity is guaranteed over a particular temperature range. The AD DAC71 and AD DAC72C are guaranteed monotonic at 14-bit resolution for 0 to  $+50^{\circ}$ C, while the AD DAC72 is guaranteed 14-bit monotonic from 0 to  $+70^{\circ}$ C.

### Drift

Gain drift is a measure of the change in full scale output range as a function of temperature, expressed in parts per million (ppm) per °C. Gain drift is computed by testing the full scale range at  $+25^{\circ}$ C and the endpoints of the applicable temperature range. The resulting change is divided by the temperature change and converted to ppm/°C.

Offset drift is a measure of the actual change in output with all "1"s on the digital inputs as a result of changes in temperature. For COB versions, the bipolar offset drift is measured with an input code of 011111111111.

### SETTLING TIME

Settling time is defined as the total time required for the analog output to settle to within a particular error band around its final value after a change in the digital input code. In the case of the AD DAC71 and AD DAC72, the error band is specified as 0.003% of full scale. The specification for a 1LSB change is measured at the major carry (1000 . . . 00 to 0111 . . . 11) with the LSB defined as the 14-bit LSB.

Current output versions are specified for settling into two different resistive loads:  $10\Omega$  to  $100\Omega$  and  $1000\Omega$ .

### OUTPUT COMPLIANCE VOLTAGE

Compliance voltage is the maximum voltage swing allowed on the output of the current models while maintaining specified accuracy. The AD DAC71 and AD DAC72 are specified for a compliance range of 2.5 volts and maximum safe voltage swing permitted without damage is 5 volts.

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of change in either the positive, negative, or logic supplies about the nominal power supply voltages.

### **REFERENCE SUPPLY**

All AD DAC71 and AD DAC72 models are supplied with an internal +6.3V reference voltage supply. This reference voltage (pin 24) has a tolerance of 5% and is connected internally for specified operation. The zener is selected for a gain drift of typically 3ppm/°C and is burned-in for a total of 168 hours for guaranteed reliability. This reference may also be used externally but the current drain is limited to 5mA. An external buffer amplifier is recommended if the AD DAC71/72 internal reference is used externally in order to provide a constant load to the reference supply output.



# Low Cost 12-Bit IC D/A Converter

# AD DAC80\*

### AD DAC80 FUNCTIONAL BLOCK DIAGRAM

### FEATURES Low Cost

Improved Replacement for Standard DAC80 3 Chip, High Reliability Construction Low Power Dissipation Laser-Trimmed to High Accuracy: ±½LSB Max Nonlinearity, 0 to +70°C Guaranteed Monotonicity, 0 to +70°C High Stability, High Current Output

Buried Zener Reference

On-Board Output Amplifier (V Models) 24 Lead Side Brazed Ceramic DIP



### PRODUCT DESCRIPTION

The AD DAC80 is a low cost 12-bit digital-to-analog converter, consisting of matched bipolar switches, a precision resistor network, a low-drift high-stability voltage reference and an optional output amplifier. Options include TTL compatible complementary 12-bit binary (CBI) or 3 digit BCD (CCD) input codes, as well as current or voltage output modes. The AD DAC80 offers output voltage ranges of  $\pm 2.5, \pm 5, \pm 10$ , 0 to  $\pm 5,$  or 0 to  $\pm 10$  volts (V models); output current ranges (I models) are either  $\pm 1$ mA or 0 to -2mA.

Advanced circuit design and precision processing techniques result in significant performance advantages over conventional, larger, standard DAC80 devices. An innovative 3-chip construction improves reliability by a factor of two. The AD DAC80 incorporates a fully differential, nonsaturating precision current switching cell structure which provides greatly increased immunity to supply voltage variation. This same structure also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation. High stability, SiCr thin film resistors are trimmed with a fine resolution laser, resulting in lower differential nonlinearity errors. A low noise, high stability subsurface zener diode is used to produce a reference voltage with excellent long term stability, high external current capability and temperature cycle characteristics which challenge the best discrete zener references.

The AD DAC80 is recommended for all low cost 12-bit D/A converter applications where reliability and cost are of paramount importance. The AD DAC80 is also ideal for use in constructing A/D conversion systems and as a building block for higher resolution D/A systems.

\*Covered by Patent Nos.: 3,978,473; RE28,633; 4,020,486; 3,747,088; 3,803,590; 3,961,326.

### PRODUCT HIGHLIGHTS

- 1. The AD DAC80 directly replaces other devices of this type with significant increases in performance.
- 3-Chip IC construction makes the AD DAC80 the optimum choice for applications where low cost and high reliability are major considerations.
- 3. System performance upgrading is possible without redesign.
- 4. The AD DAC80 offers a maximum nonlinearity error of ±0.012%, ±30ppm/°C maximum gain drift, and a total accuracy drift in the bipolar configuration of ±20ppm/°C maximum.
- 5. The low T.C. Binary ladder guarantees that all AD DAC80 units will be monotonic over the specified temperature range.
- Reduced power consumption requirements result in improved stability and shorter warm-up time.
- 7. The precision buried zener reference can supply up to 2.5mA for use elsewhere in the application.
- 8. Voltage or current output modes are available in either of the BCD or binary input formats.

# **SPECIFICATIONS** (T<sub>A</sub> = +25°C, rated power supplies unless otherwise noted)

MODEL	DAC80-CBI	DAC80-CCD
DIGITAL INPUT	·····	
Resolution	12 Bits max	3 Digits max
Logical "1" (at $+1\mu A$ )	+2V dc min, +5.5V dc max	•
Logical "0" (at -100µA)	0V dc min, +0.8V dc max	•
ACCURACY Linearity Error 0 to $\pm 70^{\circ}$ C	+1/41 SB typ +1/21 SB <sup>1</sup> max	+1/81 SB tvp +1/41 SB max
Differential Linearity Error 0 to +70°C	$\pm 1/2$ LSB typ, $\pm 3/4$ LSB max	$\pm 1/4$ LSB typ, $\pm 1/2$ LSB max
Gain Error <sup>2</sup>	±0.1% typ, ±0.3% max	•
Monotonicity Temp. Range	0 to +70°C	•
DRIFT <sup>4</sup> (0 to +70°C)	· · · · · ·	
Total Bipolar Drift (Includes Gain, Offset, and Linearity Drifts) <sup>5</sup>	±20ppm FSR/ <sup>6</sup> C max	•
Total Error Over 0 to +70°C6		
Unipolar Bipolar	±0.08% FSR typ, ±0.15% FSR max ±0.06% FSR typ, ±0.10% FSR max	•
Gain	±15ppm/°C typ, ±30ppm/°C max	•
Exclusive of Internal Reference Unipolar Offset	±5ppm/°C typ, ±7ppm/°C max ±1ppm FSR/°C typ, ±3ppm FSR/°C max	
Bipolar Offset	±5ppm FSR/°C typ, ±10ppm FSR/°C max	•
CONVERSION SPEED/V Models		
For FSR Change		•
with $10k\Omega$ Feedback <sup>7</sup>	5µs typ	•
with 5kW Feedback For 11.SB Change	3μs typ 1.5μs typ	
Slew Rate	10V/μs min, 15V/μs typ	•
CONVERSION SPEED/I Models		
For FSR Change		
10 to $100\Omega$ Load	300ns typ	
ANALOG OUTPUT/V Models	1µ5 typ	
Ranges <sup>7</sup>	±2.5V, ±5V, ±10V, 0 to +5V, 0 to +10V	0 to +10V
Output Current	±5mA min	•
Short Circuit Duration	Indefinite to Common	•
ANALOG OUTPUT/I Models		·
Ranges Output Impedance - Bipolar	±1mA, 0 to -2mA typ 3 2kΩ tyn	0 to -2mA typ
Output Impedance - Unipolar	6.6kΩ typ	•
INTERNAL REFERENCE VOLTAGE	+10V, -1.5V +6.3V ±2%max	
Tempco of Drift	±10ppm/°C typ, ±20ppm/°C max	•
Output Impedance	$+2.5$ mA max $1.5\Omega$ typ	
POWER SUPPLY SENSITIVITY		·
+15V Supply -15V and +5V Supplies	±0.002% FSR/% V <sub>S</sub> ±0.002% FSR/% V <sub>S</sub>	•
POWER SUPPLY REQUIREMENTS		· · · · · · · · · · · · · · · · · · ·
DAC80	±14V dc, +4.75V dc min	
	±16V dc, +16V dc max	•
DAC80Z <sup>7</sup>	±11.4V dc, +4.75V dc min	
	$\pm 16V \text{ dc}, \pm 16V \text{ dc typ}$	•
Supply Drain	10-1-1-1-20-1	
-15/-12V (Including 5mA Load)	-20mA typ, -35mA max	•
+5V (Logic Supply)	8mA typ, 20mA max	· · · · · · · · · · · · · · · · · · ·
TEMPERATURE RANGE Specification	$0 to +70^{\circ}$ C max	•
Operating	-25°C to +85°C max	•
Storage	-55°C to +100°C	•
NOTES <sup>1</sup> Least Significant Bit (LSB).		
<sup>2</sup> Adjustable to zero with external trim potentiomete <sup>3</sup> FSR means "Full Scale Range" and is 20V for +10	rr. V range 10V for ±5V range etc.	
<sup>4</sup> To maintain drift spec internal feedback resistors m	nust be used for current output models.	
<sup>6</sup> With gain and offset errors adjusted to zero at +25°6	C.	
Maximum with no degradation of specifications with	ix for ±3 V and 0 to +5 V outputs. Th constant load.	
Specifications subject to change without notice.		

### Applying the AD DAC80



Figure 1. External Adjustment and Voltage Supply Connection Diagram, Current Model

### NOTES:

- 1.  $3k\Omega$  for CCD models.  $5k\Omega$  for CBI models.
- 2. If connected to  $+V_S$  which is permissible, power dissipation
- increases 200mW. 3. CBI model, 2kΩ; CCD model, 0Ω and pin 20 has no
- internal connection.

### PIN CONFIGURATION

### 24 LEAD DUAL IN-LINE PACKAGE

I M	lodels	Pin #	V Models	I Models	Pin #	V Models
(MSB)	Bit 1	1	Bit 1(MSB)	Logic Supply	13	Logic Supply
	Bit 2	2	Bit 2	-V <sub>S</sub>	14	-V <sub>S</sub>
	Bit 3	3	Bit 3	lout	15	VOUT
	Bit 4	4	Bit 4	Ref Input	16	Ref Input
	Bit 5	5	Bit 5	Bipolar Offset	17	Bipolar Offset
	Bit 6	6	Bit 6	Scaling Network	18	10V Range
	Bit 7	7	Bit 7	Scaling Network	19	20V Range
	Bit 8	8	Bit 8	Scaling Network	20	Summing Junction
	Bit 9	9	Bit 9	Common	21	Common
	Bit 10	10	Bit 10	+V <sub>S</sub>	22	+Vs
	Bit 11	11	Bit 11	Gain Adjust	23	Gain Adjust
(LSB)	Bit 12	12	Bit 12 (LSB)	6.3V <sub>REF</sub> Out	24	6.3V <sub>REF</sub> Out

### AD DAC80 ORDERING GUIDE

MODEL	INPUT CODE	OUTPUT MODE	SUPPLY RANGE	PACKAGE OPTION <sup>1</sup>
AD DAC80-CBI-V	Binary	Voltage	Normal	HY24A
AD DAC80-CBI-I	Binary	Current	Normal	HY24A
AD DAC80-CCD-V	<b>Binary Coded Decimal</b>	Voltage	Normal	HY24A
AD DAC80-CCD-I	<b>Binary Coded Decimal</b>	Current	Normal	HY24A
AD DAC80Z-CBI-V	Binary	Voltage	Extended	HY24A
AD DAC80Z-CBI-I	Binary	Current	Extended	HY24A
AD DAC80Z-CCD-V	Binary Coded Decimal	Voltage	Extended	HY24A
AD DAC80Z-CCD-I	Binary Coded Decimal	Current	Extended	HY24A

<sup>1</sup> See Section 20 for package outline information.



Figure 2. External Adjustment and Voltage Supply Connection Diagram, Voltage Model

10

### DIGITAL INPUT CODES

The AD DAC80 accepts complementary digital input codes in either binary (CBI) or decimal (CCD) format. The CBI model may be connected by the user for any one of three complementary codes: CSB, COB or CTC.

	DIGITAL INP	UT		ANALOG OUTPU	Т
lels	мѕв	LSB	CSB Compl. Straight Binary	COB Compl. Offset Binary	CTC* Compl. Two's Compl.
CBI Moo	000000000 011111111 100000000 111111111	000 111 000 111	+Full Scale +½ Full Scale Mid-scale -1LSB Zero	+Full Scale Zero -1 LSB -Full Scale	-LSB -Full Scale +Full Scale Zero
odels	MSB	LSB	Complement	CCD ary Coded Decimal	- 3 Digits
CCD M	01100110	0110		+Full Scale Zero	

\*Invert the MSB of the COB code with an external inverter to obtain CTC code,

### Table I. Digital Input Codes

### ACCURACY

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it can not be corrected for. The linearity error of the AD DAC80 is specified over its entire temperature range. This means that the analog output will not vary by more than  $\pm 1/2$ LSB, maximum, from an ideal straight line drawn between the end points (inputs all "1's and all "0''s) over the specified temperature range of 0 to  $+70^{\circ}$ C.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output voltage step sizes can range from 1/2LSB to 3/2LSB when the input changes from one adjacent input state to the next. Monotonicity over the 0 to +70°C range is guaranteed in the AD DAC80 to ensure that the analog output will not decrease with increasing input digital codes.

### DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain drift is established by: 1) testing the end point differences for each AD DAC80 model at 0°C;  $+25^{\circ}$ C and  $+70^{\circ}$ C; 2) calculating the gain error with respect to the  $+25^{\circ}$ C value and; 3) dividing by the temperature change.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The offset is measured at  $0^{\circ}$ C, +25°C and +70°C. The maximum change in offset is referenced to the offset at 25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

### SETTLING TIME

Settling time for each AD DAC80 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 3).

Voltage Output Models. Three settling times are specified to  $\pm 0.01\%$  of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The 1LSB change is measured at the major carry (0 1 1 1 ... 1 1 to 1000...00), the point at which the worst case settling time occurs.

Current Output Models. Two settling times are specified to  $\pm 0.01\%$  of FSR. Each is given for current models connected with two different resistive loads: 10 to 100 ohms and 1000 to 1875 ohms. Internal resistors are provided for connecting nominal load resistance of approximately 1000 to 1800 ohms for output voltage range of  $\pm 1V$  and 0 to -2V (see Table IV).



Figure 3. Full Scale Range Settling Time vs. Accuracy

### COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy.

#### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a per cent of FSR per per cent of change in either the positive, negative, or logic supplies about the nominal power supply voltages.

### **REFERENCE SUPPLY**

All AD DAC80 models are supplied with an internal 6.3 volt reference voltage supply. This voltage (pin 24) is accurate to  $\pm 2\%$  and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5mA. An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven off of the reference will result in gain variations of the AD DAC80. All gain adjustments should be made under constant load conditions.

### ANALYZING DEVICE ACCURACY OVER THE TEMPERATURE RANGE

For the purposes of temperature drift analysis, the major device components are shown in Figure 4. The reference element and buffer amplifier drifts are combined to give the total reference temperature coefficient, which is specified as  $\pm 20$  ppm/°C max. The input reference current to the DAC, I<sub>REF</sub>, is developed from the internal reference and will show the same drift rate as the reference voltage. The DAC output current, I<sub>DAC</sub>, which is a function of the digital input code, is designed to track I<sub>REF</sub>; if there is a slight mismatch in these currents over temperature, it will contribute to the gain T.C. The bipolar offset resistor, R<sub>BP</sub>, and gain setting resistor, R<sub>GAIN</sub>, also have temperature coefficients which contribute to system drift errors. The input offset voltage drift of the output amplifier, OA, also contributes a small error.

There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.

Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full scale. A specification for total error over temperature assumes that both the zero and full scale points have been trimmed for zero error at  $+25^{\circ}$ C. Total error is normally expressed a percentage of the full scale range. In the bipolar situation, this means the total range from  $-V_{FS}$  to  $+V_{FS}$ .

Several new design concepts not previously used in DAC80type devices contribute to a reduction in all the error factors over temperature. The incorporation of low temperature coefficient silicon-chromium thin-film resistors deposited on a single chip, a patented, fully differential, emitter weighted, precision current steering cell structure, and a T.C. trimmed buried zener diode reference element results in superior wide temperature range performance. The full scale gain settling resistors and bipolar offset resistor are also fabricated on the chip with the same SiCr material as the ladder network, resulting in low gain and offset drift.



Figure 4. Bipolar Configuration

### **Performance Over Temperature**

### MONOTONICITY AND LINEARITY

The initial linearity error of  $\pm 1/2$ LSB max and the differential linearity error of  $\pm 3/4$ LSB max guarantee monotonic performance over the range of 0 to  $\pm 70^{\circ}$ C. It can therefore be assumed that linearity errors are insignificant in computation of total temperature errors.

#### UNIPOLAR ERRORS

Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift of  $3ppm/^{\circ}Cmax$  (which comes from leakage currents and drift in the output amplifier (OA)) causes a linear shift in the transfer curve as shown in Figure 5. The gain drift causes a change in the slope of the curve and results from reference drift, DAC drift, and drift in R<sub>GAIN</sub> relative to the DAC resistors for a total of  $30ppm/^{\circ}Cmax$ . Total absolute error due to all of these effects is guaranteed to be less than  $\pm 0.15\%$  of full scale from 0 to  $+70^{\circ}C$ .

#### **BIPOLAR RANGE ERRORS**

The analysis is slightly more complex in the bipolar mode. In this mode  $R_{BP}$  is connected to the summing node of the output amplifier (see Figure 5) to generate a current which, exactly balances the current of the MSB so that the output voltage is zero with only the MSB on.

Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in IREF and thus IDAC, so that IDAC will always be exactly balanced by IBP with the MSB turned on. This effect is shown in Figure 5. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of R<sub>BP</sub> to the DAC resistors is usually the largest component of bipolar drift, but in the AD DAC80 this error is held to 10ppm/°C max. Gain drift in the DAC also contributes to bipolar offset drift, as well as full scale drift, but again is held to 7ppm/°C max. The total of all these errors is held to  $\pm 0.1\%$  of full scale from 0 to  $\pm 70^{\circ}$ C. Note that, in the bipolar ranges, full scale is defined as the total range from -VFS to +VFS.



Figure 5. Unipolar and Bipolar Drifts

### Using the AD DAC80

### **±12 VOLT SUPPLY OPERATION**

The Z models will operate with supply voltages as low as  $\pm 11.4$ V. It is recommended that output voltage ranges -10V to +10V and 0V to +10V not be used with the Z model if the supply voltages are ever less than the recommended  $\pm 12$ V. The output amplifier may saturate if  $|V_{SUPPLY}| - |V_{OUT}$  max |< 2.0V. This applies to units with both CBI and CCD input codes. Except for operation at lower supply voltages, the AD DAC80Z and AD DAC80 operation is identical.

### POWER SUPPLY CONNECTIONS

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams (Figures 1 and 2). These capacitors (1 $\mu$ F electrolytic recommended) should be located close to the AD DAC80. Electrolytic capacapacitors, if used, should be paralleled with 0.01 $\mu$ F ceramic capacitors for optimum high frequency performance.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external OFF-SET and GAIN potentiometers. These potentiometers should be connected as shown in the block diagrams and adjusted as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9M $\Omega$  and 10M $\Omega$  resistors (20% carbon or better) should be located close to the AD DAC 80'



Figure 6. Equivalent Resistances



Figure 7. Relationship of OFFSET and GAIN Adjustments for a UNIPOLAR D/A Converter (Input, Horizontal; Output, Vertical)

to prevent noise pick-up. If it is not convenient to use these high-value resistors, a functionally equivalent "T" network, as shown in Figure 6 may be substituted in each case. The gain adjust (pin 23) is a high impedance point and a 0.01µF ceramic capacitor should be connected from this pin to common to prevent noise pick-up. Figures 7 and 8 show the relationship of the OFFSET and GAIN adjustments to the unipolar and bipolar D/A converters.

Offset Adjustment. For unipolar (CSB, CCD) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar (COD, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10V. See Table II for corresponding codes and the block diagrams for offset adjustment connections.

Gain Adjustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the block diagrams for gain adjustment connections.



### Figure 8. Relationship of OFFSET and GAIN Adjustments for a BIPOLAR D/A CONVERTER (Input, Horizontal; Output, Vertical)

	DIGITAL INPUT		ANALOG OUTPUT							
	12 Bit Resolution	VOL	TAGE*	CURRENT						
Ð	MSB LSB	0 to +10V	±10V	0 to -2mA	±1mA					
CBI Mod	0000000000000 01111111111 100000000000	+9.9976V +5.0000V +4.9976V 0.0000V 2.44mV	+9.9951V 0.0000V -0.0049V -10.0000V 4.88mV	-1.9995mA -1.0000mA -0.9995mA 0.0000mA 0.488mA	-0.9995mA 0.0000mA +0.0005mA 0.488µV +1.000mA					
CCD Models	3 Digital Resolution MSB LSB 0110 0110 0110 0110 0110 111 0110 1111 111 1111 1111	+9.990V** +9.900V +9.000V 0.000V 10.00mV	N/A N/A N/A N/A	-1.249mA -1.238mA -1.125mA 0.000mA 1.25µA	N/A N/A N/A N/A					

\*To obtain values for other binary (CBI) ranges: 0 to +5V range: divide 0 to +10V range values by #3V range: divide 110V range values by 2, ±2,3V range: divide ±10V range values by 4, \*Normal 6 iii waste sance with convert orders: outmut can on bitber 6 iii bear of can see annied.

Table II. Digital Input/Analog Output

### Applying the AD DAC80

### **VOLTAGE OUPUT MODELS**

Internal scaling resistors provided in the DAC80 may be connected to produce bipolar output voltage ranges of  $\pm 10, \pm 5$ or  $\pm 2.5$  V or unipolar output voltage ranges of 0 to  $\pm 5$  or 0 to  $\pm 10$  (see Figure 9).



Figure 9. Output Amplifier Voltage Range Scaling Circuit

Gain and offset drift are minimized in the DAC80 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time is specified for a full scale range change: 5 microseconds for  $8k\Omega$  or  $10k\Omega$  feedback resistors; 3 microseconds for a  $5k\Omega$  feedback resistor.

Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10V	COB or CTC	19	20	15	24
±5V	COB or CTC	18	20	N.C.	24
±2.5V	COB or CTC	18	20	20	24
0 to +10V	CSB	18	21	N.C.	24
0 to +5V	CSB	18	21	20	24
0 to +10V	CCD	19	N.C.	15	24

### Table III. Output Voltage Range Connections-Voltage Model AD DAC80

The equivalent resistive scaling network and output circuit of the current model are shown in Figures 10 and 11. External  $R_{LS}$  or  $R_{LP}$  resistors are required to produce exactly 0 to -2V or ±1V output. TCR of these resistors should be ±100ppm/°C or less to maintain the AD DAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.



### b) AD DAC80-CCD-I

### Figure 10, Internal Scaling Resistors

Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of  $\pm 1V$  or 0 to -2V. These resistors ( $R_{L1}$ ) are an integral part of the AD DAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external  $R_L$  (or  $R_F$ ) resistors should have a TCR of  $\pm 25$  ppm/°C or less to minimize drift. This will typically add  $\pm 50$  ppm/°C + the TCR of  $R_L$  (or  $R_F$ ) to the total drift.



Figure 11. AD DAC80 Current Model Equivalent Output Circuit

Digital Input Codes	ł	Internal	1% Metal Film		R <sub>LI</sub> Connections			Reference	E	Bipolar Offset	
	Output Range	Resistance R <sub>LI</sub>	Externa R <sub>LS</sub>	d Resistance R <sub>LP</sub>	Connect Pin 15 to	Connect Pin 18 to	Connect Pin 20 to	Connect Pin 16 to	Connect Pin 17 to	RLS	RLP
CSB	0 to -2V	0.968kΩ	210Ω	N/A	20	19 & R <sub>LS</sub>	15	24	Com (21)	Between Pin 18 & Com (21)	N/A
CCD	0 to -2V	3kΩ	N/A	3.57kΩ	N.C.	Com (21)	N.C.	24	N.C.	, N/A	Between Pin 15 & 21
COB or CTC	±1V	1.2kΩ	249Ω	N/A	18	19	RLS	24	15	Between Pin 20 & Com (21)	N/A

Table IV. Current Model/Resistive Load Connections

### DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance,  $R_L = R_{LI} + R_{LS}$ , connected as shown in Figure 12 will generate a voltage range,  $V_{OUT}$ , determined by:

$$V_{OUT} = -2mA \qquad \left(\frac{6.6k \times R_L}{6.6k + R_L}\right)$$

Where  $R_L max = 1.54k\Omega$ 

and  $V_{OUT}$  max = -2.5V

To achieve specified drift, connect the internal scaling resistor  $(R_{L1})$  as shown in Table IV to an external metal film trim resistor  $(R_{LS})$  to provide full scale output voltage range of 0 to -2V. With  $R_{LS} = 0$ ,  $V_{OUT} = -1.69V$ .



Figure 12 Equivalent Circuit AD DAC80-CBI-I Connected for Unipolar Voltage Output with Resistive Load

CCD Input Code: Connect the internal scaling resistors as shown in Table V and add an external metal film resistor  $(R_{LP})$  in parallel as shown in Figure 13 to obtain a 0 to -2 volt full scale output voltage range for CCD input codes.

With 
$$R_L = \frac{R_{LI} \times R_{LP}}{R_{LI} + R_{LP}}$$
,  
 $V_{OUT} = -1.25 \text{mA} \left( \frac{6.9 \text{k} \times R_L}{6.9 \text{k} + R_L} \right)$   
If  $R_{LP} = \infty$ ,  $V_{OUT} = -3.62 \text{V}$ 



Figure 13. AD DAC80-CCD-I Connected for Voltage Output with Resistive Load

#### DRIVING A RESISTOR LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure 14,  $R_L = R_{LI} + R_{LS}$ . V<sub>OUT</sub> is determined by:

$$V_{OUT} = \pm 1 \text{mA} \left( \frac{\text{R}_{\text{L}} \times 3.22\text{k}}{\text{R}_{\text{L}} + 3.22\text{k}} \right)$$

Where  $R_L$  max = 11.18k $\Omega$ 

$$V_{OUT}$$
 max = ±2.5V

To achieve specified drift, connect the internal scaling resistors  $(R_{LI})$  as shown in Table IV for the COB or CTC codes and add an external metal film resistor  $(R_{LS})$  in series to obtain a full scale output range of ±1V. In this configuration, with  $R_{LS}$  equal to zero, the full scale range will be ±0.874V.

### DRIVING AN EXTERNAL OP AMP

The current model AD DAC80 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. As seen in Figure 15.

 $V_{OUT} = I_{OUT} \times R_F$ 



### Figure 14. AD DAC80-CBI-I Connected for Bipolar Output Voltage with Resistive Load

where  $I_{OUT}$  is the AD DAC80 output current and  $R_F$  is the feedback resistor. Using the internal feedback resistors of the current model AD DAC80 provides output voltage ranges the same as the voltage model AD DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table V and Figure 15.

Output Range	Digital Input Codes	Connect A to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10V	COB or CTC	19	15	Α	24
±5 V	COB or CTC	18	15	N.C.	24
±2.5V	COB or CTC	18	15	15	24
0 to +10V	CSB	18	21	N.C.	24
0 to +5V	CSB	18	21	15	24
0 to +10V	CCD	19	N.C.	Α,	24

Table V. Voltage Range of Current Output AD DAC80



Figure 15. External Op Amp – Using Internal Feedback Resistors

### **OUTPUT LARGER THAN 20V RANGE**

For output voltage ranges larger than  $\pm 10$  volts, a high voltage op amp may be employed with an external feedback resistor. Use I<sub>OUT</sub> values of  $\pm 1$ mA for bipolar voltage ranges and -2mA for unipolar voltage ranges (see Figure 16). Use protection diodes when a high voltage op amp is used.

The feedback resistor,  $R_F$ , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between  $R_F$  and the internal scaling resistor network. This will typically add 50ppm/°C +  $R_F$  drift to total drift.



\*FOR OUTPUT VOLTAGE SWINGS UP TO 140V p-p.

Figure 16. External Op Amp – Using External Feedback Resistors



# High Performance 12-Bit IC D/A Converter

# AD DAC85\*

### **FEATURES**

Improved Replacement for Standard DAC85 3 Chip, High Reliability Construction Low Power Dissipation Laser-Trimmed to High Accuracy: ±3/4LSB Max Nonlinearity, -55°C to +125°C (AD DAC85 MIL) High Stability, High Current Output Buried Zener Reference On-Board Output Amplifier (V Models) 24 Lead Side Brazed Ceramic DIP

AD DAC85 FUNCTIONAL BLOCK DIAGRAM

### PRODUCT DESCRIPTION

The AD DAC85 is a high performance 12-bit digital-to-analog converter, consisting of matched bipolar switches, a precision resistor network, a low-drift high-stability voltage reference and and an optional output amplifier. Options include TTL compatible complementary 12-bit binary (CBI) or 3 digit BCD (CCD) input codes, as well as current or voltage output modes. The AD DAC85 offers output voltage ranges of  $\pm 2.5, \pm 5, \pm 10,$ 0 to  $\pm 5$ , or 0 to  $\pm 10$  volts (V models); output current ranges (I models) are either  $\pm 1\text{mA}$  or 0 to  $\pm 2\text{mA}$ .

Advanced circuit design and precision processing techniques result in significant performance advantages over conventional, larger, standard DAC85 devices. An innovative 3-chip construction improves reliability by a factor of five.<sup>1</sup> The AD DAC85 incorporates a fully differential, non-saturating precision current switching cell structure which provides greatly increased immunity to supply voltage variation. This same structure also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation. High stability, SiCr thin film resistors are trimmed with a fine resolution laser, resulting in low differential nonlinearity errors. A low noise, high stability subsurface zener diode is used to produce a reference voltage with excellent long term stability, high external current capability and temperature cycle characteristics which challenge the best discrete zener references.

The AD DAC85 is recommended for all 12-bit D/A converter applications where reliability and performance over temperature are of paramount importance.

### **PRODUCT HIGHLIGHTS**

### 1. The AD DAC85 directly replaces other devices of this type with significant increases in performance.

- 2. 3-Chip IC construction makes the AD DAC85 the optimum choice for applications where performance and reliability are major considerations.
- 3. System performance upgrading is possible without redesign.
- 4. The AD DAC85 offers a maximum nonlinearity error of ±0.012%, ±20ppm/°C maximum gain drift, and a total accuracy drift in the bipolar configuration of ±10ppm/°C maximum.
- 5. The low T.C. Binary ladder guarantees that all AD DAC85 units will be monotonic over the specified temperature range.
- 6. Reduced power consumption requirements result in improved stability and shorter warm-up time.
- 7. The precision buried zener reference can supply up to 2.5mA for use elsewhere in the application.
- 8. Voltage or current output modes are available in either of the BCD or binary input formats.

\*Covered by Patent Nos. 3,978,473; RE 28,633;4,020,486; 3,747,088; 3,803,590; 3,961,326.

<sup>1</sup> For details of calculations see Application Note, "AD DAC85 Reliability Predictions".

# **SPECIFICATIONS** (Typical @ +25°C unless otherwise specified)

MODEL A	D DAC85C	AD DAC85C	AD DAC85	AD DAC85	AD DAC85LD	AD DAC85MIL	UNITS
	CBI	CCD	CBI	CCD	СВІ	CBI	
DIGITAL INPUT							
Resolution	12	3	12	3	12	12	Bits Digits
Logic Levels (TTL Compatible)			· .				
Logic "1" (at +1µA)	+2V dc min, +5.5V dc max	*	•	*	•	•	ν.
Logic "0" (at -100µA)	0V dc min, +0.8V dc max	•	•	•	•	•	v
TRANSFER CHARACTERISTICS							
ACCURACY				- · · ·			
Linearity Error @ 25°C (max)	±1/2	±1/4	±1/2	±1/4	±1/2	±1/2	LSB
$0 \text{ to } + 70^{\circ} \text{C} (\text{max})$	±1/2	±1/2					LSB
-25 C to +85 C (max)			±1/2	±1/2	±1/2	±1/2	LSB
-55 C to +125 C (max)	+1/2			•	•	± 3/4	LSB
Gain Error <sup>1</sup>	+0.1	•	•		•	•	L3D %
Offset Error <sup>1</sup>	±0.05	•	•		•	•	% of FSR <sup>2</sup>
Minimum Temperature Range for	-0.02						
Guaranteed Monotonicity	0 to +70	0 to +70	-25 to +85	5 -25 to +8	5 -25 to +85	-55 to +125	°c
DRIFT <sup>3</sup>							
Gain 0 to $+70^{\circ}$ C (max)	±20	±20	±20	±20	±10	±20	ppm/°C
-25°C to +85°C (max)	_		±20	±20	±10	±20	ppm/°C
-55°C to +125°C (max)	-	-	-	-	-	±20	ppm/°C
Offset	1						
Unipolar 0 to +70°C	+1	+1					ppm of FSR/°C
-25°C to +85°C	,		±1	±1	±1	±1 .	ppm of FSR/°C
-55 C to $+125$ C	110					±2	ppm of FSR/ C
Bipolar U to $\pm /0$ C (max)	±10		+10		+ 5	+10	ppm of FSR/C
$-55^{\circ}C \text{ to } +125^{\circ}C (\text{max})$	*		10		÷J	±10	npm of FSR/°C
	· · · · · · · · · · · · · · · · · · ·					-10	
Voltage Models							
Settling Time to ±0.01% of FSR							
for FSR change							
with 10kΩ Feedback	5	. •	•	•	•	•	μs
with 5kΩ Feedback	3	•	•	•	•	•	μs
for 1LSB change	1.5	•	•	• `	· •	•	μs
Slew Rate	20	•	•	•	•	•	V/μs
Current Models				· · · ·			
Settling Time to ±0.01% of FSR	100						
tor FSR change 10 to 10052 load	300	•	•	•		•	ns us
1832 1080	1						μ.
ANALOG OUTPUT							.,
Voltage Models Ranges - CBI Units	$\pm 2.5, \pm 5, \pm 10, \pm 5, \pm 10$				•		v
Output Current (min)	+10	•	•	•	•		v mA
Output Impedance (dc)	0.05	••	•	•	•	•	Ω
Current Models	0.00						
Ranges	±1, -2	•	•	•	•	•	mA
Output Impedance - Bipolar	3.2	•	•	•	•	•	kΩ
Unipolar	6.65	•	•	•	•	•	kΩ
Compliance	-2.5, +10.5	• •	•	•	•	*	v
Internal Reference Voltage (Vr)	6.3	•	•	:	:		v
Output Impedance	1.5			:			52
Max. External Current	2.5			•			mA %
Tempso of Drift	$\pm 2$ $\pm 10$ tup $\pm 20$ max	•	•	•	•		ppm of V-/°C
	±10 typ, ±20 max					• • • • • • • •	ppin or the
POWER SUPPLY SENSITIVITY	10.003			•			W of ECD /W W
+15V Supply	+0.002		•	•	•		% of FSR/% Vg
-15 and +5V Suppries	10:002						<i>x</i> or r sid <i>x</i> vs
POWER SUPPLY REQUIREMENTS	·					•	V
Rated Voltage	$\pm 15$ and $\pm 5$ $\pm 14.5$ to $\pm 15.5$ and $\pm 4.50$ to $\pm 15$	- -	•	•	•	•	v
Nange Supply Drain	$\pm 1+.3$ to $\pm 13.3$ and $+4.30$ to $\pm 13$		-				•
+15V (including 5mA load)	15 typ 20 max	•	•	•	•	•	mA
+5V	15 typ, 20 max	•	•	•	• 1	• •	mA
-15V	25 typ, 30 max	•	•	•	•	•	mΛ
TEMPERATURE RANGE						·····	<u>.</u>
Specification	0 to +70	•	-25 to +8	5 -25 to +8	5 -25 to +85	-55 to +125	°C
Operating	-25 to +85	•	-55 to +12	25 -55 to +12	25 -55 to +125	5 -55 to +125	°c
Storage	-55 to +125	•	•	•	•	•	°C
where the second s							

NOTES

\*Specifications same as AD DAC85C CBI,

\*Specifications same as AD DAC85C CBI.
 \*Adjustable to zero with external trim potentiometer.
 \*FSR means "full scale range" and is 20V for ±10V range, 10V for ±5V range, etc.
 \*To maintain drift spec internal feedback resistors must be used for current output models, the buried zener reference drift is a nonlinear function of temperature: all devices are tested to insure that actual drift at any temperature within the specified operating range is less than guranteed maximum.
 \*With no degradation of specifications under constant load.

Specifications subject to change without notice.

### MIL-STD-883B

The rigors of the military/aerospace environment (temperature extremes, humidity, mechanical stress, etc.), demand the utmost in electronic circuits. The AD DAC85 with the inherent reliability of integrated circuit construction, was designed with these applications in mind. To further insure reliability, the AD DAC85 is offered with 100% screening to MIL-STD-883, method 5008.

The quality assurance section details the test procedures of MIL-STD-883. All AD DAC85 models with 883B suffix have been processed in accordance with these tests on a 100% basis; AD DAC85 MIL-CBI-V-883B is an example of 883 Level B designation.

### AD DAC85 ORDERING GUIDE

	INPUT	OUTPUT	TEMPERATURE	
MODEL	CODE	MODE	RANGE	PACKAGE OPTION <sup>1</sup>
AD DAC85C-CBI-V	Binary	Voltage	0°C to +70°C	HY24A
AD DAC85C-CBI-I	Binary	Current	0°C to +70°C	HY24A
AD DAC85-CBI-V	Binary	Voltage	–25°C to +85°C	HY24A
AD DAC85-CB1-I	Binary	Current	-25°C to +85°C	HY24A
AD DAC85LD-CBI-V	Binary	Voltage	–25°C to +85°C	HY24A
AD DAC85LD-CBI-I	Binary	Current	-25°C to +85°C	HY24A
AD DAC85MIL-CBI-V	Binary	Voltage	-55°C to +125°C	HY24A
AD DAC85MIL-CBI-I	Binary	Current	-55°C to +125°C	HY24A
AD DAC85C-CCD-V	Binary Coded Decimal	Voltage	$0^{\circ}$ C to $+70^{\circ}$ C	HY24A
AD DAC85C-CCD-I	Binary Coded Decimal	Current	$0^{\circ}$ C to $+70^{\circ}$ C	HY24A
AD DAC85-CCD-V	Binary Coded Decimal	Voltage	-25°C to +85°C	HY24A
AD DAC85-CCD-I	<b>Binary Coded Decimal</b>	Current	-25°C to +85°C	HY24A

<sup>1</sup> See Section 20 for package outline information.



Figure 1. External Adjustment and Voltage Supply Connection Diagram, Current Model



Figure 2. External Adjustment and Voltage Supply Connection Diagram, Voltage Model

### NOTES:

1.  $3k\Omega$  for CCD models.  $5k\Omega$  for CBI models.

- 2. If connected to  $+V_S$  which is permissible, power dissipation increases 200mW.
- 3. CBI model,  $2k\Omega$ ; CCD model,  $0\Omega$  and pin 20 has no internal connection.

### PIN CONFIGURATION

### 24 LEAD DUAL IN-LINE PACKAGE

I Models		Pin #	V Models
(MSB)	Bit 1	1	Bit 1(MSB)
	Bit 2	2	Bit 2
	Bit 3	3	Bit 3
	Bit 4	4	Bit 4
	Bit 5	5	Bit 5
	Bit 6	6	Bit 6
	Bit 7	7	Bit 7
	Bit 8	8	Bit 8
	Bit 9	9	Bit 9
	Bit 10	10	Bit 10
	Bit 11	11	Bit 11
(LSB)	Bit 12	12	Bit 12 (LSB)

I Models	
----------	--

Pin # V Models

13	Logic Supply
14	-V <sub>S</sub>
15	V <sub>OUT</sub>
16	Ref Input
17	Bipolar Offset
18	10V Range
19	20V Range
20	Summing Junction
21	Common
22	+V <sub>S</sub>
23	Gain Adjust
24	6.3V <sub>REF</sub> Out
	13 14 15 16 17 18 19 20 21 22 23 24

### DIGITAL INPUT CODES

The AD DAC85 accepts complementary digital input codes in either binary (CBI) or decimal (CCD) format. The CBI model may be connected by the user for any one of three complementary codes: CSB, COB or CTC.

	DIGITAL	INPUT		ANALOG OUTPU	т
lels	MSB	LSB	CSB Compl. Straight Binary	COB Compl. Offset Binary	CTC* Compl. Two's Compl.
CBI Moc	000000 011111 100000 111111	000000 111111 000000 111111	+Full Scale +½ Full Scale Mid-scale -1LSB Zero	+Full Scale Zero -1 LSB -Full Scale	-LSB -Full Scale +Full Scale Zero
Aodels	мѕв	LSB	Complement	CCD ary Coded Decimal	- 3 Digits
CCD M	011001	$10\ 0\ 110\ 11\ 1111$		+Full Scale Zero	

\*Invert the MSB of the COB code with an external inverter to obtain CTC code.

Table I. Digital Input Codes

### ACCURACY

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it can not be corrected for. The linearity error of the AD DAC85 is specified over its entire temperature range. This means that the analog output will not vary by more than  $\pm 1/2$ LSB, maximum, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range of  $-25^{\circ}$ C to  $+85^{\circ}$ C.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output voltage step sizes can range from 1/2LSB to 3/2LSB when the input changes from one adjacent input state to the next. Monotonicity over the -25°C to +85°C range is guaranteed in the AD DAC85 to insure that the analog output will not decrease with increasing input digital codes.

### DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain drift is established by: 1) testing the end point differences for each AD DAC85 model at the lowest operating temperature,  $+25^{\circ}$ C and the highest operating temperature; 2) calculating the gain error with respect to the  $+25^{\circ}$ C value and; 3) dividing by the temperature change.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. For example, the offset for the "C" version is measured at 0°C, +25°C and +70°C. The maximum change in offset is referenced to the offset at 25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

### SETTLING TIME

Settling time for each AD DAC85 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 3).

Voltage Output Models. Three settling times are specified to  $\pm 0.01\%$  of full scale range (FSR), two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The 1LSB change is measured at the major carry (0 1 1 1 ... 1 1 to 1000...00), the point at which the worst case settling time occurs.

*Current Output Models.* Two settling times are specified to  $\pm 0.01\%$  of FSR. Each is given for current models connected with two different resistive loads: 10 to 100 ohms and 1000 to 1875 ohms. Internal resistors are provided for connecting nominal load resistances of approximately 1000 to 1800 ohms for output voltage range of  $\pm 1V$  and 0 to -2V(see Table IV).



Figure 3. Full Scale Range Settling Time vs. Accuracy

### COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy.

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a per cent of FSR per per cent of change in either the positive, negative, or logic supplies about the nominal power supply voltages.

#### **REFERENCE SUPPLY**

All AD DAC85 models are supplied with an internal 6.3 volt reference voltage supply. This voltage (pin 24) is accurate to  $\pm 2\%$  and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5mA. An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven off of the reference will result in gain variations of the AD DAC85. All gain adjustments should be made under constant load conditions.

### **Jsing the AD DAC85**

### POWER SUPPLY CONNECTIONS

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams (Figures 1 and 2). These capacitors (1 $\mu$ F electrolytic recommended) should be located close to the AD DAC85. Electrolytic capacitors, if used, should be paralleled with 0.01 $\mu$ F ceramic capacitors for optimum high frequency performance.

### **EXTERNAL OFFSET AND GAIN ADJUSTMENT**

Offset and gain may be trimmed by installing external OFF-SET and GAIN potentiometers. These potentiometers should be connected as shown in the block diagrams in Figures 1 and 2 and adjusted as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9M $\Omega$ and 10M $\Omega$  resistors (20% carbon or better) should be located close to the AD DAC85 to prevent noise pick-up. If it is not convenient to use these high-value resistors, a functionally equivalent "T" network, as shown in Figure 4 may be substituted in each case. The gain adjust (pin 23) is a high impedance point and a 0.01µF ceramic capacitor should be connected from this pin



Figure 4. Equivalent Resistances



Figure 5. Relationship of OFFSET and GAIN Adjustments for a UNIPOLAR D/A Converter (Input, Horizontal; Output, Vertical)

to common to prevent noise pick-up. Figures 5 and 6 show the relationship of the OFFSET and GAIN adjustments to the unipolar and bipolar D/A converters.

Offset Adjustment. For unipolar (CSB, CCD) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar (COD, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10V. See Table II for corresponding codes and the block diagrams in Figures 1 and 2 for offset adjustment connections.

Gain Adjustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the block diagrams for gain adjustment connections.



### Figure 6. Relationship of OFFSET and GAIN Adjustments for a BIPOLAR D/A CONVERTER (Input, Horizontal; Output, Vertical)

	DIGITAL INPUT		ANALOG OUTPUT						
	12 Bit Resolution	VOL	TAGE*	CURI	CURRENT				
÷	MSB LSB	0 to +10V	±10V	0 to -2mA	±1mA				
CBI Mod	0000000000000 011111111111 10000000000	+9.9976V +5.0000V +4.9976V 0.0000V 2.44mV	+9,9951V 0.0000V -0.0049V -10.0000V 4.88mV	-1.9995mA -1.0000mA -0.9995mA 0.0000mA 0.488mA	-0.9995mA 0.0000mA +0.0005mA 0.488µV +1.000mA				
CCD Models	3 Digital Resolution           MSB         LSB           0110         0110         0110           0110         0110         111           0110         111         111           0110         111         111           111         111         111           111         111         111           111         111         111           111         111         111	+9.990V** +9.900V +9.000V 0.000V 10.00mV	N/A N/A N/A N/A N/A	-1.249mA -1.238mA -1.125mA 0.000mA 1.25µA	N/A N/A N/A N/A				

\*To obtain values for other binary (CBI) ranges: 0 to +5V range: divide 0 to +10V range values by 2: ±5V range: divide ±10V range values by 2: ±2.5V range: divide ±10V range values by 4.

\*\*Normal full scale range with correct codes: output can go higher if illegal codes are applied

Table II. Digital Input/Analog Output
### Applying the AD DAC85

#### **VOLTAGE OUTPUT MODELS**

Internal scaling resistors provided in the AD DAC85 may be connected to produce bipolar output voltage ranges of  $\pm 10$ ,  $\pm 5$  or  $\pm 2.5V$  or unipolar output voltage ranges of 0 to  $\pm 5V$  or 0 to  $\pm 10V$  (see Figure 7).



### Figure 7. Output Amplifier Voltage Range Scaling Circuit

Gain and offset drift are minimized in the AD DAC85 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time is specified for a full scale range change: 5 microseconds for  $8k\Omega$  or  $10k\Omega$  feedback resistors; 3 microseconds for a  $5k\Omega$  feedback resistor.

Output Range	Digital Input Codes	Digital Connect Connect Input Codes Pin 15 to Pin 17 to		Connect Pin 19 to	Connect Pin 16 to
±10V	COB or CTC	19	20	15	24
±5V	COB or CTC	18	20	N.C.	24
±2.5V	COB or CTC	18	20	20	24
0 to +10V	CSB	18	21	N.C.	24
0 to +5V .	CSB	18	21	20	24
0 to +10V	CCD	19	N.C.	15	24

#### Table III. Output Voltage Range Connections-Voltage Model AD DAC85

The equivalent resistive scaling network and output circuit of the current model are shown in Figures 8 and 9. External  $R_{LS}$  or  $R_{LP}$  resistors are required to produce exactly 0 to -2V or ±1V output. TCR of these resistors should be ±100ppm/°C or less to maintain the AD DAC85 output specifications. If exact output ranges are not required, the external resistors are not needed.



b) AD DAC85-CCD-I

#### Figure 8. Internal Scaling Resistors

Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of  $\pm 1V$  or 0 to -2V. These resistors  $(R_{L1})$  are an integral part of the AD DAC85 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external  $R_L$  (or  $R_F$ ) resistors should have a TCR of  $\pm 25$  ppm/°C or less to minimize drift. This will typically add  $\pm 50$  ppm/°C + the TCR of  $R_L$  (or  $R_F$ ) to the total drift.



Figure 9. AD DAC85 Current Model Equivalent Output Circuit

		Internal	Internal 1% Metal Film			RLI Connectio	ns	Reference	Bipolar Offset			
Digital Input Codes	d Output Resistance External Resistance Connect Connect des Range RLI RLS RLP Pin 15 to Pin 18 to f		Connect Pin 20 to	Connect Pin 16 to	Connect Pin 17 to	RLS	RLP					
CSB	0 to -2V	0.968kΩ	210Ω	N/A	20	19 & R <sub>LS</sub>	15	24	Com (21)	Between Pin 18 & Com (21)	N/A	
CCD	0 to -2V	3kΩ	N/A	3.57kΩ	N.C.	Com (21)	N.C.	24	N.C.	N/A	Between Pin 15 & 21	
COB or CTC	±1V	1.2kΩ	249Ω	N/A	18	19	RLS	24	15	Between Pin 20 & Com (21)	N/A	

Table IV. Current Model/Resistive Load Connections

#### DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance,  $R_L = R_{LI}$ , +  $R_{LS}$ , connected as shown in Figure 10 will generate a voltage range,  $V_{OUT}$ , determined by:

$$V_{OUT} = -2mA \qquad \left(\frac{6.6k \times R_{L}}{6.6k + R_{L}}\right)$$
  
Where R<sub>L</sub> max = 1.54kΩ

and  $V_{OUT}$  max = -2.5 V

To achieve specified drift, connect the internal scaling resistor  $(R_{L1})$  as shown in Table IV to an external metal film trim resistor  $(R_{LS})$  to provide full scale output voltage range of 0 to -2V. With  $R_{LS} = 0$ ,  $V_{OUT} = -1.69V$ .



Figure 10. Equivalent Circuit AD DAC85-CBI-I Connected for Unipolar Voltage Output with Resistive Load

CCD Input Code: Connect the internal scaling resistors as shown in Table V and add an external metal film resistor  $(R_{LP})$  in parallel as shown in Figure 11 to obtain a 0 to -2 volt full scale output voltage range for CCD input codes.

With 
$$R_{L} = \frac{R_{L1} \times R_{LP}}{R_{L1} + R_{LP}}$$
,  
 $V_{OUT} = -1.25 \text{mA} \left( \frac{6.9 \text{k} \times R_{L}}{6.9 \text{k} + R_{L}} \right)$   
If  $R_{LP} = \infty$ ,  $V_{OUT} = -3.62 \text{ V}$ 



Figure 11. AD DAC85-CCD-I Connected for Voltage Output with Resistive Load

#### DRIVING A RESISTOR LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure 12,  $R_L = R_{LI} + R_{LS}$ . V<sub>OUT</sub> is determined by:

$$V_{OUT} = \pm 1 \text{mA} \left( \frac{\text{R}_{\text{L}} \times 3.22 \text{k}}{\text{R}_{\text{L}} + 3.22 \text{k}} \right)$$

Where  $R_{L}$  max = 11.18k $\Omega$ 

 $V_{OUT}$  max = ±2.5V

To achieve specified drift, connect the internal scaling resistors  $(R_{LI})$  as shown in Table IV for the COB or CTC codes and add an external metal film resistor  $(R_{LS})$  in series to obtain a full scale output range of ±1V. In this configuration, with  $R_{LS}$  equal to zero, the full scale range will be ±0.874V.

#### DRIVING AN EXTERNAL OP AMP

The current model AD DAC85 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. As seen in Figure 13.

 $V_{OUT} = I_{OUT} \times R_F$ 



Figure 12. AD DAC85-CBI-I Connected for Bipolar Output Voltage with Resistive Load

where  $I_{OUT}$  is the AD DAC85 output current and  $R_F$  is the feedback resistor. Using the internal feedback resistors of the current model AD DAC85 provides output voltage ranges the same as the voltage model AD DAC85. To obtain the desired output voltage range when connecting an external op amp, refer to Table V and Figure 13.

Output Range	Digital Input Codes	Connect A to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10V	COB or CTC	19	15	Α	24
±5 V	COB or CTC	18	15	N.C.	24
±2.5V	COB or CTC	18	15	15	24
0 to +10V	CSB	18	21	N.C.	24
0 to +5V	CSB	18	21	15	24
0 to +10V	CCD	19	N.C.	Α	24

Table V. Voltage Range of Current Output AD DAC85



Figure 13. External Op Amp – Using Internal Feedback Resistors

#### **OUTPUT LARGER THAN 20V RANGE**

For output voltage ranges larger than  $\pm 10$  volts, a high voltage op amp may be employed with an external feedback resistor. Use  $I_{OUT}$  values of  $\pm 1$ mA for bipolar voltage ranges and -2mA for unipolar voltage ranges (see Figure 14). Use protection diodes when a high voltage op amp is used.

The feedback resistor,  $R_F$ , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between  $R_F$  and the internal scaling resistor network. This will typically add 50ppm/°C +  $R_F$  drift to total drift.



\*FOR OUTPUT VOLTAGE SWINGS UP TO 140V p-p.

Figure 14. External Op Amp – Using External Feedback Resistors

VOL. I, 10-230 DIGITAL-TO-ANALOG CONVERTERS



### Wide Temperature Range 12-Bit IC D/A Converter

### AD DAC87\*

#### FEATURES

Wide Temperature Range: -55°C to +125°C Pin-Compatible with AD DAC80 and AD DAC85 3 Chip, High Reliability Construction Low Power Dissipation Laser-Trimmed to High Accuracy: ±3/4LSB Max Nonlinearity, -55°C to +125°C High Stability, High Current Output Buried Zener Reference

On-Board Output Amplifier (V Models) 24 Lead Side Brazed Hermetically-Sealed Ceramic DIP MIL-STD-883 Processing Available



#### **PRODUCT DESCRIPTION**

The AD DAC87 is a high performance 12-bit digital-to-analog converter, consisting of matched bipolar switches, a precision resistor network, a low-drift high-stability voltage reference and an optional output amplifier. The digital inputs are TTL compatible with complementary binary (CBI) input coding. The AD DAC87 offers output voltage ranges of  $\pm 2.5$ ,  $\pm 5$ ,  $\pm 10$ , 0 to  $\pm 5$ , or 0 to  $\pm 10$  volts (V models); output currént ranges (I models) are either  $\pm 1$ mA or 0 to -2mA.

Advanced circuit design and precision processing techniques result in significant performance advantages over conventional, larger, standard DAC87 devices. An innovative 3-chip construction improves reliability by a factor of five.<sup>1</sup> The AD DAC87 incorporates a fully differential, non-saturating precision current switching cell structure which provides greatly increased immunity to supply voltage variation. This same structure also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation. High stability SiCr thin film resistors are trimmed with a fine resolution laser, resulting in low differential linearity errors. A low noise, high stability subsurface zener diode is used to produce a reference voltage with excellent long term stability, high external current capability and temperature drift characteristics which challenge the best discrete zener references.

The AD DAC87 is recommended for all 12-bit D/A converter applications where reliability and performance over temperature are of paramount importance.

\*Covered by Patent Nos. 3,978,473; RE 28,633; 4,020,486; 3,747,088; 3,803,590; 3,961,326.

<sup>1</sup> For details of calculations see Application Note, "AD DAC87 Reliability Predictions".

#### **PRODUCT HIGHLIGHTS**

- 1. The AD DAC87 directly replaces other devices of this type with significant increases in performance.
- 3-Chip IC construction makes the AD DAC87 the optimum choice for applications where performance and reliability are major considerations.
- 3. System performance upgrading is possible without redesign.
- 4. The AD DAC87 offers a maximum nonlinearity of ±0.012%, ±25ppm/°C maximum gain drift, and a total accuracy drift in the bipolar configuration of ±0.24% of FSR maximum over the -55°C to +125°C temperature range.
- The low T.C. Binary ladder guarantees that all AD DAC87 units will be monotonic over the specified temperature range.
- 6. Reduced power consumption requirements result in improved stability and shorter warm-up time.
- 7. The precision buried zener reference can supply up to 2.5mA for use elsewhere in the application.
- 8. Voltage or current output models are available.
- The solder-sealed ceramic package provides a reliable hermetic metal-to-metal seal.
- All accuracy and drift parameters are 100% tested at -55°C and +125°C to insure high performance over the full temperature range.
- 11. Both voltage and current output models are available processed to the requirements of MIL-STD-883, method 5008, class B.

10

# SPECIFICATIONS (TA = +25°C, rated power supplies unless otherwise noted)

MODEL	AD DAC87-CBI									
	MIN	1	(YP	MAX	UNITS					
DIGITAL INPUT										
Resolution				12	Bits					
Logic Levels (TTL Compatible)										
Logic "1" (at +1µA)	+2			+5.5	v					
Logic "0" (at -100µA)	0			+0.8	. V					
TRANSFER CHARACTERISTICS										
ACCURACY										
Linearity Error @ +25°C		I	1/4	±1/2	LSB					
-55 C to +125 C	۰.	+	1/2	±3/4	LSB					
Differential Linearity Error at +25 C			.1/2	±3/4 +1	LOD					
-55 C t0 +125 C		· •	·0 1	±1 ±0.2	L3D %					
Offset Error <sup>1</sup>		-	0.05	±0.2 ±0.1	%FSR <sup>2</sup>					
Temperature Range for Guaranteed				-0.1	<b>MI 51</b>					
Monotonicity	-55			+125	°c					
$DRIET^{3} (-55^{\circ}C to + 125^{\circ}C)$										
Total Bipolar Drift, max (includes gain.										
offset, and linearity drifts)		±	:15	±30	ppm of FSR/°C					
Total Error (-55°C to +125°C) <sup>4</sup>										
Unipolar		• ±	0.13	±0.3	% of FSR					
Bipolar		±	0.12	±0.24	% of FSR					
Gain										
Including Internal Reference		· <u>+</u>	:10	±25	ppm/°C					
Excluding Internal Reference		±	5	±10	ppm/°C					
Unipolar Offset		±	:1	±3	ppm of FSR/°C					
Bipolar Offset		±	5	±10	ppm of FSR/°C					
CONVERSION SPEED										
Voltage Model (AD DAC87-CBI-V)					•					
Settling Time to ±0.01% of FSR										
for FSK change										
with fkQ Feedback		2			μs					
for 11 SB change		1	c .		μs					
Slew Rate	10	2	0		μs <sub>.</sub> V/us					
Current Model (AD DAC87-CBI-I)	10	-		,	v /µ3					
Settling Time to ±0.01% of FSR										
for FSR Change 10 to $100\Omega$ Load		. 3	00		ns					
1kΩ Load		1			μs					
ANALOG OUTPUT										
Voltage Models			•							
Ranges		±2.5, ±5, ±10	0 to +5, 0 to +10		V					
Output Current	±5		, • . • • • • • • • • • • •		mA					
Output Impedance (dc)		0	.05		Ω					
Short Circuit Duration		INDEFINITI	E TO COMMON							
Current Models										
Ranges		±	1, 0 to -2	. *	mA					
Output Impedance – Bipolar	2.5	3	.3	4.1	kΩ					
- Unipolar	5.0	6	.6	8.2	kΩ					
Compliance	-1.5		( <b>3</b> )	+10.5	v					
Internal Reference Voltage (VR)	+0.17	+	0.3	+6.43	v					
Max External Current <sup>5</sup>		1		2.6	32					
max. External Current <sup>-</sup>		-	- C	2.5	mA nom of V- /°C					
			2	<u>→1</u> V	ppm or vg/C					
+15V Supply		+	0.007	+0.003	% of ESP /% V-					
-15V and +5V Supplies		+	0.002	+0.003	% of FSR/%Va					
				-0.007						
POWER SUPPLY REQUIREMENTS										
Rated Voltages		. 1	15, +5		v					
Range	±13.5, +4.5			±16.5, +16.5	v					
Supply Drain				20	· · ·					
+15V (Including 5mA Load)		· 1	10	20	mA					
+5V 16V		1		20	mA					
			20		mA					
TEMPERATURE RANGE					°.c.					
Specification	-55			+125	°C					
Storage	-05			+130	<u> </u>					
PACKAGE OPTION <sup>6</sup>		НҮ24А	ι.							

NOTES <sup>1</sup> Adjustable to zero with external trim potentiometer. <sup>2</sup> PSR means "full scale range" and is 20V for ±10V range, 10V for ±5V range, etc. <sup>3</sup> To maintain drift spec internal feedback resistors must be used for current output models: the buried zener reference drift is a nonlinear function of temperature: all devices are tested to insure that actual drift at any temperature within the specified operating range is less than guaranteed maximum.

 <sup>4</sup> With gain and offset errors adjusted to zero at +25°C.
 <sup>5</sup> With no degradation of specifications under constant load.
 <sup>6</sup> See Section 20 for package outline information. Specifications subject to change without notice.

### MIL-STD-883

#### MIL-STD-883

The rigors of the military/aerospace environment (temperature extremes, humidity, mechanical stress, etc.), demand the utmost in electronic circuits. The AD DAC87, with the inherent



Figure 1. External Adjustment and Voltage Supply Connection Diagram, Voltage Model



Figure 2. External Adjustment and Voltage Supply Connection Diagram, Current Model reliability of integrated circuit construction, was designed with these applications in mind. To further insure reliability, the AD DAC87 is available with 100% screening to MIL-STD-883, method 5008.

#### **PIN CONFIGURATION** 24 LEAD DUAL IN-LINE PACKAGE

I Models	Pin #	V Models
(MSB) Bit 1	1	Bit 1(MSB)
Bit 2	2	Bit 2
Bit 3	3	Bit 3
Bit 4	4	Bit 4
Bit 5	5	Bit 5
Bit 6	6	Bit 6
Bit 7	7	Bit 7
Bit 8	8	Bit 8
Bit 9	9	Bit 9
Bit 10	10	Bit 10
Bit 11	11	Bit 11
(LSB) Bit 12	12	Bit 12 (LSB)
Logic Supply	13	Logic Supply
-V <sub>S</sub>	14	-V <sub>S</sub>
lour	15	VOUT
Ref Input	16	Ref Input
Bipolar Offset	17	Bipolar Offset
Scaling Network	18	10V Range
Scaling Network	19	20V Range
Scaling Network	20	Summing Junction
Common	21	Common
+V <sub>S</sub>	22	+Vs
Gain Adjust	23	Gain Adjust
6.3V <sub>REF</sub> Out	24	6.3V <sub>REF</sub> Out

10

#### **FERNAL OFFSET AND GAIN ADJUSTMENT**

Jffset and gain may be trimmed by installing external OFF-SET and GAIN potentiometers, as shown in the block diagrams on the previous page. TCR of the potentiometers should be  $100ppm/^{\circ}C$  or less. If it is not convenient to use the 3.9M $\Omega$ and 33M $\Omega$  resistors shown, a functionally equivalent "T" network, as shown in Figure 3 may be substituted in each case.



#### Figure 3. Equivalent Resistances

Offset Adjustment. For unipolar configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10V. See Table I for corresponding codes and the block diagrams on the previous page for offset adjustment connections.

Gain Adjustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table I for positive full scale voltages and the block diagrams for gain adjustment connections.

DIGIT/	AL INPUT	ANALOG OUTPUT									
12 Bit F	Resolution	VOLT	AGE	CURRENT							
MSB	LSB	0 to +10V	±10V	0 to -2mA	±1mA						
000000 011111 100000 111111 1LSB	000000 111111 000000 111111	+9.9976V +5.0000V +4.9976V 0.0000V 2.44mV	+9.9951V 0.0000V -0.0049V -10.0000V 4.88mV	-1.9995mA -1.0000mA -0.9995mA 0.0000mA 0.488µA	-0.9995mA 0.0000mA +0.0005mA +1.000mA 0.488µA						



#### **VOLTAGE OUTPUT MODELS**

Internal scaling resistors provided in the AD DAC87 may be connected to produce bipolar output voltage ranges of  $\pm 10$ ,  $\pm 5$  or  $\pm 2.5V$  or unipolar output voltage ranges of 0 to  $\pm 5V$  or 0 to  $\pm 10V$  (see Figure 4).





Gain and offset drift are minimized in the AD DAC87 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table II.

Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10V	COB or CTC	19	- 20	15	24
±5 V	COB or CTC	18	20	N.C.	24
±2.5V	COB or CTC	18	20	20	24
0 to +10V	CSB	18	21	N.C.	24
0 to +5V	CSB	18	21	20	24

Table II. Output Voltage Range Connections AD DAC87-CBI-V

#### **CURRENT OUTPUT MODELS**

The current output model of the AD DAC87 can be used to drive a resistive load directly to produce a voltage output. Recommended output ranges and pin connections are shown in Table III.

Digital Input Codes	Output Range	External Resistance R <sub>LS</sub>	Connect Pin 15 to	Connect Pin 18 to	Connect Pin 20 to	Connect Pin 16 to	Connect Pin 17 to	RLS
CSB	0 to -2V	210Ω	20	19& R <sub>LS</sub>	15 .	24	Com (21)	Between Pin 18 & Com (21)
COB or CTC	±1V	<b>249</b> Ω	18	19	RLS	24	15	Between Pin 20 & Com (21)

Table III. AD DAC87-CBI-I Resistive Load Connections

#### DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance,  $R_L = R_{LI} + R_{LS}$ , connected as shown in Figure 5a will generate a voltage range,  $V_{OUT}$ , determined by:

$$V_{OUT} = -2mA \qquad \left(\frac{6.6k \times R_L}{6.6k + R_L}\right)$$

Where  $R_L$  max = 1.54k $\Omega$ 

#### and $V_{OUT}$ max = -2.5 V

To achieve specified drift connect the internal scaling resistor  $(R_{LI})$  as shown in Table III to an external metal film trim resistor  $(R_{LS})$  to provide full scale output voltage range of 0 to -2V. With  $R_{LS} = 0$ ,  $V_{OUT} = -1.69V$ .



Figure 5a. Unipolar Voltage Output



Figure 5b. Bipolar Voltage Output

#### Figure 5. AD DAC87-CBI-I Equivalent Circuit Driving Resistive Loads

#### DRIVING A RESISTIVE LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure 5b,  $R_L = R_{LI} + R_{LS}$ . Vout is determined by:

$$V_{OUT} = \pm 1 \text{mA} \left( \frac{\text{R}_{\text{L}} \times 3.22 \text{k}}{\text{R}_{\text{L}} + 3.22 \text{k}} \right)$$
  
Where R<sub>L</sub> max = 11.18kΩ

#### $V_{OUT}$ max = ±2.5V

To achieve specified drift, connect the internal scaling resistors  $(R_{L1})$  for the COB or CTC codes and add an external metal film resistor  $(R_{LS})$  in series to obtain a full scale output range of ±1V. In this configuration, with  $R_{LS}$  equal to zero, the full scale range will be ±0.874V.

VOL. I, 10-234 DIGITAL-TO-ANALOG CONVERTERS



### 10-Bit Monolithic D/A Converter

# AD DAC100

#### FEATURES

Complete Current Output Converter High Stability Buried Zener Reference Single Chip Monolithic Construction Wide Supply Range  $\pm 6V$  to  $\pm 18V$ Trimmed Output Application Resistors Fast Settling – 225ns (8 Bits), 375ns (10 Bits) Guaranteed Monotonicity Over Full Operating Temperature Range

TTL and DTL Compatible Logic Inputs MIL-STD-883B Processed Models Available Hermetically-Sealed 16-Pin Ceramic DIP (All Grades)

#### AD DAC100 FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT DESCRIPTION

The AD DAC100 is a 10-bit digital-to-analog converter with a high stability voltage reference fabricated on a single monolithic chip. Using 10 precision high-speed current-steering switches, a control amplifier, voltage reference, and laser-trimmed thin-film SiCr resistor network, the device produces a fast, accurate analog output current. Laser trimmed output application resistors are also included to facilitate accurate, stable current-to-voltage conversion.

The AD DAC100 also incorporates a low noise, high stability subsurface zener diode to produce a reference voltage with excellent long term stability and temperature cycle characteristics which challenge the best discrete zener references. A temperature compensation circuit is laser-trimmed to allow correction of the temperature coefficient of each device. This results in a maximum full-scale temperature coefficient of 15ppm/°C for the L and U versions, 30ppm/°C max for the K and T versions, 60ppm/°C max for the J and S versions.

All grades are packaged in a 16-pin hermetically-sealed ceramic dual-in-line package. The J, K, L versions are specified for operation over the  $-25^{\circ}$ C to  $+85^{\circ}$ C temperature range, the AD DAC100S, T and U for operation over the full military temperature range from  $-55^{\circ}$ C to  $+125^{\circ}$ C. MIL-STD-883B processing is available on all grades.

#### **PRODUCT HIGHLIGHTS**

- 1. The AD DAC100 is a true second-source equivalent to the industry standard DAC100.
- 2. The high impedance current output can be used with an external op amp and the internal applications resistors to produce a low impedance output voltage.
- 3. The AD DAC100 is available with a 10 volt output; or 5 volt version, consult factory.
- 4. The AD DAC100 is available in chip form for use in hybrid microcircuits.
- MIL-STD-883 processing to method 5004, Class B is available on all grades and temperatures ranges, both industrial (-25°C to +85°C) and military (-55°C to +125°C).

### $\label{eq:specifications} \begin{array}{l} (v_s=\pm 15v, -25^\circ C \leq T_A \leq +85^\circ C \mbox{ for J, K, L devices;} \\ -55^\circ C \leq T_A \leq +125^\circ C \mbox{ for S, T, U devices unless otherwise specified}) \end{array}$

PARAMETERS	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Resolution			10	10	10	Bits
Nonlinearity	N <sub>L</sub> N <sub>L</sub>	K, L, T, U ( $\pm \frac{1}{2}$ LSB - 10 Bits) J, S ( $\pm \frac{1}{2}$ LSB - 9 Bits)	_	-	$\substack{\pm  0.05 \\ \pm  0.1 }$	% FS % FS
Full Scale Tempco	T <sub>C</sub> T <sub>C</sub> T <sub>C</sub>	L, U K, T J, S	- - -	_ _ _ ·	±15 ±30 ±60	ppm/°C ppm/°C ppm/°C
Settling Time $T_A = \pm 25^{\circ}C$	t <sub>S</sub> t <sub>S</sub> t <sub>S</sub> t <sub>S</sub>	to $\pm 0.05\%$ FS to $\pm 0.1\%$ FS to $\pm 0.2\%$ FS to $\pm 0.4\%$ FS to $\pm 0.4\%$ FS to $\pm 0.8\%$ FS		- - - -	375 300 225 150	ns ns ns ns
Full Range Output Voltage* Adjustable to 10.0V with External 200Ω Trimmer	V <sub>FR</sub>	Connect FS Adjust to V –	10	-	11.1	V
Zero Scale Output Voltage	V <sub>zs</sub>	$V_{IN} = 2.1V$	. –	-	0.013	%FS
Logic Inputs: High	VINH	Measured with Respect to Output Pin	2.1	-	-	v
Logic Inputs: Low	VINL	Measured with Respect to Output Pin	<del>-</del> '	-	0.7	v
Logic Input Current, Each Input	I <sub>IN</sub>	$V_{IN} = 0 \text{ to } + 6V$	-	-	5	μA
Logic Input Resistance	R <sub>IN</sub>	$V_{IN} = 0$ to $+ 6V$	-	3	-	MΩ
Logic Input Capacitance	CIN		-	2	_	pF
Output Resistance	Ro		_ •	500	_	kΩ
Output Capacitance	Co		-	13	_	pF
Applied Power Supplies: V +		Linearity within Specification	+6	_	+18	V
Applied Power Supplies: V – Power Supply Sensitivity	P <sub>SS</sub>	Linearity within Specification $V_S + \pm 6V$ to $\pm 18V$	-6 -	-	-18 ±0.10	V % per volt
Power Consumption	PD	$V_{S} = \pm 15V$	<u> </u>	200	250	mW
Positive Supply Current	I +	$V_S = +15V$	_	_	8.33	mA .
Negative Supply Current	I —	$V_{S} = -15V$	. –	-	- 8.33	mA

\*Using external op amp for I/V conversion (see Figure 3).

#### ABSOLUTE MAXIMUM RATINGS

V+ Supply to V-Supply	γ.								0 to	<b>)</b> +	36V
V + Supply to Output .									0 t	o +	18V
V- Supply to Output .									0 t	o –	18V
Logic Inputs to Output .			۰.					_	1V	to	+6V
Power Dissipation <sup>1</sup>		•								500	mW

Operating Temperature Range
AD DAC100J, K, L
AD DAC100S, T, U
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering) + 300°C (60 sec)
NOTE:
<sup>1</sup> Rating applies to ambient temperature of 100°C. Above 100°C, derate at 10mW/ °C.

#### PIN CONFIGURATION TOP VIEW

Specifications subject to change without notice.



#### AD DAC100 ORDERING GUIDE

Model	Temperature Range	Maximum Linearity Error%	Max T.C. ppm/°C	Package Type
AD DAC100JD	- 25°C to + 85°C	0.1	60	D16A
AD DAC100JD/883B	- 25°C to + 85°C	0.1	60	D16A
AD DAC100KD	- 25°C to + 85°C	0.05	30	D16A
AD DAC100KD/883B	- 25°C to + 85°C	0.05	30	D16A
AD DAC100LD	$-25^{\circ}$ C to $+85^{\circ}$ C	0.05	15	D16A
AD DAC100LD/883B	-25°C to +85°C	0.05	15	D16A
AD DAC100SD/883B	- 55°C to + 125°C	0.10	60	D16A
AD DAC100TD/883B	- 55°C to + 125°C	0.05	30	D16A
AD DAC100UD/883B	- 55°C to + 125°C	0.05	15	D16A

#### **CROSS REFERENCE**

#### **Analog Devices**

Precision Monolithics Inc.

AD DAC100JD AD DAC100JD/883B AD DAC100KD AD DAC100KD/883B AD DAC100LD AD DAC100LD/883B AD DAC100SD/883B AD DAC100TD/883B DAC-100 BCQ1, BCQ3, CCQ1, CCQ3, DDQ1, DDQ3 DAC-100 BCQ7, CCQ7, DDQ7 DAC-100 ABQ1, ACQ1, ACQ3, BBQ1, BBQ3 DAC-100 ABQ7, ACQ7, BBQ7 DAC-100 AAQ1 DAC-100 AAQ7 DAC-100 BCQ5, CCQ5, DDQ5 DAC-100 ABQ5, ACQ5, BBQ5 DAC-100 AAQ5, BAQ5

10

### Applying the AD DAC100

#### DIGITAL INPUT CODES

The AD DAC100 accepts complementary digital input codes in either binary, offset binary or two's complement (see Table 1).

DIGITAL INPUT		ANALOG OUTPUT			
MSB	LSB	Compl. Straight Binary	Compl. Offset Binary	Compl.* Two's Compl.	
00000 01111 10000 11111	00000 11111 00000 11111	+ Full Scale + ½ Full Scale Mid-scale – LSB Zero	+ Full Scale Zero - LSB - Full Scale	– LSB – Full Scale + Full Scale Zero	

\*Invert the MSB of the COB code with an external inverter to obtain CTC code.

Table 1. Digital Input Codes

#### ACCURACY

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it cannot be corrected for. The linearity error of the AD DAC100 is specified over its entire temperature range. This means that the analog output will not vary by more than  $\pm \frac{1}{2}$ LSB, maximum, from an ideal straight line drawn



between the end points (inputs all "1"s and all "0"s) over the specified temperature range (see Figures 1 and 2). Differential linearity error of a D/A converter is the deviation

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm$ 1LSB means that the output voltage step sizes can range from 0LSB to 2LSB when the input changes from one adjacent input state to the next. Monotonicity over the full temperature range is guaranteed in the AD DAC100 to insure that the analog output will not decrease with increasing input digital codes.



Figure 1. Relationship of OFFSET and GAIN Adjustments for a BIPOLAR D/A Converter (Input, Horizontal; Output, Vertical)

Figure 2. Relationship of OFFSET and GAIN Adjustments for a UNIPOLAR D/A Converter (Input, Horizontal; Output, Vertical)



NOTE: FULL SCALE TEMPCO IS DEFINED AS THE CHANGE IN OUTPUT VOLTAGE MEASURED IN THE CIRCUIT ABOVE AND IS EXPRESSED IN PPM BETWEEN EITHER TEMPERATURE EXTREME DIVIDED BY THE CORRESPONDING TEMPERATURE CANNEE.

Figure 3. Full Scale Test Circuit

### CONNECTING THE AD DAC100 FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD544, AD547, AD509, AD510, AD741L) is used, excellent performance can be obtained in many situations without trimming. (A 5mV op amp offset is equivalent to ½LSB on a 10 volt scale).

The AD509 is recommended for buffered voltage-output applications which require a settling time to  $\pm \frac{1}{2}$ LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 13 picofarad DAC output capacitance.

#### **FIGURE 4. UNIPOLAR CONFIGURATION**

This configuration will provide a unipolar 0 to +10 volt output range.

#### STEP I . . . ZERO ADJUST

Turn all bits HIGH and adjust op amp trimmer, R4, until the output reads 0.000 volts (1LSB = 9.76mV).

#### STEP II . . . GAIN ADJUST

Turn all bits LOW and adjust 200Ω gain trimmer, R2, until the output is 9.990 volts (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.)

#### FIGURE 5. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.990 volts, with positive full scale occurring with all bits LOW (all 0's).

#### STEP I . . . OFFSET ADJUST

Turn all bits HIGH, adjust  $200\Omega$  gain trimmer to give a reading of -5.000 volts.

#### STEP II . . . GAIN ADJUST

Turn LOW MSB only, turn all other bits HIGH. Adjust  $500\Omega$  trimmer R3, to give 0.000 output volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, the op amp trimmer is unnecessary unless the untrimmed offset drift of the op amp is excessive.



Figure 4. Unipolar Voltage Output Circuit



Figure 5. ±5V Bipolar Voltage Output Circuit

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-239

#### COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy.

The AD DAC100 is designed to be operated with the output voltage near zero. Output voltage swings can affect linearity by causing improper switching of bits. Potentially damaging large voltage swings can be avoided by clamping the output within  $\pm 0.7$  volts using a pair of back to back silicon diodes between the output and ground as shown in Figure 6.

#### INTERFACING WITH CMOS LOGIC

CMOS inputs may be used directly as long as the logic input voltages do not exceed 6.5V or V + (the lesser of the two). If a  $+6 (\pm 5\%)$ V input supply is used, no interfacing components are required.

For CMOS levels between 6.5V and + 15V, a method of interfacing is shown in Figure 7. The high level inputs are stepped down to TTL level inputs not exceeding 5V by using CMOS Hex buffer/ converters. These buffer/converters not only provide level shifting but allow input coding flexibility since they are available as inverting (CD4049A) or noninverting (CD4050A) devices. The user can then choose betwen negative true and positive true binary coding.

#### **REDUCED RESOLUTION APPLICATIONS**

For applications requiring less than 10 bits of resolution, all unused logic inputs must be tied high for proper operation (see Figure 8).



\*MUST BE CURRENT LIMITED TO AVOID DAMAGING THE LEVEL SHIFTING BUFFER.

#### Figure 7. CMOS to AD DAC100 Interface



Figure 8. Reduced Resolution Application



Figure 6. Tracking (Servo Type) A/D Converter

### Applications of the AD DAC100



10



 $V_{OUT} = N_1$ 

**}**2.44k11 <u>−</u> 011

0 – 2mA

AD DAC100

2000

AD DAC100

20012



Figure 11. 8-Bit Successive Approximation A/D Converter

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-241

#### VOL. I, 10-242 DIGITAL-TO-ANALOG CONVERTERS



# High Resolution 16- and 18-Bit Digital to Analog Converters

### DAC1136/1138

10

#### FEATURES

#### DAC1138

18-Bit Resolution and Accuracy ( $38\mu$ V, 1 Part in 262,144) Nonlinearity 1/2LSB max (DAC1138K) Excellent Stability Settling to 1/2LSB (0.0002%) in 10 $\mu$ s Hermetically-Sealed Semiconductors

#### DAC1136

16-Bit Resolution and Accuracy (152μV, 1 Part in 65,536) Low Cost Nonlinearity 1/2LSB Max (DAC1136K, L) Settling to 1/2LSB (0.0008%) in 6μs

DEGLITCHER IV Eliminates DAC Glitches Available on DAC1136/1138 Card-Mounted Assembly

#### GENERAL DESCRIPTION

The DAC1136/1138 are complete self-contained current or voltage output modular digital to analog converters with resolutions and accuracies of 16 and 18 bits.

The DAC1136/1138 combine precision current sources with state-of-the-art steering switches to produce a very linear output. Inputs to these converters are compatible with TTL levels. The converters have a current output of -2mA full scale. A voltage output can be obtained by connecting the internal amplifier to the current output by means of jumpers. By using additional jumpers, the user can select any one of the following output ranges: 0. to +5V, 0 to +10V, ±5V, or ±10V.

The DAC1136/1138 are available on Card-Mounted Assemblies. In this configuration, selectable options include: input codes, output amplifiers, and a high speed transient-suppressing Deglitcher Module, Deglitcher IV.

#### WHERE TO USE HIGH RESOLUTION DACS

The DAC1136/1138 deliver exceptional accuracy for a broad range of display, test and instrumentation applications. The

#### DAC1136/38 FUNCTIONAL BLOCK DIAGRAM



DAC1136, with a resolution of 16 bits or 1 part in 65,536, and the DAC1138 with a resolution of 18 bits or 1 part in 262,144 are ideally suited for applications requiring wide dynamic range measurement and control. Applications include data acquisition systems, high resolution CRT displays, automatic semiconductor testing, photo-typesetting, frequency synthesis and nuclear reactor control.

#### CERTIFICATE OF CALIBRATION

Each DAC1138 has been calibrated with equipment and methods that are traceable to the National Bureau of Standards (NBS). A Certificate of Performance is sent with each unit, which includes 1000 hour stability data for the reference zener and linearity test data.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 10-15.

### **SPECIFICATIONS** (typical @ +25°C, rated power supplies unless otherwise noted; specifications for mounting card with amplifier/deglitcher options same as module unless otherwise noted)

	DAC1136 Module	DAC1138 Module
PEROLUTION DITE	J K L	<u> </u>
RESOLUTION, BITS	16	18
ACCURACY Integral Nonlinearity	± 1LSB max   ± 1/2LSB max   ± 1/2LSB max	± 1LSB max ± 1/2LSB max
Differential Nonlinearity	$\pm 1LSB \max$ $\pm 1/2LSB \max$ $\pm 1/2LSB \max$	± 1LSB max ± 1/2LSB max
Gain and Offset Error (Externally Adjustable)	± 1LSB	$\pm 1LSB$
ANALOG OUTPUT Unipolar Mode	-2mA to $0mA$	-2mA to $0mA$
Bipolar Mode	-1mA to +1mA	- 1mA to + 1mA
Voltage Output Range (Pin Selectable)	$0 \text{ to } + 5\text{V}, 0 \text{ to } + 10\text{V}, \pm 5\text{V}, \pm 10\text{V}$	$0 \text{ to } + 5\text{V}, 0 \text{ to } + 10\text{V}, \pm 5\text{V}, \pm 10\text{V}$
DIGITAL INPUTS	TTL/CMOS	TTL/CMOS
INPUT CODES		Coulor Bio (COMBRD)
Bipolar Mode	Complementary Binary (COMP BIN) Complementary Offset Binary (COMP OBIN)	Complementary Offset Binary (COMP BIN)
DYNAMIC CHARACTERISTICS		,
Settling Time to 1/2LSB		
Current Full Scale Stan	<b>9</b> a	10.05
LSB Step	ομς 6μς	8µs
Voltage		
Unipolar (10V Step) Bipolar (20V Step)	90µs 250µs	1/5µs 140µs
LSB Step	8µs	18µs
Slew Rate	1V/µs	<u>2V/μs</u>
TEMPERATURE COEFFICIENTS	· ,	
Integral Nonlinearity	±1 ±1.5 max	±0.3
Differential Nonlinearity	±1 ±1 ±1.5 max	± 0.4
Gain (Excluding V <sub>REF</sub> ) Offset	$\pm 5$ $\pm 5$ $\pm 8 \mathrm{max}$	± 0.8
Unipolar Mode	±0.5	±0.5
Bipolar Mode	±5	±1
STABILITY, LONG TERM	. · · ·	
Gain (Excluding V <sub>REF</sub> )	±5	±2
Offset	±6	±2
NOISE (Include V <sub>REF</sub> ; Double for		
Bipolar Mode Output Current (BW = 100kHz)	0.5nA rms	0.5nA rms
Output Voltage (BW = 0.1-10Hz)		
(a 0V (A11 1's Code; "ZERO") (a $SV(MSB = 0 Code; "Half Scale")$	4µV pk-pk	4μV pk-pk 6μV pk-pk
(a 10V (A110's Code; "Full Scale")	9µV pk-pk	9μV pk-pk
Output Voltage (BW = 100kHz)	30µV rms	30µV rms
VOLTAGE COMPLIANCE (Amplifier		
Max E <sub>OS</sub> Allowed for Rated Accuracy	$\pm 2mV max$	$\pm 200 \mu V max$
Initial Eos (Factory Adj.)	$\pm 100 \mu V$	$\pm 100 \mu V$
E <sub>OS</sub> Drift Current Output (pin 69)	$\pm 10\mu V/^{\circ}C$	± 10µV/°C
Voltage Protection	via Internal Schottky Diodes	via Internal Schottky Diodes
Source Resistance	>331-0	>33k0
Bipolar Mode	>5kΩ	>5kΩ
Source Capacitance	150pF	150pF
REFERENCE VOLTAGE (V <sub>REF</sub> )		6 0001/ Maximum Error +0 0241/)
Noise (BW = $0.1-10Hz$ )	$\pm 6.000 \text{ (Maximum Error, } \pm 0.024 \text{ V})$ $3\mu \text{V} \text{ pk-pk}$	$\pm 0.000 \text{ (Maximum Error, } \pm 0.024  (Ma$
Тетрсо	5ppm/°C	5ppm/°C
POWER SUPPLY REQUIREMENTS'		0.1
$\pm 15 V dc, \pm 5\%$ $\pm 15 V dc, \pm 5\%$	9mA ± 30mA	$\pm 30 \text{mA}$
POWER SUPPLY REJECTION (±15V dc)		
Gain or Offset vs. FSR	80dB	80dB
Differential Nonlinearity	$\pm 1/4$ LSB per Volt $\Delta V_S$	$\pm 1/4$ LSB per Volt $\Delta V_{S}$
Operating Temperature	$0$ to $+70^{\circ}$ C	0 to + 70°C
Storage Temperature	- 55°C to + 85°C	- 55°C to + 85°C
Humidity	5% to 95%, Noncondensing	5% to 95%, Noncondensing

NOTES: <sup>17</sup>Emperature coefficients guaranteed maximum from 15°C to 35°C, typical from 0 to + 70°C. <sup>3</sup>Recommended DNL calibration check: 6 months. <sup>3</sup>Recommended Power Supply: Analog Devices Model 923.

Specifications subject to change without notice.



### 4-20mA, 8- and 10-Bit Digital-to-Analog Converters

# DAC1420, DAC1422

#### FEATURES

ISA S50.1 Type 3 Class U Output Guaranteed Monotonic 0 to +70°C Totally Powered From Loop Supply Wide Supply Range +10V to +36V Self-Contained Data Latch Auxiliary Analog Input No Minimum Load Requirement

#### APPLICATIONS

Direct Digital Controllers Computer Based Process Control Systems Digital Pressure Transducers

#### **GENERAL DESCRIPTION**

Models DAC1420/1422 are 8/10-bit D/A converters with analog output in the form of a 4-to-20mA current source. Specifically designed for the process-control industry, and requiring but a single +10V to +36V power supply, they meet the requirements of ISA standard S50.1 for Type 3 Class U (3-wire nonisolated) output. Included in the  $2'' \times 2'' \times 0.4''$ module are a set of CMOS latches, an 8/10-bit CMOS DAC, two analog-to-current converters—one reflecting the translated output from the DAC, the other an auxiliary backup analog input—a current amplifier, and a regulator & reference. The

#### DAC1422 FUNCTIONAL BLOCK DIAGRAM



DAC1422 Block Diagram shows the basic connections and operation of the devices with an external loop supply and a remote load,  $R_L$ , supplied via a twisted pair.

#### HOW LOOP DACS WORK

The Loop DAC Block Diagram is a more-detailed version of the DAC1422 Block Diagram, showing some of the options available to the user in applying the DAC1420/1422. The basic digital-to-analog conversion is performed by a circuit employing an Analog Devices CMOS integrated-circuit multiplying DAC. Its output is a voltage, which is converted to a 4-to-20mA output current by a V-to-I converter circuit.



#### LOOP DAC FUNCTIONAL BLOCK DIAGRAM

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 10-23.

### **SPECIFICATIONS**

(typical @ +25°C, VLOOP = +24 volts unless otherwise specified)

MODEL	DAC1420	DAC1422
DIGITAL INPUTS		
Resolution	8 Bits	10 Bits
Levels		,
(Except "ANA/DIG")	CMOS V <sub>DD</sub> =5V	*
- -	"1" = >3.3V ® 1µA	*
•	"0" = <1.7V <b>®</b> 1µA	*
ANA/DIG Input		
Impedance	l2kΩ	*
"1"	"1" = >2.4V $@$ 140 $\mu$ A	*
"0"	$0^{\circ} = <0.7 V @ 0 \mu A$	*
Latch Strobe	Rising Edge Sensitive	*
T <sub>DH</sub> (Data Hold)	Ons (min)	*
T <sub>DS</sub> (Data Set-Up)	50ns (min)	*
ANALOG OUTPUT		
Туре	ISA S50.1 Type 3 Meets	
	and Exceeds Class U	. •
Nominal Range	4-20mA	*
Compliance	V <sub>LOOP</sub> -6V	•
Output Impedance	>4M\2 @ dc	*
Minimum Load	002	*
STABILITY AND ACCURACY	_ ·	
Monotonicity	Guaranteed, 0 to +70°C	*
Integral Nonlinearity	±1/2LSB	*
Differential Nonlinearity	±1/2LSB	*
Temperature Stability		
Offset	25ppm FSR/°C	+
Span	50ppm FSR/°C	*
Adjustability	±10% each, Offset	
	and Span	*
Initial Error, Untrimmed <sup>1</sup>	±2LSB's each, Offset	
	and Span	*
Power Supply Rejection	20ppm FSR/V	•
Noise, 10Hz to 100Hz <sup>2</sup>	4mV p-p	*
ANALOG BACKUP INPUT		
Range <sup>3</sup>	1 - 5V	*
Gain	4mA/Volt (1-5V produces	*
	4-20mA)	- <b>-</b>
Accuracy	±3%	*
Stability	±100ppm FSR/ C	*
Input Impedance	10-32	*
POWER		
Loop Supply, minimum	+10V	*
maximum	+36V	*
Supply Current	I <sub>OUT</sub> +30mA	*
ENVIRONMENTAL		
Operating Temperature	0 to +70°C	•
Storage Temperature	-25°C to +85°C	*
SIZE	$2'' \times 2'' \times 0.4''$	*
·····		

NOTES

<sup>1</sup> Both offset and span error are adjustable to zero.

<sup>2</sup> Load = 750Ω|| 1,000pF.

<sup>3</sup> This input should not exceed +5.5V and should be grounded if not used.

\*Specifications same as DAC1420.

Specifications subject to change without notice.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



Module Weight: 1.6 ounces (45 G)

\*Pins 12 & 13 appear on DAC1422 only.

DIGITAL INPUT	NOMINAL CURRENT OUTPUT
Binary Code	and the second
11111111111	+19.984mA
0000000001	+ 4.016mA
0000000000	+ 4.000mA

Table 1. Nominal Input-Output Relationships

#### DAC1423: ISO-DACTM

For applications in hostile environments, where ground loop elimination is required, consider Analog Devices model DAC1423. This isolated 10-bit 4-20mA DAC offers the following:

- High Voltage Protection (1500V dc)
- 8- and 10-bit Bus Compatibility
- Fail Safé Design
- Increment/Decrement Back-Up
- Bumpless Transfer



### 4-20mA, 10-Bit, Isolated Digital-to-Analog Converter

# DAC1423

10

#### FEATURES

3-Port Galvanic Isolation Guaranteed Monotonic 0 to  $+70^{\circ}$ C Microprocessor Compatible Interface Increment/Decrement Backup Control May be Powered from Loop Supply Low Power: 450mW typ Output Will Drive 0 $\Omega$  Loads Bumpless Transfer, Auto to Manual

#### APPLICATIONS

Direct Digital Controllers Ground Loop Elimination in Industrial and Process Control High Voltage Protected Data Acquisition Systems Digital Pressure Transducers Driving Analog Recorders

#### GENERAL DESCRIPTION

Analog Devices' ISO-DAC<sup>TM</sup> (ISOlated Digital-to-Analog Converter) model DAC1423 is a low power 10-bit DAC with 4-20mA current output, designed specifically for the process and industrial control industry. Its advanced features and excellent performance make for easy application within new and existing control systems. The DAC1423 contains a CMOS holding register, allowing direct interface with microprocessors, CMOS digital-to-analog converter, voltage-to-voltage isolator and a voltage-to-loop current converter. The small size and low profile  $(2'' \times 4'' \times 0.4'')$  allows much greater functional density than previously available solutions.

#### **DESIGN FEATURES AND USER BENEFITS**

Microcomputer Interface: The parallel digital interface is a 5V CMOS design with independently controllable input latches and Tri-State\* buffers, split into upper and lower sections (an 8-bit and a 2-bit byte) so that 8- or 16-bit bus compatibility may be achieved.

**True 3-Port Isolation:** The output connections and power connections are galvanically isolated, both from each other and from the digital section. Each will accommodate a wide range of power supply voltages and may be operated from the same supply, if desired.

Increment/Decrement: Increment/decrement control is achieved via the input latch/counter. An internal slow speed clock is supplied for this operation. Overflow/underflow lockout circuitry is used to prevent full scale "bumps" from occurring.

\*Tri-State is a trademark of National Semiconductor Corporation.

#### DAC1423 FUNCTIONAL BLOCK DIAGRAM



Adjustable Offset and Span: The ISO-DAC has offset and span accuracies of  $\pm 2LSB$ 's ( $\pm 0.2\%$  FSR) each. However, if the user desires adjustable offset and span, there are provisions for  $\pm 10\%$  adjustment range for each.

High CMV Isolation: The isolation barriers will withstand 1.5kV dc continuously, or 1kV rms @ 60Hz for 60 seconds. The ISO-DAC is designed to meet the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability). Common Mode Rejection is excellent; typically, 103dB @ 60Hz for a  $250\Omega$  load.

Synchronized: The ISO-DAC may be synchronized to an external system clock, multiple DAC1423's may be on synchronized to one another. In the event of loss of external sync, the DAC1423 will "free run" on its own oscillator.

**Isolated Power Out:** An internally derived +5V supply is brought out so that the user may power a small amount of application circuitry from the DAC1423's power supply.

ISA-S50.1: The three terminal output structure conforms to the Instrument Society of America Standard ISA-S50.1, "Compatibility of Analog Signals for Electronic Industrial Process Instruments."

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-247

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 10-27.

### **SPECIFICATIONS** (typical @ +25°C, VLOOP = +24 volts unless otherwise specified)

MODEL	DAC1423	<b>OUTLINE DIMENSIONS</b>
DIGITAL INPUTS		Dimensions shown in inches and (mm).
Resolution	10 Bits	
Levels, CMOS $V_{DD} = 5V$	"1" = >3.3V @ 1μA	2.02 (51.3) MAX
	"0" = $< 1.7 V @ 1 \mu A$	0.42
Strobe	Level Sensitive	(10.7) MAX
ANALOG OUTPUTS		
Туре	ISA S50.1 Type 3 Meets or	0.2 (5.1) MIN
	Exceeds Class U	
Nominal Range	4-20mA	<b>→</b> 36 37 <b>→</b>
Compliance	VLOOP -6V	
Output Impedance	$>4M\Omega$ @ dc	
Minimum Load	$\Omega 0$	
Maximum Load	$(V_{LOOP} - 6V/I_{OUT})$	
Maximum Capacitive Load	Unlimited	. <b>↓</b>
STABILITY AND ACCURACY		
Monotonicity	Guaranteed, 0 to +70°C	
Integral Nonlinearity	±1/2LSB	
Differential Nonlinearity	±1/2LSB	•18 •••••••••••••••••••••••••••••••••••
Temperature Stability		
Offset	50ppm FSR/°C	
Span	50ppm FSR/°C	<u>₹</u>
Adjustability	±10% each, Offset and Span	<u>ě</u>
Initial Error, Untrimmed <sup>1</sup>	±2LSB's each, Offset and Span	
Power Supply Rejection	20ppm FSR/V	
Noise, $10$ Hz to $100$ Hz <sup>2</sup>	0.1LSB	
Warm Up Time to Rated Accuracy	5 minutes	
Warm Up Drift	0.5LSB	
ISOLATION		BOTTOM VIEW
Max CMV, Inputs to Outputs		NOTE: TERMINAL PINS INSTALLED ONLY IN SHADED HOLE LOCATION
ac, 60Hz, 1 minute	1000V rms	MODULE WEIGHT: 60.8G
dc. Continuous	1500V dc	
CMR, Inputs to Outputs, 60Hz, $R_L = 250\Omega$	103dB	
POWER	· · · · · · · · · · · · · · · · · · ·	
Loop Supply Range	12-36V dc	<i>.</i>
Loop Supply Current	I <sub>OUT</sub> + 5mA	DIN DESIGNATIONS
Power Supply Range <sup>3</sup>	14-36V dc	rin Designations
Power Supply Current <sup>3</sup>	20mA	PIN FUNCTION PIN FUNCTION
ENVIRONMENTAL		1 Iout 72 NC
Operating Temperature	$0 \text{ to } +70^{\circ} \text{C}$	3 NC 70 NC
Storage Temperature	-25°C to +85°C	4 NC 69 NC 5 NC 68 SYNCIN

NOTES:

<sup>1</sup> Both offset and span error are adjustable to zero.
<sup>2</sup> Load = 750Ω|| 1,000pF and slow clock disabled.
<sup>3</sup> The DAC1423 can be entirely powered from the loop supply.

Specifications subject to change without notice.

#### TIONS

PIN	FUNCTION	PIN	FUNCTION
F÷-	1	1 72	NC
	NC	1 /2	NC
1 5	NC	1 20	NC
	NC	60	NC
2	NC	1 60	SYNC IN
		67	AV POWER
7	NC	66	SYNCOUT
	NC	65	NC
ă	COMMON	64	PWR COMMON
10	NC	63	NC
11	NC	62	NC
12	NC	61	NC
13	WIDE SPAN	60	NC
14	PRECISION SPAN	59	NC
15	+Vocc	58	NC
16	WIDE OFFSET	57	NC
17	PRECISION OF FSET	56	NC
18	SPAN COMMON	55	NC
19	DIGITAL COMMON <sup>1</sup>	54	NC
20	+5Vout	53	DIGITAL COMMON <sup>1</sup>
21	LOAD HIGH	52	CLOCK IN
22	LOAD LOW	51	LSB OUT
23	NC	50	BIT 9 OUT
24	LSB IN	49	BITBOUT
25	NC	48	BIT 7 OUT
26	BIT9IN	47	BIT 6 OUT
27	BIT 8 IN	46	BITSOUT
28	UP/DN	45	READ HIGH
29	BIT 7 IN	44	READ LOW
30	BITEIN	43	BIT 4 OUT
31	BITSIN	42	BIT 3 OUT
32	BIT 4 IN	41	BIT 2 OUT
33	BIT 3 IN	40	MSB OUT
34	BIT 2 IN	39	CLOCK OUT
35	MSB IN	38	CT
1 36		37	DIGITAL COMMON <sup>1</sup>

<sup>1</sup>PINS 19, 37 and 53 ARE INTERNALLY CONNECTED.



# Hybrid Video Low Glitch D/A Converter

# **HDD Series**

#### **FEATURES**

- Ultra Fast 10ns Settling Time to 0.2% (HDD-0810) 15ns Settling Time to 0.1% (HDD-1015)
- Internal Monolithic Reference
- Low 200pV-sec Glitch Energy
- Single -5.2V Power Supply
- Available Screened to MIL-STD-883
- Designed for General Output Compatibility with EIA Standards RS-170 and RS-343, including 10% Brightness
- Complete Composite Inputs (HDD-0810C, HDD-1015C)

#### APPLICATIONS

- Raster Scan and Vector Graphic Displays
- TV Video Reconstruction
- Ultra Fast Current or Voltage Output DAC for Use in Analytical Instrumentation
- Digital VCOs

#### GENERAL DESCRIPTION

The HDD-0810 and HDD-1015 combine state-of-the-art technology with the latest active laser trimming techniques to achieve the world's fastest 8- and 10-bit voltage output digitalto-analog converters of their type.

Containing input registers and an ultra stable monolithic internal reference, the HDD-0810 8-bit D/A converter settles to within 0.2% in 10ns, while the 10-bit version HDD-1015 settles to within 0.1% in only 15ns. They are compatible with standard ECL logic levels. The  $75\Omega$  output impedance allows them to drive  $75\Omega$  cables or filters directly, without costly external output drivers. This feature assures that a full one volt is available at the load, since the D/A output is a minimum of 27mA (HDD-1015). Additionally, these D/As are monotonic over the full operating temperature range of  $-25^{\circ}\text{C}$ to  $+85^{\circ}\text{C}$  (metal case versions), or 0 to  $+70^{\circ}\text{C}$  for the commercial style glass-ceramic package, and require only a single -5.2V supply for operation.

The HDD-0810C and HDD-1015C combine all of the above features with full composite input capability, which allows operation directly with raster scan/output video display systems. These controls include Composite Sync, Blanking, Setup and a 10% Brightness input which gives the user digital control of the picture's intensity. Further, the HDD Series D/A converters contain provisions for external adjustments to optimize differential phase and gain, critical considerations in composite color video applications.

The industry standard 32-pin dual in-line packages are available in either ceramic/glass cases for commercial applications or hermetically sealed metal cases for military type applications. They are available screened to MIL-STD-883.





TIME IS MEASURED FROM 50% TRANSITION POINT OF THE STROBE WITH INPUT DATA LINES DESKEWED AND  $75\Omega$  LOAD. VOLTAGE OUTPUT. INHERENT DELAY OF INTERNAL REGISTER (3ns) HAS BEEN DISREGARDED.

HDD Series D/A Converters Accuracy vs. Settling Time

# SPECIFICATIONS (typical @ +25°C with nominal power supplies and 75Ω output load unless otherwise noted)

MODEL	UNITS	HDD-0810	HDD-0810C	HDD-1015	HDD-1015C
RESOLUTION FS = FULL SCALE	Bits	8	8	10	10
LSB WEIGHT (Current)	щА	106	67	27	17
LSB WEIGHT (Voltage)	mV	4	2.5	1	0.625
ACCURACY <sup>1</sup>	t% of FS	0.1		0.05	· · · · · · · · · · · · · · · · · · ·
	±% of GS	•••	0.1	0.00	0,05
Linearity	±μA	26.5	17	13	8.5
Monotonicity		Guaranteed	•	•	•
Zero Offset (Initial)	mV	-1.4	•	•	*
TEMPERATURE COEFFICIENTS					
Linearity	ppm/°C	5	•	•	•
Zero Offset	ppm/°C	1	:		
Gain	ppm/ C	80	-	· · · · ·	-
STROBE INPUT				•	
Logic Compatibility	v	-0.9	•	•	•
(Positive Logic) "0" =	v	-1.7	•	•	•
Logic Loading		50pF and 5k $\Omega$			
		to -5.2V	•	•	•
Set-Up Time (Data)	ns	2.5 min	•	•	•
Hold Time (Data)	ns	1.5 min		:	
Propagation Delay	ns	3			· ·
REFERENCE BLACK AND					
REFERENCE WHITE INPUTS <sup>2</sup>		See Note 2	•	•	•
Logic Compatibility	·	ECL	*	•	•
Logic Voltage Levels "1" =	V V	-0.9	•	•	
Logic Loading	v	-1.7 50nF and 5k $\Omega$	SpF and $50k\Omega$	50nF and 5kO	5pF and 50kO
		to -5.2V	*	*	*
DATA INPLITS			···• · · · ·		•
Logic Compatibility		ECL	•	•	•
Logic Voltage Levels "1" =	v	-0.9	•	•	•
(Positive Logic) "0" =	V.	-1.7	•	•	•
Logic Loading		5pF and 50kΩ	•	•	•
(Each Bit)		to -5.2V			
Coding (See Table)		Complementary Binary	•	•	•
	·	(CBN)			
COMPOSITE SYNC INPUT		N1/A	FCI	NT/A	FOL
Logic Voltage Levels "1" =	v	N/A N/A	-0 9	N/A	-0.9
"0" =	v	N/A	-1.7	N/A	-1.7
Logic Loading for Logic "1"		N/A	5pF, +7.6mA	N/A	5pF, +7.6mA
Logic "0"		N/A	5pF, -50µA	N/A	5pF, -50µA
COMPOSITE BLANKING AND	·				
10% BRIGHT INPUTS					
Logic Compatibility		N/A	ECL	N/A	ECL
Logic Voltage Levels "1"	· V · ·	N/A N/A	-0.9	· N/A N/A	-0.9
Logic Loading	v	NA	$5 \text{pF}$ and $50 \text{k}\Omega$	1977	$5 \text{ pF}$ and $50 \text{ k}\Omega$
		N/A	to -5.2V	N/A	to -5.2V
SETUP CONTROL			1		
Ground	mV	0 (0 IRE Units)	•	•	•
Open	mV	71 (10 IRE Units)			•
	Y	142 (20 IRE Units)			
OUTPUT <sup>3</sup>		0 27.2	0.00 17	0 17 7	0.00 17.05
Voltage <sup>4</sup>	mA V (+1%)	0  to  -27.2 0 to $-1.020$	$0 t_0 - 17$	0 to -27.5	$0 t_0 = 0.639375$
Compliance	V	+1.1 to -1.1	*		•
Internal Impedance	Ω(±5%)	75	•	•	•
OUTPUT - COMPOSITE SYNC					· · · · · · · · · · · · · · · · · · ·
Current	mA (±5%)	N/A	0 or -7.6	N/A	0 or -7.6
Voltage	mV (±5%)	N/A	0 or -286	N/A	0 or -286
OUTPUT – 10% BRIGHT					
Current	mA (±5%)	N/A	0 or -1.9	N/A	0 or -1.9
Voltage	mV (±5%)	N/A	0 or -71	N/A	0 or -7.1
OUTPUT - COMPOSITE					
BLANKING <sup>5</sup>					0 17 05 18 05 00 05
Current	mA (±1%)	N/A	0, -17.0, -18.9, or -20.8	N/A N/A	0, -17.05, -18.95, or -20.85
voltage	mv (±1%)	IN/A	0,-057.5,-708.75 or -780	IN/A	0,-037.4,-/10.0,01-/01.9

MODEL	UNITS	HDD-0810	HDD-0810C	HDD-1015	HDD-1015C
SPEED PERFORMANCE - FULL					
SCALE OR GRAY SCALE OUTPUT					
Settling Time (Voltage) <sup>6</sup>	ns (to % FS)	10 (0,2)		15 (0.1)	
	or (to % GS)		10 (0.2)		15 (0.1)
Slew Rate	V/μs	200	•	•	•
Update Rate <sup>7</sup>	MHz	100	100	67	67
Rise Time	ns	4	•	•	•
Glitch Energy <sup>8</sup>	pV-s	200	•	•	•
SPEED PERFORMANCE -					
CONTROL INPUTS					
Settling Time to 10% of					
Final Value for:					
Composite Sync	ns	N/A	10	N/A	10
Composite Blanking	ns	N/A	10	N/A	10
Reference White	ns	N/A	10	N/A	10
Reference Black	ns	N/A	10	N/A	10
10% Bright	ns	N/A	10	N/A	10
POWER REQUIREMENTS					
-5.2V ±0.25V	mA	380	390	450	450
Power Supply Rejection Ratio	%/%	0.04	•	•	•
Reference		Monolithic, Internal	•	•	•
TEMPERATURE RANGE					
Operating, Glass Case	°C Case	0 to +70	•	•	•
Operating, Metal Case ("M")	°C Case	-25 to +85	•	•	•
Storage	°c	-55 to +125	•	•	•
MTBF <sup>9</sup>					
Mean Time Between Failure	hours	>300,000			
PACKAGE OPTIONS <sup>10</sup>	HY32A (glass	package)	HY32C (metal package)		

NOTES:

<sup>1</sup>Accuracy is relative to full scale (FS) for binary versions. or relative to gray scale (GS) for Composite ("C") versions, and includes linearity. <sup>2</sup>Reference White on models HDD-0810, -1015 a logic "1" on Pin 30 Reference Black will produce all "0" code 0 volts output; a logic "1" on Pin 39 Reference White will produce all "1" code -1 volt output.

On models HDD-0810C, 1015C a logic "0" on Pin 30 Reference Black will drive the output to reference black level of -643mV; a logic "0" on Pin 29 Reference White will drive the output to reference white

level of 0 volts absolute.

<sup>3</sup>The output is shown for full scale (FS) for binary versions, and for full gray scale (GS) for Composite ("C") versions. <sup>4</sup>The difference between the full-scale output of 637.5mV and 643mV shown elsewhere herein is due to the fact that we selected an LSB

value of 2.5mV for ease of calibration. These differences are well within the output and EIA standard RS-170 tolerances.

<sup>8</sup> The three currents and voltages correspond to the three set-up levels of 0, 10, and 20 IRE units as externally selected.

Worst case settling time includes FS and most significant bit (MSB) transitions. The inherent 3ns proposition delay through the input registers (50% point of Strobe to 50% point of register output) has been disregarded. Settling time to a percentage of FS is given for straight versions, and settling time to a percentage of maximum gray scale (GS) is given for composite video output (CC) versions. The update rates shown are limited by a full scale settling time that is useable for the number of bits of resolution. Both DACs may be operated up to 125MHz with settling time degradation. This is the limit of the logic switching speed. Reducible to less than 100pV-s with appropriate deskewing of digital inputs. See Applications Section.

<sup>9</sup>Calculated for HDD-1015CMB using MIL Handbook 217. Ground: Fixed Temperature Case = 60°C.

<sup>10</sup> See Section 20 for package outline information.

\*Specifications same as for HDD-0810.

Specifications subject to change without notice.

#### **ORDERING NOTES**

1. To order devices with hermetically sealed metal cases, add "M" suffix to part number.

2. To order devices screened to MIL-883B requirements, add "MB" suffix to part number.

Example: HDD-0810CMB

#### PIN DESIGNATIONS

105

PIN	FUNCTION	
1	GROUND	
2	DEGLITCH BIT 1	1
3	BIT 1 (MSB)	
4	BIT 2	
5	DEGLITCH BIT 2	1
6	DEGLITCH BIT 3	1
7	817 3	
8	BIT 4	
9	BIT 5	
10	STROBE	
11	BIT 6	
12	BIT 7	
13	BIT 8	
14	BIT 9	
15	BIT 10 (LSB)	
16	GROUND	
17	-5.2V	
18	GROUND	
19	GROUND	
20	GROUND	
21	GROUND	
22	GROUND	
23	OUTPUT	
24	GLITCH ADJUST	
25	COMPOSITE SYNC	
26	SETUP	
27	COMPOSITE BLANKING	1
28	10% BRIGHT	1
29	REFERENCE WHITE	1
30	REFERENCE BLACK	
31	GROUND	
32	-5.2V	
		-

13 IS THE 1015, AND 28 18-22, 3

#### APPLICATIONS INFORMATION

HIGH-SPEED LOW-GLITCH OPERATION SUGGESTIONS The HDD Series D/As offer the highest available speed. However, with this speed performance, certain precautions and operation conditions should be considered.

- 1. The D/A converter should be provided with a very low impedance grounding system to very high frequencies. A large ground plane is a must.
- 2. Low frequency bypassing should be provided with a  $1\mu$ F (or larger) tantalum capacitor mounted between the -5.2V supply line and ground near the D/A.
- 3. High frequency bypassing should be provided by ceramic capacitors of  $0.1\mu$ F or larger mounted within 0.25 inches of Pins 17 and 32 to ground (see Figure 1).
- 4. The threshold of the internal current switches can be optimized for low glitch energy by the addition of an external potentiometer connected to Pin 24 of the D/A (see Figure 1). This potentiometer is adjusted for minimum glitch energy as shown in Photo 2.

If required, variable capacitors can be added to "deskew" the most significant bits for lowest glitch—although this is not usually required in many applications. These capacitors are added as shown in Figure 1 (C1-3). They are adjusted in conjunction with the glitch adjust pot for minimum glitch energy as shown in Photo 2.

In composite television applications, C1-3 are adjusted for best differential phase performance, and the glitch adjust is adjusted for best differential gain performance. These may tend to interact, so going back and forth between adjustments may be required.

5. Standard 32-pin sockets should be avoided. Individual "pin sockets" are most suited for evaluating devices, as lead inductance is reduced. In final designs, the D/As should be soldered directly into the printed circuit board without sockets.

#### GAIN ADJUSTMENT

The HDD Series D/As are actively laser-trimmed to provide a voltage into exactly  $75\Omega$  which is an even binary multiple; i.e., the HDD-0810 has an LSB of 4mV and the HDD-1015 has an LSB of 1mV. This makes the full-scale output slightly greater than one volt. If an output of exactly one volt is required—such as for TV reconstruction—a 2k potentiometer may be placed across the output of the D/A for gain adjustment. For a one volt output, the adjusted value of this pot will be about  $1500\Omega$  (see Figures 1 and 5).



Figure 1. HDD-0810, HDD-1015C Typical Hook-Up Circuit

#### ULTRA-LOW GLITCH OPERATION

For extremely low glitch requirements (<50 - 100pV-s), an HTS-0025 Track and-Hold is recommended as a deglitcher (see Figure 2). The duration of the HDD Series D/A glitch is approximately 10ns. The hold time of the HTS-0025 should be at least 15ns to "mask out" the glitch. The minimum acquisition time of the HTS-0025 for 0.1% accuracy is 30ns. This implies that the circuit of Figure 2 can be operated up to 22MHz and still maintain 10-bit accuracy. For 0.2% accuracy, the acquisition time for the T&H can be reduced to 25ns, allowing the circuit to operate to 25MHz. This discussion assumes that the D/A will be required to slew full scale (one volt) between adjacent samples. In practice, the sample-to-sample variation is less than full scale depending on the amount of oversampling. In a practical situation, therefore, 10-bit accuracy should be achievable at 25MHz update rates.



Figure 2. HTS-0025 Track and Hold Used as a Deglitcher (Update  $\approx 20MHz$ )

#### CHARACTERISTICS OF HDD-1015C [0810C] VIDEO DACS

COMPOSITE VIDEO SIGNAL

1024 [256] gray levels plus blanking and sync levels

STEP SIZE

0.625mV [2.5mV]

GRAY SCALE RANGE

0.643V Peak to Peak

SETUP CONTROL

1. Input Gro

User programmable in three levels

	mV	IRE Units
unded	0	0

2.	Input Open	71	10
3.	Input @ -5.2V	142	20

REFERENCE WHITE LEVEL OV Absolute

100 IRE Units (+0.714V relative to blanking level with standard setup; +0.643V relative to Reference Black)

#### DIGITAL INPUT FOR WHITE LEVEL

All ones (1111111111)

#### REFERENCE WHITE/BLACK CONTROLS<sup>1</sup>

Overrides Video Input Word A logic 0 on Pin 30 (reference Black) will drive the output to reference black level of -643mV. A logic 0 on Pin 29 (Reference White) will drive the output to reference white level of 0 volts absolute.

#### REFERENCE BLACK LEVEL

-0.643V Absolute; +71mV (10 IRE Units) Relative to blanking level with standard setup.

#### DIGITAL INPUT FOR REFERENCE BLACK All zeroes (000000000)

COMPOSITE BLANKING LEVEL

-0.714V Absolute, (0 IRE Units) with standard setup.

#### COMPOSITE BLANKING INPUT - PIN 27<sup>1</sup>

Logic 0 on Pin 27 resets input register to 000000000, and causes output voltage to go negative by the amount of setup voltage with respect to the all "0" output voltage.

#### COMPOSITE SYNC LEVEL

-1.0V Absolute with standard setup.

-0.286V (-40 IRE Units) relative to blanking level (Back Porch).

#### **COMPOSITE SYNC INPUT - PIN 25**

Logic 0 resets input register to 0000000000, and the output voltage goes negative by 0.286V.

#### 10% BRIGHT - PIN 28

Logic "0" causes output voltage to go positive by 71mV.

#### STROBE – PIN 10

Logic "0" to Logic "1" transition clocks input register.

### HDD-0810C/HDD-1015C

#### **DEFINITION OF VIDEO TERMS**

#### BLANKING LEVEL

The level separating the SYNC portion from the Video portion of the waveform. Usually referred to as the Front Porch of Back Porch. At 0 IRE Units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

#### COLOR VIDEO (RGB)

This usually refers to the technique of combining the three primary colors of Red, Green, and Blue to produce color pictures within the usual spectrum. In RGB monitors, three HDD "C" Series DACs would be required, one for each color.

#### COMPOSITE SYNC SIGNAL (SYNC)

The position of the composite video signal which synchronizes the scanning process.

#### COMPOSITE VIDEO SIGNAL

The video signal with or without setup, plus the composite SYNC signal.

#### GRAY SCALE

The discrete levels of video signal between Reference Black and Reference White levels. A 10-bit DAC contains 1,024 different levels, while an 8-bit DAC contains 256.

#### RASTER SCAN

The most basic method of sweeping a CRT one line at a time to generate and display images. This method is used in commercial television in the USA.

#### REFERENCE BLACK LEVEL

The maximum negative polarity amplitude of the video signal.

#### REFERENCE WHITE LEVEL

The maximum positive polarity amplitude of the video signal.

#### SETUP

The difference between the Reference Black level and the blanking level. This should not be confused with setup as used with digital logic.

#### SYNC LEVEL

The peak level of the composite SYNC signal.

#### VIDEO SIGNAL

That portion of the composite video signal which varies in gray scale levels between Reference White and Reference Black. Also referred to as the picture signal, this is the portion which may be visually observed.

#### NOTES:

<sup>1</sup> Reference White (Pin 29) should not be activated at the same time as composite blanking (Pin 27) or Reference Black (Pin 30).





Figure 4. HDD-0810; HDD-1015 Block Diagram



Figure 5. HDD-0810, HDD-1015 Typical Hook-Up Circuit



Photo 1. Full Scale Rise Time vs. Strobe



Photo 2. Midscale Glitch

HDD-0810C, HDD-1015C Output Waveform

ANALOG OUTPUT WITH 75 $\Omega$ LOAD					
Digital Input	HDD-0810	HDD-0810C	HDD-1015	HDD-1015C	
111 111	0	0	0	0	
111 110	-4mV	-2.5mV	-1mV	-0.625mV	
110000	-252mV	-157.5mV	-255mV	-159.375mV	
101 111	-256mV	-160mV	-256mV	-160mV	
100 111	-508mV	-317.5mV	-511mV	-319.375mV	
011 111	-512mV	-320mV	-512mV	-320mV	
010 000	-764mV	-477.5mV	-767mV	-479.375mV	
001 111	-768 <b>m</b> V	-480mV	-768mV	-480mV	
000 001	-1016mV	-635mV	-1022mV	-638.75mV	
000 000	-1020mV	-637.5mV	-1023mV	-639.375mV	

Coding Table



### 12-Bit Deglitched Voltage Out D/A Converter

### HDD-1206

#### FEATURES

- Registers, D/A, Amplifier in Single Hybrid
- Deglitched Voltage Output
- 6MHz Update Rate
- Available with 883 Screening

#### **APPLICATIONS**

- Vector Scan Displays
- Analytical Instrumentation
- Digital VCOs
- Military Systems

#### HDD-1206 FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The Analog Devices HDD-1206 D/A converter combines innovative design techniques with remarkable hybrid construction to achieve deglitched voltage outputs at digital update rates as high as 6MHz.

Despite its small size and low power, the HDD-1206 provides the user with a complete solution to demanding applications which require the conversion of high-speed digital inputs into deglitched analog output voltages.

The unit is housed in an industry standard 32-pin hybrid and contains all the necessary circuit components to provide analog outputs at high update rates without the need for designing external circuits. Input registers, current-output D/A, deglitching circuits, and an output amplifier are all included inside the HDD-1206.

With the deglitching problem solved in a single package, the user of the HDD-1206 is able to incorporate the solution into his system with a minimum of design effort. User involvement is limited to the simple task of establishing the "hold" time for an optimum value by selecting the correct resistor value.

After that step is accomplished, the addition of a low-pass filter at the output of the D/A assures a "clean" voltage representation of the 12 bits of digital information applied to the inputs at video update rates.

The HDD-1206 is available in 32-pin dual in-line packages in either glass or metal. For applications which require military processing of hybrids, the HDD-1206 D/A converter can be specified with processing per MIL-STD-883, Method 5008.

#### PIN DESIGNATIONS HDD-1206

PIN	FUNCTION	PIN	FUNCTION
1	GROUND	17	GROUND
2	TEST POINT	18	GROUND
3	BIT 1 (MSB)	19	GROUND
4	BIT 2	20	GROUND
5	BIT 3	21	GROUND
_6	BIT 4	22	GROUND
7	BIT 5	23	GROUND
8	BIT 6	24	GROUND
9	BIT 7	25	+ 15V
10	BIT 8	26	- 15V
11	BIT 9	27	D/A OUTPUT
12	BIT 10	28	GAIN ADJUST
13	BIT 11	29	BIPOLAR
14	BIT 12 (LSB)	30	OUTPUT
15	+5V	31	HOLD ADJUST
16	GROUND	32	STROBE

# **SPECIFICATIONS** (typical @ +25°C with nominal power supplies and $1k\Omega$ output load unless otherwise noted)

Model		HDD-1206JW		н	DD-1206	SM	
Parameter	MIN	ТҮР	мах	MIN	TYP	МАХ	UNITS
RESOLUTION		12			*		Bits
LSB WEIGHT(FS = 10.24V)		2.5			*		mV
ACCURACY (Including Linearity) Linearity Zero Offset <sup>1</sup> (Initial)		± 0.0125 ± 1.25 ± 35	± 50		*	*	% FS mV mV
TEMPERATURECOFFEICIENT		Guaranteed					
Linearity		5		•	*		nom/°C
Gain		40			*		ppm/°C
Offset		100		•	*		ppm/°C
DYNAMIC CHARACTERISTICS <sup>2</sup> Settling Time to ½LSB ± 5.12V FS Change ILSB Change Internal Current D/A Slew Rate Small Signal Bandwidth (3dB) Gain		2 60 50 25 1.5 Adjustable			* * * * *	e:	μs ns ns V/μs MHz V/V
DIGITAL DATA INPUTS							
Logic Compatibility Logic Levels "1"	+ 2.4	TTL	+ 5	★ 1.	*	*	v
"0"	0	0	+0.4	*		*	V
Coding (see Table on last page)		Complementary Binar	W(CBN)		÷		I I L Load
County (see Tuble on fast page)		Offset Binary (Ol	BN)		*		
STROBEINPUT		······································				<b></b>	
Logic Compatiblity		TTL			*		
Logic Levels	+ 7 4		15				V
"O"	+ 2.4 0		+ 0.4	*		*	v
Load		One Standard	1		*		TTL Load
Risetime/Falltime (10%-90%)			15			* -	ns
Width	50		.65/word rate	*		*	ns
Prequency			D			•	MHz
OUTPUT (see lable on last page) R <sub>FB</sub> = 1,000Ω Bipolar Voltage <sup>3</sup> Unipolar Voltage Current	8	±2.56 0 to - 5.12		*	*		V V mA
$R_{FB} = 2,000\Omega$							
Bipolar Voltage		± 5.12			* 1		v
Current Basidual Clinch	8	50	100	*		*	mA
Output Impedance		0.1	1		÷	*	mv O
Capacitive Loading		1,000		•	*		pF
POWER REQUIREMENTS							
+15V ± 3% Current		55	60		*	*	mA
$-15V \pm 3\%$ Current		30	35		*	* .	mA
+ 5V ± 5% Current Power Supply Rejection Ratio		85	95		*	•	mA mV/V
Power Dissipation		1.7	1.9		*	*	W
TEMPERATURE RANGE						••••••••••••••••••••••••••••••••••••••	
Operating <sup>4</sup>	0		+ 70	- 55		+ 125	°C
Storage	- 55		+ 125	*		*	°C
THERMAL RESISTANCE <sup>5</sup>							
Junction to Air, $\theta$ ja (free air)		38			34		°C/W
Junction to Case, 0jc		18			14		°C/W
M I BF <sup>o</sup> Mean Time Between Failures				3.015 × 10 <sup>5</sup>			Hours
FOR APPLICATIONS HELP, CAL	L(919)	292-6427	1				

NOTES: <sup>1</sup>Adjustable to zero. <sup>2</sup>All dynamic characteristics are based on FS =  $\pm 5.12$ V; R<sub>FB</sub> = 2,0000. <sup>3</sup>With R<sub>FB</sub> = 1 k, analog output voltages are half those shown in Table on last page. <sup>4</sup>Case Temperature. <sup>3</sup>Maximum junction temperature is 150°C. <sup>4</sup>Calculated per MIL-HDBK 217, Ground; Fixed Case Temperature = 60°C.

\*Specifications same as HDD-1206JW Specifications subject to change without notice.

See Figures HY32A (glass) and HY32C (metal) for complete outline and mechanical information.

### **Theory of Operation**

#### THEORY OF OPERATION

Refer to the equivalent circuit for the HDD-1206 D/A converter.

The unit consists of input registers, fast-settling current output D/A, output amplifier, timing generator, and associated circuits.

The purpose of the input register circuits is to de-skew the input bits and assure their simultaneous arrival at the input of the current D/A. This is critical because time skew on the input data bits is a major contributor to discontinuities, or "glitches," in the analog output of a D/A.

The Timing Generator includes a Track & Hold circuit and generates the required internal pulses for operation whenever it receives a Strobe input pulse. See Figure 1, the HDD-1206 timing diagram.





As shown, the Strobe pulse is a positive-going TTL pulse supplied by the user of the HDD-1206. Internal timing circuits establish the maximum 55ns delay from the leading edge of the Strobe pulse to the leading edge of the T/H (Track/Hold) pulse; and the maximum 10ns delay from the leading edge of the T/H pulse to the leading edge of the Register pulse. The data from the input registers are strobed into the current D/A at the end of this 65ns interval, so they must be valid by that time.

The user determines the width of the T/H pulse (and the Register pulse) by selecting the value of the  $R_{HOLD}$  resistor. See Figures 2 and 4. As shown, the width of the Hold pulse can vary from approximately 30ns to approximately 100ns by using resistor values from 1k to 5k, respectively.



Figure 2. Hold Time vs. R<sub>HOLD</sub>

For most applications, a value of  $3.6k\Omega$  and a pulse width of approximately 85ns is the optimum choice. This pulse width will "hold" the analog output of the HDD-1206 D/A until the "glitch" resulting from the most recent update has passed, without infringing on the word rate capabilities of the HDD-1206.

#### **CURRENT-OUTPUT D/A CONVERTERS**

A brief review of the salient characteristics of current D/A converters may be a useful approach to understanding the operation of the HDD-1206 unit.

Current-switching D/A converters are inherently faster than voltage-output types because of the absence of an output amplifier. This means current-switching converters have no slew rate limitation which can slow settling; nor are they subject to the overshoot and ringing problems often associated with feedback amplifiers.

Current-switching and voltage-output converters display a discontinuity, or "glitch," in their analog outputs because of the basic characteristic of saturated logic (TTL is an example) which causes the propagation delay to be less for negative-going inputs than it is for positive-going inputs.

This difference in propogation delay manifests itself as a "worst case glitch" at the major carry point, or mid-scale, of the output range of the current converter. This is the point at which nearly equal and opposite currents are being switched within the converter.

The "glitch" at mid-scale, the switching point of the Most Significant Bit (MSB), will be halved at the  $\frac{1}{4}$  and  $\frac{3}{4}$  points; halved again at the  $\frac{1}{8}$  and  $\frac{7}{8}$  points, etc. The amplitude of the "glitch," therefore, is a function of signal dynamics and cannot be eliminated with filtering.

The variations in glitch amplitude caused by signal dynamics create a multitude of intermodulation (IM) products, some of which fall into the video pass-band as spurious signals, and increased noise level. These IM products are also relatively immune to elimination by filtering.

The amplitude of the glitch can be reduced by de-skewing the input bits; but no amount of de-skewing or filtering can negate the physics of saturated logic which cause the glitch to be generated initially.

The best solution, then, is to cause the glitch to remain a constant across the entire output range of the converter. The efficiencies of the circuit will be enhanced if the solution can also permit using the full drive capabilities of the current-output D/A in either unipolar or bipolar modes of operation.

The design approach used in the Analog Devices HDD-1206 D/A converter accomplishes these desired goals and provides voltage outputs at high update rates.

#### NOTES ON DEGLITCHING

Refer again to the equivalent circuit for the HDD-1206. The data bits are applied through the input register to the current-output D/A converter, which is capable of supplying up to 5.12mA of output current.

The output of the current D/A, in turn, is applied to the input of the output amplifier via strapping external to the HDD-1206. The Timing Generator supplies the necessary pulses and timing to apply signals to the current D/A and output amplifier after the initial glitch caused by the digital inputs has subsided.

The digital "1" (Hold) level of the T/H pulse causes the switch at the input of the amplifier to open, holding the last value of the current D/A converter. During this hold interval, the switching transients caused by updating digital inputs are masked from the amplifier, thereby avoiding HDD-1206 output discontinuities whose amplitude would be a function of signal dynamics.

Ten nanoseconds after the T/H pulse goes to the digital "1" level, the register pulse also changes state from "0" to "1".

#### DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-257

This transition moves the output of the current D/A to the new value established by the most recent digital inputs applied to the HDD-1206.

Any change in the current D/A output has stablized by the time the T/H pulse returns to the digital "0" (Track) level. Re-establishing the track mode closes the switch at the input of the amplifier and the output of the HDD-1206 moves to the new analog value dictated by the digital input word.

As shown in Figure 1, the output of the HDD-1206 will contain switching transients associated with the T/H pulse. But these "glitches" will be constant in amplitude and duration and will occur at the update rate, since they are a function of the strobe pulse applied by the user.

These switching transients will settle out in approximately 500ns, and will have uniform amplitude over the complete analog output range of the D/A. For strobe rates of 2MHz and above, the settling interval switching from "hold" to "track", and vice versa, will produce a constant dc offset on the output. The HDD-1206 is not intended to get rid of all glitches per se; it is designed to provide a constant-amplitude glitch.

When the area under the transient curve is held constant, the frequency spectrum of the glitch is a fine line, i.e., a single-line spectrum at the sample rate frequencies, and harmonics of the sample frequency.

The HDD-1206 effectively eliminates the IM products discussed above. When it does, the signal-to-noise (S/N) ratio approaches that of an ideally-quantized signal, where the rms noise is  $q/\sqrt{12}$ , when frequencies above Nyquist are filtered out.

#### **GLITCH VS. PEDESTAL**

In addition to the "glitch" which is a characteristic of current D/As, the track & hold used in the HDD-1206 also contributes an anomaly to the output signal.

Refer to Figure 3. This diagram compares the "glitch" created by the HDD-1206 to the pedestal created by the internal T/H circuits.



Figure 3. Pedestal/Glitch Relationship

As shown, the "glitch" is a transient signal which remains constant in width and amplitude over the entire output range, at all update rates. The pedestal, on the other hand, is an offset signal whose amplitude can vary (because of switching transient settling) as a function of hold time and word rate.

This pedestal is caused by charge transfer associated with the hold capacitor; the transfer occurs when the HDD-1206 circuits are switched from a "track" to "hold" condition. The pedestal is basically an offset error in the HDD-1206 output and can be compensated with the Offset Adjust when the unit is installed in the user's system.

Figure 3 is not drawn to scale; there is no attempt to imply the identified elements have precisely that relationship to one another. They are exaggerated for illustrative purposes.

### **Applications**

Bipolar connections for the HDD-1206 D/A converter are shown in Figure 4. As indicated, a unipolar negative output is accomplished by connecting Bipolar Pin 29 to ground, instead of to Pins 27 and 28.



resistor R<sub>FB</sub>. The table below indicates output levels for both unipolar and bipolar operation, with feedback resistors of either 1,000 $\Omega$  or 2,000 $\Omega$ .

ANALOC

Hold resistor R<sub>HOLD</sub> connected between the +5V supply and Pin 31 sets the width of the Hold mode of the T/H pulse. Test Point Pin 2 is used for observing the pulse.

The Offset Adjust potentiometer is used to set the desired analog output of the HDD-1206 and can be used to help assure correct' voltages are present when the D/A is installed in the system.

When operated in a unipolar mode with digital "0" applied to all inputs but no continuous strobe pulses applied, the Offset Adjust is set for an analog output of either -5.12V or -10.24V, depending on the value of RFB. (NOTE: At least one strobe pulse needs to be applied to latch the input data into the registers.)

If the HDD-1206 is installed in a system and the strobe pulse is applied continuously, the Offset Adjust is calibrated for the desired output value with a digital "0" applied to all input pins.

#### HDD-1206 ANALOG OUTPUT WITH 1kΩ LOAD

Digital Inputs	Offset Binary (OBN) Bipolar Output R <sub>FB</sub> = 2k	Complementary Binary (CBN) Unipolar Negative Output R <sub>FB</sub> = 1k
111111	+5.175(+FS - 1LSB)	) 0.0000(0)
111110	+ 5.1150	- 0.0125(+1LSB)
110000	+2.5600(+1/2FS)	- 1.27875
101111	+ 2.5575	-1.28(1/4)
100000	0.0000(0)	- 2.55875
011111	-0.0025(-1LSB)	-2.56(1/2)
010000	-2.5600(-1/2FS)	- 3.83875
001111	- 2.5625	-3.84(3/4)
000001	-5.1175	- 5.1175
000000	-5.1200(-FS)	-5.11875(FS - 1LSB)

#### ORDERING INFORMATION

1

Mcdel HDD-1206JW D/A converter is housed in a glass package, the model HDD-1206SM is a metal version; outline dimensions of both are shown elsewhere. For metal case version processed per MIL-STD-883, Method 5008, specify model HDD-1206SM/ 883.

Mating individual pin sockets are available from AMP. Part number 6-330808-0 are knockout end type; 6-330808-3 are open end type.

# 

### Hybrid Video Digital-to-Analog Converters

# **HDG SERIES**

#### FEATURES

Ultra Fast 7ns Settling Time to 0.4% (8ns Max) Low 50 pV-s Max Glitch Energy Operates from Single -5.2V Power Supply Complete Composite Inputs Designed for General Output Compatibility with EIA

Standards RS-170 and RS-343, Including 10% Brightness Available Screened to MIL-STD-883 Low Price

#### APPLICATIONS

**Raster Scan Graphics Displays** 

**TV Video Reconstruction** 

Ultra Fast Current or Voltage Output DAC for Analytical Instrumentation Digital VCOs

#### GENERAL DESCRIPTION

The HDG series digital-to-analog converters are the fastest D/As with full composite capabilities presently available. The units are 'available in three resolutions (levels) of Gray Scale. The HDG-0805 has 8 bits of resolution (256 levels) and typically settles in 7ns (8 max). The HDG-0605 has 6-bit resolution (64 levels) and typically settles in 5ns (6 max), while the HDG-0405 features 4-bit resolution (16 levels) and typically settles in less than 3ns (4 max). All three units are packaged in 24-pin metal hybrids and require only a single -5.2V power supply for operation.

All three units have complete composite controls including self-contained, digitally-controlled sync, blanking, and 10% bright, a unique feature not found on most composite D/A converters. A reference white control input is also provided, thus assuring compatibility with EIA Standards RS-170, RS-330, and RS-343A.

Absolute accuracies of the HDG-0805, HDG-0605 and HDG-0405 are  $\pm 0.19$ , 0.8, and 3.2% respectively. The output impedance is  $75\Omega$  and the full scale output current of -17mA is sufficient to develop 1V across a  $75\Omega$  video load. Operation of all three units is specified over the case temperature range of  $-25^{\circ}$ C to  $+85^{\circ}$ C. Monotonicity is guaranteed.



The HDG series D/A converters represent the most costeffective high performance system solution for 8-bit raster scan D/A converter requirements. Older modular technology offers similar electrical performance but at much larger size and at a higher price. Monolithic technology has produced DACs at comparable speeds but without composite capabilities, thereby requiring external registers, sync and blanking circuits, and references for compatibility.

Because of the units ultra-fast speed and low cost, and their ability to be screened to the requirements of MIL-STD-883, the HDG series DACs can be used in military D/A applications as well.

Model	Resolution	% of Gray Scale	Settling Time (max)
HDG-0805	8 Bits	0.4%	8ns
HDG-0605	6 Bits	1.6%	6ns
HDG-0405	4 Bits	6.4%	4ns

Table 1. Accuracy vs. Settling Time

# **SPECIFICATIONS** (typical @ +25°C with nominal power supplies and 75 $\Omega$ output load unless otherwise noted)

Model	Units	HDG-0405	HDG-0605	HDG-0805
RESOLUTION FS = FULL SCALE	Bits	4	6	8
LSB WEIGHT (Current)	μA	1072	268	67
LSB WEIGHT (Voltage)	mV	40	10	2.5
ACCURACY <sup>1</sup>	•	······································		
Absolute	±% of GS	3.2	0.8	0.19
Linearity	±% of GS	3.2	0.8	0.19
Monotonicity		Guaranteed	*	*
Zero Offset (Initial)	mV	0.9	*	*
SPEED PERFORMANCE – GRAY SCALE OUTPUT			<u>.</u>	
Settling Time (Voltage) Max <sup>2</sup>	ns (to % GS)	4(6.4)	6(1.6)	8(0.4)
Slew Rate	V/µs	200	*	*
Update Rate <sup>3</sup>	MHz	100	•	*
Rise Time	ns	3	*	*
Glitch Énergy <sup>4</sup>	′ pV-s	50	*	*
TEMPERATURE COEFFICIENTS				
Linearity	ppm/°C	16.0	•	•
Zero Offset	ppm/°C	6.0	*	*
Gain	ppm/°C	17.0	*	•
STROBE INPUT				
Logic Compatibility		ECL	*	•
Logic Voltage Levels "1"	V	-0.9	*	*
Positive Logic ) "0"	v	-1 7	*	*
Logic Loging	•	$50 \text{ nE}$ and $5 \text{ k}\Omega$ to $-5.2 \text{ V}$	*	
Set-Un Time (Data)	nc	2.5 min	*	* '
Hold Time (Data)	113	1.5 min	•	*
Propagation Dalay	115	2	•	*
	115		· · · · · · · · · · · · · · · · · · ·	
REFERENCE WHITE INPUT <sup>®</sup>		7.01	•	•
Logic Compatibility		ECL	-	
Logic Voltage Levels "1"	V	-0.9	-	
	v	-1.7, 5-7, -1.501-0,	•	
		5pF and 50K12 to -5.2V		
DATA INPUTS				
Logic Compatibility		ECL	•	*
Logic Voltage Levels "1"	V	-0.9	•	*
(Positive Logic) "0"	v	-1.7	*	•
Logic Loading (Each Bit)		$5 pF$ and $50 k\Omega$ to $-5.2 V$	•	*
Coding (See Table)		Complementary Binary (CBN)	*	*
COMPOSITE SYNC INPUT				
Logic Compatibility	•	ECL	*	<b>*</b> .
Logic Voltage Levels "1"	v	-0.9	*	*
"0"	V	-1.7	•	
Logic Loading		5pF and 50k $\Omega$ to -5.2V	· •	*
COMPOSITE BLANKING AND 10% BRIGHT INPUTS				
Logic Compatibility		ECL	*	*
Logic Voltage Levels "1"	v	-0.9	*	*
°0"	v	-1.7	*	*
Logic Loading		5pF and 50k $\Omega$ to –5.2V	*	*
SETUP CONTROL		· · · · · · · · · · · · · · · · · · ·		
Ground	mV	0 (0 IRE Units)	•	*
Open	mV	71 (10 IRE Units)	*	*
-5.2V	mV	142 (20 IRE Units)	*	*
OUTPUT				
Current	mA	0 to -17	*	*
Voltage <sup>6</sup>	V (±1%)	0 to -0.600	0 to -0.630	0 to -0.6375
Compliance	v	+1.1 to -1.1	*	*
Internal Impedance	Ω (±5%)	75	*	*

VOL. I, 10-260 DIGITAL-TO-ANALOG CONVERTERS

Model	Units	HDG-0405	HDG-0605	HDG-0805
OUTPUT – COMPOSITE SYNC			······	
Current	mA (±5%)	0 or -7.6	•	*
Voltage	mV (±5%)	0 or -286	. *	*
OUTPUT – 10% BRIGHT		· · · · · · · · · · · · · · · · · · ·		
Current	mA (±5%)	0 or -1.9	•	*
Voltage	mV (±5%)	0 or -71	· •	*
OUTPUT – COMPOSITE BLANKING <sup>7</sup>				
Current	mA (±1%)	0, -17.0, -18.9, or -20.8	*	*
Voltage	mV (±1%)	0, -637.5, -708.75 or -780	*	*
SPEED PERFORMANCE - CONTROL INPUTS				
Settling Time to 10% of Final Value for:			,	
Composite Sync	ns	8	*	*
Composite Blanking	ns	8	*	•
Reference White	ns	8 .	•	*
Reference Black	ns	8	•	*
10% Bright	ns	8	*	*
POWER REQUIREMENTS		· · ·		
$-5.2V \pm 0.25V^8$	mA	200	260	320
TEMPERATURE RANGE	<u> </u>		······································	
Operating, Metal Case	°C Case	-25 to +85	*	*
Storage	°C	-55 to +125	*	*
MTBF <sup>9</sup>				
Mean Time Between Failure	hours			195,434
PACKAGE OPTION <sup>10</sup>	HY24G (metal package)			

NOTES

<sup>1</sup>Accuracy is relative to Gray Scale and includes linearity.

<sup>2</sup>Worst case settling to a percentage of maximum Gray Scale is given, and includes FS and MSB transitions. The inherent 3ns

<sup>3</sup>The update rates shown are limited by a full-scale settling time that is useable for the number of bits of resolution. The DACs may be updated to a maximum of 125MHz with some settling time degradation.

<sup>4</sup> Reducible to less than 25pV-s with glitch adjustment.
 <sup>5</sup> A Logic "0" on Pin 29, Reference White will drive the output to the Reference White level regardless of digital input.

<sup>6</sup>The difference between the full-scale output of 637.5mV and 643mV shown elsewhere herein (HDG-0805) is due to the fact that we selected an LSB value of 2.5mV for ease of calibration. These differences are well within the output and EIA Standard RS-170 tolerances.

The three currents and voltages correspond to the three set-up levels of 0, 10, and 20 IRE units as externally selected.

<sup>8</sup> Power Supply must have less than 5mV p-p ripple. Sensitivity is 1:1.

<sup>9</sup>Calculated for HDG-0805 using MIL Handbook 217. Ground: fixed; Ambient Temperature: 50°C.

<sup>10</sup> See Section 20 for package outline information.

\*Specifications same as for HDG-0405.

Specifications subject to change without notice.

#### PIN DESIGNATIONS

PIN	FUNCTION	PIN	FUNCTION
1	GROUND	13	GLITCH ADJUST
2	-5.2V	14	GROUND
3	BIT 1 (MSB)	15	GROUND
4	BIT 2	16	GROUND
5	BIT 3	17	GROUND
6	BIT 4	18	ANALOG OUTPUT
7	CLOCK	19	COMPOSITE SYNC
8	BIT 5	20	SETUP
.9	BIT 6	21	10% BRIGHT
10	BIT 7	22	COMPOSITE BLANKING
11	BIT 8 (LSB)	23	REFERENCE WHITE
12	GROUND	24	-5.2V

NOTES: FOR HDG-0605 PIN 9 IS LSB AND PINS 10 AND 11 ARE PRESENT BUT NOT USED. FOR HDG-0405 PIN 6 IS LSB AND PINS 8, 9, 10 AND 11 ARE PRESENT BUT NOT USED.

IA

### **Typical Applications**

A typical raster scan graphics display system is depicted in Figure 1. The system consists of a MOS RAM memory buffer for storing the data to be displayed, one or more memory controllers for display updating and CRT refresh, and a programmable  $\mu$ P for graphics generation and image manipulation. The system acts as an intelligent peripheral to the host CPU, and drives standard television monitors via the built-in DAC circuitry.

The D/A converter controls the Z axis of the CRT modulating the brightness of the raster scan beam. A typical raster scan system requires resolution anywhere from 4 to 8 bits, which represents 16 to 256 levels of Gray Scale. For color displays three DACs are required—one each for the red, green, and blue color guns.



Figure 1. Typical Raster Scan Display System

#### APPLICATIONS INFORMATION

The HDG series D/A converters feature the fastest 8-bit settling times presently available. To insure maximum performance at these speeds the following guidelines should be followed:

- The D/A converter should be provided with a very low impedance grounding system to very high frequencies. A large ground plane is a must.
- 2. Low frequency bypassing should be provided with a  $1\mu$ F (or larger) tantalum capacitor mounted between the -5.2V supply line and ground near the D/A.
- 3. High frequency bypassing should be provided by ceramic capacitors of  $0.1\mu$ F or larger mounted within 0.25 inches of Pins 2 and 24 to ground (see Figure 2).



Figure 2. HDG-0805 Typical Connection Diagram

- The threshold of the internal current switches can be optimized for low glitch energy by the addition of an external potentiometer connected to Pin 13 of the D/A (see Figure 2). This potentiometer is adjusted for minimum glitch energy as shown in Photo 2.
- 5. Standard 24 pin sockets should be avoided. Individual "pin sockets" are most suited for evaluating devices, as lead inductance is reduced. In final designs, the D/As should be soldered directly into the printed circuit board without sockets.
- Microstrip techniques are recommended for routing digital and strobe inputs to the DAC for distances greater than 1" (2.54mm).

#### Power Supply Sensitivity

#### Precision -5.2V Supply

The power supply sensitivity of the HDG series DACs is given as 1:1. This means that 1mV change in the power supply voltage will produce a 1mV change at the output. For the HDG-0605 and HDG-0405 this presents no problems, since even 5mV of ripple is less than 1/2LSB. If regulation is desired, use a LM120 or equivalent 3 terminal negative regulator. When applying the HDG-0805, it may be desirable to supply a highly regulated -5.2V supply to counteract the effects of time and temperature.

A circuit to supply a precise -5.2V supply is shown in Figure 3. This uses AD584 and AD OP-07 to achieve an ultra stable -5.2V input to the DAC.



#### Figure 3. Precision -5.2V Supply

VOL. I, 10-262 DIGITAL-TO-ANALOG CONVERTERS

#### TESTING THE HDG SERIES DACs Settling Time

Measuring the full-scale settling time of an 8ns DAC presents a significant challenge even under perfect conditions. The only practical solution using oscilloscopes is to extrapolate the settling time from a rise-time measurement. This is because the vertical amplifier of the scope will undoubtedly be overdriven when the required gain is achieved.



Figure 4. Flat Pulse Generator

Using the circuit of Figure 4, a pulse generator with rise times of less than 2ns is a must. The scope proble is calibrated using the resistor/diode scheme shown, which results in a "flat pulse." The rise time (10% to 90%) of the all "0s" to all "1s" transition,  $t_r$ , is measured using a sampling oscilloscope having a bandwidth of 500MHz minimum. The associated time constant,  $\tau$ , is related to  $t_r$  by the following:

 $t_r = 2.2\tau$ 

Assuming an exponential function, the D/A output, V, is given by:

 $V = (1 - e^{-t/\tau}) V_{\Omega}$ 

The settling time required,  $t_s$ , to reach a percentage of the final output,  $V_0$  is given by the following table:

Resolution	% of Full Scale	Settling Time
8	0.4	2.5 t <sub>r</sub>
7	0.5	2.2 t <sub>r</sub>
6	1.6	1.9 t <sub>r</sub>
5	3.2	1.5 t <sub>r</sub>
4	6.4	1.2 t <sub>r</sub>

It can then be seen that using the HDG rise time of 3ns results in settling times of 3.6, 5.7, and 7.5ns for the HDG-0405, 0605, and 0805 respectively.

Photo 1 shows an actual full-scale output signal measured using the above procedure indicating a rise time of 2.5ns. The corresponding settling time to 8-bit accuracy would thus be 6.3ns.



Photo 1. Full Scale Output - Rise Time

### **Testing the HDG Series DACs**

#### Glitch Energy

The glitch amplitude of the HDG series DACs at the major carry point is typically less than 100mV. This allows the user to measure it directly since there is little danger of overdriving the oscilloscope's vertical amplifier. Distances from the DAC output to the scope input should be minimal (no more than a few inches). Photo 2 shows an actual HDG-0805 mid-scale glitch measured using the 50 $\Omega$  input of the sampling scope as termination for the D/A. The D/A test set output was connected directly to the scope using the appropriate BNC fittings. Positive and negative glitch energy in the photo is less than 30 picovolt-seconds. Net glitch energy is approximately zero. Note that glitch settling is less than 6ns.

In the rare case that positive and negative glitch excursions are unequal the glitch adjust input (Pin 13) may be used as shown in Figure 2 to minimize the net glitch energy.



Photo 2. Midscale Glitch

#### CHARACTERISTICS OF HDG-0805, [-0605], [-0405] VIDEO DACs

COMPOSITE VIDEO SIGNAL

256 gray levels plus blanking and sync levels [64] [16]

STEP SIZE

2.5 [10] [40] mV

GRAY SCALE RANGE 0.643V Peak to Peak

#### SETUP CONTROL

User programmable in three levels

10	mV	IRE Units
1. Input Grounded	0	0
2. Input Open	71	10
3. Input 0 -5.2V	142	20

REFERENCE WHITE LEVEL

**OV** Absolute

100 IRE Units (+0.714V relative to blanking level with standard setup; +0.643V relative to Reference Black)

DIGITAL INPUT FOR WHITE LEVEL

All ones (11111111)

#### **REFERENCE WHITE CONTROLS<sup>1</sup>**

Overrides Video Input Word A Logic "0" on Pin 23 will drive the output to the Reference White Level.

REFERENCE BLACK LEVEL -0.643V Absolute; +71mV (10 IRE Units)

Relative to blanking level with standard setup.

#### DIGITAL INPUT FOR REFERENCE BLACK All zeroes (0000000)

#### COMPOSITE BLANKING LEVEL

-0.714V absolute, (0 IRE Units) with standard setup.

#### COMPOSITE BLANKING INPUT - PIN 22

Logic "0" on Pin 22 resets input register to 00000000, and causes output voltage to go negative by the amount of setup voltage with respect to the all "0" output voltage.

#### COMPOSITE SYNC LEVEL

-1.0V absolute with standard setup. -0.286V (-40 IRE Units) relative to blanking level (Back Porch).

#### **COMPOSITE SYNC INPUT - PIN 19**

Logic "0" resets input register to 0000000, and the output voltage goes negative by 0.286V.

#### 10% BRIGHT - PIN 21

Logic "0" causes output to go positive by 71mV. Note: The most positive output voltage is still 0 volts absolute. All other levels are shifted down by 71mv; i.e., Sync Level (-40 IRE) becomes -1.071V.

STROBE - PIN 7

Logic "0" to Logic "1" transition clocks input register.

#### **DEFINITION OF VIDEO TERMS**

#### BLANKING LEVEL

The level separating the SYNC portion from the Video portion of the waveform. Usually referred to as the Front Porch or Back Porch. At 0 IRE Units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

#### COLOR VIDEO (RGB)

This usually refers to the technique of combining the three primary colors of Red, Green, and Blue to produce color pictures within the usual spectrum. In RGB monitors, three HDG "C" Series DACs would be required, one for each color.

#### **COMPOSITE SYNC SIGNAL (SYNC)**

The portion of the composite video signal which synchronizes the scanning process.

#### COMPOSITE VIDEO SIGNAL

The video signal with or without setup, plus the composite SYNC signal.

#### GRAY SCALE

The discrete levels of video signal between Reference Black and Reference White levels. A 10-bit DAC contains 1,024different levels, while an 8-bit DAC contains 256 (2<sup>N</sup>).

#### RASTER SCAN

The most basic method of sweeping a CRT one line at a time to generate and display images. This method is used in commercial television in the USA.

#### REFERENCE BLACK LEVEL

The maximum negative polarity amplitude of the video signal.

#### REFERENCE WHITE LEVEL

The maximum positive polarity amplitude of the video signal.

SETUP

The difference between the Reference Black level and the blanking level. This should not be confused with setup as used with digital logic.

#### SYNC LEVEL

The peak level of the composite SYNC signal.

#### VIDEO SIGNAL

That portion of the composite video signal which varies in gray scale levels between Reference White and Reference Black. Also referred to as the picture signal, this is the portion which may be visually observed.

#### NOTE:

<sup>1</sup> Reference White (Pin 23) should not be activated at the same time as composite blanking (Pin 22).



Figure 5. HDG-0805 Composite Output Waveform

#### **ORDERING GUIDE**

Model	Resolution	Settling Time (max)
HDG-0805	8 Bits	8ns
HDG-0805/883 <sup>1</sup>		
HDG-0605	6 Bits	6ns
HDG-0605/883 <sup>1</sup>		1
HDG-0405	4 Bits	4ns
HDG-0405/883 <sup>1</sup>		

<sup>1</sup> Denotes processing to MIL-STD 883; per method 5008. Consult factory for availability.
### 8-, 10-, 12-Bit Video Speed Hybrid Current & Voltage Out D/A Converter

HDS-0820, -1025, -1250/HDH-0802, -1003, -1205

#### FEATURES

• 25ns Current Settling to 0.1% (HDS)

ANALOG

- 200ns Voltage Settling to 0.1% (HDH)
- 10mA Current Out (HDS)
- Guaranteed Monotonicity Over Temperature
- No External Parts Required
- Reliable Hybrid Construction

#### APPLICATIONS

- CRT Vector Displays
- TV Video Reconstruction
- Military Equipment (MIL-STD-883)
- Analytical and Medical Instruments

#### HDS-0820, HDS-1025 FUNCTIONAL BLOCK DIAGRAM



#### HDS-1250 FUNCTIONAL BLOCK DIAGRAM



#### HDH-0802, HDH-1003 AND HDH-1205 FUNCTIONAL BLOCK DIAGRAM



Model	Resolution	Full Scale Step Settling Time
Current Output		10mA Step
HDS-0820	8 Bits	20ns to 0.4%
HDS-1025	10 Bits	25ns to 0.1%
HDS-1250	12 Bits	35ns to 0.025%
Voltage Output		10V Step
HDH-0802	8 Bits	200ns to 0.4%
HDH-1003	10 Bits	300ns to 0.1%
HDH-1205	12 Bits	500ns to 0.125%

**GENERAL DESCRIPTION** 

The HDS/HDH series of digital to analog converters represent the fastest precision settling current and voltage DAC's available. Capable of processing to MIL-STD-883 and guaranteed monotonicity over their operating temperature range; their quiescent power is 1/2 that of competitive units. The current output models provide 10mA full scale allowing direct drive of capacitive loads and transmission lines. All versions have a precision reference and are active laser trimmed to specified accuracy, thus no external adjustment pots or other components are required.

Other general specifications that apply to all devices include TTL logic; glass or hermetic metal package; unipolar or bipolar operation with internal offsetting reference.

The HDH voltage output devices provide access to the op amp summing point so that reduced full scale output voltage swing can be provided. Such operation with an external resistor shunting the internal 1k resistor will reduce the already low op amp offset drift.

With 6 available units engineering trade-offs can be made between resolution, speed, current or voltage output, and of course price. To facilitate this comparison major specifications are summarized in Table 1.

For detailed information, contact factory.

Table 1.

# SPECIFICATIONS (typical @ +25°C with nominal power supply voltages unless otherwise noted)

		c	URRENT OUT	r	v	OLTAGE OU	r
MODEL	UNITS	HDS-0820	HDS-1025	HDS-1250	HDH-0802	HDH-1003	HDH-1205
RESOLUTION FS = Full Scale	Bits	8	10	12	8	10	12
LSB WEIGHT		40μΑ	10µA	2.5µA	40mV	10mV	2.5mV
ACCURACY (Relative to FS Including Linearity)	±% FS	0.1	0.05	0.0125	0.1	0.05	0.0125
Linearity		±10μΑ	±5μA	±1.25µA	±10mV	±5mV	±1.25mV
	LSB	±1/4	±1/2	±1/2	±1/4	±1/2	±1/2
Monotonicity			Guaranteed Ove	er Operating Te	mperature Range		,
Zero Offset (Initial)		15nA max	•	•	10mV typ 50mV max	*	•
TEMPERATURE COEFFICIENTS							
Linearity	ppm/°C	3	*	•	*	•	•
Gain	ppm/°C	30	•	*	* 、	•	•
Unipolar Offset	ppm/°C	3	•	•	•	•	
Bipolar Offset	ppm/°C	15	*	•	•	•	•
DATA INPUTS							
Logic Compatibility			TTL and 5V CN	MOS			
Logic Voltage Levels Positive Logic 1 =	V ·	+2 to +7		. ,			
Logic Logding (Fach Bit)	v u A	0 to +0.8	•	•			
Logic Loading (Each Bit) I =	μA mΔ	-2.6	•	•	•		•
Codes -		- 2.0	BIN, OBN			BIN.OBN	
OUTPUT							
Current Range FS							
Unipolar	mA	+10.24	•	+10.24	±25 max	••	••
				±0.05%			
Bipolar	mA	±5.12	•	±5.12	±25 max	**	••
	-			±0.025%			
Voltage Out FS <sup>1</sup> , <sup>2</sup>	· ·						
Unipolar HDS with 200Ω	<b>V</b> - *	+1.024	•	+1.024	-10.24 ±0.1%	**	••
Internal Connected RL				±0.05%			
Bipolar	v	±0.512	•	±0.512	75.12 ±0.05%	••	**
				±0.025%			
Compliance	v	+1.5, -2			N/A		
Impedance, Internal (See Figure 1)	22	200			0.1 max		
SETTLING TIME							
Current	ns to % FS	20 to 0.4	25 to 0.1	35 to 0.025	N/A	N/A	N/A
Voltage <sup>2</sup>							
Unipolar or Bipolar Out, 7512 Load,	. 50						
U.50V p-p Uninglat of Binglet Out Internal	ns to % FS	30 to 0.4	35 to 0.1	50 to 0.025	N/A	N/A	N/A
2000 Load 1 024V p-p		15 +0 0 1	50 to 0 1	60 +0 0 025		N1/A	N1/A
10V Output Stop	ns to % FS	43 10 0.4	50 10 0.1 N/A	N/A	1N/A 200 to 0 4	200 to 0 1	IN/A 500 to 0.025
5V Output Step	ns to % FS	N/A	N/A N/A	N/A	150 to 0.4	200 to 0.1	350 to 0.023
					190 10 0.1	200 10 0.1	
POWER REQUIREMENTS		42 .	•	50	70		••
-12V to $-16V$	mA max	42	•	15	40	**	••
Power Supply Rejection Ratio	%/V	0.2	•	*	*	•	•
TEMPERATURE RANGE	°					. <b>.</b>	•
Operating – Glass Package	°C	U to +70	-	-	1.		
Operating – "M" Metal Case"	°C	-55 to +125	•	•		•	•
Storage	C	-55 to +125		-		•	
PACKAGE OPTIONS <sup>4</sup>	HY24E (ol	uss package)		HY24G (met	al nackage)		

#### NOTES:

<sup>1</sup> Other voltages may be obtained with external resistor. <sup>2</sup> For HDS series,  $V_{OUT} = I_{OUT} \times R_{equivalent}$  which is the value of the 200 $\Omega$  internal impedance in parallel with the external load resistance. Thus, by correct selection of external R1  $V_{OUT}$  can be any magnitude up to the + or - compliance voltage. See Figures 1 and 2.

<sup>3</sup>Contact factory or local Analog Devices sales office for "M"

.

Metal Case device specifications and prices.

\*See Section 20 for package outline information.

\*Specifications same as HDS-0820.

\*\*Specifications same as HDH-0802.

Specifications subject to change without notice.

#### PIN DESIGNATIONS HDS-0820, HDS-1025

PIN	FUNCTION	
1	+15V	
2,3	BIT 1 (MSB)	
4	BIT 2	
5	BIT 3	
6	BIT 4	
7	BIT 5	
8	BIT 6	
9	BIT 7	
10	BIT 8	
11	BIT 9 (HDS-1025)	
12	BIT 10	
13-20	GND	
21	OUTPUT	
22	R <sub>L</sub> 200Ω	
23	BIPOLAR OFFSET	
24	-15V	

#### **PIN DESIGNATIONS** HDS-1250

PIN	FUNCTION		
1	BIT 1 (MSB)		
2	BIT 2		
3	BIT 3		
4	BIT 4		
5	BIT 5		
6	BIT 6		
7	BIT 7		
8	BIT 8		
9	BIT 9		
10	BIT 10		
11	BIT 11		
12	BIT 12		
13-19	GND		
20	OUTPUT		
21	R <sub>L</sub> 200Ω		
22	BIPOLAR OFFSET		
_23	-15V		
24	+15V		

0V

#### PIN DESIGNATIONS HDH SERIES

PIN	FUNCTION
1	BIT 1 (MSB)
2	BIT 2
3	BIT 3
4	BIT 4
5	BIT 5
6	BIT 6
7	BIT 7
8	BIT 8
9	BIT 9
10	BIT 10
11	BIT 11
12	BIT 12
13-19	GROUND
20	SUM NODE
21	OUTPUT
22	BIPOLAR OFFSET
23	-15V
24	+15V

ON HDH-0802 DEVICES, GROUND PINS 9, 10, 11 AND 12. ON HDH-1003 DEVICES, GROUND PINS 11 AND 12.

**Complement Offset** 

Analog Output, ±5.12mA	Offset Binary
+5.11mA (1LSB)	1111
+2.56mA	1100
0mA	1000
-2.56mA	0100
-5.12mA	0000
Analog Output, 0 to +10.24mA	Straight Binary
Analog Output, 0 to +10.24mA +10.23mA	Straight Binary
Analog Output, 0 to +10.24mA +10.23mA +7.68mA	Straight Binary 1111 1100
Analog Output, 0 to +10.24mA +10.23mA +7.68mA +5.12mA	Straight Binary 1111 1100 1000
Analog Output, 0 to +10.24mA +10.23mA +7.68mA +5.12mA +2.56mA	Straight Binary   1 1 1 1   1 1 0 0   1 0 0 0   0 1 0 0
Analog Output, 0 to +10.24mA +10.23mA +7.68mA +5.12mA +2.56mA 0mA	Straight Binary   1111   1000   0100   0000

Table 2. Coding HDS Series

Analog Output, ±5.12V	Binary
-5.1175V	1111
-2.56V	1100
0V	1000
+2.56V	0100
+5.12V	0000
Analog Output, 0 to +10.24V	Complement Binary
-10.2375V	1111
-7.68V	1100

-7.68V -5.12V 100....0 -2.56V 010....0 000....0

Table 3. Coding HDH Series

10



Figure 1. HDS Current Equivalent Circuit



VOLTAGE CONTROLLED BY DIGITIAL INPUT CODE Figure 2, HDS Voltage Equivalent Circuit







Figure 4. Unipolar Current Output





#### ORDERING INFORMATION

Order model number HDS-0820, HDS-1025, HDS-1250, HDH-0802, HDH-1003, HDH-1205. Models with extended operating temperature range, hermetically-sealed metal-case construction (M versions) and MIL-STD-883 processing are also available. Consult factory or local Analog Devices sales office for further information.



### Ultra High-Speed ECL Hybrid D/A Converter

### HDS-0810E - HDS-1015E

#### HDS-0810E, HDS-1015E FUNCTIONAL BLOCK DIAGRAM

**FEATURES Settling Times to 10ns** Low Glitch Energy - 200pV-sec. **100MHz Update Rates** 8- & 10-Bit Versions Available Low Power < 1 Watt Available Screened to MIL-STD-883

#### APPLICATIONS

**Raster Scan & Vector Graphic Displays TV Video Reconstruction Digital VCO's** High-Frequency Waveform Generators **Analytical & Medical Instrumentation** 



#### PRODUCT DESCRIPTION

The HDS-0810E and HDS-1015E represent the latest state-ofthe-art in ultra-high-speed hybrid D/A converters. They are designed to be input compatible with standard ECL logic families, and feature internal high-precision monolithic voltage reference, active laser-trimmed resistor network, and  $75\Omega$  output impedance – allowing them to be used to drive  $75\Omega$  cable directly without external driver amplifiers. This feature assures that a full 1 volt is available at the load, since the D/A output is a full 27mA. In addition, these D/A's are monotonic over the full operating temperature range and require only one power supply (-5.2V) for operation.

The HDS-E D/A's are ideally suited for use in a wide variety of applications, including graphic CRT displays, since they feature very low glitch energy and extremely fast settling time.

Packaged in an industry standard size 24-pin double width dual in-line case, the HDS-E Series D/A's are available in either ceramic/glass cases (commercial) or hermetically sealed metal cases (military). They are also available screened to MIL-STD-883.





### SPECIFICATIONS

#### (typical @25°C with nominal power supplies and with 75 $\Omega$ output load unless otherwise noted)

MODEL	UNITS	HDS-0810E	HDS-1015E
RESOLUTION FS = Full Scale	Bits	8	10
LSB WEIGHT (Current)	μA	106	27
LSB WEIGHT (Voltage)	mV	4	1
ACCURACY <sup>1</sup>	±% FS	0.1	0.05
Linearity	±μΑ	26.5	13
Monotonicity	<b>F</b>	Guaranteed	*
Zero Offset (Initial)	μA	5	<b>*</b> . v
TEMPERATURE COEFFICIENTS			······································
Linearity	ppm/°C	5	*
Zero Offset	ppm/°C	1	*
Gain	ppm/°C	80	*
DATA INPUTS			
Logic Compatibility		ECL	*
Logic Voltage Levels "1" =	v	-0.9	*
(Positive Logic) "0" =	v	-1.7	*
Logic Loading "1" =	mA	+13.6	
(Fach Bit) $"0" =$	uA	-50	*
Coding (See Coding Table)	<b>m.</b>	BIN	*
Current Range (Uninclar) ES	mΔ	0 to -27.2	0 + 0 = 273
Voltage with 750 Ext. Load	V(+1%)	$0 t_0 = 27.2$	0 to -1.023
Compliance	V (±1%)	$-1.1 \pm 0.11$	*
Impedance Internal	v O(+5%)	-1.1 (0 +1.1	*
	32 (= 5 /0)		
SPEED PERFORMANCE		10 (0.0)	
Settling Time (Voltage)"	ns (to % FS)	10 (0.2)	15 (0.1)
Slew Rate	V/μs	200	*
Update Rate <sup>3</sup>	MHz	100	67
Rise Time	ns	4	4
Glitch Energy	pV-sec	200	*
POWER REQUIREMENTS			
-5.2V ±0.25V	mÁ	155	180
Power Supply Rejection			
Ratio	%/%	0.04	*
Reference		Monolithic,	*
		Internal	
TEMPERATURE RANGE			
Operating; Glass Case	°C	0 to +70	*
Operating, "M" Metal Case	°c	-55 to +125	*
Storage	°C	-55 to +125	*
PACKAGE OPTIONS <sup>5</sup>	HV24F (alas	s nackage)	· · · · · · · · · · · · · · · · · · ·
	HV24C (met	al nackage)	
		ai pachagej	

#### **PIN DESIGNATIONS**

PIN	FUNCTION
1, 12	-5.2V
2	BIT 1 (MSB)
3	BIT 2
4	BIT 3 C
5	BIT 4
6	BIT 5
7	BIT 6
8	BIT 7
9	BIT 8
10	BIT 9
11	BIT 10 (LSB)
13-20	GROUND
21	OUTPUT
22	GLITCH ADJUST
23, 24	GROUND

ON THE HDS-0810E, PINS 10 AND 11 ARE NOT CONNECTED INTERNALLY, AND PIN 9 IS THE LSB. ALL GROUND PINS ARE CONNECTED TOGETHER INTERNALLY.

NOTES:

<sup>1</sup> Relative to FS, including linearity.

<sup>2</sup> Worst case settling time. Includes FS and MSB transitions.

<sup>3</sup>Limited only by D/A settling time. <sup>4</sup>Reducible to less than 100pV-sec with appropriate deskewing of digital inputs.

<sup>5</sup>See Section 20 for package outline information.

\*Specifications same as HDS-0810E.

Specifications subject to change without notice.

#### **ORDERING INFORMATION**

For commercial environment applications (0 to +70°C), order models HDS-0810E or HDS-1015E for 8- or 10-bit operation, respectively.

For extreme environment applications (-55°C to +125°C), order metal cased models HDS-0810EM or HDS-1015EM for 8- or 10-bit operation, respectively.

These devices are also available screened to MIL-STD-883. Consult the factory.



### Ultra High Speed ECL Hybrid D/A Converter

### HDS-1240E

#### **FEATURES**

12-Bit Settling Time to 40ns Low Glitch Energy ECL Compatible Replacement for ADH-030, DA-4000, DAC397

#### APPLICATIONS

Graphic Displays - Random Scan Digital VCO's Waveform Generation ECM-EW Military High-Speed ADC's

#### **HDS-1240E FUNCTIONAL BLOCK DIAGRAM**



#### GENERAL

The HDS-1240E is a 12-bit high current output hybrid IC D/A converter which has an output settling time of 40ns. Its inputs are compatible with standard ECL (emitter coupled logic), and it features an actively trimmed resistor ladder network for high accuracy. The HDS-1240E can be operated in either the unipolar or bipolar mode by external pin inter-connection. For voltage output applications, the feedback resistors required for use with an external op-amp are built-in to allow various voltage ranges without the need for external components. Additionally, the HDS-1240E features practically glitch-free operation without the need for external adjustments, and it operates on standard ±15 volt power supplies.

PIN	FUNCTION	PIN	FUNCTION
1	+15 VOLTS	13	BIT 1 (MSB) INPUT
2	BIPOLAR OFFSET CURRENT	14	BIT 2 INPUT
3	GROUND	15	BIT 3 INPUT
4	GROUND	16	BIT 4 INPUT
5	GROUND	17	BIT 5 INPUT
6	BIPOLAR OFFSET	18	BIT 6 INPUT
7	FB 2	19	BIT 7 INPUT
8	N.C.	20	BIT 8 INPUT
9	OUTPUT	21	BIT 9 INPUT
10	FB 1	22	BIT 10 INPUT
11	N.C.	23	BIT 11 INPUT
12	-15 VOLTS	24	BIT 12 (LSB) INPUT

#### PIN DESIGNATIONS HDS-1240E

10

# SPECIFICATIONS (typical @ +25°C with nominal power supply voltages unless otherwise noted)

Model	Units	HDS-1240E
RESOLUTION FS = Full Scale	Bits	12
LSB WEIGHT	μA	3.9
ACCURACY (Relative to FS)		
Linearity	% FS	±0.0125 max
Differential Linearity	% FS	±0.0125 max
Gain	% FS	±0.05 max
Zero Offset - Unipolar	μA	1
Zero Offset - Bipolar Monotonicity	μΑ	4
		Guaranteed
Linearity	e c	· · · · · · · · · · · · · · · · · · ·
Differential Linearity	ppm/C	±3 typ; ±5 max
Gain	ppm/°C	13 typ; 13 max
Zero Offset	ppm/°C	10
DATA INPUTS		
Logic Compatibility		
Logic "1"		
Voltage Range (Operating)	v	-0.81 to -0.96
Voltage Range (Absolute max)	v	0
Current	mA	10 max
Logic "O"		
Voltage Range (Absolute min)	v	-1.65 to -1.85
Current	U A	-0 1 max
Coding		Complementary Binary (CBN) for Uninolar
		Complementary Offset Binary (COB) for Unipolar
OUTPUT	· · ·	
Current - Unipolar	mA	0 to -16
Current - Bipolar	mA	±8
Compliance	v	+0.5V to -1.1V
Impedance	Ω	200
Capacitance	pF	25
SPEED PERFORMANCE		
Settling Time'		
For FS Input Change		
to 1% of FS	ns	20 typ; 30 max
to 0.0125% of FS	ns	35 typ; 50 max
For 1LSB Change from		40 typ
01111 to 10000 to 0.0125%	ns	30 typ; 35 max
Internal Skewing Time	ps	400 typ; 800 max
Output Time Constant	ps	3 into $100\Omega$ load
Glitch Energy (with 100\$ Load)	pV-s	150
	mA-ns	2.5
POWER REQUIREMENTS		·
Voltage - Operating	V .	$+15 \pm 10\%$ : $-15 \pm 10\%$
Voltage - Absolute Limit	v m 1	+18, -18
Rejection Ratio	%/V	20 typ; 30 max: 00 typ; 80 max
TEMPERATURE DANCE (Com)		
Operating		
HDS-1240E	°c	0 to +70
HDS-1240EM, HDS-1240EMB	°Č	-55 to +100
Storage	°C	-55 to +125
THERMAL RESISTANCE <sup>2</sup>		
Junction to Air, $\theta_{ja}$ (free air)		
HDS-1240E	°c/w	65 max
HDS-1240EM, HDS-1240EMB	°C/W	65 max
Junction to Case, $\theta$ jc	°C/W	7 max
MTBF <sup>3</sup>		
Mean Time Between Failure	hours	$>1.356 \times 10^{5}$
PACKAGE OPTIONS <sup>4</sup>	HV34E /-	nase package)
I AGRAGE OF HORS	HY24G (	metal nackage)

NOTES: <sup>1</sup> Measured with output loaded with 1000. <sup>2</sup> Maximum junction temperature is 150°C. <sup>3</sup> HDS-1240EMB calculated using MIL Handbook-217 Ground: Fixed Temperature Case = 60°C. <sup>4</sup> See Section 20 for package outline information.

Specifications subject to change without notice.

### **Applications**

#### APPLICATIONS

The HDS-1240E is a current output D/A converter which is input compatible with standard ECL (emitter coupled logic). Each digital input controls an internal switch, which through a precision binary weighted resistor network, sets the output current of the device. Starting with the most significant bit (MSB) and proceeding toward the least significant bit (LSB), each lesser bit controls one-half the current value of the preceeding bit. Therefore, the MSB (Bit 1) controls 8mA, Bit 2 controls 4mA, and so on until the LSB is reached which has a weight of  $3.9\mu$ A. Thus, the output of the D/A varies from 0 with all digital inputs at a logic "1" state to -16mA with all inputs at a logic "0" state. This operating condition is called unipolar. For bipolar operation, an 8mA current source is provided. When this current source is connected to the output, it will then swing from -8mA to +8mA. See Figures 1 and 2 for this hook-up.

#### **Transfer Characteristics**

With the DAC hooked-up as shown in Figure 1, the output will be 0 to -16mA. Since the output compliance is +0.5V to -1.1V, care must be taken not to let the output voltage exceed these limits. The input/output relationships are shown in the table below.

Analog Output		Digital Input Code
Unipolar Bipolar		
0	+FS	11111
-1/2LSB	+FS -1LSB	11110
-1/4FS	+1/2 FS	10000
-1/2 FS +1LSB	+1LSB	10000
-1/2FS	0	01111
-1/2 FS -1LSB	-1LSB	01110
-3/4 FS	-1/2LSB	00111
-FS +1LSB	-FS -1LSB	00000



#### ANALOG OUTPUT

#### A. Normal Operation Without Amplification

The HDS-1240E is a current output D/A converter. However, the wide voltage compliance of +0.5V to -1.1V allows it to be used to generate an output voltage within this range which is proportional to the digital input code and the load impedance. When the DAC is operated in this mode the following formulae apply:

$$V_{O} = -0.016 [R_{t}]$$
$$R_{t} = \frac{R_{i} \times R_{L}}{R_{i} - R_{L}} = \frac{200R_{L}}{200 - R_{L}}$$

Where:  $R_i$  = the internal resistance of the DAC (200 $\Omega$ )

- $R_L$  = the external load resistance loading the DAC
- $R_t$  = the total resistance seen by the DAC output current, i.e.,  $R_i$  in parallel with  $R_L$ .

In general, the output voltage of DAC is limited to 1V p-p. In this instance, from the above formulae, it can be determined that the maximum external load resistance will be about 90 $\Omega$ . Since the bipolar offsetting provision is a true current source, this calculation does not differ even when the DAC is used in the bipolar mode. Full-scale gain may be adjusted by varying  $R_L$  (see Figure 4).





#### B. Operation with Voltage Amplification

There are certain applications that require more than the 1V p-p that is directly obtainable with the DAC output. In these circumstances, the use of an ultra-high speed operational amplifier is required. Figure 2 shows such an application utilizing the ADI Model HOS-050 op amp. The HDS-1240E DAC has built-in feedback resistors which are actively laser trimmed, and which eliminate the need for extra components. A variety of connections of these resistors allows various output voltages as shown in the table below. Care should be taken to keep all leads as short as possible, as the bandwidths encountered in these type circuits are quite high, and parasitics can be a very real problem. The power supply bypassing arrangement shown in Figure 1 should be used.



Figure 2. Voltage Output Operation

Voltage Range	Jumper Connections
±1.25V	7 to 9, 10 to A, 2 to 6
±2.5V	10 to A, 2 to 6
±5V	7 to A, 2 to 6
0 to +2.5V	7 to 9, 10 to A
0 to +5V	10 to A
0 to +10V	7 to A

#### Table 2. Output Voltage Connections

DIGITAL-TO-ANALOG CONVERTERS VOL. I, 10-273

NOTE: The value of Cfb should be optimized for best settling time without overshoot. If absolute accuracy of gain is required, a large value of resistance can be introduced in parallel with Pins 7 and 9 of the DAC.

#### High-Speed Low-Glitch Operation Suggestions

The HDS-1240E D/A offers the highest available speed. However, with this speed performance, certain precautions and operating conditions should be considered. You are now in the RF world.

- 1. The D/A converter should be provided with a very low impedance grounding system to very high frequencies. A large ground plane is a must.
- 2. Low frequency bypassing should be provided with  $1\mu$ F (or larger) tantalum capacitors mounted between the  $\pm 15V$  supply lines and ground near the D/A (see Figure 1).
- 3. High frequency bypassing should be provided by ceramic capacitors of  $0.1\mu$ F or larger mounted within 0.25 inches of Pins 1 and 12 to ground (see Figure 1).
- 4. The D/A converter should be driven with ECL registers as physically close to the D/A as possible. The 10176 HEX' "D" Master-slave flip-flop is recommended. The six most significant bits should come from the same package as shown in Figure 4. The six least significant bits should come from a second package.
- 5. Each digital input should be terminated with a  $510\Omega$  resistor connected between the input and -5.2V (see Figure 4).
- 6. If required, variable capacitors can be added to "deskew" the most significant bits for lowest glitch—although this is not usually required in many applications. These capacitors are added as shown in Figure 4 (C1-4), and are adjusted for minimum glitch energy.
- Standard 24-pin sockets should be avoided. Individual "pin sockets" are most suited for evaluating devices, as lead inductance is reduced. In final designs, the D/A's should be soldered directly into the printed circuit board without sockets.

. ULTRA-LOW GLITCH OPERATION

For extremely low glitch requirements ( $\leq 50 - 100$  pV-s), an HTS-0025 Track-and-Hold is recommended as a deglitcher (see Figure 3). The duration of the HDS-1240E D/A glitch is approximately 10ns. The hold time of the HTS-0025 should be at least 15ns to "mask out" the glitch.



Figure 3. HTS-0025 Track & Hold Used with HDS-1240E D/A as Deglitcher @ 20MHz Update Rate







Figure 5. Recommended Burn-In Circuit

#### ORDERING INFORMATION

For commercial environment applications (0 to  $+70^{\circ}$ C), order HDS-1240E. For extreme environment applications (-55°C to +100°C), order HDS-1240EM. For devices screened to MIL-STD-883, order HDS-1240EMB.



## Ultra High Speed Multiplying D/A Converter

### **MDMS SERIES**

 $Z_{O} = 200\Omega,$  $I_{O} = +10m/$ 

£

ANALOG CURRENT OUTPUT

30 BIPOLAR

25 0+15V

28 O GROUND

13-0 -15V

#### MDMS SERIES FUNCTIONAL BLOCK DIAGRAM

CURRENI OUTPUT D/A CONVERTER

- FEATURES
- Small Size: 2" × 2" × 0.4"
- Highest Speed Available
- High Multiplying Accuracy: Maintains Monotonicity and Linearity for any Analog Input within the Specified Range
- High Current Output: 10mA Full Scale
- High Reliability, Hybrid Microcircuit Construction
- Guaranteed Operation: -30°C to +85°C
- APPLICATIONS
- CRT Displays
- Waveform Generation
- Vector Generation
- Fast Digital Attenuator

#### GENERAL DESCRIPTION

The MDMS series is an ultra-high speed, one or two-quadrant, multiplying D/A converter capable of 10MHz operation and 11-bit precision. The settling time for both analog and digital inputs is 100ns, and the large signal bandwidth of the analog input is in excess of 10MHz. The module is designed for the needs of the graphic display field and other applications requiring high-accuracy, high-speed multiplying operation.

The current output of the MDMS series D/A is precisely proportional to the analog input signal multiplied by the digital input code. The analog input signal may be any voltage between 0V and -10V, and can be a sine wave, triangle wave, sawtooth, or other waveform. The D/A output is an accurate scaled version of the input waveform, the scale factor being the digital input code. Alternatively, the analog input voltage

may be used to scale a digitally generated signal. Various offsetting provisions are made so that the analog signal, digital signal, and output may be made bipolar or unipolar in order to accommodate various uses requiring one or two-quadrant operation.

BIPOLAR OPERATION IS ACCOMPLISHED BY CONNECTING PIN 30 to -10V, OR IF ADJUSTMENT IS REQUIRED, PIN 30 MAY BE CONNECTED THROUGH A 1.5k ADJUST MENT POTENTIOMETER TO -15V,

The output impedance of the D/A is 200 ohms so that a twovolt output swing is possible with no load. Loading the output with 200 ohms results in a 1 volt p-p output. If an external operational amplifier such as the Analog Devices' HOS-050 Op Amp is connected to the output of the D/A, output voltages up to 20V p-p are obtainable at a small sacrifice in speed.

#### ORDERING INFORMATION

DIGITAL

Order Model Number MDMS-0801, MDMS-1001, or MDMS-1101. Ruggedized versions with extended burn-in are also available. Consult the factory.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 10-37.

## SPECIFICATIONS (typical @ +25°C and nominal power supply voltages unless otherwise noted)

MODEL	MDMS-0801	MDMS-1001	MDMS-1101
RESOLUTION	8 Bits	10 Bits	11 Bits
LSB Weight	40µA	10µA	5µA
ACCURACY (ADJUSTABLE TO)	±0.2%	±0.05%	±0.025%
Monotonicity	Guaranteed	•	•
Linearity	20µA, ±1/2LSB	5µA, ±1/2LSB	2.5µA, ±1/2LSB
ANALOG INPUT			
Voltage Range	0 to -10V	•	•
Impedance	4kΩ ±2%	.*	•
Transfer Function (inverting)	0V input scales D/A	output to minimum out	put;
<u>.</u>	-10V input scales D	A output to maximum o	output.
DIGITAL INPUT (TTL)			
Positive Logic, "1" =	+2.4V to +5.0V	•	•
"0" =	0V to 0.4V	•	•
Loading, 2 Std. TTL Loads			
"0" =	-5mA	•	•
	50µA	•	•
CODING (PARALLEL INPUT DATA)			
Unipolar	BIN	•	•
Bipolar	OBN	•	•
All "1's" Input	Maxi	mum Positive Output	
All "O's" Input	Maxi	mum Negative Output	
OUTPUT (CURRENT)			
Unipolar	0 to +10mA	•	•
Bipolar	±5mA	•	•
Compliance Voltage	+1.5V, -2V	•	•
Impedance	200Ω, ±1%	•	•
Loading	2005	2 for 0 to 1V p-p Out	
-	0Ω f	or 0 to 2V p-p Out	
Zero Offset (max)	50nA	•	•
DYNAMIC CHARACTERISTICS			
Settling Time (digital & analog)	90ns to 0.2% F.S.	100ns to 0.1% F.S.	130ns to 0.05% F.S.
Bandwidth (analog in)	10MHz	•	•
TEMPERATURE COEFFICIENTS	· · · · · ·		
Linearity	2ppm/°C	•	•
Monotonicity	Guar	anteed -30°C to +85°C	
POWER REQUIREMENTS			
+15V ±10%	60mA	•	•
-15V ±10%	20mA	•	•
Power Supply Rejection Ratio	0.005%/V	•	•
TEMPERATURE RANGE			
Operating	-30°	C to +85°C	
Storage	-55°	C to +125°C	
PHYSICAL CHARACTERISTICS			
Case	Diall	yl Phthalate per MIL-	
	M-14	Type SDG-F	

\*Specifications same as MDMS-0801

Specifications subject to change without notice.



Figure 1. The MDMS-1101 Multiplying D/A Used as a Digital Waveform Generator with Digital Attenuator Control



NOTE: DOT ON TOP INDICATES POSITION OF PIN 1 WEIGHT: 1.6 OZ, 45.3 G

PINS ARE GOLD PLATED PER MIL-G-5204 TYPE II

#### MATING SOCKET MSA-1

#### **PIN DESIGNATIONS**

PIN	FUNCTION
1	BIT 1 INPUT (MSB)
2	BIT 2 INPUT
3	BIT 3 INPUT
4	BIT 4 INPUT
5	BIT 5 INPUT
7	BIT 6 INPUT
8	BIT 7 INPUT
9	BIT 8 INPUT
10	BIT 9 INPUT
11	BIT 10 INPUT
12	BIT 11 INPUT LSB
19	ANALOG INPUT
21	OFFSET ADJ
23	-15V POWER INPUT
25	+15V POWER INPUT
28	GROUND
30	BIPOLAR OFFSET
22	ANALOG OUTPUT



Figure 2. Operation of Multiplying D/A Circuit

# **Analog-to-Digital Converters**

Contents

	Page
Selection Guide	11-3
Factors in Choosing an A/D Converter	11-4
Specifications & Terms	11-6
AD570 Low-Cost Complete Monolithic IC 8-Bit ADCs	11-11
AD571 Complete Monolithic IC 10-Bit ADCs	11-15
AD572 Complete Hybrid IC 12-Bit Successive-Approximation ADCs	11-23
•AD573J/K/S Fast, Complete 10-Bit A/D Converter with Microprocessor Interface	11-31
•AD574A/AJ/AK/AL Fast Complete 12-Bit A/D Converter with Microprocessor Interface	11-39 🛶
AD578 Fast Complete Hybrid IC 12-Bit ADCs	11-47
•AD579JN/KN/BD/TD Very Fast, Complete 10-Bit A/D Converter	11-53
•AD673J/S Fast, Complete, 8-Bit A/D Converter with Microprocessor Interface	11-59
AD5200 Hybrid IC 12-Bit Successive-Approximation ADCs	11-63
•AD5210 Series 12-Bit Successive-Approximation High-Accuracy A/D Converter	11-67
•AD5240KD/SD Very Fast, Complete 12-Bit A/D Converter	11-73
AD7550 CMOS IC Quad-Slope Bus-Compatible 13-Bit ADC	11-81
•AD7552 CMOS 12-Bit Plus Sign Monolithic A/D Converter	11-89
AD7555 CMOS IC 4 1/2 Digit 20,000-Count ADC Subsystem	11-101
AD7574 CMOS Microprocessor-Compatible 8-Bit ADCs	11-113
•AD7581 CMOS µP Compatible 8-Bit 8-Channel DAS	11-121
AD ADC80 Hybrid IC 10- and 12-Bit ADCs with Improved Performance and Reliability	11-129
•AD ADC84/85C Fast, Complete 12-Bit A/D Converter	11-137
ADC1130/ADC1131 14-Bit High-Speed A/D Converter	11-145
•ADC1140 Low Cost 16-Bit Analog-to-Digital Converter	11-147
HAS Hybrid 8-, 10-, and 12-Bit Ultra-Fast ADCs	11-149
MAH Ultra-High-Speed 8- and 10-Bit A/D Converter	11-153
MAS Ultra-High-Speed 8-, 10- and 12-Bit A/D Converter	11-155
MATV Video 8-Bit ADCs with Built-In Track-Hold	11-157
MOD-1005 10-Bit 5MHz Video ADC with Built-In Track-Hold	11-159
MOD-1020 10-Bit 20MHz Video ADC with Built-In Track-Hold	11-161
MOD-1205 12-Bit 5MHz Video ADC with Built-In Track-Hold	11-163

•New product since the 1980 Data-Acquisition Components and Subsystems Catalog.

VOL. I, 11-2 ANALOG-TO-DIGITAL CONVERTERS

### Selection Guide Analog-to-Digital Converters

HIGH PERFORMANCE/HIGH RESOLUTION FEATURE SELECTION CHART

			GEN	IERAL P	URPOSE		μP BUS MPATIB	LE	MULT	$\overline{}$	HI PERFO	GH RMANCI	E	/ .	μρ BUS	BLE		IGH LUTION
		40°23	a for the second se	2 (A)	60 000	the second	407.02	40.75e	10	405,210	<sup>40</sup> 52	r faith	*	05. 07.(07		40C/130	40C.	054
Resolution	8 Bits 10 Bits 12 Bits	•	•	•	•	•	•	•	•	•	•	•						
·	13 Bits 14 Bits 16 Bits												•	•		•	•	
	4 1/2 Digits 5 1/2 Digits				•								ŀ		:			
Conversion Time	1800ms 50ms 66.6μs/ch							•					•	•	•			•
	50μs 25μs 15μs	•	•	•	•	•	•		•		•	•				:	•	,
Internal Reference Ratiometric Capabi	lity	•	•	•	•	•			:	:	•	•				•	•	
Low Power							•	•					•	•				
Second Source				•					•	•								
Logic Compatibility	TTL CMOS	•		•	•	•			•	•	•	•	:	:	•	•	•	
Operating Temperature Ranges	$C = 0 \text{ to } +70^{\circ}C$ $J = -25^{\circ}C \text{ to } +85^{\circ}C$ $M = -55^{\circ}C \text{ to } +125^{\circ}C$	•	•	•		•	:	:	:	:	:	•	•	•	•	•	:	
Dice Availability		•	•			•							[					
Volume I Page		11-11	11-15	11-129	11-59	11-31	11-113	11-121	11-63	11-67	11-23	11-39	11-81	11-89	11-101	11-145	11-147	
Volume II Page		_		-	_	-	_	_		-	_	-	_	_		11-11	11-15	

#### HIGH/SPEED VIDEO FEATURE SELECTION CHART

		HIGH SPEED							7	VIDEO /								
		<sup>4</sup> 055		* (q.	105. 405.	H45.00	448.10	trais, r	co.	Mater.	loo, Sey	4141.	and all a	44.1.00000	400.10	40D.10	40D.1.	5507-
Resolution	8 Bits 10 Bits 12 Bits	•	•	:	•	•	•	•	•	•	•	•	•	•	•	•	•	
Conversion Time	<8µs <3µs ≤1.1µs	•	:	•	•	•	:	•	•	•••	•							
Word Rate	≥5MHz ≥16MHz											•		•	•	•	•	
Internal Reference		•	•	•	٠	٠	٠	٠	٠	•	•	• '	٠	٠	•	٠	٠	
Logic Compatibility	TTL ECL	•	•	•	•	•	•	•	•	٠	٠	•	•	•	•	•	•	
Operating Temperature Ranges	$C = 0 \text{ to } +70^{\circ}\text{C}$ $I = -25^{\circ}\text{C to } +85^{\circ}\text{C}$ $M = -55^{\circ}\text{C to } +125^{\circ}\text{C}$	•	•	:	. •	•	•	:	•	•	•	٠	•	•	٠	•	•	
Volume I Page		11-53	11-47	11-137	11-73	11-149	11-149	11-149	11-153	11-153	11-155	11-157	11-157	11-157	11-159	11-161	11-163	
Volume II Page		-	-	-	-	_	_	-	11-19	11-19	11-23	11-27	11-27	11-27	11-31	11-35	11-39	

<sup>3</sup> Second Source <sup>8</sup> Complete with Track and Hold.

### Orientation Analog-to-Digital Converters

#### FACTORS IN CHOOSING AN A/D CONVERTER

In the two volumes of this catalog, there are listed some 27 different families of analog-to-digital converters (ADCs). If one were to consider all the variations, there would be considerably more than 50 different types to choose among. The reason for so many different types is the number of degrees of freedom in selection—technological, functional, performance, and package. Complete information on converters may be found in the 246-page book, *Analog-Digital Conversion Notes*, published by Analog Devices and available for \$5.95 from P.O. Box 796, Norwood, MA 02062.

#### FUNCTIONAL CHARACTERISTICS

Block diagrams illustrating the various conversion techniques appear on individual data sheets.

The moderate-speed converters described in this catalog (<1MHz) employ two fundamental techniques—successive approximations, for moderate-to-high resolution at moderate-to-high speed, and *integration*, for high resolution at modest speeds. The AD ADC80 and ADC1131 are examples of the former, the AD7550 and AD7583, the latter.

Like a chemist's balance with binary weights (1/2, 1/4, 1/8, etc.), the *successive-approximation* converter compares the unknown input with sums of accurately-known binary fractions of full scale, starting with the largest  $(2^{-1})$ , and rejecting any that change the comparator's state ("tip the scale"). At the end of conversion (EOC), the output of the converter is a digital word, representing the ratio of the input to full scale by a fractional-binary code.

Integrating types count pulses for a period proportional to the input. Most-frequently used are *dual slope* types, which count off the period required for the integral of the reference to become equal to the average value of the input (over a fixed period). Integrating types can be made insensitive to drift by storing errors during an error-correcting cycle and subtracting them during the input-measuring cycle. This correction can be performed in analog fashion, using capacitance for storage, or digitally-using the information stored in a counter for correction (AD7550).

The video converters described here (MATV, MOD-1205, etc.) employ two basic encoding techniques: simultaneous, or *flash* conversion, and serial-Gray-Code conversion. High resolution and high speed are obtained by *subranging*, i.e., by performing an n-bit conversion in two steps; Analog Devices has perfected a form of subranging, known as DSC-*digitally corrected subranging*-which permits accurate resolutions of 12 bits and more.\*

In *flash* conversion, the analog signal is compared against  $2^n - 1$  graded voltage levels, using as many comparators, and the comparator output logic levels are processed by a priority

encoder, which converts the "thermometer" output to a binary (or Gray) code. Since the whole conversion occurs essentially simultaneously, it is the fastest means of conversion, but it requires many accurate comparators and large numbers of gates.

In serial-analog-parallel-digital conversion, there are a number of cascaded stages, each having a gain of +2 for signals less than one-half the reference, and a gain of -2 for signals between one-half the reference and full scale. At each stage, a decision is made as to whether the signal is larger (1) or smaller (0) than one-half the reference; the stage's analog output becomes the input to the next stage. The complete time for one conversion is determined by the propagation delay of the analog signal through all stages; however, since the decision of each stage can be latched as soon as the stage has settled (and a new conversion can, in principle, be started as soon as the first bit has been latched), the rate at which conversions come out of the pipeline is considerably faster than the time for one sample to go through the conversion process. Though fast, this process is difficult to implement accurately for more than a few bits, because of the compounding of gain (hence errors).

A subranging converter digitizes to a group of more-significant bits, and stores them in a latch. A fast, very-high-accuracy D/A converter converts them to an analog signal, which is then subtracted from the input. The difference, or residue, is amplified and digitized, and (in DCS) the result is combined digitally in such a way as to correct for mid-scale conversion errors.

Whatever the technique, these A/D converters comprise several essential functions: an analog section, a digital data-generating section, data outputs, and digital controls.

#### Analog Section

This section requires a reference, one or more high-gain comparators, and either a D/A converter (successive approximations) or a controllable integrator. The reference may be internal or external, fixed or variable, and of a specified polarity/ sense in relation to the analog input. In ratiometric conversion, the reference is usually external and variable.

In successive-approximation converters the comparator is generally used in the *current-summing* mode; that is, the current output of the DAC is summed with the current developed in the DAC's "feedback resistor" by the input voltage (of opposite polarity), and the balancing action of the converter tends to bring the summing junction towards a voltage null (much like that of an op amp) at the end of conversion. The typical DAC feedback options, when applied in an ADC, provide input-scaling choices. When the bipolar-offset connection is jumpered to the summing point, input signals of both polarities can be handled. The current-switching action of the DAC, at the typically fast clock-rates used in successive-approximation converters, can disturb the output of the analog signal source, especially if it is a slow high-precision op amp. In such cases, buffering may be necessary.

<sup>\*</sup>A considerable amount of useful information about the differences between video conversion and moderate-speed conversion can be found in the article "Very High Speed Data Acquisition," by Ed Graves, in *Analog Dialogue* 13-2, available upon request.

In integrating types, absolute-value and polarity-sensing circuitry may be required at the front end to handle both polarities of input. Outputs are usually sign-magnitude BCD. However, the AD7550, which uses an offset-reference scheme, requires none of the above; and it has a two's-complement binary output. The AD7555 provides the quadslope control logic, counters, and analog switching, but require external integrators and comparators.

#### **Digital Data-Generating Section**

In successive-approximation types, this section consists of a discrete or integrated successive-approximations register (SAR), its controls, and inputs from the comparator and clock (which is on-board, but in many cases permits external clock pulses, frequency adjustment, and/or control). In integrating types, this section consists of the clock-pulse generator, the counter(s), the input from the comparator, and the associated controls. Often, provisions are made for the pulse-train to be jumpered to the counter externally, so that the pulse train can be operated on externally, or can transmit its train of pulses to a remote counter. In a few types there are no on-board counters or registers; the pulse train, magnitude, overrange, and control terminals are intended to communicate with external counters and registers.

#### **Data Outputs**

Factors to consider here include coding, resolution, overrange information, levels, format, validity, and timing. Coding is usually binary, including jumper-connected offset-binary and/ or two's complement for bipolar input signals. For some types, BCD is available, with sign-magnitude for bipolar inputs. Output coding specs should always be checked for digital polarity (positive- or negative-true) of both magnitude and sign information. The resolution (number of output bits) must be sufficient for the application; in addition, the specifications must be checked to ascertain that not only will all 2<sup>n</sup> (binary) output codes be present (no missing codes), but they must all be present at any temperature in the operating range and related to the input with sufficient accuracy. Integrating types generally have no problems with missing codes (except sometimes at zero, with sign-magnitude coding); nevertheless, nonlinear integration can cause the conversion relationship to become nonlinear. Successive-approximation types have no way of determining overrange; they simply fill up. However, counter types roll over and put out a carry flag to signal overrange

The *data levels* available at the converter output must be checked (TTL, low-voltage CMOS, high-voltage CMOS, ECL), as must the load-driving capability and fanout, and the supply conditions under which appropriate output levels will be furnished. The available choice of output *formats* must also be as desired—parallel, serial, byte-serial, and/or pulse-train. If the converter is intended to communicate directly with an 8-bit data bus, the output should have three-state capability, and parallel outputs must be enabled in bytes of 8 or fewer lines (AD573, AD574A). If the output is serial, it is usually NRZ (non-return-to-zero) and should be accompanied by a set of synchronized clock-pulses. A status (or busy or EOC) output changes state to indicate when the data becomes valid. The exact nature of this transition should be specified-polarity, timing, levels, etc. For serial data, the exact relationship between the data and the synchronizing clock should be specified, to indicate when each bit becomes valid, and for how long. In general, the *timing* of the whole conversion process must be clearly understood, especially if high speeds are necessary, either for conversion, or for communication with a processor (or both). The timing diagrams on specification sheets are usually accompanied by adequate descriptions of the conversion process and specifications of the critical interface parameters.

#### Controls

The functions, action (levels or edges), polarity, and timing of all control inputs and outputs should be clearly understood, as well as their loading characteristics and dependence on the supply. In addition to the essential *start-conversion-command* input and a *status* output, various control commands may be available, such as *clock inhibit*, *bigb* (*low)-byte enable*, *status enable*, and—for speeding up conversion at the cost of resolution in successive-approximation converters—short-cycle.

#### **Power Supplies**

Appropriate power supplies should be made available, considering the logic levels and analog input signals to be employed in the system. The appropriate degree of power-supply stability to meet the accuracy specifications should be provided. Any recommended external protection circuitry should be planned for. In many cases, separate analog and digital grounds are required; ground wiring should follow best practice to minimize digital interference with high-accuracy analog signals, while ensuring that a connection between grounds can always exist at one point, even if the "mecca" point is inadvertently unplugged from the system.

#### **Application Checklist**

The designer will generally require specific information in the following categories, before proceeding to the selection process:

- Accurate description of input and output
  - 1. analog signal range and source or load impedance

2. digital code needed – binary, offset binary, 2's complement, BCD, etc.

- 3. logic level system, i.e., TTL/DTL compatible
- What is the needed data throughput rate?
- What are the control interface details?
- What does the system error budget allow for the converter?
- What are environmental conditions temperature range, time, supply voltage – over which the converter should operate to the desired accuracy?

For A/D converters, the following considerations are typical.

• What is the analog input voltage range, and to what resolution must the signal be measured?

- What is the requirement for linearity error (or relative accuracy error)?
- To what extent must the various sources of error be minimized as environmental temperature changes?
- How much time can be allowed in the system for each complete conversion? What aperture uncertainty and acquisition time are needed for the sample-hold?
- How stable is the system power supply? What errors will result from power supply terminal voltage variations of this order?
- Can the system tolerate missed codes under any conditions?
- What is the character of the input signal? Is it noisy, sampled, filtered, rapidly-varying, slowly-varying? What kind of pre-processing is to be (or can be) done that will affect the choice (and cost) of the converter? Is aliasing a potential problem?

#### SPECIFICATIONS & TERMS

Definitions of performance specifications, and related information, are to be found on the following pages, in alphabetical order.\*

#### Accuracy, Absolute

The error of an A/D converter at a given output code is the difference between the theoretical and the actual analog input voltages required to produce that code. Since the code can be produced by any analog voltage in a finite band (see Quantizing Uncertainty), the "input required to produce that code" is defined as the midpoint of the band of inputs that will produce the code. For example, if 5 volts ( $\pm 1.2$ mV) will theoretically produce a 12-bit half-scale code of 100000000000, then a converter for which any voltage from 4.997V to 4.999V will produce that code will have absolute error of 1/2(4.997 + 4.999) - 5 volts = -2mV.

Absolute error comprises gain error, zero error, and nonlinearity, together with noise, Absolute-accuracy measurements should be made under a set of standard conditions with sources and meters traceable to an internationally accepted standard.

#### Accuracy, Relative

Relative accuracy error, expressed in %, ppm, or fractions of an LSB, is the deviation of the analog value at any code (relative to the full analog range of the device transfer characteris-

\*For video converters, there are a number of additional applicationoriented specifications pertaining to the device's use in a system (e.g., noise power ratio, differential phase, differential gain, signal-tonoise ratio). Some useful references for understanding such specifications can be found in the following publications, available from Analog Devices, Computer Labs Division, 505 Edwardia Drive, Greensboro, NC 27409.

Kester, W. A., "PCM Signal Codecs for Video Applications", SMPTE Journal, Volume 88, November 1979, pp 770-778.

Pratt, W. J., "Test A/D Converters Digitally", Electronic Design, December 6, 1975

Smith, B.F. and Pratt, W.J., "Understanding High-Speed A/D Converter Specifications", Computer Labs, 1974 tic) from its theoretical value (relative to the same range), after the full-scale range (FSR) has been calibrated.

Since the discrete points on the theoretical transfer characteristic lie on a straight line, this deviation can also be interpreted as a measure of nonlinearity (see Linearity).

The "discrete points" of an A/D transfer characteristic are the midpoints of the quantization bands at each code (see Accuracy, Absolute).

#### Aperture Time

This is the interval between the application of the *bold* command to a sample/track-hold and the actual opening of the switch. The aperture time consists of a delay (which depends on the logic and the switching device—50ns for SHA1144) and an uncertainty (due to jitter—20ps max rms for HTS-0025). When a sample-hold is used in an application where timing is critical, the timing of the hold command can be advanced to compensate for the known component of aperture delay. The jitter, however, imposes the ultimate limitation on timing accuracy. When a sample-hold is used with an ADC, the timing uncertainty of the conversion process is reduced by the ratio of aperture jitter to the conversion time, i.e., the maximum frequency which can be handled with less than 1LSB error due to timing is  $2^{-n}/(\pi \tau_{au})$  instead of  $2^{-n}/(\pi \tau_c)$ , where  $\tau_{au}$  is the aperture uncertainty and  $\tau_c$  is the conversion time.

#### Common Mode Rejection (CMR)

The ability of a device to reject the effect of voltage applied to both input terminals simultaneously. Usually expressed as the log of a "common-mode rejection ratio," e.g., 1,000,000:1 (CMRR) or 120dB (CMR). A CMRR of 1,000,000 to 1 means that a 1V common-mode voltage passes through the amplifier as through it were a differential signal of one microvolt at the input.

#### **Conversion Time and Conversion Rate**

The time required for a complete measurement by an ADC is called *conversion time*. For most converters (assuming no significant additional systemic delays), this is identical to the inverse of *conversion rate*. However, in some high-speed converters, because of pipelining, new conversions are initiated before the results of prior conversions have been determined; thus, for example, the MOD-1205 can provide 12-bit output data at a 5MHz word rate (200ns/conversion), even though the time for any one conversion, from start to finish, is two clock periods plus 275ns, or 675ns, at 5MHz.

#### **Dual-Slope Converter**

An integrating analog-to-digital converter in which the unknown signal is converted to a proportional time interval, which is then measured digitally. This is done by integrating the unknown for a predetermined time. Then a reference input is switched to the integrator, and integrates "down" from the level determined by the unknown until a "zero" level is reached. The time for the second integration process is proportional to the average of the unknown signal level over the predetermined integrating period. A digital time-interval meter (i.e., counter) is generally used as the output indicator.



#### Feedthrough

Undesirable signal-coupling around switches or other devices that are supposed to be turned off or provide isolation, e.g., *feedthrough error* in a multiplexer. It is variously specified in %, ppm, fractions of 1 LSB, or fractions of 1 volt, with a given set of inputs, at a specified frequency.

#### "Flash" Converter

A converter in which all the bit choices are made at the same time. It requires  $2^n - 1$  voltage-divider taps and comparators, and a comparable amount of priority encoding logic. An extremely fast scheme, it requires large numbers of precision components. Flash converters are often used for partial conversions in subranging converters.

#### Gain Adjustment

The "gain" of a converter is that analog scale factor setting that provides the nominal conversion relationship, e.g., 10V full scale, in a fixed-reference converter, or 100% of full-scale in a ratiometric converter. Gain- and zero-adjustment principles are discussed under *zero*.

#### Least Significant Bit (LSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the "least significant bit" is that digit (or "bit") that carries the smallest value or weight. For example, in the natural binary number 1101 (decimal 13, or  $2^3 + 2^2 + 0 + 2^0$ ), the rightmost "1" is the LSB. Its analog weight, relative to full scale, is 2<sup>-n</sup>, where n is the number of binary digits. It represents the smallest change that can be resolved by an n-bit converter.

#### Linearity Error

Linearity error of a converter, expressed in percent or partsper-million of full-scale range, or fractions of a least-significant bit, is the deviation of the analog values from a straight line, in a plot of the measured conversion relationship. The straight line can be either a "best straight line," determined empirically by manipulation of the gain and/or offset to equalize maximum positive and negative deviations of the actual transfer characteristic from this straight line; or, it can be a straight line passing through the end points of the transfer characteristic after they have been calibrated. Sometimes referred to as "end-point" nonlinearity, the latter is both a more conservative measure and is much easier to verify in actual practice. "End-point" nonlinearity is similar to relative accuracy error (see Accuracy, Relative). Linearity has two components *differential* and *integral* nonlinearity.

#### Linearity, Differential and Integral

A digital output code should correspond to a quantum of analog input values exactly 1 LSB in width  $(2^{-n} \text{ of full scale},$ for an n-bit converter). Any deviation of the measured "step" from the ideal width is called Differential Nonlinearity. It is an important specification, because a differential nonlinearity error greater than 1 LSB can lead to nonmonotonic behavior of of a D/A converter, and missed codes in an A/D converter employing such a DAC. A flagrant example of differential nonlinearity is shown here.



In the illustration, the horizontal bars represent the measured DAC output values corresponding to 6 adjacent digital codes. The DAC is nonlinear, in that the next-least-significant bit (XX010) is 1½ LSB too large. Thus, instead of the five quanta, or steps, being all equal (= 1 LSB), quantum 2 is 2½ LSB and quantum 4 is -½ LSB. The differential linearity error, the difference between the actual quantum width and the ideal 1 LSB, is +1% LSB for quantum 2 and -1% LSB for quantum 4.

When this DAC is used in successive-approximations conversion, it will lead to a missed code. Analog inputs slightly larger than the value of XX100 will be converted to XX100, and analog inputs slightly less than the value of XX100 will be converted to XX010. The code XX011 will not exist; it will be a missed code.

Often, instead of a maximum differential nonlinearity specification, there will be a simple specification of "no missed codes", which implies a differential nonlinearity less than 1 LSB.

While differential nonlinearity deals with errors in step size, *integral nonlinearity* has to do with deviations of the overall shape of the conversion response. Even converters that are not subject to differential linearity errors (e.g., integrating types) have integral linearity (sometimes just "linearity") errors.

#### **Power-Supply Sensitivity**

The sensitivity of a converter to dc changes in power-supply voltages is normally expressed in terms of percentage change in analog input value (or fractions of the analog equivalent of 1 LSB), corresponding to a given code, for a 1% dc change in the power supply, e.g.,  $0.05\%/\%\Delta V_S$ ). Power-supply sensitivity may also be expressed in relation to a specified dc shift of the supply voltage. High-accuracy ADCs intended for battery operation require excellent rejection of large supply-variations.

#### **Quad-Slope Converter**

This is an integrating analog-to-digital converter that goes through two cycles of *dual-slope* conversion, once with zero input and once with the analog input being measured. The errors determined during the first cycle are subtracted digitally from the result in the second cycle. The scheme results in an extremely accurate converter. For example, the 13-bit singlechip AD7550 is a CMOS quad-slope A/D converter with typical tempcos (gain and zero temperature coefficients) of 1ppm/°C.

#### Quantizing Uncertainty (or "Error")

The analog continuum is partitioned into  $2^n$  discrete ranges for n-bit conversion. All analog values within a given range are represented by the same digital code, usually assigned to the nominal midrange value. There is, therefore, an inherent quantization uncertainty of  $\pm \frac{4}{2}$  LSB, in addition to the actual conversion errors. In integrating converters, this "error" is often expressed as " $\pm 1$  count."

#### **Ratiometric Converter**

The output of an A/D converter is a digital number proportional to the ratio of (some measure of) the input to a reference. Most requirements for conversions call for an absolute measurement, i.e., against a fixed reference. In some cases, where the measurement is affected by a changing reference voltage (e.g., the voltage applied to a bridge), it is advantageous to use that same reference as the reference for the conversion, to eliminate the effect of variation. Ratiometric conversion can also serve as a substitute for analog signal division (where the denominator changes but little during the conversion).

#### Stability

Stability of a converter, usually applies to the insensitivity of its characteristics with time, temperature, etc. All measurements of stability are difficult and time consuming, but stability vs. temperature is sufficiently critical in most applications to warrant universal inclusion in tables of specifications (see "Temperature Coefficients").

#### Subranging Converters

In this type of converter, an extremely fast conversion produces the most-significant portion of the output word. This portion is converted back to analog with a fast high-accuracy D/A converter and subtracted from the input. The resulting residue is converted to digital at high speed and combined with the results of the earlier conversion to form the output word. In *digitally corrected subranging* (DCS), the two bytes are combined in a manner that corrects for the error of the LSB of the most-significant byte. For example, using 8-bit and 5-bit conversion, and this proprietary technique, a full-accuracy high-speed 12-bit converter can be built.

#### Successive Approximations

Successive approximations is a high speed method of comparing an unknown against a group of weighted references. The operation of a successive approximations A/D converter is generally similar to the orderly weighing of an unknown quantity on a precision chemical balance, using a set of weights such as: 1 gram, 1/2 gram, 1/4 gram, 1/8 gram, 1/16 gram, etc. The weights are tried in order, starting with the largest. Any weight that tips the scale is removed. At the end of the process, the sum of the weights remaining on the scale will be within one LSB of the actual weight ( $\pm \frac{1}{2}$  LSB, if the scale is properly biased — see zero).

#### **Temperature Coefficients**

In general, temperature instabilities are expressed in %/°C, ppm/°C, as fractions of 1 LSB/°C, or as a change in a parameter over a specified temperature range. Measurements are usually made at room temperature and at the extremes of the specified range, and the temperature coefficient (tempco, T.C.) is defined as the change in the parameter, divided by the corresponding temperature change. Parameters of interest include gain, linearity, offset (bipolar), and zero. The last three are expressed in % or ppm of full-scale range per Celsius degree.

Gain Tempco: Two factors principally affect converter gain instability with temperature:

a) In fixed-reference converters, the reference source will vary with temperature. For example, the tempco of an AD581L is typically 5ppm/°C.

b) The ratiometric circuitry has a sensitivity to temperature.

Linearity Tempco: Sensitivity of linearity to temperature over the specified range. To avoid missed codes, it is sufficient that the differential nonlinearity error be less than 1 LSB at any temperature in the range of interest. The *differential nonlinearity temperature coefficient* may be expressed as a ratio, as a maximum change over a specified temperature range, and/or implied by a statement that there are no missed codes when operating within a specified temperature range.

Offset Tempco The temperature coefficient of the all-DAC-switches-off (minus full-scale) point, of a bipolar successive-approximations converter, is dependent on three variables:

1) The tempco of the reference source

2) The voltage stability of the input buffer and the comparator

3) The tracking capability of the bipolar-offset resistors and the gain resistors.

Unipolar Zero The zero tempco of an ADC is dependent only on the zero stability of the integrator and/or the input buffer and the comparator. It may be expressed in  $\mu V/^{\circ}C$ , or in percent or ppm of full-scale per degree C.

#### Zero- and Gain-Adjustment Principles

The zero adjustment of a unipolar ADC is set so that the transition from all-bits-off to LSB-on occurs at  $\frac{1}{2} \ge 2^{-n}$  of nominal full-scale. The gain is set for the final transition



to all-bits-on to occur at F.S.  $(1 - \frac{3}{2} \times 2^{-n})$ . The "zero" of an offset-binary bipolar ADC is set so that the first transition occurs at -F.S.  $(1 - 2^{-n})$  and the last transition at +F.S.  $(1 - 3 \times 2^{-n})$ . The data sheet instructions should be followed.



#### VOL. I, 11-10 ANALOG-TO-DIGITAL CONVERTERS



### Low Cost, Complete IC 8-Bit A to D Converter

# AD570\*

#### FEATURES

Complete A/D Converter with Reference and Clock Fast Successive Approximation Conversion  $-25\mu s$ No Missing Codes Over Temperature 0 to  $+70^{\circ}C - AD570J$  $-55^{\circ}C$  to  $+125^{\circ}C - AD570S$ Digital Multiplexing -3 State Outputs 18-Pin DIP Low Cost Monolithic Construction

#### AD570 FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT DESCRIPTION

The AD570 is an 8-bit successive approximation A/D converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register and output buffers – all fabricated on a single chip. No external components are required to perform a full accuracy 8-bit conversion in  $25\mu$ s.

The AD570 incorporates the most advanced integrated circuit design and processing technology available today.  $I^2 L$ (integrated injection logic) processing in the fabrication of the SAR function along with laser trimming of the high stability SiCr thin film resistor ladder network at the wafer stage (LWT) and a temperature compensated, subsurface Zener reference insures full 8-bit accuracy at low cost.

Operating on supplies of +5V and -15V, the AD570 will accept analog inputs of 0 to +10V unipolar or  $\pm$ 5V bipolar, externally selectable. As the BLANK and  $\overrightarrow{\text{CONVERT}}$  input is driven low, the three state outputs will be open and a conversion will commence. Upon completion of the conversion, the  $\overrightarrow{\text{DATA}}$  READY line will go low and the data will appear at the output. Pulling the BLANK and  $\overrightarrow{\text{CONVERT}}$  input high blanks the outputs and readies the device for the next conversion. The AD570 executes a true 8-bit conversion with no missing codes in approximately 25 $\mu$ s.

The AD570 is available in two versions; the AD570J is specified for the 0 to  $70^{\circ}$ C temperature range, the AD570S for  $-55^{\circ}$ C to  $+125^{\circ}$ C. Both guarantee full 8-bit accuracy and no missing codes over their respective temperature ranges. The AD570J is also offered in an 18-pin plastic DIP.

#### **18-PIN DUAL IN LINE PACKAGE**

#### PRODUCT HIGHLIGHTS

- 1. The AD570 is a complete 8-bit A/D converter. No external components are required to perform a conversion. Full scale calibration accuracy of  $\pm 0.8\%$  (2LSB of 8 bits) is achieved without external trims.
- 2. The AD570 is a single chip device employing the most advanced IC processing techniques. Thus, the user has at his disposal a truly precision component with the reliability and low cost inherent in monolithic construction.
- 3. The AD570 accepts either unipolar (0 to +10V) or bipolar (-5V to +5V) analog inputs by simply grounding or opening a single pin.
- 4. The device offers true 8-bit accuracy and exhibits no missing codes over its entire operating temperature range.
- 5. Operation is guaranteed with -15V and +5V supplies. The device will also operate with a -12V supply.
- 6. The AD570S is also available with processing to MIL-STD-883, Class B. The single chip construction and functional completeness make the AD570 especially attractive for high reliability applications.

\*Protected by Patent Nos. 3940760, 4213806 and 4136349.

**SPECIFICATIONS** (typical @ +25°C with V+ = +5V, V- = -15V, all voltages measured with respect to digital common, unless otherwise indicated)

MODEL	AD570J	AD570S <sup>1</sup>
RESOLUTION <sup>2</sup>	8 Bits	*
RELATIVE ACCURACY @ 25°C <sup>2,3,4</sup>	±1/2LSB max	*
T <sub>min</sub> to T <sub>max</sub>	±1/2LSB max	*
FULL SCALE CALIBRATION <sup>4,5</sup>	i i internet de la destaine : , ,	· · · · · · · · · · · · · · · · · · ·
(With 15 $\Omega$ Resistor In Series With		
Analog Input	±2LSB (typ)	*
UNIPOLAR OFFSET (max) <sup>4</sup>	±1/2LSB	*
BIPOLAR OFFSET (max) <sup>4</sup>	±1/2LSB	*
DIFFERENTIAL NONLINEARITY (Resolution for Which no Missing Codes are Guaranteed) +25°C	8 Bits	•
T <sub>min</sub> to T <sub>max</sub>	8 Bits	*
TEMPERATURE RANGE	0 to +70°C	-55°C to +125°C
TEMPERATURE COEFFICIENTS <sup>4</sup> Guaranteed max Change T <sub>min</sub> to T <sub>max</sub>		
Unipolar Offset Bipolar Offset Full Scale Calibration <sup>6</sup> (With 15Ω Fixed Resistor or 200Ω Trimmer)	±1LSB (88ppm/°C) ±1LSB (88ppm/°C) ±2LSB (176ppm/°C)	±1LSB (40ppm/°C) ±1LSB (40ppm/°C) ±2LSB (80ppm/°C)
POWER SUPPLY REJECTION <sup>4</sup> Max Change In Full Scale Calibration TTL Positive Supply +4.5V≤V+≤+5.5V Negative Supply	±2LSB max	•
-16.0V≪V-≪-13.5V	±2LSB max	*
ANALOG INPUT RESISTANCE	3kΩ min	*
	5kΩ typ	*
· · · · · · · · · · · · · · · · · · ·	7kΩ max	*
ANALOG INPUT RANGES (Analog Input to Analog Common) Unipolar Bipolar	0 to +10V -5V to +5V	• • •
OUTPUT CODING		
Unipolar	Positive True Binary	■ 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.
Bipolar	Positive True Offset Binary	*
LOGIC OUTPUT		· · · · · · · · · · · · · · · · · · ·
Bit Outputs and Data Ready		
Output Sink Current	3.2mA min	*
$(V_{OUT} = 0.4V \text{ max}, T_{min} \text{ to } T_{max})$	(2TTL Loads)	*
(Voum = 2.4V min T : to T)	0.5m A min	• • •
Output Leakage When Blanked	$\pm 40\mu A$ max	* '
		······································
Blank and Convert Input	+40/14 max	•
Blank - Logic "1"	2.0V min	*
Convert – Logic "0"	0.8V max	*
CONVERSION TIME	15 <i>us</i> min	* .
	25µs tvp	*
· · · · · · · · · · · · · · · · · · ·	40μs max	*

VOL. I, 11-12 ANALOG-TO-DIGITAL CONVERTERS

ALL MODELS	
POWER SUPPLY	· · · · · · · · · · · · · · · · · · ·
Absolute Maximum	
V+	+7V
V-	-16.5V
Specified Operating - Rated	Performance
V+	+5V
V-	-15V
Operating Range	
· V+	+4.5V to +5.5V
V-	-12.0V to -16.5V
Operating Current	
Blank Mode	
V + = +5V	2mA typ (10mA max)
V - = -15V	9mA typ (15mA max)
Convert Mode	
V + = +5V	5mA
V - = -15V	10mA

\*Specifications same as AD570J

Specifications subject to change without notice.

NOTES

- <sup>1</sup> The AD570S is available processed and screened to the requirements of MIL-STD-883B, Class B. When ordering, specify the AD570SD/883B.
- <sup>2</sup> The AD570 is a selected version of the AD571 10-bit A to D converter. As such, some devices may exhibit 9 or 10 bits of relative accuracy or resolution, but that is neither tested nor guaranteed. Only TTL logic inputs should be connected to pins 1 and 18 (or no connection made) or damage may result.

<sup>3</sup>Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.

- <sup>4</sup> Specifications given in LSB's refer to the weight of a least significant bit at the 8-bit level, which is 0.39% of full-scale.
- <sup>5</sup> Full scale calibration is guaranteed trimmable to zero with an external 200Ω potentiometer in place of the 15 $\Omega$  fixed resistor. Full scale is defined as 10 volts minus 1 LSB, or 9.961 volts.
- <sup>6</sup> Full Scale Calibration Temperature Coefficient includes effects of unipolar offset drift as well as gain drift.
- <sup>7</sup> The Data output lines have active pull-ups to source 0.5mA. The DATA READY line is open collector with a nominal  $6k\Omega$  internal pull-up resistor.

#### ABSOLUTE MAXIMUM RATINGS

V+ to Digital Common
V- to Digital Common
Analog Common to Digital Common
Analog Input to Analog Common
Control Inputs 0 to V+
Digital Outputs (Blank Mode) 0 to V+
Power Dissipation

#### **AD570 ORDERING GUIDE**

Model	Package Number <sup>1</sup>	Temperature Range
AD5 <sup>70</sup> JN	18-Pin Plastic DIP (N18A) <sup>2</sup>	0 to +70°C
AD570JD	18-Pin Ceramic DIP (D28A)	0 to +70°C
AD570SD	18-Pin Ceramic DIP (D18A)	-55°C to +125°C
AD570SD/883B	18-Pin Ceramic DIP (D18A)	-55°C to +125°C

<sup>1</sup> See Section 20 for package outline information. <sup>2</sup>To be available June 1982.





#### CONNECTING THE AD570 FOR STANDARD OPERATION

The AD570 contains all the active components required to perform a complete A/D conversion. Thus, for most situations, all that is necessary is connection of the power supply (+5 and -15), the analog input, and the conversion start pulse. But, there are some features and special connections which should be considered for achieving optimum performance. The functional pin-out is shown in Figure 1.

#### FULL SCALE CALIBRATION

The 5k $\Omega$  thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC-plus about 0.3%-when a full scale analog input voltage of 9.961 volts (10 volts - 1LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.961 volt full scale can be achieved to sufficient accuracy by simply inserting a 15 $\Omega$  resistor in series with the analog input to pin 14. Typical full scale calibration error will then be about  $\pm 2$ LSB or  $\pm 0.8\%$ . If a more precise calibration is desired a 200 $\Omega$  trimmer should be used instead. Set the analog input at 9.961 volts, and set the trimmer so that the output code is just at the transition between 11111110 and 11111111. Each LSB will then have a weight of 39.06mV. If a nominal full scale of 10.24 volts is desired (which makes the LSB have weight of exactly 40.00mV), a 50 $\Omega$  resistor in series with a 200 $\Omega$  trimmer (or a 500 $\Omega$  trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full scale temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of  $5k\Omega$ .





#### **BIPOLAR OPERATION**

The standard unipolar 0 to +10V range is obtained by shorting the bipolar offset control pin to digital common. If the pin is left open, the bipolar offset current will be switched into the comparator summing node, giving a -5V to +5V range with an offset binary output code. (-5.00 volts in will give a 8-bit code of 00000000; an input of 0.00 volts results in an output code of 10000000 and 4.96 volts at the input yields the 1111111 code.)

#### **ZERO OFFSET**

The apparent zero point of the AD570 can be adjusted by inserting an offset voltage between the Analog Common of the device and the actual signal return or signal common. Figure 3 illustrates two methods of providing this offset. Figure 3A shows how the converter zero may be offset by up to  $\pm 3$  bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode. In bipolar mode R2 should be omitted to obtain a symmetrical range.

#### VOL. I, 11-14 ANALOG-TO-DIGITAL CONVERTERS

Figure 3B shows how to offset the zero code by 1/2LSB to provide a code transition between the nominal bit weights.



Figure 3B.

#### **CONTROL AND TIMING OF THE AD570**

There are several important timing and control features on the AD570 which must be understood precisely to allow optimal interfacing to microprocessor or other types of control systems. All of these features are shown in the timing diagram in Figure 4.

The normal stand-by situation is shown at the left end of the drawing. The BLANK and  $\overrightarrow{\text{CONVERT}}$  (B & C) line is held high, the output lines will be "open", and the  $\overrightarrow{\text{DATA}}$   $\overrightarrow{\text{READY}}$  ( $\overrightarrow{\text{DR}}$ ) line will be high. This mode is the lowest power state of the device (typically 150mW). When the (B &  $\overrightarrow{\text{C}}$ ) line is brought low, the conversion cycle is initiated, but the  $\overrightarrow{\text{DR}}$  and Data lines do not change state. When the conversion cycle is complete (typically 25 $\mu$ s), the  $\overrightarrow{\text{DR}}$  line goes low, and within 500ns, the Data lines become active with the new data.

About  $1.5\mu$ s after the B &  $\overline{C}$  line is again brought high, the  $\overline{DR}$  line will go high and the Data lines will go open. When the B &  $\overline{C}$  line is again brought low, a new conversion will begin. The minimum pulse width for the B &  $\overline{C}$  line to blank previous data and start a new conversion is  $2\mu$ s. If the B &  $\overline{C}$  line is brought high during a conversion, the conversion will stop, and the  $\overline{DR}$  and Data lines will not change. If a  $2\mu$ s or longer pulse is applied to the B &  $\overline{C}$  line during a conversion, the converter will clear and start a new conversion cycle.



Figure 4. AD570 Timing and Control Sequence



### Integrated Circuit 10-Bit Analog to Digital Converter

### **AD571**\*

#### FEATURES

Complete A/D Converter with Reference and Clock Fast Successive Approximation Conversion  $-25\mu s$ No Missing Codes Over Temperature 0 to  $+70^{\circ}C - AD571K$  $-55^{\circ}C$  to  $+125^{\circ}C - AD571S$ Digital Multiplexing -3 State Outputs 18-Pin Ceramic DIP

Low Cost Monolithic Construction

#### AD571 FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT DESCRIPTION

The AD571 is a 10-bit successive approximation A/D converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register and output buffers – all fabricated on a single chip. No external components are required to perform a full accuracy 10-bit conversion in  $25\mu$ s.

The AD571 incorporates the most advanced integrated circuit design and processing technology available today. It is the first complete converter to employ  $1^2$  L (integrated injection logic) processing in the fabrication of the SAR function. Laser trimming of the high stability SiCr thin film resistor ladder network at the wafer stage (LWT) insures high accuracy, which is maintained with a temperature compensated, subsurface Zener reference.

Operating on supplies of +5V to +15V and -15V, the AD571 will accept analog inputs of 0 to +10V, unipolar or  $\pm5V$  bipolar, externally selectable. As the BLANK and  $\overline{CONVERT}$  input is driven low, the three state outputs will be open and a conversion will commence. Upon completion of the conversion, the  $\overline{DATA}$  READY line will go low and the data will appear at the output. Pulling the BLANK and  $\overline{CON}$ - $\overline{VERT}$  input high blanks the outputs and readies the device for the next conversion. The AD571 executes a true 10-bit conversion with no missing codes in approximately 25 $\mu s$ .

The AD571 is available in two versions for the 0 to  $+70^{\circ}$ C temperature range, the AD571J and K. The AD571S guarantees 10-bit accuracy and no missing codes from  $-55^{\circ}$ C to  $+125^{\circ}$ C.

\*Covered by Patent Nos. 3,940,760; 4,213,806; 4,136,349.

#### **18-PIN DIP**

#### PRODUCT HIGHLIGHTS

- 1. The AD571 is a complete 10-bit A/D converter. No external components are required to perform a conversion. Full scale calibration accuracy of  $\pm 0.3\%$  is achieved without external trims.
- The AD571 is a single chip device employing the most advanced IC processing techniques. Thus, the user has at his disposal a truly precision component with the reliability and low cost inherent in monolithic construction.
- The AD571 accepts either unipolar (0 to +10V) or bipolar (-5V to +5V) analog inputs by simply grounding or opening a single pin.
- 4. The device offers true 10-bit accuracy and exhibits no missing codes over its entire operating temperature range.
- 5. Operation is guaranteed with -15V and +5V to +15V supplies. The device will also operate with a -12V supply.
- 6. The AD571S is also available with processing to MIL-STD-883, Class B. The single chip construction and functional completeness make the AD571 especially attractive for high reliability applications.

### **SPECIFICATIONS**

(typical @ +25°C with V+ = +5V, V- = -15V, all voltages measured with respect to digital common, unless otherwise indicated)

MODEL	AD571J	AD571K	AD571SD/AD571SD-883 <sup>1</sup>
RESOLUTION	10 Bits	*	*
RELATIVE ACCURACY @ 25°C <sup>2</sup>	±1LSB max	±1/2LSB max	±1LSB max
T <sub>min</sub> to T <sub>max</sub>	±1LSB max	±1/2LSB max	±1LSB max
FULL SCALE CALIBRATION <sup>3</sup> (With 150 Resistor In Series With		•	· · · · · · · · · · · · · · · · · · ·
Analog Input	±2LSB (typ)	*	*
UNIPOLAR OFFSET (max)	±1LSB	±1/2LSB	*
BIPOLAR OFFSET (max)	±1LSB	±1/2LSB	*
DIFFERENTIAL NONLINEARITY (Resolution for Which no Missing Codes are Guaranteed)			
+25°C	10 Bits	*	*
T <sub>min</sub> to T <sub>max</sub>	9 Bits	10 Bits	10 Bits
TEMPERATURE RANGE	0 to +70°C	*	-55°C to +125°C
TEMPERATURE COEFFICIENTS Guaranteed max Change T <sub>min</sub> to T <sub>max</sub> Unipolar Offset Bipolar Offset	±2LSB (44ppm/°C) ±2LSB (44ppm/°C)	±1LSB (22ppm/°C) ±1LSB (22ppm/°C)	±2LSB (20ppm/°C) ±2LSB (20ppm/°C)
Full Scale Calibration (With 15Ω Fixed Resistor or 50Ω Trimmer)	±4LSB (88ppm/°C)	±2LSB (44ppm/°C)	±5LSB (50ppm/°C)
POWER SUPPLY REJECTION	10.7 °		
Max Change In Full Scale Calibration			
CMOS Positive Supply (K only) +13 $5 \le 1 \le $	NA	+1LSB max	N.A.
TTL Positive Supply +4.5V≤V+≤+5.5V	±2LSB max	±1LSB max	*
Negative Supply			
-16.0V≤V-≤-13.5V	±2LSB max	±1LSB max	
ANALOG INPUT RESISTANCE	3ks2 min	*	*
	οκsz typ 7kΩ max	•	*
ANALOG INPUT RANGES			· · · · · · · · · · · · · · · · · · ·
(Analog Input to Analog Common)			
Unipolar	0 to +10V	*	*
Bipolar "	-5V to +5V	*	*
OUTPUT CODING			· ·
Unipolar	Positive True Binary	*	*
Bipolar	Positive True Offset Binary	¥	* 
LOGIC OUTPUT <sup>4</sup>			
Bit Outputs and Data Ready	2 2m A min	*	*
Output Sink Current $(V_{\text{orm}} = 0.4V_{\text{max}}, T_{\text{orm}}, t_0, T_{\text{orm}})$	2.2mA min (2TTL Loads)	*	
Output Source Current (Bit Outputs) <sup>5</sup> (Verm = $2.4V$ min T = $3.4V$	$0.5$ m $\Delta$ min	•	*
(v <sub>OUT</sub> = 2.4 v min, T <sub>min</sub> to T <sub>max</sub> ) Output Leakage When Blanked	$\pm 40 \mu A max$	. *	•
LOGIC INPUT			
Blank and Convert Input	+404	•	*
$U \leq V_{in} \leq V +$ Blank - Logic "1"	±40μA max 2 0V min	*	*
Diank - Logic 1 Convert - Logic "0"	$0.8V \max$	*	•
CONVERSION TIME	15//s min	*	*
CONVERSION TIME	25µs tvp	•	*
	40µs max	•	*

VOL. I, 11-16 ANALOG-TO-DIGITAL CONVERTERS

MODEL	AD571J	AD571K	AD571SD/AD571SD-8831					
POWER SUPPLY								
Absolute Maximum								
V+	+7V	+16.5V	* · ·					
V-	-16.5V	*	*					
Specified Operating – Rated Per	formance							
· v+	+5V	+5V to +15V	*					
V-	-15V	*	* 11 C					
Operating Range								
V+	+4.5V to +5.5V	+4.5V to +16.5V	*					
V-	-12.0V to -16.5V	*	*					
Operating Current								
Blank Mode								
V + = +5V	2mA typ (10mA max)	*	<b>*</b>					
V + = +15V	5mA typ (10mA max)	*	*					
V - = -15V	9mA typ (15mA max)	•	• • · · · · · · · · · · · · · · · · · ·					
Convert Mode	,							
V + = +5V	5mA	*	*					
V + = +15V	10mA	•	•					
V - = -15V	10mA		•					
PACKAGE OPTIONS <sup>6</sup>								
D18A	AD5711D	AD571KD	AD571SD					
N18A <sup>7</sup>	AD571JN	AD571KN						
	· · · · · · · · · · · · · · · · · · ·							

\*Specifications same as AD571J

\*\*Specifications same as AD571K

Specifications subject to change without notice.

#### NOTES

<sup>1</sup>The AD517S is available processed and screened to the requirements of MIL-STD-883, Class B. When ordering, specify the AD571SD/883B.

<sup>2</sup> Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device. <sup>3</sup>Full scale calibration is guaranteed trimmable to zero with an external 50Ω potentiometer in place

of the 15 $\Omega$  fixed resistor. Full scale is defined as 10 volts minus 1LSB, or 9.990 volts.

<sup>4</sup> Logic Input and Output Thresholds and Levels are a function of V+. They are guaranteed TTL

compatible at V+ = +5V, CMOS compatible at V+ = 15V for the AD571K. The data output lines have active pull-ups to source 0.5mA. The DATA READY line is open collector with a nominal  $\delta k\Omega$  internal pull-up resistor.

<sup>6</sup>See Section 20 for package outline information.

<sup>7</sup>To be available June, 1982.

#### ABSOLUTE MAXIMUM RATINGS

V+ to Digital Common AD571J, S 0 to +7V
AD571K 0 to +16.5V
V- to Digital Common
Analog Common to Digital Common
Analog Input to Analog Common ±15V
Control Inputs
Digital Outputs (Blank Mode) 0 to V+
Power Dissipation

#### CIRCUIT DESCRIPTION

The AD571 is a complete 10-bit A/D converter which requires no external components to provide the complete successiveapproximation analog-to-digital conversion function. A block diagram of the AD571 is shown in Figure 1. Upon receipt of the CONVERT command, the internal 10-bit current output DAC is sequenced by the  $I^2 L$  successive-approximation register (SAR) from its most-significant bit (MSB) to leastsignificant bit (LSB) to provide an output current which accurately balances the input signal current through the  $5k\Omega$ input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less the bit is left on, if more, the bit is turned off. After testing all the bits, the SAR contains a 10-bit binary code which accurately represents the input signal to within ±1/2LSB (0.05%).



Figure 1. AD571 Functional Block Diagram

Upon completion of the sequence, the SAR sends out a DATA READY signal (active low), which also brings the three-state buffers out of their "open" state, making the bit output lines become active high or low, depending on the code in the SAR. When the BLANK and CONVERT line is brought high, the output buffers again go "open", and the SAR is prepared for another conversion cycle. Details of the timing are given further.

The temperature compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The bipolar offset input controls a switch which allows the positive bipolar offset current (exactly equal to the value of the MSB less ½LSB) to be injected into the summing (+) node of the comparator to offset the DAC output. Thus the nominal 0 to +10V unipolar input range becomes a -5V to +5V range. The 5k $\Omega$  thin film input resistor is trimmed so that with a full scale input signal, an input current will be generated which exactly matches the DAC output with all bits on. (The input resistor is trimmed slightly low to facilitate user trimming, as discussed on the next page.)

#### POWER SUPPLY SELECTION

The AD571 is designed for optimum performance using a +5V and -15V supply, for which the AD571J and AD571S are specified. AD571K will also operate with up to a +15V supply, which allows direct interface to CMOS logic. The input logic threshold is a function of V+ as shown in Figure 2. The supply current drawn by the device is a function of both V+ and the operating mode (BLANK or CONVERT). These supply current variations are shown in Figure 3. The supply currents change only moderately over temperature as shown in Figure 7.



Figure 2. Logic Threshold (AD571K Only)



Figure 3. Supply Currents vs. Supply Levels and Operating Modes

### Applying the AD571

### CONNECTING THE AD571 FOR STANDARD OPERATION

The AD571 contains all the active components required to perform a complete A/D conversion. Thus, for most situations, all that is necessary is connection of the power supply (+5 and -15), the analog input, and the conversion start pulse. But, there are some features and special connections which should be considered for achieving optimum performance. The functional pin-out is shown in Figure 4.



#### Figure 4. AD571 Pin Connections

#### FULL SCALE CALIBRATION

The 5k $\Omega$  thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC-plus about 0.3%-when a full scale analog input voltage of 9.990 volts (10 volts - 1LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.99 volt full scale can be achieved to sufficient accuracy by simply inserting a 15 $\Omega$  resistor in series with the analog input to pin 13. Typical full scale calibration error will then be about  $\pm 2$ LSB or  $\pm 0.2$ %. If the more precise calibration is desired, a 50 $\Omega$  trimmer should be used instead. Set the analog input at 9.990 volts, and set the trimmer so that the output code is just at the transition between 1111111110 and 111111111. Each LSB will then have a weight of 9.766mV. If a nominal full scale of 10.24 volts is desired (which makes the LSB have weight of exactly 10.00mV), a 100 $\Omega$  resistor in series with a 100 $\Omega$  trimmer (or a 200 $\Omega$  trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full scale temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of  $5k\Omega$ .



Figure 5. Standard AD571 Connections

#### **BIPOLAR OPERATION**

The standard unipolar 0 to +10V range is obtained by shorting the bipolar offset control pin to digital common. If the pin is left open, the bipolar offset current will be switched into the comparator summing node, giving a -5V to +5V range with an offset binary output code. (-5.00 volts in will give a 10-bit code of 0000000000; an input of 0.00 volts results in an output code of 1000000000 and 4.99 volts at the input yeilds the 111111111 code). The bipolar offset control input is not directly TTL compatible, but a TTL interface for logic control can be constructed as shown in Figure 6.



Figure 6. Bipolar Offset Controlled by Logic Gate

Gate Output = 1 Unipolar 0 - 10V Input Range Gate Output = 0 Bipolar ±5V Input Range

#### **COMMON MODE RANGE**

The AD571 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as  $\pm 200$ mV of common mode range between the two commons. This permits more flexible control of system common bussing and digital and analog returns.

In normal operation the Analog Common terminal may generate transient currents of up to 2mA during a conversion. In addition, a static current of about 2mA will flow into Analog Common in the unipolar mode after a conversion is complete. An additional 1mA will flow in during a blank interval with zero analog input. The Analog Common current will be modulated by the variations in input signal.

The absolute maximum voltage rating between the two commons is  $\pm 1$  volt. We recommend the connection of a parallel pair of back-to-back protection diodes between the commons if they are not connected locally.



Figure 7. AD571 Power Supply Current vs. Temperature

ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-19

#### ZERO OFFSET

The apparent zero point of the AD571 can be adjusted by inserting an offset voltage between the Analog Common of the device and the actual signal return or signal common, Figure 8 illustrates two methods of providing this offset. Figure 8A shows how the converter zero may be offset by up to  $\pm 3$  bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode. In bipolar mode R2 should be omitted to obtain a symmetrical range.







% BIT ZERO OFFSET

Figure 8. (B)

Figure 9 shows the nominal transfer curve near zero for an AD571 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it will be preferable to offset the code transitions so that they fall between the nominal bit weights, as shown in the offset characteristics. This offset can easily be accomplished as shown in Figure 8B. At balance (after a conversion) approximately 2mA flows into the Analog Common terminal. A  $2.7\Omega$  resistor in series with this terminal will result in approximately the desired ½ bit offset of the transfer characteristics. The nominal 2mA Analog Common current is not closely controlled in manufacture. If high accuracy is required, a  $5\Omega$  potentiometer (connected as a rheostat) can be used as R1. Additional negative offset range may be obtained by using larger values of R1. Of course, if the zero transition point is changed, the full scale transition point will also move. Thus, if an offset of ½LSB is introduced, full scale trimming as described on previous page should be done with an analog input of 9.985 volts.

NOTE: During a conversion transient currents from the Analog Common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle as appropriate during a conversion. Capacitive decoupling will "pump up" and fail to settle resulting in conversion errors. Power supply decoupling which returns to analog signal common, should go to the signal input side of the resistive offset network.



Figure 9. AD571 Transfer Curve – Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights ~9.766mV)

#### **CONTROL AND TIMING OF THE AD571**

There are several important timing and control features on the AD571 which must be understood precisely to allow optimal interfacing to microprocessor or other types of control systems. All of these features are shown in the timing diagram in Figure 10.

The normal stand-by situation is shown at the left end of the drawing. The BLANK and  $\overrightarrow{\text{CONVERT}}$  (B &  $\overrightarrow{\text{C}}$ ) line is held high, the output lines will be "open", and the  $\overrightarrow{\text{DATA}}$   $\overrightarrow{\text{READY}}$  ( $\overrightarrow{\text{DR}}$ ) line will be high. This mode is the lowest power state of the device (typically 150mW). When the (B &  $\overrightarrow{\text{C}}$ ) line is brought low, the conversion cycle is initiated; but the  $\overrightarrow{\text{DR}}$  and Data lines do not change state. When the conversion cycle is complete (typically 25 $\mu$ s), the  $\overrightarrow{\text{DR}}$  line goes low, and within 500ns, the Data lines become active with the new data.

About  $1.5\mu$ s after the B &  $\overline{C}$  line is again brought high, the  $\overline{DR}$  line will go high and the Data lines will go open. When the B &  $\overline{C}$  line is again brought low, a new conversion will begin. The minimum pulse width for the B &  $\overline{C}$  line to blank previous data and start a new conversion is  $2\mu$ s. If the B &  $\overline{C}$  line is brought high during a conversion, the conversion will stop, and the  $\overline{DR}$  and Data lines will not change. If a  $2\mu$ s or longer pulse is applied to the B &  $\overline{C}$  line during a conversion, the converter will clear and start a new conversion cycle.



Figure 10. AD571 Timing and Control Sequence

#### CONTROL MODES WITH BLANK AND CONVERT

The timing sequence of the AD571 discussed above allows the device to be easily operated in a variety of systems with differing control modes. The two most common control modes, the Convert Pulse Mode, and the Multiplex Mode, are illustrated here.

Convert Pulse Mode – In this mode, data is present at the output of the converter at all times except when conversion is taking place. Figure 11 illustrates the timing of this mode. The BLANK and  $\overrightarrow{\text{CONVERT}}$  line is normally low and conversions are triggered by a positive pulse. A typical application for this timing mode is shown in Figure 14 in which  $\mu$ P bus interfacing is easily accomplished with three-state buffers.

Multiplex Mode — In this mode the outputs are blanked except when the device is selected for conversion and readout; this timing is shown in Figure 12. A typical AD571 multiplexing application is shown in Figure 15.

This operating mode allows multiple AD571 devices to drive common data lines. All BLANK and CONVERT lines are held high to keep the outputs blanked. A single AD571 is selected, its BLANK and CONVERT line is driven low and at the end of

### Control and Timing of the AD571

conversion, which is indicated by  $\overline{\text{DATA} \text{READY}}$  going low, the conversion result will be present at the outputs. When this data has been read from the 10-bit bus, BLANK and  $\overline{\text{CONVERT}}$ is restored to the blank mode to clear the data bus for other converters. When several AD571's are multiplexed in sequence, a new conversion may be started in one AD571 while data is being read from another. As long as the data is read and the first AD571 is cleared within 15µs after the start of conversion of the second AD571, no data overlap will occur.



Figure 11. Convert Pulse Mode



Figure 12. Multiplex Mode

SAMPLE-HOLD AMPLIFIER CONNECTION TO THE AD571

Many situations in high-speed acquisition systems or digitizing of rapidly changing signals require a sample-hold amplifier (SHA) in front of the A-D converter. The SHA can acquire and hold a signal faster than the converter can perform a conversion. A SHA can also be used to accurately define the exact point in time at which the signal is sampled. For the AD571, a SHA can also serve as a high input impedance buffer.

Figure 13 shows the AD571 connected to the AD582 monolithic SHA for high speed signal acquisition. In this configuration, the AD582 will acquire a 10 volt signal in less than  $10\mu$ s with a droop rate less than  $100\mu$ V/ms. The control signals are arranged so that when the control line goes low, the AD582 is put into the "hold" mode, and the AD571 will begin its conversion cycle. (The AD582 settles to final value well in advance of the



Figure 13. Sample-Hold Interface to the AD571

ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-21

first comparator decision inside the AD571). The DATA READY line is fed back to the other side of the differential input control gate so that the AD582 cannot come out of the "hold" mode during the conversion cycle. At the end of the conversion cycle, the DATA READY line goes low, automatically placing the AD582 back into the sample mode. This feature allows simple control of both the SHA and the A-D converter with a single line. Observe carefully the ground, supply, and bypass capacitor connections between the two devices. This will minimize ground noise and interference during the conversion cycle to give the most accurate measurements.

#### INTERFACING THE AD571 TO A MICROPROCESSOR

The AD571 can easily be arranged to be driven from standard microprocessor control lines and to present data to any standard microprocessor bus (4-, 8-, 12-or 16-bit) with a minimum of additional control components. The configuration shown in Figure 14 is designed to operate with 8-bit bus and standard 8080 control signals.

The input control circuitry shown is required to insure that the AD571 receives a sufficiently long B &  $\overline{C}$  input pulse. When the converter is ready to start a new conversion, the B &  $\overline{C}$  line is low, and  $\overline{DR}$  is low. To command a conversion, the start address decode line goes low, followed by  $\overline{WR}$ . The B &  $\overline{C}$  line will now go high, followed about 1.5 $\mu$ s later by  $\overline{DR}$ . This resets the external flip-flop and brings B &  $\overline{C}$  back to low, which initiates the conversion cycle. At the end of the conversion cycle, the  $\overline{DR}$  line goes low, the data outputs will become active with the new data and the control lines will return to the stand-by state. The new data will remain active until a new conversion is commanded. The self-pulsing nature of this circuit guarantees a sufficient convert pulse width.

This new data can now be presented to the data bus by enabling the three-state buffers when desired. A data word (8-bit or 2-bit) is loaded onto the bus when its decoded address goes low and the  $\overline{RD}$  line goes low. This arrangement presents data to the bus "left-justified," with highest bits in the 8-bit word; a "right-justified" data arrangement can be set



Figure 14. Interfacing AD571 to an 8-Bit Bus (8080 Control Structure)

up by a simple re-wiring. Polling the converter to determine if conversion is complete can be done by addressing the gate which buffers the  $\overline{DR}$  line, as shown. In this configuration, there is no need for additional buffer register storage since the data can be held indefinitely in the AD571, since the B &  $\overline{C}$ line is continually held low.

### BUS INTERFACING WITH A PERIPHERAL INTERFACE CIRCUIT

An improved technique for interfacing to a  $\mu$ P bus involves the use of special peripheral interfacing circuits (or I/O devices), such as the MC6821 Peripheral Interface Adapter (PIA). Shown in Figure 15 is a straighforward application of a PIA to multiplex up to 8 AD571 circuits. The AD571 has 3-state outputs, hence the data bit outputs can be paralleled, provided that only one converter at a time is permitted to be the active state. The DATA READY output of the AD571 is an open collector with resistor pull-up, thus several DR lines can be wire-ored to allow indication of the status of the selected device. One of the 8-bit ports of the PIA is combined with 2-bits from the other port and programmed as a 10-bit input port. The remaining 6-bits of the second port are programmed as outputs and along with the 2 control bits (which act as outputs), are used to control the 8 AD571's. When a control line is in the "1" or high state, the ADC will be automatically blanked. That is, its outputs will be in the inactive open state. If a single control line is switched low, its ADC will convert and the outputs will automatically go active when the conversion is complete. The result can be read from the two peripheral ports; when the next conversion is desired, a different control line can be switched to zero, blanking the previously active port at the same time. Subsequently, this second device can be read by the microprocessor, and so-forth. The status lines are wire-ored in 2 groups and connected to the two remaining control pins. This allows a conversion status check to be made after a convert command, if necessary. The ADC's are divided into two groups to minimize the loading effect of the internal pull-up resistors on the DATA READY buffers. See the Motorola MC6821 data sheet for more application detail.



Figure 15. Multiplexing 8 AD571s Using Single PIA for µP Interface. No Other Logic Required (6800 Control Structure).

# 

### 12-Bit Successive Approximation Integrated Circuit A/D Converter

### AD572

#### FEATURES

Performance

True 12-Bit Operation: Max Nonlinearity  $\leq \pm 0.012\%$ Low Gain T.C.:  $\leq \pm 15 ppm/^{\circ}C$  (AD572B) Low Power: 900mW Fast Conversion Time:  $\leq 25 \mu s$ Monotonic Feedback DAC Guarantees No Missing Codes

#### **Versatility**

Military/Aerospace Temperature Range: -55°C to +125°C (AD572S) MIL-STD-883 Processing Available Positive-True Serial or Parallel Logic Outputs Short-Cycle Capability

#### Value

Precision +10V Reference for External Application Internal Buffer Amplifier High Reliability Package

#### GENERAL DESCRIPTION

The AD572 is a complete 12-bit successive approximation analog-to-digital converter that includes an internal clock, reference, comparator, and buffer amplifier. Its hybrid IC design utilizes MSI digital and linear monolithic chips and active laser trimming of high-stability thin-film resistors to provide modular performance, flexibility, and ease of use, combined with IC size, price, and reliability.

Important performance characteristics of the AD572 include a maximum linearity error at  $25^{\circ}$ C of  $\pm 0.012\%$ , gain T.C. below 15ppm/<sup>2</sup>C, typical power dissipation of 900mW, and conversion time of less than  $25\mu$ s. Of considerable significance in military and aerospace applications is the guaranteed performance from  $-55^{\circ}$ C to  $+125^{\circ}$ C of the AD572S, and the availability of units processed to MIL-STD-883. Monotonic operation of the feedback D/A converter guarantees no missing output codes over temperature ranges of 0 to  $+70^{\circ}$ C,  $-25^{\circ}$ C to  $+85^{\circ}$ C, and  $-55^{\circ}$ C to  $+125^{\circ}$ C.

The design of the AD572 includes scaling resistors that provide analog input signal ranges of  $\pm 2.5$ ,  $\pm 5.0$ ,  $\pm 10$ , 0 to +5, or 0 to +10 volts. Adding flexibility and value are the +10V precision reference, which also can be used for external applications, and the input buffer amplifier. All digital signals

#### AD572 FUNCTIONAL BLOCK DIAGRAM



#### 32-PIN DIP

are fully DTL and TTL compatible, and the data output is positive-true and available in either serial or parallel form.

The new AD572 package reduces the predicted failure rate by a factor of two. The new package integrates the device substrate and package in a single ceramic element to eliminate a number of bond wires and interconnections. The new design also eliminates a number of active components to further increase reliability.

The AD572 is available in three versions with differing guaranteed performance characteristics and operating temperature ranges; the "A" and "B" are specified from  $-25^{\circ}$ C to  $+85^{\circ}$ C, and the "S" from  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### PRODUCT DESCRIPTION

The AD572 functional diagram and pin-out are shown in Figure 1. The device consists of the following monolithic bipolar transistor and thin-film resistor circuit elements:

- 1. 12-bit successive-approximation register
- 2. 12-bit feedback DAC weighing network
- 3. low-drift comparator
- 4. temperature-compensated precision +10V reference
- 5. high-impedance buffer follower
- 6. gated clock and digital control circuits

# **SPECIFICATIONS** (typical @ +25°C, ±15V and +5V unless otherwise noted)

MODEL	AD572AD	AD572BD	AD572SD
RESOLUTION	12 Bits	*	•
ANALOG INPUTS			
Voltage Ranges			•
Bipolar	$\pm 2.5, \pm 5.0, \pm 10.0V$	• •	•
Impedance (Direct Input)	0 10 +5, 0 10 +100		
0 to +5V, ±2.5V	2.5kΩ	•	•
$0 \text{ to } +10V, \pm 5V$	5.0kΩ	, <b>*</b>	*
±10V	10kΩ		•
Buffer Amplifier			,
Impedance (min)	100ΜΩ	•	÷
Bias Current	50nA	•	•
Settling Time			
to 0.01% of FSR for 20V step	2µs	•	*
DIGITAL INPUTS			
Convert Command	Note 1		
Logic Loading			
Gain From (Note 2)	+0.05% ESP (Adi to Zero)	*	•
Unipolar Offset From	±0.05% FSR (Adj to Zero)	•	•
Bipolar Offset Error	$\pm 0.1\%$ FSR (Adj to Zero)	•	•
Linearity Error (max)	0.012% FSR	•	•
Inherent Quantization Error	±½ LSB	•	•
Differential Linearity Error	±½ LSB	•	•
No Missing Codes	Guaranteed: 0 to +70°C	Guaranteed: -25°C to +85°C	Guaranteed: -55°C to +125°C
Power Supply Sensitivity			
±15V	$\pm 0.002\%$ FSR/% $\Delta V_S$	•	*
	$\pm 0.001\%$ FSR/% $\Delta V_{S}$	· · · · · · · · · · · · · · · · · · ·	
Gain (max)	$\pm 30$ ppm/°C (-25°C to +85°C)	±15ppm/°C (-25°C to +85°C)	$\pm 15$ ppm/°C (-25°C to +85°C)
Uninglas Office	$\pm 2$ $= = E C D / C$	the second secon	±25ppm/ C (-55 C to +125 C
Binolar Offset (max)	±3ppm FSR/°C	+7nnm FSR/°C	**
Linearity	±3ppm FSR/°C	±2ppm FSR/°C	**
CONVERSION TIME (max)	25µs	*	•
DIGITAL OUTPUTS (All Codes Positive-Tr	ne)		
Parallel Data			
Unipolar Code	Binary	•	•
Bipolar Code	Offset Binary/Two's Complement	•	•
Output Drive	2 TTL Loads	•	•
Serial Data (NRZ format)			
Unipolar Code	Binary	•	
Bipolar Code	Offset Binary	-	•
Output Drive	2 TTL Loads	•	•
Status	Logic "0" during Conversion	•	•
Output Drive	2 TTL Loads	•	•
Internal Clock	· · · · · · · · · · · · · · · · · · ·		
Output Drive	2 TTL Loads	•	•
Frequency	500kHz	*	*
INTERNAL REFERENCE VOLTAGE	+10.00V, ±10mV	•	*
Max External Current	±1mA	*	•
Voltage Temperature Coefficient (max)	±20ppm/°C	±10ppm/°C	•
POWER REQUIREMENTS			
Supply Voltages/Currents	+15V, ±5% @ +25mA	:	
	$-15V, \pm 5\% \oplus -20mA$	•	•
Total Power Dissination	925mW	•	•
TEMPERATURE RANGE		· · · · · · · · · · · · · · · · · · ·	······
Specification	-25°C to +85°C	•	-55°C to +125°C
Operating	-55°C to +125°C	•	•
Storage	-55°C to +150°C	•	•
*Same specification as AD572AD	Note 1 Positive nulse 200ns wide (mi	in). Leading edge	
**Same specification as AD572BD	("O" to "1") resets registers.	Trailing edge	
	("1" to "0") initiates convers	ion.	
specifications subject to change without notice.	Adjust pot: see Figures 4 and	in place or Gain	
### Applying the AD572



Figure 1. AD572 Functional Diagram & Pinout

The +10V reference is derived from a low T.C. zener reference diode which has its zener voltage amplified and buffered by an op amp. The reference voltage is calibrated to +10V,  $\pm$ 10mV by active laser trimming of the thin-film resistors which determine the closed-loop gain of this op amp.

The DAC chip uses 12 precision, high speed bipolar current steering switches, a control amplifier and a laser-trimmed thin film resistor network to produce a very fast, high accuracy analog output current. The DAC is laser-trimmed to calibrate all bit ratio scale factors to a precision of 0.0005% of FSR (full-scale range) to guarantee no missing codes over the appropriate temperature ranges specified for the AD572A, AD572B, and AD572S versions.

Different unipolar and bipolar analog input ranges can be selected by changing connections at the device terminal pins. The analog voltage input can be applied to either of the span (direct input) resistors. Alternatively, the unity buffer follower can be connected between the analog signal and either direct input terminal when a high impedance input is required.

#### THEORY OF OPERATION

On receipt of a CONVERT START command, the AD572 converts the voltage at its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows:

The 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the respective device bit output pins and to the corresponding bit inputs of the feedback DAC.

The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

#### TIMING

The timing diagram is shown in Figure 2. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through



Figure 2. Timing Diagram (Binary Code 110101011001)

13 cycles. All SAR parallel bit and STATUS flip-flops are initialized on the leading edge, and the gated clock inhibit signal removed on the trailing edge of the CONVERT START signal. At time  $t_0$ ,  $B_1$  is reset and  $B_2 - B_{12}$  are set unconditionally. At  $t_1$  the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At  $t_2$ , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at  $t_{12}$ . After a 100ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag. restores the gated clock inhibit signal, forcing the clock output to the logic "0" state.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 8).

Incorporation of this 100ns delay period guarantees that the parallel (and serial) data are valid at the Logic "1" to "0" transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.

#### **BINARY CODING**

The AD572 binary output number  $N_0 = B_1 B_2 B_3...B_{12}$ is related to the analog input voltage  $E_{in}$  for all unipolar ranges by the expression:

$$\frac{B_1 \ 2^{11} + B_2 \ 2^{10} + B_3 \ 2^9 + \ldots + B_{12} \ 2^0}{2^{12}} = \frac{E_{in}}{FSR}$$
(1)

...where  $B_1 = MSB$ ,  $B_{12} = LSB$ , and FSR = full-scale range.For all bipolar ranges a fixed bipolar offset equal to  $\frac{+FSR}{2}$  is internally summed with  $E_{in}$  so that the sum of  $E_{in}$  plus this offset will be positive over the rated operating range. For bipolar ranges, expression (1) becomes:

$$\frac{B_1 2^{11} + B_2 2^{10} + B_3 2^9 + \dots + B_{12} 2^0}{2^{12}} = \frac{E_{in} + \frac{FSR}{2}}{FSR}$$
(2)

Expressions (1) and (2) can be put in an alternate form:

$$\left(\frac{B_1}{2} + \frac{B_2}{4} + \frac{B_3}{8} + \dots + \frac{B_{12}}{4096}\right)$$
 FSR = E<sub>in</sub> (3)

Unipolar (Binary Coding)

...and...

$$\left(\frac{B_1}{2} + \frac{B_2}{4} + \frac{B_3}{8} + \dots + \frac{B_{12}}{4096}\right) \text{FSR} - \frac{\text{FSR}}{2} = E_{\text{in}} \quad (4)$$
  
Bipolar (Offset Binary Coding)

Several examples will illustrate how this binary coding works.

0 TO +10V INPUT RANGE Assume FSR = 10V and  $B_1 B_2 B_3 ... B_{12} = 110001000001$ , then from (3),  $E_{in} = +5V +2.5V +0.1563V + 0.0024V = +7.6587V$ .

#### -5V TO +5V INPUT RANGE

Assume FSR = 10V as above, but that the bipolar offset is connected and  $B_1 B_2 B_3 \dots B_{12} = 0110000000001$ . Then from (4),  $E_{in} = (+2.5V + 1.25V + 0.0024V) - 5V = -1.2476V$ .

#### -10V TO +10V INPUT RANGE

Assume the bipolar offset is connected as above, but that the input span is now 20V. Assuming the same digital output code as in the -5V to +5V input range example, from (4),  $E_{in} = (+5V + 2.5V + 0.0049V) - 10V = -2.4951V$ , or twice the value of the previous example (neglecting round-off errors).

The encoding process defined by the previous relations (1) and (2) or (3) and (4) determines that the analog input lies within one of the  $2^{12}$  = 4096 quantization levels between 0 and FSR (or -FSR/2 and +FSR/2). Figures 3 (A) and 3 (B) show the actual device transfer curves for unipolar and bipolar ranges (offset binary coding). They also show the ideal straight-line transfer curves which pass through the center of each quantization level. As can be seen from these figures, the actual and ideal transfer curves differ by exactly  $\pm \%$ LSB at the end of each quantization interval, giving rise to the fundamental  $\pm \%$ LSB quantization error inherent in the digitizing process.



(A) Unipolar Range (Binary Coding)



(B) Bipolar Range (Offset Binary Coding)

Figure 3. Unipolar and Bipolar Range Transfer Curves

#### ANALOG INPUT AND POWER CONNECTIONS

Offset Adjust: Analog and power connections for 0 to +10V unipolar and -10V to +10V bipolar input ranges are shown in Figures 4 and 5, respectively. The Bipolar Offset pin 23 is open-circuited for all unipolar input ranges, and connected to Comparator Input pin 22 for all bipolar input ranges. The zero adjust circuit consists of a potentiometer connected across  $\pm V_S$  with its slider connected through a 3.9M $\Omega$  resistor to Comparator Input pin 22 for all ranges. The tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a -1200ppm/°C tempco contributes a worst-case offset tempco of 8 x 244 x  $10^{-6}$  x 1200ppm/°C = 2.3ppm/°C of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than ±4LSB, use of a carbon composition offset summing resistor typically contributes no more than 1ppm/°C of FSR offset tempco.





Figure 4. Analog and Power Connections for Unipolar 0 to +10V Input Range with Buffer Follower



#### Figure 5. Analog and Power Connections for Bipolar -10V to +10V Input Range with Buffer Follower

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco < 100ppm/°C) are used, is shown in Figure 6.



Figure 6. Low Tempco Zero Adj Circuit

In either zero adjust circuit, the fixed resistor connected to pin 22 should be located close to this pin to keep the pin 22 connection runs short, since the Comparator Input pin 22 is quite sensitive to external noise pick-up.

Gain Adjust: The gain adjust circuit consists of a  $100\Omega$ potentiometer connected between +10V Reference Output pin 18 and Gain Adjust Input pin 27 for all ranges. Both GAIN and ZERO ADJ potentiometers should be multi-turn, low tempco types; 20T cermet (tempco = 100ppm/°C max)

types are recommended. If the  $100\Omega$  GAIN ADJ potentiometer is replaced by a fixed  $50\Omega$  resistor, absolute gain calibration to  $\pm 0.1\%$  of FSR is guaranteed.

Grounding: Analog and digital signal grounds should be kept separate where possible to prevent digital signals from flowing in the analog ground circuit and inducing spurious analog signal noise. Analog Ground pin 26 and Digital Ground pin 15 are not connected internally; these two pins must be connected externally for the device to operate properly. Preferably, this connection is made at only one point, and as close to the device as possible.

Power Supply Bypassing: The ±15V and +5V power leads should be capacitively bypassed for optimum device performance. 1µF tantalum types are recommended; these capacitors should be located close to the device. It is not necessary to shunt these capacitors with disc capacitors to provide additional high frequency power supply decoupling (as is required with some competitive products), since each power lead is bypassed internally with a 0.039µF ceramic capacitor.

#### CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 3 and 4, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and -1/2FSR for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10V Range: Set analog input to +1LSB = +0.0024V. Adjust Zero for digital output = 00000000001; Zero is now calibrated. Set analog input to +FSR -2LSB = +9.9952V. Adjust Gain for 11111111110 digital output code; fullscale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.0000V; digital output code should be 10000000000.

-10V to +10V Range: Set analog input to -9.9951V; adjust Zero for 00000000001 digital output (offset binary) code. Set analog input to +9.9902V; adjust Gain for 111111111110 digital output (offset binary) code. Half-scale calibration check: set analog input to 0.0000V; digital output (offset binary) code should be 10000000000.

Other Ranges: Representative digital coding for 0 to +10V, -5V to +5V, and -10V to +10V ranges is shown in Table 1. Coding relationships and calibration points for 0 to +5V and -2.5V to +2.5V ranges can be found by halving the corresponding code equivalents listed for the 0 to +10V and -5V to +5V ranges, respectively.

Zero and full-scale calibration can be accomplished to a precision of approximately ±¼LSB using the static adjustment procedure described above. By summing a small sine or triangular-wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter 4.

Analog Input - Volts (Center of Quantization Interval)		Input No to FSR	rmalized	Digital Output Code (Binary for Unipolar Ranges; Offset Binary for Bipolar Ranges)		
0 to +10V Range	-5V to +5V Range	-10V to +10V Range	Unipolar Ranges	Bipolar Ranges	B1 B12 (MSB) (LSB)	
+9.9976	+4.9976	+9.9951	+FSR-1 LSB	+½FSR-1 LSB	111111111111	
+9.9952	+4.9952	+9.9902	+FSR-2 LSB	+½FSR-2 LSB	11111111110	
:	:	:	:	:		
+5.0024	+0.0024	+0.0049	+½FSR+1 LSB	+1 LSB	100000000001	
+5.0000	+0.0000	+0.0000	+½FSR	ZERO	100000000000	
:	:	•		•	:	
+0.0024	-4.9976	-9.9951	+1 LSB	-%FSR+1 LSB	000000000001	
+0.0000	-5.0000	-10.0000	ZERO	-%FSR	000000000000	

Table 1. Digital Output Codes vs Analog Input For Unipolar and Bipolar Ranges

RANGE AND BUFFER FOLLOWER PIN CONNECTIONS Analog pin connections for each of the ranges, with and without the buffer follower being used, are shown in Table 2.

Range	Buffer Follower	Connect Analog Input To Pin:	Connect Span Pin:	Connect Bipolar Pin 23 To:
0 to +5V	Used Not Used	30, and 29 to 24 24	25 to 22	
0 to +10V	Used Not Used	30, and 29 to 24 24		
-2.5 to +2.5V	Used Not Used	30, and 29 to 24 24	25 to 22	l t
-5 to +5V	Used Not Used	30, and 29 to 24 24		22
-10 to +10V	Used Not Used	30, and 29 to 25 25		

Table 2. Range and Buffer Follower Pin Connections

When the analog signal source has a low impedance (as would be the case if it were the output of the sample-hold amplifier of Figure 9), it can be connected to either of the direct input pins 24 or 25. The buffer follower is used in the application as shown in Figure 6, in which the analog input to the converter comes directly from the output of a FET analog multiplexer. The selected channel has a typical ron = 200 $\Omega$  which has a 3000ppm/°C tempco. If the multiplexer output were connected to the 0 to +10V direct input pin 24  $(5k\Omega \text{ input impedance, nominal})$ , this ron would introduce a 4% gain scale-factor loading error, which is well beyond the normal ±0.25% FSR external gain adjustment range, and a tempco of approximately 3000ppm/°C x 4% = 120ppm/°C. By connecting the buffer between the multiplexer output and direct input, these errors are eliminated. The buffer amplifier input bias current (50nA typical) must flow through the analog signal source, however. This limits the upper practical source impedance to several kilohms so that the offset voltage IBIAS RSOURCE can be kept negligible, even though the buffer amplifier dynamic input impedance  $\geq 100M\Omega$ . The buffer amplifier has a  $2\mu$ s settling time to 0.01% FSR for a 20V input step. This must be added to the conversion time when the input voltage can change significantly between successive conversions (as could be the case in the circuit of Figure 7).



Figure 7. Using Buffer Follower With Multiplexed Analog Input

Short Cycle Input: A Short Cycle Input pin 14 permits the timing cycle shown in Figure 2 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, pin 14 is connected to +5V (pin 16). When 10-bit resolution is desired, pin 14 is connected to Bit 11 output pin 2. The conversion cycle then terminates, and the STATUS flag resets after the Bit 10 decision ( $t_{10}$  +100ns in timing diagram of Figure 2). Short Cycle pin connections and associated maximum 12, 10, and 8-bit conversion times are summarized in Table 3.

Connect Short Cycle Pin 14 to Pin:	Bits	Resolution (% FSR)	Maximum Conversion Time (µs)	Status Flag Reset at: (Figure 2)
16	12	0.024	25	t <sub>12</sub> + 100ns
2.	10	0.10	21	t <sub>10</sub> + 100ns
4	8	0.39	17	t <sub>8</sub> + 100ns

Table 3. Short Cycle Connections

(One should note that the calibration voltages listed in Table 1 are for 12-bit resolution only, and are not those corresponding to the center of each discrete quantization interval at reduced bit resolutions.)

#### DIGITAL OUTPUT DATA

Both parallel and serial data are in positive-true form and outputted from TTL storage registers. Parallel data output coding is binary for unipolar ranges and either offset binary or two's complement binary, depending on whether Bit 1 (pin 12) or its logical inverse  $\overrightarrow{BIT 1}$  (pin 13) is used as the MSB. Parallel data becomes valid approximately 200ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag.

Serial data coding is binary for unipolar input ranges and offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid on all negativegoing clock edges, permitting serial data to be clocked directly into a receiving register on these edges as shown in Figure 8. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 2. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

#### APPLICATIONS

Sample-Hold Amplifier: A sample-hold amplifier (SHA) is normally connected between the analog signal source and AD572 analog input when the analog signal can change by more than ½LSB during conversion. Typical SHA-AD572 interconnections are shown in Figure 9. The STATUS output drives the SHA SAMPLE/HOLD input directly. On receipt of a CONVERT START pulse, the STATUS flag changes from "1" to "0" causing SHA mode to change from SAMPLE to HOLD. The SHA output voltage  $e_{0 \text{ S-H}}$  is then held constant at the value existing just prior to application of the HOLD command for the <u>complete</u> conversion period. At the end of conversion, the STATUS flag returns to "1", restoring the SHA mode to SAMPLE, and  $e_{0 \text{ SH}}$  again tracks the analog signal voltage  $e_{\text{in SH}}$  (after the signal acquisition transient has subsided).



#### Figure 9. Sample-Hold Amplifier - AD572 Interconnections

Note that the internal (gated) clock is inhibited for the duration of the CONVERT START pulse and does not start running until the termination of this pulse (see timing). This can be used to simplify control signal timing requirements. In the circuit of Figure 9, for example, the CONVERT START signal pulse-width can be extended beyond the aperture delay time of the SHA to assure that  $e_0 \, SH$  is in steady-state before conversion is initiated. This assures accurate conversion without requiring additional delay timing circuitry. The effect of varying the CONVERT START pulse-width on the conversion timing cycle is shown in Figure 10.



Figure 10. Effect of Convert Start Pulse-Width on Timing



Figure 8. Serial Data Transfer Into Shift Register With Parallel Output to Data Bus

Digital Gain Control: Figure 11 shows a method of varying the AD572 gain digitally, using an 8-bit DAC. The 100 $\Omega$ GAIN ADJ potentiometer is replaced by a 15 $\Omega$  fixed resistor. This biases full-scale high by approximately 35 $\Omega$ /20,000 $\Omega$  = +0.18% of FSR. The AD559 has a large positive compliance voltage which permits its Current Output pin 4 to be connected directly to the AD572 Reference Input pin 27. The AD559 2.5mA output current is established by the AD580 +2.5V voltage reference connected through a 1k $\Omega$  resistor to Reference Current Input pin 14. The 2.5mA DAC full-scale output current removed from the AD572 pin 27 node changes the pin 27 input current -2.5mA x 15 $\Omega$ /20k $\Omega$  = -1.88 $\mu$ A, or -1.88 $\mu$ A/500 $\mu$ A = -0.38% of FSR; this permits a digital gain adjustment range of approximately ±0.2% FSR from nominal.



Figure 11. Digital Gain Control Using 8-Bit DAC

Model	Specification Temp Range	Max Gain T.C.	Max Reference T.C.	Guaranteed Temp Range No Missing Codes	Package Option <sup>1</sup>
AD572AD	-25°C to +85°C	±30ppm/°C	±20ppm/°C	0 to +70°C	HY32G
AD572BD	-25°C to +85°C	±15ppm/°C	±10ppm/°C	$-25^{\circ}C$ to $+85^{\circ}C$	HY32G
AD572SD	-55°C to +125°C	$\pm 15$ ppm/°C (-25°C to +85°C) $\pm 25$ ppm/°C (-55°C to +125°C)	±20ppm/°C	-55°C to +125°C	HY32G
AD572BD/	(883B)	••			
AD572SD/	Meet all speci	fications after processing to the re	quirements of MII	L-STD-883, Method 5008, C	lass B.

#### **AD572 ORDERING GUIDE**

NOTE: D suffix = Dual-In-Line package designator.

<sup>1</sup>See Section 20 for package outline information.



### Fast, Complete 10-Bit A/D Converter with Microprocessor Interface

#### ADVANCE TECHNICAL DATA

#### FEATURES

- Complete 10-Bit A/D Converter with Reference, Clock and Comparator
- Full 8- or 16-Bit Microprocessor Bus Interface
- Fast Successive Approximation Conversion 15µs No Missing Codes Over Temperature
- Operates on +5V and -12V to -15V Supplies Low Cost Monolithic Construction

#### AD573 FUNCTIONAL BLOCK DIAGRAM

AD573\*



#### PRODUCT DESCRIPTION

The AD573 is a complete 10-bit successive approximation analog to digital converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register (SAR) and 3 state output buffers–all fabricated on a single chip. No external components are required to perform a full accuracy 10-bit conversion in  $15\mu$ s.

The AD573 incorporates the most advanced integrated circuit design and processing technology available today. The successive approximation function is implemented with  $I^2L$  (integrated injection logic). Laser trimming of the high stability SiCr thin film resistor ladder network at the wafer stage (LWT) insures high accuracy, which is maintained with a temperature compensated sub-surface Zener reference.

Operating on supplies of +5V and -12V to -15V, the AD573 will accept analog inputs of 0 to +10V, unipolar, or -5V to +5V, bipolar. A positive pulse on the CONVERT line initiates the 15µs conversion cycle. DATA READY indicates completion of the conversion. HIGH BYTE ENABLE (HBE) and LOW BYTE ENABLE (LBE) control the 8-bit and 2-bit three state output buffers.

The AD573 is available in two versions for the 0 to  $+70^{\circ}$ C temperature range, the AD573J and AD573K. The AD573S guarantees 10-bit accuracy and no missing codes from  $-55^{\circ}$ C to  $+125^{\circ}$ C.

Two package configurations are offered. The AD573J and AD573K are available in a 20-pin plastic DIP. All versions are offered in a 20-pin hermetically sealed ceramic DIP.

#### **PRODUCT HIGHLIGHTS**

- 1. The AD573 is a complete 10-bit A/D converter. No external components are required to perform a conversion.
- The AD573 interfaces to many popular microprocessors without external buffers or peripheral interface adapters. The 10 bits of output data can be read as a 10-bit word or as 8and 2-bit words.
- 3. The device offers true 10-bit accuracy and exhibits no missing codes over its entire operating temperature range.
- The AD573 accepts either unipolar (0 to +10V) or bipolar (-5V to +5V) analog inputs by simply grounding or opening a single pin.
- 5. Performance is guaranteed with +5V and -15V supplies. The device will also operate with a - 12V supply.
- 6. The AD573SD/883B is screened in accordance with the Class B requirements of MIL-STD-883, Method 5004. Single chip construction renders the AD573 inherently more reliable than hybrid units. That and its functional completeness make the AD573 especially attractive for high reliability applications.

\*Protected by Patents 3,940,760; 4,213,806 and 4,136,349

**SPECIFICATIONS** (typical @  $+25^{\circ}$ C with V + = +5V, V - = -15V, all voltages measured with respect to digital common, unless otherwise indicated)

Model	AD5721	AD573K	AD572S <sup>1</sup>
DESOL UTION	10 Bite	+	*
RESOLUTION			
RELATIVE ACCURACY (a) $25^{\circ}C^{2}$ $T_{min}$ to $T_{max}$	$\pm 1LSB \max$ $\pm 1LSB \max$	$\pm \frac{1}{2}$ LSB max $\pm \frac{1}{2}$ LSB max	± 1LSB max ± 1LSB max
FULL SCALE CALIBRATION <sup>3</sup> (With 15Ω Resistor In Series With	•		
Analog Input)	±2LSB	*	*
UNIPOLAR OFFSET (max)	±1LSB	$\pm \frac{1}{2}LSB$	* .
BIPOLAR OFFSET (max)	±1LSB	$\pm \frac{1}{2}LSB$	*
DIFFERENTIAL NONLINEARITY (Resolution for Which No Missing Codes are Guaranteed)			
+ 25°C	10 Bits	*	*
T <sub>min</sub> to T <sub>max</sub>	9 Bits	10 Bits	**
TEMPERATURE RANGE	0 to + 70°C	*	– 55°C to + 125°C
TEMPERATURE COEFFICIENTS Guaranteed max Change 25°C to T <sub>min</sub> or T <sub>max</sub> Unipolar Offset Bipolar Offset Eull Scale Calibration	± 2LSB (44ppm/°C) ± 2LSB (44ppm/°C) + 4LSB (88ppm/°C)	± 1LSB (22ppm/°C) ± 1LSB (22ppm/°C) ± 21 SB (44ppm/°C)	± 2LSB (20ppm/°C) ± 2LSB (20ppm/°C) + 5LSB (20ppm/°C)
(With 15 $\Omega$ Fixed Resistor or 50 $\Omega$ Trimmer)		- 2223D (++ppin/ C)	
POWER SUPPLY REJECTION Max Change in Full Scale Calibration Positive Supply			
$+4.5V \le V + \le +5.5V$ Negative Supply	$\pm 2$ LSB max	$\pm 1$ LSB max	*
$-15.75V \le V - \le -14.25V$	$\pm 2LSB max$	± 1LSB max	*
$-12.6V \le V - \le -11.4V$	$\pm 2LSB max$	$\pm 1$ LSB max	*
ANALOG INPUT IMPEDANCE	$3k\Omega \min$	*	*
	5K11 typ 7k0 max	*	*
ANALOG INPUT RANGES	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
Unipolar	0 to + 10V	*	*
Bipolar	-5V to $+5V$	*	*
OUTPUT CODING			
Unipolar	Positive True Binary	*	*
Bipolar	Positive True Offset Binary	*	*
LOGIC OUTPUT Bit Outputs and Data Ready			• • *
Output Sink Current	3.2mA min	*	*
$(V_{OUT} = 0.4V \max, T_{min} \text{ to } T_{max})$ Output Source Current (Bit Outputs) <sup>4</sup>	(2TTL Loads)	*	*
$(V_{OUT} = 2.4V \min, T_{\min} \operatorname{to} T_{\max})$	0.5mA min	*	*
Output Leakage (3 State)	$\pm 40 \mu A max$	*	*
$LOGIC INPUT (CONVERT, \overline{HBE}, \overline{LBE})$			
Input Current $(0 \le V_{IN} \le V +)$	$\pm 100 \mu A max$	*	<b>.</b>
	2.0V min 0.8 max	*	*
	10us min	*	*
$T_{}$ to $T_{}$	15us typ	*	*
- min · · · · max	20µs max	*	*

### VOL. I, 11-32 ANALOG-TO-DIGITAL CONVERTERS

Model	AD573J	AD573K	AD573S <sup>1</sup>
POWER SUPPLY			
Absolute Maximum			
V+	+ 7V	*	*
V -	- 16.5V	*	*
Specified Operating - Rated Pe	rformance		
V+	+ 5V	*	*
V -	- 15V	*	*
Operating Range			• · · · ·
V+	+4.5V to $+5.5V$	*	*
V -	-11.4V to -15.75V	*	*
Operating Current			
V + = +5V	15mA typ		
	(25mA max)	*	*
V - = -15V	9mA typ		
	(15mA max)	*	*

\*Specifications same as AD573J.

\*\*Specifications same as AD573K.

Specifications subject to change without notice.

<sup>1</sup>The AD573S is available fully processed and screened to the requirements of MIL-STD-883, Method 5004, Class B. When ordering specify the AD573SD/883B.

<sup>2</sup>Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.

 $^3Full$  scale calibration is guaranteed trimmable to zero with an external 50  $\Omega$  potentiometer in place of the 15  $\Omega$  fixed resistor.

Full scale is defined as 10 volts minus 1LSB, or 9.990 volts.

<sup>4</sup>The Data output lines have active pull-ups to source 0.5mA. The DATA READY line is open collector with a nominal  $6k\Omega$  internal pull-up resistor.

#### ABSOLUTE MAXIMUM RATINGS

$V + to Digital Common \dots 0 to + 7V$
V - to Digital Common $\dots \dots \dots$
Analog Common to Digital Common ± 1V
Analog Input to Analog Common ± 15V
Control Inputs 0 to V+
Digital Outputs (High Impedance State) 0 to V+
Power Dissipation

#### **AD573 ORDERING GUIDE**

		Temperature	Relative
Model	Package Option <sup>1</sup>	Range	Accuracy
AD573JN	20-Pin Plastic DIP (N20A)	0 to + 70°C	$\pm 1LSB max$
AD573KN	20-Pin Plastic DIP (N20A)	0 to + 70°C	$\pm 1/2$ LSB max
AD573JD	20-Pin Ceramic DIP (D20A)	0 to + 70°C	$\pm 1LSB max$
AD573KD	20-Pin Ceramic DIP (D20A)	0 to + 70°C	$\pm 1/2$ LSB max
AD573SD	20-Pin Ceramic DIP (D20A)	- 55°C to + 125°C	±1LSB max
AD573SD/883B	20-Pin Ceramic DIP (D20A)	- 55°C to + 125°C	$\pm 1LSB \max$

<sup>1</sup>See Section 20 for package outline information.

#### FUNCTIONAL DESCRIPTION

A block diagram of the AD573 is shown in Figure 1. The positive CONVERT pulse must be at least 500ns wide. DR goes high within 1.5µs after the leading edge of the convert pulse indicating that the internal logic has been reset. The negative edge of the CONVERT pulse initiates the conversion. The internal 10-bit current output DAC is sequenced by the integrated injection logic  $(I^2L)$  successive approximation register (SAR) from its most significant bit to least significant bit to provide an output current which accurately balances the input signal current through the 5k $\Omega$  resistor. The comparator determines whether the addition of each successively weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less, the bit is turned off. After testing all bits, the SAR contains a 10-bit binary code which accurately represents the input signal to within ½LSB (0.05% of full scale).

The SAR drives  $\overline{DR}$  low to indicate that the conversion is complete and that the data is available to the output buffers. HBE and LBE can then be activated to enable the upper 8-bit and lower 2-bit buffers as desired. HBE and LBE should be brought high prior to the next conversion to place the output buffers in the high impedance state. Accuracy may be affected if HBE and LBE are in the enabled state during the conversion cycle.



Figure 1. AD573 Functional Block Diagram

The temperature compensated buried Zener reference provides the primary voltage reference to the DAC and ensures excellent stability with both time and temperature. The bipolar offset input controls a switch which allows the positive bipolar offset current (exactly equal to the value of the MSB less'1/2LSB) to be injected into the summing (+) node of the comparator to offset the DAC output. Thus the nominal 0 to +10V unipolar input range becomes a -5V to +5V range. The 5k $\Omega$  thin film input resistor is trimmed so that with a full scale input signal, an input current will be generated which exactly matches the DAC output with all bits on.

#### UNIPOLAR CONNECTION

The AD573 contains all the active components required to perform a complete A/D conversion. Thus, for many applications, all that is necessary is connection of the power supplies (+5V and -15V), the analog input and the conversion start pulse. However, there are some features and special connections which should be considered for achieving optimum performance. The functional pin-out is shown in Figure 2.

The standard unipolar 0 to +10V range is obtained by shorting the bipolar offset control pin (pin 16) to digital common (pin 17).



Figure 2. AD573 Pin Connections

#### Full Scale Calibration

The 5k $\Omega$  thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC-plus about 0.3%-when an analog input voltage of 9.990 volts (10 volts - 1LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.99 volt full scale can be achieved to sufficient accuracy by simply inserting a 15 $\Omega$  resistor in series with the analog input to pin 14. Typical full scale calibration error will then be within  $\pm 2$ LSB or  $\pm 0.2$ %. If more precise calibration is desired, a 50 $\Omega$  trimmer should be used instead. Set the analog input at 9.990 volts, and set the trimmer so that the output code is just at the transition between 1111111110 and 11111111. Each LSB will then have a weight of 9.766mV. If a nominal full scale of 10.24 volts is desired (which makes the LSB have weight of exactly 10.00mV), a 100 $\Omega$  resistor and a 100 $\Omega$  trimmer (or a 200 $\Omega$  trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full scale temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of  $5k\Omega$ . Figure 3 illustrates the connections required for full scale calibration.



Figure 3. Standard AD573 Connections

#### **Unipolar Offset Calibration**

Since the Unipolar Offset is less than  $\pm 1LSB$  for all versions of the AD573, most applications will not require trimming. Figure 4 illustrates two trimming methods which can be used if greater accuracy is necessary.

Figure 4a shows how the converter zero may be offset by up to  $\pm 3$  bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode.



Figure 4a.



#### Figure 4b.

Figure 5 shows the nominal transfer curve near zero for an AD573 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it will be preferable to offset the code transitions so that they fall between the nominal bit weights, as shown in the offset characteristics.

This offset can easily be accomplished as shown in Figure 4b. At balance (after a conversion) approximately 2ma flows into the analog Common terminal. A 2.7 $\Omega$  resistor in series with this terminal will result in approximately the desired ½ bit offset of the transfer characteristics. The nominal 2mA Analog Common current is not closely controlled in manufacture. If high accuracy is required, a 5 $\Omega$  potentiometer (connected as a rheostat) can be used as R1. Additional negative offset range may be obtained by using larger values of R1. Of course, if the zero transition point is changed, the full scale transition point will also move. Thus, if an offset of ½LSB is introduced, full scale trimming as described on the previous page should be done with an analog input of 9.985 volts.

NOTE: During a conversion transient currents from the Analog Common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle as appropriate during a conversion. Capacitive decoupling will "pump up" and fail to settle resulting in conversion errors. Power supply decoupling which returns to analog signal common, should go to the signal input side of the resistive offset network.



Figure 5. AD573 Transfer Curve – Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights ~ 9.766mV)

#### **BIPOLAR CONNECTION**

To obtain the bipolar -5V to +5V range with an offset binary output code the bipolar offset control pin is left open.

A -5.00 volt signal will give a 10-bit code of 000000000; an input of 0.00 volts results in an output code of 1000000000 and 4.99 volts at the input yields the 1111111111 code. The bipolar offset control input is not directly TTL compatible but a TTL interface for logic control can be constructed as shown in Figure 6.



Figure 6. Bipolar Offset Controlled by Logic Gate Gate Output = 1 Unipolar 0 - 10V Input Range Gate Output = 0 Bipolar  $\pm 5V$  Input Range

#### **Full Scale Calibration**

Full Scale Calibration is accomplished in the same manner as in Unipolar operation except the full scale input voltage is 4.990 volts.

#### **Negative Full Scale Calibration**

The circuit in Figure 4a can also be used in Bipolar operation to offset the input voltage (nominally -5V) which results in the 000000000 code. R2 should be omitted to obtain a symmetrical range.

### 11

#### **GROUNDING CONSIDERATIONS**

The AD573 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as  $\pm 200$ mV of common mode voltage between the two commons. This permits more flexible control of system common bussing and digital and analog returns.

In normal operation the Analog Common terminal may generate transient currents of up to 2mA during a conversion. In addition a static current of about 2mA will flow into Analog Common in the unipolar mode after a conversion is complete. The Analog Common current will be modulated by the variations in input signal.

The absolute maximum voltage rating between the two commons is  $\pm 1$  volt. It is recommended that the connection of a parallel pair of back-to-back protection diodes between the commons if they are not connected locally.

#### **CONTROL AND TIMING OF THE AD573**

CONVERT,  $\overline{\text{HBE}}$  and  $\overline{\text{LBE}}$  are the control pins. Timing for the conversion cycle is shown in Figure 7a. A positive pulse at least 500ns in width must be applied to the CONVERT pin to initiate the conversion.  $\overline{\text{DR}}$  goes high within 1.5µs after the rising edge of the convert start pulse to indicate that the SAR is reset and goes low when the conversion is complete.

Read timing is shown in Figure 7b. The timing and control of the  $\overline{LBE}$  and  $\overline{HBE}$  pins are identical. Bringing  $\overline{HBE}$  low activates the upper 8-bit 3 state buffer. Driving  $\overline{LBE}$  low enables the lower 2-bit buffer.



Figure 7a. Convert Timing



Figure 7b. Read Timing

#### TIMING SPECIFICATIONS

t <sub>CS</sub>	500ns min
t <sub>DSC</sub>	1.5µs max
t <sub>C</sub>	10µs min .
	15µs typ
	20µs max
t <sub>DD</sub>	250ns max
t <sub>HD</sub>	50ns min
t <sub>HL</sub>	200ns max

Timing Reference Level is  $\frac{V_{IN H} + V_{IN L}}{2}$  or  $\frac{V_{OUT H} + V_{OUT L}}{2}$ Usually  $\overline{HBE}$  and  $\overline{LBE}$  are derived from an address decoder gated with the system RD, and often represent adjacent address locations in the microprocessor's memory map. The bit assign-

ments for the two addresses are shown below:



When the AD573 is connected directly to an 8-bit microprocessor bus the 2LSBs (pins 1 and 2) should be hardwired to the desired upper bits (usually the 2MSBs – pins 9 and 10). The six least significant bits of the low byte should be masked out by software to prevent meaningless data from being read. For example, a logical AND operation with 1100000000 will force the unused bits to logic 0.

For use with 16-bit microprocessors,  $\overline{\text{HBE}}$  and  $\overline{\text{LBE}}$  are tied together and all 10 data bits are enabled simultaneously The 10-bit word can then be placed either at the high end of the 16-bit word (left-justified format) or at the low end of the 16-bit word (right-justified).

Access time of the three-state buffers is 250ns maximum.

In systems where peripheral interface adapter chips are used, or where dedicated I/O ports exist (as in single-chip microcomputers), the AD573 may be used in a "stand-alone mode". In this mode,  $\overline{DR}$  is hard-wired to  $\overline{LBE}$  and  $\overline{HBE}$  to disable the output buffers during conversion. Upon completion of the conversion cycle,  $\overline{DR}$  enables the output drivers, and the 10-bit parallel data can be read.

### SAMPLE-HOLD AMPLIFIER CONNECTION TO THE AD573

Many situations in high-speed acquisition systems or digitizing rapidly changing signals require a sample-hold amplifier (SHA) in front of the A-D converter. The SHA can acquire and hold a signal faster than the converter can perform a conversion. A SHA can also be used to accurately define the exact point in time at which the signal is sampled. For the AD573 a SHA can also serve as a high input impedance buffer.

Figure 8 shows the AD573 connected to the AD582 monolithic SHA for high speed signal acquisition. In this configuration, the AD582 will acquire a 10 volt signal in less than  $10\mu$ s with a droop rate less than  $100\mu$ V/ms.

 $\overline{\text{DR}}$  goes high after the conversion is initiated to indicate that reset of the SAR is complete. In Figure 8 it is also used to put the AD582 into the hold mode while the AD573 begins its conversion cycle. (The AD582 settles to final value well in advance of the first comparator decision inside the AD573).

 $\overline{\text{DR}}$  goes low when the conversion is complete placing the AD582 back in the sample mode. Configured as shown in Figure 8, the next conversion can be initiated after a 10µs delay to allow for signal acquisition by the AD582.

Observe carefully the ground, supply, and bypass capacitor connections between the two devices. This will minimize ground noise and interference during the conversion cycle.





VOL. I, 11-38 ANALOG-TO-DIGITAL CONVERTERS

# 

### Fast, Complete 12-Bit A/D Converter with Microprocessor Interface

#### FEATURES

Complete 12-Bit A/D Converter with Reference and Clock Full 8- or 16-Bit Microprocessor Bus Interface 250ns Bus Access Time Guaranteed Linearity Over Temperature 0 to +70°C – AD574AJ, AK, AL –55°C to +125°C – AD574AS, AT, AU No Missing Codes Over Temperature Fast Successive Approximation Conversion – 25µs Buried Zener Reference for Long-Term Stability and Low Gain T.C. 10ppm/°C max AD574AL 12.5ppm/°C max AD574AU Low Profile 28-Pin Ceramic DIP Low Power: 390mW

Low Power: 390mW Low Cost

#### PRODUCT DESCRIPTION

The AD574A is a complete 12-bit successive-approximation analog-to-digital converter with 3-state output buffer circuitry for direct interface to an 8-, 12-or 16-bit microprocessor bus. The AD574A design is implemented with two LSI chips each containing both analog and digital circuitry, resulting in the maximum performance and flexibility at the lowest cost.

One chip is the high performance AD565A 12-bit DAC and voltage reference. It contains the high speed current output switching circuitry, laser-trimmed thin film resistor network, low T.C. buried zener reference and the precision input scaling and bipolar offset resistors. This chip is laser-trimmed at the wafer stage (LWT) to adjust ladder network linearity, voltage reference tolerance and temperature coefficient, and the calibration accuracy of input scaling and bipolar offset resistors.

The second chip uses the proven LCI (linear-compatible integrated injection logic) process to provide the low-power  $I^2L$  successive-approximation register, converter control circuitry, clock, bus interface, and the high performance latching comparator. The precision, low-drift comparator is adjusted for initial input offset error at the wafer stage by the "zener-zap" technique which trims the comparator input stage to 1/10 LSB typical error. This form of trimming, while cumbersome for complex ladder networks, is an attractive alternative to thin film resistor trimming for a simple offset adjustment and eliminates the need for thin film processing for this portion of the circuitry.

The AD574A is available in six different grades. The AD574AJ, AK, and AL grades are specified for operation over the 0 to  $+70^{\circ}$ C temperature range. The AD574AS, AT, and AU are specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range. All grades are packaged in a low-profile, 0.600 inch wide, 28-pin hermetically-sealed ceramic DIP.

#### AD574A FUNCTIONAL BLOCK DIAGRAM

**AD574A** 



#### **PRODUCT HIGHLIGHTS**

- The AD574A interfaces to most popular microprocessors with an 8-, 12-, or 16-bit bus without external buffers or peripheral interface controllers. Multiple-mode three-state output buffers connect directly to the data bus while the read and convert commands are taken from the control bus. The 12-bits of output data can be read either as one 12-bit word or as two 8-bit bytes (one with 8 data bits, the other with 4 data bits and 4 trailing zeros).
- 2. The precision, laser-trimmed scaling and bipolar offset resistors provide four calibrated ranges, 0 to +10 and 0 to +20 volts unipolar, or -5 to +5 and -10 to +10 volts bipolar. Typical bipolar offset and full scale calibration of  $\pm 0.1\%$  can be trimmed to zero with one external component each.
- 3. The internal buried zener reference is trimmed to 10.00 volts with 1% maximum error and 15ppm/°C typical T.C. The reference is available externally and can drive up to 1.5mA beyond that required for the reference and bipolar offset resistors.
- 4. The two-chip construction renders the AD574A inherently more reliable than hybrid multi-chip designs. All three military grades have guaranteed linearity error over the full 55°C to + 125°C and are especially recommended for high performance needs in harsh environments. These units are available processed to MIL-STD-883B, Level B.

# **SPECIFICATIONS** (typical @ +25°C with V<sub>CC</sub> = +15V or +12V, V<sub>LOGIC</sub> = +5V, V<sub>EE</sub> = -15V or -12V, unless otherwise specified)

DC AND TRANSFER ACCURACY SPECIFICATIONS

MODEL	AD574AJ	AD574AK	AD574AL	UNITS
RESOLUTION (max)	12	12	12	Bits
LINEARITY ERROR				
25°C (max)	±1	±1/2	±1/2	LSB
T <sub>min</sub> to T <sub>max</sub> (max)	±1	±1/2	±1/2	LSB
DIFFERENTIAL LINEARITY ERROR				
(Minimum resolution for which no				
missing codes are guaranteed)	11`	12	12	Rite
Zo C	11	12	12	Bits
INIDOLAR OFFICET (max) (A diustable to zero)	+2	+2	±2	LSB
BIDOL AD OFFSET (max) (Adjustable to zero)	+10	+4	+4	ISB
BIPOLAR OFFSET (max) (Adjustable to zero)	10			
FULL SCALE CALIBRATION ERROR				
(with fixed 5052 resistor from KEF OOT to KEF iiv) (Adjustable to zero) $25^{\circ}$ C (max)	0.3	0.3	0.3	% of F.S.
The set The set of the	0.5	0.4	0.35	% of FS
(With Initial Adjustment)	0.22	0.12	0.05	% of F.S.
TEMPERATURE RANGE		0 to +70		°C
TEMPERATURE COFFEICIENTS (Using internal reference)				
Guaranteed max change				
T <sub>min</sub> to T <sub>max</sub>				
Unipolar Offset	±2	±1	±1	LSB
	(10)	(5)	(5)	(ppm/°C)
Bipolar Offset	±2	±1	±1	LSB
	(10)	(5)	(5)	(ppm/C)
Full Scale Calibration	(50)	±3 (27)	(10)	(ppm/°C)
	(00)	(2.)	(	
POWER SUPPLY REJECTION Max change in Full Scale Calibration				
$+13.5V \le V_{CC} \le +16.5V$ or $+11.4V \le V_{CC} \le +12.6V$	±2	±1	±1	LSB
+4.5V≤VI OGIC≤+5.5V	±1/2	±1/2	±1/2	LSB
$-16.5V \le V_{EE} \le -13.5V$ or $-12.6V \le V_{EE} \le -11.4V$	±2	±1	±1	LSB
ANALOG INPUTS	<u> </u>			
Input Ranges				
Bipolar		-5 to +5		Volts
		-10 to +10		Volts
Unipolar		0 to +10		Volts
		0.00 .20		
Input Impedance	5k (3	kmin 7kma	d)	Ω
20 Volt Span	10k (6	k min, 14k ma	(x)	Ω
Operating Range			2	
Viocic		4.5 to +5.5		Volts
V <sub>CC</sub>	· +1	11.4 to +16.5		Volts
VEE	-1	1.4 to -16.5		Volts
Operating Current				
LOGIC	30	typ, 40 max		mA
kc	2	typ, 5 max		mA
V <sub>EE</sub>	18	typ, 30 max		mA
POWER DISSIPATION	390	týp, 725 max		- mW
INTERNAL REFERENCE VOLTAGE	10.	00 ±0.1 (max)		Volts
Output Current (available for external loads)		1.5 max <sup>1</sup>		mA
(External load should not change during conversion)				
PACKAGE TYPE <sup>2</sup>		D28A		

NOTES <sup>1</sup> The reference should be buffered for operation on ±12V supplies. <sup>2</sup> See Section 20 for package outline information.

Specifications subject to change without notice.

DC AND TRANSFER ACCURACY SPECIFICATIONS				
MODEL	AD574	AS AD574AT	AD574AU	UNITS
RESOLUTION (max)	12	12	12	Bits
LINEARITY ERROR				
25°C (max)	±1	±1/2	±1/2	LSB
$-25^{\circ}C$ to $+85^{\circ}C$ (max)	±1	±1/2	±1/2	LSB
-55°C to +125°C (max)	±1	±1	±1 .	LSB
DIFFERENTIAL LINEARITY ERROR				
(Minimum resolution for which no				
missing codes are guaranteed)		•••	10	<b>D</b>
	11	12	12	Bits
	+2	+2	+2	I SR
RIPOLAR OFFSET (max) (Adjustable to zero)	+10	+4	+4	LSD
	-10	<u>-</u> ++	<u> </u>	
(with fixed 500 resistor from REE IN to REE OUT)				
(Adjustable to zero) 25°C (max)	0.3	0.3	0.3	% of F.S.
T to T (With our Initial A diversion)	0.0	0.6	0.1	0/ - 6 E 6
Imin to Imax (Without Initial Adjustment) (With Initial Adjustment)	0.8	0.25	0.4	% of F.S.
TEMPERATURE RANGE		-55 to +125		°C
TEMPERATURE COFFEICIENTS (using internal reference)		55 10 +125	·····	
Guaranteed max change				
T <sub>min</sub> to T <sub>max</sub>				
Unipolar Offset	±2	±1	±1	LSB
	(5)	(2.5)	(2.5)	(ppm/°C)
Bipolar Offset	±4	±2.	±1	LSB
	(10)	(5)	(2.5)	(ppm/°C)
Full Scale Calibration	±20	±10	±5	LSB
	(50)	(25)	(12.5)	(ppm/°C)
POWER SUPPLY REJECTION				
Max change in Full Scale Calibration				
$+13.5V \le V_{CC} \le +16.5V \text{ or } +11.4V \le V_{CC} \le +12.6V$	±2	±1	±1	LSB
+4.5V << V <sub>LOGIC</sub> <+5.5V	±1/2	±1/2	±1/2	LSB
-10.5 V ~ V <sub>EE</sub> ~-13.5 V or -12.6 V ~ V <sub>EE</sub> ~-11.4 V	±2	II	±1	LSD
ANALOG INPUTS				
Input Ranges		E		Vales
віроїаг		$-10 t_0 \pm 10$		Volts
Uninolar		-10.10 + 10		Volts
Unipolar		0 to +10 0 to +20		Volts
Input Impedance				
10 Volt Span	5k (3	3k min, 7k max)		Ω
20 Volt Span	10k (6	6k min, 14k max	)	Ω
POWER SUPPLIES				
Operating Range				
V <sub>LOGIC</sub>	+	+4.5 to +5.5		Volts
V <sub>CC</sub>	+1	11.4 to +16.5		Volts
V <sub>EE</sub>	-1	.1.4 to -16.5		Volts
Operating Current				
ILOGIC	30	typ, 40 max		mA
I <sub>CC</sub>	2	typ, 5 max		mA
I <sub>EE</sub>	18	typ, 30 max		mA
POWER DISSIPATION	390	typ, 725 max		mW
INTERNAL REFERENCE VOLTAGE	10	.00 ±0.1 (max)		Volts
Output Current (available for external loads)		1.5max <sup>1</sup>		mA
(External load should not change during conversion)				
PACKAGE TYPE <sup>2</sup>		D284		
Indunde III E		D20A		

NOTES <sup>1</sup>The reference should be buffered for operation on ±12V supplies. <sup>2</sup>See Section 20 for package outline information.

Specifications subject to change without notice.

#### DIGITAL CHARACTERISTICS<sup>1</sup> (All grades, $T_{min} - T_{max}$ )

	Min	Тур	Max	1
Logic Inputs <sup>2</sup> (CE, $\overline{CS}$ , $R/\overline{C}$ , $A_O$ )			•	
Voltages				
Logic "1"	+2.0V		+5.5V	
Logic "0"	-0.5V		+0.8V	
Current	50μA		+ 50µA	
Capacitance		5pF		. *
Logic Outputs (DB11-DB0, STS)				
Logic "0"			+0.4V	I <sub>SINK</sub> ≤1.6mA
Logic "1"	2.4V			$I_{SOURCE} \le 500 \mu A$
Leakage (When in high-Z state)	– 40µA		+ 40µA	DB11-DB0 Only
Capacitance		5nF		-

<sup>1</sup>Detailed Timing Specifications appear in the Digital Interface Section. <sup>2</sup>12/8 Input is not TTL-compatible and must be hard-wired to V<sub>LOGIC</sub> or DIGITAL COMMON.

ABSOLUTE MAXIMUM RATINGS

(Specifications apply to all grades, except where noted)

$V_{CC}$ to Digital Common 0 to $+16.5V$
$V_{\rm EE}$ to Digital Common 0 to $-16.5V$
$V_{\text{1.OGIC}}$ to Digital Common $\hfill \ldots \hfill \ldots \hf$
Analog Common to Digital Common $\ldots \ldots \ldots \ldots \pm 1V$
Control Inputs (CE, $\overline{CS}$ , A <sub>O</sub> , $12/\overline{8}$ , $R/\overline{C}$ ) to
Digital Common $-0.5V$ to $V_{LOGIC} + 0.5V$
Analog Inputs (REF IN, BIP OFF, 10VIN) to
Analog Common ± 16.5V
$20V_{IN}$ to Analog Common
REF OUT Indefinite short to common
Momentary short to V <sub>CC</sub>
Chip Temperature (J, K, L grades) 100°C
$(S, T, U \text{ grades}) \dots 150^{\circ}C$
Power Dissipation
Lead Temperature, Soldering
Storage Temperature $\ldots \ldots \ldots$
Thermal Resistance, $\theta_{JA}$



Figure 1. AD574A Block Diagram and Pin Configuration

#### **AD574A ORDERING GUIDE**

Model	Temp. Range	Linearity Error Max (T <sub>min</sub> to T <sub>max</sub> )	Resolution No Missing Codes (T <sub>min</sub> to T <sub>max</sub> )	Max Full Scale T.C. (ppm/°C)
AD574AJD	0 to + 70°C	±1LSB	11 Bits	50.0
AD574AKD	0 to + 70°C	$\pm \frac{1}{2}LSB$	12 Bits	27.0
AD574ALD	$0 \text{ to } + 70^{\circ}\text{C}$	± ½LSB	12 Bits	10.0
AD574ASD	$-55^{\circ}$ C to $+125^{\circ}$ C	±1LSB	11 Bits	50.0
AD574ASD/883B	~ 55°C to + 125°C	±1LSB	11 Bits	50.0
AD574ATD	-55°C to +125°C	$\pm 1LSB$	12 Bits	25.0
AD574ATD/883B	- 55°C to + 125°C	$\pm 1LSB$	12 Bits	25.0
AD574AUD	- 55°C to + 125°C	$\pm 1LSB$	12 Bits	12.5
AD574AUD/883B	- 55°C to + 125°C	± 1LSB	12 Bits	12.5

### THE AD574A OFFERS GUARANTEED MAXIMUM LINEARITY ERROR OVER THE FULL OPERATING TEMPERATURE RANGE

#### **DEFINITIONS OF SPECIFICATIONS**

#### LINEARITY ERROR

Linearity error refers to the deviation of each individual code from a line drawn from "zero" through "full scale". The point used as "zero" occurs ½LSB (1.22mV for 10 volt span) before the first code transition (all zeros to only the LSB "on"). "Full scale" is defined as a level 1½LSB beyond the last code transition (to all ones). The deviation of a code from the true straight line is measured from the middle of each particular code.

The AD574AK, AL, AT, and AU grades are guaranteed for

maximum nonlinearity of  $\pm \frac{1}{2}$ LSB. For these grades, this means that an analog value which falls exactly in the center of a given code width will result in the correct digital output code. Values nearer the upper or lower transition of the code width may produce the next upper or lower digital output code. The AD574AJ and AS grades are guaranteed to  $\pm$  1LSB max error. For these grades, an analog value which falls within a given code width will result in either the correct code for that region or either adjacent one.

Note that the linearity error is not user-adjustable.

### DIFFERENTIAL LINEARITY ERROR (NO MISSING CODES)

A specification which guarantees no missing codes requires that every code combination appear in a monotonic increasing sequence as the analog input level is increased. Thus every code must have a finite width. For the AD574AK, AL, AT, and AU grades, which guarantee no missing codes to 12-bit resolution, all 4096 codes must be present over the entire operating temperature ranges. The AD574AJ and AS grades guarantee no missing codes to 11-bit resolution over temperature; this means that all code combinations of the upper 11 bits must be present; in practice very few of the 12-bit codes are missing.

#### UNIPOLAR OFFSET

The first transition should occur at a level ½LSB above analog common. Unipolar offset is defined as the deviation of the actual transition from that point. This offset can be adjusted as discussed on the following two pages. The unipolar offset temperature coefficient specifies the maximum change of the transition point over temperature, with or without external adjustment.

#### BIPOLAR OFFSET

Similarly, in the bipolar mode, the major carry transition (0111 1111 1111 to 1000 0000 0000) should occur for an analog value ½LSB below analog common. The bipolar offset error and temperature coefficient specify the initial deviation and maximum change in the error over temperature.

#### FULL SCALE CALIBRATION ERROR

The last transition (from 1111 1111 1110 to 1111 1111 1111) should occur for an analog value 1½LSB below the nominal full scale (9.9963 volts for 10.000 volts full scale). The full scale calibration error is the deviation of the actual level at the last transition from the ideal level. This error, which is typically 0.05 to 0.1% of full scale, can be trimmed out as shown in Figure 5. The full scale calibration error over temperature is given with and without the initial error trimmed out. The temperature coefficients for each grade indicate the maximum change in the full scale gain from the initial value using the internal 10 volt reference.

#### TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset, and bipolar offset specify the maximum change from the initial (25°C) value to the value at  $T_{min}$  or  $T_{max}$ .

#### POWER SUPPLY REJECTION

The standard specifications for the AD574A assume use of +5.00 and  $\pm 15.00$  or  $\pm 12.00$  volt supplies. The only effect of power supply error on the performance of the device will be a small change in the full scale calibration. This will result in a linear change in all lower order codes. The specifications show the maximum change in calibration from the initial value with the supplies at the various limits.

#### CODE WIDTH

A fundamental quantity for A/D converter specifications is the code width. This is defined as the range of analog input values for which a given digital output code will occur. The nominal value of a code width is equivalent to 1 least significant bit (LSB) of the full scale range or 2.44mV out of 10 volts for a 12-bit ADC.

#### QUANTIZATION UNCERTAINTY

Analog-to-digital converters exhibit an inherent quantization uncertainty of  $\pm \frac{1}{2}$ LSB. This uncertainty is a fundamental characteristic of the quantization process and cannot be reduced for a converter of given resolution.

#### LEFT-JUSTIFIED DATA

The data format used in the AD574A is left-justified. This means that the data represents the analog input as a fraction of full-scale, ranging from 0 to  $\frac{4095}{4096}$ . This implies a binary point to the left of the MSB.

#### CIRCUIT OPERATION

The AD574A is a complete 12-bit A/D converter which requires no external components to provide the complete successive-approximation analog-to-digital conversion function. A block diagram of the AD574A is shown in Figure 2. The device consists of two chips, one containing the precision 12-bit DAC with voltage reference, the other containing the comparator, successiveapproximation register, clock, output buffers and control circuitry.



#### Figure 2. Block Diagram of AD574A 12-Bit A-to-D Converter

When the control section is commanded to initiate a conversion (as described later), it then enables the clock and resets the successive-approximation register (SAR) to all zeros. Once a conversion cycle has begun, it cannot be stopped or re-started and data is not available from the output buffers. The SAR, timed by the clock, will then sequence through the conversion cycle and return an end-of-convert flag to the control section. The control section will then disable the clock, bring the output status flag low, and enable control functions to allow data read functions by external command.

During the conversion cycle, the internal 12-bit current output DAC is sequenced by the SAR from the most-significant-bit (MSB) to least-significant-bit (LSB) to provide an output current which accurately balances the input signal current through the  $5k\Omega$  (or  $10k\Omega$ ) input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12-bit binary code which accurately represents the input signal to within  $\pm \frac{1}{2}LSB$ .

The temperature-compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to 10.00 volts  $\pm 1\%$ ; it can supply up to 1.5mA to an external load in addition to that required to drive the reference input resistor (0.5mA) and bipolar offset resistor (1mA) when the AD574A is powered from  $\pm 15V$  supplies. If the AD574A is used with  $\pm 12V$  supplies, or if external current must be supplied over the full temperature range, an external buffer amplifier is recommended. Any external load on the AD574A reference must remain constant during conversion. The thin film application resistors are trimmed to match the full scale output current of the DAC. There are two  $5k\Omega$  input scaling resistors to allow either a 10 volt or 20 volt span. The  $10k\Omega$  bipolar offset resistor is grounded for unipolar operation or connected to the 10 volt. reference for bipolar operation.

#### **DRIVING THE AD574A ANALOG INPUT**

The AD574A is a successive-approximation type analog-to-digital converter. During the conversion cycle, the ADC input current is modulated by the DAC test current at approximately a 500kHz rate. Thus it is important to recognize that the signal source driving the AD574A must be capable of holding a constant output voltage under dynamically-changing load conditions.



#### Figure 3. Op Amp - AD574A Interface

The closed loop output impedance of an op amp is equal to the open loop output impedance (usually a few hundred ohms) divided by the loop gain at the frequency of interest. It is often assumed that the loop gain of a follower-connected op amp is sufficiently high to reduce the closed loop output impedance to a negligibly small value, particularly if the signal is low frequency. However, the amplifier driving an AD574A must either have sufficient loop gain at 500kHz to reduce the closed loop output impedance to a low value or have low open loop output impedance.

This can be accomplished either by using a wideband op amp or by placing a discrete-transistor or integrated buffer inside the amplifier's feedback loop.

### SUPPLY DECOUPLING AND LAYOUT CONSIDERATIONS

It is critically important that the AD574A power supplies be filtered, well-regulated, and free from high frequency noise. Use of noisy supplies will cause unstable output codes to be generated. Switching power supplies are not recommended for circuits attempting to achieve 12-bit accuracy unless great care is used in filtering any switching spikes present in the output. Remember that a few millivolts of noise represents several counts of error in a 12-bit ADC.

Decoupling capacitors should be used on all power supply pins; the +5V supply decoupling capacitor should be connected directly from pin 1 to pin 15 (digital common) and the  $+V_{CC}$ and  $-V_{EE}$  pins should be decoupled directly to analog common (pin 9). A suitable decoupling capacitor is a 47 $\mu$ F tantalum type in parallel with a 0.1 $\mu$ F disc ceramic type.

Circuit layout should attempt to locate the AD574A, associated analog input circuitry, and interconnections as far as possible from logic circuitry. For this reason, the use of wire-wrap circuit construction is not recommended. Careful printed-circuit construction is preferred.

#### **UNIPOLAR RANGE CONNECTIONS FOR THE AD574A**

The AD574A contains all the active components required to perform a complete 12-bit A/D conversion. Thus, for most situations, all that is necessary is connection of the power supplies (+5, +12/+15 and -12/-15 volts), the analog input, and the conversion initiation command, as discussed on the next page. Analog input connections and calibration are easily accomplished; the unipolar operating mode is shown in Figure 4.



Figure 4. Unipolar Input Connections

All of the thin film application resistors of the AD574A are trimmed for absolute calibration. Therefore, in many applications, no calibration trimming will be required. The absolute accuracy for each grade is given in the specification tables. For example, if no trims are used, the AD574AK guarantees  $\pm 2LSB$  max zero offset error and  $\pm 0.3\%$  (12LSB) max full scale error. (Typical full scale error is  $\pm 2LSB$ .) If the offset trim is not required, pin 12 can be connected directly to pin 9; the two resistors and trimmer for pin 12 are then not needed. If the full scale trim is not needed, a  $50\Omega \pm 1\%$  metal film resistor should be connected between pin 8 and pin 10.

The analog input is connected between pin 13 and pin 9 for a 0 to +10V input range, between 14 and pin 9 for a 0 to +20V input range. The AD574A easily accommodates an input signal beyond the supplies. For the 10 volt span input, the LSB has a nominal value of 2.44mV, for the 20 volt span, 4.88mV. If a 10.24V range is desired (nominal 2.5mV/bit), the gain trimmer (R2) should be replaced by a 50 $\Omega$  resistor, and a 200 $\Omega$  trimmer inserted in series with the analog input to pin 13 (for a full scale range of 20.48V (5mV/bit), use a 50 $\Omega$  trimmer into pin 14). The gain trim described below is now done with these trimmers. The nominal input impedance into pin 13 is 5k $\Omega$ , and 10k $\Omega$  into pin 14.

#### UNIPOLAR CALIBRATION

The AD574A is intended to have a nominal  $\frac{1}{2}$ LSB offset so that the exact analog input for a given code will be in the middle of that code (halfway between the transitions to the codes above and below it). Thus, when properly calibrated, the first transition (from 0000 0000 0000 to 0000 0001) will occur for an input level of +  $\frac{1}{2}$ LSB (1.22mV for 10V range).

If pin 12 is connected to pin 9, the unit typically will behave in this manner, within specifications. If the offset trim (R1) is used, it should be trimmed as above, although a different offset

### AD574A Analog Circuit Details

can be set for a particular system requirement. This circuit will give approximately  $\pm 15$  mV of offset trim range.

The full scale trim is done by applying a signal 1½LSB below the nominal full scale (9.9963 for a 10V range). Trim R2 to give the last transition (1111 1111 1110 to 1111 1111 1111).

#### BIPOLAR OPERATION

The connections for bipolar ranges are shown in Figure 5. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient, one or both of the trimmers shown can be replaced by a  $50\Omega \pm 1\%$  fixed resistor. The analog input is applied as for the unipolar ranges. Bipolar calibration is similar to unipolar calibration. First, a signal ½LSB above negative full scale (-4.9988V for the  $\pm 5V$  range) is applied and R1 is trimmed to give the first transition (0000 0000 0000 to 0000 0000). Then a signal 1½LSB below positive full scale (+4.9963V for the  $\pm 5V$  range) is applied and R2 trimmed to give the last transition (1111 1111 1110 to 1111 1111 1111).



Figure 5. Bipolar Input Connections

#### **GROUNDING CONSIDERATIONS**

The analog common at pin 9 is the ground reference point for the internal reference and is thus the "high quality" ground for the AD574A; it should be connected directly to the analog reference point of the system. In order to achieve all of the high accuracy performance available from the AD574A in an environment of high digital noise content, it is required that the analog and digital commons be connected together at the package. In some situations, the digital common at pin 15 can be connected to the most convenient ground reference point; analog power return is preferred.

### CONVERSION START/DATA READ CONTROL LOGIC

The AD574A contains on-chip logic to provide conversion initiation and data read operations from signals commonly available in microprocessor systems. Figure 6 shows the internal logic circuitry of the AD574A.

The control signals CE,  $\overline{CS}$ , and  $R/\overline{C}$  control the operation of the converter. The state of  $R/\overline{C}$  when CE and  $\overline{CS}$  are both asserted determines whether a data read ( $R/\overline{C} = 1$ ) or a convert ( $R/\overline{C} = 0$ ) is in progress. The register control inputs  $A_O$  and  $12/\overline{8}$  control conversion length and data format. The  $A_O$  line is usually tied to the least significant bit of the address bus. If a conversion is started with  $A_O$  low, a full 12-bit conversion cycle is initiated. If



DATA FROM BEING READ DURING CONVERSIONS. NOTE 2: 12/8 IS NOT A TTL COMPATIBLE INPUT AND SHOULD ALWAYS BE WIRED DIRECTLY TO Vignet OR DIGITAL COMMON.

Figure 6. AD574A Control Logic

CE	<u>CS</u>	R/C	12/8	Ao	Operation
0	х	х	х	х	None
Х	1	Х	X	х	None
1	0	0	Х	0	Initiate 12-Bit Conversion
1	0	0	Х	1	Initiate 8-Bit Conversion
1	0	1	Pin 1	Х	Enable 12-Bit Parallel Output
1 .	0	1	Pin 15	0	Enable 8 Most Significant Bits
1	0	1	Pin 15	1	Enable 4LSBs + 4 Trailing Zeroe

#### Table 1. AD574A Truth Table

 $A_O$  is high during a convert start, a shorter 8-bit conversion cycle results. During data read operations,  $A_O$  determines whether the three-state buffers containing the 8 MSBs of the conversion result ( $A_O=0$ ) or the 4 LSBs ( $A_O=1$ ) are enabled. The  $12\bar{78}$  pin determines whether the output data is to be organized as two 8-bit words ( $12\bar{78}$  tied to DIGITAL COMMON) or a single 12-bit word ( $12\bar{78}$  tied to VLOGIC). The  $12\bar{78}$  pin is not TTL-compatible and must be hard-wired to either VLOGIC or DIGITAL COMMON. In the 8-bit mode, the byte addressed when  $A_O$  is high contains the 4 LSBs from the conversion followed by four trailing zeroes. This organization allows the data lines to be overlapped for direct interface to 8-bit buses without the need for external three-state buffers.

It is not recommended that  $A_O$  change state during a data read operation. Asymmetrical enable and disable times of the three-state buffers could cause internal bus contention resulting in potential damage to the AD574A.

An output signal, STS, indicates the status of the converter. STS goes high at the beginning of a conversion and returns low when the conversion cycle is complete.

#### TIMING

The AD574 is easily interfaced to a wide variety of microprocessors and other digital systems. Discussion of the timing requirements of the AD574A control signals will provide the system designer with useful insight into the operation of the device.

Figure 7 shows a complete timing diagram for the AD574A convert start operation.  $R/\overline{C}$  should be low before both CE and  $\overline{CS}$  are asserted; if  $R/\overline{C}$  is high, a read operation will momentarily occur, possibly resulting in system bus contention. Either CE or  $\overline{CS}$  may be used to initiate a conversion. As shown in Figure 7,

#### ANALOG-TO-DIGITAL CONVERTERS VOL. I, 11-45

CE is used. If  $\overline{CS}$  is used to trigger conversion or if the specified set-up times are not met, appropriately longer pulses are necessary (to provide at least 200ns when  $R/\overline{C}$ , CE, and  $\overline{CS}$  are all valid). Note that CE includes one less propagation delay than  $\overline{CS}$  and is therefore the faster input.



Figure 7. Convert Start Timing

Once a conversion is started and the STS line goes high, convert start commands will be ignored until the conversion cycle is complete. The output data buffers cannot be enabled during conversion.



Figure 8. Read Cycle Timing

Figure 8 shows the timing for data read operatons. The AD574A differs from the original AD574 design in that the three-state output buffers feature faster access time and shorter data latency times. This speed improvement simplifies the interface to faster microprocessors. During data read operations, access time is measured from the point where CE and  $R/\overline{C}$  both are high (assuming  $\overline{CS}$  is already low). If  $\overline{CS}$  is used to enable the device, access time is extended by 100ns.

In the 8-bit bus interface mode  $(12/\overline{8} \text{ input wired to DIGITAL COMMON})$ , the address bit, A<sub>O</sub>, must be stable at least 150ns prior to  $\overline{CE}$  going high and must remain stable during the entire read cycle. If A<sub>O</sub> is allowed to change, damage to the AD574A output buffers may result.

#### "STAND-ALONE" OPERATION

The AD574A can be used in a "stand-alone" mode, which is useful in systems with dedicated input ports available and thus not requiring full bus interface capability.

In this mode, CE and 12/8 are wired high,  $\overline{CS}$  and  $A_O$  are wired low, and conversion is controlled by  $R/\overline{C}$ . The three-state buffers are enabled when  $R/\overline{C}$  is high and a conversion starts when  $R/\overline{C}$ 

#### AD574A TIMING SPECIFICATIONS

CONVER	TMODE				
Symbol	Parameter	Min	Тур	Max	Units
tDSC	STS Delay from CE			300	ns
tHEC	CE Pulse Width	300			ns
tssc	CS to CE Setup	300			ns
tHSC	CS Low During CE High	200			ns
t <sub>SRC</sub>	R/C to CE Setup	250			ns
THRC	R/C Low During CE High	200			ns
tSAC	Ao to CE Setup	0			ns
tHAC	Ao Valid During CE High	300			ns
tc	Conversion Time				
	8-Bit Cycle	10		24	μs
	12-Bit Cycle	15		35	μs
READ M	ODE				
top	Access Time (from CE)		210	250	ns
tup	Data Valid after CE Low	25			ns
t <sub>III</sub> .	Output Float Delay		110	150	ns
tssr	CS to CE Setup	150			ns
tSRR	R/C to CE Setup	0			ns
tSAR	Ao to CE Setup	150			ns
t <sub>HSR</sub>	CS Valid After CE Low	50			ns
tHRR	R/C High After CE Low	0			ns
THAR	A <sub>O</sub> Valid After CE low	50			ns

goes low. This gives rise to two possible control signals-a high pulse or a low pulse. Operation with a low pulse is shown in Figure 9. In this case, the outputs are forced into the high-impedance state in response to the falling edge of  $R/\overline{C}$  and return to valid logic levels after the conversion cycle is completed. The STS line goes high 500ns after  $R/\overline{C}$  goes low and returns low 300ns after data is valid.

If conversion is initiated by a high pulse as shown in Figure 10, the data lines are enabled during the time when  $R/\overline{C}$  is high. The falling edge of  $R/\overline{C}$  starts the next conversion and the data lines return to three-state (and remain three-state) until the next high pulse of  $R/\overline{C}$ .



Figure 9. Low Pulse for  $R/\overline{C}$  – Outputs Enabled After Conversion



Figure 10. High Pulse for  $R/\overline{C}$  – Outputs Enabled While  $R/\overline{C}$  High, Otherwise High-Z

#### STAND-ALONE MODE TIMING

Symbol	Parameter	Min	Тур	Max	Units
t <sub>HRL</sub>	Low R/ $\overline{C}$ Pulse Width	350		500	ns
t <sub>HDR</sub>	Data Valid After R/C Low	25		500	ns
t <sub>HS</sub> t <sub>HBH</sub>	STS Delay After Data Valid High R/C Pulse Width	300 250		1000	ns ns
t <sub>DDR</sub>	Data Access Time			250	ns

#### VOL. I, 11-46 ANALOG-TO-DIGITAL CONVERTERS



AD578

11

#### FEATURES

#### Performance

Complete 12-Bit A/D Converter with Reference and Clock Fast Successive Approximation Conversion: 3µs Buried Zener Reference for Long Term Stability and Low Gain T.C.: ±30ppm/°C max

Max Nonlinearity: <±0.012% Low Power: 775mW Hermetic Package Available

#### Versatility

Positive-True Parallel or Serial Logic Outputs Short Cycle Capability Precision +10V Reference for External Applications Adjustable Internal Clock "Z" Models for ±12V Supplies

#### **PRODUCT DESCRIPTION**

The AD578 is a high speed low cost 12-bit successive approximation analog-to-digital converter that includes an internal clock, reference and comparator. Its hybrid IC design utilizes MSI digital and linear monolithic chips in conjunction with a 12-bit monolithic DAC to provide modular performance and versatility with IC size, price and reliability.

Important performance characteristics of the AD578 include a maximum linearity error at  $+25^{\circ}$ C of  $\pm 0.012\%$ , maximum gain temperature coefficient of  $\pm 30$  ppm/°C, typical power dissipation of 775mW and maximum conversion time of 3 $\mu$ s.

The fast conversion speeds of  $3\mu$ s (L grade)  $4.5\mu$ s (K grade) and  $6\mu$ s (J grade) make the AD578 an excellent choice in a variety of applications where system throughput rates from 166kHz to 333kHz are required. In addition, it may be short cycled to obtain faster conversion speeds at lower resolutions.

The design of the AD578 includes scaling resistors that provide analog input signal ranges of  $\pm 5V$ ,  $\pm 10V$ , 0 to  $\pm 10V$  or 0 to  $\pm 20V$ . Adding flexibility and value is the  $\pm 10V$  precision reference which can be used for external applications.

The AD578 is available with either the polymer seal (N) for use in benign environmental applications or solder-seal (D) for more harsh or rigorous surroundings. Both are contained in a 32-pin side-brazed, ceramic DIP.

### AD578 FUNCTIONAL BLOCK DIAGRAM



#### 32 PIN DIP

#### PRODUCT HIGHLIGHTS

- 1. The AD578 is a complete 12-bit A/D converter. No external components are required to perform a conversion.
- The fast conversion rate of the AD578 makes it an excellent choice for high speed data acquisition and digital audio processing applications.
- 3. The internal buried zener reference is laser trimmed to 10.00V ±0.1% and ±15ppm/°C typical T.C. The reference is available externally and can provide up to 1mA.
- 4. The scaling resistors are included on the monolithic DAC for exceptional thermal tracking.
- Short cycle and external clock capabilities are provided for applications requiring faster conversion speeds and/or lower resolutions.
- 6. The integrated package construction provides high quality and reliability with small size and weight.

## **SPECIFICATIONS** (typical @ +25°C; ±15V, and +5V unless otherwise noted).

Model	AD5781	AD578K	AD578L
PESOLUTION	12 Bite	•	*
ANALOG NINUTS	12 bits		<u> </u>
ANALOG INPUIS Voltage Banges			
Bipolar	±5.0V, ±10V	•	•
Unipolar	0 to +10V, 0 to +20V	•	•
Input Impedance			•
$0 \text{ to } +10V, \pm 5V$	SkΩ		•
±10V, 0 to +20V	10k32		
DIGITAL INPUTS		•	
Clock Input	ILS TTL Load	•	•
			<u></u>
Coin Error <sup>2,3</sup>	+0.1% ESP +0.25% ESP max	•	•
Unipolar Offset <sup>3</sup>	+0.1% FSR, ±0.25% FSR max	•	*
Bipolar Offset <sup>3,4</sup>	±0.1% FSR, ±0.25% FSR max		•
Linearity Error			
+25°C	±1/2LSB max	•	•
$0 \text{ to } +70^{\circ}\text{C}$	±3/4LSB max	*	*
DIFFERENTIAL LINEARITY ERROR (Minimum resolution for which no missing codes are guaranteed)			
+25°C	12 Bits	•	*
$0 \text{ to } + 70^{\circ} \text{C}$	12 Bits	*	*
POWER SUPPLY SENSITIVITY	· · · · · · · · · · · · · · · · · · ·		
+15V ±10%	3ppm/%∆V <sub>S</sub> typ	*	*
	10ppm/%∆V <sub>S</sub> max	•	*
$-15V \pm 10\%$	$15 \text{ppm} / \% \Delta V_S \text{ typ}$	•	•
+5V +10%	$23ppm/\%\Delta v_S max$	*	•
45V 110%	10ppm/% $\Delta V_s$ max	•	•
TEMPERATURE COEFFICIENTS			
Gain	±15ppm/°C typ	•	*
	±30ppm/°C max	•	*
Unipolar Offset	±3ppm/°C typ	*	•
	±10ppm/°C max	±5ppm/°C max	**
Bipolar Offset	±8ppm/ C typ	+15 mm/°C may	
Differential Linearity	±2ppm/°C typ	* *	
CONVERSION TIME <sup>5,6</sup> (max)	6 Que	4 5/15	3//5
	0.0µ3	1.5µ3	5,45
Unipolar Code	Binany	•	*
Bipolar Code	Offset Binary/Two's Complement	•	• ·
Output Drive	2TTL Loads	•	•
SERIAL OUTPUTS (NRZ FORMAT)			
Unipolar Code	Binary/Complementary Binary	*	*
Bipolar Code	Offset Binary/Comp. Offset Binary	•	•
Output Drive	2TTL Loads	*	*
END OF CONVERSION (EOC)	Logic "1" During Conversion	•	*
Output Drive	8TTL Loads	*	*
INTERNAL CLOCK <sup>7</sup> Output Drive	2TTL Loads	*	•
INTERNAL REFERENCE			
Voltage	$10.000 \pm 10 \text{mV}$	• • • • • • •	•
External Current	±1mA max	<b>*</b>	*
POWER SUPPLY REQUIREMENTS	4 75 m 5 75 m 4 + 17 F + + + 17 F		
Range for Rated Accuracy 7 Models <sup>8</sup>	$\pm 1.73$ to 5.23 and $\pm 13.5$ to $\pm 10.5$ 4 75 to 5.25 and $\pm 11.8$ to $\pm 16.5$	•	*
Supply Current +15V	$\pm 5$ to 5.25 and $\pm 11.6$ to $\pm 10.5$ 3mA typ. 8mA max	•	•
-15V	22mA typ, 35mA max	*	+
+ 5 V	80mA typ, 110mA max	•	* .
Power Dissipation	775mW typ	•	*
TEMPERATURE RANGE		• · · ·	
Operating	$0 \text{ to } +70^{\circ}\text{C}$	•	-
NOTES	-55 C 10 +150 C		· · · ·

 NO1E5
 \* Each grade is specified at the conversion speed shown.

 'Positive pulse 200ns wide (min) leading edge (0 to 1) resets outputs. Trailing edge initiates conversion.
 \* Each grade is specified at the conversion speed shown.

 'With 50Ω, 1% fixed resistor in place of gain adjust potentiometer.
 \* For "Z" models order AD578ZJ, AD578ZK or AD578ZL.

<sup>3</sup>Adjustable to zero.

<sup>4</sup>With 502, 1% resistor between Ref Out and Bipolar Offset (Pins 24 & 26). <sup>5</sup>Conversion time is defined as the time betweeen the falling edge of convert start and the falling edge of the EOC.

\*Specifications same as AD578J. \*\*Specifications same as AD578K.

Specifications subject to change without notice.





The AD578 is a complete 12-bit A/D converter which requires no external components to provide the successive-approximation analog-to-digital conversion function. A block diagram of the AD578 is shown in Figure 1.

When the control section is commanded to initiate a conversion it enables the clock and resets the successive-approximation register (SAR). The SAR, timed by the clock, sequences through the conversion cycle and returns an end-of-convert flag to the control section. The control section disables the clock and brings the output status flag low. The parallel data bits become valid on the rising edge of the clock pulse starting with  $t_1$  and ending with  $t_{12}$ .

During the conversion cycle, the internal 12-bit current output DAC is sequenced by the SAR from the most-significant-bit (MSB) to least-significant-bit (LSB) to provide an output current which accurately balances the input signal current through the  $5k\Omega$  (or  $10k\Omega$ ) input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12-bit binary code which accurately represents the input signal to within  $\pm 1/2$ LSB.

The temperature-compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to 10.00 volts  $\pm 0.1\%$ ; it is buffered and can supply up to 1.0mA to an external load in addition to the current required to drive the reference input resistor (0.5mA) and bipolar offset resistor (1mA). The thin film application resistors are trimmed to match the full scale output current of the DAC. There are two 5k $\Omega$  input scaling resistors to allow either a 10 volt or 20 volt span. The 10k $\Omega$  bipolar offset resistor is grounded for unipolar operation or connected to the 10 volt reference for bipolar operation.

#### UNIPOLAR CALIBRATION

The AD578 is intended to have a nominal 1/2LSB offset so that the exact analog input for a given code will be in the middle of that code (halfway between the transitions to the codes above and below it). Thus, when properly calibrated, the first transition (from 0000 0000 0000 to 0000 0000 0001) will occur for an input level of +1/2LSB (1.22mV for 10V range).







Figure 3. Unipolar Input Connections

If pin 26 is connected to pin 30, the unit will behave in this manner, within specifications. Refer to Table 1 and Figure 5 for further clarification. If the offset trim (R1) is used, it should be trimmed as above, although a different offset can be set for a particular system requirement. This circuit will give approximately ±25mV of offset trim range.

The full scale trim is done by applying a signal 1 1/2LSB below the nominal full scale (9.9963V for a 10V range). Trim R2 to give the last transition (1111 1111 1110 to 1111 1111 1111).

#### ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-49

#### **BIPOLAR OPERATION**

The connections for bipolar ranges are shown in Figure 4. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient, the  $100\Omega$  trimmer shown can be replaced by a  $50\Omega \pm 1\%$  fixed resistor. The analog input is applied as for the unipolar ranges. Bipolar calibration is similar to unipolar calibration. First, a signal 1/2LSB above negative full scale (-4.9988V for the  $\pm 5V$  range) is applied, and R1 is trimmed to give the first transition (0000 0000 to 0000 0000 0001). Then, a signal 1 1/2LSB below positive full scale (+4.9963V for the  $\pm 5V$  range) is applied and R2 trimmed to give the last transition (1111 1111 1110 to 1111 1111).



Figure 4. Bipolar Input Connections

#### ERROR SOURCES

The analog continuum is partitioned into  $2^{12}$  discrete ranges for 12-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of  $\pm 1/2$ LSB, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection.

The matching and tracking errors in the AD578 have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors are specified at  $\pm 0.1\%$ FSR typical. These errors may be trimmed to zero by the use of the external trim circuits as shown in Figures 3 and 4. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in staircase step width between codes from the ideal least significant bit step size (Figure 5).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD578 is specified as having no missing codes from 0 to  $+70^{\circ}$ C and thus is monotonic.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$RSS = \sqrt{\epsilon_{G}^{2} + \epsilon_{O}^{2} + \epsilon_{L}^{2}}$$

 $\epsilon_{G}$  = Gain Drift Error (ppm/°C)  $\epsilon_{O}$  = Offset Drift Error (ppm of FSR/°C)  $\epsilon_{L}$  = Linearity Error (ppm of FSR/°C)



Figure 5. Transfer Characteristic for an Ideal Bipolar A/D

	Analog Input - (Center of Qua	Digital Outp (Binary for U Offset Binar	ut Code Unipolar Ranges; y for Bipolar Ranges)		
0 to +10V Range	0 to +20V Range	-5V to +5V Range	-10V to +10V Range	B1 (MSB)	B12 (LSB)
+9.9976	+19.9951	+4.9976	+9.9951	1111111	111111
+9.9952	+19.9902	+4.9952	+9.9902	1111111	11110
•	•	•	•		•
•	•	•	·		•
+5.0024	+10.0049	+0.0024	+0.0049	100000	00001
+5.0000	+10.0000	+0.0000	+0.0000	1000000	00000
•	•	•	•		•
• `	• '	•	•		•
+0.0024	+0.0051	-4.9976	-9.9951	0000000	00001
+0.0000	+0.0000	-5.0000	-10.0000	0000000	00000

Table 1. Digital Output Codes vs. Analog Input for Unipolar and Bipolar Ranges

#### LAYOUT CONSIDERATIONS

Many data-acquisition components have two or more ground pins which are not connected together within the device. These 'grounds'' are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD578. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD578's supply terminals should be capacitively decoupled as close to the AD578 as possible. A large value capacitor such as  $10\mu$ F in parallel with a  $0.1\mu$ F capacitor is usually sufficient. Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Digital GND pin.



Figure 6. Basic Grounding Practice

To minimize noise the reference output (Pin 24) should be decoupled by a  $6.8\mu$ F capacitor to pin 30.

#### CLOCK RATE CONTROL

The internal clock is preset to a nominal conversion time of 5.6µs. It can be adjusted for either faster or slower conversions. For faster conversion connect the appropriate 1% resistor between pin 17 and pin 18 and short pin 18 to pin 19.

For slower conversions connect a capacitor between pin 15 and pin 17.



Figure 7. Conversion Time vs. R&C Values

The curves in Figure 7 characterize the conversion time for a given resistor or capacitor connection.

Note: 12-bit operation with no missing codes is not guaranteed when operating in this mode if a particular grades conversion speed specification has been exceeded.

Short Cycle Input – A Short Cycle Input, pin 14, permits the timing cycle shown in Figure 2 to be terminated after any number of desired bits has been converted, allowing somewhat shorter conversion times in applications not requiring full 12-bit resolution. Short cycle pin connections and associated maximum 12-, 10-, and 8-bit conversion times are summarized in Table 2.

Resolution (Bits)	12	10	8
Connect Pin 14 to Pin	16	2	4
Conversion Speed (µs)	3	2.5	2

Table 2. Short Cycle Connections

External Clock – An external clock may be connected directly to the clock input, pin 19. When operating in this mode the convert start should be held high for a minimum of one clock period in order to reset the SAR and synchronize the conversion cycle. A positive going pulse width of 100 to 200 nanoseconds will provide a continuous string of conversions that start on the first rising edge of the external clock after the EOC output has gone low.

External Buffer Amplifier – In applications where the AD578 is to be driven from high impedance sources or directly from an analog multiplexer a fast slewing, wideband op amp like the AD507 should be used.



Figure 8. Input Buffer

#### MICROPROCESSOR INTERFACING

The  $3\mu$ s conversion time of the AD578 suggests several different methods of interface to microprocessors. In systems where the AD578 is used for high sampling rates on a single signal which is to be digitally processed, CPU-controlled conversion may be inefficient due to the slow cycle times of most microprocessors. It is generally preferable to perform conversions independently, inserting the resultant digital data directly into memory. This can be done using direct memory access (DMA) which is totally transparent to the CPU. Interface to userdesigned DMA hardware is facilitated by the guaranteed data validity on the falling edge of the EOC signal.

In many multichannel data acquisition systems, the processor spends a good deal of time waiting for the ADC to complete its cycle. Converters with total conversion times of  $25\mu$ s to 100µs are not slow enough to justify use of interrupts, nor fast enough to finish converting during one instruction and are usually timed out with loops, or continuously polled for status. The AD578 allows the microprocessor to time out the con-

#### ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-51

verter with just a few dummy instructions. For example, an 8085 system running at a 5MHz clock rate will time out an AD578 by pushing a register pair onto the stack and popping the same pair back off the stack. Such a time-out routine only occupies two bytes of program memory but requires 22 clock cycles ( $4.4\mu$ s). The time saved by not having to wait for the converter allows the processor to run much more efficiently, particularly in multichannel systems.



Figure 9. AD578-8085A Interface Connections

Clearly, 12 bits of data must be broken up for interface to an 8-bit wide data bus. There are two possible formats: rightjustified and left-justified. In a right-justified system, the least-significant 8 bits occupy one byte and the four MSB's reside in the low nybble of another byte. This format is useful when the data from the ADC is being treated as a binary number between 0 and 4095. The left-justified format supplies the eight most-significant bits in one byte and the 4LSB's in the high nybble of another byte. The data now represents the fractional binary number relating the analog signal to the full-scale voltage. An advantage to this organization is that the most-significant eight bits can be read by the processor as a coarse indication of the true signal value. The full 12-bit word can then be read only when all 12 bits are needed. This allows faster and more efficient control of a process.

Figure 9 shows a typical connection to an 8085-type bus, using a left justified data format for unipolar inputs. Status polling is optional, and can be read simultaneously with the 4LSBs. If it is desired to right-justify the data, pins 1 through 12 of the AD578 should be reversed, as well as the connections to the data bus and high and low byte address signals.

When dealing with bipolar inputs ( $\pm 5V$ ,  $\pm 10V$  ranges), using the MSB directly yields an offset binary-coded output. If two's complement coding is desired, it can be produced by substituting  $\overline{\text{MSB}}$  (pin 13) for the MSB. This facilitates arithmetic operations which are subsequently performed on the ADC output data.

#### SAMPLED DATA SYSTEMS

The conversion speed of the AD578 allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. The AD578LD, for example, is capable of a full accuracy conversion in  $3\mu$ s. In order to benefit from this high speed, a fast sample-hold amplifier (SHA) such as the HTC-0300 is required. This SHA has an acquisition time to 0.01% of approximately 300ns, so that a complete sample-convert-acquire cycle can be accomplished in approximately  $4\mu$ s. This means a sample rate of 250kHz can be realized, allowing a signal with no frequency components above 125kHz to be sampled with no loss of information. Note that the EOC signal from the AD578 places the SHA in the hold mode in advance of the actual start of the conversion cycle, and releases the SHA from the HOLD mode only after completion of the conversion. After allowing at least 300ns for the SHA to acquire the next analog value, the converter can again be started.



NOTES: tse = 100ns tCONV = 3µs (AD578L) = 4.5µs (AD578) = 6µs (AD578J)

Figure 10. Start/EOC Timing for Sampled Data System

#### **AD578 ORDERING GUIDE**

Model	Conversion Speed	Package	Package Option <sup>1</sup>
AD578JN	6µs 4.5µs	Polymer-Seal	HY32H
AD578LN	3μs	Polymer-Seal	НҮЗ2Н
AD578JD AD578KD ÅD578LD	6µs 4.5µs 3µs	Hermetic-Seal Hermetic-Seal Hermetic-Seal	HY32H HY32H HY32H

<sup>1</sup>See Section 20 for package outline information.



### Very Fast, Complete 10-Bit A/D Converter

## AD579

11

#### FEATURES

#### Performance

Complete 10-Bit A/D Converter with Reference and Clock Fast Successive Approximation Conversion: 1.8µs Buried Zener Reference for Long Term Stability and Low

Gain T.C.: ±30ppm/°C max Max Nonlinearity: <±0.048% Low Power: 775mW Hermetic Package Available

#### Versatility

Positive-True Parallel or Serial Logic Outputs Short Cycle Capability Precision +10V Reference for External Applications Adjustable Internal Clock "Z" Models for ±12V Supplies

#### **PRODUCT DESCRIPTION**

The AD579 is a high speed low cost 10-bit successive approximation analog-to-digital converter that includes an internal clock, reference and comparator. Its hybrid IC design utilizes MSI digital and linear monolithic chips in conjunction with a 10-bit monolithic DAC to provide modular performance and versatility with IC size, price and reliability.

Important performance characteristics of the AD579 include a maximum linearity error at  $+25^{\circ}$ C of  $\pm 0.048\%$ , maximum gain temperature coefficient of  $\pm 30$  ppm/°C, typical power dissipation of 775mW and maximum conversion time of 1.8 $\mu$ s.

The fast conversion speeds of  $1.8\mu s$  (K, B and T grades) and  $2.2\mu s$  (J grade) make the AD579 an excellent choice in a variety of applications where system throughput rates from 454kHz to 555kHz are required. In addition, it may be short cycled to obtain faster conversion speeds at lower resolutions.

The design of the AD579 includes scaling resistors that provide analog input signal ranges of  $\pm 5V$ ,  $\pm 10V$ , 0 to  $\pm 10V$  or 0 to  $\pm 20V$ . Adding flexibility and value is the  $\pm 10V$  precision reference which can be used for external applications.

The AD579 is available with either the polymer seal (N) for use in benign environmental applications or solder-seal (D) for more harsh or rigorous surroundings. Both are contained in a 32-pin side-brazed, ceramic DIP.

#### **AD579 FUNCTIONAL BLOCK DIAGRAM**



#### 32-PIN DIP

#### **PRODUCT HIGHLIGHTS**

- 1. The AD579 is a complete 10-bit A/D converter. No external components are required to perform a conversion.
- 2. The fast conversion rate of the AD579 makes it an excellent choice for high speed data acquisition on systems requiring high throughput rate.
- 3. The internal buried zener reference is laser trimmed to  $10.00V \pm 0.1\%$  and  $\pm 15$  ppm/°C typ T.C. The reference is available externally and can provide up to 1mA.
- 4. The scaling resistors are included on the monolithic DAC for exceptional thermal tracking.
- Short cycle and external clock capabilities are provided for applications requiring faster conversion speeds and/or lower resolutions.
- 6. The integrated package construction provides high quality and reliability with small size and weight.

## **SPECIFICATIONS** (typical @ +25°C; ±15V, and +5V power supplies unless otherwise noted)

Model	AD579JN	AD579KN	AD579BD	AD579TD
RESOLUTION	10 Bits	*	•	•
ANALOG INPUTS				
Voltage Ranges				- • · · · · · · · · · · · · · · · · · ·
Bipolar	±5.0V, ±10V	•	•	•
Unipolar	0 to +10V, 0 to +20V	•	•	•
Input Impedance				
0 to +10V, ±5V	5kΩ (±20%)			
±10V, 0 to +20V	10kΩ (±20%)	•		·
DIGITAL INPUTS				
Convert Command <sup>1</sup>	1LS TTL Load	•	•	•
Clock Input	1LS TTL Load	•	•	•
TRANSFER CHARACTERISTICS				
Gain Error <sup>2,3</sup>	±0.1% FSR (±0.25% FSR max)	•	•	•
Unipolar Offset <sup>3</sup>	±0.1% FSR (±0.25% FSR max)	•	•	•
Bipolar Offset <sup>3,4</sup>	±0.1% FSR (±0.25% FSR max)	•	*	
Linearity Error			•	
+25°C	±1/2LSB max		•	
T <sub>min</sub> to T <sub>max</sub>	±3/4LSB max	•		•
DIFFERENTIAL LINEARITY ERROR				
(Minimum resolution for which no				
missing codes are guaranteed)			•	
+25°C	10 Bits	•	•	•
Imin to Imax	10 Bits	· · · · · · · · · · · · · · · · · · ·		
POWER SUPPLY SENSITIVITY				
+15V ±10%	0.005%/%∆V <sub>S</sub> max	•	•	•
-15V ±10%	0.005%/%∆V <sub>S</sub> max	•	•	•
+5V ±10%	0.001%/%∆V <sub>S</sub> max	•	•	•
"Z" Versions	0.0070/ /0/ 41/		•	
+12V ±5%	0.007%/% \V_s max	:		
-12V 13%	0.007%/%/2Vs max	•	· · · · · · · · · · · · · · · · · · ·	
TEMPERATURE COEFFICIENTS			•	
Gain	±15ppm/°C typ		•	•
	±30ppm/°C max		•	• •
Unipolar Offset	±3ppm/ C typ	+fnom/°C may	**	**
Ringlar Offert	+8ppm/°C twp	*	•	•
Bipolar Offset	±20ppm/°C max	±15ppm/°C max	**	**
Differential Linearity	±2ppm/°C typ	•	•	• <sup>1</sup>
		1.0		· · · · · · · · · · · · · · · · · · ·
COnversion Time T : to T	2.2µs 2.4µs	1.6μs 2 Ωμε	••	••
Conversion 1 line 1 min to 1 max	2.τμ3	2.0µ3		
PARALLEL OUTPUTS	Rinem	•	•	•
Bipolar Code	Offset Binary/Two's Complement	•	•	•
Output Drive	2LSTTL Loads	•	•	•
SERIAL OUTPUTS (NRZ FORMAT)	Pinery/Complementary Piner	•	•	
Unipolar Code	Offset Binany/Comp. Offset Binary	•	•	•
Output Drive	21 STTL Loads	•	•	•
		•		
END OF CONVERSION (EOC)	Logic "1" During Conversion			•
	OLDIIL LOADS	- + 		-
INTERNAL CLOCK <sup>7</sup>				
Output Drive	, 2LSTTL Loads	*	•	• •
INTERNAL REFERENCE				
Voltage	$10.000 \pm 10 \text{mV}$	•	•	•
Temperature Coefficient	15ppm/°C		•	•
External Current	±1mA max	-	•	• · · · · · · · · · · · · · · · · · · ·
POWER SUPPLY REQUIREMENTS				
Range for Rated Accuracy	4.75 to 5.25 and ±13.5 to ±16.5	•	•	•
Z Models <sup>®</sup>	4.75 to 5.25 and ±11.4 to ±16.5	•	•	•
Supply Current +15V	3mA typ, 8mA max	•	•	
-15V	22mA typ, 35mA max	•		-
+5V Barras Diaria anian	SomA typ, 110mA max		-	
FOWER DISSipation	//эшж тур	-	+ /	
Denoting	0 to +70°C	•	25°C	-55°C to +125°C
Storner	-55°C +0 L	•	-23 G 10 +83 G	*
Storage	-55 C to +150 C	· · · · · · · · · · · · · · · · · · ·	<u>-</u>	

NOTES <sup>1</sup> Positive pulse 200ns wide (min) leading edge (0 to 1) resets outputs. Trailing edge <sup>4</sup> Each grade is specified at the conversion speed shown. See Figure 7 initiates conversion.

 $^2$  With 50Ω, 1% fixed resistor in place of gain adjust potentiometer.

<sup>3</sup>Adjustable to zero.

<sup>4</sup> With  $50\Omega$ , 1% resistor between Ref Out and Bipolar Offset (Pins 24 & 26). <sup>5</sup> Conversion time is defined as the time between the falling edge of

convert start and the falling edge of the EOC.

for appropriate connections.

<sup>7</sup> Externally adjustable by a resistor or capacitor. <sup>8</sup> For "2" models order AD579ZJN, AD579ZKN, AD579ZBD or AD579ZTD.

\*Specifications same as AD579JN. \*\*Specifications same as AD579KN.

Specifications subject to change without notice.

#### THEORY OF OPERATION

The AD579 is a complete 10-bit A/D converter which requires no external components to provide the successive-approximation analog-to-digital conversion function. A block diagram of the AD579 is shown in Figure 1.



Figure 1. AD579 Functional Diagram and Pinout

On receipt of a CONVERT START command, the AD579 converts the voltage at its analog input into an equivalent bit binary number. This conversion is accomplished as follows: the 10-bit successive-approximation register (SAR) has its 10-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

The temperature-compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to 10.00 volts  $\pm 0.1\%$ ; it is buffered and can supply up to 1.0mA to an external load in addition to the current required to drive the reference input resistor (0.5mA) and bipolar offset resistor (1mA). The thin film application resistors are trimmed to match the full scale output current to the DAC. There are two  $5k\Omega$  input scaling resistors to allow either a 10 volt or 20 volt span. The  $10k\Omega$  bipolar offset resistor is grounded for unipolar operation or connected to the 10 volt reference for bipolar operation.

#### TIMING

The timing diagram is shown in Figure 2. Receipt of a CON-VERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 10 cycles. All SAR parallel bit and STATUS flip-flops are initialized on the leading edge, and the gated clock inhibit signal is removed on the trailing edge of the CONVERT START signal. At time to,  $B_1$  is reset and  $B_2$  - $B_{10}$  are set unconditionally. At  $t_1$  the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At t2, the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until Bit 10 (LSB) decision (keep) is made at t<sub>10</sub>. After a 15ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to Logic "0" state.





Serial data does not change and is guaranteed valid on negativegoing clock edges, therefore; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 2).

Incorporation of this 15ns delay guarantees that the parallel (and serial) data are valid at the Logic "1" to "0" transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.

#### ANALOG-TO-DIGITAL CONVERTERS VOL. I, 11-55

#### UNIPOLAR CALIBRATION

The AD579 is intended to have a nominal 1/2LSB offset so that the exact analog input for a given code will be in the middle of that code (halfway between the transitions to the codes above and below it). Thus, when properly calibrated, the first transition (from 0000 0000 00 to 0000 001) will occur for an input level of +1/2LSB (4.88mV for 10V range).

If pin 26 is connected to pin 30, the unit will behave in this manner, within specifications. Refer to Table 1 and Figure 3 for further clarification. If the offset trim (R1) is used, it should be trimmed as above, although a different offset can be set for a particular system requirement. This circuit will give approximately  $\pm$ 50mV of offset trim range.

The full scale trim is done by applying a signal 1 1/2LSB below the nominal full scale (9.985V for a 10V range). Trim R2 to give the last transition (1111 1111 10 to 11111 1111 11).



Figure 3. Unipolar Input Connections

#### BIPOLAR OPERATION

The connections for bipolar ranges are shown in Figure 4. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient, the  $100\Omega$  trimmer shown can be replaced by a  $50\Omega \pm 1\%$  fixed resistor. The analog input is



Figure 4. Bipolar Input Connections

applied as for the unipolar ranges. Bipolar calibration is similar to unipolar calibration. First, a signal 1/2LSB above negative full scale (-4.9957V for the  $\pm 5$ V range) is applied, and R1 is trimmed to give the first transition (0000 0000 00 to 0000 0000 01). Then, a signel 1 1/2LSB below positive full scale (+4.9853V for the  $\pm 5$ V range) is applied and R2 trimmed to give the last transition (1111 1111 10 to 1111 1111 11).

#### ERROR SOURCES

The analog continuum is partitioned into  $2^{10}$  discrete ranges for 10-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of  $\pm 1/2$ LSB, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection.

The matching and tracking errors in the AD579 have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors are specified at  $\pm 0.1\%$ FSR typical. These errors may be trimmed to zero by the use of the external trim circuits as shown in Figures 3 and 4. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in staircase step width between codes from the ideal least significant bit step size (Figure 5).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD579 is specified as having no missing codes from  $-55^{\circ}$ C to  $+125^{\circ}$ C and thus is monotonic.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$RSS = \sqrt{\epsilon_{G}^{2} + \epsilon_{O}^{2} + \epsilon_{L}^{2}}$$

 $\epsilon_{G}$  = Gain Drift Error (ppm/°C)  $\epsilon_{O}$  = Offset Drift Error (ppm of FSR/°C)

 $\epsilon_{\rm L}$  = Linearity Error (ppm of FSR/°C)

	Analog Inp (Center of (	ut – Volts Quantization	Digital Output (Binary for Uni Offset Binary for	Code polar Ranges; or Bipolar Ranges)	
0 to +10V Range	0 to +20V Range	-5V to +5V Range	-10V to +10V Range	B1 (MSB)	B10 (LSB)
+9.9902	+19,9804	+4.9902	+9.9804	111111	1111
+9.9804	+19.9609	+4.9804	+9.9609	111111	1110
•	•	•	•	· ·	
•	•	•	•	•	
+5.0097	+10.0195	+0.0097	+0.0195	100000	0001
+5.0000	+10.0000	+0,0000	+0,0000	100000	0000
•	•		•	•	
•	•	•			
+0.0097	+0.0195	-4.9902	-9.9804	000000	0001
+0.0000	+0.0000	-5.0000	-10.0000	000000	0000

Table 1. Digital Output Codes vs. Analog Input for Unipolar and Bipolar Ranges



Figure 5. Transfer Characteristic for an Ideal Bipolar A/D

#### LAYOUT CONSIDERATIONS

Many data acquisition components have two or more ground pins which are not connected together within the device. These 'grounds'' are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD579. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD579's supply terminals should be capacitively decoupled as close to the AD579 as possible. A large value capacitor such as  $10\mu$ F in parallel with a  $0.1\mu$ F capacitor is usually sufficient. Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Digital GND pin.



Figure 6. Basic Grounding Practice

To minimize noise the reference output (Pin 24) should be decoupled by a  $6.8\mu$ F capacitor to pin 30.

#### **CLOCK RATE CONTROL**

The internal clock is preset to a nominal conversion time of  $4.8\mu$ s. It can be adjusted for either faster or slower conversions. For faster conversion connect the appropriate 1% resistor between pin 17 and pin 18 and short pin 18 to pin 19.



Figure 7. Clock Rate Control Connection

Short Cycle Input – A Short Cycle Input, pin 14, permits the timing cycle shown in Figure 2 to be terminated after any number of desired bits has been converted, allowing somewhat shorter conversion times in applications not requiring full 10-bit resolution. Short cycle pin connections and associated maximum 10- and 8-bit conversion times are summarized in Table 2.

Resolution (Bits)	10	8
Connect Pin 14 to Pin	2	4
Conversion Speed (µs)	1.8	1.5

Table 2. Short Cycle Connections

**External Clock** – An external clock may be connected directly to the clock input, pin 19. When operating in this mode the convert start should be held high for a minimum of one clock period in order to reset the SAR and synchronize the conversion cycle.

External Buffer Amplifier – In applications where the AD579 is to be driven from high impedance sources or directly from an analog multiplexer a fast slewing, wideband op amp like the LH0033G should be used.



Figure 8. Input Buffer

#### SAMPLED DATA SYSTEMS

The conversion speed of the AD579 allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. The AD579BD, for example, is capable of a full accuracy conversion in  $1.8\mu$ s. In order to benefit from this high speed, a fast sample-hold amplifier (SHA) such as the HTC-0300 is required. This SHA has an acquisition time to 0.01% of approximately 300ns, so that a complete sample-convert-acquire cycle can be accomplished in approximately  $2.5\mu$ s. This means a sample rate of 400kHz can be realized, allowing a signal with no frequency components above 200kHz to be sampled with no loss of information. Note that the EOC signal from the AD579 places the SHA in the hold mode in advance of the actual start of the conversion cycle, and releases the SHA from the HOLD mode only after completion of the conversion. After allowing at least 300ns for the SHA to acquire the next analog value, the converter can again be started.



EOC IS ASSUMED TO BE TIED TO HOLD INPUT OF SHA NOTES:  $t_{SE}$  = 100ns

Figure 9. Start/EOC Timing for Sampled Data System

ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-57







Figure 11. 154kHz – 10-Bit, A/D Conversion System



Figure 12. High Speed 10-Bit DAS

A fast (85kHz) 10-bit DAS can be configured using the AD362 and the AD579. The AD362 contains two 8-channel multiplexers, a differential amplifier, a sample-and-hold with highspeed output amplifier, a channel address latch and control logic. The multiplexers may be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A feature of the AD362 is an internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hardwire programming and permits a mixture of single-ended and differential sources to be interfaced by dynamically switching the input mode control.



Figure 13. High Speed-165kHz-10-Bit DAS

A high speed 10-bit DAS with a throughput rate of 165kHz can be built around an AD579. The DAS of Figure 13 "Ping Pongs" two sample and hold amplifiers to eliminate the effects of the acquisition time of the sample and hold amplifiers. By applying sequential channel address the AO of the address enables one of the two multiplexers. The incorporation of the flip-flops on the SHA mode controls and the switch address allows a new channel address to be latched in while a conversion is in progress.

Model	Conversion Speed	Package	Temperature Range	Power Supply Range	Package Option <sup>1</sup>
AD579JN	2.2µs	Polymer-Seal	$0 \text{ to } +70^{\circ}\text{C}$	±15V ±10%	HY32H
AD579KN	1,8µs	Polymer-Seal	0 to +70°C	±15V ±10%	HY32H
AD579BD	1.8µs	Hermetic Seal	-25°C to +85°C	±15V ±10%	HY32H
AD579TD	1.8µs	Hermetic-Seal	-55°C to 125°C	±15V ±10%	HY32H
AD579ZJN	2.2µs	Polymer-Seal	0 to +70°C	±12V ±5%	HY32H
AD579ZKN	1.8µs	Polymer-Seal	0 to +70°C	±12V ±5%	HY32H
AD579ZBD	1.8µs	Hermetic-Seal	-25°C to +85°C	±12V ±5%	HY32H
AD579ZTD	1.8µs	Hermetic-Seal	-55°C to +125°C	±12V ±5%	HY32H

**AD579 ORDERING GUIDE** 

<sup>1</sup>See Section 20 for package outline information.

# 

### Fast, Complete, 8-Bit A/D Converter with Microprocessor Interface

## AD673\*

#### ADVANCE TECHNICAL DATA

#### FEATURES

Complete 8-Bit A/D Converter with Reference, Clock and Comparator

**Full Microprocessor Bus Interface** 

- Fast Successive Approximation Conversion  $20\mu s$ No Missing Codes Over Temperature Operates on +5V and – 12V to – 15V Supplies
- Low Cost Monolithic Construction

#### AD673 FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT DESCRIPTION**

The AD673 is a complete 8-bit successive approximation analog to digital converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register (SAR) and 3 state output buffer-all fabricated on a single chip. No external components are required to perform a full accuracy 8-bit conversion in  $20\mu s$ .

The AD673 incorporates the most advanced integrated circuit design and processing technology available today. The successive approximation function is implemented with  $1^2L$  (integrated injection logic). Laser trimming of the high stability SiCr thin film resistor ladder network at the wafer stage (LWT) insures high accuracy, which is maintained with a temperature compensated sub-surface Zener reference.

Operating on supplies of +5V and -12V to -15V, the AD673 will accept analog inputs of 0 to +10V, unipolar, or -5V to +5V, bipolar. A positive pulse on the CONVERT line initiates the 20µs conversion cycle. DATA READY indicates completion of the conversion. DATA ENABLE controls the 8-bit three state output buffer.

The AD673 is available in two versions; the AD673J is specified for the 0 to  $+70^{\circ}$ C temperature range, the AD673S for  $-55^{\circ}$ C to  $+125^{\circ}$ C. Both guarantee full 8-bit accuracy and no missing codes over their respective temperature ranges and are packaged in 20-pin hermetically scaled ceramic DIPs. The AD673J is also offered in an 20-pin plastic DIP.

#### \*Protected by Patents 3,940,760; 4,213,806 and 4,136,349

#### **PRODUCT HIGHLIGHTS**

- 1. The AD673 is a complete 8-bit A/D converter. No external components are required to perform a conversion.
- 2. The AD673 interfaces to many popular microprocessors without external buffers or peripheral interface adapters.
- 3. The device offers true 8-bit accuracy and exhibits no missing codes over its entire operating temperature range.
- 4. The AD673 accepts either unipolar (0 to +10V) or bipolar (-5V to +5V) analog inputs by simply grounding or opening a single pin.
- 5. Performance is guaranteed with +5V and -15V supplies. The device will also operate with a -12V supply.
- 6. The AD673SD/883B is screened in accordance with the Class B requirements of MIL-STD-883, Method 5004. Single chip construction renders the AD673 inherently more reliable than hybrid units. That and its functional completeness make the AD673 especially attractive for high reliability applications.

**SPECIFICATIONS** (typical  $@ + 25^{\circ}$ C with V + = + 5V, V - = -15V, all voltages measured with respect to digital common, unless otherwise indicated)

	Tor, an voltages incastrica with th	capeet to digital continue
Model	AD673J	AD673S <sup>1</sup>
RESOLUTION <sup>2</sup>	8 Bits	*
RELATIVE ACCURACY @ 25°C <sup>2,3,4</sup>	± ½LSB max	*
T <sub>min</sub> to T <sub>max</sub>	$\pm \frac{1}{LSB}$ max	
FULL SCALE CALIBRATION <sup>4,5</sup>	•	· · · · · · · · · · · · · · · · · · ·
(With 15Ω Resistor In Series With		
Analog Input)	±2LSB	*
UNIPOLAR OFFSET (max) <sup>4</sup>	$\pm \frac{1}{2}LSB$	*
BIPOLAR OFFSET (max) <sup>4</sup>	± ½LSB	*
DIFFERENTIAL NONLINEARITY		
(Resolution for Which No Missing		
Codes are Guaranteed)		•
+ 25°C	8 Bits	*
$T_{min}$ to $T_{max}$	8 Bits	*
TEMPERATURE RANGE	0 to + 70°C	- 55°C to + 125°C
TEMPERATURE COEFFICIENTS <sup>4</sup>	,	
Guaranteed max Change		
$25^{\circ}$ to T <sub>min</sub> or T <sub>max</sub>		
Unipolar Offset	$\pm 1LSB(88ppm/°C)$	$\pm 1LSB(40ppm/°C)$
Explored Calibration	$\pm 1LSB(88ppm/°C)$ $\pm 2LSB(176mm/°C)$	$\pm 1LSB(40ppm/°C)$
(With 15() Fixed Perioter or	±2L3B(1/6ppm/°C)	$\pm 2LSB(80ppm/C)$
2000 Trimmer)		
DOWED SUDDLY DELECTION <sup>4</sup>		
May Change In Full Scale Calibration		
TTI Positive Supply		
$+4.5V \le V + \le +5.5V$	+ 2LSB max	*
Negative Supply		
$-15.75V \le V - \le -14.25V$	±2LSB max	*
$-12.6V \le V - \le -11.4V$	±2LSB max	*
ANALOG INPUT RESISTANCE	3kΩ min	*
	5kΩ typ	*
	7kΩ max	*
ANALOG INPUT RANGES		
(Analog Input to Analog Common)		
Unipolar	0 to + 10V	*
Bipolar	-5V to $+5V$	*
OUTPUT CODING		
Unipolar	Positive True Binary	* .
Bipolar	Positive True Offset Binary	*
LOGIC OUTPUT		
Bit Outputs and Data Ready		
Output Sink Current	3.2mA min	*
$(V_{OUT} = 0.4V \text{ max}, 1_{min} \text{ to } 1_{max})$	(211L Loads)	*
$(V_{\text{run}} = 2.4V_{\text{min}} T_{\text{run}} t_{0}T_{\text{run}})$	0.5mA min	*
$(v_{OUT} - 2.4v_{min}, T_{min} to T_{max})$	$+40\mu A max$	*
LUGIC INPUT (CONVERT, DATAENA)	(100.4  max)	*
$I_{\text{Opt}} = (0 \ge v_{\text{IN}} \ge v + )$	2 OV min	*
Logic "0"	0.8V max	*
CONVERSION TIME	10us min	*
	20us typ	*
- min • • max	30µs max	*

#### VOL. I, 11-60 ANALOG-TO-DIGITAL CONVERTERS
Model	AD673J	· AD673S <sup>1</sup>	
POWER SUPPLY			
Absolute Maximum			
V+	+7V	*	
V -	- 16.5V	*	
Specified Operating – Rated Performance			
V+	+ 5V	*	
V -	- 15V	*	
Operating Range			
V+	+4.5V to $+5.5V$	*	
V-	- 11.4V to - 15.75V	*	
Operating Current	1		
V + = +5V	15mA typ (25mA max)	* .	
V - = -15V	9mA typ (15mA max)	*	
*Specifications same as AD6731			

<sup>1</sup>The AD673S is available fully processed and screened to the requirements of MIL-STD-883B, Method 5004, Class B. When ordering, specify the AD673SD/883B.

<sup>2</sup>The AD673 is a selected version of the AD573 10-bit A to D converter. As such, some devices may exhibit 9 or 10 bits of relative accuracy or resolution, but that is neither tested nor guaranteed. Only TTL logic inputs should be connected to pins 1 and 2 (or no connection made) or damage may result.

<sup>3</sup>Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.

<sup>4</sup>Specifications given in LSBs refer to the weight of a least significant bit at the 8-bit level, which is 0.39% of full-scale.

<sup>5</sup>Full scale calibration is guaranteed trimmable to zero with an external 200 $\Omega$  potentiometer in place of the 15Ω fixed resistor. Full scale is defined as 10 volts minus 1LSB, or 9.961 volts.

<sup>6</sup>Full Scale Calibration Temperature Coefficient includes effects of unipolar offset drift as well as gain drift. <sup>7</sup>The data output lines have active pull-ups to source 0.5mA. The DATA READY line is open collector with a nominal  $6k\Omega$  internal pull-up resistor.

#### Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

V + to Digital Common	. '.	0  to  +7V
V- to Digital Common	•	0 to -16.5V
Analog Common to Digital Common		$\ldots \pm 1V$
Analog Input to Analog Common		±15V
Control Inputs		. 0 to V +
Digital Outputs (3 State)		. 0 to V +
Power Dissipation		800mW

#### UNIPOLAR CONNECTION

The AD673 contains all the active components required to perform a complete A/D conversion. Thus, for many applications, all that is necessary is connection of the power supplies (+5V and -15V), the analog input and the conversion start pulse. However, there are some features and special connections which should be considered for achieving optimum performance. The functional pin-out is shown in Figure 1.



#### Figure 1. AD673 Pin Connections

The standard unipolar 0 to +10V range is obtained by shorting the bipolar offset control pin (pin 16) to digital common (pin 17).

#### **AD673 ORDERING GUIDE**

		Temperature
Model	Package <sup>1</sup>	Range
AD673JN	20-Pin Plastic DIP (N20A)	0 to + 70°C
AD673JD	20-Pin Ceramic DIP (D20A)	0 to + 70°C
AD673SD	20-Pin Ceramic DIP (D20A)	- 55° to + 125°C
AD673SD/883B	20-Pin Ceramic DIP (D20A)	- 55°C to + 125°C
<sup>1</sup> See Section 20 for pac	kage outline information.	

#### Full Scale Calibration

The 5k $\Omega$  thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC-plus about 0.3%-when a full scale analog input voltage of 9.961 volts (10 volts - 1LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.961 volt full scale can be achieved to sufficient accuracy by simply inserting a 15 $\Omega$  resistor in series with the analog input to pin 14. Typical full scale calibration error will then be about  $\pm 2LSB$  or  $\pm 0.8\%$ . If a more precise calibration is desired, a 200 $\Omega$  trimmer should be used instead. Set the analog input at 9.961 volts, and set the trimmer so that the output code is just at the transition between 11111110 and 11111111. Each LSB will then have a weight of 39.06mV. If a nominal full scale of 10.24 volts is desired (which makes the LSB have weight of exactly 40.00mV), a 50 $\Omega$  resistor in series with 200 $\Omega$  trimmer (or a 500 $\Omega$  trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full scale temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of  $5k\Omega$ . Figure 2 illustrates the connections required for full scale calibration.

#### ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-61



Figure 2. Standard AD673 Connections

#### **Unipolar Offset Calibration**

Since the Unipolar Offset is  $\pm 1LSB$  for all versions of the AD673, most applications will not require trimming. Figure 3 illustrates two trimming methods which can be used if greater accuracy is necessary.

Figure 3a shows how the converter zero may be offset by up to  $\pm 3$  bits to correct the device initial offset and/or input signal offsets. As shown the circuit gives approximately symmetrical adjustment in unipolar mode. Figure 3b shows how to offset the converter zero by 1/2LSB.

#### **BIPOLAR CONNECTION**

To obtain the bipolar -5V to +5V range with an offset binary output code the bipolar offset control pin is left open.

A -5.00 volt signal will give an 8-bit code of 00000000; an input of 0.00 volts results in an output code of 10000000 and 4.96 volts at the input yields the 11111111 code.

#### **Full Scale Calibration**

Full Scale Calibration is accomplished in the same manner as in unipolar operation except the full scale input voltage is 4.961 volts.

#### **Negative Full Scale Calibration**

The circuit in Figure 3a can also be used in bipolar operation to offset the input voltage (nominally -5V) which results in the 00000000 code. R2 should be omitted to obtain a symmetrical range.





Figure 3b.

#### **CONTROL AND TIMING OF THE AD673**

CONVERT and  $\overline{DE}$  are the control pins. Timing for the conversion cycle is shown in Figure 4a. A positive pulse 500ns in width must be applied to the CONVERT pin to initiate the conversion.  $\overline{DR}$  goes high within 1.5µs after the rising edge of the convert st/rt pulse to indicate that the SAR is reset and goes low when the conversion is complete.



Figure 4a. Convert Timing

Read timing is shown in Figure 4b. Bringing  $\overline{DE}$  low activates the 8-bit 3 state buffer.



Figure 4b. Read Timing

In systems where peripheral interface adapter chips are used, or where dedicated I/O ports exist (as in single-chip-microcomputers), the AD673 may be used in a "stand-alone mode". In this mode,  $\overline{DR}$  is hard-wired to  $\overline{DE}$  to disable the output buffer during conversion. Upon completion of the conversion cycle,  $\overline{DR}$  enables the output driver, and the 8-bit parallel data can be read.

#### TIMING SPECIFICATIONS

t <sub>CS</sub>	500ns min
t <sub>DSC</sub>	1.5µs max
t <sub>C</sub>	10µs min
	20µs typ
	30µs max
t <sub>DD</sub>	250ns max
t <sub>HD</sub>	50ns min
t <sub>HL</sub>	200ns max

Timing Measurement Reference Level is  $\frac{V_{\text{IN H}} + V_{\text{IN L}}}{2}$  or  $\frac{V_{\text{OUT L}} + V_{\text{OUT H}}}{2}$ .



### 12-Bit Successive Approximation High Accuracy A/D Converter

#### PRELIMINARY TECHNICAL DATA

#### **FEATURES**

True 12-Bit Operation: ±1/2LSB max Nonlinearity Totally Adjustment-Free Guaranteed No Missing Codes Over the Specified Temperature Range Hermetically-Sealed Package Standard Temperature Range: -25°C to +85°C Military Temperature Range: -55°C to +125°C MIL-STD-883 Processing Available Serial and Parallel Outputs Monolithic DAC with Scaling Resistors for Stability Low Chip Count for High Reliability Industry Standard Pin Out

#### GENERAL DESCRIPTION

The AD5200 series devices are 12-bit successive approximation analog-to-digital converters. The hybrid design utilizes MSI digital, linear monolithic chips and active laser trimming of high-stability thin-film resistors to provide a totally adjustment free converter—no potentiometers are required for calibration.

The innovative design of the AD5200 series devices incorporates a monolithic 12-bit feedback DAC for reduced chip count and higher reliability. The exceptional temperature coefficients of the monolithic DAC guarantees  $\pm 1/2$ LSB linearity over the entire operating temperature range of  $-25^{\circ}$ C to  $+85^{\circ}$ C for the commercial grade and  $-55^{\circ}$ C to  $+125^{\circ}$ C for the military grade.

The AD5200 series converters are available in 2 input voltage ranges:  $\pm 5V$  (AD5201/AD5204) and  $\pm 10V$  (AD5202/AD5205). The converters are available either complete with an internal buried zener reference or with the option of an external reference for improved absolute accuracy.

The AD5200 series converters are available in two performance grades; the "B" is specified from  $-25^{\circ}$ C to  $+85^{\circ}$ C and the "T" is specified from  $-55^{\circ}$ C to  $+125^{\circ}$ C. The "B" and "T" grades are also available processed to MIL-STD-883 level B requirements. All units are available in a 24-pin hermetically sealed ceramic DIP.

### **AD5200 SERIES**

#### AD5200 SERIES FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT HIGHLIGHTS**

- The AD5200 series devices are laser trimmed at the factory to provide a totally adjustment free converter-no potentiometers are required for 12-bit performance.
- 2. A monolithic 12-bit feedback DAC is used for reduced chip count and higher reliability.
- 3. The AD5200 series directly replaces other devices of this type with significant increases in performance.
- 4. The devices offer true 12-bit accuracy and exhibits no missing codes over the entire operating temperature range.
- 5. The fast conversion rate of the AD5200 series makes it an excellent choice for applications requiring high system throughput rates.



# **SPECIFICATIONS** (typical @ +25°C, ±15V and +5V unless otherwise noted)

INPUT INPUT RANGE IMPEDANCE			· ·	
-5V to +5V 5.0kΩ -10V to +10V 10.0kΩ	AD5201B AD5202B	AD5201T AD5202T	AD5204B AD5205B	AD5204T AD5205T
REFERENCE	Internal	•	External -10.000V	7 ***
RESOLUTION	12 Bits	*	*	+ 11
LINEARITY ERROR, MAX	±1/2LSB		•	*
No Missing Codes T <sub>min</sub> to T <sub>max</sub>	Guaranteed	*	•	•
ZERO ERROR, MAX	±1LSB	*	*	•
ZERO ERROR, MAX T <sub>min</sub> to T <sub>max</sub>	±2LSB	*	*	· · · · · · · · · · · · · · · · · · ·
ABSOLUTE ACCURACY, MAX	±0.05% of FSR <sup>1</sup>	*	•	*
ABSOLUTE ACCURACY, MAX T <sub>min</sub> to T <sub>max</sub>	±0.4% of FSR <sup>1</sup>	•	±0.1% of FSR <sup>1</sup>	***
CONVERSION TIME, MAX Clock = 260kHz	50µs	*	* ·	*
LOGIC RATINGS Input Logic Commands Logic "0" Logic "1"	0.8V max +2.0V min	•	•	•
Loading	0.5TTL Load	•	•	+
CLOCK INPUT PULSE WIDTH	100ns min	*	•	*
OUTPUT LOGIC Logic "0" Logic "1"	0.4V max 3.6V (2.4 min)	•	*	•
FANOUT - HIGH	8TTL Loads	*	*	*
FANOUT - LOW	2TTL Loads	•	•	•
POWER SUPPLY REQUIREMEN VLOGIC VCC VDD	TS +5V±0.5V +15V±1.5V -15V±1.5V	*	•	* * *
OPERATING CURRENT V <sub>LOGIC</sub> V <sub>CC</sub> V <sub>EE</sub> V <sub>REF</sub>	25mA (42mA max) 10mA (25mA max) -25mA (-35mA max)	• ×	* * * 0.5mA	• • •
POWER SUPPLY REJECTION	·			
V <sub>CC</sub>	±0.005 of FS/of P.S.	•	•	•
VEE CONSTRUCTION	20.003 01 F.S./01 P.S.	* 15°C)	•	*
ODED ATING TEMPERATION	725mw (0.8w max at 12	() () *	* 	*
RANGE	$-25^{\circ}$ C to $+85^{\circ}$ C	-55°C to +125°C	<b>*</b>	**

\*Same specifications as AD5201/02B.
\*\*Same specifications as AD5201/02T.
\*\*Same specifications as AD5204/05B.
<sup>1</sup> FSR is Full Scale Range and is equal to the peak to peak input signal. Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature Positive Supply Negative Supply Logic Supply Analog Input Digital Outputs Digital Inputs Reference Supply -65°C to +150°C +18V -18V +7V ±25V Logic Supply +5.5V -15V



Burn In Circuit

#### PROCESSING FOR HIGH RELIABILITY

#### STANDARD PROCESSING

As part of the standard manufacturing procedure, all models of the AD5200 receive the following processing:

#### PROCESS

#### CONDITIONS

1.	Pre-Cap Visual Inspection	In-House Criteria
2.	Stabilization Bake	24 hours @ +150°C
3.	Seal Test, Gross	In-House Criteria
4.	Operating Burn-In	48 hours @ +125°C

#### AD5200 SERIES ORDERING GUIDE

		Absolute	Temperature	Package
Model	Linearity	Accuracy	Range	Option <sup>1</sup>
AD520*BD	1/2LSB	2LSB	-25°C to +85°C	ну́24С
AD520*BD/883B	1/2LSB	2LSB	-25°C to +85°C	HY24C
AD520*TD	1/2LSB	2LSB	-55°C to +125°C	HY24C
AD520*TD/883B	1/2LSB	2LSB	-55°C to +125°C	HY24C

\*Insert number according to desired input voltage range. <sup>1</sup> See Section 20 for package outline information.



#### TIMING

The timing diagram is shown in Figure 1. A conversion is initiated by holding the start convert low during a rising edge of the clock. The start convert transition must occur at a minimum of 25ns prior to the clock transition. The end of conversion (E.O.C.) signal will be set simultaneously with the initiation of conversion. The actual conversion will not start until the first rising edge of the clock after the start convert is again set high.

Parallel data is valid on the falling edge of the E.O.C. and it will remain valid until the next conversion is initiated. The serial data is in the Non-Return To Zero format and it is valid on the same transition as the parallel data.

An external clock of 260kHz will yield  $50\mu$ s conversion time. Increasing the clock frequency will decrease the conversion time; the linearity error, however, will increase. Refer to Figure 2 for the acceptable minimum conversion time.



Figure 2. Linearity Error vs. Conversion Time (Normalized)

AD5201/AD5204	AD5202/AD5205	MSB	LSB
+5.0000V	+10.000V	00000	00000
0.0000V	0.000V	10000	00000
-4.9976V	- 9.995V	11111	11111



VOL. I, 11-66 ANALOG-TO-DIGITAL CONVERTERS

# 

### 12-Bit Successive Approximation High Accuracy A/D Converter

#### FEATURES

True 12-Bit Operation: ±1/2LSB max Nonlinearity Totally Adjustment-Free Guaranteed No Missing Codes Over the Specified Temperature Range Hermetically-Sealed Package Standard Temperature Range: -25°C to +85°C Military Temperature Range: -55°C to +125°C MIL-STD-883 Processing Available Serial and Parallel Outputs Monolithic DAC with Scaling Resistors for Stability Low Chip Count for High Reliability Industry Standard Pin Out Small 24-Pin DIP

#### **GENERAL DESCRIPTION**

The AD5210 series devices are 12-bit successive approximation analog-to-digital converters. The hybrid design utilizes MS1 digital, linear monolithic chips and active laser trimming of high-stability thin-film resistors to provide a totally adjustment free converter—no potentiometers are required for calibration.

The innovative design of the AD5210 series devices incorporates a monolithic 12-bit feedback DAC for reduced chip count and higher reliability. The exceptional temperature coefficients of the monolithic DAC guarantees  $\pm 1/2$ LSB linearity over the entire operating temperature range of  $-25^{\circ}$ C to  $+85^{\circ}$ C for the commercial grade and  $-55^{\circ}$ C to  $+125^{\circ}$ C for the military grade.

The AD5210 series converters are available in 2 input voltage ranges:  $\pm 5V$  (AD5211/AD5214) and  $\pm 10V$  (AD5212/AD5215). The converters are available either complete with an internal buried zener reference or with the option of an external reference for improved absolute accuracy.

The AD5210 series converters are available in two performance grades; the "B" is specified from  $-25^{\circ}$ C to  $+85^{\circ}$ C and the "T" is specified from  $-55^{\circ}$ C to  $+125^{\circ}$ C. The "B" and "T" grades are also available processed to MIL-STD-883 level B requirements. All units are available in a 24-pin hermetically sealed ceramic DIP.

### **AD5210 SERIES**

#### AD5210 FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT HIGHLIGHTS**

- The AD5210 series devices are laser trimmed at the factory to provide a totally adjustment free converter-no potentiometers are required for 12-bit performance.
- 2. A monolithic 12-bit feedback DAC is used for reduced chip count and higher reliability.
- 3. The AD5210 series directly replaces other devices of this type with significant increases in performance.
- 4. The devices offer true 12-bit accuracy and exhibits no missing codes over the entire operating temperature range.
- The fast conversion rate of the AD5210 series makes it an excellent choice for applications requiring high system throughput rates.

# **SPECIFICATIONS** (typical @ +25°C, ±15V and +5V unless otherwise noted)

INPUT INPUT RANGE <sup>1</sup> IMPEDANCE				
-5V to +5V 5.0kΩ -10V to +10V 10.0kΩ	AD5211B AD5212B	AD5211T AD5212T	AD5214B AD5215B	AD5214T AD5215T
REFERENCE	Internal	*	External -10.000V	***
RESOLUTION	12 Bits	*	*	*
LINEARITY ERROR MAX	±1/2LSB	*	*	*
No Missing Codes T <sub>min</sub> to T <sub>max</sub>	Guaranteed	•	*	*
ZERO ERROR, MAX	±1LSB	*	*	*
ZERO ERROR, MAX				
T <sub>min</sub> to T <sub>max</sub>	±2LSB	*	•	*
ABSOLUTE ACCURACY, MAX	±2LSB	*	*	*
ABSOLUTE ACCURACY, MAX T <sub>min</sub> to T <sub>max</sub>	±0.4% of FSR <sup>2</sup>	•	±0.1% of FSR <sup>2</sup>	***
CONVERSION TIME, MAX Clock = 1MHz	13µs	*	*	*
LOGIC RATINGS Input Logic Commands Logic "0"	0.8V max	*	*	*
Logic "I"	+2.0V min	*	*	*
	100nc min	***	· · · · · · · · · · · · · · · · · · ·	
CLOCK INPUT POLSE WIDTH		*	*	*
Logic "0" Logic "1"	0.4V max 3.6V (2.4 min)	*	•	*
FANOUT - HIGH	8TTL Loads	*	*	*
FANOUT - LOW	2TTL Loads	*	*	*
POWER SUPPLY REQUIREMENTS	3	······································		
VLOGIC V <sub>CC</sub>	+5V ±10% +15V ±10%	*	*	*
V <sub>DD</sub>	-15V ±10%	×	*	*
OPERATING CURRENT		· · · · · · · · · · · · · · · · · · ·		
V <sub>LOGIC</sub> V <sub>CC</sub> V <sub>DD</sub>	25mA (42mA max) 10mA (16mA max) 20mA (28mA max)	* * *	*	*
V <sub>REF</sub>			0.5mA	***
POWER SUPPLY REJECTION	· · · · · · · · · · · · · · · · · · ·			
V <sub>CC</sub>	±0.005%/%	*	*	*
V <sub>DD</sub>	±0.005%/%	*	•	*
POWER CONSUMPTION	575mW	*	*	*
OPERATING TEMPERATURE RANGE	-25°C to +85°C	-55°C to +125°C	•	** .

\*Same specifications as AD5211/12B. \*Same specifications as AD5211/12T. \*\*Same specifications as AD5214/15B.

<sup>1</sup> Other input ranges are available, consult factory.

<sup>2</sup>FSR is Full Scale Range and is equal to the peak to peak input signal.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature Positive Supply Negative Supply Logic Supply Analog Input Digital Outputs Digital Inputs Reference Supply -65°C to +150°C +18V -18V +7V ±25V Logic Supply +5.5V -15V





Figure 2. Pin Designations

Figure 1. Burn In Circuit

L.			
AD5211/AD5214	AD5212/AD5215	MSB	LSB
+5.0000V	+10.000V	00000	00000
0.0000V	0.000V	10000	00000
-4.9976V	- 9.995V	11111	11111

Table I. Logic Coding (Complementary Offset Binary)

#### AD5210 SERIES ORDERING GUIDE

		Absolute	Temperature	Package
Model	Linearity	Accuracy	Range	Option <sup>1</sup>
AD521*BD	1/2LSB	2LSB	-25°C to +85°C	HY24C
AD521*BD/883B	1/2LSB	2LSB	$-25^{\circ}$ C to $+85^{\circ}$ C	HY24C
AD521*TD	1/2LSB	2LSB	-55°C to +125°C	HY24C
AD521*TD/883B	1/2LSB	2LSB	-55°C to +125°C	HY24C

<sup>1</sup> See Section 20 for package outline information.

\*Insert number according to desired input voltage range.

#### THEORY OF OPERATION

On receipt of a CONVERT START command, the AD5210 converts the voltage as its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows: the 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

#### TIMING

The timing diagram is shown in Figure 3. A conversion is initiated by holding the start convert low during a rising edge of the clock. The start convert transition must occur at a minimum of 25ns prior to the clock transition. The end of conversion (E.O.C.) signal will be set simultaneously with the initiation of conversion. The actual conversion will not start until the first rising edge of the clock after the start convert is again set high. At time  $t_0$ ,  $B_1$  is reset and  $B_2-B_{12}$  are set unconditionally. At  $t_1$  the Bit 1 decision is made and Bit 2 is unconditionally reset. At  $t_2$ , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at  $t_{12}$ . The STATUS flag is reset at time  $t_{12}$  indicating that the conversion is complete and that the parallel output data is valid.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 3) An external clock of 1MHz will yield  $13\mu$ s conversion time. Increasing the clock frequency will decrease the conversion time; the linearity error, however, will increase.





The analog continuum is partitioned into  $2^{12}$  discrete ranges for 12-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of  $\pm 1/2$ LSB, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors have been

internally trimmed to provide an absolute accuracy of  $\pm 0.05\%$ . Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 4).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD5210 is specified as having no missing codes over the entire temperature range as specified on the data page.

#### VOL. I, 11-70 ANALOG-TO-DIGITAL CONVERTERS

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$RSS = \sqrt{\epsilon_G^2 + \epsilon_O^2 + \epsilon_L^2}$$

 $\epsilon_{G}$  = Gain Drift Error (ppm/°C)  $\epsilon_{O}$  = Offset Drift Error (ppm of FSR/°C)  $\epsilon_{L}$  = Linearity Error (ppm of FSR/°C)



Figure 4. Transfer Characteristics for an Ideal Bipolar A/D

#### GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These grounds" are usually referred to as the Digital Ground and Analog Ground (Analog Power Return). These grounds must be tied together at one point, usually at the system powersupply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD5210. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.



Figure 5. Basic Grounding Practice

Each of the AD5210's supply terminals should be capacitively decoupled as close to the AD5210 as possible. A large value capacitor such as  $1\mu$ F in parallel with  $0.01\mu$ F capacitor is usually sufficient. Analog supplies are bypassed to the Analog Ground pin and the logic supply is bypassed to the Digital Ground pin.



Figure 6. Power Supply Decoupling

#### SAMPLED DATA SYSTEMS

The conversion speed of the AD5210 allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. To make the AD5210 capable of full benefit from this high speed, a fast samplehold amplifier such as the AD346 or ADSHC-85 is required. Figures 7 and 8 show the use of an AD346 and ADSHC-85 as sample and holds in combination with the AD5210.







#### Figure 8. 57.1kHz-12-Bit, A/D Conversion System

In sampled data systems there are two limiting factors in digitizing high frequency signals. The maximum value of input signal frequency that can be acquired and digitized using a sample and hold amplifier and A/D converter combination is influenced by the bandwidth of the SHA, but it is also dictated by:

A. The aperture uncertainty (jitter) of the sample and hold amplifier.

ANALOG-TO-DIGITAL CONVERTERS VOL. I, 11-71

B. The desired accuracy and corresponding resolution of the converter.

The resolution of an AD5210 is 1 part in 4096 to a tolerance of 0.012% of the full scale range, the maximum value of input signal frequency which can be digitized is determined by:

$$F_{MAX} / = \frac{2^{-N}}{(2\pi)(\text{Aperture Uncertainty})}$$

$$F_{MAX} / \text{AD346} = \frac{1}{(2\pi)(4096)(4 \times 10^{-10})} = 97.1 \text{kHz}$$

$$F_{MAX} / \text{ADSHC-85} = \frac{1}{(2\pi)(4096)(5 \times 10^{-10})} = 77.7 \text{kHz}$$

The maximum throughput rate for each of these combinations is again different. The maximum throughput rate is the sum of the sample and hold acquisition time and A/D conversion time as shown in Figure 9.



#### Figure 9. START/E.O.C. Timing for Sampled Data System

When using an AD346 with an AD5210 the throughput rate is,  $2.0\mu$ s acquisition time plus  $13\mu$ s conversion time, 66.6kHz. The ADSHC-85 used in combination with an AD5210 is,  $4.5\mu$ s acquisition time plus  $13\mu$ s conversion time, 57.1kHz. To meet the requirements of the nyquist sampling criteria, the AD346 and AD5210 combination can be used for input frequencies from dc through 33.3kHz; the ADSHC-85 and AD5210 combination for inputs from dc through 28.5kHz. Input frequencies higher than these (up to the maximum frequency) would result in "under-sampling" of the input signal. Signals up to the maximum frequency could be processed if their bandwidth is less than one-half the sample frequency.

A fast (32kHz) 12-bit DAS can be configured using the AD362 and the AD5210. The AD362 contains two 8-channel multiplexers, a differential amplifier, a sample-and-hold with highspeed output amplifier, a channel address latch and control logic. The multiplexers may be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A feature of the AD362 is an internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hardwire programming and permits a mixture of single-ended and differential sources to be interfaced by dynamically switching the input mode control.



Figure 10. High Speed 12-Bit DAS

#### CONVERT START USING A POSITIVE EDGE

In some systems it may be inconvenient to generate a negative going start convert pulse of the proper width. The circuit of Figure 11 can be used to start a conversion on the AD5210 series of A/Ds with a positive going edge. To perform a conversion both the convert start signal and the E.O.C. must be low. The output of the inverter and nand gate will then be in the high state. The converter will reset on the next rising clock edge. Resetting brings the E.O.C. to a high state; the inverter goes low; the convert start is still high so the output of the nand gate goes high allowing the conversion to continue immediately. The convert start line has only to be brought back down before the conversion is complete.



Figure 11. Convert Start Using a Positive Edge



# Very Fast, Complete 12-Bit A/D Converter

### AD5240

#### FEATURES Performance

Complete 12-Bit A/D Converter with Reference and Clock Fast Successive Approximation Conversion: 5µs Buried Zener Reference for Long Term Stability and Low Gain T.C.: 10ppm/°C Max Nonlinearity: <±0.012% Low Power: 775mW Typical Hermetic Package Available Low Chip Count – High Reliability Pin Compatible with AD ADC84/AD ADC85 "Z" Models for ±12V Operation Available MiL-STD-883B Processing Available Military Temperature Range -55°C to +125°C

#### Versatility

Negative-True Parallel or Serial Logic Outputs Short Cycle Capability Precision +6.3V Reference for External Applications

#### PRODUCT DESCRIPTION

The AD5240 is a high speed low cost 12-bit successive approximation analog-to-digital converter that includes an internal clock, reference and comparator. Its hybrid IC design utilizes MSI digital and linear monolithic chips in conjunction with a 12-bit monolithic DAC to provide modular performance and versatility with IC size, price and reliability.

Important performance characteristics of the AD5240 include a maximum linearity error at +25°C of 0.012%, gain T.C. below 15ppm/°C, typical power dissipation of 775mW, and conversion time of less than 5 $\mu$ s for 12-bit conversions. Of considerable significance in military and aerospace applications is the guaranteed performance from -55°C to +125°C of the AD5240S which is also available processed to MIL-STD-883B. Monotonic operation of the feedback D/A converter guarantees no missing output codes over temperature ranges of 0 to +70°C, and -55°C to +125°C.

The design of the AD5240 includes scaling resistors that provide analog input signal ranges of  $\pm 2.5V$ ,  $\pm 5V$ ,  $\pm 10V$ , 0 to  $\pm 5V$ , or 0 to  $\pm 10V$ . Adding flexibility and value are the  $\pm 6.3V$  precision reference, which also can be used for external applications, and the input buffer amplifier. All digital signals are fully DTL and TTL compatible, and the data output is negative-true and available in either serial or parallel form.

The AD5240K is specified for operation over the 0 to  $+70^{\circ}$ C temperature range and the AD5240S is specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range.

#### AD5240 FUNCTIONAL BLOCK DIAGRAM



#### 32-PIN DIP

#### PRODUCT HIGHLIGHTS

- 1. The AD5240 is a complete 12-bit A/D converter. No external components are required to perform a conversion.
- 2. The AD5240 directly replaces other devices of this type with significant increases in performance.
- 3. The fast conversion rate of the AD5240 makes it an excellent choice for applications requiring high system throughput rates.
- 4. The internal buried zener reference is laser trimmed to 6.3V ±0.1% and 10ppm/°C typical T.C. The reference is available externally and can provide up to 1mA.
- 5. The integrated package construction provides high quality and reliability with small size and weight.
- 6. The monolithic 12-bit feedback DAC is used for reduced chip count and high reliability.
- 7. The AD5240SD/883B comes processed to MIL-STD-883, class B requirements.

### SPECIFICATIONS (typical @ +25°C, ±15V and +5V unless otherwise noted)

MODEL	AD5240KD	AD5240SD
RESOLUTION	12 Bits	12 Bits
ANALOG INPUTS		
Voltage Ranges		
Bipolar	±2.5V, ±5V, ±10V	•
Unipolar	0V to +5V, 0V to +10V	•
Impedance (Direct Input)		
0V to +5V, ±2.5V	2.5k\$2(±20%)	
10V 10 +10V, ±5V	5K32(120%)	•
Buffer Amplifier <sup>1</sup>	10000(-2070)	
Impedance (min)	100ΜΩ	•
Bias Current	50nA	• .
Offset Voltage	6mV .	
Settling Time		
To 0.01% for 20V Step	Zμs	
DIGITAL INPUTS		
Convert Command	Positive Pulse Sons min Trailing	•
Logic Loading	1TTL Load	•
TRANSFER CHARACTERISTICS		·
Gain Error <sup>3</sup>	±0.2%	•
Offset Error <sup>3</sup>	Adjustable to Zero	•
Unipolar	±0.1% of FSR <sup>4</sup>	•
Bipolar <sup>5</sup>	±0.2% of FSR <sup>4</sup>	•
Linearity Error (max) <sup>6</sup>		•
Inherent Quantization Error	±0.012% FSR	:
No Missing Codes Temperature Bange	11/2L3D	-55°C to +125°C
Power Supply Sensitivity	010+70 C	-55 C (0 +125 C
±15V	±0.004% of FSR/% V	•
+5V	±0.001% of FSR/% V	•
DRIFT		
Specification Temperature Range	0 to +70°C	-55°C to +125°C
Gain (max)	±30ppm/°C	±25ppm/°C
Offset		
Unipolar Binolas (max) <sup>5</sup>	±3ppm/C	• •7 <sup>0</sup> C
Linearity (max)	+2nnm/°C	•
Monotonicity	GUARANTEED	•
CONVERSION SPEED (MAX)	5µs	•
DIGITAL OUTPUT	· · · · · · · · · · · · · · · · · · ·	
(all codes complementary)		
Parallel		
Output Codes <sup>7</sup>		
Unipolar	CSB	•
Bipolar	COB, CTC	•
Output Drive	2TTL Loads	:
Output Drive	2TTL Loads	•
Status	Logic "1" during Conversion	•
Status Output Drive	2TTL Loads	•
Internal Clock		
Clock Output Drive	2TTL Loads	•
Frequency	2.6MHz	• •
INTERNAL REFERENCE VOLTAGE	6.3V/±15mV max	•
Max. External Current (with no	10-1	•
Tempo of Reference	+10nnm/°C	•
Rated Voltages	+5V +15V	•
Range for Rated Accuracy	4.75V to 5.25V and ±13.5V to ±16.5V	•
Z Models <sup>9</sup>	4.75V to 5.25V and ±11.4V to ±16.5V	•
Supply Drain +15V	15mA max	•
-15V	35mA max	•
+5V	100mA max	· •
total rower Dissipation	1100mW max	
TEMPERATURE RANGE	8	··*
Operation	$0 to +/0 t_{-2}$	-55 C to +125 C
Storage	-65°C to +150°C	•
	Hermetic Ceramic	Hermetic Ceramic
PACKAGE OPTION	incline de Geranne	



Figure 1. AD5240 Functional Diagram and Pin Out

#### **ORDERING GUIDE**

Power Requirements	Temperature Range
±15V	0 to +70°C
±12V	0 to +70°C
±15V	-55°C to +125°C
±12V	-55°C to +125°C
±15V	-55°C to +125°C
B ±12V	-55°C to +125°C
	Power Requirements ±15V ±12V ±15V ±12V ±15V ±15V 3 ±12V

NOTES Buffer Setting time adds to conversion speed when buffer is connected to input. Buffer Setting time adds to conversion speed when buffer is connected to input. Buffer Setting time adds to conversion speed when buffer is 2.0V min for digital input, Logic "0" = 0.4V max, Logic "1" = 2.4V min, digital output. "Adjustable to zero. #FSR means Full Scale Range. "Guaranted at VN = 0 volts. #Error shown is the same as 11/2LSB max error in % of FSR. "See Table 1. "Fin 17 ried to +\$V.

\* For ±12V operaton add "Z" to model number, Input range limited to a maximum of ±5V when input buffer is used.

<sup>10</sup> See Section 20 for package outline information.

\*Specifications same as AD5240KD. Specifications subject to change without notice.

### **Typical Performance Curves**



Figure 2. Linearity Error vs. Conversion Speed



Figure 4. Gain Drift Error (% FSR) vs. Temperature

The analog continuum is partitioned into  $2^{12}$  discrete ranges for 12-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of  $\pm 1/2$ LSB, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors are specified at ±0.2% FSR for gain and ±0.1% FSR for offset. These errors may be trimmed to zero by the use of the external trim circuits as shown in Figures 11 and 13. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 6).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD5240 is specified as having no missing codes over the entire temperature range as specified on the data page.







There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$RSS = \sqrt{\epsilon_G^2 + \epsilon_O^2 + \epsilon_L^2}$$

 $\varepsilon_{\rm G}$  = Gain Drift Error (ppm/°C)  $\epsilon_{\rm O}$  = Offset Drift Error (ppm of FSR/°C)  $\epsilon_{\rm L}$  = Linearity Error (ppm of FSR/°C)



Figure 6. Transfer Characteristics for an Ideal Bipolar A/D

#### THEORY OF OPERATION

On receipt of a CONVERT START command, the AD5240 converts the voltage as its analog input into an equivalent 12bit binary number. This conversion is accomplished as follows: the 12-bit successive-approximation register (SAR) has its 12bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

#### TIMING

The timing diagram is shown in Figure 8. Receipt of a CON-VERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 13 cycles. All the SAR parallel bits, STATUS flip-flops, and the gated clock inhibit signal are initialized on the trailing edge of the CONVERT START signal. At time  $t_0$ ,  $B_1$  is reset and  $B_2$  –  $B_{12}$  are set unconditionally. At  $t_1$  the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At  $t_2$ , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at  $t_{12}$ . After a 40ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the Logic "0" state.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simple by clocking it into a receiving shift register on these edges (see Figure 7).

Incorporation of this 40ns delay guarantees that the parallel (and serial) data are valid at the Logic "1" to "0" transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.



Figure 7. Timing Diagram (Binary Code 011001110110)

### Applying the AD5240

#### DIGITAL OUTPUT DATA

Both parallel and serial data from TTL storage registers are in negative true form. Parallel data output coding is complementary binary for unipolar ranges and either complementary offset binary or complementary two's complement binary, depending on whether BIT 1 (pin 12) or its logical inverse BIT 1 (pin 13) is used as the MSB. Parallel data becomes valid approximately 40ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag.

Serial data coding is complementary binary for unipolar input ranges and complementary offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid 200ns after the rising clock edges, permitting serial data to be clocked directly into a receiving register on the negative-going clock edges as shown in Figure 7. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 7. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negativegoing clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

Short Cycle Input: A Short Cycle Input, pin 14, permits the timing cycle shown in Figure 8 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, pin 14 is connected to +5V (pin 16). When 10-bit resolution is desired, pin 14 is connected to Bit 11 output pin 2. The conversion cycle then terminates and the STATUS flag resets after the Bit 10 decision ( $t_{10}$  +40ns in timing diagram of Figure 7). Short Cycle pin connections and associated maximum 12-, 10and 8-bit conversion times are summarized in the table below.

Connect Short Cycle Pin 14 To Pin:	Connect Clock Rate Control Pin 17 To	Bits	Resolution (% FSR)	Maximum Conversion Time (µs)	Status Flag Reset
16	16	12	0.024	5.0	t <sub>12</sub> + 40ns
2	16	10	0.100	4.1	t <sub>10</sub> + 40ns
4	16	8	0.390	3.3	t <sub>8</sub> + 40ns

CLOCK RATE CONTROL ALTERNATE CONNECTIONS If adjustment of the CLOCK RATE is desired for faster conversion speeds, the CLOCK RATE CONTROL may be con-

nected to an external multi-turn trim potentiometer with a TCR of  $\pm 100$  ppm/°C or less as shown in Figures 8 and 9. If the potentiometer is connected to -15V, conversion time can be increased as shown in Figure 8. If these adjustments are used, delete the connections shown in the previous table for pin 17. See Figure 2 for linearity error vs. conversion speed and Figure 5 for the effect of the control voltage on clock speed.



Figure 8. 12-Bit Clock Rate Control Optional Fine Adjust



Figure 9, 8-Bit Clock Rate Control Optional Fine Adjust

#### INPUT SCALING

The AD5240 inputs should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 10 for circuit details.



#### Figure 10. AD5240 Input Scaling Circuit

Input Signal Range	Output Code	Connect Pin 23 To Pin	Connect Pin 25 To	For Direct Input Connect Input Signal To	For Buffered Input Pin 30 Connect Pin 29 To Pin
±10V	COB or CTC	22	Input Signal	25	25
±5V	COB or CTC	22	Open	24	24
±2.5V	COB or CTC	22	Pin 22	24	24
0V to +5V	CSB	26	Pin 22	24	24
0V to +10V	CSB	26	Open	24	24

Table II. Input Scaling Connections

Analog Input						
Voltage Range		±10V	±5V	±2.5V	0V to +10V	0V to +5V
Code		COB*	COB*	COB*		
Designation		or CTC**	or CTC**	or CTC**	CSB***	CSB***
One Least	FSR	<u>20V</u>	<u>10V</u>	<u>5V</u>	<u>10V</u>	<u>5V</u>
Significant	2 <sup>n</sup>					
Bit (LSB)	n = 8	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
	n = 10	19.53mV	9.77mV	4.88mV	9.77mV	4.88mV
	n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV
Transition Values						
MSB LSB						
000000****	+Full Scale	+10V -3/2LSB	+5V -3/2LSB	+2.5V -3/2LSB	+10V -3/2LSB	+5V -3/2LSB
011111	Mid Scale	0	0	0	+5V	+2.5V
111 110	-Full Scale	-10V +1/2LSB	-5V +1/2LSB	-2.5V +1/2LSB	0 + 1/2LSB	0 +1/2LSB
NOMIO						

\*COB = Complementary Offset Binary

\*\*\*\*Voltages given are the nominal value for transition to the code specified. \*CTC = Complementary Two's complement-obtained by using the complement of the most significant bit (MSB). MSB is available to pin 13.

CSB = Complementary Straight Binary

Table I. Input Voltage Range and LSB Values

ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-77

#### OFFSET ADJUSTMENT

The zero adjust circuit consists of a potentiometer connected across  $\pm V_S$  with its slider connected through a 1.8M $\Omega$  resistor to Comparator Input pin 22 for all ranges. As shown in Figure 11 the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a-1200ppm/°C tempco contributes a worst-case offset tempco of 8× 244× 10<sup>-6</sup> × 1200ppm/°C = 2.3ppm/°C of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than ±4LSB, use of a carbon composition offset summing resistor typically contributes no more than 1ppm/°C of FSR offset tempco.



Figure 11. Offset Adjustment Circuit

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco <100 ppm/°C) are used, is shown in Figure 12.



Figure 12. Low Tempco Zero Adjustment Circuit

In either zero adjust circuit, the fixed resistor connected to pin 22 should be located close to this pin to keep the pin connection runs short (Comparator Input pin 22 is quite sensitive to external noise pick-up).

#### GAIN ADJUSTMENT

The gain adjust circuit consists of a potentiometer connected across  $\pm V_S$  with its slider connected through a 10M $\Omega$  resistor to the gain adjust pin 27 as shown in Figure 13.



#### Figure 13. Gain Adjustment Circuit

An alternate gain adjust circuit which contributes negligible gain tempco if metal film resistors (Tempco <100ppm/°C) are used is shown in Figure 14.



#### Figure 14. Low Tempco Gain Adjustment Circuit CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 11 and 13 are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog



Figure 15. Analog and Power Connections for Unipolar 0 to +10V Input Range with Buffer Follower



### Figure 16. Analog and Power Connections for Bipolar –10V to +10V Input Range with Buffer Follower

range (0 for unipolar and -FS for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10V Range: Set analog input to +1LSB = +0.0024V. Adjust Zero for digital output = 11111111110. Zero is now calibrated. Set analog input to +FSR -2LSB = +9.9952V. Adjust Gain for 00000000001 digital output code; fullscale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.0000V; digital output code should be 011111111111.

-10V to +10V Range: Set analog input to -9.9951V; adjust Zero for 11111111110 digital output (complementary offset binary) code. Set analog input to +9.9902V; adjust Gain for 000000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.0000V; digital output (complementary offset binary) code should be 0111111111111.

Other Ranges: Representative digital coding for 0 to  $\pm 10V$  and  $\pm 10V$  to  $\pm 10V$  ranges is given above. Coding relationships and calibration points for 0 to  $\pm 5V$ ,  $\pm 2.5V$  to  $\pm 2.5V$  and  $\pm 5V$  to  $\pm 5V$  ranges can be found by halving the corresponding code equivalents listed for the 0 to  $\pm 10V$  and  $\pm 10V$  to  $\pm 10V$  ranges, respectively.

Zero and full-scale calibration can be accomplished to a precision of approximately  $\pm 1/4$ LSB using the static adjustment procedure described above. By summing a small sine or triangular-wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter 4.

#### GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These 'grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD5240. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD5240's supply terminals should be capacitively decoupled as close to the AD5240 as possible. A large value capacitor such as  $1\mu$ F in parallel with a  $0.1\mu$ F capacitor is usually sufficient. Analog supplies are bypassed to the Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.



Figure 17. Basic Grounding Practice

#### SAMPLED DATA SYSTEMS

The conversion speed of the AD5240 allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems, To make the AD5240 capable of full benefit from this high speed, a fast sample-hold amplifier such as the AD346 or ADSHC-85 is required. Figures 18 and 19 show the use of an AD346 and ADSHC-85 as sample and hold's in combination with the AD5240.



Figure 18. 142.8kHz-12-Bit, A/D Conversion System



#### Figure 19. 105kHz-12-Bit, A/D Conversion System

In sampled data systems there are two limiting factors in digitizing high frequency signals. The maximum value of input signal frequency that can be acquired and digitized using a sample and hold amplifier and A/D converter combination is influenced by the bandwidth of the SHA, but it is also dictated by:

- A. The aperture uncertainty (jitter) of the sample and hold amplifier.
- B. The desired accuracy, and corresponding resolution of the converter.

The resolution of an AD5240 is 1 part in 4096 to a tolerance of 0.012% of the full scale range, the maximum value of input signal frequency which can be digitized is determined by:

$$\begin{split} F_{MAX} &/ = \frac{2^{-N}}{(2\pi) \text{ (Aperture Uncertainty)}} \\ F_{MAX} &/ \text{AD346} = \frac{1}{(2\pi) (4096) (4 \times 10^{-10})} = 97.1 \text{ kHz} \\ F_{MAX} &/ \text{ADSHC-85} = \frac{1}{(2\pi) (4096) (5 \times 10^{-10})} = 77.7 \text{ kHz} \end{split}$$

The maximum throughput rate for each of these combinations is again different. The maximum throughput rate is the sum of the sample and hold acquisition time and A/D conversion time as shown in Figure 20.



Figure 20. Start/Status Timing for Sampled Data System

When using an AD346 with an AD5240 the throughput rate is, 2.0 $\mu$ s acquisition time plus 5 $\mu$ s conversion time, 142.8kHz. The ADSHC-85 used in combination with an AD5240 is, 4.5 $\mu$ s acquisition time plus 5 $\mu$ s conversion time, 105.3kHz. To meet the, requirements of the nyquist sampling criteria, the AD346 and AD5240 combination can be used for input frequencies from dc through 71kHz; the ADSHC-85 and AD5240 combination for inputs from dc through 52kHz. Input frequencies higher than these (up to the maximum frequency) would result in "under-sampling" of the input signal. Signals up to the maximum frequency could be processed if their bandwidth is less than one-half the sample frequency.



Figure 21. High Speed 12-Bit DAS

A fast (43.5kHz) 12-bit DAS can be configured using the AD362 and the AD5240. The AD362 contains two 8-channel multiplexers, a differential amplifier, a sample-and-hold with high-speed output amplifier, a channel address latch and control logic. The multiplexers may be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A feature of the AD362 is an internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hardwire programming and permits a mixture of single-ended and differential sources to be interfaced by dynamically switching the input mode control.

#### MICROPROCESSOR INTERFACING

The  $5\mu$ s conversion time of the AD5240 suggests several differential methods of interface to microprocessors. In systems where the AD5240 is used for high sampling rates on a single signal which is to be digitally processed, CPU-controlled conversion may be inefficient due to the slow cycle times of most microprocessors. It is generally preferable to perform conversions independently, inserting the resultant digital data directly into memory. This can be done using direct memory access (DMA) which is totally transparent to the CPU. Interface to user-designed DMA hardware is facilitated by the guaranteed data validity on the falling edge of the EOC signal. Clearly, 12 bits of data must be broken up for interface to an 8-bit wide data bus. There are two possible formats: rightjustified and left-justified. In a right-justified system, the least significant 8 bits occupy one byte and the four MSBs reside in the low nybble of another byte. This format is use-



#### Figure 22. AD5240 Interface Connections

ful when the data from the ADC is being treated as a binary number between 0 and 4095. The left-justified format supplies the eight most-significant bits in one byte and the 4LSB's in the high nybble of another byte. The data now represents the fractional binary number relating the analog signal to the full-scale voltage. An advantage to this organization is that the most-significant eight bits can be read by the processor as a coarse indication of the true signal value. The full 12-bit word can then be read only when all 12 bits are needed. This allows faster and more efficient control of a process.

Figure 22 shows a typical connection to an 8085-type bus, using a left justified data format for unipolar inputs. Status polling is optional, and can be read simultaneously with the 4LSBs. If it is desired to right-justify the data, pins 1 through 12 of the AD5240 should be reversed, as well as the connections to the data bus and high and low byte address signals.

When dealing with bipolar inputs  $(\pm 5V, \pm 10V \text{ ranges})$ , using the MSB directly yields a complementary offset binary-coded output. If complementary two's complement coding is desired, it can be produced by substituting  $\overline{\text{MSB}}$  (pin 13) for the MSB. This facilitates arithmetic operations which are subsequently performed on the ADC output data.



### CMOS 13-Bit Monolithic A/D Converter

### AD7550

#### FEATURES

Resolution: 13 Bits, 2's Complement Relative Accuracy: ±1/2LSB "Quad Slope" Precision Gain Drift: 1ppm/°C Offset Drift: 1ppm/°C Microprocessor Compatible Ratiometric Overrange Flag Very Low Power Dissipation TTL/CMOS Compatible CMOS Monolithic Construction

#### **GENERAL DESCRIPTION**

The AD7550 is a 13-bit (2's complement) monolithic CMOS analog-to-digital converter on a 118 x 125 mil die packaged in a 40-pin ceramic DIP. Outstanding accuracy and stability (1ppm/ $^{\circ}$ C) is obtained due to its revolutionary integrating technique, called "Quad Slope" (Analog Devices patent No. 3872466). This conversion consists of four slopes of integration as opposed to the traditional dual slope and provides much higher precision.

The AD7550 parallel output data lines have three-state logic and are microprocessor compatible through the use of two enable lines which control the lower eight LSB's (low byte enable) and the five MSB's (high byte enable). An overrange flag is also available which together with the BUSY and BUSY flags can be interrogated through the STATUS ENABLE providing easy microprocessor interface.

The AD7550 conversion time is about 40ms with a 1MHz clock. Clock can be externally controlled or internally generated by simply connecting a capacitor to the clock pin. A positive start pulse can be self-generated by having a capacitor on the start pin or can be externally applied.

#### AD7550 FUNCTIONAL BLOCK DIAGRAM



For most applications, the AD7550 needs only three resistors, one capacitor, and a reference voltage since the integrating amplifier, comparator, switches and digital logic are all on the CMOS chip.

A wide range of power supply voltages ( $\pm 5V$  to  $\pm 12V$ ) with minuscule current requirements make the AD7550 ideal for low power and/or battery operated applications. Selection of the logic ( $V_{CC}$ ) supply voltage ( $\pm 5V$  to  $V_{DD}$ ) provides direct TTL or CMOS interface on the digital input/output lines.

The AD7550 uses a high density CMOS process featuring double layer metal and silicon nitride passivation to ensure high reliability and long-term stability.

#### PIN CONFIGURATION



# **SPECIFICATIONS** (VDD = +12V, VSS = -5V, VCC = +5V, VREF1 = +4.25V unless otherwise noted)<sup>1</sup>

PARAMETER	TA = +25°C	OVER SPECIFIED TEMPERATURE RANGE	TEST CONDITIONS
ACCURACY Resolution Relative Accuracy Gain Error Gain Error Drift Offset Error Offset Error Offset Error Drift	±1LSB max ±1LSB max 1ppm/°C typ ±0.5LSB max 1ppm/°C typ	13 Bits 2's Comp min ±1 LSB max	$f_{CLK} = 500 \text{kHz}, \text{R}_1 = 1 \text{M}\Omega,$ $C_1 = 0.01 \mu\text{F}, \text{IRJCT Voltage}$ Adjusted to $\frac{V_{\text{REF1}}}{2} \pm 0.6\%$
ANALOG INPUTS AIN Input Resistance <sup>2</sup> V <sub>REF1</sub> Input Resistance <sup>2</sup> V <sub>REF2</sub> Leakage Current	R1MΩ min R1MΩ min 10pA typ		
DIGITAL INPUTS CIN, LBEN, HBEN, STEN VINL VINH VINH VINH VINH INH INH	+0.8V max +2.4V min +1.2V max +10.8V min 5nA typ	+0.8V max +2.4V min +1.2V max +10.8V min	$V_{CC} = +5V$ $V_{CC} = +12V$
VIL EN VIL VINL VINH INL INH	+0.8V max +2.4V min -1μA typ +150μA typ	+0.8V max +2.4V min	$V_{CC} = +5V$ to $V_{DD}$ $V_{CC} = +5V$ to $V_{DD}$ , BUSY = Low $V_{CC} = +5V$ to $V_{DD}$ , BUSY = High
CLOCK V <sub>INL</sub> V <sub>INH</sub> V <sub>INL</sub> V <sub>INH</sub> I <sub>INL</sub> I <sub>INH</sub>	+0.8V max +3V min +1.2V max +10.8V min -100µA typ +100µA typ	+0.8V max +3V min +1.2V max +10.8V min	$V_{CC} = +5V$ $V_{CC} = +12V$ $V_{IN} = V_{INL}; V_{CC} = +5V \text{ to } +12V$ $V_{IN} = V_{INH}; V_{CC} = +5V \text{ to } +12V$
DIGITAL OUTPUTS VOUTL VOUTH VOUTL VOUTH Capacitance (Floating State)	+0.5V max +2.4V min +1.2V max +10.8V min 5pF typ	+0.8V max +2.4V min +1.2V max +10.8V min	$V_{CC} = +5V, I_{SINK} = 1.6mA$ $V_{CC} = +5V, I_{SOURCE} = 40\muA$ $V_{CC} = +12V, I_{SINK} = 1.6mA$ $V_{CC} = +12V, I_{SOURCE} = 0.6mA$
(OVRG, BUSY, BUSY, and DB0-DB12 I <sub>LKG</sub> (Floating State) (OVRG, BUSY, BUSY, and DB0-DB12)	±5nA typ		$V_{CC} = +5V$ to $+12V$ $V_{OUT} = 0V$ and $V_{CC}$
DYNAMIC PERFORMANCE	90ms typ 40ms typ		$V_{IN(CLK)} = 0 \text{ to } +3V,$ $f_{CLK} = 500 \text{ Hz}$ $V_{IN(CLK)} = 0 \text{ to } +3V,$ $f_{CLK} = 1 \text{ MHz}$
STEN, HBEN, LBEN Propagation Delay t <sub>ON</sub> , t <sub>OFF</sub> External STRT	250ns typ, 500ns max		V <sub>IN</sub> (STEN, HBEN, LBEN) 0 to +3V
Pulse Duration POWER SUPPLIES V <sub>DD</sub> Range V <sub>SS</sub> Range V <sub>CC</sub> Range I <sub>DD</sub> I <sub>SS</sub> I <sub>CC</sub>	+10V min, +12V max -5V min, -12V max +5V min, V <sub>DD</sub> max 0.6mA typ, 2mA max 0.3mA typ, 2mA max 0.06mA typ, 2mA max		V <sub>IN(STRT)</sub> = 0 to +3V f <sub>CLK</sub> = 1MHz

 $^1$  Full Scale Voltage =  $\pm V_{REF1}$  + 2.125. For  $V_{REF1}$  = +4.25V, FS voltage is ±2.000V.

<sup>3</sup> The equivalent input circuit is the integrator resistor R<sub>1</sub> (1M $\Omega$  min, 10M $\Omega$  max) in series with a voltage source  $\frac{V_{REF1}}{2}$ , (see Figure 1). Specifications subject to change without notice.

#### ORDERING INFORMATION

Model	Temperature Range	Package
AD7550BD	$-25^{\circ}$ C to $+85^{\circ}$ C	Ceramic – (D40A)

See Section 20 for package outline information.

#### CAUTION:

- 1. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times. Prior to pulling the devices from the conductive foam, ground the foam to deplete any accumulated charge.
- 2.  $V_{CC}$  should never exceed  $V_{DD}$  by more than 0.4V, especially during power ON or OFF sequencing.

#### ABSOLUTE MAXIMUM RATINGS

V <sub>DD</sub> to AGND
V <sub>DD</sub> to DGND
V <sub>SS</sub> to AGND0V, -14V
V <sub>SS</sub> to DGND
AGND to DGND
$V_{CC}$ to DGND
$V_{REF1}$ $V_{SS}$ , $V_{DD}$
V <sub>REF2</sub> AGND, V <sub>DD</sub>
AIN
IRIN
IRJCTAGND, V <sub>DD</sub>
IROUT
Digital Input Voltage
HBEN, LBEN, STEN, C <sub>IN</sub> DGND, (DGND +27V)
CLK, STARTDGND, V <sub>DD</sub>
Digital Output Voltage
DB0–DB12, OVRG, BUSY, BUSY, C <sub>OUT</sub> DGND, V <sub>CC</sub>
Power Dissipation (Package)
Up to +50°C
Derates above +50°C by
Storage Temperature
Operating Temperature

#### PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	NC	No Connection
2	IRICT	IntegratoR JunCTion. Summing junction (negative input) of integrating amplifier.
3	Varre	Voltage REFerence Input
4	IRIN	IntegratoR INput, External integrator input R is connected between IRICT and IRIN.
5	AIN	Analog INput, Unknown analog input voltage to be measured. Fullscale AIN equals $V_{num}/2.125$
6	IROUT	IntegratoR OUTput External integrating capacitor C. is connected between IROUT and IRICT
7	V	Voltage REFerence $\div$ 2 Input
8	AGND	Analog GrouND
0	v	Negative Supply (-5V to -12V)
10	*SS	No Connection
11	NC	No Connection
12	NC	No Connection
12	NC	No Connection
15	NC .	NO Connection START Conversion When STRT goes to a Logic "1" the AD7550's digital logic is set up and
14	SIRI	BLICK is leasted "high " When CTPT returns "low " conversion begins in supersonization with
		BUSY is latened high. When STRT returns low, conversion begins in synchronization with
		clk. Reinitiating STRT during conversion causes a conversion restart. STRT can be driven from
		avternal canacitor between STRT and DCND. An externally applied STRT command must be
		a positive pulse of at least 800 papersonds to ensure proper setup of the AD7550 logic
15	CLK	a positive pulse of at least 800 handseconds to ensure proper secup of the AD7550 logic.
15	CLK	check input. The CER can be driven from external logic, of can be programmed for internal
16	C	Count OUT provides a number (N) of gated clock pulses given by:
10	OUT	[ AIN
		$N = \frac{1}{V_{DEE1}} + 2.125 + 1$ 4096
17	C <sub>IN</sub>	Count IN is the input to the output counter. 2's complement binary data appears on the DB0
		through DB12 output lines (if the HBEN and LBEN enable lines are "high") if $C_{OUT}$ is con-
		nected to C <sub>IN</sub> .
18	HBEN	High Byte ENable is the three-state logic enable input for the DB8-DB12 data outputs. When
		HBEN is low, the DB8–DB12 outputs are floating. When HBEN is "high," digital data appears
		on the data lines.
19	LBEN	Low Byte ENable is the three-state logic enable for DB0-DB7. When LBEN is "low," DB0-
	•	DB7 are floating. When "high," digital data appears on the data lines.
20	DGND	Digital GrouND is the ground return for all digital logic and the comparator.
21	DB0	Data Bit 0 (least significant bit)
22	DB1	
23	DB2	
24	DB3	
25	DB4	
26	DB5	
27	DB6	CODE: 2's Complement
28	DB7	
29	DB8	
30	DB9	
31	DB10	
32	DB11	
33	DB12	Data Bit 12 (most significant bit)
34	OVRG	OVerRange indicates a Logic "1" if AIN exceeds plus or minus full scale by at least 1/2 LSB.
		OVRG is a three-state output and floats until STEN is addressed with a Logic "1".
35	BUSY	Not BUSY. BUSY indicates whether conversion is complete or in progress. $\overline{BUSY}$ is a three-
		state output which floats until STEN is addressed with a Logic "1," When addressed, $\overline{\text{BUSY}}$
		will indicate either a "1" (conversion complete) or a "0" (conversion in progress).
36	BUSY	BUSY indicates conversion status, BUSY is a three-state output which floats until STEN is
		addressed with a Logic "1." When addressed, BUSY indicates a "0" (conversion complete) or a
		"1" (conversion in progress).
37	STEN	STatus ENable is the three-state control input for BUSY. BUSY. and OVRG.
38	NC	No Connection
39	Vcc	Logic Supply. Digital inputs and outputs are TTL compatible if $V_{rec} = +5V$ . CMOS compatible
	100	for $V_{cc} = \pm 10V$ to $V_{cb}$ .
40	Van	Positive Supply $\pm 10V$ to $\pm 12V$ .
	עטי	- control - ppp - to - table

#### VOL. I, 11-84 ANALOG-TO-DIGITAL CONVERTERS

#### PRINCIPLES OF OPERATION

#### **BASIC OPERATION**

The essence of the quad slope technique is best explained through Figures 1 and 2.



#### Figure 1. Quad Slope Integrator Circuit

The inputs AGND (analog ground),  $V_{REF1}$  and AIN (analog input) are applied in sequence to an integrator (Figure 1), creating four slopes (phases 1 through 4, Figure 2) at the

integrator output. Voltage V<sub>S</sub> is ideally equal to  $\frac{V_{REF1}}{2}$ 

but if not, will create an error count "n" that will be minimized by the "quad-slope" conversion process.  $V_{\rm REF1}$  and  $V_{\rm REF2}$  must be positive voltages.

The equivalent integrator input voltages and their integration times are shown in Table 1.

#### TABLE 1 INTEGRATOR EQUIVALENT INPUT VOLTAGES AND INTEGRATION TIMES

Phase	Input Voltage	Integration Time
1	AGND-V <sub>S</sub>	$t_1 = K_1 t$
2	$V_{REF1} - V_S$	$t_2 = (K_1 + n)t$
3	AIN-V <sub>S</sub>	$t_3 = (2K_1 - n)t$
4	V <sub>REF1</sub> -V <sub>S</sub>	$t_4 = (K_3 - 2K_1 + n - 2N)t$

NOTE: Ideally  $V_S = V_{REF2} = 1/2 V_{REF1}$ 

- t = The CLK period n = System error count
- $K_1 = A$  fixed count equal to 4352 counts
- $K_1 = A$  fixed count equal to 1552 counts  $K_2 = A$  fixed count equal to 17408 counts ( $K_2 = 4K_1$ )
- $K_2 = A$  fixed count equal to 17408 counts ( $K_2 = 41$
- $K_3 = A$  fixed count equal to 25600 counts
- N = Digital output count corresponding to the analog input voltage, AIN

#### PHASE 0

After the start pulse is applied, switch SW2 is closed (all other switches open) and the integrator output is ramped to comparator zero crossing. Phase 0 can be considered the reset phase of the converter, and always has a duration  $t_0 = R_1C_1$  (integrator time constant). Upon zero crossing, counters  $K_1$  and  $K_2$ are started, switch SW2 is opened and SW1 is closed.

#### PHASE 1

Phase 1 integrates (AGND  $- V_S$ ) for a fixed period of time (by counter  $K_1$ ) equal to  $t_1 = K_1 t$ . At the end of phase 1, switch SW1 is opened and SW2 is closed.

#### PHASE 2

The integrator input is switched to  $(V_{REF1} - V_S)$  and the output ramps down until zero crossing is achieved. The integration time  $t_2 = (K_1 + n)t$  includes the error count "n" due to offsets, etc. At the end of phase 2, switch SW2 is opened, SW3 is closed, and a third counter  $(K_3)$  is started.

#### PHASE 3

Phase 3 integrates the analog input (AIN - V<sub>S</sub>) until counter K<sub>2</sub> counts 4K<sub>1</sub>t. At this time SW3 is opened and SW2 is closed again.

#### PHASE 4

Phase 4 integrates ( $V_{REF1} - V_S$ ) and the comparator output ramps down until zero crossing once again is achieved. Since the comparator always approaches zero crossing from the same slope, propagation delay is constant and hysteresis effect is eliminated.



Figure 2. Quad Slope Timing Diagram

The time t5 between the phase 4 zero crossing and the termination of counter K3 is considered equal to 2N counts. N, the number of counts at the COUT terminal, is obtained by a divide-by-two counter stage. This reduces "jitter" effect. Barring third (and higher) order effects, it can be proven that:

$$N = \left(\frac{AIN}{V_{REF1}} - 1\right) \cdot 2K_1 + \frac{K_3}{2} + \left(\frac{AIN}{V_{REF1}} - 1\right) \cdot \left[\frac{AGND}{V_{REF1}} (1 + 2\alpha) - \alpha^2\right] \cdot 2K_1$$
(EQN 1)

error term

ideal transfer function

where:

 $\alpha = \frac{2V_{\rm S} - V_{\rm REF1}}{V_{\rm REF1}}$ 

The ideal case assumes:

AGND = 0V $V_{\rm S} = \frac{V_{\rm REF1}}{2}$ , therefore  $\alpha = 0$ 

Then (EQN 1) simplifies to:

$$N = \frac{AIN}{V_{REF1}} \cdot 8704 + 4096$$
or
$$N = \frac{AIN}{V_{FS}} \cdot 4096 + 4096$$
(EQN 2)
(EQN 3)

where:

$$V_{FS}$$
 = full scale input voltage =  $\frac{V_{REF1}}{2.125}$ 

The parallel output (DB0-DB12) of the AD7550 represents the number N in binary 2's complement coding when the C<sub>OUT</sub> pin is connected to the C<sub>IN</sub> pin (see Table II).

	TA	ABLE II		
OUTPUT	CODING	(Bipolar	2's	Complement)

Analog Input (Note 1)	N N N N N	Parallel Digital Output (Note 3)			
		OVRG	DB12	DB0	
+Overrange	-	1	0	1111 1111 1111	
+VFS (1-2 <sup>-12</sup> )	8191	0	0	111111111111111	
+VFS (2 <sup>-12</sup> )	4097	0	0	0000 0000 0001	
0	4096	0	0	0000 0000 0000	
-VFS (2 <sup>-12</sup> )	4095	0	1	111111111111111	
-VFS	0	0	1	0000 0000 0000	
-Overrange		, 1	1	0000 0000 0000	

Notes

V<sub>REF1</sub> 1 2.125

N = number of counts at C<sub>OUT</sub> pin
 C<sub>OUT</sub> strapped to C<sub>IN</sub>; LBEN, HBEN and STEN = Logic 1

#### ERROR ANALYSIS

Equation 1 shows that only  $\alpha$  and AGND generate error terms. Their impact can be analyzed as follows:

Case 1: AGND = 0,  $\alpha \neq 0$ 

Error sources such as capacitor-leakage (IL) and op amp offset (e) cause  $\alpha$  to be different from zero.

Under this condition,

$$\alpha = \frac{2 (e + I_L R_1)}{V_{REF1}}$$

where ILR1 is the equivalent error voltage generated by leakage IL.

The evaluation of this error term is best demonstrated through the following example:

Assume:

$$e = 5mV$$
,  $I_{L} = 5nA$ ,  $R_{1} = 1M\Omega$  and  $V_{REF1} = 4.25V$ .

Then

$$\alpha = 4.7 \times 10^{-3}$$

and:

$$N = \left[\frac{AIN}{V_{REF1}} - 1\right] \times 8704 + 12800 - \left[\frac{AIN}{V_{REF1}} - 1\right] \times 22.1 \times 10^{-6} \times 8704$$

error term N<sub>c</sub>

Therefore, the error count  $N_{\epsilon}$  is as follows:

For AIN =  $-V_{FS}$ :  $N_{\epsilon} = 0.28$  counts = 0.28LSB AIN = 0:  $N_{\epsilon} = 0.19$  counts = 0.19LSB AIN =  $+V_{FS}$ :  $N_{\epsilon}$  = 0.09 counts = 0.09LSB

The above example shows the strong reduction of the circuit errors because of the  $\alpha^2$  term in (EQN 1). Another consequence of this effect is that  $N_{f}$  is always positive, regardless of the polarity of the circuit errors.

#### Case 2: AGND $\neq 0, \alpha = 0$

When AGND is different from the signal ground, then this error will come through on a first-order basis. Indeed:

$$N = \begin{bmatrix} AIN \\ V_{REF1} & -1 \end{bmatrix} \cdot 8704 + 12800 + \begin{bmatrix} AIN \\ V_{REF1} & -1 \end{bmatrix} \cdot \frac{AGND}{V_{REF1}}$$

error term N<sub>e</sub>

The following example demonstrates the impact of AGND.

Let AGND = 1mV and  $V_{REF1}$  = 4.25V.

For AIN =  $-V_{FS}$ , then  $N_{\epsilon}$  = 3.01 counts AIN = 0, then  $N_{\epsilon}$  = 2.05 counts AIN =  $+ V_{FS}$ , then N<sub>e</sub> = 1.08 counts

Therefore, ground loops should be minimized because a 330µV difference between AGND and signal ground will cause 1 count (1 LSB) of error when the analog input is at minus full scale. An optimized ground system is shown in Figure 7.

#### **OPERATING GUIDELINES**

The following steps, in conjunction with Figure 3, explain the calculations of the component values required for proper operation.

#### 1. DETERMINATION OF VREF1

When the full scale voltage requirement (VFS) has been ascertained, the reference voltage can be calculated by:

#### $V_{REF1} = 2.125 (V_{FS})$

V<sub>RFF1</sub> must be positive for proper operation.

#### 2. SELECTION OF C<sub>3</sub> (INTERNAL CLOCK OPERATION)

For internal clock operation, connect capacitor  $C_3$  to the clock pin as shown in Figure 3. The clock frequency versus capacitor  $C_3$  is shown in Figure 4.

The clock frequency must be limited to 1.3MHz for proper operation.

#### 3. SELECTION OF INTEGRATOR COMPONENTS (R1 AND C1)

To ensure that the integrator's output doesn't saturate to its bound  $(V_{DD})$  during the phase (3) integration cycle, the integrator time constant  $(R_1C_1)$  should be approximately equal to:

$$\pi = R_1 C_1 = \frac{V_{\text{REF1}} (9 \times 10^3)}{f_{\text{CLK}} (V_{\text{DD}} - 4V)}$$

The integrator components  $R_1$  and  $C_1$  can be selected by referring to Figure 5 and/or Figure 6. Figure 5 plots the time constant ( $R_1C_1$ ) versus clock frequency for different reference voltages. Figure 6 is a direct plot of the required  $C_1$ versus f<sub>CLK</sub> for  $R_1$  values of 1M $\Omega$  and 10M $\Omega$ .

 $R_1$  can be a standard 10% resistor, but must be selected between 1M  $\Omega$  to 10M  $\Omega.$ 

The integrating capacitor " $C_1$ " must be a low leakage, low dielectric absorption type such as teflon, polystyrene or polypropylene. To minimize noise, the outside foil of  $C_1$  must be connected to IR<sub>OUT</sub>.

#### 4. CONVERSION TIME

As shown in Figure 2, the conversion time is independent of the analog input voltage AIN, and is given by:

 $t_{convert} = t_{STRT} + \frac{34306}{f_{CLK}} + R_1C_1$ 

where:

 $t_{STRT}$  = STRT pulse duration  $R_1C_1$  = Integrator Time Constant  $f_{CLK}$  = CLK Frequency

For example, if  $V_{EEF1} = 4.25V$ ,  $R_1 = 1M\Omega$ ,  $C_1 = 4,000pF$ and CLK = 1MHz, the conversion time (not including  $t_{STRT}$ , which is normally only microseconds in duration) is approximately 40 milliseconds.

#### 5. EXTERNAL OR AUTO STRT OPERATION

The STRT pin can be driven externally, or with the addition of  $C_2$ , made to self-start.

The size of  $C_2$  determines the length of time from end of conversion until a new conversion is initiated. This is the "data valid" time and is given by:

 $t_{DAV} \approx (1.7 \times 10^6 \Omega) C_2 + 20 \mu s$ 

When first applying power to the AD7550, a 0V to  $V_{DD}$  positive pulse (power up restart) is required at the STRT terminal to initiate auto STRT operation.

#### 6. INITIAL CALIBRATION

Trim R<sub>4</sub> (Figure 3) so that pin 2 (IRJCT) equals  $1/2 V_{REF1} \pm 0.6\%$ . When measuring the voltage on IRJCT, apply a Logic "1" to the STRT terminal.



Figure 3. Operation Diagram

ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-87





Figure 5. Integrator Time Constant (R1C1) vs. fCLK for Different Reference Voltages



Figure 6. Integrator Capacitance (C1) vs. fCLK for Different Integrator Resistances (R1)

#### APPLICATION HINTS

When operating at  $f_{CLK}$  greater than 500kHz, the following steps are recommended to minimize errors due to noise coupling (see Figure 7).

- 1. Decouple AIN (pin 5),  $V_{REF1}$  (pin 3) and  $V_{REF2}$  ( pin 7) through  $0.01\mu F$  to signal ground.
- 2. Signal ground must be located as close to pin 8 (AGND) as possible.
- 3. Keep the lead lengths of R<sub>1</sub> and C<sub>1</sub> toward pin 2 (IRJCT) as short as possible. In addition, both components should lie over the analog ground plane. If C<sub>1</sub> has an outside foil, connect it to pin 6 (IROUT), not pin 2.
- 4. Hold the data bit enables (HBEN, LBEN) in the 0 state during conversion. This is easily accomplished by tying <u>STEN</u> to the 1 state and driving HBEN and LBEN with <u>BUSY</u>. This prevents the DB0 through DB12 outputs from coupling noise into the integrator during the phase 1-4 active integration periods.



Figure 7. Ground System



### CMOS 12-Bit Plus Sign Monolithic A/D Converter

### AD7552

FEATURES

12-Bit Binary with Polarity and Overrange Accuracy ± 1LSB Microprocessor Compatible Ratiometric Operation Low Power Dissipation Low Cost

#### AD7552 FUNCTIONAL BLOCK DIAGRAM



#### GENERAL DESCRIPTION

The AD7552 is a 12-bit plus sign and overrange monolithic CMOS analog to digital converter. The "Quad Slope" conversion algorithm (Analog Devices patent No. 3872466) converts any offset voltages due to the integrator, comparator etc. to a digital number and subsequently reduces the total system drift error to a second order effect.

The AD7552 parallel output data lines have three-state logic and are microprocessor compatible. Separate enable lines control the lower eight LSBs (low byte enable) and the five MSBs (high byte enable). An overrange flag is also available which together with the BUSY and  $\overline{\text{BUSY}}$  flags can be interrogated through the STATUS ENABLE providing easy microprocessor interface.

#### **PRODUCT HIGHLIGHTS**

- 1. The output data (12-bits plus sign) may be directly accessed under control of two byte enable signals for a simple parallel bus interface. The overrange and converter busy signals are accessed by a status enable signal.
- 2. The AD7552 conversion time is approximately 160ms with a 250kHz clock.
- 3. Serial count out available for isolated A/D conversion via opto-isolators.
- 4. A conversion start can be controlled by an externally applied signal or, with the addition of a capacitor, the converter can be made to self start.
- 5. For most applications, the AD7552 needs only three resistors, one capacitor, and a reference voltage since the integrating amplifier, comparator, switches and digital logic are all on the CMOS chip.

# **SPECIFICATIONS** $(V_{DD} = +12V, V_{CC} = +5V, V_{SS} = -5V, V_{REF1} = +4.25V$ unless otherwise noted)<sup>1</sup>

Parameter	$T_A = +25^{\circ}C$	$T_A = 0 \text{ to } + 70^{\circ}\text{C}$	Units	Conditions/Comments
ACCURACY				
Resolution	12-bits plus sign	12-bits plus sign		± 4096 counts, binary 2's complement coding
Accuracy of Reading (Including Noise)	±1	±1	Counts max	$f_{CLK} = 250 \text{kHz}, \text{R1} = 1.8 \text{M}\Omega, \text{C1} = 0.01 \mu \text{F}$
	•			95% of conversions meet this specification
Noise (Flicker)	±1	±1	Counts max	From nominal reading, not exceeded 95% of time
	±2	±2	Counts max	From nominal reading, not exceeded 99% of time
ANALOCINPUTS				
ANALOG INPUTS	DI	<b>D</b> 1	MO	D 1 is the autom of internation provides
AIN (pin 5) Input Resistance	RI		Mamin	K1 is the external integrating resistor
V <sub>REF1</sub> (pin 3) Input Resistance	RI I		Milmin	connected between IROUT AND IRJCT
V <sub>REF2</sub> (pin 7) Leakage Current	1	10	nA typ	
DIGITAL INPUTS				
CIN (pin 17), HBEN (pin 18),				•
LBEN (pin 19), STEN (pin 37)				
VII	+0.8	+0.8	V max	$V_{CC} = +5V$
VIH	+2.4	+2.4	V min	
V <sub>II</sub> ·	+1.2	+1.2	Vmax	$V_{CC} = +12V$ (V <sub>H</sub> = 10% of V <sub>CC</sub> )
Viii	+10.8	+ 10.8	Vmin	$(V_{\rm HI} = 90\%  \text{of}  V_{\rm CC})$
In Inc	1	1	u A max	$V_{cc} = \pm 5V \text{ to } \pm 12V$
START(nin 14)	•	•	primax	
V	+0.8	+0.8	Vmax	V = +5V to V
VII.	+ 0.0	+ 0.0	V miax	$v_{\rm CC} = \pm 5 v  {\rm to}  v_{\rm DD}$
VIH	+ 5.0	+ 3.0	v min	
IIL.	-5/-50	- 5/ 50	μA typ/max	$V_{\rm CC} = +5V$ to $V_{\rm DD}$ , BUSY (pin 36) = $V_{\rm OL}$
I <sub>IH</sub>	+0.5/+2.0	+0.5/+2.0	mA typ/max	$V_{CC} = +5V$ to $V_{DD}$ , BUSY (pin 36) = $V_{OH}$
CLOCK (pin 15)				
VIL	+0.8	+0.8	V max	$V_{CC} = +5V$
VIH	<sup>+</sup> + 3.0	+3.0	V min	
VIL	+1.2	+1.2	V max	$V_{CC} = +12V$ (V <sub>IL</sub> = 10% of V <sub>CC</sub> )
VIH	+10.8	+ 10.8	V min	$(V_{IH} = 90\% \text{ of } V_{CC})$
IIL	-0.1/-1.0	-0.1/-1.0	mA typ/max	$V_{IN} = V_{IL}; V_{CC} = +5V \text{ to } +12V$
IIH	+0.1/+1:0	+0.1/+1.0	mA typ/max .	$V_{IN} = V_{IH}; V_{CC} = +5V \text{ to } +12V$
DIGITAL OUTPUTS				
C = (pin 16) OVPC(pin 24)				
DUSY(nin 25) DUSY (nin 26) and				
DB0 DB12(a;a=21, 22)	*			
DB0-DB12 (pins 21-55)				
V <sub>OL</sub>	+0.8	+0.8	v max	$V_{CC} = +5V$ , $I_{SINK} = 1.6mA$
V <sub>OH</sub>	+4.0	+4.0	Vmin	$V_{CC} = +5V$ , $I_{SOURCE} = 40\mu A$
V <sub>OL</sub>	+1.2	+1.2	V max	$V_{CC} = +12V, I_{SINK} = 1.6mA$
V <sub>OH</sub>	+10.8	+ 10.8	Vmin	$V_{CC} = +12V, I_{SOURCE} = 0.6mA$
Capacitance per Pin <sup>3</sup>	5	5	pF typ	Outputs in high impedance state
Leakage per Pin	1 .	1	μA max	Outputs in high impedance state
DYNAMICPERFORMANCE				······································
Conversion Time	160	160	mstvn	$R_{1} = 1.8MQ C_{1} = 0.01 \mu F f_{ev} = 250 kHz$
Bronggation Delays <sup>3</sup>	100	100	matyp	$KI = 1.0002, CI = 0.01 \mu I, ICLK = 250 KI I2$
STEN to BUCK BUCK or OVDC	400	700		Turically 250-and + 25%C (and most range)
SIEN IOBUSI, BUSI, OFOVRG	400	700	nsmax	Typically 250hs at +25 C (see next page)
	200	<b>5</b> 00		STEN going HIGH (+3V) or LOW (0V)
LBEN to DB0-DB7	300	500	ns max	Typically 160ns at + 25°C (see next page)
-				LBEN going HIGH $(+3V)$ or LOW $(0V)$
HBEN to DB8-DB12	300	500	ns max	Typically 160ns at + 25°C (see next page)
				LBEN going HIGH $(+3V)$ or LOW $(0V)$
STRT Pulse Width	300	500	ns min	Typically 220ns at + 25°C
				$V_{IN}(STRT) = 0$ to $+ 3V$
POWER SUPPLIES				and the second sec
V V V V V V V V V V V V V V V V V V V	1 10/ 1 12	10/112	V min/may	
* DD V	- 10/ + 12	-5/ 12	V min/max	
V SS	-5/-12	- 5/ 12	v min/max	
VCC	$+ 3/V_{DD}$	+ 5/V <sub>DD</sub>	v min/max	
IDD	0.8/2	0.8/2	mA typ/max	SIKI (pin 14) held HIGH,
ISS	0.3/2	0.3/2	mA typ/max	digital outputs floating.
I <sub>CC</sub>	0.1/1	0.1/1	mA typ/max	$V_{CC} = +5V$
	0.5/2	0.5/2	mA typ/max	$V_{CC} = +12V$

NOTES

<sup>1</sup>Full scale voltage =  $\pm V_{REF1} \div 2.125$ . For  $V_{REF1} = +4.25V$  FS voltage is  $\pm 2.00V$ .

The equivalent input circuit is the integrator resistor R1 in series with a voltage source  $V_{RLF2}$  (=  $V_{RLF1}$  l + 2, see Figure 1).

<sup>3</sup>Guaranteed but not tested.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

 $(T_{\Lambda} = +25^{\circ}C \text{ unless otherwise noted})$ 

V <sub>DD</sub> to	A	١G	N	D										•	:						0V, + 14V
V <sub>DD</sub> to	Ē	)G	N	D	)					•											0V, +14V
$V_{SS}$ to	A	GN	11	)											•		٠.				0V, -14V
V <sub>SS</sub> to	D	Gl	N	D																	0V, - 14V
AGND	to	5 <b>1</b>	D	Gl	N	C															0V, +14V
V <sub>CC</sub> to	D	G	Ń	D					•				•								$. 0V, V_{DD}$
V <sub>REF1</sub>						•															$V_{SS}, V_{DD}$
V <sub>REF2</sub>									•					•						A	GND, V <sub>DD</sub>
AIN .						•	•				•		•								$V_{SS}, V_{DD}$
IRIN									•							•					$V_{88}, V_{DD}$
IRJCT								` <b>.</b>										•		A	GND, V <sub>DD</sub>
																			-		

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above

IROUT
Digital Input Voltage
HBEN, LBEN, STEN, $C_{IN}$ DGND, (DGND + 27V)
CLK, START DGND, V <sub>DD</sub>
Digital Output Voltage
DB0-DB12, OVRG, BUSY, BUSY, COUT DGND, VCC
Operating Temperature Range 0 to +70°C
Storage Temperature +65°C to +150°C
Power Dissipation (Package)
Up to $+50^{\circ}$ C
Derates above + 50°C by 10mW/°C
Lead Temperature (Soldering, 10secs) + 300°C

those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION:-

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



ORDERING INFORMATION

Model	Temperature Range	Package <sup>1</sup>
AD7552KN	0 to + 70°C	Plastic DIP (N40A)
<sup>1</sup> See Section 20 fo	r package outline information.	

PIN CONFIGURATION



STEN to BUSY, BUSY, or OVRG Propagation Delays



LBEN to DB0–DB7, HBEN to DB8–DB12 Propagation Delays

SENSITIVE DEVICE

een

#### PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	NC	No Connection
2	IRICT	IntegratoR JuncTion, Summing junction (negative input) of integrating amplifier.
3	VRIAN	Voltage REFerence Input (normally + 4.25 volts).
4	IRIN	IntegratoR INput. External integrating resistor R1 is connected between IRICT and IRIN.
5	AIN	Analog INput, Unknown analog input voltage to be measured. Full scale AIN equals Verte/2, 125.
6	IROUT	Integrate Oliver and the store of the store
7	Varra	Notate REFerence $\rightarrow 2$ Input V <sub>putual</sub> is normally obtained by a potential divider circuit as shown in Figure 3
8	AGND	Analog GrouND
Q	Vac	Magazine Supply $(-5V \text{ to } -12V)$
10	V SS NC	Ne Connection
11	NC	
11	NC	No connection
12	NC	No Connection
13	NU .	No Connection
14	SIRI ,	START Conversion. When STRT goes to a Logic "1", the AD/552's digital logic is set up
		and BUSY is latched "high". When STKT returns "low", conversion begins in synchronization
		with CLK. Reinitiating STRT during conversion causes a conversion restart. STRT can be
		driven from an external logic source or can be programmed for continuous conversion by con-
		necting an external capacitor between STRT and DGND. An externally applied STRT command
		must be a positive pulse of at least 300 nanoseconds to ensure proper set-up of the AD7552 internal logic.
15	CLK	CLocK Input. The CLK can be driven from external logic, or can be programmed for internal
		oscillation by connecting an external capacitor between CLK and DGND.
16	COUT	Count OUT provides a number (N) of gated clock pulses given by:
		$N = \left  \frac{1}{V_{OFFF}} 2.125 + 1 \right  4096$
17	C <sub>IN</sub>	Count IN is the input to the output counter. 2's complement binary data appears on the DB0
1		through DB12 output lines (if the HBEN and LBEN enable lines are "high") if $C_{OUT}$ is
		connected to C <sub>IN</sub> .
18	HBEN '	High Byte ENable is the three-state logic enable input for the DB8–DB12 data outputs. When
		HBEN is "low", the DB8-DB12 outputs are floating. When HBEN is "high," digital data
		appears on the data lines.
19	LBEN	Low Byte ENable is the three-state logic enable for DB0–DB7. When LBEN is "low,"
		DB0-DB7 are floating. When "high," digital data appears on the data lines.
.20	DGND	Digital GrouND is the ground return for all digital logic and the comparator.
21	DB0	Data Bit 0 (least significant bit)
22	DB1	
23	DB2	
24	DB3	
25	DB4	
26	DB5	
27	DB6	CODE: 2's Complement
28	DB7	
29	DB8	
30	DB9	
31	DB10	
32	DB11	
33	DB12	Data Bit 12 (most significant bit)
34	OVRG	OVerRanGe indicates a Logic "1" if AIN exceeds plus or minus full scale by at least 1/21 SB
21		OVRG is a three-state output and floats until STEN is addressed with a Logic "1"
35	BUSY	Not BUSY BUSY indicates whether conversion is complete or in progress BUSY is a three-
55	DOOL	state output which floate until STEN is addressed with a Logic "1" "When addressed
		BUSY will indicate either a "1" (conversion complete) or a "0" (conversion in progress)
26	RUSV	BUSV indicates conversion status BUSV is three-state output which floats until STEN is
30	0001	addressed with a Logic "1," When addressed BUCV indicates a "0" (conversion complete)
		autresseu with a Logic 1. witch audresseu, DOST indicates a 0 (conversion complete)
27	OTEN	OF a 1 (conversion in progress).
51	JI EIN	o ratus Elvable is the infree-state control input for BUSY, BUSY, and UVKG. When SI Elvis "high",
20	NC	the three outputs are enabled.
38	NU	No Connection
39	VCC	Logic Supply. Digital inputs and outputs are 11L compatible if $V_{CC} = +5V$ , CMOS
	••	compatible for $V_{CC} = +10V$ to $V_{DD}$ .
40	V <sub>DD</sub>	Positive Supply $+10V$ to $+12V$ .

Component limitations such as switch leakage, as well as operational amplifier offset voltage and bias current (and the temperature dependency of these errors), are major obstacles when designing high resolution integrating A/D converters. The AD7552 utilizes a patented *quad slope* conversion technique (Analog Devices Patent No. 3872466) to reduce the effects of such errors to second order effects.

Figure 1 shows a simplified quad slope integrator circuit. The various inputs AGND (Analog Ground),  $V_{REF1}$ , and AIN (Analog Input) are applied in sequence to the integrator via switches 1-3 (see Table 1), creating four slopes at the integrator output (phase 1-4 of Figure 2). If the equivalent summing junction voltage  $V_S$  is precisely  $0.5V_{REF1}$ , the phase 1 and phase 2 integration times are equal, indicating there are no input errors. If  $V_S \neq 0.5V_{REF1}$  (due to amplifier offset voltage, bias current, etc.), an error count "n" is obtained. The analog input integration cycle (phase 3) is subsequently lengthened or shortened by "n" counts, depending on whether the error was positive or negative.



Figure 1. Simplified Quad Slope Integrator Circuit

Phase	Input Voltage	Integration Time
1 2 3 4	AGND-V <sub>S</sub> V <sub>REF1</sub> -V <sub>S</sub> AIN-V <sub>S</sub> V <sub>REF1</sub> -V <sub>S</sub>	$ t_1 = K_1 t t_2 = (K_1 + n)t t_3 = (2K_1 - n)t t_4 = (K_3 - 2K_1 + n - 2N)t $



### **Quad Slope Theory of Operation**

where:

- t = The CLK period
- n = System error count
- $K_1 = A$  fixed count equal to 4352 counts
- $K_2 = A$  fixed count equal to 17408 counts ( $K_2 = 4K_1$ )
- $K_3 = A$  fixed count equal to 25600 counts
- N = Digital output count corresponding to the analog input voltage, AIN

The time  $t_5$  between the phase 4 zero crossing and the termination of counter  $K_3$  is considered equal to 2N counts. N, the number of counts at the C<sub>OUT</sub> terminal, is obtained by a divide-by-two counter stage. This reduces "jitter" effect. Barring third (and higher) order effects, it can be proven that:



where:

AGND = Voltage at AD7552 pin 8 (AGND) measured with respect to  $V_{REF1}$  and AIN signal common ground. (Ideally, AGND = 0V)

$$\alpha$$
 is an error term equal to  $\frac{2V_S - V_{REF1}}{V_{REF1}}$ 

Ideally  $\alpha$  = when V<sub>S</sub> = 0.5V<sub>REF1</sub>.

NOTE:

 $V_{S} = V_{REF2} + V_{OS} + I_{B} R_{1} + I_{SWO} R_{1}$ 

WHERE:

 $V_{REF2} = 0.5 V_{REF1}$  if no error is present

 $V_{OS} = Offset voltage of integrator amplifier$ 

 $I_B R1 =$  Equivalent integrator amplifier offset voltage due to bias current of integrator amplifier

 $I_{SWO} R1$  = Equivalent integrator amplifier offset voltage due to SW0 leakage current.



The ideal case assumes:

where:

FS = full scale input voltage =  $\frac{V_{REF1}}{2.125}$ 

Equation 1 shows that only  $\alpha$  and AGND generate error terms. Errors due to  $\alpha \neq 0$  are strongly reduced because of the  $\alpha^2$  term in equation 1. Errors due to AGND  $\neq 0$  will, however, have a first order effect on the system performance. Great care should be taken in any circuit layout to minimize or eliminate ground loops between AGND and signal ground. A recommended grounding system is shown in Figure 5.

#### **OUTPUT CODING**

The parallel output (DB0–DB12) of the AD7552 represents the number N in binary 2's complement coding when the  $C_{OUT}$  pin is connected to the  $C_{IN}$  pin (see Table 2).

Analog Input (Note 1)	N (Note 2)			Parallel Digital Output (Note 3)					
		OVRG	DB12	DB11		DB0			
+ Overrange	8191	1	0	1111	1111	1111			
+(FS-1LSB)	8191	0	0	1111	1111	1111			
+ 1LSB	4097	0	0	0000	0000	0001			
0	4096	0	0	0000	0000	0000			
– 1LSB	4095	0	1	1111	1111	1111			
-(FS-1LSB)	1	0	1	0000	0000	0001			
– FS	0	0	1	0000	0000	0000			
- Overrange	0	1	1	0000	0000	0000			

NOTES:

 ${}^{1}\text{FS} = \frac{V_{\text{REF1}}}{2.125}$ ; 1 Least Significant Bit (LSB) = FS(2<sup>-12</sup>)

<sup>2</sup>N = number of counts at C<sub>OUT</sub> pin

COUT strapped to CIN; LBEN and HBEN = Logic 1

Table 2. Output Coding (Bipolar 2's Complement

#### ANALOG CIRCUIT SET-UP AND OPERATION

The following steps, in conjunction with the analog circuitry of Figure 3 explain the selection of the various component values required for proper operation.

#### 1. Determination of V<sub>REF1</sub>

The reference voltage  $V_{REF1}$  and the full scale input voltage FS are related by

 $V_{REF1} = 2.125 (FS)$ 

 $V_{REF1}$  must be positive for proper operation. A typical value of  $V_{REF1}$  is +4.251. An AD584 may be used to provide the reference.

#### 2. Selection of Integrator Components R1 and C1

The integrator time constant should be approximately equal to

$$R1C1 \approx \frac{V_{REF1}(9 \times 10^3)}{f_{CLK}(V_{DD} - 4V)}$$

The integrating capacitor Cl should be a low leakage, low dielectric absorption type such as Teflon, polystyrene or polypropylene. To minimize noise, the outside foil of Cl should be connected to the output of the integrating amplifier and not to its summing junction.

$$\begin{array}{c|cccccc} V_{KT} \bullet & V_{CC} & \frac{1}{29} \bullet & V_{CC} & V_{CC} & V_{CC} & \frac{1}{29} \bullet & V_{CC} & \frac{1}{29} \bullet & \frac$$

Improper selection of the integrator time constant (time constant = R1 C1) may cause excessive noise due to the integrator output swing being too low, or may cause nonlinear operation if the integrator output attempts to exceed the rated output voltage of the amplifier.

#### 3. Determining Conversion Time

As shown in Figure 2, the conversion time is independent of the analog input voltage AIN, and is given by:

$$t_{CONVERT} = t_{STRT} + \frac{34306}{f_{CLK}} + R1 C1$$

where:

 $t_{STRT} = STRT$  pulse duration.

 $R_1C_1$  = Integrator Time Constant.

 $f_{CLK} = CLK$  Frequency at pin 15.

#### 4. External or Auto STRT Operation

The STRT pin can be driven externally, or with the addition of C2, made to self-start.

The value of C2 determines the length of time from end of conversion until a new conversion is initiated. This is the "data valid" time and is given by;

 $t_{DAV} \approx (1.17~\times~10^6 \Omega)~C2~+~20 \mu s$ 

When first applying power to the AD7552, a 0V to  $V_{DD}$ positive pulse (power up restart) is required at the STRT terminal to initiate auto STRT operation. See APPLICATIONS HINTS No. 5.

#### 5. Internal Clock Operation

The CLK input, pin 15, should normally be driven from an external crystal frequency source, particularly if operation above 250kHz is required. However, for noncritical applications an internal clock oscillator can be activated when a capacitor is connected from pin 15 to DGND. Figure 4 shows a typical curve of clock frequency versus capacitance, C3. Due to process variations the actual operating frequency for a

given value of C3 can vary from device to device by up to 100%. Consequently it may be necessary to "tune" C3 to provide the correct clock frequency for a given  $V_{REF1}$  and R1C1. For proper operation the clock frequency should be limited to 250kHz. Conversion speeds of up to 80ms can be obtained by increasing the clock frequency to 500kHz. However the flicker due to noise will also increase. See APPLICATIONS HINTS No. 8.

#### 6. Initial Calibration

Trim R3 (Figure 3) so that the voltage on pin 2 (IRJCT) equals  $1/2V_{REF1} \pm 0.6\%$ . During this trim and measurement cycle apply a logic HIGH to pin 14 (STRT). This will prevent the AD7552 from executing a conversion.

### **Application Hints**



Figure 4. Internal Clock Frequency vs. C3



Figure 5. Recommended Grounding System

#### APPLICATIONS HINTS

- 1. Decouple AIN (pin 5),  $V_{REF1}$  (pin 3) and  $V_{REF2}$  (pin 7) through 0.01  $\mu F$  to signal ground.
- 2. Signal ground must be located as close to pin 8 (AGND) as possible.
- Keep the lead lengths of R1 and C1 toward pin 2 (IRJCT) as short as possible. In addition, both components should lie over the analog ground plane. If C1 has an outside foil, connect it to pin 6 (IROUT), not pin 2.
- 4. Hold the data bit enables (HBEN, LBEN) in the 0 state during conversion. This is easily accomplished by tying <u>STEN</u> to the 1 state and driving HBEN and LBEN with <u>BUSY</u>. This prevents the DB0 through DB12 outputs from coupling noise into the integrator during the phase 1–4 active integration periods.
- 5. To avoid the requirement of providing a positive STRT pulse on power-up to initiate the auto start operation, the following circuit may be used.



The output of the open collector NAND gate is initially high on power-up. When the charging voltage on CS reaches the input threshold level of the NAND gate, the output goes low and remains low to allow the AD7552 to self start.

 Under no circumstances should V<sub>CC</sub> exceed V<sub>DD</sub> especially during power-up and power-down. In cases where this situation could occur the following diode protection scheme is recommended.



- 7. Some solder fluxes and cleaning materials can form slightly conductive films which cause leakage effects across the integrating capacitor. The user is cautioned to ensure that the manufacturing process for circuits using the AD7522 does not allow such films to remain after assembly. Otherwise the accuracy and noise performance of the device will be affected.
- 8. A suggested crystal oscillator circuit is shown below for use with a  $V_{CC}$  of +5V. It uses a standard 4.096MHz crystal which is divided down by 16 to produce a clock frequency of 256kHz.



9. A printed circuit layout for an evaluation board is shown in Figure 8a and 8b. Figure 6 shows the circuit diagram for this evaluation board with component values for f<sub>CLK</sub> = 250kHz, V<sub>REF1</sub> = +4.25V operation. Figure 7 shows the component overlay for Figure 8a. Note that either BUSY (pin 35) or BUSY (pin 36) is available at the edge connector via a wire link. Note also that STEN (pin 37) may be tied high via a wire link.



NOTES: 'SI IS A PUSHBUTTON SWITCH TO INITIATE AUTO-START OPERATION. SI AND C2 ARE NOT REQUIRED FOR EXTERNAL. START OPERATION. '2C IS NOT REQUIRED FOR EXTERNAL CLOCK OPERATION. 'FOR CALIBRATION HOLD PIN 14 (STRT) HIGH ADJUST BG UNTIL THE VOLTAGE ON PIN 3 (LIRJCT) IS 2.125 ±0.025V. 'R1, R2, R4, R5 1% TOLERANCE, METAL FILM.

\*C1 MUST BE A LOW LEAKAGE, LOW DIELECTRIC ABSORPTION TYPE SUCH AS TEFLON, POLYSTYRENE OR POLYPROPYLENE. \*C8, C10 AND C12 ARE SOLID ELECTROLYTE TANTULUM CAPACITORS. \*L1 - L14 ARE LEDS, MONSANTO MV55 OR EOUIVALENT. #R7 - R13 AND R14 - R20 ARE PROVIDED BY TWO THICK-FILM. RESISTOR NETWORKS, EACH IN AN 8-PIN SINGLE-IN-LINE PACKAGE. SUITABLE NETWORKS AVAILABLE FROM BECKMAN INSTRUMENTS INC., 2500 HARBOR BOULEVARD, FULLTERTON, CA 92634, MODEL NO. 764-1-4K7.





Figure 7. Component Overlay for Figure 8a


Figure 8a. Component Side



Figure 8b. Foil Side

11

#### **OBTAINING SIGN-MAGNITUDE 4 DIGIT BCD CODING** FROM THE AD7552

Referring to Figure 9 when a convert start pulse is received the four decade presettable up/down counter is loaded with the value 4096. The low level on the up/down count input (Q of X1 = 0) places the CD4029 counters into the count down mode. The contents of the four decade BCD counter are decremented each time a pulse is detected on COUT. The number of pulses appearing on C<sub>OUT</sub> is related to both the magnitude and the polarity of the input voltage. If the counter reaches the all 0's state, the flip-flop (X1) is set, placing a high level signal on the up/down count input. The counter will now count up on succeeding COUT pulses.



Figure 9. Sign-Magnitude BCD Conversion Circuitry

		SIGN-MAGNITUDE BCD CODING <sup>1</sup>						
Analog Input <sup>2</sup>	$N^3$	OVRG	Sign	Digit 4	Digit 3	Digit 2	Digit 1	
+ Overrange	8191	1	0	4	0	、9	5	
+ FS – 1LSB	8191	0	0	4	0	9	5	
+ 1LSB	4097	0.	0	0	0	0	1	
0 +	4096	0	0	0	0	0	0	
0	4096	0	1	0	0	0	0	
- 1LSB	4095	0	1	0	0	0	1	
-(FS - 1LSB)	1	0	1	4	0	9	5	
– FS	0	1	1	4	0	9	6	
- Overrange	0	1	1	4	0	9	6	

NOTES

<sup>1</sup>Using circuit of Figure 9. <sup>2</sup> FS = V<sub>R1:F1</sub> + 2.125; 1 Least Significant Bit (LSB) = FS (2<sup>-12</sup>).

 $^{3}N = number of counts at C_{OUT} pin.$ 

#### Table 3. Sign-Magnitude BCD Coding

Referring to Table 3 no counts occur on COUT when the input voltage is either overrange or equal to -FS. Since the most negative value which can be represented in sign-magnitude coding is -(FS - 1LSB) whereas in two's complement coding it is -FS, the X2 flip-flop of Figure 9 ensures that the OVRG output is high if either AIN is overrange or AIN = -FS. Note that there are two codes for zero analog input. This is the result of gating the carry out signal from X6 with the input clock signal COUT. As mentioned previously, the number of counts at the COUT terminal is obtained by an internal divide-by-two counter stage. Depending on whether the number of counts to this divide-by-two was odd or event COUT can remain in either a high or a low state at the end of phase 4. If AIN is negative and less than 1/2LSB (AIN = 0 - ), C<sub>OUT</sub> is high after outputting 4096 counts thus preventing the sign flag from changing. If AIN is positive and less than 1/2LSB, COUT is low after outputting 4096 counts allowing the sign flag to change. If the carry out signal from X6 is directly connected back to X1, then the code for AIN = 0 - vanishes leaving one code (the 0 +one) for 0V.

This circuit may be used to provide direct readout of analog input voltage with proper scaling of the reference voltage and serial output COUT. For instance, dividing COUT by two and adjusting  $V_{REF1} = +4.352V$  gives a FS voltage of 2.048V which will be displayed directly.

		SIGN-MAGNITUDE CODING <sup>1</sup>													
Analog Input <sup>2</sup>	N <sup>3</sup>	OVRG	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
+ Overrange	8191	1	0	1	1	1	1	1	1	. 1	1	1	1	1	1
+ FS – 1LSB	8191	0	0 .	1	1	1	1	1	1	1	1	1	1	· 1	1
+ 1LSB	4097	0	0	0	0	0	0	0	0	. 0	0	0	0	0	1
0 '	4096	0	0	0	0	0	0	0	0	0	0	0	0	0	0
– 1LSB	4095	0	1	0	0	0	0	0	0	0	0	0	0	0	1
-(FS - 1LSB)	1	· 0	1	1	1	1	1	1	1	1	1	1	1	1	1
- FS	0	1	. 1	0	0	0	0	0	0	0	0	0	0	0	0
- Overrange		1 -	1	0	0	0	0	0	0	0	0	0	0	0	0

NOTES

Using circuit of Figure 10.

<sup>2</sup>FS = V<sub>REF1</sub> ÷ 2.125; 1 Least Significant Bit (LSB) = FS(2-12).

<sup>3</sup>N = number of counts at COLT pin

Table 4. Sign-Magnitude Binary Coding

### OBTAINING SIGN-MAGNITUDE BINARY CODING FROM THE AD7552

The circuit of Figure 10 converts the two's complement coding from the AD7552 into sign-magnitude coding. It does this by complementing the AD7552 data and adding 1LSB whenever DB12 is high. In sign-magnitude coding the most negative value that can be represented is -(FS - 1LSB); in two's complement coding it is -FS. The OR gate in Figure 10 ensures only valid output codes are produced (see Table 4). Note that there is only one code for zero scale.





#### MICROPROCESSOR INTERFACING

The three-state output capability of the AD7552 allows the multiplexing of the data and status lines onto a single 8-bit wide bus. Figure 11 shows the AD7552 directly interfaced to the 6800 with convert start, data read, etc., all under program control. Note that the two status lines OVRG and BUSY are connected to the data bus in the MSB and LSB positions so that they can easily be interrogated by reading the status word to the microprocessor accumulator, rotating right or left through carry and then checking the carry flag.



Figure 11. AD7552-6800 Direct Interface

Care should be taken when using fast-access memory or operating at high temperatures to ensure that the AD7552 output drivers relinquish the data bus in time to avoid any possible bus conflict with the following instruction. In any situation where bus conflict is likely, the interfacing technique of Figure 12 is recommended.

#### AD7552-8085A INTERFACE

Figure 12 shows the AD7552 interfaced to the 8085A. In this application the two status lines share the data bus with the data high byte (DB8-DB12) since the STEN and HBEN inputs are driven simultaneously from a single decoded address. The 8282 data latch which buffers the AD7552 three state drivers from the microprocessor bus ensures that the bus is relinquished promptly at the end of a data read instruction.



Figure 12. AD7552-8085A Direct Interface

#### **CONTINUOUS CONVERSION MODE**

Figure 13 shows the AD7552 connected for continuous conversion. The conversion STRT signal is synchronized with the ALE signal of the 8085A. The  $\overline{BUSY}$  signal is used to update the 8-bit data latches at a time when the microprocessor is not attempting a read operation. Thus the AD7552 appears to the microprocessor as memory which can be read at any time although scrambled data can result if a data update occurs between reading the high byte and low byte data. One method of avoiding this is to read data only after an update has occurred. The microprocessor can be interrupted to perform a data read by tying the AD7552 STRT input to one of the RST inputs on the 8085A.

#### **OPTO-ISOLATED SERIAL INTERFACE**

Figure 14 shows a serial interface to the MCS-85 system. This system can accommodate a remote interface where a common-mode voltage is expected to exist between system grounds.

Port C of the 8155 is configured as a control port. Port B is an input port. This port configuration is necessary if sign and/or overrange information is required. Magnitude information is obtained by interrogating the 8155 counter value. The rising edge of  $\overline{BUSY}$  is used to cause an interrupt on the RST 7.5 line. The value ( $2^{14} - C_{OUT}$ ) in the 8155 timer should now be read. When  $\overline{BUSY}$  returns low, the 8155 counter is reset to  $FF_{H}$ . The falling edge of  $\overline{\overline{BUSY}}$  also latches the sign and overrange data into port B. This is indicated by a rising edge on BF (buffer full) which can be used to call the 8085 CPU to read port B data.



Figure 13. AD7552 in Continous Conversion Mode



Figure 14. Optically Isolated Serial AD7552/MCS-85 Interface



# **CMOS** $4\frac{1}{2}$ / $5\frac{1}{2}$ Digit ADC Subsystem

# AD7555

#### PRELIMINARY TECHNICAL DATA

#### **FEATURES**

- Resolution: ±4 1/2 Digits BCD or ±20k Count Binary Capability for 5 1/2 Digit Resolution or Custom Data Formats
- Data Format: Multiplexed BCD (for Display) and Serial Count (for External Linearization, Data Reformatting, or Microprocessor Interface)

Accuracy: ±1 Count in ±20k Counts

Scale Factor Drift: 0.2ppm/°C Using Only Medium-Precision Op Amps

**Requires only a Single Positive Reference** 

Overrange Display

Auto Calibration Capability

Interfaces to TTL or 5V CMOS

HOLD Input and SCC (System Conversion Complete) Output for Interface Flexibility

#### GENERAL DESCRIPTION

The AD7555 is a 4 1/2 digit, monolithic CMOS, quad slope integrating ADC subsystem designed for display or microprocessor interface applications. Use of the high resolution enable input expands the display format to 5 1/2 digits BCD. With SCO (Serial Count Out) connected to SCI (Serial Count In), the output data format is multiplexed BCD suitable for visual display purposes. As an added feature, SCO can also be used with rate multipliers for linearization, or with BCD or binary counters for data reformatting (up to 200k binary counts).

The quad slope conversion algorithm (Analog Devices patent No. 3872466) converts the external amplifier's input drift errors to a digital number and subsequently reduces the total system drift error to a second order effect. Using only inexpensive, medium-precision amplifiers a scale factor drift of  $0.2ppm/^{\circ}C$  is achieved.



#### **PIN CONFIGURATION**



#### **ORDERING INFORMATION**

Model	Package	Operating Temperature Range
AD7555BD	28 Pin Side Brazed Ceramic – (D28B)	-25°C to +85°C
AD7555KN	28 Pin Molded Plastic – (N28A)	0 to +70°C

See Section 20 for package outline information.

# **SPECIFICATIONS** (V<sub>CC</sub> = +5V, V<sub>SS</sub> = -5V, V<sub>REF1</sub> = +4.0960V, F<sub>CLK</sub> = 614.4kHz, AGND = 0V)

	LIMIT AT	LIMIT AT TA		
PARAMETER	$T_A = +25^{\circ}C$	= T <sub>min</sub> , T <sub>max</sub>	UNITS	CONDITIONS/COMMENTS
ANALOG SWITCHES				······································
RON (Switch 1-3)	800	1200	$\Omega$ max	-2V≤AIN≤+2V Refer to Functional Diagram
$\Delta R_{ON}$ (Switch 1) versus AIN	300	500	$\Omega$ typ	-2V≤AIN≤+2V
Mismatch Between Any Two			<i>.</i> .	
Switches (excluding SW0)	300	500	Ωtyp	$-2V \leq AIN \leq +2V$
ILKG (Switch OFF)			<i>·</i> ·	
SW0 (pin 6)	1	70	nA max	IRJCT (pin 5) = +2.048V
•				$0V \leq IROUT (pin 5) \leq +10V$
SW1 (pin 2)	1	70	nA typ	AIN = $+2V$ to $-2V$ , BUFIN = 0V and $+4.096V$
SW2 (pin 3)	1	70	nA typ	AGND = 0V, BUFIN = -2V to +2V, +4.096V
SW3 (pin 1)	1	70	nA typ	$V_{REF1} = +4.096V$ , BUFIN = -2V to +2V
ILKG (BUFIN, pin 4)	3	200	nA typ	Any 1 of SW1, 2, 3 on
CONTROL INPUTS (pins 7, 8, 9, 15)				·····
VINH	3.0	3.0	Vmin	
VINI	0.8	0.8	V max	
	1	10	uA max	$V_{PM} = 0V$ or $V_{CC}$
	-			
CLOCK INPUTS (pin 12 and 13)				
$V_{\rm INH}$ (CLK)	3.5	3.5	V min	
V <sub>INL</sub> (CLK)	0.8	0.8	V max	<i>'</i>
V <sub>INH</sub> (DMC)	3.0	3.0	V min	
V <sub>INL</sub> (DMC)	0.8	0.8	V max	
I <sub>INH</sub> (CLK)	1.0	1.5	mA max	
I <sub>INL</sub> (CLK)	-1.0	-1.5	mA max	
I <sub>INH</sub> (DMC)	200	300	$\mu A \max$	
I <sub>INL</sub> (DMC)	-100	-150	μA max	
DIGITAL OUTPUTS				
D0 - D5 (pins 22-27)				
V <sub>OH</sub>	4.5	4.5	V min	$I_{\text{SOURCE}} = 40 \mu \text{A}$
V <sub>OL</sub>	4.0	4.0	V max	I <sub>SINK</sub> = 5mA (Display Driver Load)
V <sub>OL</sub>	0.5	0.8	V max	I <sub>SINK</sub> = 1.6mA (TTL Load)
B1, B2, B4, B8, DAV, SCC, SCO				
(pins 20, 19, 18, 17, 10, 11, 16)				· .
V <sub>OH</sub>	4.0	4.0	V min	$I_{SOURCE} = 40 \mu A$
V <sub>OL</sub>	0.5	0.8	V max	I <sub>SINK</sub> = 1.6mA
DYNAMIC PERFORMANCE				
DMC Pulse Width	5	5	µs min	See Figure 3
DMC Frequency	100	100	kHz max	Typical force is 1.5kHz with
				$C_{DMC} = 0.01 \mu F$
CLK Frequency	1.5	1.5	MHz max	Ding .
Propagation Delays	-			
DMC HIGH to DAV HIGH	5	7	µs max	See Figure 3
DMC HIGH to DAV LOW	5	7	μs max	5
DMC HIGH to BCD Data on			•	
<b>B8</b> , <b>B4</b> , <b>B2</b> , <b>B1</b>	5	5	us max	
DMC LOW to Digit Strobe	,		<i>µ</i>	
(D0-D5) LOW	5	5	µs max	
POWER SLIPPLY				
	5	5	mA max	During Conversion
+CC Jac	5	5	mAmay	During Conversion
voo Range	+5 to $+17$	+5 to $+17$	V	See Absolute Maximum Ratings
Van Range	-5 to $-17$	-5 to -17	v	See . Issolute manufacture to the second
155 Mange	2 10 -17	5 (0 -17	•	

Specifications subject to change without notice.

### **System Electrical Characteristics**

#### ABSOLUTE MAXIMUM RATINGS

<b>V<sub>CC</sub></b> to DGND+17V
V <sub>SS</sub> to DGND17V
V <sub>CC</sub> to V <sub>SS</sub> +22V
Digital Outputs V <sub>CC</sub> , DGND
Digital Inputs
DMC (Pin 13), CLK (Pin 12) V <sub>SS</sub> , V <sub>CC</sub>
All other Logic Inputs DGND, +17V
Analog Inputs/Outputs
AGND to DGND (Positive Limitation) $V_{CC} \text{ or } V_{IROUT} ^{\ast}$
AGND to DGND (Negative Limitation).VSS or $V_{\rm IROUT}$ -20V†
AIN (Pin 2), V <sub>REF1</sub> (Pin 1),
BUFIN (Pin 4) $V_{CC}$ , $V_{SS}$
IRJCT (Pin 6), IROUT (Pin 5) +27V, AGND
Operating Temperature Range
AD7555KN (Plastic) 0 to +70°C
AD7555BD (Ceramic)
Storage Temperature
Lead Temperature (Soldering, 10s)+ $300^{\circ}C$

#### CAUTION:

CUADACTEDISTIC

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.

#### SYSTEM ELECTRICAL CHARACTERISTICS ( $T_A = 0$ to +45°C)

Characteristics refer to the system of Figures 6a and 6b.  $V_{CC}$ = +5V,  $V_{SS}$  = -5V,  $V_{REF1}$  = +4.096V, error count n calibrated to zero at  $T_A$  = +25°C as described in the calibration section unless otherwise noted. Switch leakages and limitations in temperature performance of auxiliary components (such as the integrating capacitor) cause performance degradations above +45°C.

. ....

CHARACIERISTIC	LINIII	CONDITIONS/COMMENTS
Resolution	4 1/2 Digit BCD 5 1/2 Digit BCD	±20,000 Counts ±200,000 Counts (See Note 1)
Relative Accuracy	±1 Count max ±10 Count max	4 1/2 Digit BCD 5 1/2 Digit BCD (See Notes 1 and 2)
Count Uncertainty Due to Noise (Flicker)	±1/2 Count max ±2 Counts max	4 1/2 Digit BCD 5 1/2 Digit BCD (See Note 1)
Conversion Time	610ms max 1,760ms max	4 1/2 Digit BCD 5 1/2 Digit BCD (See Note 1)
Norma		

NOTES:

<sup>1</sup>4 1/2 digit mode;  $f_{CLK} = 614.4$ kHz, HREN = LOW, R<sub>1</sub> = 360k $\Omega$ C<sub>1</sub> =  $0.22\mu$ F 5 1/2 digit mode;  $f_{CLK} = 1.024$ MHz, HREN = HIGH, R<sub>1</sub> = 750k $\Omega$ C<sub>1</sub> =  $0.22\mu$ F <sup>2</sup>Assumes voltage reference (V<sub>REF1</sub>) TC of Oppm/°C.

Power Dissipation (package)	
Plastic (AD7555KN)	
To +50°C	.1200mW
Derate above +50°C by	12mW/°C
Ceramic (AD7555BD)	
To +50°C	.1000mW
Derate above +50°C by	10mW/°C

\*Whichever is the least positive. †Whichever is the least negative.

#### NOTE:

Do not apply voltages to any AD7555 digital output, AIN or  $V_{REF1}$  before  $V_{SS}$  and  $V_{CC}$  are applied. Additionally, the voltages at AIN,  $V_{REF1}$  or any digital output must never exceed  $V_{CC}$  and  $V_{SS}$  (if an op amp output is used to drive AIN it must be powered by the AD7555  $V_{CC}$  and  $V_{SS}$  supply voltages). Do not allow any digital input to swing below DGND.  $V_{DD}$ , the external op-amps positive supply voltage, should be applied before  $V_{CC}$ .



#### CONDITIONS/COMMENTS

### Applying the AD7555

AD7555 PI	AD7555 PIN DESCRIPTION					
ANALOG	FUNCTION	IS				
V <sub>REF1</sub>	(Pin 1):	+4.096V Reference Input				
AIN	(Pin 2):	Analog Input Voltage (±2V Full Scale)				
AGND	(Pin 3):	Analog Signal Common Ground				
BUFIN	(Pin 4):	To External Buffer Amplifier Input				
ROUT	(Pin 5):	From Integrator Amplifier Output				
IRJCT	(Pin 6):	To Integrator Amplifier Summing				
LOCICIN	DUTS	Junction				
COMP	(Pin 7).	Input from the external comparator.				
UDEN	$(\Pi \Pi \gamma)$	High Desolution Enable determined				
IIKEN	(FIII 8):	converter resolution				
		HREN = LOGIC LOW, Full Scale = ±1.9999V (100µV resolution)				
		HREN = LOGIC HIGH, Full Scale = ±1.99999V (10µV resolution)				
HOLD	(Pin 9):	Hold Input HOLD = LOGIC HIGH, the ADC converts and updates the displays continuously as per the timing diagram of Figure 3.				
		HOLD = LOGIC LOW, the ADC is reset and conversion is disabled. Data from the last complete conversion con-				
		tinues to be displayed. To ensure most recent data is displayed, $\overline{HOLD}$ should not be taken <u>LOW</u> when $\overline{DAV}$ is HIGH. When $\overline{HOLD}$ returns HIGH, the next leading edge of DMC initiates a new conversion.				
DMC	(Pin 13):	Display Multiplexer Clock, can be driven from an external logic source, or with the addition of an external capacitor, will self oscillate. With an external capacitor of 10,000pF, DMC oscillates at approximately 1.5kHz at a 5% to 10% duty cycle, suitable for display purposes.				
CLK	(Pin 12):	Clock Input for maximum line rejec- tion in the 4 1/2 digit mode; 50Hz: f <sub>CLK</sub> = 512kHz (= 4.096MHz ÷ 8)				
		60Hz: f <sub>CLK</sub> = 614.4kHz (= 4.915MHz ÷ 8)				
		50/60Hz: f <sub>CLK</sub> = 409.6kHz (= 3.2768MHz ÷ 8)				
		For maximum line rejection in the 5 1/2 digit mode; 50/60Hz, $f_{CLK} = 1.024MHz$ (= 4.096MHz $\doteq$ 4)				
SCI	(Pin 15):	Serial Count In. Input to totalizing				
,		counter in the AD7555. SCI is normally connected to SCO for direct				
STIDDI V D	IDITC	count totalization.				
Vcc	(Pin 28)	Positive Supply Input (+5V)				
Vee	(Pin 14)	Negative Supply Input (-5V)				
DGND	(Pin 21):	Digital Ground				

.0GIC OU	TPUTS	
B8 - B1	(Pins 17 – 20)	BCD8 – BCD1 output, Active HIGH (See table 1)
D5	(Pin 22):	10 <sup>-5</sup> digit output, Active LOW in 5 1/2 digit mode, stays HIGH in 4 1/2 digit mode
D4 - D1	(Pins 23- 27)	10 <sup>-4</sup> – 10 <sup>-1</sup> digit outputs, Active LOW
D0	(Pin 27):	10 <sup>0</sup> /overflow/polarity output, Active LOW
SCC	(Pin 11):	System conversion complete, goes HIGH when conversion is complete, returns LOW on comparator crossing at end of phase 0 integration period.
SCO	(Pin 16):	Serial Count Out, a serial output pulse train proportional in length to the magnitude of AIN. SCO can be externally pulled HIGH while DAV = HIGH to display the error count "n" for calibration purposes (see calibration section).
DAV	(Pin 10):	Data Valid – When low, DAV indicates that the data being presented on the BCD output bus is valid. DAV goes high on the first positive edge of DMC after a conversion is complete and returns low two DMC pulses later. When it returns low, the digit counter is reset to D0. This is termed the MASTER RESET.

DATA	<b>B</b> 8	B4	B2	B1	LED DISPLAY WHEN USING 7447 SEGMENT DECODER
`	0	0	0		· 0
•	0	0	0	,	1
1	0	U	U	1	l
2	0	0	1	0	ן ק
3	0	0	1	1	2
4	0	1	0	0	1 4
5	0	1	0	1	5
6	0	1	1	0	<u>b</u> -
7	0	1	1	1	7
. 8	1	0	0	0	8
9	1	0	0	1	· 3 ·
OVERFLOW	1	1	0	0	·
(+1	0	0	0	0	+/
DIGIT -1	0	0	1	0	
ONLY +	1	1	0	0	<del>+</del>
- L-	0	1	1	1	-

#### Table 1. Output Coding

**Quad Slope Theory of Operation** 

Component limitations such as switch leakage, as well as operational amplifier offset voltage and bias current (and the temperature dependency of these errors), are major obstacles when designing high resolution integrating A/D converters.

The AD7555 however, utilizes a patented quad slope conversion technique (Analog Devices Patent No. 3872466) to reduce the effects of such errors to second order effects.

Figure 1 shows a simplified quad slope integrator circuit. The various inputs AGND (Analog Ground), VREF1, and AIN (Analog Input) are applied in sequence to the integrator via switches 1-3 (see Table 2), creating four slopes at the integrator output (phase 1-4 of Figure 2). If the equivalent summing junction voltage  $V_S$  is precisely  $0.5V_{REF1}$ , the phase 1 and phase 2 integration times are equal, indicating there are no input errors. If  $V_S \neq 0.5 V_{REF1}$  (due to amplifier offset voltage, bias current, etc.), an error count "n" is obtained. The analog input integration cycle (phase 3) is subsequently lengthened or shortened by "n" counts, depending on whether the error was positive or negative.



VS = VREF2 + VOS + IBIAS R1 + ILKGSWO R1

Figure 1. Simplified Quad Slope Integrator Circuit.



Figure 2. Quad Slope Integrator Output

The final effect is to reduce the analog input error terms to second order effects. This can be proven by solving the differential equations obtained during the phase 1 through phase 4 integration periods. Barring third (and higher) order effects, the solutions are given in equations 1 and 2.

$$N_{(AIN>0)} = K_{T} \left[ \frac{AIN}{V_{REF1}} \right] + K_{T} \left[ \frac{AIN}{V_{REF1}} - 1 \right] \left[ -\alpha^{2} + \frac{AGND}{V_{REF1}} (1 + 2\alpha) \right]$$
  
IDEAL TERM ERROR 1ERM EQN1

$$N_{(AIN < 0)} = -K_{T} \left[ \frac{AIN}{V_{REF1}} \right] - K_{T} \left[ \frac{AIN}{V_{REF1}} - 1 \right] \left[ -a^{2} + \frac{AGND}{V_{REF1}} (1 + 2a) \right]$$
IDEAL TERM ERROR TERM EQN2

WHERE:

N = Number of counts appearing at AD7555 Serial Count Out pin corresponding to the analog input voltage, AIN.

AIN = Analog Input Voltage to be digitized

- K<sub>T</sub> = 40960 counts (4 1/2 Digit Mode) 409600 counts (5 1/2 Digit Mode)
- AGND = Voltage at AD7555 pin 3 (AGND) measured with respect to V<sub>REF1</sub> and AIN signal common ground. (Ideally, AGND = 0V) a is an error term equal to  $\frac{2V_S - V_{REF1}}{V_{REF1}}$

Ideally a = 0 when  $V_S = 0.5V_{REF1}$ .

#### NOTE

 $V_{S} = V_{REF2} + V_{OS1} + V_{OS2} + I_{R2}R_{1} + I_{SW0}R_{1}$ WHERE:

 $V_{REF2} = 0.5V_{REF1}$  if no error is present

- VOS1 = Offset voltage of buffer amplifier A1 (required to buffer the effect of  $\Delta R_{ON}$  of SW1 - SW2)
- $V_{OS2}$  = Offset voltage of integrator amplifier A2
- $I_{B2}R_1 = Equivalent$  integrator amplifier offset voltage due to bias current of A2
- $I_{SWO}R_1 = Equivalent integrator amplifier offset voltage due$ to SW0 leakage current.

If AGND = 0, then the error terms of EQN 1 and 2 contain only second order effects due to  $a \neq 0$ . Thus, the AD7555 is a powerful tool which allows high precision system performance to be obtained when using only moderate precision op amps.

Other advantages of the quad slope technique include bipolar operation using a single positive voltage reference, and the fact that since the comparator propagation delay is constant hysteresis effects are eliminated. (This is because the comparator always approaches the zero crossing from the same direction).

Phase	Switch Closed (Figure 1)	Equivalent Input Voltage	Integration Time				
0	SW3	V <sub>REF1</sub> - V <sub>S</sub>	$t_{00} = R_1 C_1$				
• 1	SW2	AGND – V <sub>S</sub>	$t_{01} = K_1 t$				
2	SW 3	V <sub>REF1</sub> - V <sub>S</sub>	$t_{02} = (K_1 + n)t$				
3	SW1	AIN – V <sub>S</sub>	$t_{03} = (2K_1 - n)t$				
4	SW3	$V_{REF1} - V_S$	$t_{04} = (2K_1 + n \pm N)t$				
5	SWO	RESET INTEGRATOR					

Table 2. Integrator Equivalent Input Voltages and Integration Times

#### TIMING AND CONTROL

Figure 3 shows the AD7555 timing. SCC goes HIGH at the end of SCO indicating conversion is complete. DAV goes HIGH on the 1st leading edge of DMC after conversion is complete. New data is strobed into the data latches (see functional diagram) on the leading edge of the 2nd DMC. DAV returns low on the leading edge of the 3rd DMC.

BCD data is placed on B1, B2, B4, B8 on the positive edge of DMC while the digit counter is incremented on the negative edges of DMC.

A reset phase (phase 0) is initiated on the 4th DMC after conversion is complete. SCC returns low at the phase 0 comparator crossing indicating a conversion start.

If the DMC oscillator is set up to free run (C8 in Figure 6b causes DMC to run at about 1.5kHz), the AD7555 will continuously convert and update the displays.

Externally controlling the generation of DMC pulses provides a means of controlling data outputting for computer interface applications. Microprocessor Interfacing page illustrates how to use this feature to interface the AD7555 to a microprocessor.

#### DISPLAY

The output data format of the AD7555 is multiplexed BCD as per the Timing Diagram of Figure 3. The output code format is shown in Table 1.

Overflow causes digit 1 through digit 4 (digit 1 through digit 5 in 5 1/2 digit mode) to output a BCD 12 (1100). Overflow does not affect digit 0. Therefore, a positive overflow is displayed as  $\frac{1}{2}$ ,  $\frac{$ 

#### PRINTED CIRCUIT LAYOUT

To ensure performance with the system specifications Figures

5a and 5b show the recommended P.C. board layout for the AD7555. Figure 4 shows the component overlay for Figure 5a.



Figure 3. Timing Diagram (Self Start DPM Mode)



Figure 4. Component Overlay for Figure 5a

Note that a pad already exists on the PCB layout for an AD584LH voltage reference, suitable for 4 1/2 digit operation.



Figure 5a. Component Side (Reduced Scale)



Figure 5b. Foil Side (Reduced Scale)

#### ANALOG CIRCUIT SET-UP AND OPERATION

The following steps, in conjunction with the analog circuitry of Figure 6a explain the selection of the various component values required for proper operation.

1. Selection of Integrator Components  $R_1$  and  $C_1$ Improper selection of the integrator time constant (time constant =  $R_1C_1$ ) may cause excessive noise due to the integrator output level being too low, or may cause nonlinear operation if the integrator output attempts to exceed the rated output voltage of the amplifier. The integrator time constant  $R_1C_1$  must be:

$$\frac{(V_{REF1})(K_{a})}{(f_{CLK})(7V)} \ge R_{1}C_{1} \ge \frac{(V_{REF1})(K_{a})}{(f_{CLK})(V_{DD}-5V)}$$

Where:

 $V_{DD}$  is the integrator amplifier positive supply voltage  $f_{CLK}$  is the clock frequency at pin 12  $K_a = 8.2 \times 10^4$  (4 1/2 digit mode)

or  $4.0 \times 10^5$  (5 1/2 digit mode)

The integrating capacitor must be a low leakage, low dielectric absorption type such as teflon (5 1/2 digit mode), polystyrene or polypropylene (4 1/2 digit mode). To minimize noise injection, the outside foil of C1 must be con-

nected to the output of the integrating amplifier, not to its summing junction.

The recommended maximum value for R1 in both the 4 1/2 digit and 5 1/2 digit mode is  $750k\Omega$ . Higher values may cause noise injection.

#### 2. Determing Conversion Time

Maximum conversion time occurs when  $A_{IN} = -FS$  and is given by

4 1/2 DIGIT MODE

 $t_{CONVERT} = (325,760)(t_{CLK}) + R_1C_1$ 

5 1/2 DIGIT MODE

$$t_{CONVERT} = (1,628,800)(t_{CLK}) + R_1C_1$$

Where:

- t<sub>CLK</sub> = Period of CLK as measured at pin 12
- $R_1C_1$  = Integrator Time Constant

3. Initial Calibration

- a. Adjust  $V_{REF1}$  so that the voltage at pin 1 ( $V_{REF1}$ ) of the AD7555 is +4.0960V.
- b. Apply 0V to AIN and adjust R5 (V<sub>REF2</sub> Adjust) for display 0.0000. (See optional calibration procedure on the next page for more precise calibration.)





#### **APPLICATION HINTS**

- See Note under Absolute Maximum Ratings for proper power sequencing and input/output voltage ratings.
- 2. For linear operation the absolute magnitude of AIN cannot exceed 1/2  $V_{REF1}$ . In no case must AIN be more negative than  $V_{SS}$ .
- 3. Do not leave unused CMOS inputs floating.
- 4. Check that integrator components R1 and C1 are chosen as per paragraph 1 of the setup and operation section on this page and that initial calibration as per paragraph 3 has been

accomplished. A resistor value no larger than  $750k\Omega$  is recommended to minimize noise pickup.

- 5. For optimum normal mode noise rejection, use the crystal frequencies shown in the applications section.
- In order for the calibrate mode (on the next page) to display the error count properly it can be shown that

 $V_{REF2} \ge V_{REF1} \times 0.4883$ Specifically, for  $V_{REF1} = 4.0960V$  $V_{REF2} \ge 2V$ 

#### LOGIC AND DISPLAY CIRCUITRY

The AD7555 possesses 4 1/2 digit accuracy with potential for 5 1/2 digit resolution. Figure 6b shows the logic and display circuitry when operating the AD7555 with this high resolution.

#### MODIFYING THE FULL SCALE DISPLAY

Availability of the SCO and SCI terminals on the AD7555 provides flexibility for range-switching and modified dataformat applications.

For example, in the 5 1/2 digit mode, inserting a  $\div$  5 counter between SCO and SCI provides a full scale count at SCI of 39,999 counts (199,999 $\div$ 5).



Figure 6b. Logic and Display Circuitry (for 5 1/2 Digit Resolution)

#### **CALIBRATING THE AD7555**

When the AD7555 is placed in the *calibrate* mode, any resulting error voltage in V<sub>S</sub> (summing junction voltage), due to drift, etc., will be contained in the resulting display. To display the error SC1 and SC0 must be taken HIGH (only allowable when  $\overline{DAV}$  is HIGH). In the *calibrate* mode the display indicates + $\emptyset$ .0480 ±n (+ $\emptyset$ .04800 ±n in 5 1/2 digit mode) where  $\emptyset$  indicates a blanked digit and n is a number representing the reference input errors. This gives the change required in V<sub>REF2</sub> (± $\Delta$ V<sub>REF2</sub>) for proper calibration (ie., n  $\approx$  0). The exact relationship between n and  $\Delta$ V<sub>REF2</sub> can be shown to be equal to:

$$\Delta V_{\text{REF2}} = \frac{(V_{\text{REF1}})n}{40,960 + n} \quad (4 \ 1/2 \ \text{digit operation})$$
$$\Delta V_{\text{REF2}} = \frac{(V_{\text{REF1}})10n}{40.960 + 10n} \quad (5 \ 1/2 \ \text{digit operation})$$

For this capability to operate,  $|V_{REF2}|$  must be  $1/2 V_{REF1} \pm 2\%$ .

Return the switch to normal to resume normal conversion.



Figure 7. Hardware Requirements for Manual Calibration of n = 0

ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-109

### **Microprocessor Interfacing**

AD7555 AS A POLLED INPUT DEVICE (MCS-85 SYSTEM) Figure 8 shows an AD7555/8085 interface. The DMC clock input of the AD7555 is controlled by the microcomputer via an output port of the 8155.

Typical timing for this interface mode is shown in Figure 9. DAV goes HIGH on the 1st DMC leading edge after SCC goes HIGH. It returns LOW on the rising edge of the 3rd DMC pulse. Digit zero is availabe on B1, B2, B4 and B8 at this time. The leading edge of the 4th DMC pulse initiates a new conversion and places digit 1 on B1, B2, B4 and B8.

Table 3 shows a procedure for polling the AD7555.



Figure 8. AD7555 as a Polled Input Device



Figure 9. Timing Diagram for Operation as a Polled Input Device (8085/AD7555)



Table 3. Procedure for Interfacing the AD7555 as a Polled Input Device

### AD7555 AS AN INTERRUPTING INPUT DEVICE (MCS-85 SYSTEM)

The AD7555 DMC oscillator provides DMC pulses until SCC (System Conversion Complete) goes high. This causes an interrupt on the RST 7.5 line whereby the three-state buffer is activated and the microprocessor takes control of DMC. Table 4 shows a procedure for using the AD7555 in this mode. Figure 10 shows the basic hookup.



Figure 10. AD7555 as an Interrupting Input Device (MCS-85 System)



Table 4. Procedure for Interfacing the AD7555 as an Interrupting Input Device

#### **OPTO-ISOLATED SERIAL INTERFACE**

Figure 11 shows a serial interface to the MCS-85 system. This system can accommodate a remote interface where a commonmode voltage is expected to exist between system grounds. The 8155 counter/timer is only 14 bits long, i.e., it can only count down from  $2^{14}$ ; therefore SCO output from the AD7555 (20k counts full scale) has to be divided by 2 with consequent reduction in system resolution.

Port C of the 8155 is configured as a control port. Port B is an input port. This port configuration is necessary if sign information is required. Magnitude information is obtained by interrogating the 8155 counter value. The rising edge of  $\overrightarrow{DAV}$  is used to cause an interrupt on the RST 7.5 line. The value  $(2^{14} - | \underbrace{SCO}_{2} |)$  in the 8155 counter should now be read. When  $\overrightarrow{DAV}$  returns low the 8155 counter is reset to FF<sub>H</sub>. Sign information is checked at this time since  $\overrightarrow{D_0}$  BCD data is present and stable on the BCD bus (see Figure 9). The B2 line of the BCD bus is latched into port B by the signal on B STB i.e. the falling edge of  $\overrightarrow{DAV}$ . This causes a rising edge signal on BF (buffer full) to call the 8085 CPU to read the B2 bit. B2 bit is HIGH for negative data, LOW for positive data.



Figure 11. Optically Isolated Serial AD7555/MCS-85 Interface (Full Scale = 10,000 Counts)



No Missed Codes over Full Temperature Range

Internal Comparator and Clock Oscillator

Interfaces to µP like RAM, ROM or Slow - Memory

**FEATURES** 

8-Bit Resolution

Fast Conversion Time: 15µs

Low Power Dissipation: 30mW **Ratiometric Capability** Single +5V Supply Low Cost

### CMOS **µP** Compatible 8-Bit ADC

# AD7574

#### **AD7574 FUNCTIONAL BLOCK DIAGRAM**

#### **GENERAL DESCRIPTION**

AD7574 is a low-cost, 8-bit  $\mu$ P compatible ADC which uses the successive-approximations technique to provide a conversion time of 15µs.

Designed to be operated as a memory mapped input device, the AD7574 can be interfaced like static RAM, ROM, or slow memory. It's  $\overline{CS}$  (decoded device address) and  $\overline{RD}$ ( $\overline{\text{READ}}/\overline{\text{WRITE}}$  control) inputs are available in all  $\mu$ P memory systems. These two inputs control all ADC operations such as starting conversion or reading data. The ADC output data bits use three-state logic, allowing direct connection to the  $\mu P$  data bus or system input port.

Internal clock, +5V operation, on-board comparator and interface logic, as well as low power dissipation (30mW) and fast conversion time make the AD7574 ideal for most ADC/ $\mu$ P interface applications. Small size (18-pin DIP) and monolithic reliability will find wide use in avionics, instrumentation, and process automation applications.

#### ORDERING INFORMATION

	Temperature Range and Package <sup>1</sup>						
Differential Nonlinearity	Plastic (N18B)	Ceramic (D18B)	Ceramic (D18B)				
	0 to +70°C	-25°C to +85°C	-55°C to +125°C				
±7/8LSB	AD7574JN	AD7574AD <sup>2</sup>	AD7574SD <sup>2</sup>				
±3/4LSB	AD7574KN	AD7574BD <sup>2</sup>	AD7574TD <sup>2</sup>				

 <sup>1</sup>See Section 20 for package outline information.
 <sup>2</sup>Available 100% screened to MIL-STD-883, Class B. To order, add "/883B" to part number shown. See note 1, next page for details.

#### PIN CONFIGURATION



**18-PIN DIP** TOP VIEW

#### CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before tlevices are removed.



# DC SPECIFICATIONS (VDD = +5V, VREF = - 10V, Unipolar Configuration, RCLK = 180k $\Omega$ , CCLK = 100pF, unless otherwise noted)

· ·	LIM	MITS		CONDITIONS/COMMENTS	
PARAMETER	$T_A = +25^{\circ}C$	T <sub>min</sub> , T <sub>max</sub> <sup>1</sup>	UNITS		
ACCURACY					
Resolution	. 8	. 8	Bits.		
Relative Accuracy Error					
AD7574JN, AD, SD	±3/4	±3/4	LSB max		
AD7574KN, BD, TD	±1/2	±1/2	LSB max	Relative Accuracy and Differential Nonlinearity are measured	
Differential Nonlinearity				dynamically using the external clock circuit of Fig. 7b.	
AD7574JN, AD, SD	± 1/8	± 1/8	LSB max	Clock frequency is 500kHz (conversion time 15µs)	
AD7574KN, BD, TD	±3/4	±3/4	LSB max		
Full Scale Error (Gain Error)				Full Scale Error is measured after calibrating out offset error. See	
AD7574JN, AD, SD	±5	±6.5	LSB max	Fig. 8a and associated calibration procedure for offset. Max Full	
AD7574KN, BD, TD	±3	±4.5	LSB max	Scale change from +25 C to I min or I max is ±2 LSB.	
Unset Error	+40	+*0	-17	Maximum Offices shange from +25°C to	
AD7574FN, AD, SD	100	180	mv max ·	T is at T is t20mV	
AD/3/4KN, BD, 1D Mismatch Between Brand (nin 3)	130	±30	mv max	min or max is 220mv.	
and A <sub>1N</sub> (pin 4) Resistances <sup>3</sup>	±1.5	±1.5	%		
ANALOG INPUTS			<u> </u>		
Input Resistance					
At VREE (pin 2)	5/10/15	5/10/15	$k\Omega min/typ/max$		
At BOES (pin 3)	10/20/30	10/20/30	kΩ min/typ/max		
At AIN (pin 4)	10/20/30	10/20/30	kΩ min/typ/max		
VPEE (for specified performance)	-10	-10	v	±5% for specified transfer accuracy.	
VREF Range <sup>4</sup>	-5 to -15	-5 to -15	v	Degraded transfer accuracy.	
Nominal Analog Input Range					
Unipolar Mode	0 to +	VRFF	v		
Bipolar Mode	~ V <sub>REF</sub>   to	+ V <sub>REF</sub>	v		
LOGIC INPUTS				· · · · · · · · · · · · · · · · · · ·	
RD (pin 15), CS (pin 16)					
VINH Logic HIGH Input Voltage	+3.0	+3.0	V min		
VINI, Logic LOW Input Voltage	+0.8	+0.8	V max		
IN Input Current	1	10	µA max	$V_{IN} = 0V, V_{DD}$	
C <sub>IN</sub> Input Capacitance <sup>5</sup>	5	5	pF max		
CLK (pin 17)					
VINH Logic HIGH Input Voltage	+3.0	+3.0	V min		
VINI Logic LOW Input Voltage	+0.4	+0.4	V max		
IINH Logic HIGH Input Current	+2	+ 3	mA max	During Conversion: V <sub>IN(CLK)</sub> ≥V <sub>INH(CLK)</sub>	
INL Logic LOW Input Current	1	10	'μA max	During Conversion: $V_{IN(CLK)} \leq V_{INL(CLK)}$ (see circuit of Fig. 7b if external clock operation is required).	
LOGIC OUTPUTS				······································	
BUSY (pin 14), DB <sub>7</sub> to DB <sub>0</sub> (pins 6 - 13)					
VOH Output HIGH Voltage	+4.0	+4.0	V min	SOURCE = 40µA	
VOL Output LOW Voltage	+0.4	+0.8	V max	ISINK = 1.6mA	
LKC DB7 to DB0 Floating Stage Leakage	1	10	µA max	VOUT = 0V or VDD	
Floating State Output Capacitance (DB <sub>7</sub> to DB <sub>0</sub> ) <sup>5</sup>	7	7	pF max	561 55	
Output Code	Unipolar Binary, Offset Binary		fset Binary	See Figs. 8a, 9a, 10a and 8b, 9b, 10b.	
POWER REQUIREMENTS		· · · · ·	· · ·		
Vpp	+ 5	+ 5	v	±5% for specified performance.	
IDD (STANDBY)	5	5	mA max	AIN = 0V, ADC in RESET condition.	
IRFE	V <sub>RFF</sub> divi	ded by 5kΩ	max	Conversion complete, prior to RESET.	

NOTES:

<sup>1</sup>Temperature ranges as follows: JN, KN (0 to +70°C) AD, BD (-25°C to +85°C) SD, TD (-55°C to +125°C)

SD, 1D (-55°C to +125°C) Screening to MIL-STD-883 is available./883B versions are 100% screened to method 5004 for a class B device. Final electrical tests are performed to +25°C and +85°C (AD, BD versions) or +25°C and +125°C (SD, TD versions). <sup>3</sup> Typical offset temperature coefficient is ±150µV/°C. <sup>3</sup> RBOFS/RAIN mismatch causes transfer function rotation about positive Full Scale. The effect is an offset and a gain term when using the circuit of Figure 9a. <sup>4</sup> Typical value, not guaranteed or subject to test. <sup>5</sup> Curventee but not started

Guaranteed but not tested.

Specifications subject to change without notice.

### **AC** Specifications

#### $(V_{DD} = +5V, C_{CLK} = 100 \text{pF}, R_{CLK} = 180 \text{k}\Omega \text{ unless otherwise noted})$

SYMBOL	SPECIFICATION	LIMIT at T <sub>A</sub> = +25°C	LIMIT at T <sub>A</sub> = T <sub>min</sub>	LIMIT at T <sub>A</sub> = T <sub>max</sub>	CONDITIONS		
STATIC RAM	INTERFACE MODE (See Figure 1	and Table 1)					
t <sub>CS</sub> twscs	CS Pulse Width Requirement RD to CS Setup Time	100ns min 0 min	150ns min 0 min	150ns min 0 min			
<sup>t</sup> CBPD	CS to BUSY Propagation Delay	90ns typ 120ns max 120ns typ 150ns max	70ns typ 120ns max 100ns typ 150ns max	150ns typ 180ns max 180ns typ 200ns max	BUSY Load = 20pF BUSY Load = 100pF		
<sup>t</sup> BSR <sup>t</sup> BSCS	BUSY to RD Setup Time BUSY to CS Setup Time	0 min 0 min	0 min 0 min	0 min 0 min			
<sup>t</sup> RAD	Data Access Time	120ns typ 150ns max 240ns typ	100ns typ 150ns max 220ns typ	180ns typ 220ns max ] 300ns typ ]	$DB_0 - DB_7$ Load = 20pF		
tRHD	Data Hold Time	300ns max 80ns typ 50ns min 120ns max	300ns max 40ns typ 30ns min 80ns max	400ns max ∫ 120ns typ 80ns min 180ns max			
<sup>t</sup> RHCS <sup>t</sup> RESET <sup>t</sup> CONVERT	CS to RD Hold Time Reset Time Requirement Conversion Time	250ns max 3µs min	200ns max 3µs min	500ns max 3µs min			
tCONVERT	using internal clock oscillator Conversion Time using external clock	See t 15µs	ypical data of∶ 15µs	Figure 7a 15µs	f <sub>CLK</sub> = 500kHz circuit of Figure 7b		
ROM INTERF	ACE MODE (See Figure 2 and Tab	le 2)			-		
<sup>t</sup> RAD <sup>t</sup> RHD	Data Access Time Data Hold Time	5	Same as RAM M Same as RAM M	Aode Aode			
tWBPD	RD HIGH to BUSY Propagation Delay	400ns typ 1.5µs max	350ns typ 1.0µs max	1μs typ 2.0μs max ]	$\overline{\text{BUSY}}$ Load = 20pF		
<sup>t</sup> BSR	BUSY to RD LOW Setup Time	RD can go Lo return HIGH	OW prior to BU until BUSY =	JSY = HIGH, bu HIGH. See Tabl	e 2		
<sup>t</sup> CONVERT	Conversion Time using internal clock oscillator	See typical data of Figure 7a. Add 2µs to data shown in Figure 7a for ROM Mode					
SLOW - MEMO	ORY INTERFACE MODE (See Fig	ure 3 and Table	3)				
<sup>t</sup> CBPD <sup>t</sup> RESET <sup>t</sup> RAD <sup>t</sup> RHD	CS to BUSY Propagation Delay Reset Time Requirement Data Access Time Data Hold Time		ame as RAM M Same as RAM M Same as RAM M Same as RAM M	Node Node Node Node			
<sup>t</sup> CONVERT	Conversion Time	Same as RAM Mode					

#### ABSOLUTE MAXIMUM RATINGS

V <sub>DD</sub> to A <sub>GND</sub>
V <sub>DD</sub> to D <sub>GND</sub>
$A_{GND}$ to $D_{GND}$
Digital Input Voltage to D <sub>GND</sub>
(pins 15 and 16)
Digital Output Voltage to DGND
(pins 6 - 14)
CLK Input Voltage (pin 17) to D <sub>GND</sub>
$V_{REF}$ (pin 2)
$V_{BOFS}$ (pin 3)
$V_{AIN}$ (pin 4)

Operating	Temperature	Range	
151 1/5	•		

	a
JN, KN	C
AD, BD	ζC.
SD, TD	ÇC.
Storage Temperature Range	ÇC.
Lead Temperature (soldering, 10 secs.)	ΎC
Power Dissipation (Package)	
Plastic (suffix N)	
to +70°C	W
Derate above +70°C by	Ъ,
Ceramic (suffix D)	
to +75°C	W
Derate above +75°C by	с

#### TERMINOLOGY

- **RESOLUTION:** Resolution is a measure of the *nominal* analog change required for a 1-bit change in the A/D converter's digital output. While normally expressed in a number of bits, the analog resolution of an n-bit unipolar A/D converter is  $(2^{-n})(V_{REF})$ . Thus the AD7574, an 8-bit A/D converter, can resolve analog voltages as small as  $(\frac{1}{256})(V_{REF})$  when operated in a unipolar mode. When operated in a bipolar mode, the resolution is  $(\frac{1}{128})(V_{REF})$ . Resolution does not imply accuracy. Usable resolution is limited by the differential nonlinearity of the A/D converter.
- **RELATIVE ACCURACY:** Relative accuracy is the deviation of the ADC's actual code transition points from a straight line drawn between the

device's measured zero and measured full scale transition points. Relative accuracy, therefore, is a measure of code *position*.

DIFFERENTIAL NONLINEARITY: Differential nonlinearity in an ADC is a measure of the size of an analog voltage range associated with any digital output code. As such differential nonlinearity specifies code width (usable resolution). An ADC with a specified differential nonlinearity of ±n bits will exhibit codes ranging in width from 1LSB - nLSB to 1LSB + nLSB. A specified differential nonlinearity of less than ±1LSB guarantees no - missing - codes operation.

#### **TIMING & CONTROL OF THE AD7574**

#### STATIC RAM INTERFACE MODE

Table 1 and Figure 1 show the truth table and timing requirements for AD7574 operation as a static RAM.

A convert start is initiated by executing a memory WRITE instruction to the address location occupied by the AD7574 (once conversion has started, subsequent memory WRITES have no effect). A data READ is performed by executing a memory READ instruction to the AD7574 address location.

**BUSY** must be HIGH before a data READ is attempted, i.e. the total delay between a convert start and a data READ must be at least as great as the AD7574 conversion time. The delay



Figure 1. Static RAM Mode Timing Diagram

can be generated by inserting NOP instructions (or other program instructions) between the WRITE (start convert) and READ (read data) operations. Once BUSY is HIGH (conversion complete), a data READ is performed by executing a memory READ instruction to the address location occupied by the AD7574. The data readout is destructive, i.e. when RD returns HIGH, the converter is internally reset.

The RAM interface mode uses distinctly different commands to start conversion (memory WRITE) or read the data (memory READ). This is in contrast to the ROM mode where a memory READ causes a data READ and a conversion restart.

AD7574 INPUTS		AD75	74 OUTPUTS		
<del>CS</del>	RD	BUSY	DB7 - DB0	AD7574 OPERATION	
L L L	<u>ہ</u> ا	H H H	HIGH Z HIGH Z → DATA DATA → HIGH Z	WRITE CYCLE (START CONVERT) READ CYCLE (DATA READ) RESET CONVERTER	
H L L L	×≖، ۱	X L L	HIGH Z HIGH Z HIGH Z HIGH Z	NOT SELECTED NO EFFECT, CONVERTER BUSY NO EFFECT, CONVERTER BUSY NOT ALLOWED, CAUSES INCORRECT CONVERSION	

Note 1: If RD goes LOW to HIGH when CS is LOW, the ADC is internally reset. RD has no effect while CS is HIGH. See application hint No. 1.

#### **ROM INTERFACE MODE**

Table 2 and Figure 2 show the truth table and timing requirements for interfacing the AD7574 like Read Only Memory.

 $\overline{CS}$  is held LOW and converter operation is controlled by the  $\overline{RD}$  input. The AD7574  $\overline{RD}$  input is derived from the decoded device address. MEMRD should be used to enable the address decoder in 8080 systems. VMA should be used to enable the address decoder in 6800 systems. A data READ is initiated by executing a memory READ instruction to the AD7574 address location. The converter is automatically restarted when  $\overline{RD}$ 



Figure 2. ROM Mode Timing Diagram (CS Held LOW)

returns HIGH. As in the RAM mode, attempting a data READ before  $\overline{\text{BUSY}}$  is HIGH will result in incorrect data being read.

The advantage of the ROM mode is its simplicity. The major disadvantage is that the data obtained is relatively poorly defined in time inasmuch as executing a data READ automatically starts a new conversion. This problem can be overcome by executing two READs separated by NO-OPS (or other program instructions) and using only the data obtained from the second READ.

AD7574 INPUTS		AD7574 OUTPUTS			
<del>CS</del>	RD	BUSY	DB7 - DB0	AD7574 OPERATION	
L	۲r	۲	HIGH Z → DATA DATA → HIGH Z	DATA READ RESET AND START NEW CONVERSION	
L L	۲Ļ	L L	HIGH Z HIGH Z	NO EFFECT, CONVERTER BUSY NOT ALLOWED, CAUSES INCORRECT CONVERSION	

Table 2. Truth Table, ROM Mode

#### **SLOW-MEMORY INTERFACE MODE**

Table 3 and Figure 3 show the truth table and timing requirements for interfacing the AD7574 as a slow-memory. This mode is intended for use with processors which can be forced into a WAIT state for at least  $12\mu s$  (such as the 8080, 8085 and SC/MP). The major advantage of this mode is that it allows the  $\mu P$  to start conversion, WAIT, and then READ data with a single READ instruction.

In the slow-memory mode,  $\overline{CS}$  and  $\overline{RD}$  are tied together. It is suggested that the system ALE signal (8085 system) or SYNC signal (8080 system) be used to latch the address. The decoded device address is subsequently used to drive the AD7574  $\overline{CS}$  and  $\overline{RD}$  inputs. BUSY is connected to the microprocessor READY input.

When the AD7574 is NOT addressed, the  $\overline{CS}$  and  $\overline{RD}$  inputs are HIGH. Conversion is initiated by executing a memory READ to the AD7574 address. BUSY subsequently goes LOW (forcing the  $\mu P$  READY input LOW) placing the  $\mu P$  in a WAIT state. When conversion is complete (BUSY is HIGH) the  $\mu P$ completes the memory READ.

Do not attempt to perform a memory WRITE in this mode, since three state bus conflicts will arise.

Table 1. Truth Table, Static RAM Mode

### Timing & Control of the AD7574 (cont.)



Figure 3. Slow Memory Mode Timing Diagram (CS and RD Tied Together)

AD7574 INPUTS	AD75	74 OUTPUTS			
CS & RD	BUSY	DB7 · DB0	AD7574 OPERATION		
н	H	HIGH Z	NOT SELECTED		
٦.	H→L	HIGH Z	START CONVERSION		
Ι.	L	нісн х	CONVERSION IN PROGRESS, µP IN WAIT STATE		
L.		HIGH Z → DATA	CONVERSION COMPLETE, µP READS DATA		
-	н	DATA → HIGH Z	CONVERTER RESET AND DESELECTED		
н	н	HIGH Z	NOT SELECTED		

Table 3. Truth Table, Slow Memory Mode

#### **GENERAL CIRCUIT INFORMATION**.

#### **BASIC CIRCUIT DESCRIPTION**

The AD7574 uses the successive approximations technique to provide an 8-bit parallel digital output. The control logic was designed to provide easy interface to most microprocessors. Most applications require only passive clock components (R & C), a -10V reference, and +5V power.



Figure 4. AD7574 Functional Diagram

Figure 4 shows the AD7574 functional diagram. Upon receipt of a start command either via the  $\overline{CS}$  or  $\overline{RD}$  pins for Control Logic and Timing Details),  $\overline{BUSY}$  goes low indicating conversion is in progress. Successive bits, starting with the most significant bit (MSB), are applied to the input of a DAC. The comparator determines whether the addition of each successive bit causes the DAC output to be greater than or less than the analog input, A<sub>IN</sub>. If the sum of the DAC bits is less than A<sub>IN</sub>, the trial bit is fet ON, and the next smaller bit is tried. If the sum is greater than A<sub>IN</sub>, the trial bit is turned OFF and the next smaller bit is tried. Each successively smaller bit is tried and compared to  $A_{IN}$  in this manner until the least significant bit (LSB) decision has been made. At this time  $\overline{BUSY}$  goes HIGH (conversion is complete) indicating the successive approximation register contains a valid representation of the analog input. The  $\overline{RD}$  control (see the previous page for details) can then be exercised to activate the three-state buffers, placing data on the  $DB_0 - DB_7$  data output pins.  $\overline{RD}$  returning HIGH causes the clock oscillator to run for 1 cycle, providing an internal ADC reset (i.e. the SAR is loaded with code 10000000).

#### DAC CIRCUIT DETAILS

The current weighting D/A converter is a precision multiplying DAC. Figure 5 shows the functional diagram of the DAC as used in the AD7574. It consists of a precision Silicon Chromium thin film R/2R ladder network and 8 N - channel MOS-FET switches operated in single - pole - double - throw.

The currents in each 2R shunt arm are binarily weighted, i.e. the current in the MSB arm is  $V_{REF}$  divided by 2R, in the second arm is  $V_{REF}$  divided by 4R, etc. Depending on the DAC logic input (A/D output) from the successive approximation register, the current in the individual shunt arms is steered either to  $A_{GND}$  or to the comparator summing point.



Figure 5. D/A Converter As Used In AD7574

ANALOG-TO-DIGITAL CONVERTERS VOL. I, 11-117

#### **OPERATING THE AD7574**

#### APPLICATION HINTS

#### 1. TIMING & CONTROL

In the AD7574 when a conversion is finished the fresh data must be read before a new conversion can be started. Failure to observe the timing restrictions of Figures 1, 2 or 3 may cause the AD7574 to change interface modes. For example, in the RAM mode, holding  $\overline{CS}$  LOW too long after  $\overline{RD}$  goes HIGH will cause a new convert start (i.e. the converter moved into the ROM mode).

- LOGIC DEGLITCHING IN uP APPLICATIONS
  Unspecified states on the address bus (due to different rise and fall
  times on the address bus) can cause glitches at the AD7574 CS or
  RD terminals. These glitches can cause unwanted convert starts,
- RD terminals. These glitches can cause unwanted convert starts, reads, or resets. The best way to avoid glitches is to gate the address decoding logic with RD or WR (8080) or VMA (6800) when in the ROM or RAM mode. When in the slow -memory mode, the ALE (8085) or SYNC (8080) signal should be used to latch the address.
- 3. INPUT LOADING AT  $V_{REF}$ ,  $A_{IN}$  AND  $B_{OFS}$ To prevent loading errors due to the finite input resistance at the  $V_{REF}$ ,  $A_{IN}$  or  $B_{OFS}$  pins, low impedance driving sources must be used (i.e. op amp buffers or low output - Z reference).
- RATIOMETRIC OPERATION Ratiometric performance is inherent to A/D converters such as the AD7574 which use a multiplying DAC weighting network. However,

#### CLOCK OSCILLATOR

The AD7574 has an internal asynchronous clock oscillator which starts upon receipt of a convert start command, and ceases oscillating when conversion is complete.

The clock oscillator requires an external R and C as shown in Figure 6. Nominal conversion time versus  $R_{CLK}$  and  $C_{CLK}$  is shown in Figure 7a. The curves shown in Figure 7a are applicable when operating in the RAM or slow - memory interface modes. When operating in the ROM interface mode, add  $2\mu s$  to the typical conversion time values shown.

The AD7574 is guaranteed to provide transfer accuracy to published specifications for conversion times down to  $15\mu$ s, as indicated by the unshaded region of Figure 7a. Conversion times faster than  $15\mu$ s can cause transfer accuracy degradation.

#### **OPERATION WITH EXTERNAL CLOCK**

For applications requiring a conversion time close to or equal to  $15\mu$ s, an external clock is recommended. Using an external clock precludes the possibility of converting faster than  $15\mu$ s (which can cause transfer accuracy degradation) due to temperature drift – as may be the case when using the internal clock oscillator.

Figure 7b shows how the external clock must be connected. The  $\overline{\text{BUSY}}$  output of the AD7574 is connected to the threestate enable input of a 74125 three - state buffer. R<sub>1</sub> is used as a pullup, and can be between  $6k\Omega$  and  $100k\Omega$ . A 500kHz clock will provide a conversion time of  $15\mu$ s.

The external clock should be used only in the static - RAM or slow - memory interface mode, and *not* in the ROM mode.

Timing constraints for external clock operation are as follows:

#### STATIC RAM MODE

- When initiating a conversion, CS should go LOW on a positive clock edge to provide optimum settling time for the MSB.
- 2. A data READ can be initiated any time after BUSY = 1. SLOW - MEMORY MODE
- When initiating a conversion, CS and RD should go LOW on a positive clock edge to provide optimum settling time for the MSB.

the user should recognize that comparator limitations such as offset voltage, input noise and gain will cause degradation of the transfer characteristics when operating with reference voltages less than -10V in magnitude.

- 5. OFFSET CORRECTION
- Offset error in the transfer characteristic can be trimmed by offsetting the buffer amplifier which drives the AD7574 A<sub>IN</sub> pin (pin 4). This can be done either by summing a cancellation current into the amplifier's summing junction, or by tapping a voltage divider which sits between  $V_{DD}$  and  $V_{REF}$  and applying the tap voltage to the amplifier's positive input (an example of a resistive tap offset adjust is shown in Figure 10a where Rg, R9 and R<sub>10</sub> can be used to offset the ADC).
- 6. ANALOG AND DIGITAL GROUND
- It is recommended that  $A_{GND}$  and  $D_{GND}$  be connected locally to prevent the possibility of injecting noise into the AD7574. In systems where the  $A_{GND}$ - $D_{GND}$  intertie is not local, connect back - to - back diodes (IN914 or equivalent) between the AD7574  $A_{GND}$  and  $D_{GND}$  pins.
- 7. INITIALIZATION AFTER POWER UP
- Execute a memory READ to the AD7574 address location, and subsequently ignore the data. The AD7574 is internally reset when reading out data, i.e. the data readout is destructive.



Figure 6. Connecting R<sub>CLK</sub> and C<sub>CLK</sub> To CLK Oscillator



Figure 7a. Typical Conversion Time vs. Temperature For Different  $R_{CLK}$  and  $C_{CLK}$ (Applicable to RAM and Slow - Memory Modes. For ROM Mode add 2µs to values shown)



Figure 7b. External Clock Operation (Static RAM and Slow - Memory Mode)

### **Operating the AD7574 (cont.)**

#### UNIPOLAR BINARY OPERATION

Figures 8a and 8b show the analog circuit connections and typical transfer characteristic for unipolar operation. An AD584 is used as the -10V reference.

Calibration is as follows:

#### OFFSET

Offset must be trimmed out in the signal conditioning circuitry used to drive the signal input terminals shown in Figure 8a. An example of an offset trim is shown in Figure 10a, where  $R_8$ ,  $R_9$  and  $R_{10}$  comprise a simple voltage tap which is applied to the amplifier's positive input.



Note 1: R1 and R2 can be omitted if gain trim is not required

Figure 8a. AD7574 Unipolar (0V to +10V) Operation (Output Code is Straight Binary)

#### **BIPOLAR (OFFSET BINARY) OPERATION**

Figures 9a and 9b illustrate the analog circuitry and transfer characteristic for bipolar operation. Output coding is offset binary. As in unipolar operation, offset correction can be performed at the buffer amplifier used to drive the signal input terminals of Figure 9a (Resistors  $R_8$ ,  $R_9$  and  $R_{10}$  in Figure 10a show how offset trim can be done at the buffer amplifier).

Calibration is as follows:

- 1. Adjust R<sub>6</sub> and R<sub>7</sub> for minimum resistance across the potentiometers.
- 2. Apply +10.000V to the buffer amplifier used to drive the signal input (i.e. -10.000V at R<sub>6</sub>).
- While performing continuous conversions, trim R<sub>6</sub> or R<sub>7</sub> (whichever required) until DB<sub>7</sub>-DB<sub>1</sub> are LOW and the LSB (DB<sub>0</sub>) flickers.



Note 1: R<sub>1</sub> and R<sub>2</sub> can be omitted if gain trim is not required

Figure 9a. AD7574 Bipolar (-10V to +10V) Operation (Output Code is Offset Binary)

- 1. Apply -39.1mV (1 LSB) to the input of the buffer amplifier used to drive R<sub>1</sub> (i.e. +39.1mV at R<sub>1</sub>).
- 2. While performing continuous conversions, adjust the offset potentiometer (described above) until DB<sub>7</sub> DB<sub>1</sub> are LOW and the LSB (DB<sub>0</sub>) flickers.

#### GAIN (FULL SCALE)

Offset adjustment must be performed before gain adjustment.

- 1. Apply -9.961V to the input of the buffer amplifier used to drive R<sub>1</sub> (i.e. +9.961V at R<sub>1</sub>).
- While performing continuous conversions, adjust trim pot R<sub>2</sub> until DB<sub>7</sub> - DB<sub>1</sub> are HIGH and the LSB (DB<sub>0</sub>) flickers.



Note: Approximate bit weights are shown for illustration. Nominal bit weight for a -10V reference is  $\approx 39.1 \text{mV}$ 

Figure 8b. Nominal Transfer Characteristic For Unipolar Circuit of Figure 8a

- 11
- 4. Apply OV to the buffer amplifier used to drive the signal input terminals.
- Doing continuous conversions, trim the offset circuit of the buffer amplifier until the ADC output code flickers between 01111111 and 10000000.
- 6. Apply +10.000V to the input of the buffer amplifier (i.e. -10.000V as applied to R<sub>6</sub>).
- 7. Doing continuous conversions, trim R<sub>2</sub> until DB<sub>7</sub>-DB<sub>1</sub> are LOW and the LSB (DB<sub>0</sub>) flickers.
- 8. Apply -9.922V to the input of the buffer amplifier (i.e. +9.922V at the input side of  $R_6$ ).
- 9. If the ADC output code is not 11111110 ±1 bit, repeat the calibration procedure.



Note: Approximate bit weights are shown for illustration. Nominal bit weight for  $\pm$  10V full scale is  $\approx$  78.1mV

Figure 9b. Nominal Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 9a

ANALOG-TO-DIGITAL CONVERTERS VOL. I, 11-119

#### **OPERATING THE AD7574**

#### BIPOLAR (COMPLEMENTARY OFFSET BINARY) OPERATION

Figure 10a shows the analog connections for complementary offset binary operation. The typical transfer characteristic is shown in Figure 10b. In this bipolar mode, the ADC is fooled into believing it is operated in a unipolar mode - i.e. the +10V to -10V analog input is conditioned into a 0 to +10V signal range.  $R_2$  is the gain adjust, while  $R_9$  is the offset adjust.

Calibration is as follows (adjust offset before gain):

#### OFFSET

1. Apply OV to the analog input shown in Figure 10a.



#### Notes:

1. R1 and R2 can be omitted if gain trim is not required

2. R8, R9 and R10 can be omitted if offset trim is not required

3.  $R_6 ||R_8||R_{10} = 5k\Omega$ . If R<sub>8</sub>, R<sub>9</sub> and R<sub>10</sub> not used, make R<sub>6</sub> =  $5k\Omega$ 

Figure 10a. AD7574 Bipolar Operation (-10V to +10V) (Output Code is Complementary Offset Binary)  While performing continuous conversions, adjust R<sub>9</sub> until the converter output flickers between codes 01111111 and 10000000.

#### GAIN (FULL SCALE)

- 1. Apply -9.922V across the analog input terminals shown in Figure 10a.
- 2. While performing continuous conversions, adjust R<sub>2</sub> until DB<sub>7</sub> DB<sub>1</sub> are HIGH and the LSB (DB<sub>0</sub>) flickers between HIGH and LOW.



Note: Approximate bit weights are shown for illustration. Nominal bit weight for  $\pm 10V$  full scale is  $\approx 78.1mV$ 

Figure 10b. Nominal Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 10a

### **ANALOG** DEVICES

### CMOS µP Compatible 8-Bit 8-Channel DAS

AD7581

#### FEATURES

8-Bit Resolution On-Chip 8 X 8 Dual-Port Memory No Missed Codes Over Full Temperature Range Interfaces Directly to Z80/8085/6800 CMOS, TTL Compatible Digital Inputs Three-State Data Drivers Ratiometric Capability Interleaved DMA Operation Fast Conversion A/D Process Totally Transparent to μP Low Cost

#### **GENERAL DESCRIPTION**

The AD7581 is a microprocessor compatible 8 bit, 8 channel, memory buffered, data-acquisition system on a monolithic CMOS chip. It consists of an 8 bit successive approximation A/D converter, an 8 channel multiplexer,  $8 \times 8$  dual-port RAM, three-state DATA drivers (for interface), address latches and microprocessor compatible control logic. The device interfaces directly to 8080, 8085, Z80, 6800 and other microprocessor systems.

The successive approximation conversion takes place on a continuous, channel sequencing, basis using microprocessor control signals for the clock. Data is automatically transferred to its proper location in the 8 × 8 dual-port RAM at the end of each conversion. When under microprocessor control, a READ DATA operation is allowed at any time for any channel since on-chip logic provides interleaved DMA. The facility to latch the address inputs  $(A_0 - A_2)$  with ALE enables the AD7581 to interface with  $\mu$ P systems which feature either shared or separate address and data buses.

#### ORDERING INFORMATION

Differential	Temperature Range				
Nonlinearity	0 to +70°C	-25°C to +85°C			
±1 7/8LSB	AD7581JN	AD7581AD			
±7/8LSB	AD7581KN	AD7581BD			
±3/4LSB	AD7581LN	AD7581CD			

PACKAGE IDENTIFICATION<sup>1</sup> Suffix D: Ceramic DIP – (D28B) Suffix N: Plastic DIP – (N28A)

<sup>1</sup>See Section 20 for package outline information.

#### AD7581 FUNCTIONAL BLOCK DIAGRAM



#### PIN CONFIGURATION

Bors 1	0	28 V <sub>DD</sub>
AIN 7 2		27 DB0 (LSB)
AIN 6 3		26 DB1
A1N 5 4		25 DB2
AIN 4 5		24 DB3
AIN 3 6	AD7581	23 DB4
AIN 2 7	TOP VIEW	22 DB5
AIN 1 8	(NOT TO SCALL)	21 DB6
AIN 0 9		20 DB7 (MSB
VREF 10		19 A2
AGND 11		18 A1
STAT 12		17 A0
CS 13		16 ALE
DGND 14		15 CLK
		1

# **DC SPECIFICATIONS**

(VDD = +5V, VREF = -10V, Unipolar Operation, unless otherwise stated)

Parameter	Version <sup>1</sup>	Typical at +25°C	Limit Over Temperature	Units	Conditions/Comments
ACCURACY			· · ·		
Resolution	All	8	8	Bits	
Relative Accuracy	IN. AD	±1 7/8	±1 7/8 max	LSB	
	KN BD	+3/4	+3/4 max	ISB	
		+1/2	$\pm 1/2$ max	LSB	
Differential Nonlinearity		+1 7/8	+1 7/8 max	ISB	
Differential Nonincarity	IN, AD	+7/9	±17/8 max		4
	IN CD	±1/0 ±2/4	±7/6 max		
	LN, CD	±3/4	13/4 max	LSB	
Offset Error	JN, AD	200	200 max	mV	Adjustable to zero, see Figure 7a.
	KN, BD	80	80 max	mV	
	LN, CD	50	50 max	mV	
Gain Error					
Worst Channel	JN, AD	±3 .	±6 max	LSE	Adjustable to zero, see Figure 7a.
	KN, BD	±2	±4 max	LSB	Gain Error is Measured After Offset
	LN. CD	±1	±2 max	LSB	Calibration, Max Full Scale Change
	,	-		202	for Any Channel from +25°C to
					min or 1 max is 2213b.
Gain Match Between Channels	JN, AD	2	3 max	LSB	Adjustable to zero, see Figure 7a.
	KN, BD	1 1/2	2 max	LSB	
	LN, CD	1 -	1 max	LSB	
B <sub>OFS</sub> Gain Error	All	-2 1/2	-	LSB	
ANALOG INPUTS					·
Input Resistance					
At VEFF (nin 10)	All	10/20/30	10/20/30	$k\Omega \min/typ/max$	
At Bors $(nin 1)^3$	A11	10/20/30	10/20/30	$k\Omega \min/ryn/max$	
At Any Analog Input (ping 2, 0)	A 11	10/20/20	10/20/20	kQ min/typ/max	
V (For Specified Performance)	A11	-10	10/20/30	v	+50/
VREF (For Specified Performance)	A11	-10	-10	V ·	15%
VREF Range	All	-5 to -15	-5 to -15	v	
Nominal Analog Input Range					
Unipolar Mode	All	0 to $+V_{REF}$ ,	0 to +V <sub>REF</sub>	<b>V</b>	See Figure 7 and 8.
		0 to -V <sub>REF</sub>	0 to -V <sub>REF</sub>	v	
Bipolar Mode	All	$-VB_{OFS} \leq VA$	$A_{\rm IN} \leq  V_{\rm REF}  - V$	BOFS	See Figure 9
DIGITAL INPUTS					
$\overline{CS}$ (pin 13) ALE (pin 16) Ao - Ao					
$(p_1, 17, 10) \in K(p_1, 15)$					
(plus 17-17), CEK (plu 15)	A 11	. 2 2		v	
VINH Logic HIGH input voltage	All	+2.2	+2.4 mm	V	1
VINL Logic LOW Input Voltage	All	+0.4	+0.8 max	v	
I <sub>IN</sub> Input Current	All	0.01	1 max	μΑ	$V_{IN} = 0V, V_{DD}$
C <sub>IN</sub> Input Capacitance <sup>o</sup>	All	4	5 max	pF	
DIGITAL OUTPUTS					
STAT (pin 12), DB <sub>7</sub> to DB <sub>0</sub> (pins 20-2)	7)				
VOH Output HIGH Voltage	Ail	+4.8	+4.5 min	v	$I_{SOURCE} = 40 \mu A$
VOL Output LOW Voltage	All	+0.4	+0.6 max	v	ISINK = 1.6mA
ILKC DB7 to DB0 Floating State					SERK
Leakage	A11	03	10 max	иA	
Floating State Output Canacitance			10		
(DB DB-)	A 11	c .	10 may	E	We want and We are We
(DD7-DD0)	A11	J	10 max	pr	VOUT = OV 10 VDD
Output Code	All	Complementa	iry Figure 7 ary Binary Figu	re 8	· · · · · · · · · · · · · · · · · · ·
		Offset Binary	Figure 9		·
POWER REQUIREMENTS	. 4 11		. •		and the second sec
VDD	All	+>	+>	v .	
IDD - Static	All	3 typ	5 max	mA	
I <sub>DD</sub> – Dynamic	All	3 typ	8 max	mA	f <sub>CLK</sub> = 1MHz

Notes: <sup>1</sup> Temperature range as follows: JN, KN, LN (0 to +70°C), AD, BD, CD (-25°C to +85°C). <sup>2</sup> Typical offset temperature coefficient is  $\pm 150 \mu V/^{\circ}C$ . <sup>3</sup> R<sub>DOF</sub>/R<sub>AIN</sub> (0-7) mismatch causes transfer function rotation about positive full scale. The effect is an offset and a gain term when using the circuits of Figure 8a, and Figure 9a. <sup>4</sup> Typical value, not guaranteed or subject to test.

<sup>5</sup>Guaranteed but not tested.

<sup>6</sup> Typical change in BOFS gain from +25°C to T<sub>min</sub> to T<sub>max</sub> is ±2 LSB's.

Specifications subject to change without notice.

# AC SPECIFICATIONS (VDD=+5V, VREF=-10V, Unipolar Operation, unless otherwise noted)

Symbol	Specification	Typical at +25°C	Limit Over Temperature	Units	Conditions	
tu	ALE pulse width	50	80 min	ns	See "Switching Terminology"	
tars	Address valid to latch set-up time	45	70 min	ns	200	
tALH	Address valid to latch hold time	10	20 min	ns		
tLCS	Address latch to $\overline{CS}$ set-up time	10	20 min	ns		
TACC	$\overline{\text{CS}}$ to output propagation delay	200	250 max	ns	$C_{L} = 100 pF$	
tCW	CS pulse width	250	280 min	ns	-	
tCF	$\overline{CS}$ to output float propagation delay	50	80 max	ns		
<sup>t</sup> CLZ	CS to low impedance bus	100	150 max	ns		
fCLK	Clock frequency for stated accuracy	1600	1200 max <sup>1</sup>	kHz		
			<sup>1</sup> Guaranteed co	nversion tim	e of 66.6µs/channel with 1200kHz clock.	
ABSOLU	TE MAXIMUM RATINGS	1				
VDD to A	AGND	+7V	AD, BD, C	D	25°C to +85°C	
V <sub>DD</sub> to I	OGND	+7V	Storage Temperature			
AGND to	DGND	0.3V, V <sub>DD</sub>	Lead Temperature (Soldering, 10 secs) +300°C			
Digital In	put Voltage to DGND		· -		· ,	
(pins	13, 16-19)	+15V	Power Dissipa	tion (Pack	age)	
Digital O	utput Voltage to DGND		Plastic (Suffix N)			
(pins	12, 20–27)	0.3V, V <sub>DD</sub>	to +50°C			
CLK (pin	15) input voltage to DGND	+15V	Derate above +70°C by			
V <sub>REF</sub> (pin 10) to AGND±25V			Ceramic (Suffix D)			
$V_{BOFS}$ (pin 1) to AGND±17V			to +50°C			
AIN (0-7) (pin 9-2)±17V			Derate above	+50°C by.		
Operating	g Temperature Range					
JN, K	N, LN	0 to +70°C				
CAUTIO	N					

#### CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



11

ANALOG-TO-DIGITAL CONVERTERS VOL. I, 11-123

#### **GENERAL CIRCUIT INFORMATION**

#### **BASIC CIRCUIT DESCRIPTION**

The AD7581 accepts eight analog inputs and sequentially converts each input into an eight-bit binary word using the successive approximation technique. The conversion results are stored in an  $8 \times 8$  bit dual-port RAM. The device runs either directly from the microprocessor clock (in 6800 type systems) or from some suitable signal (e.g. ALE in 8085 type systems). Most applications require only a -10V reference and a +5V supply. Start-up logic is included on the device to establish the correct sequences on power-up. A maximum of 800 clock pulses are required for this period. Figure 1 shows the AD7581 functional diagram.



Figure 1. AD7581 Functional Diagram

Conversion of a single channel requires 80 input clock periods and a complete scan through all channels requires 640 input clock periods. When a channel conversion is complete, the successive approximation register contents are loaded into the proper channel location of the  $8 \times 8$  RAM. At this time a status signal output, STAT (pin 12), gives a short negative going pulse (8 clock periods). This negative going STAT pulse is extended to 72 clock periods when channel 1 conversion is complete. An external pulse-width detector connected to the status pin can be used to derive conversion-related timing signals for microprocessor interrupts (see Channel Identification opposite page). Simultaneous with STAT going low, the MUX address is decremented. Eight clock periods later the next conversion is started. Automatic interleaved DMA is provided by on-chip logic to ensure that memory updates take place at instants when the microprocessor is not addressing memory. Memory locations are addressed by  $A_0$ ,  $A_1$  and  $A_2$ . This address may be latched by ALE for systems which feature a multiplexed address/data bus or alternatively, for systems which have separate address and data buses, the address latches can be made transparent by tying ALE (pin 16) HIGH.  $\overline{CS}$  (pin 13) activates three-state buffers to place addressed data on the DB<sub>0</sub> – DB<sub>7</sub> data output pins.

#### **A/D CIRCUIT DETAILS**

In the successive approximation technique, successive bits, starting with the most significant bit (DB<sub>7</sub>), are applied to the input of the D/A converter. The DAC output is then compared to the unknown analog input voltage,  $A_{IN}$  (n), using a comparator. If the DAC output is greater than  $A_{IN}(n)$ , the data latch for the trial bit is reset to zero, and the next smaller data bit is tried. If the DAC output is less than  $A_{IN}(n)$ , the trial data bit stays in the "1" state, and the next smaller data bit is tried. Each successive bit is tried, compared to  $A_{IN}(n)$ , and set or reset in this manner until the least significant bit (DB<sub>0</sub>) decision is made. The successive approximation register now contains a valid digital representation of  $A_{IN}(n)$ .  $A_{IN}(n)$  is assumed to be stable during conversion.

The current weighting D/A converter is a precision multiplying DAC. Figure 2 shows the functional diagram of the DAC as used in the AD7581. It consists of a precision Silicon Chromium thin film R/2R ladder network and 8 N-channel MOSFET switches operated in single-pole-double-throw.

The currents in each 2R shunt arm are binarily weighted i.e., the current in the MSB arm is  $V_{REF}$  divided by 2R, in the second arm is  $V_{REF}$  divided by 4R, etc. Depending on the D/A logic input (A/D output) from the successive approximation register, the current in the individual shunt arms is steered either to A<sub>GND</sub> or to the comparator summing point.



Figure 2. D/A Converter as Used in AD7581

#### TIMING AND CONTROL OF THE AD7581 CHANNEL SELECTION

Table 1 shows the truth table for the address inputs. The input address is latched when ALE goes LOW. When ALE is HIGH the address input latch is transparent.

A2	A1	A0	ALE	Channel Data To Be Read
0	0	0	1	Channel 0
0	0	1	1	Channel 1
0	1	0	1	Channel 2
0	1	1	1	Channel 3
1	0	0	1	Channel 4
1	0	1	1	Channel 5
1	1	0	1	Channel 6
1	1	1	1	Channel 7

Table 1. Channel Selection Truth Table

#### TIMING AND CONTROL

A typical timing diagram is shown in Figure 3. When  $\overline{CS}$  is HIGH, the three-state data drivers are in the high-impedance state. When  $\overline{CS}$  goes LOW the data drivers switch to the low-impedance state (i.e., low impedance to DGND or to  $V_{DD}$ ). Output data is valid after time  $t_{ACC}$ .



Figure 3. Timing Diagram for the AD7581

#### SWITCHING TERMINOLOGY

 $\begin{array}{ll} t_H: & ALE \mbox{ pulse width requirement.} \\ t_{ALH}: \mbox{Address Valid to latch hold time.} \\ t_{ALS}: \mbox{Address Valid to latch set-up time.} \\ t_{LCS}: \mbox{Address Valid to Chip Select set-up time.} \\ t_{CW}: \mbox{ Chip Select pulse width requirement.} \\ t_{ACC}: \mbox{Chip Select to valid data propagation delay.} \\ t_{CF}: \mbox{ Chip Select to output data float propagation delay.} \\ t_{CLZ}: \mbox{Chip Select to low impedance data bus.} \end{array}$ 

#### CHANNEL IDENTIFICATION

In some real-time applications, it may be necessary to provide an interrupt signal when a particular channel receives updated data. To achieve this, it is necessary to identify which channel is currently under conversion. The STAT output provides an identifying signal by staying low for an additional 64 clock periods over normal (8 clock periods) when channel 0 is active. This is illustrated in Figure 4. Memory update takes place on a rising edge of a clock pulse and is completed in 200ns. This occurs 6 clock periods before STAT goes low.



Figure 4. STAT Output for Channel Identification

One simple circuit using the STAT output is shown in Figure 5. The time constant RC is chosen such that  $X_2$  ignores the normal STAT low pulse width (8 clock periods wide) but respond to the much wider STAT low pulse width (72 clock periods wide) occurring during channel 0 conversion. Typically for a 1 $\mu$ s clock period C = 0.022 $\mu$ F, R = 1.8k $\Omega$ .



Figure 5. Hardware Channel Identification

Another possibility is to use the microprocessor to interrogate the STAT output and hence determine channel identity. A simple routine is shown in Figure 6.



Figure 6. Software Channel Identification

ANALOG-TO-DIGITAL CONVERTERS VOL. I, 11-125

#### **OPERATING THE AD7581**

#### UNIPOLAR BINARY OPERATION

Figures 7a and 7b show the analog circuit connections and typical transfer characteristic for unipolar operation (0V to +10V). An AD584 is used for the -10V reference. Calibration is as follows (device clocked i.e., continuous conversions); OFFSET:

Comparator offset is trimmed out via the bipolar offset pin  $B_{OFS}$ . R10, R11 and R12 comprise a simple voltage tap buffered by A1 and feeding into  $B_{OFS}$ .

- 1. Since comparator offset will be the same regardless of which channel is active, take A<sub>0</sub>, A<sub>1</sub> and A<sub>2</sub> LOW and and exercise ALE to latch the address.
- With AIN 0 = 19.5mV (1/2LSB) adjust R11, i.e., the offset voltage on B<sub>OFS</sub>, until DB<sub>7</sub> - DB<sub>1</sub> are LOW and DB<sub>0</sub> (LSB) flickers.



Figure 7a. AD7581 Unipolar (0V to +10V) Operation (Output Code is Straight Binary)

#### GAIN (FULL SCALE)

In many applications gain adjustment is not required thus removing the need for trimmers in the analog channels. For channels requiring gain trim, the following procedure is recommended. Offset adjustment must be performed before gain adjustment.

1. Apply +9.941V (FS - 1 1/2LSB) to all input channels AIN (0-7).



APPROXIMATE BIT WEIGHTS ARE SHOWN FOR ILLUSTRATION. BIT WEIGHT FOR A -10V REFERENCE IS  $\approx 39.1 mV.$ 

Figure 7b. Transfer Characteristic for Unipolar Circuit of Figure 7a

- 2. Select required channel n via A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub> and latch the Address using ALE.
- 3. Adjust trimmer RN of selected channel until  $DB_7 DB_1$  are HIGH and the LSB ( $DB_0$ ) flickers.
- 4. Select next channel requiring gain trim and repeat steps 2 and 3.

#### UNIPOLAR (COMPLEMENTARY BINARY) OPERATION

Figures 8a and 8b show the analog circuit connections and typical transfer characteristic for unipolar (complementary binary) operation.

Calibration is as follows (continuous conversions);

#### **OFFSET:**

Comparator offset is trimmed out via the bipolar offset pin  $B_{OFS}$ . R10, R11 and R12 comprise a simple voltage tap buffered by A1 and feeding into  $B_{OFS}$ .

- 1. Since comparator offset will be the same regardless of which channel is active, take A<sub>0</sub>, A<sub>1</sub> and A<sub>2</sub> LOW and exercise ALE to latch the address.
- With AIN 0 = -9.98V (-FS + 1/2LSB) adjust R11, i.e., the offset voltage on B<sub>OFS</sub>, until DB<sub>7</sub> - DB<sub>1</sub> are LOW and the LSB (DB<sub>0</sub>) flickers.



Figure 8a. AD7581 (0V to -10V) Operation (Output Code is Complementary Binary)

#### GAIN (FULL SCALE)

In many applications gain adjustment is not required thus removing the need for trimmers in the analog channels. For channels requiring gain trim, the following procedure is recommended. Offset adjustment must be performed before gain adjustment.

- 1) Apply -58.6mV (1 1/2LSB) to all input channels AIN (0-7).
- 2) Select required channel n via A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub> and exercise ALE to latch the address.
- 3) Adjust trimmer RN of selected channel until DB<sub>7</sub> DB1 are HIGH and the LSB (DB<sub>0</sub>) flickers.
- Select next channel requiring gain trim and repeat step 2 and 3.



Figure 8b. Transfer characteristic for Unipolar Circuit of Figure 8a

#### **BIPOLAR (OFFSET BINARY) OPERATION**

Figures 9a and 9b illustrate the analog circuitry and transfer characteristic for  $\pm 5V$  bipolar operation. Output coding is offset binary. Comparator offset correction is again applied to the BOFS pin.

Calibration is as follows (continuous conversions);

#### **OFFSET:**

- 1. Apply -4.980V (-F.S. + 1/2LSB) to all input channels, AIN (0-7).
- Trim R11 of the comparator offset circuit until DB7 DB1 are LOW and the LSB (DB0) flickers.

#### GAIN (FULL SCALE)

- 1. Apply +4.984V (+F.S. 1/2LSB) to all input channels, AIN (0-7).
- 2. Select required channel n via A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>, and latch the address using ALE.
- 3. Adjust trimmer RN of selected channel until  $DB_7 DB_1$  are HIGH and the LSB (DB<sub>0</sub>) flickers.
- 4. Select next channel requiring gain trim and repeat steps 2 and 3.
- Apply 0V to each gain-trimmed channel. If the ADC output code does not flicker between 01111111 and 10000000 repeat the calibration procedure.



NOTES: 1R10, R11 AND R12 CAN BE OMITTED IF OFFSET TRIM IS NOT REQUIRED. 2R1 - R8 AND R9 CAN BE OMITTED IF GAIN TRIM IS NOT REQUIRED. 2R16/R10/R12 = 6.8kΩ. IF R10, R11 AND R12 ARE NOT USED, MAKE R16 = 6.8kΩ.

Figure 9a. AD7581 Bipolar (-5V to +5V) Operation (Output Code is Offset Binary)



Figure 9b. Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 9a

#### **INTERFACING THE AD7581**





#### NOTES:

1. ANALOG AND DIGITAL GROUND

It is recommended that  $A_{GND}$  and  $D_{GND}$  be connected locally to prevent the possibility of injecting noise into the AD7581. In systems where the  $A_{GND} - D_{GND}$  intertie is not local, connect back-to-back diodes (1N914 or equivalent) between the AD7581  $A_{GND}$  and  $D_{GND}$  pins.



#### Figure 11. AD7581/8085 Interface

2. LOGIC DEGLITCHING IN  $\mu$ P APPLICATIONS Unspecified states on the address bus (due to different rise and fall times on the address bus) can cause glitches at the AD7581  $\overline{\text{CS}}$  terminal. These glitches can cause unwanted reads. The best way to avoid glitches is to gate the address decoding logic, e.g., with RD (8080),  $\overline{\text{RD}}$  (8085) or VMA (6800).

# 

# 12-Bit Successive Approximation Integrated Circuit A/D Converter

#### FEATURES

True 12-Bit Operation: Max Nonlinearity ±0.012% Low Gain T.C.: ±30ppm/°C max Low Power: 800mW Fast Conversion Time: 25µs Precision 6.3V Reference for External Application Short-Cycle Capability Serial or Parallel Data Outputs Monolithic DAC with Scaling Resistors for Stability Low Chip Count-High Reliability Industry Standard Pinout "Z" Models for ±12V Supplies

#### PRODUCT DESCRIPTION

The AD ADC80 is a complete 12-bit successive approximation analog-to-digital converter that includes an internal clock, reference and comparator. Its hybrid IC design utilizes MSI digital and linear monolithic chips in conjunction with a 12-bit monolithic DAC to provide modular performance and versatility with IC size, price and reliability.

Important performance characteristics of the AD ADC80 include a maximum linearity error at  $+25^{\circ}$ C of  $\pm 0.012\%$ , max gain T.C. of  $30ppm/^{\circ}$ C, typical power dissipation of 800mWand max conversion time of  $25\mu$ s. Monotonic operation of the feedback D/A converter guarantees no missing codes over the temperature range of  $-25^{\circ}$ C to  $+85^{\circ}$ C.

The design of the AD ADC80 includes scaling resistors that provide analog signal ranges of  $\pm 2.5$ ,  $\pm 5.0$ ,  $\pm 10$ , 0 to  $\pm 5$  or 0 to  $\pm 10$  volts. The 6.3V precision reference may be used for external applications. All digital signals are fully DTL and TTL compatible; output data may be read in both serial and parallel form.

The AD ADC80 is available in two performance grades, the AD ADC80-12 (0.012% of FSR max) and the AD ADC80-10 (0.048% of FSR max). Both grades are specified for use over the -25°C to +85°C temperature range and both are available in a 32-pin hermetically sealed ceramic DIP.

#### AD ADC80 FUNCTIONAL BLOCK DIAGRAM

AD ADC80





#### PRODUCT HIGHLIGHTS

- 1. The AD ADC80 is a complete 12-bit A/D converter. No external components are required to perform a conversion.
- 2. A monolithic 12-bit feedback DAC is used for reduced chip count and higher reliability.
- 3. The internal buried zener reference is laser trimmed to 6.3 volts. The reference voltage is available externally and can supply up to 1.5mA beyond that required for the reference and bipolar offset current.
- 4. The scaling resistors are included on the monolithic DAC for exceptional thermal tracking.
- 5. The AD ADC80 directly replaces other devices of this type with significant increases in performance.
- 6. The fast conversion rate of the AD ADC80 makes it an excellent choice for applications requiring high system throughput rates.
- The short cycle and external clock options are provided for applications requiring faster conversion speeds or lower resolutions.

#### SPECIFICATIONS (typical @ +25°C, ±15V and +5V unless otherwise noted)

MODEL	AD ADC80-12	AD ADC80-10	
RESOLUTION	12 Bits	10 Bits	
ANALOG INPUTS			
Voltage Ranges	+2 EV +EV +10	V	
Unipolar	$-2.5V, \pm 5V, \pm 10V$ 0V to +5V, 0V to +10V		
Impedance (Direct Input)			
0V to +5V, ±2.5V	2.5kΩ	•	
$0V to +10V, \pm 5V$	5KM 10kΩ	•	
Convert Command	Positive Pulse 100ns Wide (min)		
	("0" to "1" Initiates Conversion)		
Logic Loading	1TTL Load		
External Clock	IIIL Load		
Gain Error <sup>2</sup>	±0.1% of FSR <sup>3</sup>	•	
Offset Error <sup>2</sup>	-0.1% 01 1 510		
Unipolar	±0.05% of FSR	•	
Bipolar	±0.1% of FSR	+0.048% -6 FCD	
Interest Quantization Error	±0.012% of FSR +1/21 SB	10.048% OI FSK	
Differential Linearity Error	±1/2LSB	•	
No Missing Codes Temperature Range	-25°C to +85°C	•	
Power Supply Sensitivity	+0.0020% of ESB/W M	•	
+5V	±0.0015% of FSR/% V	•	
DRIFT		, 	
Specification Temperature Range	-25°C to +85°C	•	
Gain (max)	±30ppm/°C	•	
Offset	tions of ESB/°C	•	
Bipolar (max)	±15ppm of FSR/°C	•	
Linearity (max)	±3ppm of FSR/°C	•	
Mohotonicity	GUARANTEED	*	
CONVERSION SPEED <sup>5</sup>	22µs typ, 25µs max	21µ5 max	
DIGITAL OUTPUT		1	
(all codes complementary)	•		
Parallel Output Codes <sup>6</sup>		,	
Unipolar	CSB		
Bipolar	COB, CTC		
Output Drive	2TTL Loads		
Serial Data Codes (NRZ)	CSB, COB		
Status	Logic "1" Durir	or Conversion	
Status Output Drive	2TTL Loads	.g conversion	
Internal Clock			
Clock Output Drive	2TTL Loads		
INTERNAL REFERENCE VOLTACE	575KHZ	v	
Max. External Current (with no	0.3V ±10m	v	
degradation of specifications)	1.5mA		
Tempco of Drift	±10ppm/°C typ, ±20	Oppm/°C max	
POWER REQUIREMENTS			
Rated Voltages	±15V,+5	V	
Range for Rated Accuracy	4.75V to 5.25V and ±14.0V to ±16.0V 4.75V to 5.25V and ±11.4V to ±16.0V		
Supply Drain +15V	+10mA		
-15V	-20mA		
+5V	+70mA		
TEMPERATURE RANGE	ar <sup>e</sup> c .	°c	
Specification	-25°C to +85°C		
Storage	-55°C to +125°C		
PACKAGE OPTION <sup>9</sup>	HV32F		
NOTES			

NOTES: DTL/TTL compatible i.e., Logic "0" = 0.8V max, Logic "1" = 2.0V min for digital inputs, Logic "0" = +0.4V max and "1" = 2.4V min digital outputs. Adjustable to zero with external trimpors. PSR means Full Scale Range- for example, unit connected for ±10V range has 20V FSR. Error shown is the same as ±1/2LSB max for resolution of A/D converter. Conversion time with internal clock. Conversion time with internal clock.

See Table 1. CSB – Complementary Straight Binary COB – Complementary Offset Binary CTC – Complementary Two's Complement

<sup>7</sup> For conversion speeds specified.
 <sup>6</sup> For Z models order AD ADC80Z-12 or AD ADC80Z-10.
 <sup>8</sup> See Section 20 for package outline information.

\*Specifications same as AD ADC80-12.

Specifications subject to change without notice.





### **Typical Performance Curves**



11

The analog continuum is partitioned into  $2^{12}$  discrete ranges for 12-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of  $\pm 1/2$ LSB, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the AD ADC80 have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors are specified at ±0.1% FSR for gain and ±0.05% FSR for offset. These errors may be trimmed to zero by the use of the external trim circuits as shown in Figures 7 and 9. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in staircase step width between codes from the ideal least significant bit step size (Figure 6).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD ADC80 is specified as having no missing codes over the entire temperature range from  $-25^{\circ}$ C to  $+85^{\circ}$ C.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$RSS = \sqrt{\epsilon_{\rm G}^2 + \epsilon_{\rm O}^2 + \epsilon_{\rm L}^2}$$

 $\epsilon_{G}$  = Gain Drift Error (ppm/°C)  $\epsilon_{O}$  = Offset Drift Error (ppm of FSR/°C)  $\epsilon_{L}$  = Linearity Error (ppm of FSR/°C)



Figure 6. Transfer Characteristic for an Ideal Bipolar A/D

#### OFFSET ADJUSTMENT

The zero adjust circuit consists of a potentiometer connected across  $\pm V_S$  with its slider connected through a 1.8M $\Omega$  resistor to Comparator Input pin 11 for all ranges. As shown in Figure 7 the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a -1200ppm/°C tempco contributes a worst-case offset tempco of 8×244×10<sup>-6</sup>×1200ppm/°C = 2.3ppm/°C of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than ±4LSB, use of a carbon composition offset summing resistor typically contributes no more than 1ppm/°C of FSR offset tempco.



Figure 7. Offset Adjustment Circuit

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco <100 ppm/°C) are used, is shown in Figure 8.



Figure 8. Low Tempco Zero Adjustment Circuit

In either zero adjust circuit, the fixed resistor connected to pin 11 should be located close to this pin to keep the pin 11 connection runs short (Comparator Input pin 11 is quite sensitive to external noise pick-up).

#### GAIN ADJUSTMENT

The gain adjust circuit consists of a potentiometer connected across  $\pm V_S$  with its slider connected through a 10M $\Omega$  resistor to the gain adjust pin 16 as shown in Figure 9.



Figure 9. Gain Adjustment Circuit

An alternate gain adjust circuit which contributes negligible gain tempco if metal film resistors (Tempco <100ppm/°C) are used is shown in Figure 10.



Figure 10. Low Tempco Gain Adjustment Circuit
### Applying the AD ADC80

#### THEORY OF OPERATION

On receipt of a CONVERT START command, the AD ADC80 converts the voltage at its analog input into an equivalent 12bit binary number. This conversion is accomplished as follows: the 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

#### TIMING

The timing diagram is shown in Figure 11. Receipt of a CON-VERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 13 cycles. All SAR parallel bit and STATUS flip-flops are initialized on the leading edge, and the gated clock inhibit signal is removed on the trailing edge of the CONVERT START signal. At time t<sub>0</sub>,  $B_1$  is reset and  $B_2 - B_{12}$  are set unconditionally. At  $t_1$  the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At  $t_2$ , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at  $t_{12}$ . After a 40ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the Logic "0" state.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 11).

Incorporation of this 40ns delay guarantees that the parallel (and serial) data are valid at the Logic "1" to "0" transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.



NOTES: 1. THE CONVERT START PULSE WIDTH IS 100ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "RISING EDGE" OF THE CONVERT COMMAND. 2. 25µs FOR 12 BITS AND 21µs FOR 10 BITS (MAX). 3. MSB DECISION

4. LSB DECISION 40ns PRIOR TO THE STATUS GOING LOW

**\*BIT DECISIONS** 

Figure 11. Timing Diagram (Binary Code 011001110110)

### DIGITAL OUTPUT DATA

Both parallel and serial data from TTL storage registers are in negative true form. Parallel data output coding is complementary binary for unipolar ranges and either complementary offset binary or complementary two's complement binary, depending on whether BIT 1 (pin 6) or its logical inverse BIT 1 (pin 8) is used as the MSB. Parallel data becomes valid approximately 40ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag.

Serial data coding is complementary binary for unipolar input ranges and complementary offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid 200ns after the rising clock edges, permitting serial data to be clocked directly into a receiving register on these edges as shown in Figure 11. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 11. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

Short Cycle Input: A Short Cycle Input, pin 21, permits the timing cycle shown in Figure 11 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, pin 21 is connected to +5V (pin 9). When 10-bit resolution is desired, pin 21 is connected to Bit 11 output pin 28. The conversion cycle then terminates, and the STATUS flag resets after the Bit 10 decision ( $t_{10}$  +40ns in timing diagram of Figure 11). Short Cycle pin connections and associated maximum 12-, 10and 8-bit conversion times are summarized in Table I.

Connect Short Cycle Pin 21 to Pin:	Bits	Resolution (% FSR)	Maximum Conversion Time (µs)	Status Flag Reset
9	12	0.024	25	t <sub>12</sub> + 40ns
28	10	0.100	21	t <sub>10</sub> + 40ns
30	8	0.390	17	t <sub>8</sub> + 40ns

Table I. Short Cycle Connections

#### INPUT SCALING

The AD ADC80 input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 12 for circuit details.



### Figure 12. AD ADC80 Input Scaling Circuit

Input Signal Range	Output Code	Connect Pin 12 To Pin	Connect Pin 14 To	Connect Input Signal To
±10V `	COB or CTC	11	Input Signal	14
±5V	COB or CTC	11	Open	13
±2.5V	COB or CTC	11	Pin 11	13
0V to +5V	CSB	15	Pin 11	13
0V to +10V	CSB	15	Open	13

Table II. AD ADC80 Input Scaling Connections

Binary (BIN) Output	Sinary (BIN) INPUT VOLTAGE RANGE AND LSB VALUES					· .
Analog Input	<b>D C</b> 1.4	11011		10 511		014 · · · <b>F</b> 14
voltage Range	Defined As:	±10V	15 V	±2.5V	0V to $+10V$	0V to +5V
Code		COB*	COB*	COB*	1. Sec. 1. Sec. 1.	
Designation		or CTC**	or CTC**	or CTC**	CSB***	CSB***
One Least	FSR	<u>20V</u>	10V	5V	<u>10V</u>	5V
Significant	2 <sup>n</sup>	2 <sup>n</sup>	2 <sup>n</sup>	2 <sup>n</sup>	2 <sup>n</sup>	2 <sup>n</sup>
Bit (LSB)	n = 8	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
	n = 10	19.53mV	9.77mV	4.88mV	9.77mV	4.88mV
	n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV
Transition Values						
MSB LSB						
000000****	+Full Scale	+10V -3/2LSB	+5V -3/2LSB	+2.5V -3/2LSB	+10V -3/2LSB	+5V -3/2LSB
011 111	Mid Scale	0	0	0	+5V	+2.5V
111 110	-Full Scale	-10V +1/2LSB	-5V +1/2LSB	-2.5V +1/2LSB	0 + 1/2LSB	0 +1/2LSB

NOTES:

\*COB = Complementary Offset Binary

CTC = Complementary Two's complement-obtained by using the complement of the most significant bit (MSB). MSB is available on pin 8.

\*\*\*CSB = Complementary Straight Binary.

\*\*\*\*Voltages given are the nominal value for transition to the code specified.

#### Table III. Input Voltages and Code Definitions

### GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These 'grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point. usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD ADC80. Therefore, separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point and the two device grounds should be tied together. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD ADC80's supply terminals should be capacitively decoupled as close to the AD ADC80 as possible. A large value capacitor such as  $1\mu$ F in parallel with a  $0.1\mu$ F capacitor is usually sufficient. Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.





### **CONTROL MODES**

The timing sequence of the AD ADC80 allows the device to be easily operated in a variety of systems with different control modes. The most common control modes are illustrated in Figures 14-17.



Figure 14. Internal Clock–Normal Operating Mode. Conversion Initiated by the Rising Edge of the Convert Command. The Internal Clock Runs Only During Conversion.



Figure 15. Continuous Conversion with External Clock. Conversion is Initiated by 14th Clock Pulse. Clock Runs Continuously.



Figure 16. Continuous External Clock. Conversion Initiated by Rising Edge of Convert Command. The Convert Command must be Synchronized with Clock.



Figure 17. Continuous Conversion with Internal Clock. Conversion is Initiated by the 14th Clock Pulse. Clock Runs Continuously. The Oscillator Formed by Gates 2 and 3 Insures that the Conversion Process will Start When Logic Power is First Turned On.

### CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 18 and 19, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and -FS for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10V Range: Set analog input to +1LSB = +0.0024V. Adjust Zero for digital output = 11111111110. Zero is now calibrated. Set analog input to +FSR -2LSB = +9.9952V. Adjust Gain for 00000000001 digital output code; fullscale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.0000V; digital output code should be 011111111111.

-10V to +10V Range: Set analog input to -9.9951V; adjust Zero for 11111111110 digital output (complementary offset binary) code. Set analog input to +9.9902V; adjust Gain for 00000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.0000V; digital output (complementary offset binary) code should be 0111111111111

Other Ranges: Representative digital coding for 0 to +10V and -10V to +10V ranges is given above. Coding relationships and calibration points for 0 to +5V, -2.5V to +2.5V and -5V to +5V ranges can be found by halving the corresponding code equivalents listed for the 0 to +10V and -10V to +10V ranges, respectively.

Zero and full-scale calibration can be accomplished to a precision of approximately  $\pm 1/4$ LSB using the static adjustment procedure described above. By summing a small sine or triangular-wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter 3.



Figure 18. Analog and Power Connections for Unipolar 0-10V Input Range



Figure 19. Analog and Power Connections for Bipolar  $\pm 10V$ Input Range

### MULTICHANNEL CONVERSION

In multichannel conversion systems, elements of the acquisition chain may be shared by two or more input sources. This sharing may occur in a number of ways, depending on the desired properties of the multiplexed system.

The data acquisition system shown in Figure 20 is a low cost solution to digitizing data from many analog channels. For most efficient use of time, the multiplexer is acquiring the next channel to be converted while the sample-hold is holding the previous output level for conversion. When conversion is complete, the status line from the converter causes the S/H to return to the sample mode and acquire the new data. After the acquisition time is completed, the sample hold can be switched to hold. A conversion can then begin and the multiplexer can be switched to the next channel.



Figure 20. Data Acquisition System



### Fast, Complete 12-Bit A/D Converter

### AD ADC84/AD ADC85

### AD ADC84/AD ADC85 FUNCTIONAL BLOCK DIAGRAM

### FEATURES

### Performance

Complete 12-Bit A/D Converter with Reference and Clock Fast Successive Approximation Conversion: 10µs Buried Zener Reference for Long Term Stability and Low

Gain T.C.: 10ppm/°C Max Nonlinearity: <±0.012% Low Power: 880mW Typical Hermetic Package Available Low Chip Count – High Reliability Industry Standard Pin Out "2" Models for ±12V Operation Available MIL-STD-883B Processing Available Military Temperature Range -55°C to +125°C

### Versatility

Negative-True Parallel or Serial Logic Outputs Short Cycle Capability Precision +6.3V Reference for External Applications

### **PRODUCT DESCRIPTION**

The AD ADC84/AD ADC85 series devices are high speed low cost 10- and 12-bit successive approximation analog-to-digital converters that include an internal clock, reference and comparator. Its hybrid IC design utilizes MSI digital and linear monolithic chips in conjunction with a 12-bit monolithic DAC to provide modular performance and versatility with IC size, price and reliability.

Important performance characteristics of the AD ADC84/ AD ADC85 series include a maximum linearity error at +25°C of  $\pm 0.012\%$ , gain T.C. below 15ppm/°C, typical power dissipation of 880mW, and conversion time of less than 10µs for the 12-bit versions. Of considerable significance in military and aerospace applications is the guaranteed performance from -55°C to +125°C of the AD ADC85S which is also available processed to MIL-STD-883B. Monotonic operation of the feedback D/A converter guarantees no missing output codes over temperature ranges of 0 to +70°C, -25°C to +85°C, and -55°C to +125°C.

The design of the AD ADC84/AD ADC85 includes scaling resistors that provide analog input signal ranges of  $\pm 2.5$ ,  $\pm 5$ ,  $\pm 10$ , 0 to +5, or 0 to +10 volts. Adding flexibility and value are the +6.3V precision reference, which also can be used for external applications, and the input buffer amplifier. All digital signals are fully DTL and TTL compatible, and the data output is negative-true and available in either serial or parallel form.

The AD ADC84/AD ADC85 series devices are available in two different performance grades. The devices are specified for either 10-bit accuracy (±0.048% FSR max) or 12-bit accuracy



32-PIN DIP

(±0.012% FSR max) with  $6\mu s$ ,  $10\mu s$  max conversion times respectively.

The AD ADC84 and AD ADC85C specified for operation over the 0 to  $+70^{\circ}$ C temperature range. The AD ADC85 and AD ADC85S are specified for the  $-25^{\circ}$ C to  $+85^{\circ}$ C,  $-55^{\circ}$ C to  $+125^{\circ}$ C ranges respectively.

#### PRODUCT HIGHLIGHTS

- 1. The AD ADC84/AD ADC85 series devices are complete 12bit A/D converters. No external components are required to perform a conversion.
- 2. The AD ADC84/AD ADC85 directly replaces other devices of this type with significant increases in performance.
- 3. The fast conversion rate of the AD ADC84/AD ADC85 makes it an excellent choice for applications requiring high system throughput rates.
- 4. The internal buried zener reference is laser trimmed to 6.3V ±0.1% and ±10ppm/°C typical T.C. The reference is available externally and can provide up to 1mA.
- 5. The integrated package construction provides high quality and reliability with small size and weight.
- 6. The monolithic 12-bit feedback DAC is used for reduced chip count and higher reliability.
- 7. The AD ADC85S/883B comes processed to MIL-STD-883, class B requirements.

### SPECIFICATIONS (typical @ +25°C, ±15V and +5V unless otherwise noted)

MODEL	AD ADC84	AD ADC85C	AD ADC85	AD ADC85S	UNITS
RESOLUTION	10/12	10/12	10/12	10/12	Bits
ANALOG INPUTS					
Voltage Ranges					
Bipolar	±2.5, ±5, ±10	:		•	Volts
Impedance (Direct Input)	0 to +3, 0 to +10			-	volts
0V to +5V, ±2.5V	2.5(±20%)	•	•	•	kΩ
0V to +10V, ±5V	5(±20%)	•	•	•	kΩ
±10V	10(±20%)	•	•	•	kΩ
Buffer Amplifier	100	•	•		MO
Bias Current	50	•	•	•	nA
Settling Time					
To 0.01% for 20V Step	2	• 、	•	+	μs
DIGITAL INPUTS <sup>2</sup>	•				
Convert Command	Positive Pulse 50ns min Trailing				
Logia Logdina	Edge Initiates Conversion	•	•	:	TTL L
	<u> </u>		-		TTL LOad
TRANSFER CHARACTERISTICS	$\pm 0.1(\pm 0.25\% max)$		•	•	0/
Offset Error <sup>3</sup>	Adjustable to Zero	•	•	•	70
Unipolar	±0.05(±0.2% max)	•	•	•	% of FSR <sup>4</sup>
Bipolar <sup>5</sup>	±0.1(±0.25% max)	•	•	•	% of FSR
Linearity Error (max) <sup>o</sup>	±0.048/±0.012	•	•		% of FSR
Innerent Quantization Error	±0.5	•	•	•	LSB
No Missing Codes Temperature Range	0 to +70	0 to +70	-25 to +85	-55 to +125	°C
Power Supply Sensitivity					•
±15V	±0.004	•	•	•	% of FSR/%V
+5V ·	±0.001	•	*	•	% of FSR/%V
DRIFT					
Specification Temperature Range	0 to +70	+40/+25	-25 to +85	-55 to +125	°C
Offset	130	140/123	120/115	125	ppm/ C
Unipolar	±3	•	•	±5 max	ppm/°C
Bipolar (max) <sup>5</sup>	±15	±20/±12	±10/±7	±10	ppm/°C
Linearity (max)	±3	•	±3/±2	•	ppm/°C
Monotonicity	GUARANTEED	•	•	•	
CONVERSION SPEED (MAX)	6/10	•	•	*	μs
DIGITAL OUTPUT					
(all codes complementary)					
Output Codes <sup>7</sup>		·			
Unipolar	CSB	•	•	•	
Bipolar	COB, CTC	•	•	•	
Output Drive	2	•	•	•	TTL Loads
Serial Data Codes (NRZ)	CSB, COB	•	•		TTL Loade
Status	Logic "1" during Conversion	•	•	•	TTL LOads
Status Output Drive	2	•	•	•	TTL Loads
Internal Clock					
Clock Output Drive	2	•	•	•	TTL Loads
Frequency	1.9/1.22	•			MHz
INTERNAL REFERENCE VOLTAGE	6.3/±15mV max	•	•	•	Volts
degradation of specifications)	1.0	•	•	•	mΔ
Tempco of Drift, (max)	±20/max	±10 tvp	±5 tvp	±5 typ	ppm/°C
POWER REQUIREMENTS				/ F	111111
Rated Voltages	+5, ±15	•	•	•	Volts
Range for Rated Accuracy	4.75 to 5.25 and ±13.5 to ±16.5	•	•	•	Volts
Z Models <sup>8</sup>	4.75 to 5.25 and ±11.4 to ±16.5	• •	•	•	Volts
Supply Drain +15V	25 max	•	•	•	mA
-13 v +5V	100 max	•	•.	•r 1 1	mA
Total Power Dissipation	1100 max	•	• ***	•	mW
TEMPERATURE RANGE					
Specification	0 to +70	•	-25 to +85	-55 to +125	°c .
Operating (Derated Specs)	-25 to +85	•			°C
Storage	-55 to +125	•	•	•	°C
PACKAGE	Ceramic	Hermetic Ceramic	Hermetic Ceramic	Hermetic Ceramic	
Nombo					

 NOTES

 <sup>1</sup>Buffer Settling time adds to conversion speed when buffer is connected to input.
 <sup>4</sup>Error shown is the same as ±1/2LSB max error in % of FSR.

 <sup>3</sup>DTL/TTL compatible Logic "0" = 0.8V max, Logic "1" = 2.0V min for digital output, Logic "0" = 0.4V max, Logic "1" = 2.4V min.
 <sup>7</sup>See Table 1.

 <sup>4</sup>Adjustable to zero.
 <sup>6</sup>FSR means Full Scale Range.
 <sup>6</sup>Specifications same as AD ADC84.

\*For ±12V operation add "Z" to model number. Input range limited to a

<sup>\$</sup>Guaranteed at V<sub>IN</sub> = 0 volts.

\* \*Specifications same as AD ADC84. Specifications subject to change without notice.







Figure 3. Gain Drift Error (%FSR) vs. Temperature







The analog continuum is partitioned into  $2^{12}$  discrete ranges for 12-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of  $\pm 1/2$ LSB, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors are specified at ±0.1% FSR for gain and ±0.05% FSR for offset. These errors may be trimmed to zero by the use of the external trim circuits as shown in Figures 6 and 8. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 5).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD ADC84/AD ADC85 are specified as having no missing codes over the entire temperature range as specified on the data page.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$RSS = \sqrt{\epsilon_{G}^{2} + \epsilon_{O}^{2} + \epsilon_{L}^{2}}$$

 $\epsilon_{G}$  = Gain Drift Error (ppm/°C)  $\epsilon_{O}$  = Offset Drift Error (ppm of FSR/°C)  $\epsilon_{L}$  = Linearity Error (ppm of FSR/°C)



Figure 5. Transfer Characteristics for an Ideal Bipolar A/D

### **OFFSET ADJUSTMENT**

The zero adjust circuit consists of a potentiometer connected across  $\pm V_S$  with its slider connected through a 1.8M $\Omega$  resistor to Comparator Input pin 22 for all ranges. As shown in Figure 7 the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a -1200ppm/°C tempco contributes a worst-case offset tempco of 8×244×10<sup>-6</sup> × 1200ppm/°C = 2.3ppm/°C of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than  $\pm 4LSB$ , use of a carbon composition offset summing resistor typically contributes no more than 1ppm/°C of FSR offset tempco.



Figure 6. Offset Adjustment Circuit

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco <100 ppm/°C) are used, is shown in Figure 7.



Figure 7. Low Tempco Zero Adjustment Circuit

In either zero adjust circuit, the fixed resistor connected to pin 22 should be located close to this pin to keep the pin connection runs short (Comparator Input pin 22 is quite sensitive to external noise pick-up).

### GAIN ADJUSTMENT

The gain adjust circuit consists of a potentiometer connected across  $\pm V_S$  with its slider connected through a 10M $\Omega$  resistor to the gain adjust pin 27 as shown in Figure 8.



Figure 8. Gain Adjustment Circuit

An alternate gain adjust circuit which contributes negligible gain tempco if metal film resistors (tempco <100ppm/<sup>o</sup>C) are used is shown in Figure 9.



Figure 9. Low Tempco Gain Adjustment Circuit

### Applying the AD ADC84/AD ADC85

#### THEORY OF OPERATION

On receipt of a CONVERT START command, the AD ADC84/ AD ADC85 converts the voltage as its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows: the 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

#### TIMING

The timing diagram is shown in Figure 10. Receipt of a CON-VERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 13 cycles. All the SAR parallel bits, STATUS flip-flops, and the gated clock inhibit signal are initialized on the trailing edge of the CONVERT START signal. At time  $t_0$ ,  $B_1$  is reset and  $B_2$  –  $B_{12}$  are set unconditionally. At  $t_1$  the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At  $t_2$ , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at  $t_{12}$ . After a 40ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the Logic "0" state.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however, serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 10).

Incorporation of this 40ns delay guarantees that the parallel (and serial) data are valid at the Logic "1" to "0" transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.



Figure 10. Timing Diagram (Binary Code 0 1 1 0 0 1 1 1 0 1 1 0)

### DIGITAL OUTPUT DATA

Both parallel and serial data from TTL storage registers are in negative true form. Parallel data output coding is complementary binary for unipolar ranges and either complementary offset binary or complementary two's complement binary, depending on whether BIT 1 (pin 12) or its logical inverse BIT 1 (pin 13) is used as the MSB. Parallel data becomes valid approximately 40ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag.

Serial data coding is complementary binary for unipolar input ranges and complementary offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid 200ns after the rising clock edges, permitting serial data to be clocked directly into a receiving register on the negative-going clock edges as shown in Figure 10. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 10. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negativegoing clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

Short Cycle Input: A Short Cycle Input, pin 14, permits the timing cycle shown in Figure 10 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, pin 14 is connected to +5V (pin 16). When 10-bit resolution is desired, pin 14 is connected to Bit 11 output pin 2. The conversion cycle then terminates, and the STATUS flag resets after the Bit 10 decision ( $t_{10}$  +40ns in timing diagram of Figure 10). Short Cycle pin connections and associated maximum 12-, 10- and 8-bit conversion times are summarized in Table I.

Connect Short Cycle Pin 14 To Pin:	Connect Clock Rate Control Pin 17 To	Bits	Resolution (% FSR)	Maximum Conversion Time (µs)	Status Flag Reset
16	15	12	0.024	10	t <sub>12</sub> + 40ns
2	16	10	0.100	6	t <sub>10</sub> + 40ns
4	28	8	0.390	3.2	t <sub>8</sub> + 40ns

Table I. Short Cycle Connections

#### INPUT SCALING

The AD ADC84/AD ADC85 inputs should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 11 for circuit details.



#### Figure 11. AD ADC84/AD ADC85 Input Scaling Circuit

Input Signal Range	Output Code	Connect Pin 23 To Pin	Connect Pin 25 To	For Direct Input Connect Input Signal To	For Buffered Input Pin 30 Connect Pin 29 To Pin
±10V	COB or CTC	22	Input Signal	25	25
±5V	COB or CTC	22	Open	24	24
±2.5V	COB or CTC	22	Pin 22	24	24
0V to +5V	CSB	26	Pin 22	24	24
0V to +10V	CSB	26	Open	24	24

Table II. AD ADC84/AD ADC85 Input Scaling Connections

Analog Input		•				
Voltage Range		±10V	±5V	±2.5V	0V to +10V	0V to $+5V$
Code		COB*	COB*	COB*		
Designation		or CTC**	or CTC**	or CTC**	CSB***	CSB***
One Least	FSR	- <u>20V</u>	10V	<u>5V</u>	<u>10V</u>	<u>5V</u>
Significant	2 <sup>n</sup>					
Bit (LSB)	n = 8	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
	n = 10	19.53mV	9.77mV	4.88mV	9.77mV	4.88mV
	n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV
Transition Values		,	1			
MSB LSB						
000 000****	+Full Scale	+10V -3/2LSB	+5V -3/2LSB	+2.5V -3/2LSB	+10V -3/2LSB	+5V -3/2LSB
011 111	Mid Scale	0	0	0	+5V	+2.5V
111 110	-Full Scale	-10V +1/2LSB	-5V +1/2LSB	-2.5V +1/2LSB	0 + 1/2LSB	0 +1/2LSB

#### INPUT VOLTAGE RANGE AND LSB VALUES

NOTES:

\*COB = Complementary Offset Binary

\*\*CTC = Complementary Two's complement-obtained by using the complement

of the most significant bit (MSB). MSB is available to pin 13.

\*\*\*CSB = Complementary Straight Binary

\*\*\*\*Voltages given are the nominal value for transition to the code specified.

Table III, Input Voltages and Code Definition



ARE NOT TIED INTERNALLY AND MUST CONNECTED EXTERNALLY.

Figure 12. Analog and Power Connections for Unipolar 0 to +10V Input Range with Buffer Follower



Figure 13. Analog and Power Connections for Bipolar –10V to +10V Input Range with Buffer Follower

#### CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 12 and 13, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and -FS for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10V Range: Set analog input to +1LSB = +0.0024V. Adjust Zero for digital output = 11111111110. Zero is now calibrated. Set analog input to +FSR -2LSB = +9.9952V. Adjust Gain for 00000000001 digital output code; fullscale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.0000V; digital output code should be 01111111111.

-10V to +10V Range: Set analog input to -9.9951V; adjust Zero for 11111111110 digital output (complementary offset binary) code. Set analog input to +9.9902V; adjust Gain for 00000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.0000V; digital output (complementary offset binary) code should be 01111111111111.

**Other Ranges:** Representative digital coding for 0 to +10V and -10V to +10V ranges is given above. Coding relationships and calibration points for 0 to +5V, -2.5V to +2.5V and -5V to

+5V ranges can be found by halving the corresponding code equivalents listed for the 0 to +10V and -10V to +10V ranges, respectively.

Zero and full-scale calibration can be accomplished to a precision of approximately  $\pm 1/4$ LSB using the static adjustment procedure described above. By summing a small sine or triangular-wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter 4.

#### GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These 'grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD ADC84/AD ADC85. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD ADC84/AD ADC85's supply terminals should be capacitively decoupled as close to the AD ADC84/ AD ADC85 as possible. A large value capacitor such as  $1\mu$ F in parallel with a 0.1 $\mu$ F capacitor is usually sufficient. Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.

#### CLOCK RATE CONTROL ALTERNATE CONNECTIONS

If adjustment of the CLOCK RATE is desired for faster conversion speeds, the CLOCK RATE CONTROL may be connected to an external multi-turn trim potentiomer with a TCR of  $\pm 100$  ppm/°C or less as shown in Figures 14 and 15. If the potentiometer is connected to -15V, conversion time can be increased as shown in Figure 10. If these adjustments are used, delete the connections shown in Table I for pin 17. See Figure 1 for nonlinearity error vs. conversion speed and Figure 4 for the effect of the control voltage on clock speed.



Figure 14. 12-Bit Clock Rate Control Optional Fine Adjust



Figure 15. 8-Bit Clock Rate Control Optional Fine Adjust

#### ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-143

### MICROPROCESSOR INTERFACING

The 10µs conversion time of the ADC84/ADC85 suggests several different methods of interface to microprocessors. In systems where the AD ADC84/AD ADC85 is used for high sampling rates on a single signal which is to be digitally processed, CPU-controlled conversion may be inefficient due to the slow cycle times of most microprocessors. It is generally preferable to perform conversions independently, inserting the resultant digital data directly into memory. This can be done using direct memory access (DMA) which is totally transparent to the CPU. Interface to user-designed DMA hardware is facilitated by the guaranteed data validity on the falling edge of the EOC signal.

Clearly, 12 bits of data must be broken up for interface to an 8-bit wide data bus. There are two possible formats: rightjustified and left-justified. In a right-justified system, the least-significant 8 bits occupy one byte and the four MSB's reside in the low nybble of another byte. This format is useful when the data from the ADC is being treated as a binary number between 0 and 4095. The left-justified format supplies the eight most-significant bits in one byte and the 4LSB's in the high nybble of another byte. The data now represents the fractional binary number relating the analog signal to the full-scale voltage. An advantage to this organization is that the most-significant eight bits can be read by the processor as a coarse indication of the true signal value. The full 12-bit word can then be read only when all 12 bits are needed. This allows faster and more efficient control of a process.

Figure 16 shows a typical connection of an 8085-type bus, using a left-justified data format for unipolar inputs. Status polling is optional, and can be read simultaneously with the 4LSBs. If it is desired to right-justify the data, pins 1 through 12 of the AD ADC84/AD ADC85 should be reversed, as well



### Figure 16. AD ADC84/AD ADC85-8085A Interface Connections

as the connections to the data bus and high and low byte address signals.

When dealing with bipolar inputs (±5V, ±10V ranges), using the MSB directly yields a complementary offset binary-coded output. If complementary two's complement coding is desired, it can be produced by substituting  $\overline{\text{MSB}}$  (pin 13) for the MSB. This facilitates arithmetic operations which are subsequently performed on the ADC output data.

### ORDERING GUIDE

Model <sup>1</sup>	Linearity	Temperature Range	Package	Gain T. C. − ppm/°C	Package Option <sup>2</sup>
AD ADC84-10	±0.048%	0 to +70°C	Ceramic	±30	HY32F
AD ADC84-12	±0.012%	0 to +70° C	Ceramic	±30	HY32F
AD ADC85C-10	±0.048%	0 to +70°C	Hermetic Ceramic	±40	HY32F
AD ADC85C-12	±0.012%	$0 \text{ to } +70^{\circ} \text{C}$	Hermetic Ceramic	±25	HY32F
AD ADC85-10	±0.048%	$-25^{\circ}C$ to $+85^{\circ}C$	Hermetic Ceramic	±20	HY32F
AD ADC85-12	±0.012%	$-25^{\circ}$ C to $+85^{\circ}$ C	Hermetic Ceramic	±15	HY32F
AD ADC85S-10	±0.048%	-55°C to +125°C	Hermetic Ceramic	±25	HY32F
AD ADC85S-12	±0.012%	-55°C to +125°C	Hermetic Ceramic	±25	HY32F
<sup>1</sup> For complete mo	del number suf	fives must be added for	*Model Number	Typica	Part Numbers

••• Linearity

• • • • "883B" Versions

For complete model number suffixes must be added for 'Z' option (±12V operation), linearity and military screening. The following guide shows the proper suffix order. AD ADC(\*)(\*\*)-(\*\*\*)/(\*\*\*\*)

<sup>2</sup>See Section 20 for package outline information

Typical Part Numbers Version Designator AD ADC84-12 AD ADC85SZ-12/883B



### 14-Bit High Speed Analog-to-Digital Converters

### ADC1130, ADC1131

### FEATURES

14-BIT Resolution and Accuracy Fast 12µs Conversion Time (ADC1131J/K) Low 10ppm/°C Maximum Gain TC User Choice of Input Range No Missing Codes

### APPLICATIONS

Wide Band Data Digitizing Multi-Channel Computer Interface High Accuracy Data Acquisition X-Ray Tomography Nuclear Accelerator Instrumentation

### GENERAL DESCRIPTION

The ADC1130 and ADC1131 are high speed analog-to-digital converters packaged in a small  $2'' \ge 4'' \ge 0.4''$  (51  $\ge 102 \ge 10$ mm) module, which perform complete 14-bit conversions in 25 $\mu$ s and 12 $\mu$ s respectively. Using the successive approximations technique, they convert analog input voltages into natural binary, offset binary, or two's complement coded outputs. Data outputs are provided in both parallel and non-return-to-zero serial form.

Four analog input ranges are available: 0 to +20V, 0 to +10V,  $\pm$ 10V,  $\pm$ 5V. The user selects the desired range by making appropriate connections to the module terminals. The ADC1130 and ADC1131 can also be connected so as to perform conversions of less than 14 bit resolution with a proportionate decrease in conversion time.

### TIMING

As shown in Figure 1, the leading edge of the convert command set the MSB output to Logic "0" and the CLOCK OUT, STATUS,  $\overline{\text{MSB}}$ , and BIT 2 through BIT 12 outputs to Logic "1". Nothing further happens until the convert command returns to Logic "0", at which time the clock starts to run and the conversion proceeds.

With the MSB in the Logic "0" state, the internal digital-toanalog converter's output is compared with the analog input. If the D/A output is less than the analog input, the first "0" to "1" clock transition resets the MSB to Logic "1". If the D/A output is greater than the analog input, the MSB remains at Logic "0".

The first "0" to "1" clock transition also sets the BIT 2 output to Logic "0" and another comparison is made. This process continues through each successive bit until the BIT 14 (LSB) comparison is completed. At this point the STATUS and CLOCK OUT return to Logic "0" and the conversion cycle ends.

The serial data output is of the non-return-to-zero (NRZ) format. The data is available, MSB first, 20ns after each of the fourteen "0" to "1" clock transitions.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 11-11.

### ADC1130 AND ADC1131 FUNCTIONAL BLOCK DIAGRAM





Timing Diagram

### SPECIFICATIONS (typical @ +25°C unless otherwise noted)

	HIGH SPEED 12	15	MEDIUM SPEED 25µs	OUTLINE DIMENSIONS
	ADC1131		ADC1130	Dimensions shown in inches and (mm
MODEL	J	К		
RESOLUTION, BITS	14	14	14	2.01 MAX (51.1) 0.41 MAX (
CONVERSION TIME (max)	12µs	12µs	25µs	
ACCURACY Integral Nonlinearity Error (LSB) Differential Nonlinearity	±1/2 (max)	•	•	- 0.019 DIA (0.48)
Error (LSB) Missing Codes	±1/2 (1 max) No missing codes	±1/2 (max) *	±1/2 (1 max)	<b>◆</b> 36 <b>◆</b> 36 <b>◆</b>
TEMPERATURE COEFFICIENTS Gain ppm/ <sup>0</sup> C Unipolar Offset Bipolar Offset	±12 (max) ±0.7 (±3 max) ±3 (±7 max)	±7 (+10 max) *	±12 max *	
INPUT VOLTAGE RANGES	±5V, ±10V, +10V, +20V	•	•	<b>*</b>
INPUT IMPEDANCE (10V RANGE)	2500Ω	•	•	4.02 MAX
CONVERT COMMAND	Positive Pulse, 200ns min, 400ns max Leading Edge Resets, Trailing Edge Starts, TTL/DTL Compatible	*	•	
PARALLEL DATA OUTPUT Unipolar Bipolar	Positive True Binary Positive True Offset Binary, Two's Complement	*	•	
SERIAL DATA OUTPUT Unipolar	Positive True Binary	•	+	
Bipolar	Positive True Offset Binary	•	•	BOTTOM VIEW GRID 0.1" (2.5)
STATUS OUTPUT	"1" During Conversion. Complement also available TTL/DTL Compatible.	•	•	NOTE: Terminal pins installed only in shaded h locations
LOGIC FANOUTS AND LOADINGS				Module weight: 3.5 ounces (99.3 grams)
Clock Input	3TTL Unit Load	•		
Short Cycle Input	1TTL Unit Load	•	•	
Parallel Data Outputs	3TTL Unit Loads/Bit	•	•	
Serial Data Output	8TTL Unit Loads	•	•	
STATUS Output	2TTL Unit Loads	•	• .	
STATUS Output	12TTL Unit Loads	•	•	
Clock Output	4TTL Unit Loads	•	*	
POWER REQUIREMENTS	+15V ±5% @ 40mA	•	•	
· · · · ·	-15V ±5% @ 60mA +5V ±5% @ 250mA		•	
POWER SUPPLY SENSITIVITY		·		
To ±15V Tracking Supplies				
Gain	±4.5ppm/%ΔVc	•	•	
Zero	±4.5ppm/%∆VS	•	•	
To ±15V Non-Tracking Supplies	±10(%			
Zero	$\pm 10 \text{ppm}/\%\Delta \text{ V}_{S}$ $\pm 7 \text{nnm}/\%\Delta \text{ V}_{S}$	•	*	
TEMPERATURE DANCE	-, PPin // 5			
	$0 t_0 + 70^{\circ}C$			
Storage	-55°C to +85°C	•	•	,
			I	
same specifications as ADC1131J.				

NOTES: <sup>1</sup>Offset (zero) and gain errors are adjustable to zero by means of external potentiometers. <sup>3</sup>Recommended power supply: Analog Devices model 923.

Specifications subject to change without notice.



hole



### Low Cost 16-Bit Analog-to-Digital Converter

ADC1140

### FEATURES

Guaranteed Nonlinearity:  $\pm 0.003\%$  FSR max 35 $\mu$ s Maximum Conversion Time Small Size  $2'' \times 2'' \times 0.4''$ Wide Power Supply Operation:  $\pm 12V$  to  $\pm 17V$ Low Cost

### APPLICATIONS

Process Control Data Acquisition Seismic Data Acquisition Nuclear Instrumentation Medical Instrumentation Pulse Code Modulation Telemetry Industrial Scales Robotics

### **GENERAL DESCRIPTION**

The ADC1140 is a low cost 16-bit successive-approximation analog-to-digital converter having a  $35\mu$ s maximum conversion time. This converter provides high accuracy, high stability, and low power consumption all in a  $2'' \times 2'' \times 0.4''$  module.

High accuracy performance such as integral, and differential nonlinearity of  $\pm 0.003\%$  FSR max are both guaranteed. Guaranteed stability such as differential nonlinearity TC of  $\pm 2ppm$ /°C maximum, offset TC of  $\pm 30\mu V/°C$  maximum, gain TC of  $\pm 12ppm$ /°C maximum, and power supply sensitivity of  $\pm 0.002\%$  of FSR/% V<sub>S</sub> are also provided by the ADC1140. The ADC1140 makes extensive use of both integrated circuit and thin-film components to obtain excellent performance, small size, and low cost. The internal 16-bit DAC incorporates Analog Devices proprietary thin-film resistor technology and

proprietary CMOS current-steering switches. A low noise reference, low power comparator, and low power successive-approximation register are also used to optimize the ADC1140's design.

### ADC1140 FUNCTIONAL BLOCK DIAGRAM



The ADC1140 can operate with power supplies ranging from  $\pm 12V$  to  $\pm 17V$  and has provisions for a user supplied external reference. Four analog input voltage ranges are selectable via pin programming:  $\pm 5V$ ,  $\pm 10V$ , 0 to  $\pm 5V$  and 0 to  $\pm 10V$ . Bipolar coding is provided in the offset binary and two's complement formats with unipolar coding displayed in true binary.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 11-15.

### **SPECIFICATIONS** (typical @ +25°C $\pm$ V<sub>S</sub> = $\pm$ 15V, V<sub>CC</sub> = +5V, V<sub>REF</sub> = +10.0V unless otherwise specified)

Model	ADC1140
RESOLUTION	16 Bits
CONVERSION TIME	35µs max
ACCURACY <sup>1</sup>	· ·
Nonlinearity Error	$\pm 0.003\%$ FSR <sup>2</sup> max
Differential Nonlinearity Error	±0.003% FSR <sup>2</sup> _max
STABILITY	
Differential Nonlinearity	±2ppm/°C max
Gain (with internal reference)	±12ppm/ <sup>-</sup> C max
(without internal reference)	$\pm 4$ ppm/ C max $\pm 30 \mu V/^{\circ}$ C max
Bipolar Offset	$\pm 30\mu V/C max$
POWER SLIPPLY SENSITIVITY	+0.002% FSB/% Vo
ANALOC INDUT	10.002% 13K/% Vg
Voltage Banges	
Bipolar	±5V, ±10V
Unipolar	0  to  +5V, 0  to  +10V
Input Resistance	
0 to +5V	2.5kΩ
$0 \text{ to } +10 \text{V}, \pm 5 \text{V}$	5.0kΩ
$\pm 10V$	10.0k\$2
External Reference Input	
Voltage Range	0  to  +12  v
	2.5832
Convert Command	Positive Pulse 100ns Width min
Convert Command	Negative Edge Triggered
Logic Loading	1TTL Load
DIGITAL OUTPUT	· · · · · · · · · · · · · · · · · · ·
Parallel Output Data	
Unipolar	Binary (BIN)
Bipolar	Offset Binary (OBIN) Two's Complement
Output Drive	1TTL Load
Status Output Drive	1TTL Load
INTERNAL REFERENCE VOLTAGE	+10V, ±0.3%
(Pated Performance)	2mA max
Temperature Stability	$\pm 8.5$ mpm/°C max
DOWED DEOLIDEMENTS <sup>4</sup>	
Voltage (Rated Performance)	+15V +3% +5V +3%
Voltage (Operating)	$\pm 12V$ to $\pm 17V$ , $\pm 4.75V$ to $\pm 5.25V$
Supply Current Drain ±15V	±25mA
+5V	150mA
TEMPERATURE RANGE	
Specified	0 to +70°C
Operating	$-25^{\circ}C$ to $+85^{\circ}C$
Storage	-55 C to +85 C
SIZE	2" × 2" × 0.4" (51 × 51 × 10.4mm)
Weight	1.2 oz (33g)
• · · · · · · · · ·	

<sup>1</sup>Offset and gain error are adjustable to zero by means of external potentiometers.

<sup>2</sup> FSR means Full Scale Range.

<sup>3</sup>Rated performance is specified with +10.0V reference.

Dimensions shown in inches and (mm). 2.01 (51.1) MAX-0.41 (10.4) MAX 0.019 (0.48) DIA 0.2 (5.0) MIN 2.01 (51.1) MAX BOTTOM VIEW - 0.1 (2.5)'GRID TERMINAL PINS INSTALLED ONLY IN SHADED HOLE LOCATIONS. MATING PINS AC1577 (2 REQUIRED)

**OUTLINE DIMENSIONS** 

#### PIN DESIGNATIONS

PIN	FUNCTION	PIN	FUNCTION	
1	+5V	32	+15V	
2	DIGITAL GROUND	31	-15V	
3	MSB	30	ANALOG GROUND	ĩ
4	MSB	29	ANALOG IN 1	
5	BIT 2	28	ANALOG IN 2	
6	BIT 3	27	ANALOG IN 3	
7	BIT 4	26	+10V REFOUT	
8	BIT 5	25	REFERENCE IN	
9	BIT 6	24	OFFSET ADJUST	
10	8IT 7	23	NOT USED	
11	BIT 8	22	STATUS	
12	BIT 9	21	CONVERT COMMAND	
13	BIT 10	20	NOT USED	
14	BIT 11	19	LSB	
15	BIT 12	18	BIT 15	
16	BIT 13	17	BIT 14	

<sup>4</sup> Recommended Power Supply: Analog Devices Model 923. Specifications subject to change without notice.

# 

### Ultra-Fast Hybrid Analog to Digital Converters

### HAS-0802/1002/1202

### FEATURES

- Conversion Times as Low as 1.2μs
- Resolution: 8, 10 and 12 Bits
- Exceptional Accuracy, 0.012% of F.S.
- Low Power
- Contained in Glass or Metal 32-Pin DIP
- Adjustment-Free Operation

### APPLICATIONS

- Waveform Analysis
- Fast Fourier Transforms
- Radar

### HAS SERIES FUNCTIONAL BLOCK DIAGRAM



Extreme care in circuit layout should be exercised when using these hybrids in order to obtain rated performance. In particular, input and output runs should be as short as possible, a ground plane should be used to tie all ground pins together, and power supplies should be bypassed as close to the hybrid circuit power supply pins as possible. Do not allow input or other analog signal lines to be in close proximity to or cross over any digital output line.

#### **GENERAL DESCRIPTION**

With a typical conversion time of only  $2.2\mu$ s for complete 12bit conversion, the Analog Devices' HAS series hybrid A/D converters are among the fastest, smallest, most complete successiveapproximation A/D's available. Housed in 32-pin DIP packages, these converters feature laser trimming for accuracy and linearity surpassing the best modular competitive A/D's. This series offers a unique combination of flexibility and simplicity which allows them to be used as stand-alone A/D converters requiring no additional external potentiometers and needing only an analog input signal and encode command for operation.

The HAS-1202 A/D features an accuracy of 0.012% and when combined with an HTC-0300 track-and-hold, forms an A/D conversion system capable of up to 350kHz sampling rates.

The HAS series A/D's are ideally suited for applications requiring excellent performance characteristics, small size, low power consumption and adjustment-free operation. Some of these applications include radar, PCM, data-acquisition, and digital-signal-processing systems where FFT's and other digital processing techniques are to be performed on analog input data.

For the ultra-high reliability requirements of military and aerospace applications these A/D's are optionally available with hermetically sealed metal cases and with MIL-STD-883 processing.

### SPECIFICATIONS (typical @ +25°C with nominal voltages unless otherwise noted)

MODEL	UNITS	HAS-0802	HAS-1002	HAS-1202
RESOLUTION	BITS	8	10	12
LSB Weight	% Full Scale	0.4	0.1	0.025
	mV	40	10	2.5
<b>RELATIVE ACCURACY (INCLUDING LINEARITY)</b>	% Full Scale	0.05	0.025	0.012
Quantization Error	LSB	±1/2	•	•
LINEARITY VS. TEMPERATURE	ppm/°C	3	•	•
		(No Missing C	odes over Tem	perature Range)
INPUT OFFSET VOLTAGE				·
Initial (Trimmable to Zero)	mV	10	•	•
Zero Offset vs. Temperature	μV/°C	15	•	•
Bipolar Offset vs. Temperature	μV/°C	100	•	•
GAIN ERROR				
Initial (Trimmable to Zero)	% Full Scale	0.1	•	•
Gain vs. Temperature	ppm/°C	30	•	•
INPUT				
Ranges (Full Scale)				
"Built-In" Standard Unipolar	V ±0.1%	+10.24	:	•
Bipolar Basistan Basanan (Kasa Birana I)	V ±0.05%	±5.12	· · · · · · · · · · · · · · · · · · ·	*
Resistor Programmable (See Figure 3)	v, U to: Ω min	+3, +7.5, +15	, +20, ±2.5, ±3.	./5, ±/.5, ±10 *
Overvoltage	V	Two Times Fi	Ill Scale + or -	
CONVERSION TIME (COMPLETE CVCLE TIME)	Us max (tun)	15(12)	17(14)	28(22)
CONVERSION TIME (COMPLETE CTCLE TIME)	us max (typ)	1.5 (1.2)	1.7 (1.+)	2.0 (2.2)
CONVERSION RATE	• кHz max	007	288	33/
ENCODE COMMAND – TTL LOGIC INPUT				
Logic Levels (Positive Logic)	v	"0" = 0 to +0	.4, "1" = +2 to	+5
Function		Logic "1" Re	sets Converter	
T Para		Logic "0" Sta	rts Conversion	
Loading		1 Standard I	L Load:	
• • • • • • • • • • • • • • • • • • •		"1" - 400	a max	
Pulse Width	ns min	100	• ·	•
Repetition Rate		0 to Maximur	n Conversion B	ate
Date Bendy (DR)				
Function		Signals conver	sion is comple	te when low
T difetion		After DR goe	s low, data is v	did. A new con-
		version may b	e initiated at t	his time. DR may
		be used to str	obe data into e	xternal register if
		adequate regis	ster setup time	is allowed.
Timing		See Figure 1		
Loading		5 Standard T	ΓL Loads, max	
Parallel Data		· · · · ·		
Format		8-, 10-, or 12-	bits parallel da	ta. Valid from time
•		DR output go	es low until 20	ns after receipt of next
Logic Levels		TTI Compati	allu. ble	
Logic Levels		"0" = 0V 1	o +0.4V	
		"1" = +2.4	V to +5V	1 · · · · · · · · · · · · · · · · · · ·
Loading		Will drive up	to 5 Standard 7	TTL Loads or 2 TTL
		"S" or "H" L	oads.	
Coding <sup>2</sup>		Offset Binary	(BIN) for Unip	oolar Inputs:
		+10.24	V = 11111	.1
		0	V = 0000	. 0
		Offset Binary	(UBN) for Bip	olar inputs:
		+5.12V	= 1 1 1 1	1 /
		-5.12V	= 01111	1
		-5.12V		·
POWER REQUIREMENTS				
+14.5V to +15.5V (+18V Absolute Max)	mA	40		• • • • • • • • • • • • • • • • • • •
-14.5V to -15.5V (-18V Absolute Max)	mA	15	:	
+4.75V to +5.25V (+7V Absolute Max)	mA	200	-	-
TEMPERATURE RANGE				
Operating (Case)	°C	0 to +70	•	•
Storage	°c	-55 to +125	•	•
PACKACE OPTION <sup>3</sup>	UV224 (-1	noakoza)	UV120	(motal package)
LAGRAGE OF HOW	111 52A (glass	s package)	ni 520	(inclai package)

NOTES: <sup>1</sup>After converter is reset, all other logic signals, including

Atter converter is reset, an other logic signals, including clock, are internally generated.
 <sup>3</sup>When HAS series A/D's are used with HTC-0300 track/hold, output coding is complementary binsry (CBN) for unipolar inputs and complementary offset binary (COB) for bipolar inputs are Table 1).
 <sup>3</sup>See Section 20 for package outline information.

\*Specifications same as model HAS-0802. Specifications subject to change without notice.

SCALE	INPUT OF HTC-0300	INPUT OF HAS-1202	DIGITAL OUTPUT
UNIPOLAR OPERATION			· · · · ·
FS-1LSB	-10.2375V	+10.2375V	1111111111111
3/4 FS	- 7.6800V	+ 7.6800V	110000000000
1/2 FS	- 5.1200V	+ 5.1200V	100000000000
1/4 FS	- 2.5600V	+ 2.5600V	010000000000
+1LSB	- 0.0025V	+ 0.0025V	000000000001
0	0.0000V	0.0000V	0000000000000
BIPOLAR OPERATION			
+FS-1LSB	- 5.1175V	+ 5.1175V	1111111111111
0	0.0000V	0.0000V	100000000000
-FS+1LSB	+ 5.1175V	- 5.1175V	000000000001
-FS	+ 5.1200V	- 5.1200V	0000000000000

Table 1. Output Coding\*

\*Coding and input levels shown are for HAS-1202. For 8- and 10-bit A/D's the input levels are less by the values of the LSB weight for

each type, and the digital output will show only 8 or 10 bits, respectively.

### PIN DESIGNATIONS HAS-1202\*

PIN	FUNCTION
1, 30	DIGITAL GROUND
2, 27, 31	+5V
3	DATA READY
4	+15V
5	BIT 1 OUTPUT (MSB)
6	BIT 2 OUTPUT
7	BIT 3 OUTPUT
8	BIT 4 OUTPUT
9	BIT 5 OUTPUT
10	BIT 6 OUTPUT
11	BIT 7 OUTPUT
12	BIT 8 OUTPUT
13	BIT 9 OUTPUT
14	BIT 10 OUTPUT
15	BIT 11 OUTPUT
16	BIT 12 OUTPUT (LSB)
17, 18, 19	ANALOG GROUND
20, 23, 24	ANALOG GROUND
21	D/A OUT
22	D/A IN
25	COMP INPUT
26	ANALOG INPUT
28	-15V
29	BIPOLAR OFFSET
32	ENCODE COMMAND

\*HAS-1002, PINS 15 AND 16 ARE NOT CONNECTED INTERNALLY. HAS-0802, PINS 13, 14, 15 AND 16 ARE NOT CONNECTED INTERNALLY.

ANALOG-TO-DIGITAL CONVERTERS VOL. I, 11-151



TIMING SHOWN FOR HAS-1202. TIMING IS SIMILAR FOR HAS-1002 AND HAS-0802 EXCEPT LSB IS BIT 10 AND 8, RESPECTIVELY, AND TOTAL TYPICAL CONVERSION TIME IS 1.4 $\mu$ s AND 1.2 $\mu$ s, RESPECTIVELY.





NOTES:

- 1. THIS CIRCUIT SHOWN FOR UNIPOLAR (0 TO +10.24V) INPUT. 0V INPUT = 00000000000; +10.24 INPUT = 1111111111111.
- 2. FOR BIPOLAR (±5.12V) INPUT, UNGROUND PIN 29 AND CONNECT PIN 29 TO PIN 21.
- 3. FOR EXTRA-PRECISE GAIN (FULL-SCALE) ADJUSTMENT, CONNECT A 50 $\Omega$  VARIABLE RESISTANCE IN SERIES WITH PIN 26 OF HAS-1202. THIS WILL RESULT IN 0 TO +10.000V INPUT WITH ADJUSTMENT RANGE OF ±2% OF FULL SCALE.
- 4. FOR EXTRA-PRECISE ZERO OFFSET ADJUSTMENT, CONNECT 150k RESISTOR FROM PIN 21 TO THE TAP OF A 10k POTEN-TIOMETER. END TERMINATIONS OF POTENTIOMETER CONNECT TO +15V AND -15V. THIS ZERO OFFSET ADJUSTMENT WILL HAVE A RANGE OF APPROXIMATELY ±100mV.



				MAXIMUM
INPUT RANGE	R1	R2	Z <sub>IN</sub>	SIGNAL
0 to +5V, ±2.5V	SHORT	800	500	±10V
0 to +7.5V, ±3.75V	SHORT	2500	750	±15V
0 to +15V, ±7.5V	500	OPEN	1500	±30V
0 to +20V, ±10V	1000	OPEN	2000	. ±40V

ABSOLUTE

Input Connections For Optional Input Ranges









Figure 4. DC to 350kHz, 12-Bit, A/D Conversion System

### **ORDERING INFORMATION**

Order model number HAS-0802, HAS-1002, or HAS-1202 for 8-, 10-, or 12-bit operation, respectively. Mating connector for the HAS series A/D's is model number HSA-2. Metal cased versions of this A/D with extended operating temperature range, and MIL-STD processing are also available. Consult the factory or nearest Analog Devices' sales office for further information.



### Ultra High Speed 8- and 10-Bit A/D Converters

### MAH-0801, -1001

### MAH-0801, MAH-1001 FUNCTIONAL BLOCK DIAGRAM

FEATURES High Speed at Low Cost 8-Bits @ 750ns max 10-Bits @ 1µs max Monotonic Over Temperature

Differential Nonlinearity ±1/4LSB typ Parallel and Serial Outputs Pin and Function Compatible with 4130, 4131

APPLICATIONS High Speed Data Acquisition Real Time Waveform Analysis Radar Signal Processing Analytical Instruments

### GENERAL DESCRIPTION

The MAH series of high-speed analog-to-digital converters represent the latest "state-of-the-art" in high speed successive approximation technology. They are the fastest and most accurate complete converters of their type, featuring internal reference, clock, timing, encoding, and control logic functions. The MAH series A/Ds should be considered in applications where completeness of design function, ease of interface, and speed are required. These modules make maximum use of the latest monolithic and hybrid parts to minimize total parts complexity and increase reliability. They are designed to be form, fit, and function compatible with the T.P. 4130 and 4131, with advantages over the latter in overall accuracy without any sacrifice in speed.

In almost all applications, these A/Ds require the use of fast sample-and-hold. Depending upon the application, either the ADI THC or THS series of ultra-fast sample-and-holds are recommended.

### **ORDERING INFORMATION**

The 8- and 10-bit versions of the MAH series may be ordered with various options according to the chart below.



MAH-0801 MAH-1001 SERIAL DATA OUT INTERNAL GAII ADJUS (5) BIT 1 -Өвт 2 -Овт 3 D/A CONVERTER 🖲 віт 4 -(1) BIT 6 -(12) BIT 6 -(12) BIT 7 OFFSET 🛈 ыт и <u>(15)</u> ВІТ 9 ANALO ത് DATA INTERNAL CLOCK ENCODE ARE UNUSED



DOT ON TOP INDICATES POSITION OF PIN 1

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 11-19.

# SPECIFICATIONS (typical @ +25°C unless otherwise noted)

MODEL	UNITS	MAH-0801	MAH-1001	
RESOLUTION FS @ Full Scale	Bits	8	10	
ACCURACY (Relative to Full Scale)	±% FS	0.02	*	
Quantization Error	LSB	$\pm 1/2$	•	
Nonlinearity	LSB (max)	±1/4	±1/2	
Differential Nonlinearity	LSB (max)	+1/4	+1/2	
Differencial Noninicarity	LSB (max)	+1/8	+1/2	
Missing Codes	LSD (typ)	170 No Missing Cod	$\pm 1/7$	
Missing Codes	,	Monotonia O to	170°C	
Monotonicity			+70 C	
TEMPERATURE COEFFICIENTS				
Differential Nonlinearity	±ppm/°C	3	*	
Gain	±ppm/°C	20	*	
Zero Offset (Unipolar)	±µV/°C	10		
Zero Offset (Bipolar)	±ppm/°C	15	•	
INPUT			- tana	
Ranges (Full Scale)				
MAH-XXXX-1	v	0 to -5	•	
MAH-XXXX-2	v	0 to -10	•	
MAH-XXXX-3	v	+5	•	
MAH-XXXX-4	v	+10	•	
MAU-YYYY-5	v	+1 024	•	
Impedance (Function of Option)	Ω/ν	100	•	
		To Twice Book	Innut ES Without Domogo	
	v	TO TWICE FEak	input FS without Damage.	
CONVERSION TIME	ns max	750	1000	
	ns typ	700	. 950	
ENCODE COMMAND				
Logic Levels (1 Standard TTL Load)	v	"0" = 0 to $+0.4$	"1" = +2  to  +5.5	
Function		Positive-going edge resets converter		
		Trailing edge str	arts conversion	
Duration (Width)	ne min (may)	50 (150)	*	
Biss and Fall Times	ns min (max)	30 (130)		
Rise and Fall Times	ns max	20	1000	
Repetition Rate	кни тах	1333	1000	
LOGIC OUTPUTS				
Levels TTL (Same as Encode Command)				
Drive Capability		Data and Data I	Ready–10 Std TTL Loads,	
•		Clock-10 TTL	Loads	
Parallel Data	`	8 or 10 lines of	data held until start of	
		next Encode Co	mmand	
Coding (Unipolar)		CBN	•	
(Bipolar)		COB/C2SC	•	
Serial Data		MSB first. succe	ssive pulse output during	
		conversion, NR	Z	
Coding		Same as parallel	output except 2SC not	
оо шт. <sub>Б</sub>		available.	output encept 200 not	
Clock		Pulse train of 9	or 11 internal clock nulses	
Slotk		gated on during	the conversion period	
		gated on during	the conversion period.	
POWER REQUIREMENTS				
+14.5V to +15.5V	mA max	50		
-14.5V to -15.5V	mA max	30	*	
+5V ±5%	mA max	250	*	
TEMPERATURE RANGE				
Operating	°C	0 to +70	*	
Storage	°č	-55 to +85		
		JJ 10 +0J		
PHYSICAL CHARACTERISTICS				
Lase		Diallyl Phthalat	e per MIL-M-14 Type SDG-F	

NOTE: <sup>1</sup> Total conversion time from leading edge of encode command pulse to trailing edge of data ready pulse with 50ns wide encode command.

\*Specifications same as MAH-0801.

Specifications subject to change without notice.



### Ultra High Speed 8-,10-, and 12-Bit A/D Converters MAS-0801, -1001, -1202

### ------

FEATURES High Speed at Low Cost 8 Bits 1µs max 10 Bits 1.5µs max 12 Bits 2µs max No Missing Codes Over Temperature Low Power Industry Standard Pin Out Parallel and Serial Outputs

### APPLICATIONS High Speed Data Acquisition

Real Time Waveform Analysis Radar Signal Processing Analytical Instruments

### **GENERAL DESCRIPTION**

The MAS series of high speed analog to digital converters represent the "state of the art" in application of the successive approximation conversion technique by providing highest speed at lowest cost. With monotonicity guaranteed over temperature these reliable modules are form, fit and function compatible with popular industry standards from Datel and Philbrick (for new designs consider the HAS series of hybrid converters).

In most applications these A/Ds should be used with a fast sample hold such as the THS/THC series.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 11-23.

### MAS-0801, MAS-1001 OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).





### MAS-1202 FUNCTIONAL BLOCK DIAGRAM



### MAS-1202 OUTLINE DIMENSIONS

Dimensions shown in inches and (mm),



ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 11-155

### SPECIFICATIONS (typical @ +25°C unless otherwise noted)

Model	Units	MAS-0801	MAS-1001	MAS-1202
RESOLUTION FS = Full Scale	Bits	8	10	12
ACCURACY (Relative to Full Scale)	±% FS	0.2	0.05	0.012
Quantization Error	LSB	±1/2	•	٠
Nonlinearity	LSB (max)	±1/2	•	•
Differential Nonlinearity	LSB (max)	±1/2	•	•
Missing Codes		No Missing Co	des 0 to +70°C	
TEMPERATURE COEFFICIENTS				
Differential Nonlinearity	±ppm/°C	3	•	•
Gain	±ppm/°C	20	•	30
Gain (Option-P)	±ppm/°C	5	•	NA
Zero Offset (Unipolar)	$\pm \mu V/^{\circ}C$	10	•	100
Zero Offset (Bipolar)	±ppm/°C	15	•	•
Zero Offset (Option-P)	±ppm/°C	5	•	NA
Ranges (Full Scale)	Options MAS	5-0801 and MAS-	1001 ONLY	STANDARD
MAS-XXXX-1	V	0 to -5	*	$0 \text{ to } +10/\pm 5$
MAS-XXXX-2	v	0 to -10	•	NA
MAS.XXXX.3	v	+5	•	NA
MASXXXXA	v	+10	•	NA
MAS.YYYY.5	v	+1 024	•	NA
MAS-AAA-)	•	11.024		NA
Impedance (Function of Option)	Ω/V	100		1150Ω
OVERVOLTAGE	<u>v</u>	To Twice Peak	Input FS With	out Damage.
CONVERSION TIME <sup>1</sup>	µs max	1	1.5	2
· · · · · · · · · · · · · · · · · · ·	µs typ	0.8	1.3	1.8
ENCODE COMMAND		• • • •		
Logic Levels (1 Standard TTL Load)	v	"0" = 0 to $\pm 0.4$	$1''' = \pm 2 + 0 \pm 1$	
Function	•	Positive-going	edge resets conv	J.J.
1 direction		Trailing edge c	tage resets conv	for 9
		and 10 bit yer	ions conversion	101.9-
Duration (Wideh)			alons.	100
Duration (width)	ns min	50		100
Rise and Fall Times	ns max	20	• • • •	•
Repetition Rate	KHZ MAX	1000	000	500
LOGIC OUTPUTS				
Levels TTL (Same as Encode Command)				
Drive Capability		Data and Data	Ready - 4 Std	TTL Loads,
		Clock – 6TTL	Loads	
Parallel Data	}	8, 10 or 12 lin	es of data held u	intil next
		Encode Comm	and	
Coding (Unipolar)		CBN	•	BIN
(Bipolar)		COB/2SC	•	OBN/2SC
Serial Data		MSR first succ	essive pulse out	nut during
bernar butu		conversion NE	27	put during
Coding		Same as paralle	L.	2SC not
County		available	il output except	230 100
Cleak		available.		
Clock		Pulse train of	9, 11 or 13 inter	nai clock
		pulses, gated o	n during the co	nversion
		period.		·······
POWER REQUIREMENTS				
+14.5V to +15.5V	mA	70		80
–14.5V to –15.5V	mA	30	•	20
+5V ±5%	mA	150	•	•
TEMPERATURE RANGE				
Operating	°c	0  to  +70	•	•
Storage	°č	-55 to +85	•	•
	<u> </u>	33 (0 / 03		
PHYSICAL CHARACTERISTICS		B. 11 . B. 7 .		·
Lase		Diallyl Phthal	ate per MIL-M-1	4 Type SDC-F

NOTE: <sup>1</sup> Total conversion time from leading edge of encode command pulse to trailing edge of data ready pulse with 50ns wide encode command.

Specifications same as MAS-0801.

Specifications subject to change without notice.



### 8-Bit Video Analog-to-Digital Converter

### MATV-0811, -0816, -0820

### FEATURES

8-Bit Accuracy – Guaranteed Monotonic Ultra-High Speed – dc to 20MHz Word Rates Most Economical Video A/D Smallest Available Complete A/D –  $5.5'' \times 4.38'' \times 0.85''$ Self Contained – Includes Input Buffer, Encoder, Reference, Timing, and Buffered Parallel Output

#### APPLICATIONS

Digitize Color Television at Up to Three or Four Times NTSC or PAL Color Subcarrier Frequencies Video Time Base Correction and Frame Synchronization Radar Signal Processing

Real Time Transient and Continuous Spectrum Analysis

#### **GENERAL DESCRIPTION**

The Analog Devices' MATV series of A/D converters represent a major breakthrough in high-speed A/D technology. Providing conversion word rates from dc to 11MHz, 16MHz and 20MHz the MATV-0811, MATV-0816 and MATV-0820 are the lowest cost A/D converters in their performance class. As complete devices, they require only the addition of external power to accomplish precision video A/D conversion.

The use of internal hybrid microcircuit construction allows these modular A/D's to occupy a volume of only 21 cubic inches-about 1/5 the volume of available comparable devices. They are housed in metal cases which not only shield the circuits from external RF interference, but aid in efficient heat dissipation. A choice of analog input voltages is available, including the industry standard 0 to +1V at 75 $\Omega$ . The encode command input, data ready output, and the digital bit outputs are all TTL compatible. Designed to operate from either ±12V or ±15V analog and +5V digital supplies (MATV-0811 and MATV-0816 also require -5.2V), the MATV series dissipate less than 8 watts. Their weight is < 10 ounces due to enclosure rather than encapsulation. This technique facilitates rapid, inexpensive factory repair and aids in reliable printed circuit board mounting by the customer without extensive mechanical constraints or system engineering.

Relative de accuracy is 0.2% of full scale  $\pm 1/2$ LSB when operating over the frequency range of dc to 20MHz. The MATV series is designed to digitize color television signals at rates up to 20MHz and is also ideally suited for other analog to digital conversion requirements, such as radar signal processing, laser pulse analysis, transient analysis, and medical electronics applications where real-time analysis and display of large quantities of information are required.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 11-27.









#### ORDERING INFORMATION

Each MATV series A/D converter will be calibrated at  $\pm 15V$  as a standard. Order by model number either MATV-0811, MATV-0816 or MATV-0820.

### **Optional Versions**

The MATV series A/D's are available with a variety of options, including analog input range and impedance, encode command input impedance, encode word rate, power supply voltage calibration, etc. Any option other than what is shown on the data sheet will have longer delivery, since each non-standard device is built on a per order basis.

A complete listing of optional designators is available from , either the factory or your local Analog Devices' sales office.

11

### **SPECIFICATIONS**

(typical @ +25°C and nominal power supply voltages unless otherwise noted)

MODEL	UNITS	MATV-0811	MATV-0816	MATV-0820
RESOLUTION (FS = Full Scale)	Bits/% FS	8/0.4	•	•
LSB Weight	% FS	0.4	•	•
ACCURACY (relative) at dc	typ	±0.15% ±1/2LSB	+1	*
	max	±0.2% ±1/2LSB	+1	•
Monotonicity		GUARANTEED	•	•
Differential Nonlinearity vs Temperature	% FS/°C	0.01	•	0.005
Linearity and Gain vs Temperature	% FS/°C	0.02	•	0.01
DYNAMIC CHARACTERISTICS				
AC Linearity @ Encode Rate <sup>2</sup>	MHz	11	15	20
Analog Input Frequency				
DC to 3.6MHz	Spurious Signals an	re		
·	<ul> <li>&gt; dB below FS</li> </ul>	50	•	•
3.6MHz to 5.5MHz		45	•	
Conversion Rate (Encode Word Rate)	MHz max	11 .	10.	20 35 ± 10 ± 1/Encode Pate
Aperture Uncertainty (litter)	ns max	+30	*	*
Aperture Time	ns	3	•	12
Signal to Noise Ratio				
(rms signal to rms noise)	dB min	48	• • • • • • • • • • • •	•
(peak signal to rms noise)	dB min	58	•	•
Noise Power Ratio <sup>4</sup>	dB min	37	•	•
Transient Response <sup>5</sup>	ns	50	•	•
Overvoltage Recovery Time <sup>®</sup>	ns	60	•	•
Differential Gain	%	3		
Differential Phase	Degrees	1	·	· · · · · · · · · · · · · · · · · · ·
Small Signal 3dB	M117	20	•	•
Large Signal 3dB	MHZ MHz	15	•	•
Flat ±0.1dB, dc through	MHz	5.5	•	•
INDUTS				
Voltage Bange				•
Unipolar (Pin 5 Grounded)	V .	0 to 1	•	•
Bipolar (Pin 5 open)	v	±0.5		•
Impedance (Terminated to Ground)	Ω	75	•	•
ENCODE COMMAND INPUT <sup>8</sup>		······································	····	
Logic Levels, TTL Compatible		"0" = 0 to +0 4V	•	•
Logie Levels, 112 Companye		"1" = $+2.4V$ to $+5$ "	V •	•
Impedance (terminated to ground)	Ω	75 ±5%	•	•
Rise and Fall Times (10% to 90%) max	ns	10	•	• •
Duration/Width 50% points (see timing diagram)	ns min	10	•	20
	ns max	50% duty cycle	40	•
Frequency (random or periodic)	de to MHz	11	16	20
DIGITAL DATA OUTPUT <sup>8</sup>				
Format		Eight Para	llel Bits NRZ	
Logic Levels, TTL		(Same as En	code Command)	
Drive Capability (not short circuit protected)	TTL Loads	10 Std	10 Schottky	
Time Skew	ns max	15 Craviata Pi	10	10
		Straight Bi	nary (BIN)	
DATA READY OUTPUT				
Format		RZ	•	•
Drive Capability		(Same as En	code Command)	
Width	ne	40+10	35+5	25+5
DOWED DEQUIDEMENTS <sup>10</sup>		10-10		23-3
MATV-0811, MATV-0816/MATV-0820				
+15V ±2%/+11.8V to +15.5V	mA max	210	•	70
-15V ±2%/-11.8V to -15.5V	mA max	180	•	400
$+5V \pm 5\%/+5V + 5\%$	mA max	450	540	200
5.2V ±5%	mA max	280	*	N/A
TEMPERATURE RANGE				
Operating (case)	°C	0 to +70	•	•
Storage	ູ <b>້</b> ຕ	-55 to +85	•	•

\*Same as MATV-0811.

NOTES

<sup>1</sup>Applies to a customer specified operating frequency, ±10%. Outside this range, accuracy may degrade to ±0.3% ±1/2LSB. <sup>2</sup> AC linearity expressed in terms of spurious in band signals generated at specified encode rates.

<sup>3</sup> Pipeline delay not related to encode rate. <sup>4</sup> DC to 5MHz while noise BW with slot frequency at 500kHz.

<sup>4</sup> DC to 5MHz while noise BW with slot frequency at 500kHz.
<sup>5</sup> Time to achieve 8-bit (0.2%) accuracy after F.S. step input.
<sup>6</sup> For signals not exceeding 10% overvoltage, the A/D will recover to 8-bit accuracy within 60ns after the signal returns to the specified range. Overvoltage inputs greater than 150% of F.S. may damage input circuits and should be avoided.
<sup>7</sup> Ar maximum encode rate, 20 IRF, unit subcarrier, not including quantization effects.
<sup>6</sup> Consult factory for other voltage, impedance and logic level options.
<sup>6</sup> The leading edge of the data ready pulse occurs approximately 10ns before output data changes. The trailing edge is recommended for strobing data into external circuits.

<sup>9</sup> For MATV-0811, the leading edge of the Data Ready pulse occurs approximately 15ns before output data changes. The trailing edge is recommended for strobing data into external circuits. For MATV-0816, the leading edge of the Data Ready pulse occurs approximately 10ns before output data changes. The trailing edge is recommended for strobing data into external circuits.

For MATV-0820, the leading edge of the Data Ready pulse occurs approximately simultaneously with output data changes. The trailing edge is recommended for strobing data into external circuits. This provides a minimum of 20ns set-up time for external registers.

OFThe A/D's are calibrated at the factory at either ±12V or ±15V as a no-cost option. Other operating voltages within this range may be specified by the user at slight additional cost.

Specifications subject to change without notice.



### 10-Bit Video Analog to Digital Converter

### **MOD-1005**

#### **FEATURES**

10 Bits @ 5MHz Word Rate One-27 Sq. In. PC Board Built-In Track-and-Hold — 25ps Aperture Uncertainty 20MHz Analog Input Bandwidth TTL Compatible Low (10-Watt) Power Dissipation Signal-To-Noise Ratio Greater Than 58dB Noise Power Ratio Greater Than 49dB Completely Repairable

### APPLICATIONS

Radar Digitizing Digital Communications Real Time Spectrum Analysis High Resolution TV

### GENERAL DESCRIPTION

Analog Devices' model MOD-1005 is a very high-speed A/D converter capable of digitizing video input signals to 10-bit accuracy at random or periodic word rates of dc through 5MHz. The MOD-1005 is truly a breakthrough in high-speed A/D technology. It is the most cost effective A/D in this speed category, combining small size and low power dissipation with low cost.

The MOD-1005 is constructed on a single printed circuit card which is intended for mounting on a system mother-board, and occupies only 27 square inches. Within this A/D is the required sample/track and hold amplifier, encoder, timing circuits and output latches for a true simultaneous, all-parallel digital output.

The encode command input and digital outputs are TTL compatible. The A/D requires only an external encode command pulse and external power supplies for operation. NO external parts are required. Gain and offset potentiometers are provided on the card. The A/D is fully repairable either at the factory or in the field.

The MOD-1005 is ideally suited for systems requiring the ultimate in conversion speed and accuracy. Such applications include radar digitizing, digital communications, spectrum analysis, and many others. Each MOD-1005 is backed by Analog Devices' limited one year warranty.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 11-31.

#### **MOD-1005 FUNCTIONAL BLOCK DIAGRAM**



### OUTLINE DIMENSIONS

Dimensions shown in inches (mm).



### **ORDERING INFORMATION**

Order model number MOD-1005 A/D converter. Mating pin sockets for the MOD-1005 are model number MSB-2 (31 required per A/D).

### **SPECIFICATIONS** (typical @ +25°C with nominal power supplies unless otherwise noted)

MODEL	MOD-1005
RESOLUTION (FS = FULL SCALE)	10 Bits (0.1% FS)
LSB WEIGHT	4mV
ACCURACY (INCLUDING LINEARITY) @ DC	±0.05% Full Scale ±1/2LSB
Monotonicity	Guaranteed
Differential Nonlinearity vs. Temperature	0.0005% of FS/°C
Gain vs. Temperature	0.01% of FS/°C
DYNAMIC CHARACTERISTICS	
AC Linearity <sup>1</sup>	Spurious Signals >59dB below FS
Conversion Time	See Text
Conversion Rate (Word Rate)	dc to 5MHz
Aperture Uncertainty (Jitter)	±25ps max
Aperture Time	45ns (±10ns from unit to unit)
Signal to Noise Ratio (rms signal to rms noise)	58dB min at 500kHz analog input
Noise Power Ratio <sup>2</sup>	49dB min
Transient Response (Full Scale Step Input)	10-Bit (0.05%) Accuracy within 50ns
Overvoltage Recovery Time	
Recovers to 10-bit accuracy after	•
2 X FS input overvoltage in	200ns
Input Bandwidth (small signal, 3dB)	20MHz min
Input Bandwidth (large signal, 3dB)	15MHz min flat within ±0.1dB,
·	dc through 5MHz
INPUT	
Voltage Range	±2.048V FS
,	±4V Absolute max
Impedance	50Ω
Offset Voltage	Adjust to 0 with On Board Potentiometer
Offset vs. Temperature	0.01% Full Scale/°C
Bias Current .	1nA max
ENCODE COMMAND INPUT	······································
Logic Levels, TTL Compatible	$0^{\circ} = 0 \text{ to } +0.4 \text{ V}$
•	''1'' = +2.4V to $+5V$
Logic Loading	2 Standard TTL Gates
Rise and Fall Times	10ns max
Duration Min/Max	20ns/60% of Duty Cycle
Frequency (Random or Periodic)	dc to 5MHz
Sample Delay	45ns (unit to unit tolerance is ±10ns)
DIGITAL DATA OUTPUT	
Format	10 Parallel Bits, NRZ
Logic Levels, TTL Compatible	$0^{\circ} = 0 \text{ to } +0.4 \text{V}$
	''1'' = +2.4V to $+5V$
Drive (Not Short Circuit Protected)	Up to 1 Schottky TTL or
	2 Standard TTL Loads
Time Skew	10ns max
Coding	2's Complement (2SC)
Conversion Time	See Text on the Next Page
POWER REQUIREMENTS	typ/max
+15V ±5%	150/170mA
$-15V \pm 5\%$	150/170mA
-6V ±4%	300/350mA
$+5V \pm 5\%$	350/400mA
-5V ±5%	500/550mA
Power Consumption	10 watts
TEMPERATURE RANGE	0 <b>T</b> o <sup>0</sup> .C
Operating	$0$ to $+70^{\circ}$ C
Storage	-55 C to +85 C
Cooling Requirements	100 Linear Feet Per Min (LFPM)
PHYSICAL CHARACTERISTICS	
Construction	Single Printed Circuit Card

NOTES: <sup>1</sup> AC linearity expressed in terms of spurious in-band signals generated as specified encode rates, with dc to 2.5MHz analog input. <sup>2</sup> DC to 2.4MHz white noise BW with Slot frequency of 512kHz.

Specifications subject to change without notice.



### 10-Bit Video Analog to Digital Converter

### MOD-1020

#### FEATURES

10-Bits @ 20MHz Word Rates One 35 Sq. In. PC Board Built-In Track-and-Hold — 25ps Aperture 15MHz Large-Signal Input Bandwidth ECL Compatible Signal-to-Noise Ratio Greater Than 56dB Noise Power Ratio Greater Than 45dB

APPLICATIONS Television Digitizing Radar Digitizing Medical Instrumentation Digital Communications Spectrum Analysis Sonar Digitizing

### **GENERAL DESCRIPTION**

The Analog Devices' model MOD-1020 is an ultra-high-speed A/D converter capable of digitizing video input signals to 10bit accuracy at word rates through 20MHz. The MOD-1020 is another in the series of state-of-the-art A/D converters from Analog Devices that employs the unique digital correcting subranging (DCS) conversion technique to virtually eliminate errors normally associated with subranging type A/D converters. No other A/D converter commercially available offers the user the speed and accuracy attainable with the MOD-1020.

The MOD-1020 is constructed on a single printed circuit card which is intended for mounting on a system mother board and occupies only 35 square inches. The A/D is complete with internal track-and-hold, encoder, timing circuitry, references, and latched output. It produces a true all-parallel digital output.

The encode command input, digital outputs, and data ready output are balanced ECL compatible. The A/D requires only an external encode command input pulse and external power supplies for operation. The analog input impedance is at least  $500\Omega$ , so that the user can easily terminate the A/D with lower impedances in his system. Gain and offset potentiometers are provided on the card so that the A/D can be operated in either the unipolar or bipolar modes. The A/D is fully repairable.

The MOD-1020 is ideally suited for systems requiring the ultimate in conversion speed and accuracy. Such applications include radar digitizing, digital communications (baseband digitizing), composite color television digitizing, spectrum analysis, medical instrumentation, and many others. Each MOD-1020 is backed by Analog Devices' limited one-year warranty.

#### **MOD-1020 FUNCTIONAL BLOCK DIAGRAM**



### ORDERING INFORMATION

IMPORTANT-THE ENCODE RATE OF THE MOD-1020 MUST BE SPECIFIED BY THE CUSTOMER AS SHOWN BELOW:

ORDER MODEL NUMBER: MOD-1020- "XXX", where "XXX" is to be specified by the customer. "XXX" represents the encode word rate in MHz with the decimal place assumed to be (but not shown) between the second and third places. Full 10-bit accuracy will be maintained within ±12% of this specified frequency, up to a maximum of 21MHz. For example, a device specified as MOD-1020-200 is for operation at 20,0MHz and will maintain accuracy from 17.6MHz to 21MHz.

For encode rates of 10MHz or less, the MOD-1020 will maintain full accuracy from dc to 10MHz. For encode frequencies of 10MHz or less, order MOD-1020-100.

Mating sockets for the MOD-1020 are model number MSB-2 (36 required per A/D).

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 11-35.

## SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

.

MODEL	MOD-1020
RESOLUTION (FS = FULL SCALE)	10 Bits (0.1% FS)
LSB WEIGHT	1mV or 2mV Depending on Analog Input Range
ACCURACY (INCLUDING LINEARITY) @ DC	±0.05% Full Scale ±1/2LSB
Monotonicity	Guaranteed 0 to +70°C
Nonlinearity vs. Temperature	0.0005% of FS/ C
DVNAMIC CHARACTERISTICS	
AC Linearity <sup>1</sup> (dc to 1MHz)	Spurious Signals ≥60dB below FS
(1MHz to 5MHz)	Spurious Signals≥55dB below FS
(5MHz to 10MHz)	Spurious Signals ≥50dB below FS
Conversion Filme	de to 20MHz (See Note and Ordering Information)
Aperture Uncertainty (Jitter)	±25ps max
Aperture Time (Delay)	5ns (±2ns unit-to-unit tolerance)
Signal to Noise Ratio <sup>4</sup>	56dB min 65dB min
Noise Power Ratio <sup>5</sup>	45dB min, 47dB typ
Transient Response <sup>6</sup>	50ns
Overvoltage Recovery	50ns
Input Bandwidth (small signal, 3dB) <sup>2</sup>	30MHz 15MHz: Flat within 0.2dB, dc to 10MHz
Two-Tone Linearity (@ Input Frequency);	
60kHz;62kHz	In-Band Spurious Signals ≥60dB below FS
4.998MHz; 5.000MHz	In-Band Spurious Signals >55dB below FS
Differential Gain <sup>10</sup>	1% with 20 IRE Unit Reference
Differential Phase <sup>10</sup>	0.5° with 20 IRE Unit Reference
ANALOG INPUT	· · · · · · · · · · · · · · · · · · ·
Voltage Range	1V p-p or 2V p-p, Depending on Hook-Up
	±4V Absolute max Input
Impedance	1000Ω (2V Input Range)
•	500Ω (1V Input Range)
Offset	Adjustable to Zero with On-Card Potentiometer (R4)
	0.01%/ C
Logic Levels FCL Compatible	"0" = -1.7V
(Balanced Input)	"1" = -0.9V
Impedance	100Ω Line-to-Line
Rise and Fall Times	5ns max
Frequency	Specified by Customer, dc to 20MHz (See Ordering Information)
Format	10 Parallel Bits, NRZ
Logic Levels, ECL Compatible	"0" = -1.7V
(Balanced Outputs)	"1" = -0.9V
Drive Time Skew	5ns max
Coding	Binary (BIN); 2's Complement (2SC)
DATA READY OUTPUT	
Logic Level, ECL Compatible	"0" = -1.7V
(Balanced Output) Bise and Fall Times	1 = -0.90
Duration	25ns ±3ns
Conversion Time	Output data is valid two clock perios plus 185
	±20ns after the application of an initial Encode
	the first. Use of the trailing edge of the Data Ready
	pulses are required to shift the data to the output.
	For example, with a 20MHz encode rate, data is valid
	285 ±20ns after the application of the first Encode
	the first. Use of the trailing edge of the Data Ready
	pulse is recommended for strobing output data into
	external registers.
POWER REQUIREMENTS	200
+15V ±5%	200mA
+5V ±5%	100mA
-5.2V ±5%	2.7A
Power Consumption	21 Watts
TEMPERATURE RANGE	0 to +70°C
Storage	-55°C to +85°C
Cooling Requirements	500 Linear Feet per Minute (LFPM) .
PHYSICAL CHARACTERISTICS	
Construction	Single Printed Circuit Card
NOTES	<sup>7</sup> For full-scale step input, attains 10-bit accuracy in time specified.
<ul> <li>AC linearity expressed in terms of spurious in-band signal encode rate at the analog frequencies () shown.</li> </ul>	With FS analog input.
<sup>3</sup> To be specified by the customer. See text and ordering in <sup>3</sup> BMS signal to rms noise ratio with 500kHz analog input	iformation. "Applies to devices optimized for video applications. Differential gain and phase are measured and optimized for ADC's which have the following
*Peak-to-peak signal to rms noise ratio with 500kHz analo	g input. encode rate optional designators (see Ordering Information): "107" (3 X

<sup>6</sup> Recovers to 10-bit accuracy after 2 × FS input overvoltage in time specified.

NTSC subcarrier); "133 Specifications subject to change without notice



### 12-Bit Video Analog to Digital Converter

**MOD-1205 FUNCTIONAL BLOCK DIAGRAM** 

### MOD-1205

### FEATURES

12 Bits @ 5MHz Word Rate One-27 Sq. In. PC Board Built-In Track and Hold – 25ps Aperture Uncertainty 15MHz Analog Input Bandwidth TTL Compatible Low (13-Watt) Power Dissipation Signal-to-Noise Ratio Greater Than 66dB Noise Power Ratio Greater Than 56dB Completely Repairable

APPLICATIONS Radar Digitizing Digital Communications Real Time Spectrum Analysis Signature Analysis



NOTE: WITH PIN 30 OPEN, ANALOG INPUT IMPEDANCE IS 400Ω. WITH PIN 30 GROUNDED, ANALOG IMPEDANCE IS 50Ω.

#### **GENERAL DESCRIPTION**

Analog Devices' model MOD-1205 is a very high-speed A/D converter capable of digitizing video input signals to 12-bit accuracy at random or periodic word rates of de through 5MHz. The MOD-1205 is truly a breakthrough in high-speed A/D technology. It utilizes the latest state-of-the-art conversion technique called digital correcting subranging (DCS) to effectively eliminate errors normally associated with subranging type ADCs. It is the most cost effective A/D in this speed category, combining small size and low power dissipation with low cost.

The MOD-1205 is constructed on a single printed circuit card which is intended for mounting on a system mother board and occupies only 27 square inches. Within this A/D is the required sample/track-and-hold amplifier, encoder, timing circuits and output latches for a true simultaneous, all-parallel digital output.

The encode command input and digital outputs are TTL compatible. The A/D requires only an external encode command pulse and external power supplies for operation. <u>NO</u> external parts are required. Gain and offset potentiometers are provided on the card. The A/D is fully repairable either at the factory or in the field.

The MOD-1205 is ideally suited for systems requiring the ultimate in conversion speed and accuracy. Such applications include radar digitizing, digital communications, spectrum analysis, and many others. Each MOD-1205 is backed by Analog Devices' limited one year warranty.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 11-39.

PIN	FUNCTION		PIN	FUNCTION
1	ENCODE COMMAND		17	BIT 9
2	GND*	1	18	BIT 10
3	+5V		19	BIT 11
4	GND* .		20	BIT 12 (LSB)
5	GND*		21	+15V
6	-6V		22	-15V
7	-6V		23	GND*
8	BIT 1		24	GND*
9	BIT 1 (MSB)	1.1	25	GND*
10	BIT 2		26	+5V
11	BIT 3		27	-6V
12	BIT 4		28	GND*
13	BIT 5		29	GND*
14	BIT 6		30	TERMINATION
15	BIT 7		31	GND*
16	BIT 8		32	ANALOG INPUT

\*ALL GROUND PINS ARE CONNECTED TOGETHER WITHIN THE MOD 1205



#### ORDERING INFORMATION

Order model number MOD-1205 A/D converter. Mating pin sockets for the MOD-1205 are model number MSB-2 (32 required per A/D). 11

# **SPECIFICATIONS** (typical @ +25°C with nominal power supplies unless otherwise noted)

MODEL	MOD-1205
RESOLUTION (FS = FULL SCALE)	12 Bits (0.024% FS)
LSB WEIGHT	lmV
ACCURACY (INCLUDING LINEARITY) @ DC	±0.0125% Full Scale ±1/2LSB
Monotonicity	Guaranteed (0 to +70°C)
Nonlinearity vs. Temperature	0.0005% of FS/°C, max
Gain vs. Temperature	0.002% of FS/°C, typ; 0.005% of FS/°C, max
DYNAMIC CHARACTERISTICS	· · · · · · · · · · · · · · · · · · ·
AC Linearity <sup>1</sup> (dc to 1MHz)	Spurious Signals >70dB below FS, max
(1MHz to 2.5MHz)	Spurious Signals >65dB below FS, max; >68dB, typ
Conversion Time	See Text and Timing Diagram in Volume II
Conversion Rate (Word Rate)	dc to 5MHz
Aperture Uncertainty (Jitter)	±25ps max
Aperture Time	30ns (±10ns from unit to unit)
Signal to Noise Ratio <sup>4</sup>	66dB min; 68dB, typ
Noise Power Ratio	56dB min, 58dB typ
Transient Response	12-Bit (0.0125%) Accuracy within 200ns
Overvoltage Recovery Time	200ns
Input Bandwidth (small signal, 3dB)	15MHz min
Input Bandwidth (large signal, 3dB)	10MHz min; flat within ±0.10B, dc through 5MHz
ANALOG INPUT	
Voltage Range	±2.048V FS
T	14V Absolute max
Impedance	A diverse of which On Bound Becampion and
Offset up Terre and up	Adjust to 0 with On Board Potentiometer
Bioc Current	1nA max
	Inre max
ENCODE COMMAND INPUT	1012 0 - 0 AT
Logic Levels, TTL Compatible	$0^{-1} = 0 \text{ to } +0.4 \text{ V}$
Tests Testing	$1^{-1} = +2.4 \vee 10 + 5 \vee$
Logic Loading	2 Standard IIL Gates
Rise and Fall Tunes	25ps/50% of Duty Cycle
Erequency (Bandom or Periodic)	de to SMHz
DIGITAL DATA OUTPUT	
Format	12 Parallel Bits, NRZ
Logic Levels, TTL Compatible	$0^{\prime\prime} = 0 \text{ to } +0.4 \text{ V}$
	1'' = +2.4V to $+5V$
Drive (Not Short Circuit Protected)	Up to 1 Schottky TTL or
Time Skow	2 Standard IIL Loads
Coding	Offset Binary (OBN) or 2's complement (2SC)
Conversion Time	See Text in Volume II
DOWED DECUNDENENTS	
TOWER REQUIREMENTS	200m A
-15V +5%	150m A
-1JV - J70 _6V +494	700m A
+5V +5%	800m A
Power Consumption	13 Watte
	15 marcs
TEMPERATURE RANGE	9 -
Operating	0 to +70 <sup>-</sup> C
Storage	-55 C to +85°C
Cooling Requirements	SUU Linear Feet Per Min (LFPM) @ +70°C
PHYSICAL CHARACTERISTICS	
Construction	Single Printed Circuit Card

NOTES:

<sup>1</sup> AC linearity expressed in terms of spurious in-band signals generated at specified encode rates at analog input frequencies ( ). <sup>2</sup> rms signal to rms noise at 500kHz analog input.

<sup>3</sup>dc to 2.4MHz white noise bandwidth with slot frequency of 512kHz.

<sup>4</sup> For full-scale step input, attains 12-bit accuracy in time specified.

<sup>5</sup>Recovers to 12-bit accuracy after 2 × FS input overvoltage in time specified.

Specifications subject to change without notice.

### Voltage-to-Frequency & Frequency-to-Voltage Converters Contents

	Page
Selection Guide	12-3
General Information; Factors in Choosing VFCs and FVCs	12-4
AD537 IC Voltage-to-Frequency Converter	12-7
AD650J/K/S Voltage-to-Frequency and Frequency-to-Voltage Converter	12-15
ADVFC32KN/BH/SH Voltage-to-Frequency and Frequency-to-Voltage Converter	12-17
451/453 Adjustable Frequency-to-Voltage Converter	12-21

New product since the 1980 Data-Acquisition Components and Subsystems Catalog

VOL. I, 12-2 V/F & F/V CONVERTERS

### Selection Guide Voltage-to-Frequency & Frequency-to-Voltage Converters

In this Selection Guide, V/F and F/V Converters are listed in separate tables, in order of increasing maximum frequency range. Complete descriptions, specifications, and applications information can be found in the data sheets. General information regarding VFCs and FVCs can be found in the following pages. Specifications are typical at rated supply voltage and load, and  $T_A = +25^{\circ}$ C, except where noted.

### **VOLTAGE-TO-FREQUENCY CONVERTERS**

Max F.S. Frequency	Model	Brief Description	Vol I Page	Vol II Page
10kHz	450	0.005% max nonlinearity,	· _ ·	12-7
		max tempcos: offset – 20µV/°C; gain – 25ppm/°C		•
10kHz	456	0.02% max nonlinearity,	· .	12-7
		max tempcos: offset - 100µV/°C; gain - 80ppm/°C		
20kHz	454	0.005% max nonlinearity,	_	12-7
		max tempcos: offset $-20\mu V/^{\circ}C$ ; gain $-25ppm/^{\circ}C$	х.	
100kHz	AD537	0.07% max nonlinearity, low power,	12-7	
		max tempcos: offset $-1\mu V/^{\circ}C(K)$ ; gain $-50ppm/^{\circ}C(K)$		
100kHz	458	0.01% nonlinearity,	—	12-17
		max tempcos: offset $-30\mu V/^{\circ}C$ ; gain $-5ppm/^{\circ}C$		
500kHz	ADVFC32	±0.01% of max nonlinearity,	12-17	-
		max tempcos: offset $-30\mu V/^{\circ}C$ ; gain $-100ppm/^{\circ}C$		
1MHz	460	0.015% nonlinearity,	<u> </u>	12-17
		max tempcos: offset $-30\mu V/^{\circ}C$ ; gain $-15ppm/^{\circ}C$		
1MHz	AD650	±0.01% max nonlinearity.	12-15	-
		max tempcos: offset – 10µV/°C; gain – 100ppm/°C		

### FREQUENCY-TO-VOLTAGE CONVERTERS

Max F.S. Frequency	Model	Brief Description		Vol I Page	Vol II Page
100Hz-20kHz Adjustable	451	0.008% max nonlinearity, 30ms to full scale, max gain tempco – 50ppm/°C	· .	12-21	12-11
1kHz-200kHz Adjustable	453	0.008% max nonlinearity, 4ms to full scale, max gain tempco – 50ppm/°C		12-21	12-11

### Orientation Voltage-to-Frequency & Frequency-to-Voltage Converters

### **VOLTAGE-TO-FREQUENCY CONVERTERS**

Voltage-to-frequency converters (VFC's) convert analog voltage or current levels to pulse trains or square waves in a logiccompatible form (usually TTL) at frequencies that are accurately proportional to the analog quantity. The output continuously tracks the input signal, responding directly to changes in the input signal; external-clock synchronization is not required. V/f converters find applications in analog-to-digital converters with high resolution, long-term high-precision integrators, two-wire high-noise-immunity digital transmission, and digital voltmeters.

### FREQUENCY-TO-VOLTAGE CONVERTERS

Frequency-to-voltage converters (FVC's) perform the inverse operation; they accept a wide variety of periodic waveforms and produce an analog output proportional to frequency. Combining adjustable threshold, gain, and output offset with low linearity-error, F/V converters offer economical solutions to a wide variety of applications where it is required to convert frequency to an analog voltage. Examples are motor-speed controllers, power-line frequency monitors, and VCO stabilization circuits. In analog-to-analog data transmission, they convert serially transmitted data in the form of pulse streams back to analog voltage.

Applications of both forms of conversion, as appropriate to specific device types, are illustrated with varying degrees of detail on the individual data sheets.

### FACTORS IN CHOOSING VFC's AND FVC's

Voltage-to-frequency converters are available from Analog Devices in both pulse train and square wave outputs. The output of the change balance types, operate up to 1MHz F.S., is a train of pulses of constant height and width, with very low duty cycle for small analog inputs. The output of the AD537 is unique in that its output is square-wave, an advantage in some applications.

The most-popular VFC designs (Figure 1) contain an integrator, which charges at a rate proportional to the value of the input signal. Each time the integrator's charge has been increased by a precisely metered increment, the threshold crossing produces a pulse of accurately known area. The pulse serves both as the output (via a buffer) and as a subtractive charge



Figure 1. Block Diagram of the ADVFC32

increment to reduce the integrator's net charge. The next pulse is triggered when the net integral has again reached the threshold. The relationship between the pulse rate and the input level is linear. The AD537\* operates on a somewhat different principle (Figure 2): an input current charges a capacitor between 2 threshold levels, first in one direction, then in the other, in an emitter-coupled astable multivibrator circuit. Since the time required to reach the switching threshold is inversely proportional to the analog input, the frequency is directly proportional. For constant analog input, the charging rate and the discharge rate are equal, so the output is a square wave.



Figure 2. Block Diagram of the AD537

•A useful 20-page Application Note, "Applications of the AD537 IC Voltage-to-Frequency Converter", by Doug Grant, is available upon request.




Frequency-to-voltage converters (Figure 3) average a train of equal-area pulses that are generated internally by a precision charge dispenser, in response to each crossing of an input threshold. The analog output voltage is proportional to the sum of the pulse areas over a given period. F/V conversion can also be obtained by using the ADVFC32.

### SPECIFICATIONS

The salient specifications for VFC's are (non)linearity, as a percentage of full-scale frequency; frequency range, the greater the frequency range, the greater the resolution for a given counting period; full-scale-calibration error; gain-temperature coefficient, in ppm of signal per °C, where "gain" is the ratio of full-scale frequency to full-scale voltage, input-offset temperature coefficient; overrange capability, within rated specifications, and step response, the worst-case time interval required for the frequency to respond to a full-scale-step input change.

For FVC's, important specs, in addition to accuracy specs corresponding to the above, include *output ripple* (for specified input frequencies), *threshold* (for recognition that another cycle has been initiated, and for versatility in interfacing various types of sensors directly), *hysteresis*, to provide a degree of insensitivity to noise superimposed on a slowly-varying input waveform, and *dynamic response* (important in motor control).

Definitions of some critical specifications, and the conditions for adjusting or measuring them, are detailed on individual data sheets.





## Integrated Circuit Voltage to Frequency Converter

## AD537\*

### FEATURES

Low Cost A-D Conversion Versatile Input Amplifier Positive or Negative Voltage Modes Negative Current Mode High Input Impedance, Low Drift Single Supply, 5 to 36 Volts Linearity: ±0.05% FS Low Power: 1.2mA Quiescent Current Full Scale Frequency up to 100kHz 1.00 Volt Reference Thermometer Output (1mV/K) F-V Applications



TO-116 STYLE TOP VIEW

### **PRODUCT DESCRIPTION**

The AD537 is a monolithic V-F converter consisting of an input amplifier, a precision oscillator system, an accurate internal reference generator and a high current output stage. Only a single external RC network is required to set up any full scale (F.S.) frequency up to 100kHz and any F.S. input voltage up to  $\pm 30V$ . Linearity error is as low as  $\pm 0.05\%$  for 10kHz F.S., and operation is guaranteed over an 80dB dynamic range. The overall temperature coefficient (excluding the effects of external components) is typically  $\pm 30$ ppm/°C. The AD537 operates from a single supply of 5 to 36V and consumes only 1.2mA quiescent current.

A temperature-proportional output, scaled to 1.00 mV/K, enables the circuit to be used as a reliable temperature-tofrequency converter; in combination with the fixed reference output of 1.00V, offset scales such as 0°C or 0°F can be generated.

The low drift  $(1\mu V)^{\circ}C$  typ) input amplifier allows operation directly from small signals (e.g., thermocouples or strain gages) while offering a high (250M $\Omega$ ) input resistance. Unlike most V-F converters, the AD537 provides a square-wave output, and can drive up to 12 TTL loads, LEDs, very long cables, etc.

The excellent temperature characteristics and long-term stability of the AD537 are guaranteed by the primary band-gap reference generator and the low T.C. silicon chromium thin film resistors used throughout.

The device is available in either a TO-116 ceramic DIP or a TO-100 metal can; both are hermetically sealed packages.

The AD537 is available in three performance/temperature grades; the J and K grades are specified for operation over the 0 to  $70^{\circ}$ C range while the AD537S is specified for operation over the full military temperature range,  $-55^{\circ}$ C to  $+125^{\circ}$ C. MIL-STD-883, Level B processing is available.

\*Covered by Patent Numbers 3,887,863 and RE 30,586

### **PRODUCT HIGHLIGHTS**

TOP VIEW

- 1. The AD537 is a complete V-F converter requiring only an external RC timing network to set the desired full scale frequency and a selectable pull-up resistor for the open-collector output stage. Any full-scale input voltage range from 100mV to 10 volts (or greater, depending on  $+V_S$ ) can be accommodated by proper selection of timing resistor. The full scale frequency is then set by the timing capacitor from the simple relationship, f = V/10RC.
- 2. The power supply requirements are minimal, only 1.2mA quiescent current is drawn from a single positive supply from 4.5 to 36 volts. In this mode, positive inputs can vary from 0 volts (ground) to  $(+V_S 4)$  volts. Negative inputs can easily be connected for below ground operation.
- 3. F-V converters with excellent characteristics are also easy to build by connecting the AD537 in a phase-locked loop. Application particulars are shown in Figure 8.
- 4. The versatile open-collector NPN output stage can sink up to 20mA with a saturation voltage less than 0.4 volts. The Logic Common terminal can be connected to any level between ground (or  $-V_S$ ) and 4 volts below  $+V_S$ . This allows easy direct interface to any logic family with either positive or negative logic levels.

# **SPECIFICATIONS** (typical @ +25°C with V<sub>S</sub> (total) = 5 to 36V, unless otherwise noted)

MODEL	AD537JH	AD537JD	AD537K	AD537S <sup>1</sup>
CURRENT-TO-FREQUENCY CONVERTER	an a		·····	
Frequency Range Nonlinearity <sup>2</sup>	0 to 150kHz	•	•	*
$f_{max} = 10 kHz$	0.15% max (0.1% typ)	•	0.07% max	••
$f_{max} = 100 \text{kHz}$	0.25% max (0.15% typ)	•	0.1% max	**
Full Scale Calibration Error				
$C = 0.01 \mu F$ , $I_{IN} = 1.000 mA$	±10% max	±7% max	±5% max	**
vs. Supply $(f_{max} < 100 \text{kHz})$	±0.1%/V max (0.01% typ)	•	•	•
vs. Temp. (T <sub>min</sub> to T <sub>max</sub> )	±150ppm/°C max (50ppm typ)	•	50ppm/°C max (30ppm typ) <sup>3</sup>	150ppm/°C max
ANALOG INPUT AMPLIFIER				
(Voltage-to-Current Converter)				
Voltage Input Range				
Single Supply	0 to (+V <sub>S</sub> - 4) Volts (min)			
Dual Supply	$-V_S$ to $(+V_S - 4)$ Volts (min)	-		
(Fisher Innus)	100-1	•	•	•
(Enter Input)	250MD	•	•	
Input Offset Voltage	2501132		· · · · · · · · · · · · · · · · · · ·	
(Trimmable in "D" Package Only)	5mV max	•	2mV max	**
vs. Supply	$200\mu V/V max$	$100\mu V/V max$	$100\mu V/V max$	**
vs. Temp. (Tmin to Tmax)	5µV/°C	•	1µV/°C	10µV/°C max
Safe Input Voltage <sup>4</sup>	±V <sub>S</sub>	•	•	•
REFERENCE OUTPUTS				
Voltage Reference				
Absolute Value	1.00 Volt ±5% max	•	•	•
vs. Temp. (T <sub>min</sub> to T <sub>max</sub> )	50ppm/°C	• •	100ppm/°C max <sup>3</sup>	••.
vs. Supply	±0.03%/V max	•	•	•
Output Resistance <sup>5</sup>	380Ω	•	•	*
Absolute Temperature Reference <sup>6</sup>				,
Nominal Output Level	1.00mV/K	•	•	•
Initial Calibration @ +25°C	298mV (±5mV)	•	298mV (±5mV max)	••
Slope Error from 1.00mV/K	±0.02mV/K	•		
Slope Nonlinearity	±0.1K	•		
Output Resistance"	90032		• • • • • • • • • • • • • • • • • • •	
OUTPUT INTERFACE (Open Collector Output)	)			
(Symmetrical Square Wave)				
Output Sink Current in Logic "0"	·		· ·	
V <sub>OUT</sub> = 0.4V max, T <sub>min</sub> to T <sub>max</sub> ) Output Leakage Current in Logic "1"	10mA min	20mA min	20mA min	10mA min
(T <sub>min</sub> to T <sub>max</sub> )	200nA max	•	•	2μA max
Logic Common Level Range Rise/Fall Times (C <sub>T</sub> = 0.01µF)	$-V_S$ to (+ $V_S$ - 4) Volts	•	•	*
$I_{IN} = 1mA$	0.2µs	•	•	•
$I_{IN} = 1\mu A$	1μs	*	•	*
POWER SUPPLY			:	
Voltage, Rated Performance	:			
Single Supply	4.5V to 36V	•	•	
Dual Supply	±5 to ±18V	•	•	:
Quiescent Current	1.2mA (2.5mA max)	-	-	-
TEMPERATURE RANGE			×	
Rated Performance	0 to +70°C	•	•	-55°C to +125°C
Storage	-65°C to +150°C	*	•	*
PACKAGE OPTIONS <sup>7</sup>				
"D" Package: TO-116 Style (D14A)	<u> </u>	AD537JD	AD537KD	AD537SD
"H" Package: TO-100	AD537JH	- · ·	AD537KH	AD537SH

Specifications same as AD537JH.

\*\*Specifications same as AD537K.

Specifications subject to change without notice.

The AD537S is available inspected and processed to the full requirements of MIL-STD-883, Level B. A complete listing of the tests is available on request. Order part number AD537SD/883B or AD537SH/883B.

<sup>3</sup> Nonlinearity is specified for a current input level (I<sub>IN</sub>) to the converter from 0.1 to 1000µA. Converter has 100% overrange capability up to  $l_{IN} = 2000 \mu A$  with slightly reduced linearity. Nonlinearity is defined as deviation from a straight line from zero to full scale, expressed as a percentage of full scale.

<sup>3</sup>Guaranteed not tested.

\* Maximum voltage input level is equal to the supply on either

input terminal. However, large negative voltage levels can be applied to the negative terminal if the input is scaled to a nominal 1mA full scale through an appropriate value resistor (see Figure 2).

Loading the 1.0 volt or 1mV/K outputs can cause a significant change in overall circuit performance, as indicated in the applications section. To maintain normal operation, these outputs should be operated into the internal buffer or an external amplifier.

"Temperature reference output performance is specified from 0 to +70° C for "J" and "K" devices, -55° C to +125° C for "S" model. "See Section 20 for package outline information.

### **CIRCUIT OPERATION**

A block diagram of the AD537 is shown on the first page. A versatile operational amplifier (BUF) serves as the input stage; its pupose is to convert and scale the input voltage signal to a drive current in the NPN follower. Optimum performance is achieved when, at the full scale input voltage, a 1mA drive current is delivered to the current-to-frequency converter. The drive current to the current-to-frequency converter (an astable multivibrator) provides both the bias levels and the charging current to the externally connected timing capacitor. This "adaptive" bias scheme allows the oscillator to provide low nonlinearity over the entire current input range of 0.1 to 2000 $\mu$ A. The square wave oscillator output goes to the output driver which provides a floating base drive to the NPN power transistor. This floating drive allows the logic interface to be referenced to a different level than -Vs. The "SYNC" input ("D" package only) allows the oscillator to be slaved to an external master oscillator; this input can also be used to shut off the oscillator.

The reference generator uses a band-gap circuit (this allows single-supply operation to 4.5 volts which is not possible with low T.C. zeners) to provide the reference and bias levels for the amplifier and oscillator stages. The reference generator also provides the precision, low T.C. 1.00 volt output and the  $V_{\text{TEMP}}$  output which tracks absolute temperature at 1mV/K.

### **V-F CONNECTION FOR POSITIVE INPUT VOLTAGES**

The positive voltage input range is from -V<sub>S</sub> (ground in single supply operation) to 4 volts below the positive supply. The connection shown in Figure 1 provides a very high (250MΩ) input impedance. The input voltage is converted to the proper drive current at pin 3 by selecting a scaling resistor. The full scale current is 1mA, so, for example a 10 volt range would require a nominal 10kΩ resistor. The trim range required will depend on capacitor tolerance. Full scale currents other than 1mA can be chosen, but linearity will be reduced; 2mA is the maximum allowable drive.

As indicated by the scaling relationship in Figure 1, a  $0.01\mu$ F timing capacitor will give a 10kHz full scale frequency, and  $0.001\mu$ F will give 100kHz with a 1mA drive current. The maximum frequency is 150kHz. Polystyrene or NPO ceramic capacitors are preferred for T.C. and dielectric absorption; polycarbonate or mica are acceptable; other types will degrade linearity. The capacitor should be wired very close to the AD537.



Figure 1. Standard V-F Connection for Positive Input Voltages

12

## V-F CONNECTIONS FOR NEGATIVE INPUT VOLTAGE OR CURRENT

A wide range of negative input voltages can be accommodated with proper selection of the scaling resistor, as indicated in Figure 2. This connection, unlike the buffered positive connection, is not high impedance since the 1mA F.S. drive current must be supplied by the signal source. However, very large negative voltages beyond the supply can be handled easily; just modify the scaling resistors appropriately. Diode CR1 (HP5082-2811) is necessary for overload and latchup protection for current or voltage inputs.

If the input signal is a true current source,  $R_1$  and  $R_2$  are not used. Full scale calibration can be accomplished by connecting a 200k $\Omega$  pot in series with a fixed 27k $\Omega$  from pin 7 to -V<sub>S</sub> (see calibration section, below).



Figure 2. V-F Connections for Negative Input Voltage or Current

### CALIBRATION

There are two independent adjustments: scale and offset. The first is trimmed by adjustment of the scaling resistor R and the second by the (optional) potentiometer connected to  $+V_S$  and the  $V_{OS}$  pins ("D" package only). Precise calibration requires the use of an accurate voltage standard set to the desired FS value and a frequency meter; a scope is useful for monitoring output waveshape. Verification of linearity requires the availability of a switchable voltage source (or a DAC) having a linearity error below ±0.005%, and the use of long measurement intervals to minimize count uncertainties. *Every AD537 is automatically tested for linearity*, and it will not usually be necessary to perform this verification, which is both tedious and time-consuming.

Although drifts are small it is good practice to allow the operating environment to attain stable temperature and to ensure that the supply, source and load conditions are proper. Begin by setting the input voltage to 1/10,000 of full scale. Adjust the offset pot until the output frequency is 1/10,000 of full scale (for example 1Hz for FS of 10kHz). This is most easily accomplished using a frequency meter connected to the output. Then apply the FS input voltage and adjust the gain pot until the desired FS frequency is indicated. In applications where the FS input is small, this adjustment will very slightly affect the offset voltage, due to the input bias current of the buffer amplifier. A change of  $1k\Omega$  in R will affect the input by approximately  $100\mu$ V, which is as much as 0.1% of a 100mV FS range. Therefore, it may be necessary to repeat the offset and scale adjustments for the highest accuracy. The design of the input amplifier is such that the input voltage drift after offset nulling is typically below  $1\mu$ V/°C.

In some cases the signal may be in the form of a negative current source. This can be handled in a similar way to a negative input voltage. However, the scaling resistor is no longer required, eliminating the capability of trimming full scale in this fashion. Since it will usually be impractical to vary the capacitance, an alternative calibration scheme is needed. This is shown in Figure 3. A resistor-potentiometer connected from the  $V_R$  output to  $-V_S$  will alter the internal operating conditions in a predictable way, providing the necessary adjustment range. With the values shown, a range of ±4% is available; a larger range can be attained by reducing R1. This technique does not degrade the temperature-coefficient of the converter, and the linearity will be as for negative input voltages. The minimum supply voltage may be used.

Unless it is required to set the input node at exactly ground potential, no offset adjustment is needed. The capacitor C is selected to be 5% below the nominal value; with R2 in its midposition the output frequency is given by

$$f = \frac{I}{10.5 \times C}$$

where f is in kHz, I is in mA and C is in  $\mu$ F. For example, for a FS frequency of 10kHz at a FS input of 1mA, C = 9500pF. Calibration is effected by applying the full-scale input and adjusting R2 for the correct reading.

This alternative adjustment scheme may also be used when it is desired to present an exact input resistance in the negativevoltage mode. The scaling relationship is then

$$f = \frac{V}{R_{exact}} \cdot \frac{1}{10.5 \text{ C}}$$

The calibration procedure is then similar to that used for positive input voltages, except that the scale adjustment is by means of R2.





### INPUT PROTECTION

The AD537 was designed to be used with a minimum of additional hardware. However, the successful application of a precision IC involves a good understanding of possible pitfalls and the use of suitable precautions.

The  $-V_{IN}$ ,  $+V_{IN}$  and  $I_{IN}$  pins should not be driven more than 300mV below  $-V_S$ . This would cause internal junctions to conduct, possibly damaging the IC. The AD537 can be protected from "below  $-V_S$ " inputs by a Schottky diode, CR1 (HP5082-2811) as shown in Figure 2. It is also desirable not to drive  $+V_{IN}$ ,  $-V_{IN}$  and  $I_{IN}$  above  $+V_S$ . In operation, the converter will become very nonlinear for inputs above  $(+V_S - 3.5V)$ . Control currents above 2mA will also cause nonlinearity.

The 80dB dynamic range of the AD537 guarantees operation from a control current of 1mA (nominal FS) down to 100nA (equivalent to 1mV to 10V FS). Below 100nA improper operation of the oscillator may result, causing a false indication of input amplitude. In many cases this might be due to short-lived noise spikes which become added to the input. For example, when scaled to accept a FS input of 1V, the -80dB level is only  $100\mu$ V, so when the mean input is only 60dB below FS (1mV), noise spikes of 0.9mV are sufficient to cause momentary malfunction.

This effect can be minimized by using a simple low-pass filter ahead of the converter. For a FS of 10kHz a singlepole filter with a time-constant of 100ms (Figure 1) will be suitable, but the optimum configuration will depend on the application and type of signal processing. Noise spikes are only likely to be a cause of error when the input current remains near its minimum value for long periods of time; above 100nA (1mV) full integration of additive input noise occurs.

The AD537 is somewhat susceptible to interference from other signals. The most sensitive nodes (besides the inputs) are the capacitor terminals and the SYNC pin. The timing capacitor should be located as close as possible to the AD537 to minimize signal pickup in the leads. In some cases, guard rings or shielding may be required. The SYNC pin should be decoupled through a 0.005 $\mu$ F (or larger) capacitor to pin 13 (+V<sub>S</sub>). This minimizes the possibility that the AD537 will attempt to synchronize to a spurious signal. This precaution is unnecessary on the metal can package since the SYNC function is not brought out to a package pin and is thus not susceptible to pickup.

### DECOUPLING

It is good engineering practice to use bypass capacitors on the supply-voltage pins and to insert small-valued resistors (10 to 100 $\Omega$ ) in the supply lines to provide a measure of decoupling between the various circuits in a system. Ceramic capacitors of 0.1 $\mu$ F to 1.0 $\mu$ F should be applied between the supply-voltage pins and analog signal ground for proper bypassing on the AD537.

A decoupling capacitor may also be useful from  $+V_S$  to SYNC in those applications where very low cycle-to-cycle period variation (jitter) is demanded. By placing a capacitor across  $+V_S$ and SYNC this noise is reduced. On the 10kHz FS range, a  $6.8\mu$ F capacitor reduces the jitter to one in 20,000 which is adequate for most applications. A tantalum capacitor should be used to avoid errors due to dc leakage.

### **OPERATION WITH NON-ZERO TC**

The good temperature stability of the AD537 can only be realized using stable timing components. However, compensation for timing components which yield a net negative full-scale frequency TC can be easily introduced by adding a resistor between the  $\pm 1mV/K$  output and  $-V_S$ . The value should be selected from the curve given in Figure 4. Over this range of compensation the scale factor is only slightly affected; the error is about  $\pm 0.03\%$ /ppm/K in frequency (e.g., 150ppm shift would change the scale factor 4.5%).



### Figure 4. Positive T.C. Induced Versus Correction Resistance

### NONLINEARITY SPECIFICATION

The preferred method for specifying linearity error is in terms of the maximum deviation from the ideal relationship after calibrating the converter at full scale and "zero". This error will vary with the full scale frequency and the mode of operation. The AD537 operates best at a 10kHz full scale frequency with a negative voltage input; the linearity is typically within  $\pm 0.05\%$ . Operating at higher frequencies or with positive inputs will degrade the linearity as indicated in the specifications. The shape of a typical linearity plot is given in Figure 5.



Figure 5a. Typical Nonlinearity Error Envelopes with 10kHz F.S. Output



Figure 5b. Typical Nonlinearity Error with 100kHz F.S. Output

### **OUTPUT INTERFACING CONSIDERATIONS**

The design of the output stage allows easy interfacing to all digital logic families. The collector and emitter of the output NPN transistor are both uncommitted; the emitter can be tied to any voltage between  $-V_S$  and 4 volts below  $+V_S$ . The open collector can be pulled up to a voltage 36 volts above the emitter regardless of  $+V_S$ . The high power output stage can supply up to 20mA (10mA for "H" package) at a maximum saturation voltage of 0.4 volts. The stage limits the output current at 25mA; it can handle this limit indefinitely without damaging the device.

Figure 6 shows the AD537 with a standard 0 to +10 volt input connection and the output stage connections. The value for the logic common voltage, pull-up resistor, positive logic level, and  $-V_S$  supply are given in the accompanying chart for several logic forms.



Figure 6. Interfacing Standard Logic Families

### APPLICATIONS

The diagrams and descriptions of the following applications are provided to stimulate the discerning engineer with alternative circuit design ideas. "Applications of the AD537 IC Voltage-to-Frequency Converter", available from Analog Devices on request, covers a wider range of topics and concepts in data conversion and data transmission using voltageto-frequency converters.

### TRUE TWO-WIRE DATA TRANSMISSION

Figure 7 shows the AD537 in a true two-wire data transmission scheme. The twisted-pair transmission line serves the dual purpose of supplying power to the device and also carrying frequency data in the form of current modulation. The PNP circuit at the receiving end represents a fairly simple way for converting the current modulation back into a voltage square wave which will drive digital logic directly. The 0.6 volt square wave which will appear on the supply line at the device terminals does not affect the performance of the AD537 because of its excellent supply rejection. Also, note that the circuit operates at nearly constant average power regardless of frequency.



Figure 7. True Two-Wire Operation

### **F-V CONVERTERS**

The AD537 can be used as a high linearity VCO in a phaselocked loop to accomplish frequency-to-voltage conversion. By operating the loop without a low-pass filter in the feedback path (first-order system), it can lock to any frequency from zero to an upper limit determined by the design, responding in three or four cycles to a step change of input frequency. In practice, the overall response time is determined by the characteristics of the averaging filter which follows the PLL.

Figure 8 shows a connection using a low-power TTL quad open-collector nand gate which serves as the phase comparator. The input signal should be a pulse train or square wave with characteristics similar to TTL or 5-volt CMOS outputs. Any duty cycle is acceptable, but the minimum pulse width is 40µs. The output voltage is one volt for a 10kHz input frequency. The output as shown here is at a fairly high impedance level; for many situations an additional buffer may be required.

Trimming is similar to V-F application trimming. First set the  $V_{OS}$  trimmer to mid-scale. Apply a 10kHz input frequency and trim the  $2k\Omega$  potentiometer for 1.00 volts out. Then apply a 10Hz waveform and trim the  $V_{OS}$  for 1mV out. Finally, retrim the full scale output at 10kHz. Other frequency scales can be obtained by appropriate scaling of timing components.



Figure 8. 10kHz F-V Converter

### **TEMPERATURE-TO-FREQUENCY CONVERSION**

The linear temperature-proportional output of the AD537 can be used as shown in these applications to perform various direct temperature-to-frequency conversion functions; it can also be used with other external connections in a temperature sensing or compensation scheme. If the sensor output is used externally, it should be buffered through an op amp since loading that point will cause significant error in the sensor output as well as in the main V-F converter circuitry.

An absolute temperature (° Kelvin) -to-frequency converter is very easily accomplished, as shown in Figure 9. The 1mV per K output serves as the input to the buffer amplifier, which then scales the oscillator drive current to a nominal 298 $\mu$ A at +25°C (298K). Use of a 1000pF capacitor results in a corresponding frequency of 2.98kHz. Setting the single 2k $\Omega$  trimmer for the correct frequency at a well-defined temperature near +25°C (will normally result in an accuracy of ±2°C from -55°C to +125°C (using an AD537S). An NPO ceramic capacitor is recommended to minimize nonlinearity due to capacitance drift.



Figure 9. Absolute Temperature to Frequency Converter

### **OFFSET TEMPERATURE SCALES**

Many other temperature scales can be set up by offsetting the temperature output with the voltage reference output. Such a scheme is shown by the Celsius-to-frequency converter in Figure 10. Corresponding component values for a Fahrenheitto-frequency converter which give 10Hz/°F are given in parentheses.

A simple calibration procedure which will provide  $\pm 2^{\circ}$ C accuracy requires substitution of a 7.27k resistor for the series combination of the 6.04k with the 2k trimmer; then simply set the 500 $\Omega$  trimmer to give 250Hz at +25°C.

High accuracy calibration procedure:

- 1. Measure room temperature in K.
- 2. Measure temperature output at pin 6 at that temperature.
- 3. Calculate offset adjustment as follows:

Offset Voltage (mV) =  $\frac{V_{\text{TEMP}} \text{ (pin 6) (mV)}}{\text{Room temp (K)}} \times 273.2$ 

- 4. Temporarily disconnect  $49\Omega$  resistor (or  $500\Omega$  pot) and trim  $2k\Omega$  pot to give the offset voltage at the indicated node. Reconnect  $49\Omega$  resistor.
- 5. Adjust slope trimmer to give proper frequency at room temperature (+25°C = 250Hz).

Adjustment for °F or any other scale is analogous.



### Figure 10. Offset Temperature Scale Converters-Centigrade and (Fahrenheit) to Frequency

### SYNCHRONOUS OPERATION

The SYNC terminal at pin 2 of the DIP package can be used to synchronize a free running AD537 to a master oscillator, either at a multiple or a sub-multiple of the primary frequency. The preferred connection is shown in Figure 11. The diodes are used to produce the proper drive magnitude from high level signals. The SYNC terminal can also be used to shut off the oscillator. Shorting the terminal to  $+V_S$  will stop the oscillator, and the output will go high (output NPN off).



Figure 11. Connection for Synchronous Operation

Figure 12 shows the maximum pull-in range available at a given signal level; the optimum signal is a 0.8 to 1.0 volt square wave; signals below 0.1 volt will have no effect; signals above 2 volts p-p will disable the oscillator. The AD537 can normally be synchronized to a signal which forces it to a higher frequency up to 30% above the nominal free-running frequency, it can only be brought down about 1-2%.



Figure 12. Maximum Frequency Lock-In Range Versus Sync. Signal

### LINEAR PHASE LOCKED LOOP

The phase-locked-loop F/V circuit described earlier operates from an essentially noise-free binary input. PLL's are also used to extract frequency information from a noisy analog signal. To do this, the digital phase-comparator must be replaced by a linear multiplier. In the implementation shown in Figure 13, the triangular waveform appearing across the timing capacitor is used as one of the multiplier inputs; the signal provides the other input. It can be shown that the mean value of the multiplier output is zero when the two signals are in quadrature. In this condition, the ripple in the error signal is also quite small. Thus, the voltage at pin 5 is essentially zero, and the frequency is determined primarily by the current in the timing resistor, controlled either manually or by a control voltage.





Noise on the input signal affects the loop operation only slightly, it appears as noise in the timing current, but this is averaged out by the timing capacitor. On the other hand, if the input frequency changes there is a net error voltage at pin 5 which acts to bring the oscillator back into quadrature. Thus, the output at pin 14 is a noise-free square-wave having exactly the same frequency as the input signal. The effectiveness of this circuit can be judged from Figure 14 which shows the response to an input of 1V rms 1kHz sinusoid plus 1V rms Gaussian noise. The positive supply to the AD537 is reduced by about 4V in order to keep the voltages at pins 11 and 12 within the common-mode range of the AD534.

Since this is also a first-order loop the circuit possesses a very wide capture range. However, even better noise-integrating properties can be achieved by adding a filter between the multiplier output and the VCO input. Details of suitable filter characteristics can be found in the standard texts on the subject.



Figure 14. Performance of AD537 Linear Phase-Locked Loop

By connecting the multiplier output to the lower end of the timing resistor and moving the control input to pin 5, a high-resistance frequency-control input is made available. However, due to the reduced supply voltage, this input cannot exceed +6V.

### TRANSDUCER INTERFACE

The AD537 was specifically designed to accept a broad range of input signals, particularly small voltage signals, which may be converted directly (unlike many V-F converters which require signal pre-conditioning). The 1.00V stable reference output is also useful in interfacing situations, and the high input resistance allows non-loading interfacing from a source of varying resistance, such as the slider of a potentiometer.

### THERMOCOUPLE INPUT

The output of a Chromel-Constantan (Type E) thermocouple, using a reference junction at 0°C, varies from 0 to 53.14mV over the temperature range 0 to  $+700^{\circ}$ C with a slope of 80.678 $\mu$ V/degree over most of its range and some nonlinearity over the range 0 to  $+200^{\circ}$ C. For this example, we assume that it is desired to indicate temperature in Degrees Celsius using a counter/display with a 100ms gate width. Thus, the V-F converter must deliver an output of 7kHz for an input of 53.14mV. If very precise operation down to 0°C is imperative, some sort of linearizing is necessary (see, for example, Analog Devices' Nonlinear Circuits Handbook, pp92-97) but in many cases operation is only needed over part of the range.

The circuit shown in Figure 15 provides good accuracy from  $+300^{\circ}$  C to  $+700^{\circ}$  C. The extrapolation of the temperaturevoltage curve back to 0° C shows that an offset of -3.34mV is required to fit the curve most exactly. This small amount of voltage can be introduced without an additional calibration step using the +1.00V output of the AD537. To adjust the scale, the thermocouple should be raised to a known reference temperature near 500° C and the frequency adjusted to value using R1. The error should be within  $\pm 0.2\%$  over the range 400° C to 700° C.



Figure 15. Thermocouple Interface with First-Order Linearization



## Voltage-to-Frequency and Frequency-to-Voltage Converter

## AD650

### ADVANCE TECHNICAL DATA

FEATURES V/F Conversion to 1MHz Unipolar, Bipolar, or Differential V/F Very High Linearity 0.002% typ at 10kHz 0.005% typ at 100kHz 0.1% max at 10Hz Input Offset Trimmable to Zero CMOS or TTL Compatible Reliable Monolithic Construction V/F or F/V Conversion

### AD650 FUNCTIONAL BLOCK DIAGRAM



### **PRODUCT DESCRIPTION**

The AD650 V/F/V (voltage to frequency or frequency to voltage) converter features both high linearity and ultra fast operation yet is priced in the same range as many lower performance devices. This is possible due to the AD650's sophisticated charge balancing circuit technique combined with completely diffused monolithic construction. Three other features that contribute to the AD650's flexibility are unipolar or bipolar input voltage ranges, input offset trim capability and separate analog and digital grounds.

At frequencies of 10kHz and lower, the AD650 outperforms all but the most expensive hybrids with a typical linearity error of 20ppm. Continuing up the frequency scale other V/Fs begin to experience serious linearity problems at 100kHz but the AD650 maintains very solid performance with 50ppm typical linearity error. And at 1MHz, linearity error is still only 1000ppm max.

Input offset voltage can be nulled out by using a  $20k\Omega$  adjustable resistor across pins 13 and 14 with the center tap connected to +Vs through a  $250k\Omega$  resistor. This adjustment compensates for input offset by changing the collector bias current in the differential input transistor pair.

Two commercial grades are offered in both 16-pin plastic (N) and CERDIP (Q) dual-in line packages. The less expensive J grade is specified for operation up to 500kHz, while the premium K grade operates up to 1MHz. A  $-55^{\circ}$ C to  $+125^{\circ}$ C ceramic part (AD650SQ) with operation up to 1MHz is also available.

### PRODUCT HIGHLIGHTS

- 1. In addition to very high linearity, the AD650 can operate at full scale output frequency up to 1MHz. The combination of these two features make the AD650 an inexpensive alternative in applications requiring high resolution monotonic A/D conversion.
- 2. An internal current source connected to the +IN terminal can be activated to allow bipolar or differential V/F conversion. With an extra 10V zener diode the differential mode input range can be expanded to ±10 volts common mode and ±10 volts differential.
- TTL or CMOS compatibility is achieved using an open collector frequency output. The pullup resistor can be connected to voltages up to +30V, or +15V or +5V for conventional CMOS or TTL logic levels.
- The maximum input voltage can be adjusted to accommodate a wide range by selecting the appropriate input resistor. Maximum input current should be set at 0.25mA.
- 5. The same components used for V/F conversion can also be used for F/V conversion by adding a simple logic biasing network and reconfiguring the AD650.
- 6. Separate analog and digital grounds make real world applications easier by preventing ground loops.

## **SPECIFICATIONS** (typical @ +25°C with VS = ±15V, unless otherwise noted)

MODEL	AD650J	AD650K	AD650S
DYNAMIC PERFORMANCE			· · · · · · · · · · · · · · · · · · ·
Minimum Frequency Range	0 to 500kHz	0 to 1MHz	0 to 1MHz
Maximum Nonlinearity <sup>1</sup> $f_{max} = 10$ kHz	100ppm	•	•
100kHz	200ppm	•	•
500kHz	500ppm	*	1000ppm
1MHz	_	1000ppm	2000ppm
Full Scale Calibration Error			
(Adjustable to Zero)	±5%	+	*
vs. Supply <sup>2</sup>	±0.002% of FSR/% max	+	•
vs. Temp.	±150ppm/°C max	±100ppm/°C	<b>*</b>
BIPOLAR OFFSET CURRENT	· · · · · · · · · · · · · · · · · · ·		
Activated by $1.25k\Omega$ between pins 4 and 5	0.5mA ±10%	•	•
DYNAMIC RESPONSE	· · · · · · · · · · · · · · · · · · ·		
Maximum Settling Time for Full Scale	1 Pulse of New Frequency		
Step Input	Plus 1µs	*	*
Overload Recovery Time	1 Pulse of New Frequency		
	Plus 1µs	•	*
ANALOG INPUT AMPLIFIER (V/F Conversion)			· · · · · · · · · · · · · · · · · · ·
Current Input Range	0 to +0.25mA	•	•
Voltage Input Range	-10 to 0	•	•
Differential Impedance	$170k\Omega \  10pF min$	*	•
Common Mode Impedance	2.5MΩ  10pF min	*	*
Input Bias Current			
Noninverting Input	40nA max	•	•
Inverting Input	8nA max	*	*
Input Offset Voltage	•		
(Trimmable to Zero)	4mV max	•	*
vs. Temp. (Tmin to Tmax)	30μV/°C	<ul> <li>• 1</li> </ul>	*
Safe Input Voltage	±Vs	*	*
COMPARATOR (F/V Conversion)			
Logic "0" Level	-Ve to $-1V$	•	•
Logic "1" Level	$+1V$ to $+V_c$	*	•
Pulse Width Bange	$0.105 \text{ to } (0.15/f_{max})$	•	*
Input Impedance	250kΩ	•	*
OPEN COLLECTOR OUTPUT (V/E Conversion)		·····	
Output Sink Current in Logic "0"			
$V_{OUT} = 0.4V \text{ max} \text{ Tmin to Tmax}$	8mA min	*	•
Output Leakage Current in Logic "1"	100nA max	•	•
Voltage Range	0 to 30V	•	•
AMPLIFIER OUTPUT (F/V Conversion)		· · · ·	· · · · · · · · · · · · · · · · · · ·
Voltage Range (15000 min load resistance)	0 to 10V	•	•
Source Current (7500 may load resistance)	+10mA min	•	•
Capacitive Load	100pF	•	•
	r •		<u> </u>
Voltage Rated Performance	2		
Dual Supply	+01/ ** +201/	•	•
Duai Suppiy Oujescent Current		•	•
	Units max		
I ENIFERATURE KANGE Datad Derformance	$0 \pm 2 \pm 70^{\circ}$ C	•	-55°C to +125°C
Rated Performance	0.00 + 70.0	•	->> ( (0 +12) ( *
Storage	-05 C t0 +150 C	· · · · · · · · · · · · · · · · · · ·	
PACKAGE OPTIONS <sup>3</sup>		1.0.40	
Plastic DIP – N14A	AD650JN	AD650KN	N/A
CERDIP – Q16A	AD650JQ	AD650KQ	AD650SQ

NOTES

<sup>1</sup> Nonlinearity is defined as deviation from a straight line from zero to full scale, expressed as a fraction of full scale.
<sup>2</sup> Power supply rejection measured at full scale output frequency of 10kHz.
<sup>3</sup> See Section 20 for package outline information.

\*Specifications same as AD650J.

Specifications subject to change without notice.



## Voltage-to-Frequency and Frequency-to-Voltage Converter

**ADVFC32 FUNCTIONAL BLOCK DIAGRAM** 

## ADVFC32

### PRELIMINARY TECHNICAL DATA

FEATURES High Linearity ±0.01% max at 10kHz FS ±0.05% max at 100kHz FS ±0.2% max at 0.5MHz FS Output DTL/TTL/CMOS Compatible V/F or F/V Conversion 6 Decade Dynamic Range Voltage or Current Input Reliable Monolithic Construction Low Cost

### +1N NC /out NC (12 COMMON ONE SHOT ONE COMPARATOR INPUT COMPARATOR NC ര NC ADVFC32 FOUTPUT NC 8

### PRODUCT DESCRIPTION

The industry standard ADVFC32 is a low cost monolithic voltage to frequency (V/F) converter or frequency to voltage (F/V) converter with good linearity (0.01% max error at 10kHz) and operating frequency up to 0.5MHz. In the V/F configuration, positive or negative input voltages or currents can be converted to a proportional frequency using external components. For F/V conversion, the same components are used with a simple biasing network to accommodate a wide range of input logic levels.

TTL or CMOS compatibility is achieved in the V/F operating mode using an open collector frequency output. The pullup resistor can be connected to voltages up to 30 volts, or to +15V or +5V for conventional CMOS or TTL logic levels. This resistor should be chosen to limit current through the open collector output to 8mA, or a larger resistance can be used if driving a high impedance load.

Input offset drift is only 3ppm of full scale per °C, and full scale calibration drift is held to a maximum of 100ppm/°C (ADVFC32BM) due to a low T.C. zener diode. Power supply rejection of  $\pm 0.002\%$ /% keeps additional external error sources at a minimum.

The ADVFC32 is available in commercial, industrial, or military temperature grades. The commercial grade is packaged in a 14 pin epoxy DIP while the two wider temperature range parts are packaged in hermetically sealed TO-100 cans. 883B processing is also available on the  $-55^{\circ}$ C to  $+125^{\circ}$ C part.

### **PRODUCT HIGHLIGHTS**

- 1. The ADVFC32 uses a charge balancing circuit technique (see Functional Block Diagram) which is well suited to higher accuracy voltage to frequency conversion. Another strong point of this technique is that capacitance changes in the integration capacitor due to temperature or other influences are subtracted out in the V/F conversion cycle and have no net effect.
- Full scale frequency to 0.5MHz is possible using commonly available capacitors for one shot timing and integration.<sup>37</sup> The maximum input voltage can also be adjusted to accommodate a wide range by selecting the appropriate input resistor. Maximum input current should be set at 0.25mA.
- 3. The same components used for V/F conversion can also be used for F/V conversion by adding a simple logic biasing network and reconfiguring the ADVFC32.
- 4. Inexpensive diffused monolithic construction and plastic packaging (ADVFC32KN) for a low cost to the end user.

## **SPECIFICATIONS** (typical @ +25°C with Vs = ±15V, unless otherwise noted)

Model	VFC32KN	VFC32BH	VFC32SH
DYNAMIC PERFORMANCE			
Minimum Frequency Range	0 to 500kHz	•	•
Maximum Nonlinearity <sup>1</sup>			_
$f_{max} = 10 kHz$	±0.01% max	•	
$f_{max} = 100 kHz$	±0.05% max		
$f_{max} = 0.5 MHz$	±0.2%	•	•
Full Scale Calibration Error (adjustable to zero)	±5%	•	
vs. Supply-	$\pm 0.002\%$ of FSR/% max	±100mmm/°C	•
vs. Temperature			
DYNAMIC RESPONSE			
Max Settling Time for Full Scale	1 Pulse of New Frequency		•
Step Input	Plus $1\mu$ s	•	•
Overload Recovery Time	1 Pulse of New Frequency		
· · · · · · · · · · · · · · · · · · ·	Plus 1µs	*	•
ANALOG INPUT AMPLIFIER (V/F Conversion)			
Current Input Range	0 to +0.25mA	*	*
Voltage Input Range	-10 to 0, 0 to 0.25mA X R1	•	•
Differential Impedance	170kΩ∥10pF min	*	*
Common Mode Impedance	2.5MΩ∥10pF min	•	*
Input Bias Current			
Noninverting Input	40nA max	*	. •
Inverting Input	8nA max	•	•
Input Offset Voltage			. (
(trimmable to zero)	4mV max	•	•
vs. Temperature (T <sub>min</sub> to T <sub>max</sub> )	30μV/°C	*	•
Safe Input Voltage	±Vs	•	*
COMPARATOR (F/V Conversion)			
Logic "0" Level	-Vs to -0.6V	*	•
Logic "1" Level	+1V to $+Vs$	•	•
Pulse Width Range	$0.1\mu s$ to $(0.15/f_{max},)\mu s$	· •	•
Input Impedance	250kΩ	•	•
OPEN COLLECTOR OUTPUT (W/E Conversion)		·····	
Output Sink Current in Logic "0"	• •		
$V_{aver} = 0.4V \text{ max}(T + to T)$	Rm A min	* ·	•
Output Leskage Current in Logic "1"	100n A max	•	•
Voltage Range	0 + 0 + 20V	*	•
Fall Times (Load = 500nE and	400ns	*	*
Low = -5mA	400113		
1001 - 511111	· · ·		<u></u>
AMPLIFIER OUTPUT (F/V Conversion)			<b>.</b>
Voltage Range	0 to 10V (1500 $\Omega$ min)	<b>*</b>	<b>∓</b> -
Source Current	+10mA min (max Load	•	•
	Resistance of 750 $\Omega$ )	_	•
Capacitive Load	100pF	-	
POWER SUPPLY			
Voltage, Rated Performance		· · · · ·	
Dual Supply	±9V to ±20V	*	*
Quiescent Current	6mA max	*	· • · · · · · · · · · · · · · · · · · ·
TEMPERATURE RANGE			·····
Rated Performance	$0 \text{ to } +70^{\circ}\text{C}$	$-25^{\circ}$ C to $+85^{\circ}$ C	$-55^{\circ}$ C to $+125^{\circ}$ C
Storage	$-65^{\circ}$ C to $\pm 150^{\circ}$ C	* *	*
		· · · · · · · · · · · · · · · · · · ·	
PACKAGE OPTIONS"	ADUECIAKN		AT/ A
Plastic DIP (N14A)	ADVFC32KN	N/A	N/A
10-100	N/A	ADVFC32BH	ADVFC32SH

<sup>1</sup> Nonlinearity is defined as deviation from a straight line from zero to full scale, expressed as a percentage of full scale.
 <sup>2</sup> Power supply rejection measured at full scale output frequency of 10kHz.
 <sup>3</sup> See Section 20 for package outline information.
 <sup>6</sup> Specifications same as VFC32KN.

Specifications subject to change without notice.

## Applying the ADVFC32



"H" PACKAGE - TO-100



### **ORDERING GUIDE**

Part Number	Gain Tempco ppm/°C	Temp Range °C	Package
ADVFC32KN	150	0 to +70	N14A (Plastic DIP)
ADVFC32BH	100	-25 to +85	TO-100
ADVFC32SH*	150	-55 to +125	TO-100

\*Order ADVFC32SH/883B for 883B processing.

### UNIPOLAR V/F, POSITIVE INPUT VOLTAGE

When operated as a V/F converter, the transformation from voltage to frequency is based on a comparison of input signal magnitude to the 1mA internal current source. To illustrate this, consider one full cycle: the one shot output has just gone low disconnecting the 1mA current source from the inverting input, so that the only current flowing into the integrator is  $V_{IN}/R_{IN}$ . This current charges the integration capacitor (C2), forcing the integrator output down until the comparator triggers the one shot. During the active one shot period, the 1mA current source discharges the integration capacitor causing the integrator to ramp back up. The end of the one shot time period marks the end of the cycle and the integrator output voltage will be at the same level as at the beginning of the cycle. Some thought will show that this loop is self stabilizing, and will converge to a unique frequency.

Throughout the entire cycle (including the one shot time period) the input current  $(V_{IN}/R_{IN})$  flows into the summing junction. The resulting voltage developed across the integration capacitor is discharged during the one shot time period through the 1mA current source. Since the integrator voltage ended up at the same level, the two (current X time) products must be equal.

Mathematically,

$$1 \text{mA} \times t_{\text{one shot}} = \frac{V_{\text{IN}}}{R_{\text{IN}}} \times \frac{1}{\text{Frequency}}$$

or reformulated, frequency is directly proportional to input voltage:



Figure 2. Connection Diagram for V/F Conversion, Positive Input Voltage

12

Components should be selected to optimize performance over the desired input voltage and output frequency range using the equation listed below.

$$C_{1} = \frac{3.3 \times 10^{-5}}{F_{max}} - 3.0 \times 10^{-11} \text{ Farads}$$

$$C_{2} = \frac{10^{-4}}{F_{max}} \text{ Farads (1000pF minimum)}$$

$$R_{IN} = \frac{V_{IN} \max}{0.25} \text{ k}\Omega$$

 $R_2 \ge \frac{+V_{LOGIC}}{8} k\Omega$ 

(maximum sink current of 8mA)

Both  $R_{IN}$  and C1 should have very low temperature coefficients as changes in their values will result in a proportionate change in the V/F transfer function. Other component values and temperature coefficients are not critical.

Input resistance  $R_{IN}$  is composed of a fixed resistor (R1) and a variable resistor (R3) to allow for initial gain error compensation. To cover all possible situations, R3 should be 20% of  $R_{IN}$ , and R1 should be 90% of  $R_{IN}$ . This allows a ±10% gain compensation. If more accurate initial offset is required, the circuit of R4 and R5 can be added. R5 can have a value between 10k $\Omega$  and 100k $\Omega$  but must have a temperature coefficient of <100ppm/°C. The tolerance and temperature coefficient of R4 are not critical as long as it has a nominal value of 10M $\Omega$ .

### **BIPOLAR V/F**

By adding another resistor from pin 1 (pin 2 of TO-100 can) to a stable positive voltage, the ADVFC32 can be operated with a bipolar input voltage. For example, an  $80k\Omega$  resistor to +10V causes an additional current of 0.125mA to flow into the integrator so that the net current flow to the integrator is positive even for negative input voltages. At negative full scale input voltage, -0.125mA will flow into the integrator from V<sub>IN</sub> cancelling out the 0.125mA from the offset resistor, resulting in an output frequency of zero. At positive full scale, the sum of the two currents will be 0.25mA and the output will be at its maximum frequency.

### UNIPOLAR V/F, NEGATIVE INPUT VOLTAGE

Figure 3 shows the connection diagram for V/F conversion of negative input voltages. In this configuration full scale output frequency occurs at negative full scale input, and zero output frequency corresponds with zero input voltage.

A very high impedance signal source may be used since it only drives the noninverting integrator input. Typical input impedance at this terminal is 250k $\Omega$  or higher. For V/F conversion of positive input signals the signal generator must be able to source 0.25mA to properly drive the ADVFC32, but for negative V/F conversion the 0.25mA integration current is drawn from ground through R1 and R3.

Circuit operation for negative input voltages is very similar to positive input unipolar conversion described in a previous section. For best operating results use component equations listed in that section.



Figure 3. Connection Diagram for V/F Conversion, Negative Input Voltage

### F/V CONVERSION

Although the mathematics of F/V conversion can be very complex, the basic principle is easy to understand. Figure 4 shows the connection diagram for F/V conversion with TTL input logic levels. Each time the input signal crosses the comparator threshold going negative, the one shot is activated and switches 1mA into the integrator input for a measured time period (determined by C1). As the frequency increases, the amount of charge injected into the integration capacitor increases proportionately. The voltage across the integration capacitor is stabilized when the leakage current through R1 and R3 equals the average current being switched into the integrator. The net result of these two effects is an average output voltage which is proportional to the input frequency. Optimum performance can be obtained by selecting components using the same guidelines and equations listed in the V/F conversion section.



Figure 4. Connection Diagram for F/V Conversion, TTL Input



## Low-Cost, Versatile, 10/100kHz Frequency to Voltage Converters

## **MODELS 451, 453**

### FEATURES

### Low Cost

Versatility: Adjustable Threshold, Gain & Output Offset Guaranteed Low Nonlinearity: 80ppm Max, 451L and 453L Accepts TTL, CMOS, HNIL, Sinewave, Pulse, Squarewave and

Triangle Wave Input Signals No External Components to Meet Rated Performance +20mA Output to Operate Relays and Meters Low Profile Package, 0.4" Case Height Meet MIL-STD-202E Environmental Testing

### APPLICATIONS

Motor Control and Speed Monitor Line Frequency Monitor and Alarm Indicator Fluid Flow Measurements and Control FM Demodulation and VCO Stabilization Frequency vs. Amplitude Response Measurements

### **GENERAL DESCRIPTION**

Models 451 and 453 are low cost 10kHz and 100kHz frequency to voltage converters that feature excellent low nonlinearity to less than 80ppm, output current of  $\pm 20$ mA and the capability of interfacing with TTL, HNIL, CMOS, sinewave, squarewave, pulse and triangular input signals. External components are not required to achieve rated performance, however, extreme versatility is maintained by allowing access to all critical points of the design. This versatility allows programmable input threshold, gain, and output offset voltage.

Both models 451 and 453 are available in three selections, each offering guaranteed maximum nonlinearity error as well as maximum gain drift error. Models 451J and 453J offer 0.03% max nonlinearity and 100ppm/°C max gain drift. Models 451K and 453K offer 0.015% max nonlinearity and 50ppm/°C max gain drift. Models 451L and 453L offer 0.008% max nonlinearity and 50ppm/°C max gain drift.

### WHERE TO USE FREQUENCY TO VOLTAGE CONVERTERS

Pin compatible with existing popular models, these versatile new designs offer economical solutions to a wide variety of applications where it is required to convert frequency to an analog voltage.

**Process Control Systems:** For motor speed controllers, power line frequency monitoring and fluid flow measurements where flow transducers, such as variable reluctance magnetic pickups, provide pulse train outputs as a linear function of flow rate.

Audio and Accoustic Systems: For wow and flutter measurements with tape recorders and turntables, FM demodulation and speaker response measurements.

Test Instrumentation: For VCO stabilization, analog readout frequency meter, vibrational analysis and frequency versus amplitude X-Y plots where the vertical axis presents the nor-

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 12-11.

### **MODEL 451, 453 FUNCTIONAL BLOCK DIAGRAM**



mal amplitude signal and the horizontal axis presents the output signal from the F/V converter.

Data Acquisition Systems: For converting serially transmitted data back to analog voltages.

### **DESIGN FEATURES AND USER BENEFITS**

The combination of low cost and high performance provided by models 451 and 453 offers exceptional quality and value to the OEM designer. These compact modules have been designed to provide maximum versatility, thereby increasing their utility in a broad scope of applications.

Adjustable Input Threshold: Threshold level is externally resistor programmable from 0 to  $\pm 12V$ , permitting simple, direct interface with low level signals, e.g.  $10mV p \cdot p$ , as well as with high level inputs such as CMOS and HNIL logic levels, e.g. 0 to  $\pm 12V$ .

Adjustable Gain: Model 451 can be adjusted to provide full scale output voltage for any input frequency from 1kHz to 20kHz. Model 453 can be adjusted to provide full scale output voltage for any input frequency from 1kHz to 200kHz. This adjustable gain feature enables the user to easily match the maximum frequency output from a wide class of frequency transducers to the +10V full scale output from models 451 and 453. Increased signal conversion sensitivity with higher resolution results.

Adjustable Output Offset Voltage: The output offset is adjustable from -10V to +10V, enabling bipolar outputs or expanded scale measurements or setting the input frequency where zero output voltage occurs.

## **SPECIFICATIONS** (typical @ +25°C and $V_s = \pm 15V$ dc unless otherwise noted)

		10kHz FULL SCALI	3	100kHz FULL SCALE			
		451			453		
MODEL	)	<u> </u>	L		<u> </u>	L	
TRANSFER FUNCTION		$E_0 = (10^{-3} V/Hz)(F_{IN})$	)	1	$E_0 = (10^{-4} V/Hz)(F_1)$	N)(N	
FREQUENCY INPUT							
Frequency Range		dc to 10kHz min			dc to 100kHz min		
Overrange		10% min		ł	10% min		
Waveforms	Sine,	Square, Triangle, Puls	e Train	Sine,	Square, Triangle, Pul	se Train	
Pulse Width (Pulse Train Input)	· · · ·	20µs min			2µs min		
Threshold		+1.4V		[	+1.4V		
With External Adjustment		$0V$ to $\pm 12V$			$0V$ to $\pm 12V$		
Hysteresis		±50mV			±100mV		
Levels (TTL Compatible) High		+1.45V to +12V		- A	+1.5V to +12V		
Low		-12V to +1.35V			-12V to +1.3V	· .	
Max Safe input voitage							
Impedance		TOWISTILLOBE			10/132/[1005		
ACCURACY		· · · · · · · · · · · · ·		1	one minute		
warm-Up lime		one minute			one minute		
Noninearity	+0.02%	1 +0.015% mar	+0.008% max				
$F_{1N} = 1Hz$ to 11kHz	10.03% max	±0.015% max	10.000% max	+0.02% max	+0.015% max	+0.008% max	
$F_{IN} = 102 (0.110 \text{ km}^2)$ Gain vs. Temperature <sup>3</sup> (0 to +70°C)	+100nnm/°C max	+50nnm/°C max	+50nnm/°C max	+100npm/°C max	±50mm/°C max	±50ppm/°C max	
vs Supply Voltage		±300nnm/%	oppin o mux		±350ppm/%		
vs. Time	1	±30ppm/month			±30ppm/month		
RESPONSE				<u> </u>			
Step Response to ±0.5% of Final Value							
$F_{\rm IN} = dc$ to Full Scale		4ms		· · · ·	0.8ms		
$F_{IN} = Full Scale to dc$		30ms			4ms		
Internal Filter Time Constant		200µs			24µs		
External Filter Time Constant		20ms/µF			20ms/µF		
OUTPUT <sup>4</sup>							
Voltage (F <sub>IN</sub> = Full Scale) <sup>5</sup>	1	+9.85V min; +9.95V r	nax	•	9.85V min; +9.95V	max	
Current ( $E_0 = +10V, -10V$ )		(+20, -2)mA min			(+20, -2)mA min		
Offset Voltage <sup>6</sup> @ +25°C	100 B	±7.5mV max		1	±7.5mV max		
vs. Temperature (0 to +70°C)		±30µV/°C max		and the second	±30µV/°C max		
vs. Supply Voltage		±100µV/% max			±50μV/% max		
vs. Time		±100µV/month			±100µV/month		
Ripple	]						
$F_{IN} = 1Hz$		3mV p-p			55 mV p-p		
$F_{IN} = 10 kHz$		80mV rms			35mV rms		
$F_{IN} = 100 \text{kHz}$		-			35mV rms		
Impedance Official Scale Factor <sup>7</sup>		0.112			0.112		
		- JOHA/V		<u> </u>	-45µA/V		
POWER SUPPLY*		A1 517 1.			A1617 4.		
Voltage, Nated Performance		+(12 on 18)V do		· · ·	±13V dc		
Current Quiescent		(+10 -8)mA		1	(+10 -8)mA		
TEMPERATURE RANCE		(					
Rated Performance		$0 t_0 + 70^{\circ}C$		1	$0 to + 70^{\circ}C$		
Operating		-25°C to +85°C		l '	-25°C to +85°C		
Storage		-55°C to +85°C			-55°C to +125°C		
MECHANICAL							
Case Size		15" x 15" x 0 4"			$1.5'' \times 1.5'' \times 0.4''$		
Weight	1	25 grams		1	25 grams		
The stand BEE seminals can be about dot and the	l	• • • • • • • • • • • • • • • • • • •	to zero using \$0k0 OFFE	ET ADILIST trim to		·····	
IN and their terminals can be sourced to IV gine	serunciy without damag		to seto assig source OLL2				

Nonlinearity error is specified as a percentage of 10V full scale output level. <sup>3</sup>Gain temperature drift is specified in ppm of output signal level. <sup>4</sup>OUT terminal can be shorted indefinitely to 2Vg and ground without damage. <sup>3</sup>Adjustable to +10.000V using FULL SCALE ADJUST trim pot.

<sup>7</sup>Current into the SUM PT terminal to offset the output voltage positive. <sup>8</sup>Recommended power supply, ADI model 904, ±15V @ 50mA output.

Specifications subject to change without notice.

MIL-STD-202E as Outlined Below							
TEST	METHOD	CONDITION_					
High Temperature Storage	108A	D (Non-Operating)					
Moisture Resistance	106D	(10 Days)					
Solderability	208C						
Thermal Shock	107D	A (5 Cycles)					
Terminal Strength	211A	A (Pull Test; 10 lbs					
Temperature Cycling	102A	D (-55°C/+85°C)					
Vibration	204C	B (15g Peak)					
Barometric Pressure	105C	B (50,000 Feet)					

.

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm)



# Synchro & Resolver Converters

## Contents

N <sup>2</sup>	Page
Selection Guide	13-2
General Information and Definitions of Devices	13-4
•SDC/RDC1740/1741/1742 12- and 14-Bit Hybrid Synchro/Resolver to Digital Converters	13-5
	1

•New product since 1980 Data-Acquisition Components and Subsystems Catalog

## Selection Guide Synchro & Resolver Converters

The products in this section are generally concerned with angular measurements. They include the following classes of device:

Digital Angle to Trigonometric (sine-cosine) Analog Voltage Digital-to-Resolver Converters Digital-to-Synchro Converters Inductosyn<sup>TM</sup>-to-Digital Converters Resolver-to-Analog Voltage Converters Resolver-to-Digital Converters Resolver-to-Digital Display (Angular-Position Indicators) Synchro-to-Digital Converters Synchro-to-Digital Converters Synchro-to-Digital Display (Angular-Position Indicators)

Complete descriptions, specifications, and applications information on the products in this section can be found in the data sheets. Brief general information can be found overleaf.

The Selection Guide is provided to ease the job of finding the right unit to do your job. Devices are listed in the Selection Guide vertically, by model number, in alphabetic, then numeric order, as well as by function and type of input. Salient characteristics are listed horizontally. A bullet is placed at each intersection that is appropriate for each device.

				/	_	ANAL I/O	OG	/	/		<u> </u>	DIGI	TAL I	/0			7
			2. Als	Rec	Mr. COLVER	LINE CTOSPATA	BIN.	O.C.	010	BCD °005	18 TRAIN	/ / %	RES	SOLUT	10N (E		7
SYNCHRO RESOLVER INPUT	Angle Position Indicator	API1620 API1718	:	•			•		:			:					
DIGITAL	Digital to Synchro Resolver	DSC1705 DSC1706	:	•			•						•	•			
INPUT	Digital to Trig. (Analog)	DTM1716 DTM1717				•							•	•			
INDUCTOSYN	Inductosyn/ Resolver to Digital	IRDC1730 IRDC1731		•	•		•			•				•		,	
RESOLVER INPUT	Resolver to Digital Converters	RDC1727 RDC1740 RDC1741 RDC1742		•			• • •				•		•				
	Sync/Resolver Analog	SAC1763	•	•		•											
	Synchro or Resolver to BCD Converters	SBCD1752 SBCD1753 SBCD1756 SBCD1757	•	• • •				•	•				•1 •2 •1 •2				
	Synchro or Resolver to Binary	SDC1700 SDC1702 SDC1704 SDC1725 SDC1726	•	• • •			•						•	•	•		
SYNCHRO INPUT	Synchro to Digital	SDC1727 SDC1740 SDC1741 SDC1742	•				•				•		•	•			

<sup>1</sup> 13 Bit BCD plus sign.

<sup>2</sup> 14 Bits BCD.

Inductosyn is a registered trademark of Farrand Industries Inc.

Here's an example of its use: if you were looking for a 14-bit resolver-to-digital converter with the highest accuracy in the smallest package, you night start at the 14-bit column; you would see that there are two resolver families that have 14-bit resolution and error less than 5 arc-minutes: RDC1740 and SDC1704; the RDC1740 is a hybrid, and the SDC1704 is in a 0.4" H module. Thus, you would be quickly led to look at the SDC/RDC1740 data sheet and be guided to its location by the page number at the right.

In addition to the devices listed in the chart, data sheets for the following accessory products are also to be found in this section:

Resolver and Synchro 5VA Output Transformers, models RTM/STM1686/1696/1736/1687/1697/1737

Synchro/Resolver 5VA-Output Power Amplifier, model SPA1695

Two-Speed Processor for Coarse/Fine Synchro/Resolver Systems, model TSL1612

Volume II, Page 13–27 Volume II, Page 13–57

Volume II, Page 13-59

	ACCURACY (arc-min)							/ А	SSEME TEC	BLY/P.	ACKAGI .OGY	E	
	0	0			a 1		00/10/12	H# 0	MODI	ULE H	VOL.	POLICI E	1.300
		•								•	-	13-5 13-5	API1620 API1718
,		٠	•						•		-	13-9 13-9	DSC1705 DSC1706
		•						•			-	13-13 13-13	DTM1716 DTM1717
				•				•			-	13-17 13-23	IRDC1730 IRDC1731
	•	•	•	٠		•			•		 13-5 13-5 13-5	13-49 13-53 13-53 13-53	RDC1727 RDC1740 RDC1741 RDC1742
				٠					•		_	13-31	SAC1763
				• • •					••••		- - -	13-35 13-35 13-35 13-35 13-35	SBCD1752 SBCD1753 SBCD1756 SBCD1757
		• •	•	•	•		• •	•				13-39 13-39 13-39 13-45 13-45	SDC1700 SDC1702 SDC1704 SDC1725 SDC1726
	•	•	•	٠		•			•		 13-5 13-5 13-5	13-49 13-53 13-53 13-53	SDC1727 SDC1740 SDC1741 SDC1742

SYNCHRO & RESOLVER CONVERTERS VOL. 1, 13-3

13

## Orientation Synchro & Resolver Converters

These products constitute a complete line of devices for the digital measurement and control of angular and linear displacements by means of synchros, resolvers, and Inductosyns. In addition to modules and hybrid circuits that perform the appropriate conversions, the line also includes modules that perform purely algebraic or logical functions; in some cases, solid-state circuitry emulates the functions of electromechanical devices.

The range of synchro processing modules now available covers a wide area of application. They are widely used in military and radar applications, but there are additional fields in which they could be used to advantage because of the proven ruggedness and high precision of the electromechanical hardware, their standardized specifications, and their low cost. They have a number of advantages over potentiometers and optical systems.

In this introductory section, there will be provided a brief set of device definitions. Detailed data and applications information is given in the data sheets. For a complete introduction to synchro/digital conversion, Analog Devices has available a 208page book, *Synchro and Resolver Conversion*, edited by G. Boyes (1980), \$11.50.

In this section, and in much of the text, the word "Synchro" appears frequently. In many cases, the word "Resolver" could be used in its place. The modules make use of angular data in resolver form; if the input data is in three-wire synchro form, transformers in "Scott T" configuration convert it to resolver form; analog outputs are available in both forms. There are a number of voltage and frequency options.

### REPRESENTATION OF ANGLES IN DIGITAL FORM Binary

The most commonly used method of representing angles in digital form is simple natural binary weighting, where the mostsignificant bit (MSB) represents 180°, the next represents 90°, etc. The table shows the bit weights in degrees, degrees-andminutes, and radians for this coding method.

### BCD

When angular measures have to be displayed in visual form, BCD coding is used, through the use of binary-to-BCD converters, such as the BDM1615, which provides the necessary scaling and conversion, e.g., from 1010000000000 ( $180^{\circ} + 45^{\circ}$ ) to 10 0010 0101.0000 000 (or 225.00°).

### **TYPICAL S/D/S DEVICES**

Binary-to-Binary-Coded-Digital Converter (BDM1615/16/17) A device that accepts angular data in binary form and converts it to BCD form, with fractional degrees in decimal fractions of  $1^{\circ}$  (1615, 1617) or minutes and seconds (1616). The BCD output is modulo 360°.

Bit No.	Degrees	Degrees,	minutes	Radians
1	180	180	0	3.141593
2	90	90	0	1.570796
3	45	45	0	0.785398
4	22.5	22	30	0.392699
5	11.25	11	15	0.196349
6	5.625	5	37.5	0.098175
7	2.8125	2	48.75	0.049087
8	1.40625	1	24.38	0.024544
9	0.70312	0	42.19	0.012272
10	0.35156	. 0	21.09	0.006136
11	0.17578	0	10.55	0.003068
12	0.08789	0	5.27	0.001534
13	0.04395	0	2.64	0.000767
14	0.02197	0	1.32	0.000383
15	0.01099	0	0.66	0.000192
16	0.00549	0	0.33	0.000096

### Digital-to-Synchro Converters (DSC1705/06)

Devices that accept parallel binary digital inputs (14 or 12 bits) and an ac reference signal, and provide outputs in 3-wire synchro form.

### Inductosyn/Resolver-to-Digital Converter (IRDC1730)

A device that produces a digital output capable of resolving (to 12 bits) intermediate distances within a single track-pitch of a Farrand linear-Inductosyn stator in displacement- and angle-measuring Inductosyn systems. The moving element is used as though it were a resolver input; hence the device will also convert resolver information to digital.

### Synchro-to-Digital Converter

A device that accepts either 3-wire synchro- or 4-wire resolver inputs, together with a 2-wire ac reference, and outputs angular binary data in a continuously tracking mode, employing a Type 2 servo loop. The inputs may be from either remote synchros or from electrically simulated synchros (e.g., DSC's).

## Digital Converter and Processor for Two-Speed Synchros (TSL1612)

A two-speed processor takes as inputs two sets of digital information, representing the angles from coarse and fine synchros, and combines them to produce a single 19-bit word representing the actual angle of the "coarse" shaft. The TSL consists of the processing logic alone—it can be used with a pair of SDC's, which provide the two sets of digital information.



# 12 and 14 Bit Hybrid Synchro/ Resolver to Digital Converters SDC/RDC1740/1741/1742

### FEATURES

Internal Isolating Transformers 14-Bit or 12-Bit Resolution Three Accuracy Options Three-State Latched Output Continuous Tracking – Even During Data Transfer Simple Data Transfer Laser Trimmed – No External Adjustments MIL Spec/Hi Rel Options Available Hermetically Sealed

APPLICATIONS Avionic Systems Servo Mechanisms Coordinate Conversion Axis Transformation Antenna Monitoring Artillery Fire Control Systems Engine Controllers

### GENERAL DESCRIPTION

The SDC1740, SDC1741 and SDC1742 are hybrid, continuous tracking synchro or resolver to digital converters which employ a type 2 servo loop and contain three-state latches on the digital outputs.

The input signals can either be 3 wire synchro plus reference or 4 wire resolver format plus reference depending on the option; and the outputs are presented in TTL compatible parallel natural binary buffered by three-state latches.

The three state output facility, which has separate ENABLE inputs for the most significant 8 bits and the least significant 4 bits (or 6 bits in the case of the SDC1740), not only simplifies multiplexing of more than one device onto a single data bus, but also enables the INHIBIT to be used without opening the internal converter loop.

An outstanding feature of these converters is that although the profile height is only 0.28 inches (7.1mm) they contain internal transformers which provide for true isolation on the signal and reference inputs.

The converters are hermetically sealed in a metal 32-pin dual in line package.

To ensure a level of reliability consistent with the performance, each converter receives a stringent pre-cap visual inspection, high temperature storage and temperature cycling, fine and gross leak testing, acceleration testing and operating burn-in.

The converters are also available processed in accordance with MIL-STD-883, Method 5008, Class B.

### SDC/RDC1740/1741/1742 FUNCTIONAL BLOCK DIAGRAM



### MODELS AVAILABLE

The three synchro/resolver to digital converters described in this data sheet differ primarily in the areas of resolution, accuracy and dynamic performance as follows:

<u>Model SDC1740XYZ</u> is a 14-bit converter with an overall accuracy of  $\pm 4$  arc-minutes and a resolution of 1.3 arc-minutes.

<u>Model SDC1741XYZ</u> is a 12-bit converter with an accuracy of  $\pm 15.3$  arc-minutes and a resolution of 5.3 arc-minutes.

<u>Model SDC1742XYZ</u> is a 12-bit converter with an accuracy of  $\pm 8.5$  arc-minutes and a resolution of 5.3 arc-minutes.

The XYZ code defines the option as follows: (X) signifies the operating temperature range, (Y) signifies the reference frequency, (Z) signifies the signal and reference voltage and whether it will accept synchro or resolver format.

More information about the option code is given under the heading of "Ordering Information".

### THEORY OF OPERATION

If the unit is a Synchro to Digital Converter the 3 wire synchro output will be connected to S1, S2 and S3 on the unit and the Scott T transformer pair will convert these signals into resolver format.

i.e.,  $V_1 = K E_0 \sin \omega t \sin \theta$ 

 $V_2 = K E_0 Sin \omega t Cos \theta$ 

Where  $\theta$  is the angle of the synchro shaft.

## SPECIFICATIONS (typical @ +25°C unless otherwise specified)

Models	SDC/RDC1742	SDC/RDC1741	SDC/RDC1740
ACCURACY <sup>1</sup>	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
(Max Error on all Options)	±8.5 arc-minutes	±15.3 arc-minutes	±4 arc-minutes
RESOLUTION	12 Bits (1LSB = 5.3 arc-minutes)	*	14 Bits (1LSB = 1.3 arc-minutes)
OUTPUT	12 Bits Parallel Natural Binary	*	14 Bits Parallel Natural Binary
SIGNAL AND REFERENCE	· · · · · · · · ·		
FREQUENCY	400Hz or 2.6kHz	+	*
SIGNAL VOLTAGE (Line to Line)	90V, 26V or 11.8V rms	*	•
SIGNAL IMPEDANCE			· · · · · · · · · · · · · · · · · · ·
90 Volt Signal	200k $\Omega$ (Resistive)	*	*
26V Signal	57.7k $\Omega$ (Resistive)	*	• • · · · · · · · · · · · · · · · · · ·
11.8V Volt Signal	26kΩ (Resistive)	*	*
REFERENCE VOLTAGE	115V, 26V or 11.8V rms	*	*
REFERENCE IMPEDANCE		•	_
115 Volt Reference	120kΩ (Resistive)	•	•
26 Volt Reference	$27k\Omega$ (Resistive)	*	•
11.8 Volt Reference	12.3kΩ (Resistive)	*	*
TRANSFORMER ISOLATION	350V dc	*	•
TRACKING RATE (Minimum)	18 Revolutions Per Second	*	12 Revolutions Per Second
ACCELERATION	,		
Constant K <sub>a</sub>	66,000/sec <sup>2</sup>	*	36,000/sec <sup>2</sup>
STEP RESPONSE (179° Step for			
Settling to 1LSB of Error)	150ms	*	
POWER LINES			<u></u>
+15V	19mA (typ) 23mA (max)	. *	23mA (typ) 30mA (max)
-15V	19mA (typ) 23mA (max)	*	23mA (typ) 30mA (max)
+5V	45mA (typ) 110mA (max)	. •	150mA (typ) 180mA (max)
POWER DISSIPATION	0.8 Watts (typ) 1.3 Watts (max)	*	1.44 Watts (typ) 1.8 Watts (max)
DATA LOGIC OUTPUTS <sup>2</sup>	6TTL Loads	*	*
BUSY LOGIC OUTPUT LOADING <sup>2</sup>	2TTL Loads	*	*
BUSY LOGIC OUTPUT WIDTH	3µs (max)	*	*
INHIBIT INPUT (TO INHIBIT)	Logic "0" 1TTL Load	*	•
ENABLE INPUTS (TO ENABLE) <sup>3</sup>	Logic "0" 1TTL Load	•	*
TEMPERATURE RANGE			· · ·
Operating	-55°C to +125°C	<b>*</b> 1	*
Storage	-65°C to +150°C	*	• • •
PACKAGE OPTION <sup>4</sup>			
Hermetic DIP .	HY32B	•	
WEIGHT	0.8 ozs (23 G)	*	*

\*Specifications the same as for SDC/RDC1742.

NOTES

<sup>1</sup>Specified over the appropriate operating temperature range and for: (a) ±10% signal and reference amplitude variation; (b) 10% signal and reference harmonic distortion; (c) ±5% power supply variation; and (d) ±10% variation in reference frequency.

<sup>2</sup> <u>Schottky logic</u> loading rules apply.

<sup>3</sup> ENABLE M enable most significant 8 bits.

ENABLE L enable least significant 4 bits (or 6 bits for the SDC/RDC1740).

<sup>4</sup> See Section 20 for package outline information.

Specifications subject to change without notice.

If the unit is a Resolver to Digital Converter, the 4 wire resolver output will be connected to S1, S2, S3 and S4 on the unit and the transformers will act purely as isolators.

To understand the conversion process, assume that the current word state of the up-down counter is  $\phi$ .

Then  $V_1$  is multiplied by  $\cos \phi$  and  $V_2$  is multiplied by  $\sin \phi$  to give:

K E<sub>O</sub> Sin  $\omega$ t Sin  $\theta$  Cos  $\phi$ 

and K E<sub>O</sub> Sin  $\omega$ t Cos  $\theta$  Sin  $\phi$ 

These signals are subtracted by the error amplifier to give:

K E<sub>O</sub> Sin  $\omega$ t (Sin  $\theta$  Cos  $\phi$  – Cos  $\theta$  Sin  $\phi$ )

K E<sub>O</sub> Sin  $\omega$ t Sin ( $\theta - \phi$ )

or

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null Sin  $(\theta - \phi)$ .

When this is accomplished, the word state of the up-down counter ( $\phi$ ) equals, within the rated accuracy of the converter, the synchro shaft angle  $\theta$ .

Assuming that the "INHIBIT" is at a logic high state, then the digital word  $\phi$  will be strobed into the latches 1µs after the updown counter has been updated. If the three state "ENABLE" is at a logic low, then the digital output word will be presented to the output pins of the unit.



Functional Diagram of the SDC/RDC1740, SDC/RDC1741 and the SDC/RDC1742

### DATA TRANSFER

Data transfer from the converters is straightforward.

Consider the timing sequence shown in the timing diagram which assumes that the input to the converter is changing.

From this diagram, it can be seen that there are two ways to transfer data.

One method is to detect the state of the BUSY signal, which is high for up to 2.0 microseconds (typical) while the updown counters and latches are settling, and transfer data when it is in a low state.

An alternative method is to use the "INHIBIT" input. As can be seen from the functional diagram, application of the "INHIBIT" prevents the two monostables being triggered and consequently the latches being updated. Therefore, it follows that data will always be valid after  $3\mu$ s has elapsed from the application of the INHIBIT (i.e. taken to logic low). It can also be seen that this method of data transfer is valid regardless of when the INHIBIT is applied.

The three-state ENABLE can be used at any time in order to present the data in the latches to the output pins. ENABLE M enables the most significant 8 bits while ENABLE L enables the least significant 4 bits (6 bits in the SDC/RDC1740).

Note that the operation of the internal converter loop cannot be affected in any way by the logic state present on the INHIBIT and ENABLE pins.



Bit	Number	Weight in Degrees
1	(MSB)	180.0000
2		90.0000
3		45.0000
4		22.5000
5		11.2500
6		5.6250
7		2.8125
8		1.4063
9		0.7031 ·
10		0.3516
11		0.1758
12	(LSB) For 1741/1742	0.0879
13		0.0439
14	(LSB For 1740	0.0220

Bit Weight Table

### CONNECTING THE CONVERTER

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, should be connected to the "+15V", "-15V" and "+5V" pins with the common connection to the ground pin "GND". It is suggested that a parallel combination of a  $0.1\mu$ F and a  $6.8\mu$ F capacitor is placed in each of the three positions from "+15V" to "GND", from "-15V" to "GND" and from "+5V" to "GND".

The pin marked "case" is connected electrically to the case and should be taken to a convenient zero volt potential in the system.

The digital output is taken from Pin "1" through to "12" for the SDC/RDC1742 and SDC/RDC1741 and "1" through to "14" for the SDC/RDC1740, where Pin "1" is the MSB.

The reference connections are made to "R<sub>HI</sub>" and "R<sub>LO</sub>".

In the case of a Synchro, the signals are connected to "S1", "S2" and "S3" according to the following convention:

$$\begin{split} & E_{S1 - S3} = E_{RLO - RHI} \sin \omega t \sin \theta \\ & E_{S3 - S2} = E_{RLO - RHI} \sin \omega t \sin (\theta + 120^\circ) \\ & E_{S2 - S1} = E_{RLO - RHI} \sin \omega t \sin (\theta + 240^\circ) \end{split}$$

For a resolver, the signals are connected to "S1", "S2", "S3" and "S4" according to the following convention:

### SYNCHRO & RESOLVER CONVERTERS VOL. I, 13-7

 $E_{S1 - S3} = E_{RLO - RHI} Sin \omega t Sin \theta$  $E_{S2 - S4} = E_{RHI - RLO} Sin \omega t Cos \theta$ 

The "BUSY", "INHIBIT" and "ENABLE" pins should be connected as described under the heading "Data Transfer".

### **RESISTIVE SCALING OF INPUTS**

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate any range of input signal and reference voltages.

This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.

**ORDERING INFORMATION** 

To calculate the values of the external scaling resistors in the case of a Synchro Converter, add  $1.11k\Omega$  per extra volt of signal in series with "S1", "S2" and "S3", and  $1k\Omega$  per extra volt of reference in series with "R<sub>HI</sub>".

In the case of a Resolver to Digital Converter, add 2.22k $\Omega$  in series with "S1" and "S2" per extra volt of signal and 1k $\Omega$  per extra volt of reference in series with "R<sub>HI</sub>".

### **MEAN TIME BETWEEN FAILURES (MTBF)**

The reliability of these products is very high due to the extensive use of custom chip circuitry. For details of MTBF figures under particular conditions please consult the factory.

When ordering, the converter part numbers should be suffixed by an option code in order to fully define them. All the standard options and their option codes are shown below. For options not shown, please consult the factory.



### $X = 4 -55^{\circ}C$ to $+125^{\circ}C$ Operating Temperature Range

# Sample/Track-Hold Amplifiers

## Contents

	Page
Selection Guide	14-3
General Information and Definitions of Key Specifications	14-4
AD346JD/SD High-Speed Sample-and-Hold Amplifier	14-7
AD582K/S Monolithic IC Sample-Hold Amplifier, Low Cost	14-9
AD583K Monolithic IC Sample-Hold Amplifier, High Speed	14-13
ADSHC-85 Fast 0.01% Track/Sample-Hold Amplifiers	14-17
ADSHM-5/5K Ultra Fast 0.01% Track/Sample-Hold Amplifiers	14-21
HTS/HTC Hybrid High-Speed Track-Hold Amplifier Series	14-23
SHA1144 High-Resolution Sample-Hold Amplifier	14-29

•New product since 1980 Data-Acquisition Components and Subsystems Catalog

VOL. I, 14-2 SAMPLE/TRACK-HOLD AMPLIFIERS

	· · · · · · · · · · · · · · · · · · ·				
			·		
·					
			x		
-					
		•		•	
		1			
	•			•	
		· ·			
	•				
			•		
× .					
*					
		,			
		н ж			
					•

## Selection Guide Sample/Track-Hold Amplifiers

	· · · ·		Vol`I Page	Vol II Page
1. GENER	AL PURPOSE	• •	8-	8-
Model	Acquisition Time	Characteristics		
AD583K	$4\mu s$ to $\pm 0.1\%$ (C = 50pF)	Aperture time 50ns, 10pC charge transfer	14-13	-
AD582K/S	$6\mu s$ to $\pm 0.1\%$ (C = 100pF)	Aperture time 150ns, nonlinearity $\pm 0.01\%$ , low cost	14-9	. —
2. HIGH SH	PEED			
Model	Acquisition Time	Characteristics		
AD346	$2\mu s$ to ±0.01%	Aperture time 60ns, low droop 0.5mV/µs	14-7	
ADSHC-85	4.5µs to ±0.01%	Aperture time 25ns, low droop $0.2 \text{mV}/\mu\text{s}$	14-17	-
3. VERY H	IGH SPEED			
Model	Acquisition Time	Characteristics		
HTS-0025	20ns to 1%	Aperture jitter 20ps, 0.01% nonlinearity	14-23	-
THS-0025	20ns to 1%	Aperture jitter 20ps, 0.01% nonlinearity	. —	14-15
THS-0060	75ns to 1%	Aperture jitter 20ps, 0.01% nonlinearity	_	14-15
THS-0225	300ns to 1%	Aperture jitter 20ps, 0.01% nonlinearity		14-15
HTC-0300	100ns to 0.1%	Aperture jitter 100ps, max, 0.01% nonlinearity	14-23	-
THC-0300	100ns to 0.1%	Aperture jitter 100ps, max, 0.01% nonlinearity	_	14-15
THC-0750	300ns to 0.1%	Aperture jitter 100ps, max, 0.01% nonlinearity	-	14-15
THC-1500	1000ns to 0.1%	Aperture jitter 100ps, max, 0.01% nonlinearity	-	14-15
ADSHM-5	350ns to 0.01%	Low droop $20\mu V/\mu s$ , 0.005% nonlinearity	14-21	14-7
ADSHM-5K	250ns to 0.01%	Low droop $12\mu V/\mu s$ , 0.005% nonlinearity	14-21	14-7
4. HIGH R	ESOLUTION			
Model	Acquisition Time	Characteristics		
SHA1144	8µs max to 0.003%	Aperture jitter 500ps, gain nonlinearity ±0.001%	14-29	14-11

14

## Orientation Sample/Track-Hold Amplifiers

The principal application for sample/track-hold amplifiers is to maintain an analog-to-digital converter's input constant during conversion, at a value representing the analog input as of a certain precisely known time. The characteristics of the SHA are crucial to system accuracy and the reliability of the digital data, especially in 12-bit and/or high-throughput-rate applications.

A sample/track-hold amplifier (s/h or SHA), as its name indicates, has two modes of operation, programmed by a digital control-input. In the track- or sample-mode, the output follows the input, usually with a gain of +1. When the modeinput switches to *hold*, the output of the SHA ideally retains the last value it had when the command to hold was given, and it retains that value until the logic input dictates *track* (*sample*), at which time the output ideally jumps to the input value and follows the input until the next *hold* command is given.

Analog Devices *track-holds* and *sample-holds* are functionally identical; they are designed to acquire input signals for either immediate hold or for a possibly extended period of tracking. They should not be confused with ac devices termed "sample-hold" that can *only* obtain quick samples and cannot track the input continuously.

### SHA CIRCUITRY AND HARDWARE

A sample-hold amplifier usually consists of a storage capacitor, input- and output buffer-amplifiers, and a switch and its drivecircuitry. During sample, the circuit is connected to promote rapid charging of the capacitor. During *bold*, the capacitor is disconnected from its charging source and-ideally- retainsits charge. The figure below shows a typical feedback configuration (AD583): the input buffer is a high-gain differential amplifier with a current output that charges the capacitor through the logic-controlled switch. The capacitor is unloaded by a unity-gain buffer-follower. The output is fed back to the negative input (as in an op-amp follower configuration), and thus, in sample, the charge on the capacitor is compelled to follow the input. In hold, the input amplifier no longer drives the capacitor; it retains its charge, unloaded by the output follower. In another popular configuration, the capacitor is used as the feedback element of an inside-the-loop integrator (AD582, SHA1144, HTC-0300). The highest-speed devices (HTS-0025) usually run open-loop.



Since drive current is finite, and leakage current in *bold* is not zero, the capacitance—if large—limits the slewing rate in *sample* and—if small—converts leakage current to "droop" in *bold*. In s/h *bybrids*, the capacitance is usually fixed, and the properties of the complete device are optimized for one condition—and so specified. In s/h *monolithic ICs*, the capacitor is omitted, and furnished by the user (both for flexibility and because good capacitors for this purpose are hard to integrate). The optimum capacitance can be selected for the specific application. Design curves of performance vs. capacitance, given on the IC data sheets (AD582 and AD583) facilitate this process. In some types, the gain connections are external, like those of an op amp (AD582, AD583, SHA1144), permitting gains other than +1.

### PERFORMANCE

In the *sample* mode, it is useful to consider that a SHA's performance can be characterized by specifications similar to those of a closed-loop operational amplifier (offset, drift, nonlinearity, gain error, bias current, etc.), but with somewhat slower response (gain-bandwidth, slewing rate, settling time) because of the need to charge the storage capacitor.

However, during the sample-to-bold, bold, and bold-to-sample states, the dynamic nature of the mode-switching introduces a number of specifications that are peculiar to SHAs. The mostimportant of these are defined below and illustrated in the adjoining figure. They include the aperture time and its uncertainty, the sample-to-bold step, feedtbrough and droop (in hold), and acquisition time.



### DEFINITIONS

Acquisition Time is the time required by the output of the device to reach its final value, within a specified error band, after the sample command has been given. Included are switch-delay time, the slewing interval, and settling time for a specified output-voltage change.

Aperture (Delay) Time is the time required after the *hold* command for the switch to open fully. The sample is, in effect, delayed by this interval, and the *hold* command would have to be advanced by this amount for precise timing.

Aperture Uncertainty-or Aperture (Delay) Jitter-is the range of variation in the aperture time. If the aperture time is "tuned out" by advancing the *bold* command a suitable amount, this spec establishes the ultimate timing error, hence, the maximum sampling frequency to a given resolution.

Charge Transfer (or offset step), the principal component of sample-to-bold offset (or pedestal), is the charge transferred to the storage capacitor via stray capacitance when switching to the *bold* mode. It can sometimes be reduced by lightly coupling an appropriate-polarity version of the *bold* signal to the capacitor for cancellation. The associated voltage error  $(\Delta Q/C)$  can be reduced by using greater capacitance for storage; but this increases response time.

Droop is the change of the output voltage during *bold* as a result of leakage or bias currents flowing through the storage capacitor. Its polarity depends on the sources of leakage current within a given device. In ICs, it is specified as a (droop or drift) current, in modules, a dV/dt. (Note: I = CdV/dt.)

Feedtbrough is the fraction of the input signal variation or ac input waveform that appears at the output in *bold*. It is caused by stray capacitive coupling from the input to the storage capacitor, principally across the open switch.

Sample-to-Hold Offset, a shift in level between the last value in sample and the value settled-to in *bold*, is the residual step error after the *charge transfer* is accounted for and/or cancelled. Since it is unpredictable in magnitude and may be a function of the signal, it is also known as offset nonlinearity.

VOL. I, 14-6 SAMPLE/TRACK-HOLD AMPLIFIERS



## High Speed Sample and Hold Amplifier

## AD346

### FEATURES

Fast 2.0µs Acquisition Time to ±0.01% Low Droop Rate: 0.5mV/ms Low Offset Low Glitch: <40mV Aperture Jitter: 400ps Military Temperature Range: -55°C to +125°C Internal Hold Capacitor



### **PRODUCT DESCRIPTION**

The AD346 is a high speed ( $2\mu$ s to 0.01%), adjustment free sample and hold amplifier designed for high throughput rate data acquisition applications. The fast acquisition time ( $2\mu$ s to 0.01%) and low aperture jitter (400ps) make it suitable for use with fast A/D converters to digitize signals up to 97kHz.

The AD346 is complete with an internal hold capacitor and it incorporates a compensation network which minimizes the sample to hold charge offset. The AD346 is also laser trimmed to eliminate the need for external trimming potentiometers.

Typical applications for the AD346 include sampled data systems, D/A deglitchers, peak hold functions, strobed measurement systems and simultaneous sampling converter systems.

The device is available in two versions: the "J" specified for operation over the 0 to  $+70^{\circ}$ C commercial temperature range and the "S" specified over the full military temperature range,  $-55^{\circ}$ C to  $+125^{\circ}$ C with processing to MIL-STD-883, Level B screening available.

### **PRODUCT HIGHLIGHTS**

- 1. The AD346 is an improved second source for other sample and holds of the same pin configuration.
  - 2. The AD346 provides separate analog and digital grounds, thus improving the device's immunity to ground and switching transients.
  - The droop rate is only 0.5mV/ms so that it may be used in slower high accuracy systems without the loss of accuracy.
  - 4. The fast acquisition time and low aperture make it suitable for very high speed data acquisition systems.

### PIN CONFIGURATIONS



### PIN OUT

14

## **SPECIFICATIONS** (typical @ $+25^{\circ}$ C, V<sub>s</sub> = $\pm 15$ V unless otherwise noted)

Model	AD346JD	AD346SD	Units
ANALOGINPUT			
Voltage Range	±10.0	*	Volts
Input Impedance	3.0	*	kΩ
DIGITAL INPUT			
"0" Input Threshold Voltage (Hold)	$+0.8 \mathrm{max}$	*	Volts
"1" Input Threshold Voltage (Sample)	2.0 min	*	Volts
"0" Input Current	50.0	*	μA
"1" Input Current	1.0	*	μA
TRANSFER CHARACTERISTICS			
Gain	-1.0	*	
Gain Error	$\pm 0.02 \max(\pm 0.01 \text{ typ})$	*	%FSR
Gain Error, T <sub>min</sub> – T <sub>max</sub>	$\pm 0.05 \max(\pm 0.03 \text{ typ})$	*	%FSR
Offset Voltage	$\pm 3 \max(\pm 1 \text{ typ})$	*	mV
Offset Voltage, Tmin-Tmax	$\pm 20 \max(\pm 6 \text{ typ})$	*	mV
Pedestal	$\pm 4 \max(\pm 2 \text{ typ})$	*	mV
Pedestal, T <sub>min</sub> -T <sub>max</sub>	$\pm 20 \max(\pm 8 \text{ typ})$	$\pm 20 \max(\pm 10 \text{ typ})$	mV
Droop Rate	$0.5 \max(0.1 \text{ typ})$	* *	mV/μs
Droop Rate, $T_{min} - T_{max}$	60 max (20 typ)	700 max (200 typ)	mV/μs
DYNAMIC CHARACTERISTICS	······································		
Full Power Bandwidth			
$V_{OUT} = \pm 10V_{\odot} - 3dB$	1.4	*	MHz
Output Slew Rate	50	*	V/us
Acquisition Time			
$T_0 \pm 0.01\%$ 10V Step	$2.0 \max(1.0 \text{ typ})$	*、	шs
To $\pm 0.01\%$ 20V Step	$2.5 \max(1.6 \text{ typ})$	*	μs
Aperture Delay	$60 \max(30 \text{ typ})$	*	ns
Settling Time	••••••••••••••••••••••••••••••••••••••		
Sample Mode (10V Step)	$2.0 \max(1.0 \text{ typ})$	*	цs
Sample to Hold	$500 \max(150 \text{ typ})$	· *	ns
Feedthrough (Hold Mode)			
at lkHz	$0.02 \max(0.005 \text{ typ})$	*	% FSR
Transient Peak Amplitude			
Sample/Hold/Sample	40	*	mV
ANALOGOUTPUT		······································	
Output Voltage Swing <sup>1</sup>	+ 10.0 min	*	Volte
Output Current	3 0	*	mA
		·····	
POWER REQUIREMENTS	12		\$7-1-
Operating Voltage Range	$\pm 12$ to $\pm 18$	*	Volts
SupplyCurrent			
+ V	18 max (9 typ)	*	mA
	$-10 \max(-3 \text{ typ})$	*	mA
Power Supply Rejection Ratio	100	*	μV/V
Power Consumption	500 max (200 typ)	*	mW
PACKAGE OPTION <sup>2</sup>			
14 Pin DIP	UV14C	*	



## Low Cost Sample/Hold Amplifier

## AD582

### FEATURES

Low Cost Suitable for 12-Bit Applications High Sample/Hold Current Ratio:  $10^7$ Low Acquisition Time:  $6\mu$ s to 0.1% Low Charge Transfer: <2pCHigh Input Impedance in Sample and Hold Modes Connect in Any Op Amp Configuration Differential Logic Inputs



## AD582 PIN CONFIGURATION AND FUNCTIONAL BLOCK DIAGRAM



10-PIN TO-100 TOP VIEW

14-PIN TO-116 TOP VIEW

### **PRODUCT DESCRIPTION**

The AD582 is a low cost integrated circuit sample and hold amplifier consisting of a high performance operational amplifier, a low leakage analog switch and a JFET integrating amplifier – all fabricated on a single monolithic chip. An external holding capacitor, connected to the device, completes the sample and hold function.

With the analog switch closed, the AD582 functions like a standard op amp; any feedback network may be connected around the device to control gain and frequency response. With the switch open, the capacitor holds the output at its last level, regardless of input voltage.

Typical applications for the AD582 include sampled data systems, D/A deglitchers, analog de-multiplexers, auto null systems, strobed measurement systems and A/D speed enhancement.

The device is available in two versions: the "K" specified for operation over the 0 to  $+70^{\circ}$ C commercial temperature range and the "S" specified over the full military temperature range,  $-55^{\circ}$ C to  $+125^{\circ}$ C with processing to MIL-STD-883, Class B available. All versions may be obtained in either the hermetically sealed, TO-100 can or the TO-116 DIP.

### PRODUCT HIGHLIGHTS

- 1. The monolithic AD582 is the lowest cost sample and hold amplifier available. Until recently, quality sample and hold circuits could only be fabricated with costly discrete or hybrid components.
- 2. The specially designed input stage presents a high impedance to the signal source in both sample and hold modes (up to  $\pm 12V$ ). Even with signal levels up to  $\pm V_S$ , no undesirable signal inversion, peaking or loss of hold voltage occurs.
- 3. The AD582 may be connected in any standard op amp configuration to control gain or frequency response and provide signal inversion, etc.
- 4. The AD582 offers a high, sample-to-hold current ratio: 10<sup>7</sup> The ratio of the available charging current to the holding leakage current is often used as a figure of merit for a sample and hold circuit.
- 5. The AD582 has a typical charge transfer less than 2pC. A low charge transfer produces less offset error and permits the use of smaller hold capacitors for faster signal acquisition.
- 6. The AD582 provides separate analog and digital grounds, thus improving the device's immunity to ground and switching transients.

MODEL	AD582K	AD582S (AD582S/883B)
SAMPLE/HOLD CHARACTERISTICS		
Acquisition Time, 10V Step to 0.1%,		
$C_{H} = 100 pF$	бµѕ	•
Acquisition Time, 10V Step to 0.01%,		
$C_{H} = 1000 pF$	25µs	•
Hold OV	150.54	•
Aperture litter, 20V p-p Input,	19013	
Hold OV	15ns	•
Settling Time, 20V p-p Input,		
Hold 0V, to 0.01%	0.5µs	•
Droop Current, Steady State, ±10VOUT	100pA max	•
Droop Current, I min to I max	INA Sector (1 Sector)	*
Sample to Hold Offset	0 SmV	•
Feedthrough Capacitance		
20V p-p, 10kHz Input	0.05pF	•
TRANSFER CHARACTERISTICS		
Open Loop Gain		
$V_{OUT} = 20V p \cdot p, R_L = 2k$	25k min (50k typ)	•
Common Mode Rejection		
$V_{CM} = 20V p p, F = 50Hz$	60dB min (70dB typ)	•
Small Signal Gain Bandwidth	1 6/14-	•
Full Power Bandwidth	1.5MHZ	
Vour = $20V p p Cu = 200pF$	70kHz	•
Slew Rate		
$V_{OUT} = 20V p - p, C_{H} = 200 pF$	3V/μs	•
Output Resistance		
Hold Mode, $I_{OUT} = \pm 5 mA$	12Ω	•
Linearity	+0.01%	
Output Short Circuit Current	±0.01%	•
	-251111	
Offeet Voltage	6mV max (2mV tup)	•
Offset Voltage T. to T	4mV	8mV max (5mV typ)
Bias Current	3µA max (1.5µA typ)	•
Offset Current	300nA max (75nA typ)	•
Offset Current, Tmin to Tmax	100nA	400nA max (100nA typ)
Input Capacitance, f = 1MHz	2pF	•
Input Resistance, Sample or Hold	10140	
20v p-p input, A = +1 Absolute Max Diff Input Voltage	30M32	•
Absolute Max Input Voltage Fither Input	±Ve	•
DICITAL INDUT CHARACTERISTICS		
+Logic Input Voltage		
Hold Mode, Tmm to Tmm, Logic @ 0V	+2V min	•
Sample Mode, T <sub>min</sub> to T <sub>max</sub> , -Logic @ OV	+0.8V max	•
+Logic Input Current		
Hold Mode, +Logic @ +5V, -Logic @ 0V	1.5μA	•
Sample Mode, +Logic @ UV, -Logic @ UV	InA	•
Hold Mode +Logic @ +5V -Logic @ 0V	24uA	
Sample Mode, +Logic @ 0V, -Logic @ 0V	4uA	
Absolute Max Diff Input Voltage, +L to -L	+15V/-6V	•
Absolute Max Input Voltage, Either Input	±Vs	•
POWER SUPPLY CHARACTERISTICS		
Operating Voltage Range	±9V to ±18V	±9V to ±22V
Supply Current, $R_{L} = \infty$	4.5mA max (3mA typ)	•
Power Supply Rejection,		
$\Delta V_S = 5V$ , Sample Mode (see next page)	60dB min (75dB typ)	•
TEMPERATURE RANGE		
Specified Performance	0 to +70°C	-55°C to +125°C
Operating	-25°C to +85°C	-55°C to +125°C
Storage	-65°C to +150°C	
Lead Temperature (Soldering, 15 sec)	+300 C	
PACKAGE OPTION <sup>1</sup>		×
"H" Package: TO-100	AD582KH	AD582SH
"D" Package: TO-116 Style (D14A)	AD582KD	AD582SD

See Section 20 for package outline information.
 Specifications same as AD582K. Specifications subject to change without notice.
### Applying the AD582

#### **APPLYING THE AD582**

Both the inverting and non-inverting inputs are brought out to allow op amp type versatility in connecting and using the AD582. Figure 1 shows the basic non-inverting unity gain connection requiring only an external hold capacitor and the usual power supply bypass capacitors. Air offset null pot can be added for more critical applications.



Figure 1. Sample and Hold with A = +1

Figure 2 shows a non-inverting configuration where voltage gain,  $A_V$ , is set by a pair of external resistors. Frequency shaping or non-linear networks can also be used for special applications.



Figure 2. Sample and Hold with  $A = (1 + R_F/R_I)$ 

The hold capacitor,  $C_H$ , should be a high quality polystyrene (for temperatures below  $+85^{\circ}C$ ) or Teflon type with low dielectric absorption. For high speed, limited accuracy applications, capacitors as small as 100pF may be used. Larger values are required for accuracies of 12 bits and above in order to minimize feedthrough, sample to hold offset and droop errors (see Figure 6). Care should be taken in the circuit layout to minimize coupling between the hold capacitor and the digital or signal inputs.

In the hold mode, the output voltage will follow any change in the -V<sub>S</sub> supply. Consequently, this supply should be well regulated and filtered.

Biasing the +Logic Input anywhere between -6V to +0.8V with respect to the -Logic will set the sample mode. The hold mode will result from any bias between +2.0V and (+V<sub>S</sub> - 3V). The sample and hold modes will be controlled differentially with the absolute voltage at either logic input ranging from -V<sub>S</sub> to within 3V of +V<sub>S</sub> (V<sub>S</sub> - 3V). Figure 3 illustrates some examples of the flexibility of this feature.



Figure 3A. Standard Logic Connection



Figure 3B. Inverted Logic Sense Connection



Figure 3C. High Threshold Logic Connection

#### **DEFINITION OF TERMS**

Figure 4 illustrates various dynamic characteristics of the AD582.



Figure 4. Pictorial Showing Various S/H Characteristics

Aperture Time is the time required after the "hold" command until the switch is fully open and produces a delay in the effective sample timing. Figure 5 is a plot giving the maximum frequency at which the AD582 can sample an input with a given accuracy (lower curve).

Aperture Jitter is the uncertainty in Aperture Time. If the Aperture Time is "tuned out" by advancing the sample-to-hold command 150ns with respect to the input signal, the Aperture Jitter now determines the maximum sampling frequency (upper curve of Figure 5).

Acquisition Time is the time required by the device to reach its final value within a given error band after the sample command has been given. This includes switch delay time, slewing time and settling time for a given output voltage change.

*Droop* is the change in the output voltage from the "held" value as a result of device leakage. In the AD582, droop can be in either the positive or negative direction. Droop rate may be calculated from droop current using the following formula:

$$\frac{\Delta V}{\Delta T} (Volts/sec) = \frac{I(pA)}{C_H(pF)}$$

(See also Figure 6.)

Feedtbrough is that component of the output which follows the input signal after the switch is open. As a percentage of the input, feedthrough is determined as the ratio of the feedthrough capacitance to the hold capacitance ( $C_F/C_H$ ).

Charge Transfer is the charge transferred to the holding capacitor from the interelectrode capacitance of the switch when the unit is switched to the hold mode. The charge transfer generates a sample-to-hold offset where:

S/H Offset (V) = 
$$\frac{\text{Charge (pC)}}{C_{H}(pF)}$$

Sample to Hold Offset is that component of D.C. offset independent of  $C_H$  (see Figure 6). This offset may be nulled using a null pot, however, the offset will then appear during the sampling mode.



Figure 5. Maximum Frequency of Input Signal for %LSB Sampling Accuracy



Figure 6. Sample and Hold Performance as a Function of Hold Capacitance



Figure 7. Droop Current vs. Temperature



## IC Sample and Hold Gated Op Amp

### AD583

#### FEATURES -

High Sample to Hold Current Ratio: 10<sup>6</sup> High Slew Rate: 5V/µs High Bandwidth: 2MHz Low Aperture Time: 50ns Low Charge Transfer: 10pC DTL/TTL Compatible May Be Used as Gated Op Amp



AD583 FUNCTIONAL BLOCK DIAGRAM





#### Schematic Diagram

#### **PRODUCT DESCRIPTION**

The AD583 is a monolithic sample and hold circuit consisting of a high performance operational amplifier in series with an ultra-low leakage analog switch and unity gain amplifier. An external holding capacitor, connected to the switch output, completes the sample-and-hold or track-and-hold function.

With the analog switch closed, the AD583 functions like a standard op amp; any feedback network may be connected around the device to control gain and frequency response. With the switch open the capacitor holds the output at its previous level.

The AD583 may also be used as a versatile operational amplifier with a gated output for applications such as analog switches, peak holding circuits, etc.

#### PRODUCT HIGHLIGHTS

- 1. Sample-and-hold operation is obtained with the addition of one external capacitor.
- 2. Low charge transfer (10pC) and high sample-to-hold current ratio insure accurate tracking.
- 3. Any gain or frequency response is available using standard op amp feedback networks.
- 4. High slew rate and low aperture time permit sampling of rapidly changing signals.
- 5. Output, gated through a low leakage analog switch, also makes the AD583 useful for applications such as analog switches, peak holding circuits, etc.

# **SPECIFICATIONS** (typical @ $+25^{\circ}$ C and $\pm 15V$ dc unless otherwise specified)

MODEL	AD583KD
OPEN LOOP GAIN	25k min (50k typ)
$R_L = 2k\Omega$ , $T_{min}$ to $T_{max}$	
OUTPUT VOLTAGE SWING	±10V min
$R_L = 2k\Omega$ , $T_{min}$ to $T_{max}$	
OUTPUT CURRENT	±10mA min
OUTPUT RESISTANCE	5Ω
OFFSET VOLTAGE	6mV max (3mV typ)
T <sub>min</sub> to T <sub>max</sub>	8mV max (4mV typ)
BIAS CURRENT	200nA max (50nA typ)
T <sub>min</sub> to T <sub>max</sub>	400nA max
OFFSET CURRENT	50nA max (10nA typ)
T <sub>min</sub> to T <sub>max</sub>	100nA max
INPUT RESISTANCE	5MΩ min (10MΩ typ)
COMMON MODE RANGE	±10V min
COMMON MODE REJECTION	74dB min (90dB typ)
T <sub>min</sub> to T <sub>max</sub>	
GAIN BANDWIDTH PRODUCT	2MHz
SLEW RATE	5V/µs
$Av = +1, R_L = 2k\Omega, C_L = 50pF,$	
$V_{out} = \pm 10V p p$	
RISE TIME	100ns
Av = +1, $R_L = 2k\Omega$ , $C_L = 50pF$ ,	
$V_{out} = 400 \text{mV} \text{ p-p}$	
OVERSHOOT	20%
$Av = +1, R_L = 2RM, C_L = 50pF,$ V = 400mV p p	
DICITAL INDUT CURRENT	
$V_{in} = 0$ T <sub>min</sub> to T <sub>min</sub>	0.8mA max (Logic "Sample")
$V_{in} = +5.0V$ , $T_{min}$ to $T_{max}$	20µA max (Logic "Hold")
DIGITAL INPUT VOLTAGE	
Low T <sub>min</sub> to T <sub>max</sub>	0.8V max
High T <sub>min</sub> to T <sub>max</sub>	2.0V min
ACQUISITION TIME	
Av = +1, $R_L = 2k\Omega$ , $C_L = 50pF$	
to 0.1% of final value:	4µs
	5000
APERTURE JITTER	5ns
DRIFT CURRENT	50pA max (5pA typ)
I min to I max	1.0nA max (0.05nA typ)
CHARGE TRANSFER	20pC max (10pC typ)
SUPPLY CURRENT	5.0mA max (2.5mA typ)
POWER SUPPLY REJECTION	74dB min (90dB typ)
OPERATING TEMP	0 to +70°C
STORAGE TEMP	-65°C to +150°C
PACKAGE STYLE <sup>1</sup> : TO-116 Style	(D14A)

ABSOLUTE MAXIMUM RATINGS

Voltage between V+ and V-Terminals40VDifferential Input Voltage±300Digital Voltage (Pin 14)+8VOutput CurrentShortInternal Power Dissipation30m

40V ±30V +8V, -15V Short Circuit Protected 30mW (Derate power dissipation by 4.3mW/°C above +150°C ambient temperature)

Specifications subject to change without notice.

<sup>1</sup>See Section 20 for package outline information.

### Applying the AD583

#### **APPLYING THE AD583**

Figure 1 shows the AD583 connected in a simple sample and hold configuration with unity gain and offset nulling. Any other standard op amp gain and frequency response configuration may also be used. Note that the holding capacitor,  $C_H$ , should have extremely high insulation resistance and low dielectric absorption. Polystyrene (below +85°C), teflon or Mica types are recommended.



Figure 1. Basic Track-and-Hold/Sample-and-Hold

Figure 2 shows the guard ring used to reduce leakage paths between the pc board and the package. This minimizes drift during the hold command.



Figure 2. Guard Ring Layout

Also note that the input amplifier of the AD583 may be used as a gated amplifier by utilizing Pin 11 as the output. This amplifier has excellent drive capabilities along with exceptionally low switch leakage.



#### Figure 3. Automatic Offset Zeroing

The circuit of Figure 3 illustrates how the AD583 may be used to automatically zero a high gain amplifier. Basically, the input is periodically grounded and the output offset is then sampled and fed back to cancel the error. This technique is useful in A/D conversion, instrumentation, DVM's to eliminate offset drift errors by periodically rezeroing the system.

Care should be taken to assure that the zeroing loop is dynamically stable. A second sample-and-hold could be added in series with the output to remove the output discontinuity.

#### **DEFINITION OF TERMS**

Acquisition Time:

Acquisition Time is the time required by the device to reach its final value within  $\pm 0.1\%$  after the sample command has been given. This includes switch delay time, slewing time, and settling time and is the minimum sample time required to obtain a given accuracy.

#### Charge Transfer:

Charge Transfer is the small charge transferred to the holding capacitor from the interelectrode capacitance of the switch when the unit is switched to the sample mode. Sample-to-hold offset error is directly proportional to this charge, where:

Offset Error (V) = 
$$\frac{\text{Charge (pC)}}{C_{H}(pF)}$$

Aperture Time:

The time required after the "hold" command until the switch is fully open. This delays the effective sample timing with rapidly changing input signals.

#### Drift Current:

Leakage currents from the holding capacitor during the hold mode cause the output voltage to drift. Drift rate (or droop rate) is calculated from drift current values using the formula:

$$\frac{\Delta V}{\Delta T} \quad (Volts/sec) = \frac{l(pA)}{C_{H}(pF)}$$

### **Performance Curves**

 $V_{SUPPLY} = \pm 15V \text{ dc}, T_A = \pm 25^{\circ}\text{C}, C_H = 1,000\text{pF}$  unless otherwise specified



Typical Sample-and-Hold Performance as a Function of Holding Capacitance



Drift Current vs. Temperature



Broadband Noise Characteristics





LOOP PHASE RESPONSE

OPEN I

220 240

100

1k

**Open Loop Frequency Response** 

FREQUENCY - Hz

100%

1M

10 M

100M

104

Open Loop Phase Response



### Fast 0.01% Track/Sample-Hold Amplifiers

# ADSHC-85

#### FEATURES

Improved SHC-85 Replacement 500ns Sample-to-Hold Transient 50µV rms Noise Low Droop Rate of 0.2mV/ms

#### APPLICATIONS

Data Acquisition Systems Data Distribution Systems Analog Delay and Storage Peak Amplitude Measurements

#### ADSHC-85 FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The ADSHC-85 Sample/Hold amplifier combines fast acquisition time and linear performance with low cost to provide an economical solution for a variety of applications.

The unit is an improved second source for the SHC-85, featuring faster sample-to-hold settling, and lower noise. It is pin-for-pin compatible with other 14-pin DIP packages of this type; designed to acquire and hold analog signals as large as  $\pm 10V$  dc.

Accuracies of  $\pm 0.01\%$  can be achieved in 4.5µs for 10-volt input steps, and in only 5µs for 20-volt steps.

Both commercial temperature ranges and extended temperature ranges are available, respectively, in the ADSHC-85 and the ADSHC-85ET. In addition, the ADSHC-85ET can be processed per the requirements of MIL-STD-883, Method 5008.

#### TRACK-AND-HOLD (T/H) MODE

When operated in the T/H mode, the ADSHC-85 "tracks" all changes in analog input as they occur, functioning like a unity gain amplifier. The "hold" mode is initiated by the user and causes the output of the T/H unit to be "frozen".

A logic "1" at Pin 3 causes the unit to be in a "track" (or sample) mode; a logic "0" puts the output in "hold".

SPECIFICATIONS (typical @ + 25°C, 1,000pF internal capacitance,

MODEL	UNITS	ADSHC-85	ADSHC-85ET	
ANALOGINPUT				
Voltage Range	V	$\pm 10$	*	
Overvoltage, no damage	V max	±15	*	
Impedance	Ohms	1011	*	
Capacitance	pF	10	*	
Bias Current	nA, max	0.5	*	
Initial Offset Voltage	mV, max	$\pm 2$ , adjustable to zero	*	
DIGITAL INPUT (TTL Compatible)				
Mode Control	Voltage	Current		
"Sample/Track" Logic "1" "Held" Logic "0"	+2.0V to $+5.5V$	50nA max	· · · ·	
	010 + 0.81			
ANALOGOUTPUT	V	10	•	
Voltage	V	$\pm 10$	<u>.</u>	
Current	mA	± 10	÷	
Impedance	Onms max	1	Î.	
Lapacitive Load	pr.	1,000	•	
a 100kHz	u V rms	50	*	
a 1.0MHz	uV rms	150	* ' ,	
DC ACCUBACY/STABILITY				
Gain	VA	+ 1	*	
Gain Error	0/2	+0.01	*	
Gain Monlinearity	70 0/	$\pm 0.01$	*	
Gain Temperature Coefficient	nnm/°C	+ 2	*	
Input Offset vs. Temperature	uV/°C	+ 25	*	
			- <u></u>	
Frequency Response	<i>i</i> .			
Small Signal (- 3dB)	MH7	3	*	
Full Power (-3dB)	kHz	200	*	
Slew Rate	V/us	15	*	
SAMPLE (TRACK) TO HOLD SWITCHING	i	······		
Aperture Time	ns	25	*	
Aperture Uncertainty (litter)	ns	0.5	*	
Offset Step (Pedestal)	mV	1.0	*	
Switching Transient				
Amplitude	mV	325	*	
Settling to 1mV	μs, max	0.5	*	
HOLD MODE DYNAMICS	······			
Droop Rate				
Typical (Maximum)	mV/ms	0.2(0.5)	*	
Variation with Temperature		Doubles/10°C Change	*	
Feedthrough Rejection				
(20V p-p@lkHz)	<u>dB</u>	80	*	
HOLD-TO-SAMPLE (TRACK) DYNAMICS				
Acquisition Time (to $\pm 0.01\%$ )				
10V Step	μs, max	4.5	* .	
20V Step	μs, max	5.0	*	
POWER REQUIREMENTS <sup>1</sup>				
Nominal Voltages	V (%)	$\pm 15(\pm 3)$	* .	
Current	mA, typ (max)	$\pm 18(\pm 20)$	*	
Power Supply Rejection				
(dc - 50kHz)	μV/V	100	*	
TEMPERATURE RANGE				
Operating (Case)	°C	0 to + 70	- 55 to + 125	
Storage	°C	- 55 to + 125	*	
MTBF <sup>2</sup>		· · · · · · · · · · · · · · · · · · ·	<u> </u>	
Mean Time Between Failures	hours	466,797	*	
PACKAGE OPTION <sup>3</sup>	HV14D			
	111171/		·····	

-\*Specifications same as Model ADSHC-85. <sup>1</sup>Recommended power supply ADI Model 902-2  $\pm$  15V ( $ii \pm$  100mA <sup>2</sup>Calculated using MIL-HNBK-217; Ground; Fixed; +70°C case <sup>3</sup>See Section 20 for package outline information.

Specifications subject to change without notice.

### **Applications**



As shown in Figure 2, two different intervals of time can affect the point on the analog input which is sampled when the T/H is switched from "track" to "hold". One of these, aperture time, is a constant and, therefore, should not be regarded as an error source. The other, aperture uncertainty (or "jitter"), may vary from one "hold" command to the next and qualifies as a valid error source.

This "jitter" is the result of noise signals of various kinds which modulate the phase of the hold command and are manifested as sample-to-sample variations in the value of the analog input which is being "frozen". The aperture error which results from this jitter is directly related to the dV/dt of the analog input.



Figure 2. Track-and-Hold Operation

Another phenomenon associated with the hold period which can contribute to error is feedthrough. High feedthrough rejection is important in a track-and-hold to prevent leakage from input to output during the hold interval.

Acquisition time is the interval required for the T/H to reestablish accurate tracking of the analog input signal after the "hold" period has ended.

Longer intervals will be required for greater accuracy; but the interval is also affected by the rate of change of the input. Nyquist sampling is the most stringent tracking requirement.

#### SAMPLE-AND-HOLD (S/H)MODE

In the S/H mode, the output of the ADSHC-85 is left in the "hold" mode most of the time, but is switched to the "sample" (track) mode for brief intervals.

The width of the sample pulse at the MODE CONTROL input is dictated by (1) the acquisition time of the ADSHC-85, in combination with (2) the desired accuracy of the sampled output.

A third factor which affects the accuracy is the amount of change which has occurred since the preceding sample; this is analogous to the situation which happens between successive "hold" commands when operating as a T/H.

#### **OPTIONAL EXTERNAL CAPACITOR**

The droop, charge offset, and acquisition time of the ADSHC-85 are determined by the holding capacitor.

(Charge offset is caused by the transfer of charge to the holding capacitor via the gate capacitance of the switching FET when switching into "hold". The charge is essentially restored by a compensation circuit inside the ADSHC-85 when the unit goes into the "hold" mode.)

The droop rate can be reduced with the use of an external capacitor, but this technique is not an unmixed blessing, since additional capacitance which improves droop rate characteristics also adds to settling time.

Figure 1 approximates the relationship of acquisition time and added external capacitance. The droop rate is determined by:

Droop = 
$$\frac{dV}{dt} = \frac{0.5 \times 10^{-9}}{1,000 \text{pF} + C_{\text{ext}}}$$

#### OFFSET ADJUSTMENT

Offset in the Functional Diagram should be adjusted with the analog input grounded, and with the sample/hold switching continuously between the "sample" and "hold" modes.

Output offset error is adjusted to zero when the unit is in the "hold" mode. This will compensate for both charge offset (see above) and amplifier offset.

#### APPLICATIONS

The most common application for a track-and-hold is to place it ahead of a converter to allow digitizing of signals with bandwidths higher than the converter alone can handle.

For these kinds of applications, the ADSHC-85 series can reduce system aperture to 500 picoseconds or less.

Their ability to be operated as either track-and-hold or sampleand-hold devices adds to their flexibility, and makes them appropriate for multiple uses.

#### **OPERATION WITH A/D CONVERTER**

Figure 3 shows in simplified form the use of an ADSHC-85 as a track-and-hold in combination with a converter.



The maximum value of input signal frequency that can be acquired and digitized using this combination is influenced by the bandwidth of the T/H, but is also dictated by:

- A. The aperture uncertainty (jitter) of the ADSHC-85 and
- B. The desired accuracy, and corresponding resolution of the converter (the larger the number of bits, the lower the maximum instantaneous input frequency).

If the desired accuracy of digitizing were 0.1% to a tolerance of  $\pm 1/2$ LSB, the maximum value of input signal frequency which can be digitized is determined by:

F max = 
$$\frac{2^{-N}}{2\pi T_a} = \frac{1}{2\pi \cdot 1,024 \cdot 5 \times 10^{-10}} = 310.8 \text{kHz}$$

1

where 0.1% is 10 bits; and aperture uncertainty of the ADSHC-85 is 0.5ns.

For this situation, the converter in Figure 3 could be either the Analog Devices Model HAS-1002, or the Analog Devices Model AD579.

Either of these units and the ADSHC-85 could acquire and digitize an analog input frequency of slightly less than 311kHz.

The maximum throughput rate of each of these combinations would be different, however.

When using an ADSHC-85 with HAS-1002, throughput would be 169k samples per second (a period of 4.5 $\mu$ s plus 1.4 $\mu$ s). Using the AD579 results in 154k (4.5 $\mu$ s plus 2.0 $\mu$ s). NOTE: These update rates are based on using the ADSHC-85 without external capacitance; none is required because droop is insignificant during the conversion time.

Without violating the Nyquist sampling theorem, the HAS-1002 could be used for input frequencies from dc through 84kHz; the AD579 for inputs from dc through 77kHz. Input frequencies higher than these (up to the maximum of 311kHz) would result in "undersampling" of the input signal. Signals up to 311kHz could be processed if their bandwidth is less than one-half the sample frequency (example: IF signals).

#### SIMULTANEOUS SAMPLE/HOLD

The ADSHC-85 can be used for time correlation of sampled data signals by using one sample/hold for each analog signal. The outputs of the units are then applied to the input of an analog multiplexer.

The worst-case droop error of the sample/hold in the last channel to be sampled is determined by the maximum "Hold" time of the system. This maximum hold time, in turn, is established by the A/D conversion rate, and the number of data channels.

Droop error is computed by:

MAX DROOP ERROR (for Channel N) =  $(T \times n)$ (Droop Rate)

#### where $T = \frac{1}{A/D \text{ Conversion Rate}}$

and n = number of multiplexer data channels

Figure 4 shows an 8-channel system using ADSHC-85 units for simultaneous sampling. Their outputs are applied to either a Model AD7501 or Model AD7503 CMOS analog multiplexer; the output of the MUX is then applied through an amplifier to a Model HAS-1202.



#### Figure 4.

When the input signal range is  $\pm 10$  volts, this 12-bit system will have a value for the Least Significant Bit (LSB) of slightly less than 5mV (4.88mV).

If the system is going to maintain 12-bit integrity, the droop rate must be appreciably less than 1/2LSB. In this example, if one assumes a system sample rate of 20kHz, the computed droop error of the last channel meets that requirement:

$$Droop = \left(\frac{1}{System Sample Rate}\right) (max T/H droop)$$

$$Droop = \left(\frac{1}{20 \times 10^3}\right) (0.5 \text{mV/ms}) = 25 \mu \text{V}$$

The computed droop error is negligible; therefore, no external capacitance need be added to the ADSHC-85s. This should hold true for all except the very slowest A/Ds which might be substituted for the HAS-1202.

#### **RECOMMENDED CONVERTERS**

The application notes above offer suggestions on converters from the Analog Devices product line which are candidates for use with the ADSHC-85 Sample/Hold units.

Depending on the application and desired resolution, a number of units should be considered.

They include:

ADC84	AD579	HAS-1202	MAS-0801
ADC85	HAS-0802	MAH-0801	MAS-1001
AD578	HAS-1002	MAH-1001	MAS-1202



**FEATURES** 

ADSHM-5

# Ultra Fast 0.01% Track/Sample - Hold Amplifiers

### ADSHM-5/ADSHM-5K

#### ADSHM-5, ADSHM-5K FUNCTIONAL BLOCK DIAGRAM



Both units are packaged in a  $2'' \times 2'' \times 0.4''$  case. The operating temperature range is 0 to +70°C, and the power requirements are ±15V dc @ 75mA max.



Acquisition Time vs. Settling Accuracy

ADSHM-5K Ultra Fast 250ns Acquisition Time to ±0.01% 100ns Acquisition Time to ±0.1% Wide 12MHz Bandwidth 300V/μs Slew Rate Super Low 2nA Input Bias Current APPLICATIONS Fast Data Acquisition

2nd Source-Replaces all SHM-5 Series

Fast 350ns Acquisition Time to ±0.01%

Fast Data Acquisition Data Distribution Systems Peak Measurement Simultaneous Sample & Hold Analog Delay & Storage

**Aperture Uncertainty 250ps** 

#### **GENERAL DESCRIPTION**

The ADSHM-5 is a new ultra-fast (350ns to 0.01%) samplehold amplifier designed for use with high-speed 10- and 12-bit analog-to-digital converters, such as Analog Devices' MAH, MAS, and HAS Series, as well as other manufacturers' types.

Designed specifically to second source other SHM-5's, the ADSHM-5 is a fit, form and function equivalent for these modules.

When used in a 12-bit data acquisition system, the ADSHM-5 acquires to within 12 bits ( $\pm 0.01\%$ ) in 350ns for a 10V step change. For systems requiring 10-bit performance, the ADSHM-5 acquires to within  $\pm 0.1\%$  in just 200ns max.

Other salient features of the ADSHM-5 include 0.005% max Tracking Nonlinearity and a Small Signal Bandwidth of 5MHz.

To upgrade system performance one need only to look at the new ADSHM-5K. While sharing the same pinout and package of the ADSHM-5, this all new module utilizes the latest "stateof-the art" hybrid techniques to offer the user the optimum in specifications. The ADSHM-5K features a maximum 12-bit acquisition time of only 250ns and 10-bit acquisition time of an astonishing 100ns max. Another improvement is in acquisition time where the input buffer must also respond to a 10V step change, such as in multiplexed applications. The total acquisition time in this application is only 350ns max. Further, the Small Signal Bandwidth has been improved from 5MHz to 12MHz.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 14-7.

14

### SPECIFICATIONS (typical @ +25°C and ±15V dc power supplies unless otherwise noted)

MODEL	UNITS	ADSHM-5	ADSHM-5K
ANALOG INPUT			
Input Voltage Range	V min	±10	• 1
Input Overvoltage, No Damage	V max	±15	• .
Input Impedance	Ω	100M	1000
Input Bias Current	nA max	250	2
Offset Adjustment Range	mV	±300	•
SAMPLE CONTROL INPUT			······
Sample Mode: Logic "1", TTL <sup>1</sup>	v	+2.0 to +5.5	•
Hold Mode: Logic "0", TTL	<b>v</b> .	0 to +0.8	•
Loading	mA	+1	•
ANALOG OUTPUT	1		
Output Voltage Range	V min	±10	•
Output Current, S.C. Protected	mA	±40	±50
Output Impedance	Ωmax	0.1	•
Noise (dc to 2.5MHz)	$\mu V$	100	•
ACCURACY/STABILITY DC			
Gain <sup>2</sup>	V/V	-1.000 ±0.1%	•
Gain vs. Temperature	ppm/°C	±10	•
Output Offset vs. Temperature	$\mu V/^{\circ}C$ max	±30	•
Output Offset vs. Supply	mV/V	1	•
Tracking Nonlinearity	% max	±0.005	•
Output Offset Voltage, Sample Mode	mV max	±50	•
DYNAMIC RESPONSE <sup>3</sup>			
Acquisition Time <sup>4</sup> , 10V to 0.1%	ns max	200	100
Acquisition Time <sup>4</sup> , 10V to 0.01%	ns max	350	250
Acquisition Time <sup>5</sup> , 10V to 0.01%	ns typ	1,000	300
Bandwidth, Tracking, -3dB	MHz	5	12
Slew Rate, Tracking	V/us	25	300
Aperture Delay Time <sup>6</sup>	ns	20	•
Aperture Uncertainty Time	DS	250	100
Hold Mode Droop	μV/μs max	20	12
Hold Mode Feedthrough, dc to 500kHz	dB	70	*
Sample to Hold Offset Error	mV max	±5	•
POWER REQUIREMENT		•	
Power Supply Voltage	V dc	±15 ±0.5	•
Quiescent Current	mA max	75	•
PHYSICAL-ENVIRONMENTAL			
Operating	°c	0 to +70	•
Storage	°c	-55 to +125	•
Relative Humidity	%	Up to 100%,	•
		noncondensing	
Case Size	"	2.0 × 2.0 × 0.4	•
Case Material	N/Å	Diallyl Phthalate	per MIL-M-14
		Type SDG-f	
Pins	N/A	0.020 round, go long min	ia plated; 0.25

MECHANICAL DIMENSIONS

Dimensions shown in inches and (mm).



#### PIN DESIGNATIONS

FUNCTION
SAMPLE CONTROL
SAMPLE CONTROL GND
ANALOG OUTPUT GND
ANALOG OUTPUT
NC
OFFSET ADJUST
+15V POWER
-15V POWER
POWER GROUND
ANALOG INPUT GND
ANALOG INPUT

NOTES <sup>1</sup> TTL compatible. Schottky Pull Up (74S132 or equivalent) recommended to supply the 1mA required. <sup>2</sup> The Gain Error of ±0.1% can be adjusted out most easily by using the Gain Adjust of the companion

A/D converter.

When switched into Hold, about 50ns is required for switching transients to settle. This time should be allowed before initiating the first conversion.

<sup>4</sup> From Tracking Mode.

From Input Buffer. From Input Buffer. <sup>6</sup> The Analog Signal Delay from the input to the Sampling Switch is approximately 32ns. Aperture Delay time is 20ns.

\*Specifications same as ADSHM-5.

Specifications and prices subject to change without notice.

# 

## Ultra High Speed Hybrid Track-and-Hold Amplifiers

### HTS-0025, HTC-0300

#### **HTC-0300 FUNCTIONAL BLOCK DIAGRAM**



#### HTS-0025 FUNCTIONAL BLOCK DIAGRAM



14

#### FEATURES

Aperture Times to 20ps Acquisition Times to 20ns Linearity 0.01%  $10^{10} \Omega$  Input Z (HTS-0025) ±50mA Output Current

APPLICATIONS

Data Acquisition Systems Data Distribution Systems Peak Measurement Systems Simultaneous Sample & Hold Analog Delay & Storage

#### GENERAL DESCRIPTION

The HTS-0025 and HTC-0300 represent "state of the art" in the ability of an analog device to capture and hold rapidly changing transient or continuous waveforms. The user can choose between them by making engineering trade-offs between maximum speed/bandwidth capability, precision gain, feedthrough rejection, input impedance, hold time, harmonic distortion, output swing, logic type, power requirements and price. With an aperture uncertainty of only 20ps and an acquisition/settling time of 20ns, the HTS-0025 is the fastest hybrid sample/track-and-hold amplifier available.

It achieves this performance with a dc coupled Schottky diode sampling bridge driven by a  $10^{10} \Omega$  input impedance FET amplifier and followed by a low impedance  $-10\Omega \max$  – output amplifier.

The HTC-0300 provides 100ps aperture uncertainty and 170ns acquisition/settling time to 0.1% for a 10 volt input-output swing (less than 300ns for 12-bit settling). It achieves this speed and precision gain  $(-1.00 \pm 0.1\%)$  with high speed op amps and diode switches. These techniques also improve feed-through rejection, output swing, linearity, harmonic distortion and droop rate.

#### APPLICATIONS

The most common use for a sample/track-and-hold is to place it ahead of an A/D converter to allow digitizing of signals with bandwidths higher than the digitizer alone can handle. The use of the HTS-0025 can allow a reduction of system aperture to 20ps. These sample/track-and-hold amplifiers are also used for peak holding functions, simultaneous sampling A/D's (with appropriate analog multiplexing), and other high-speed analog signal processing applications. These hybrids have been used to construct A/D converters of up to 12 bits of resolution with word rates as high as 20MHz. The HTC-0300 is designed to be used with Analog Devices' HAS Series hybrid A/D converters.

# **SPECIFICATIONS** (typical at +25°C and nominal power supply voltages unless otherwise noted)

MODEL	UNITS	HTS-0025	HTS-0025M	HTC-0300	HTC-0300M
DYNAMIC CHARACTERISTICS					
Acquisition Time (See Figure 1)					
to 1% for 1V Output Step	ns typ (max)	20 (30)	•	N/A	••
to 0.1% for 10V Output Step	ns typ (max)	N/A	•	170 (200)	170 (200)
Sample Rate <sup>1</sup>	MHz max	30	•	5	••
Aperture Time	ns min (typ) (max)	6 (10) (20)	•	•	•
Settling Time	ns typ (max)	20 (30)	•	100 (120)	••
Bandwidth (3dB 2V p-p Input)	MHz min	30	20	N/A	••
(3dB Small Signal Input)	MHz min	N/A		8	••
Slew Rate	V/µs typ (min)	400 (200)		250 (120)	250 (100)
Aperture Uncertainty	ps (rms) max	20	•	100	••
Harmonic Distortion (See Figure 6 and					
Output Loading)	dB typ (max)	65 (60)		75 (62)	••
Feedthrough Rejection (2V p-p, 10MHz Input)	dB min	70		N/A	•••
(dc to 2.5MHz)	dB min	N/A	•	70	••
Droop Rate	mV/μs typ (max)	0.2 (4)*	0.2 (30)	.0.005 (0.007)	0.005 (0.1)
Pedestal During Hold (See Figure 1)	mV typ (max)	2 (20)		5 (50)	
Transients (See Figure 1)	mV typ (max)	30 (100)	•	N/A	
ACCURACY/STABILITY DC					
Gain	V/V	+0.92 min	•	-1.00±0.1%	••
Gain vs. Temperature	ppm/°C typ (max)	20 (40)	•	10 (50)	••
Zero Offset Voltage	mV typ (max)	2 (20)	•	2 (20)	
Offset vs. Temperature	typ (max)	50 (150)µV/°C	•	40 (75)ppm/°C	•• ·
Linearity	% max	0.01	•	• •	•
(NDLIT	<u>.</u>				
INPUT	V main	40		+10	••
Voltage Range	v max	12	•	N/A	••
ough recathrough Rejection	v p-p max	1019 (109)	1010 (108)	1000	••
Impedance	32 typ (min)		100 (10)	1500	**
	nA max	15		15#7	
OUTPUT					
Voltage	V max	±2	•	±10	
Current (not short circuit protected)	mA max	±50		-	
Impedance	Ω typ (max)	3 (10)	-	0.1 (dc)	
Loading – Harmonic	<b>a</b> .				
Distortion for 2V p-p 50dB	$\Omega$ min	50	•	N/A	
Signal and Specified R <sub>L</sub> 60dB	Ωmin	100	•	N/A	
65dB	Ωmin	200	•	N/A	
Noise	mV rms	0.1 (max)	0.2 (max)	0.1	••
HOLD COMMAND (DIGITAL INPUT)					
Logic Compatible		ECL	• •	TTL	••
"0" = Track/"1" = Hold <sup>4</sup>	v	-1.5 to -1.4/-0.7 to -1.05	•	N/A	••
"Hold" Input, "0" = Track/"1" = Hold	v	N/A	•	0 to +0.4/+2.4 to +5	••
"Hold" Input, "0" = Hold/"1" = Track	v	N/A	•	0 to +0.4/+2.4 to +5	••
POWER REQUIREMENTS - HTS					
$V_{\pm} = \pm 15V \pm 0.5V$ (Pine 8 and 22)	mA max	40	•	N/A	••
$v_{-} = -15V \pm 0.5V$ (Fills 0 and 22) $V_{-} = -15V \pm 0.5V$ (Dire 2 and 12)	mA max	40	•	N/A	**
$V_{} = -15V \pm 0.5V$ (rms 5 and 12) $V_{} = \pm 4 4V$ to $\pm 15 5V$ (Pine 1 and $0.5$	mA max	15	•	N/A	••
$v_{CC} = -74.4v$ to $-15.5v$ (rms 1 and 9) <sup>2</sup> Vec = $-4.95V$ to $-15.5V$ (Pins 2 and $10)^5$	mA max	15	•	N/A	••
$v_{\rm CC} = -7.55 v (0 - 15.5 v (Pins 2 and 10)^2)$ Ver = -5.2V +0.25V (Pin 4)	mA max	40	•	N/A	••
$v_{EE} = -5.2 v \pm 0.25 v (Pln 4)$	mA max			, , //L	
POWER REQUIREMENTS - HTC					
±12V to ±18V	mA max	N/A	•	25	••
+5V to ±0.25V	mA max	N/A .	•	25	**
Power Supply Rejection Ratio	mV/V	N/A	•	10	••
TEMPERATURE RANGE					
Operating (Case)	°C	0 to +70	-55 to +100	0 to +70	-55 to +100
Storage	°č	-55 to +125	*	*	*
b~	~				

NOTES: <sup>1</sup> Sample rates shown are a guide only, and are based on system acquisition times – not logic speed. These rates can be exceeded with acquisition time trade-offs. <sup>2</sup> Droop rate for case temperatures up to 50° C is 1mV/us max. <sup>3</sup> Noise level measured in track mode is 5MHz bandwidth. Noise level increases when high duty cycle repetitive hold command is applied. A 50% duty cycle hold command results in approximately 0.3mV (rms) total hole output.

A 30% duty CYCE non commany count in -promotion, and the count of the

\*Specifications same as model HTS-0025. \*\*Specifications same as model HTC-0300.

Specifications subject to change without notice.

Specifications in parenthesis () indicate max/min over entire specified operating temperature range.



#### OUTLINE DIMENSIONS Dimensions shown in inches and (mm)

#### HTS-0025, HTS-0025M, HTC-0300M METAL PACKAGE



#### **TRACK-AND-HOLD (T/H) MODE**

When operated in the T/H mode, these devices are allowed to "track" the input signal for a period of time prior to initiating a "hold command". During the track period, the output follows the input, and the devices function as operational amplifiers. The HTS-0025 operates as a precision follower with a gain of +1, the HTC-0300, -1.

When a Logic "1" is applied to the "hold command" input of the unit, its output is frozen. This output level is held until the track mode is reestablished by a Logic "0" at the hold command input. This operation is shown graphically in Figure 1. The held output level is the voltage value at the input at the instant (plus the aperture time) the hold command is applied.



Figure 1a. Track/Hold Waveforms — HTC-0300



#### Figure 1b. Track/Hold Waveforms – HTS-0025

The HTC-0300 provides a hold input for use if the hold command is inverted, that is if the user wishes to use a "0" for the hold condition and a "1" for the track mode. Performance of the unit is identical with either type of input.

Variations in the instants of sampling are called aperture uncertainty. It appears as jitter in the sampling point and can cause significant errors when very high dV/dt inputs are sampled. During the hold period, feedthrough and droop rate can introduce errors at the output. It is important that a track-andhold have high feedthrough rejection to prevent input-to-output leakage during the hold period. The droop rate is the amount the output changes during the hold period as a result of loading on the internal hold capacitor.

When the hold command input returns to the track condition, the amount of time required for the track-and-hold output to reestablish accurate tracking of the input signal is called the acquisition time.

SAMPLE/TRACK-HOLD AMPLIFIERS VOL. 1, 14-25

#### SAMPLE-AND-HOLD (S/H) MODE

In the S/H mode of operation, the devices are normally left in the hold condition. A very short sample pulse is applied to the hold command input when a new sample needs to be obtained at the output. The sample pulse width is dictated by the acquisition time. For small sample-to-sample variations, a pulse width as narrow as 20 to 80ns may be used. In general, however, the pulse width should be 100 to 300ns (see Figure 4).



Figure 2. Sample/Hold Operation – HTC-0300

The HTC-0300 hybrid track-and-hold amplifier has been designed to operate without external trimming potentiometers and "compensation" devices required in most modular units. Active laser trimming is used on the HTC-0300 to "null" the pedestal (the offset during "HOLD" times), set the dc offset to zero, and adjust the gain of the device to unity. Internal frequency compensating elements are incorporated to make the HTC-0300 unconditionally stable and to optimize the frequency response of the internal operational amplifier for this application. Unlike other microcircuit T/H amplifiers, the HTC has a high drive capability (±50mA) and a very low output impedance which allows it to drive directly virtually all types of A/D converters (even the "current-bucking" input types which will produce a degraded A/D conversion without sufficient T/H output drive) and those with low input impedance.



Figure 3. HTC-0300 Error Due to Aperture Uncertainty



Figure 4a, Settling Accuracy vs. Acquisition Time – HTC-0300



Figure 4b. Settling Accuracy vs. Acquisition Time – HTS-0025



Figure 5. Amplitude and Phase Response -- HTC-0300



Figure 6a. Harmonic Distortion – Track Mode

Figure 6b. Frequency Domain Outputs



Figure 7a. Track/Hold Operation

Figure 7b. Sample/Hold Operation





#### A/D CONVERSION SYSTEM WITH 300kHz CONTINUOUS SAMPLING RATE AND 12-BIT BINARY OUTPUT

The circuit below illustrates a typical application of the HTC-0300 as a sample/hold amplifier preceding a successive-approximation type of A/D converter. During the conversion interval, the input voltage to the A/D must be held constant. To the extent that this input signal is not absolutely constant, an error results in the digitized output of the A/D. However, with the excellent feedthrough-rejection and droop-rate specifications of the HTC-0300, very little error in the A/D conversion process will be due to the T/H circuit. In addition, the very fast acquisition time of this hybrid microcircuit means that the A/D can be operated at very near its maximum sample rate since very little of the conversion cycle time is required for the T/H to acquire each successive signal sample.



Figure 8. A/D Conversion System

Approximately 300kHz
Digital Output
000000000000
1111111111111

#### Table 1. Performance Parameters For This A/D System

#### **ORDERING INFORMATION**

Order Model Number HTS-0025 or Model Number HTC-0300 for 0 to +70° C operation. For operation from -55° C to +100° C order Model HTS-0025M or HTC-0300M in metal cases. For units processed to MIL-STD-883, consult the factory or the nearest Analog Devices' sales office.



### High Resolution 14-Bit Sample and Hold Amplifier

### SHA1144

#### FEATURES

±10V min Input/Output Range 50ns Aperture Delay 0.5ns Aperture Jitter 6μs Settling Time ±0.001% Max Gain Linearity Error Complete with Input Buffer

#### APPLICATIONS Track and Hold

Peak Measurement Systems Data Acquisition Systems Simultaneous Sample-and-Hold

#### SHA1144 FUNCTIONAL BLOCK DIAGRAM



#### GENERAL DESCRIPTION

The SHA1144 is a fast sample-hold amplifier module with ac curacy and dynamic performance appropriate for applications with fast 14-bit A/D converters. In the "sample" mode, it acts as a fast amplifier, tracking the input signal. When switched to the "hold" mode, the output is held at a level corresponding to the input signal voltage at the instant of switching. The droop rate in "hold" is appropriate to allow accurate conversion by 14-bit A/D converters having conversion times of up to  $150\mu s$ .

#### DYNAMIC PERFORMANCE

The SHA1144 was designed to be compatible with fast 14-bit A/D converters such as the Analog Devices' ADC1130 and ADC1131 series, which convert 14 bits in  $25\mu$ s and  $12\mu$ s, respectively. Maximum acquisition time of  $8\mu$ s for the SHA1144 permits high sampling rates for 14-bit conversions. The SHA1144 is guaranteed to have a maximum gain nonlinearity of ±0.001% of full scale to insure 1/2LSB accuracy in 14-bit systems. When in the "hold" mode, the droop rate is  $1\mu V/\mu$ s, so the SHA1144 will hold an input signal to ±0.003% of full scale (20V p-p) for over 600 $\mu$ s.

#### PRINCIPLE OF OPERATION

The SHA1144 consists basically of two high speed operational amplifiers, a storage capacitor, and a digitally controlled switch. It differs from typical sample-and-hold modules in one important respect; application versatility. The user completes the SHA1144 feedback circuit external to the module. Therefore, the module may be used in inverting or noninverting configurations and can easily be arranged to provide circuit gain of more than unity to simplify signal conditioning in a subsystem.

#### FEEDBACK CONNECTIONS

The input section acts as a voltage-to-current converter, providing the current needed to charge the "hold" capacitor. The output amplifier isolates the "hold" capacitor and provides low output impedance for driving the load. Since feedback is not hard-wired in the module, both inverting and noninverting input terminals are available, and the SHA1144 can be connected as a follower with unity gain or potentiometric gain, as well as inverter or even a differential amplifier. Since the unity gain follower mode will be the most frequent application, performance data listed in the specification table is based on this operating mode.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 14-11.

MODEL	SHA1144	OUTLINE DIMENSIONS
ACCURACY		Dimensions shown in inches and (mm).
Gain	+1V/V	2.015 MAX (51.18)
Gain Error	±0.005%	
Gain Nonlinearity	±0.0005% (±0.001% max)	SHA1144 0.42 MAX
Gain Temperature Coefficient (0 to +70°C)	±1ppm/°C (±2ppm/°C max)	
INPUT CHARACTERISTICS		
Input Voltage Range	±10V	-0.2 MIN (5.08)
Impedance	$10^{11} \Omega \  10 \text{pF}$	
Bias Current	0.5nA max	
Initial Offset Voltage	Adjustable to Zero	
Offset vs. Temperature (0 to $+70^{\circ}$ C)	$\pm 30 \mu V/^{\circ} C max$	
OUTPUT CHARACTERISTICS		2.015 MAX (51.18)
Voltage	+10V min	
Current	±20mA min	
Besistance	<10	
Canacitive load	350pF	
Noise @ 100kHz Bandwidth	70//V p-p	
@ 1MHz Bandwidth	$175\mu V p p$	GRID 0.1 (2.5)
		DIN DECICIATIONS
Frequency Response		PIN DESIGNATIONS
Small Signal (-3dB)	1MHz	1 TRIM 7 ANALOG GROUND
Full Power	50kHz	2 TRIM 8 -15V
Slew Rate	$3V/\mu s$	3. +INPUT 9. ANALOG OUTPUT
SAMPLE-TO-HOLD SWITCHING		4INPUT 10. MODE CONTROL
Aperture Delay Time	50ns	5. TRIM 11. DIGITAL GROUND
Aperture Uncertainty	0.5ns	6, +15V
Offset Sten	1mV	
Offset Nonlinearity	160 <i>u</i> V	OFFSET ZERU ADJUST
Switching Transient		(OPTIONAL)
Amplitude	50mV	
Settling Time to ±0.003%	1µs	e01
HOLD MODE DYNAMICS		OFFSET
Droop Rate	$1\mu V/\mu s (2\mu V/\mu s max)$	ZERO
Variation with Temperature	double every $\pm 10^{\circ}$ C	ADJUST 0 2
Feedthrough (for 20V p-p Input @ 1kHz)	-80dB	10kΩ
HOLD-TO-SAMPLE SWITCHING		· · 05 /
Acquisition Time to $\pm 0.003\%$ (20V Step)	6µs (8µs max)	
(10V Step)	5 <u>us</u>	
±0.01% (20V Step)	5µs	
(10V Step)	4µs	+15V
DIGITAL INPUT		
Sample Mode (Logic "1")	+2V <logic "1"="" <+5.5v<="" td=""><td></td></logic>	
	15nA max	+INPUT O+ PIN 9
Hold Mode (Logic "0")	0V <logic "0"="" <+0.8v<="" td=""><td>PIN 3 18 MODE</td></logic>	PIN 3 18 MODE
		O CONTROL
POWER REQUIRED <sup>1</sup>	+15V ±3% @ 60mA	
	-15V ±3% @ 45mA	Figure 1. Unity Gain Follower
TEMPERATURE RANGE		
Operating	$0 \text{ to } +70^{\circ}\text{C}$	R1 1k
Storage	-55°C to +85°C	

<sup>1</sup> Recommended Power Supply ADI Model 902-2, ±15V @ ±100mA output.

Specifications subject to change without notice.



+INPUT

OUTPUT

 $1 + \frac{R_2}{R_1}$ GAIN DE CONTROL

# Data-Acquisition Subsystems

### Contents

	Page
Selection Guide	15-3
AD362 Hybrid-IC 16-to-8-Channel DAS Front End, for User-Chosen A/D Converter	15-5
AD363 Hybrid-IC 16-to-8-Channel 12-Bit Complete DAS	15-13
AD364 Hybrid-IC 16-to-8-Channel 12-Bit Complete µP-Compatible DAS	15-25
DAS1128 16/8-Channel 12-Bit Data-Acquisition System	15-37
•DAS1152/1153 14-Bit and 15-Bit Sampling Analog-to-Digital Converters	15-39
•DAS1155/1156 14-Bit and 15-Bit Low Level Data-Acquisition Systems	15-41

•New product since the 1980 Data-Acquisition Components and Subsystems Catalog



## **Selection Guide** Data-Acquisition Subsystems

The products to be found in this section are high-performance modules and hybrid A/D conversion circuits that also provide sample-hold and/or multiplexing. In addition, some types have programmable-gain amplifiers, microprocessor interface logic, and switching for applications involving both differential and single-ended inputs.

In addition to the devices listed in the Selection Guide, there are a number of other devices, to be found in this Volume, which perform data-acquisition functions, including MACSYM, the µMAC-4000 Intelligent Measurement-and-Control Subsystem, Microcomputer Interface Boards, Digital Panel Meters, and A/D Converters (including, for example, the 12-bit 5MHz MOD-1205, with on-board track-hold amplifier).

Of especial note are the AD2036, AD2037, and AD2038 scanning digital panel instruments (to be found in the Digital Panel Instrument Section), which provide complete six-channel data-

acquisition (including power supply) for measurement of temperature or voltage and have BCD data outputs for system input. Also of note (and to be found in Volume I) is the monolithic AD7581 data-acquisition-system-on-a-chip, which continuously converts 8 channels of analog information, stores stores them in dual-port RAM, and continuously makes all eight available by direct memory read instructions to the appropriate channel.

The data sheets provide complete descriptions, specifications, and application information. Additional general information pertaining to portions of the subsystems may be found in the appropriate sections of this Databook (e.g., A/D Converters, Sample/Track-Hold Amplifiers). Basic general information can be found in Analog-Digital Conversion Notes, a 246-page book published by Analog Devices, Inc. It is available at \$5.95 from P.O. Box 796, Norwood, MA 02062.

			/	SI CH	NGLE ANNEL		/	ми	LTI-CHA	NNEL	/
	· · · · · · · · · · · · · · · · · · ·	0457	0467.	0457.	0457.	1.5°	10 (10) (10) (10)	103.01	and and a second	Calif.	1423
Resolution	8 Bits 12 Bits 14 Bits 15 Bits	•	•	•	•	•	•	•		•	
Input Structure	Sample/Hold Single Ended Differential	•	•	•	•	•	•	•	•	•	]
	Amplifier Differential Amplifier Resistor Programmable Gain			•	• •		•	•	•	•	
	Channels One Eight Sixteen	•	•	•	•	•	•	•	:	•	
Internal Reference	·······	•	•	•	•		•	•	•	•	
µP Bus Compatible	· · · · ·	•	•	•	•	•		•			1
Operating Temperature Ranges	0 to +70°C -25°C to +85°C -55°C to +125°C	•	•	•	•	•	•	•	•	•	
Output	Digital Analog	•	•	•	•	•	• .	•	•	•	
Logic Compatible	TTL CMOS	•		•	•	•	. •	•	•	•	
Volume I Page		15-39	15-39	15-41	15-41	11-121	15-13	15-25	15-5	15-37	
Volume II Page		15-25	15-25	15-29	15-29		15-9	15-13	15-5	15-17	

<sup>1</sup>8 channels differential input, 16 channels single ended.

<sup>2</sup> Two DIP packages. <sup>3</sup> DAS Analog Input Section.

#### VOL. I, 15-4 DATA-ACQUISITION SUBSYSTEMS

# 

### **Precision Sample-and-Hold** with 16-Channel Multiplexer

## AD362

#### FEATURES

16 Single-Ended or 8 Differential Channels with Switchable Mode Control

True 12-Bit Precision: Nonlinearity  $\leq \pm 0.005\%$ High Speed: 10 $\mu$ s Acquisition Time to 0.01% Complete and Calibrated: No Additional Parts Required Small, Reliable: 32 Pin Hermetic Metal DIP

- Versatile: Simple Interface to Popular Analog to Digital Converters
- High Differential Input Impedance ( $10^{10}\Omega$ ) and Common Mode Rejection (80dB)
- **Fully Protected Multiplexer Inputs**

#### **PRODUCT DESCRIPTION**

The AD362 is a complete, precision 16-channel data acquisition system analog input section in hybrid integrated circuit form. Large-scale linear integrated circuitry, thick- and thinfilm technology and active laser trimming gives the AD362 extensive applications versatility along with full 12-bit accuracy.

The AD362 contains two 9-channel multiplexers, a differential amplifier, a sample-and-hold with high-speed output amplifier, a channel address latch and control logic. The multiplexers may be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A unique feature of the AD362 is an internal user-controllable analog switch that connects the multiplexers in either a singleended or differential mode. This allows a single device to perform in either mode without hard-wire programming and permits a mixture of single-ended and differential sources to be interfaced by dynamically switching the input mode control.

The sample-and-hold mode control is designed to connect directly to the "Status" output of an analog to digital converter so that a convert command to the ADC will automatically put the sample-and-hold into the "Hold" mode. A precision hold capacitor is included with each AD362. The AD362 output amplifier is capable of driving the unbuffered analog input of most high-speed, 12-bit successive-approximation ADCs. Interface is thereby reduced to two simple connections with no additional components required.

When used with a 12-bit, 25-microsecond ADC such as the AD572, AD574 or AD ADC80, system throughput rate is as high as 30kHz at full rated accuracy. The AD362KD is specified for operation over a 0 to  $+70^{\circ}$ C temperature range while the AD362SD operates to specification from  $-55^{\circ}$ C to  $+125^{\circ}$ C. Processing to MIL-STD-883, Class B is available for the AD362SD. Both grades are packaged in a hermetic, electrostatically shielded 32-pin metal dual-in-line package.

#### AD362 FUNCTIONAL BLOCK DIAGRAM





#### **PRODUCT HIGHLIGHTS**

- 1. The AD362, when used with a precision analog to digital converter, forms a complete, accurate, high-speed data acquisition system.
- 2. The 16-input channels may be configured in single-ended, differential or a mixture of both modes. Mode switching is provided by a user-controllable internal analog switch.
- 3. Multiplexers, differential amplifier, sample-and-hold and high-speed output buffer provide complete analog interfacing capabilities.
- 4. Internal channel address latches are provided to facilitate interfacing the AD362 to data, address or control buses.
- 5. All grades of the AD362 are hermetically sealed in rugged metal DIP packages.
- 6. A precision hold capacitor is provided with each AD362.
- The AD362SD is specified over the entire military temperature range, -55°C to +125°C. Processing to MIL-STD-883, Class B is available.

**SPECIFICATIONS** (typical @ +25°C, ±15V and +5V with 2000pF hold capacitor as provided unless otherwise noted)

MODEL	AD362KD	AD362SD/AD362SD-883B1
ANALOG INPUTS		· · · · · · · · · · · · · · · · · · ·
Number of Inputs	16 Single-Ended or 8 Differential (Electronically Selectable)	*
Input Voltage Range, Linear	(,,,,,,,	
T <sub>min</sub> to T <sub>max</sub>	±10V min	*
Input (Bias) Current, Per Channel	±50nA max	*
Input Impedance		
On Channel	10 <sup>10</sup> Ω, 100pF	*
Off Channel	10 <sup>10</sup> Ω, 10pF	*
Input Fault Current (Power Off or On) Common Mode Rejection	20mA, max, Internally Limited	<ul> <li>A second s</li></ul>
Differential Mode Mux Crosstalk (Interchannel,	70dB min (80dB typ) @ 1kHz, 20V p-p	* .
Any Off Channel to Any On Channel)	-80dB max (-90dB typ) @ 1kHz, 20V p-p	•
Offset, Channel to Channel	±2.5mV max	• <b>•</b>
ACCURACY		
Gain Error. Tmin to Tmax	±0.02% FSR. max	•
Offset Error, Tmin to Tmax	±4mV	*
Linearity Error	±0.005% max	*
T <sub>min</sub> to T <sub>max</sub>	±0.01% max	*
Noise Error	1mV p-p, 0.1 to 1MHz, max	*
T <sub>min</sub> to T <sub>max</sub>	2mV p-p, 0.1 to 1MHz, max	*
TEMPERATURE COFFEICIENTS		<u> </u>
Gain Tute to Tute	+4nnm/°C max	+2ppm/°C max
Offset, ±10V Range, Twin to Twin	+2 ppm/°C max	±1.5ppm/°C max
SAMPLE AND HOLD DVNAMICS		
SAMPLE AND HOLD DY NAMICS	100	*
Aperture Delay	Foons max (Sons typ)	*
Aperture Uncertainty	Soops max (Toops typ)	
to 01% of Final Value	1846 may (1046 tum)	*
Eoodthrough	70 dP max (-20 dP tup) @ 1kHz	*
Droop Bate	2mV/ms max (1mV/ms typ)	•
Bloop Rate		
DIGITAL INPUT SIGNALS"	4 Die Dimense Channel Address	*
input Channel Select (Pins 28-51)	1LS TTL Load	• • • • • • • • • • • • • • • • • • •
Channel Select Latch (Pin 32)	"1": Latch Transparent	•
	"0": Latched	
	8LS TTL Loads	•
Single Ended/Differential	"0": Single-Ended Mode	* · · · · ·
Mode Select (Pin 1)	"1": Differential Mode	+
	3TTL Loads	•
Sample and Hold Command (Pin 13)	"0": Sample Mode	*
oumpre una riora communa (rim 19)	"1": Hold Mode	•
	1TTL Load	at the second
DOWER REOLIDEMENTS	· · · · · · · · · · · · · · · · · · ·	
Supply Voltages/Currents	+15V +5% @ 30mA max	*
Supply Voltages, Cultents	-15V + 5% @ 30mA max	*
	$+5V, \pm 5\% @ 40mA max$	•
Texal Dewer Distinction	1 1 Wette may	*
Total Power Dissipation	1.1 watts max	
TEMPERATURE RANGE		
Specification	$0 \text{ to } +70^{\circ}\text{C}$	->> C to +125 C
Storage	->> U to +85 C	->> L to +1>U C

NOTES:

NOIES:
<sup>1</sup> The AD362 is available processed and screened to the requirements of MIL-STD-883, Class B. When ordering, specify "AD362SD/883B".
<sup>2</sup> One TTL Load is defined as I<sub>IL</sub> = -1.6mA max @ V<sub>IL</sub> = 0.4V, I<sub>IH</sub> = 40µA max @ V<sub>IH</sub> = 2.4V. One LS TTL Load is defined as I<sub>IL</sub> = -0.36mA max @ V<sub>IL</sub> = 0.4V, I<sub>IH</sub> = 20µA max @ V<sub>IH</sub> = 2.7V.
<sup>3</sup> AD362KD External Hold Capacitor is limited to +85° C; AD362 device itself may be stored at up to +150°C.

\*Specifications same as AD362KD.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS				
(ALL MODELS)				
+V, Digital Supply	+5.5V			
+V, Analog Supply	+16V			
-V, Analog Supply	-16V			
V <sub>IN</sub> , Signal	±V, Analog Supply			
V <sub>IN</sub> , Digital	0 to +V, Digital Supply			
A <sub>GND</sub> to D <sub>GND</sub>	±1V			

#### **AD362 ORDERING GUIDE**

Model	Specification Temp Range	Max Gain TC	Package Option <sup>1</sup>
AD362KD	0 to +70°C	±4ppm/°C	HY32D
AD362SD	-55°C to +125°C	±2ppm/°C	HY32D
AD362SD/	-55°C to +125°C	±2ppm/°C	HY32D
883B		••	

NOTE: D Suffix = Dual-In-Line package designator. <sup>1</sup> See Section 20 for package outline information.

#### **AD362 PIN FUNCTION DESCRIPTION**

Pin	
Number	Function
1	Single-End/Differential Mode Select
	"0": Single-Ended Mode
	"1": Differential Mode
2	Digital Ground
3	Positive Digital Power Supply, +5V
4	"High" Analog Input, Channel 7
5	"High" Analog Input, Channel 6
6	"High" Analog Input, Channel 5
. 7	"High" Analog Input, Channel 4
8	"High" Analog Input, Channel 3
9	"High" Analog Input, Channel 2
10	"High" Analog Input, Channel 1
11	"High" Analog Input, Channel 0
12	Hold Capacitor (Provided)
13	Sample-Hold Command
	"0": Sample Mode
	"1": Hold Mode
	Normally Connected to ADC Status
14	Offset Adjust (See Figure 5)
15	Offset Adjust (See Figure 5)
16	Analog Output
	Normally Connected to ADC
	"Analog In"
17	Analog Ground
18	"High" ("Low") Analog Input, Channel 15 (7)
19	"High" ("Low") Analog Input, Channel 14 (6)
20	Negative Analog Power Supply, -15V
21	Positive Analog Power Supply, +15V
22	"High" ("Low") Analog Input, Channel 13 (5)
23	"High" ("Low") Analog Input, Channel 12 (4)
24	"High" ("Low") Analog Input, Channel 11 (3)
25	"High" ("Low") Analog Input, Channel 10 (2)
26	"High" ("Low") Analog Input, Channel 9 (1)
27	"High" ("Low") Analog Input, Channel 8 (0)
28	Input Channel Select, Address Bit AE
29	Input Channel Select, Address Bit A0
30	Input Channel Select, Address Bit A1
- 31	Input Channel Select, Address Bit A2
32	Input Channel Select Latch
	"0": Latched
	"1": Latch Transparent

15

#### AD362 DESIGN

The AD362 consists of two 8-channel multiplexers, a differential amplifier, a sample-and-hold with high-speed output buffer, channel address latches and control logic as shown in Figure 1. The multiplexers can be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A unique feature of the AD362 is an internal analog switch controlled by a digital input that performs switching between single-ended and differential modes. This feature allows a single AD362 to perform in either mode without external hard-wire interconnections. Of more significance is the ability to serve a mixture of both single-ended and differential sources with a single AD362 by dynamically switching the input mode control.



Figure 1. AD362 Analog Input Section Functional Block Diagram and Pinout

Multiplexer channel address inputs are interfaced through a level-triggered ("transparent") input register. With a Logic "1" at the Channel Select Latch input, the address signals feed through the register to directly select the appropriate input channel. This address information can be held in the register by placing a Logic "0" on the Channel Select Latch input. Internal logic monitors the status of the Single-Ended/Differential Mode input and addresses the multiplexers accordingly.

A differential amplifier buffers the multiplexer outputs while providing high input impedance in both differential and singleended modes. Amplifier gain and common mode rejection are actively laser-trimmed.

The sample-and-hold is a high speed monolithic device that can also function as a gated operational amplifier. Its uncommitted differential inputs allow it to serve a second role as the output subtractor in the differential amplifier. This eliminates one amplifier and decreases drift, settling time and power consumption. A Logic "1" on the Sample-and-Hold Command input will cause the sample-and-hold to "freeze" the analog signal while the ADC performs the conversion. Normally the Sampleand-Hold Command is connected to the ADC Status output which is at Logic "1" during conversion and Logic "0" between conversions. For slowly-changing inputs, throughput speed may be increased by grounding the Sample-and-Hold Command input instead of connecting it to the ADC status.

A Polystyrene hold capacitor is provided with each commercial temperature range device (AD362KD) while a Teflon capacitor is provided with units intended for operation at temperatures up to 125°C (AD362SD). Use of an external capacitor allows the user to make his own speed/accuracy tradeoff; a

#### VOL. 1, 15-8 DATA-ACQUISITION SUBSYSTEMS

smaller capacitor will allow faster sample-and-hold response but will decrease accuracy while a larger capacitor will increase accuracy at slower conversion rates.

The output buffer is a high speed amplifier whose output impedance remains low and constant at high frequencies. Therefore, the AD362 may drive a fast, unbuffered, precision ADC without loss of accuracy.

The AD362 is constructed on a substrate that includes thickfilm resistors for non-critical applications such as input protection and biasing. A separately-mounted laser-trimmed thinfilm resistor network is used to establish accurate gain and high common-mode rejection. The metal package affords electromagnetic and electrostatic shielding and is hermetically welded at low temperatures. Welding eliminates the possibility of contamination from solder particles or flux while low temperature sealing maintains the accuracy of the laser-trimmed thin-film resistors.

#### THEORY OF OPERATION

#### Concept

The AD362 is intended to be used in conjunction with a highspeed precision analog-to-digital converter to form a complete data acquisition system (DAS) in microcircuit form. Figure 2 shows a general AD362-with-ADC DAS application.



### Figure 2. AD362 with ADC as a Complete Data Acquisition System

By dividing the data acquisition task into two sections, several important advantages are realized. Performance of each design is optimized for its specific function. Production yields are increased thus decreasing costs. Furthermore, the standard configuration packages plug into standard sockets and are easier to handle than larger packages with higher pin counts.

#### System Timing

Figure 3 is a timing diagram for the AD362 connected as shown in Figure 2 and operating at maximum conversion rate. The ADC is assumed to be a conventional 12 bit type such as the AD572 or AD ADC80.



Figure 3. DAS Timing Diagram

### Applying the AD362

The normal sequence of events is as follows:

- 1. The appropriate Channel Select Address is latched into the address register. Time is allowed for the multiplexers to settle.
- 2. A Convert Start command is issued to the ADC which, in response, indicates that it is "busy" by placing a Logic "1" on its Status line.
- 3. The ADC Status controls the sample-and-hold. When the ADC is "busy", the sample-and-hold is in the Hold mode.
- 4. The ADC goes into its conversion routine. Since the sampleand-hold is holding the proper analog value, the address may be updated during conversion. Thus multiplexer settling time can coincide with conversion and need not affect throughput rate.
- 5. The ADC indicates completion of its conversion by returning Status to Logic "0". The sample-and-hold returns to the Sample mode.
- 6. If the input signal has changed full-scale (different channels may have widely-varying data) the sample-and-hold will typically require 10 microseconds to "acquire" the next input to sufficient accuracy for 12-bit conversion.

After allowing a suitable interval for the sample-and-hold to stabilize at its new value, another Convert Start command may be issued to the ADC.





#### NOTE:

#### Valid Output Data

Not all ADCs have all data bits available when Status indicates that the conversion is complete. Successive approximation ADCs based on the 2502/3/4 type of register must have a Status delay built in or the final data bit will lag Status by approximately 50ns. This will result in two problems:

- 1. The sample-and-hold will return to Sample, disturbing the analog input to the ADC as it is attempting to convert the least significant bit. This may result in an error.
- 2. If the falling edge of Status is being used to load the data into a register, the least significant bit will not be valid when loaded.

An external 100ns delay or use of an ADC with a valid Status output is necessary to prevent this problem. The applications shown in this data sheet ensure that all data bits will be valid.

The following test may be made to determine if the ADC Status timing is correct:

1. Connect the ADC under test as shown in Figure 4.

- 2. Trigger the oscilloscope on Status. Delay the display such that Status is mid-screen.
- 3. Observe the LSB data output of the ADC.
- 4. Vary the analog input control to confirm that the LSB transition precedes the Status transition.

#### Single-Ended/Differential Mode Control

The AD362 features an internal analog switch that configures the Analog Input Section in either a 16-channel single-ended or 8-channel differential mode. This switch is controlled by a TTL logic input applied to pin 1 of the Analog Input Section:

"0": Single-Ended (16 channels) "1": Differential (8 channels)

When in the differential mode, a differential source may be applied between corresponding "High" and "Low" analog input channels.

It is possible to mix SE and DIFF inputs by using the mode control to command the appropriate mode. In this case, four microseconds must be allowed for the output of the Analog Input Section to settle to within ±0.01% of its final value, but if the mode is switched concurrent with changing the channel address, no significant additional delay is introduced. The effect of this delay may be eliminated by changing modes while a conversion is in progress (with the sample-and-hold in the "Hold" mode). When SE and DIFF signals are being processed concurrently, the DIFF signals must be applied between corresponding "High" and "Low" analog input channels. Another application of this feature is the capability of measuring 16 sources individually and/or measuring differences between pairs of those sources.

#### Input Channel Addressing

Table 1 is the truth table for input channel addressing in both the single-ended and differential modes. The 16 single-ended channels may be addressed by applying the corresponding digital number to the four Input Channel Select address bits, AE, A0, A1, A2 (pins 28–31). In the differential mode, the eight channels are addressed by applying the appropriate digital code to A0, A1 and A2; AE must be enabled with a Logic "1". Internal logic monitors the status of the SE/DIFF Mode input and addresses the multiplexers singularly or in pairs as required.

	AD	DRES	s	ON CHANNE	L (Pin Numb <b>e</b> r)
AE	A2	A1	A0	Single Ended	Differential "Hi" "Lo"
0	0	0	0	0 (11)	None
0	0	0	1	1 (10)	None
0	0	1	0	2 (9)	None
0	0	1	1	3 (8)	None
0	1	0	0	4 (7)	None
0	1	0	1	5 (6)	None
0	1	1	0	6 (5)	None
0	1	1	1 .	7 (4)	None
1	0	0	0	8 (27)	0 (11) 0 (27)
1	0	0	1	9 (26)	1 (10) 1 (26)
1	0	1	0	10 (25)	2 (9) 2 (25)
1	0	1	1	11 (24)	3 (8) 3 (24)
1	1	0	0	12 (23)	4 (7) 5 (23)
1	1	õ	1	13 (22)	5 (6) 5 (22)
1	ī	1	0	14 (19)	6 (5) 6 (19)
1	1	1	1	15 (18)	7 (4) 7 (18)

Table 1. Input Channel Addressing Truth Table

When the channel address is changed, six microseconds must be allowed for the Analog Input Section to settle to within  $\pm 0.01\%$  of its final output (including settling times of all elements in the signal path). The effect of this delay may be eliminated by performing the address change while a conversion is in progress (with the sample-and-hold in the "Hold" mode).

#### Input Channel Address Latch

The AD362 is equipped with a latch for the Input Channel Select address bits. If the Latch Control pin (pin 32) is at Logic "1", input channel select address information is passed through to the multiplexers. A Logic "0" "freezes" the input channel address present at the inputs at the "1"-to-"0" transition (level-triggered).

This feature is useful when input channel address information is provided from an address, data or control bus that may be required to service many devices. The ability to latch an address is helpful whenever the user has no control of when address information may change.

#### Sample-and-Hold Mode Control

The Sample and Hold Mode Control input (pin 13) is normally connected to the Status output (pin 20) from an analog to digital converter. When a conversion is initiated by applying a Convert Start command to the ADC, Status goes to Logic "1", putting the sample and hold into the "Hold" mode. This "freezes" the information to be digitized for the period of conversion. When the conversion is complete, Status returns to Logic "0" and the sample-and-hold returns to the "Sample" mode. Eighteen microseconds must be allowed for the sampleand-hold to acquire ("catch up" to) the analog input to within  $\pm 0.01\%$  of the final value before a new Convert Start command is issued.

The purpose of a sample-and-hold is to "stop" fast changing input signals long enough to be converted. In this application, it also allows the user to change channels and/or SE/ DIFF mode while a conversion is in progress thus eliminating the effects of multiplexer, analog switch and differential amplifier settling times. If maximum throughput rate is required for slowly changing signals, the Sample-and-Hold Mode Control may be wired to ground (Logic "0") rather than to ADC Status thus leaving the sample-and-hold in a continuous Sample mode.

#### Hold Capacitor

A 2000pF capacitor is provided with each AD362. One side of this capacitor is wired to pin 12, the other to analog ground as close to pin 17 as possible. The capacitor provided with the AD362KD is Polystyrene while the wider operating temperature range of the AD362SD requires a Teflon capacitor (supplied).

Smaller capacitors will allow slightly faster operation, but only with increased noise and decreased precision. 1000pF will typically allow acquisition to 0.1% in four microseconds.

Larger capacitors may be substituted to reduce noise, and sample-to-hold offset, but acquisition time of the sample-andhold will be extended. If less than 12 bits of accuracy is required, a smaller capacitor may be used. This will shorten the S/H acquisition time. In all cases, the proper capacitor dielectric must be used; i.e., Polystyrene (AD326KD only) or Teflon (AD362KD or SD). Other types of capacitors may have higher dielectric absorption (memory) and will cause errors. CAUTION: Polystyrene capacitors will be destroyed if subjected to temperatures above +85°C. No capacitor is required if the sample-and-hold is not used.

#### VOL. I, 15-10 DATA-ACQUISITION SUBSYSTEMS

#### Analog Input Section Offset Adjust Circuit

Although the offset voltage of the AD362 may be adjusted, that adjustment is normally performed at the ADC. In some special applications, however, it may be helpful to adjust the offset of the Analog Input Section. An example of such a case would be if the input signals were small (<10mV) relative to AD362 voltage offset and gain was to be inserted between the AD362 and the ADC. To adjust the offset of the AD362, the circuit shown in Figure 5 is recommended.



#### Figure 5. AD362 Offset Voltage Adjustment

Under normal conditions, all calibration is performed at the ADC Section.

#### Other Considerations

Grounding: Analog and digital signal grounds should be kept separate where possible to prevent digital signals from flowing in the analog ground circuit and inducing spurious analog signal noise. Analog Ground (pin 17) and Digital Ground (pin 2) are not connected internally; these pins must be connected externally for the system to operate properly. Preferably, this connection is made at only one point, as close to the AD362 as possible. The case is connected internally to Digital Ground to provide good electrostatic shielding. If the grounds are not tied common on the same card with the AD362, the digital and analog grounds should be connected locally with back-toback general-purpose diodes as shown in Figure 6. This will protect the AD362 from possible damage caused by voltages in excess of ±1 volt between the ground systems which could occur if the key grounding card should be removed from the overall system. The device will operate properly with as much as ±200mV between grounds, however this difference will be reflected directly as an input offset voltage.



Figure 6. Ground-Fault Protection Diodes

Power Supply Bypassing: The  $\pm 15$ V and  $\pm 5$ V power leads should be capacitively bypassed to Analog Ground and Digital Ground respectively for optimum device performance. 1 $\mu$ F tantalum types are recommended; these capacitors should be located close to the system. It is not necessary to shunt these capacitors with disc capacitors to provide additional high frequency power supply decoupling since each power lead is bypassed internally with a 0.039 $\mu$ F ceramic capacitor. Interfacing to Popular Analog to Digital Converters The AD362 has been designed to interface directly to most analog to digital converters; often no additional components are required and only two interconnections must be made. The direct interface requirements for the ADC are as follows:

- 1. The ADC Status output must be positive-true Logic ("1" during conversion).
- 2. Transition from "0" to "1" must occur at least 200ns before the most significant bit decision is made (successive approximation ADC) or before input integration starts (integrating type ADC).
- 3. Status must not return to "0" before the LSB decision is made.
- 4. If Status is being used to latch output data, it must not return to Logic "0" until all output data bits are valid and available.

Complete system throughput performance is determined by combining the worst-case specifications of the AD362 and the ADC. If guaranteed system performance is required, the AD363 and AD364 are recommended. The AD363 includes an AD362 and an AD572 12-bit, 25-microsecond precision ADC. The AD364 consists of an AD362 and an AD574 12-bit, microprocessor-compatible, low cost ADC. Each is specified as a complete, two-package system; data sheets are available upon request.

ANALOG AD362 A

a. 12-Bit DAS Using AD362 and AD ADC80

Figure 7a shows the AD362 driving an AD ADC80. The AD ADC80 is a 12-bit, 25-microsecond, low-cost ADC that meets all of the requirements listed above. Throughput rate is typically 30kHz with no missing codes over the operating temperature range.

Figure 7b shows a 10-bit application based on the AD362 and the AD571, a complete low cost 10-bit, 25-microsecond ADC. In this case, two of the above requirements are <u>not</u> met:

- 1. DR (DATA READY), as Status, is positive-true but. . .
- 2. DR does not indicate that a conversion is in progress until 1.5µs after conversion starts.
- 3. DR does indicate conversion complete after the LSB decision is made, but.
- 4. DR precedes the enabling of the AD571 output 3-state gates by 500ns.

The gating provided by U1 allows the applied convert command (CC) to initiate input hold at the AD362. CC must last for more than  $1.5\mu$ s so that  $\overline{DR}$  may then assume control of Hold. If conversion is continuous (consistent with multichannel operation), the <u>next</u> convert command can be used to load the previously-converted data into an output register. For single conversion operation, a 1 $\mu$ s delay of the falling edge of  $\overline{DR}$  may be used to signify valid data.



15

b. 10-Bit DAS Using AD362 and AD571

Figure 7. Data Acquisition Systems Based on the AD362 and Popular ADC's

#### Interfacing to Special Purpose ADCs

The AD5200 series of ADCs perform a 12-bit conversion in 50 microseconds and feature totally adjustment-free operation, high accuracy, and a small hermetically-sealed 24-pin package.

These ADCs are often used in high-reliability applications and, like the AD362SD (which operates over the  $-55^{\circ}$ C to +125°C temperature range) are available processed to MIL-STD-883, Class B. The AD5200 series meets all of the interfacing requirements for direct connection to the AD362 as shown in Figure 8a. System throughput rate is typically 16kHz.



a. 12-Bit High Accuracy and Reliability DAS Using AD362 and AD5200

The HAS series of ultra-fast ADCs are 8-bit (HAS0801), 10bit (HAS1001) and 12-bit (HAS1202) devices that convert in 1.5, 1.7, and 2.8 microseconds (maximum) respectively. These devices are hybrid IC's, packaged in 32-pin DIPs. Since the Data Ready signal from the HAS precedes the LSB decision,  $\overline{DR}$  must be delayed. Figure 8b shows the appropriate circuitry to provide that delay. Throughput rate for the 12-bit system is typically 80kHz.







CAPACITOR OUTLINE DIMENSIONS Dimensions shown in inches and (mm).

#### HOLD CAPACITOR



\*THIS DIMENSION IS FOR POLYSTYRENE CAPACITOR SUPPLIED WITH AD362KD MAX BODY LENGTH OF TEFLON CAPACITOR SUPPLIED WITH AD3625D IS 1.00<sup>-0</sup>.



### Complete 16-Channel 12-Bit Integrated Circuit Data Acquisition System

## AD363

#### FEATURES Versatility

Complete System in Reliable IC Form Small Size

- 16 Single-Ended or 8 Differential Channels with Switchable Mode Control
- Military/Aerospace Temperature Range: -55°C to +125°C (AD363S) MIL-STD-883B Processing Available

Versatile Input/Output/Control Format

Short-Cycle Capability

Performance

True 12-Bit Operation: Nonlinearity  $\leq \pm 0.012\%$ Guaranteed No Missing Codes Over Temperature Range High Throughput Rate: 30kHz

Low Power: 1.7W

Value

- **Complete: No Additional Parts Required**
- Reliable: Hybrid IC Construction, Hermetically Sealed. All Inputs Fully Protected
- Precision +10.0 ±0.005 Volt Reference for External Application
- Fast Precision Buffer Amplifier for External Application Low Cost

#### PRODUCT DESCRIPTION

The AD363 is a complete 16 channel, 12-bit data acquisition system in integrated circuit form. By applying large-scale linear and digital integrated circuitry, thick and thin film hybrid technology and active laser trimming, the AD363 equals or exceeds the performance and versatility of previous modular designs.

The AD363 consists of two separate functional blocks. Each in hermetically-scaled 32 pin dual-in-line packages. The analog input section contains two eight-channel multiplexers, a differential amplifier, a sample-and-hold, a channel address register and control logic. The multiplexers may be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A unique feature of the AD363 is an internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hard-wire programming and permits a mixture of single-ended and differential sources to be interfaced to an AD363 by dynamically switching the input mode control.

#### AD363 FUNCTIONAL BLOCK DIAGRAM



#### **TWO-32 PIN DIPS**

The Analog-to-Digital Converter Section contains a complete 12-bit successive approximation analog-to-digital converter, including internal clock, precision 10 volt reference, comparator, buffer amplifier and a proprietary-design 12-bit D/A converter. Active laser trimming of the reference and D/A converter results in maximum linearity errors of  $\pm 0.012\%$  while performing a 12-bit conversion in 25 microseconds.

Analog input voltage ranges of  $\pm 2.5$ ,  $\pm 5.0$ ,  $\pm 10$ , 0 to +5 and 0 to +10 volts are user-selectable. Adding flexibility and value are the precision 10 volt reference (active-trimmed to a tolerance of  $\pm 5 \,\text{mV}$ ) and the internal buffer amplifier, both of which may be used for external applications. All digital signals are TTL/DTL compatible and output data is positive-true in parallel and serial form.

System throughput rate is as high as 30kHz at full rated accuracy. The AD363K is specified for operation over a 0 to  $+70^{\circ}$ C temperature range while the AD363S operates to specification from  $-55^{\circ}$ C to  $+125^{\circ}$ C. Processing to MIL-STD-883B is available for the AD363S. Both device grades are guaranteed to have no missing codes over their specified temperature ranges.

### SPECIFICATIONS (typ

(typical @  $+25^{\circ}$ C, ±15V and +5V with 2000pF hold capacitor as provided unless otherwise noted)

MODEL	AD363K	AD363S
ANALOG INPUTS		
Number of Inputs	16 Single-Ended or 8 Differential	
· · · · · · · · · · · · · · · · · · ·	(Electronically Selectable)	•
Input Voltage Ranges		
Bipolar	±2.5V, ±5.0V, ±10.0V	•
Unipolar	0 to +5V, 0 to +10V	•
Input (Bias) Current, Per Channel	±50nA max	•
Input Impedance		
On Channel	10 <sup>10</sup> Ω, 100pF	•
Off Channel	10 <sup>10</sup> Ω, 10pF	*
Input Fault Current (Power Off or On)	20mA, max, Internally Limited	
Common Mode Rejection		
Differential Mode	70dB min (80dB typ) @ 1kHz, 20V p-p	•
Mux Crosstalk (Interchannel,		
Any Off Channel to Any On Channel)	-80dB max (-90dB typ) @ 1kHz, 20V p-p	*
RESOLUTION	12 BITS	*
ACCURACY		
Gain Error <sup>1</sup>	±0.05% FSR (Adi to Zero)	*
Unipolar Offset Error	$\pm 10 \text{mV}$ (Adj to Zero)	•
Bipolar Offset Error	$\pm 20 \text{mV}$ (Adj to Zero)	• • • • • • • • • • • • • • • • • • •
Lipearity Error	+1/1 SB max	*
Differential Linearity Error	$\pm 11$ SB max ( $\pm 141$ SB typ)	*
Belative Accuracy	+0.025% FSB	· · · · · · · · · · · · · · · · · · ·
Noise Error	1 mV p-p. 0 to $1 MHz$	•
		· · · · · · · · · · · · · · · · · · ·
Coin	+20 mm/°C may (+10 mm/°C turn)	$\pm 25$ mm/°C may ( $\pm 15$ mm/°C turn)
Offset +10V Pange	±10ppm/°C max (±10ppm/°C typ)	±25ppm/ C max (±15ppm/ C typ)
Differential Linearity	No Missing Codes Over Temperature	zoppini C max (zoppini C typ)
Differential Linearity	No missing Codes Over Temperature	*
	Range	
SIGNAL DYNAMICS	· · · · · · · · · · · · · · · · · · ·	
Conversion Time*	$25\mu s max (22\mu s typ)$	
Throughput Rate, Full Rated Accuracy	25kHz min (30kHz typ)	. •
Sample and Hold	. ,	
Aperture Delay	100ns max (50ns typ)	
Aperture Uncertainty	500ps max (100ps typ)	•
Acquisition Time		
To ±0.01% of Final Value	$18\mu s max (10\mu s, typ)$	•
for Full Scale Step		_
Feedthrough	-70dB max (-80dB typ) @ 1kHz	
Droop Kate	2mV/ms max (1mV/ms typ)	
DIGITAL INPUT SIGNALS <sup>3</sup>		
Convert Command (to ADC Section,		
Pin 21)	Positive Pulse, 200ns min Width. Leading	
	Edge ("0" to "1") Resets Register,	
	Trailing Edge ("1" to "0") Starts Con-	
	version.	•
	1TTL Load	•
Input Channel Select (To Analog		
Input Section Pins 28-31)	4 Bit Binary Channel Address	•
input beetion, 1 mb 20 51)	11 S TTL Load	•
Channel Select Latch (To Analog	TES TTE Ebau	
Input Section Din 22)	"1" Latch Transparent	*
input Section, r in 52)	"A" Latched	*
	4ISTTL Loads	•

DIGITAL INPUT SIGNALS, cont. Sample-Hold Command (To Analog Input Section Pin 13 Normally "0" Sample Mode Connected To ADC "Status", "1" Hold Mode Pin 20) 2LS TTL Loads Short Cycle (To ADC Section Pin 14) Connect to +5V for 12 Bits Resolution. Connect to +5V for 12 Bits Resolution. Connect to Output Bit n + 1 For n Bits Resolution. ITTL Load Single Ended/Differential Mode Select (To Analog Input Section, Pin 1) "0": Single-Ended Mode "1": Differential Mode 3TTL Loads DIGITAL OUTPUT SIGNALS <sup>3</sup> (All Codes Positive True) Parallel Data Unipolar Code Serial Data (NRZ Format) Unipolar Code Serial Data (NRZ Format) Unipolar Code Status (Status) Output Drive Status (Status) Status (Status) Output Drive Status (Status) Status (Statu	
Sample-Hold Command (To Analog Input Section Pin 13 Normally "0" Sample Mode . Connected To ADC "Status", "1" Hold Mode . Pin 20) 2LS TTL Loads . Short Cycle (To ADC Section Pin 14) Connect to +5V for 12 Bits Resolution. Connect to output Bit n + 1 For n Bits . Resolution. ITTL Load . Single Ended/Differential Mode Select (To Analog Input Section, Pin 1) "0": Single-Ended Mode . "1": Differential Mode Select (To Analog Input Section, Pin 1) "0": Single-Ended Mode . "1": Differential Mode Select (All Codes Positive True) . Parallel Data . Unipolar Code	
Input Section Pin 13 Normally "0" Sample Mode " Connected To ADC "Status", "1" Hold Mode 2 LS TTL Loads  Short Cycle (To ADC Section Pin 14) Connect to +5V for 12 Bits Resolution.  Connect to +5V for 12 Bits Resolution.  Connect to Output Bit n + 1 For n Bits Resolution.  TTTL Load  Single Ended/Differential Mode Select (To Analog Input Section, Pin 1) "0": Single-Ended Mode " '1": Differential Mode Select (To Analog Input Section, Pin 1) "0": Single-Ended Mode " '1": Differential Mode Select (To Analog Input Section, Pin 1) "0": Single-Ended Mode " '1": Differential Mode Select (All Codes Positive True) (Consect to Parallel Data Unipolar Code Binary  Bipolar Code Offset Binary/Two's Complement  Output Drive 2TTL Loads  Status (Status) Logic "1" ("0") During Conversion  Output Drive 2TTL Loads  Internal Clock Output Drive 2TTL Loads  Internal Clock  Output Drive 2TTL Loads  Internal Clock  NTERNAL REFERENCE VOLTAGE +10.00V, ±10mV	
Connected To ADC "Status","1" Hold ModePin 20)2LS TTL LoadsShort Cycle (To ADC Section Pin 14)Connect to +5V for 12 Bits Resolution.Connect to Output Bit n + 1 For n BitsResolution.TTTL LoadSingle Ended/Differential Mode Select(To Analog Input Section, Pin 1)"0": Single-Ended Mode"1": Differential Mode"1": Differential Mode3TTL LoadsDIGITAL OUTPUT SIGNALS <sup>3</sup> (All Codes Positive True)Parallel DataUnipolar CodeBipolar CodeOutput Drive2TTL LoadsSerial Data (NRZ Format)Unipolar CodeUnipolar CodeBinaryOutput Drive2TTL LoadsStatus (Status)Logic "1" ("0") During ConversionOutput Drive2TTL LoadsStatus (Status)Logic "1" ("0") During ConversionNTERNAL REFERENCE VOLTAGE+10,00V, ±10mV	
Pin 20)2LS TTL LoadsShort Cycle (To ADC Section Pin 14)Connect to +5V for 12 Bits Resolution. Connect to Output Bit n + 1 For n Bits Resolution. TTTL LoadSingle Ended/Differential Mode Select (To Analog Input Section, Pin 1)''0'': Single-Ended Mode "1'': Differential Mode 3TTL LoadsDIGITAL OUTPUT SIGNALS3 (All Codes Positive True) Parallel Data Unipolar Code Bipolar CodeBinary 2TTL LoadsUnipolar Code Output Drive Bipolar CodeBinary 2TTL LoadsUnipolar Code Output Drive Bipolar CodeBinary 2TTL LoadsUnipolar Code Output Drive Bipolar CodeBinary 2TTL LoadsUnipolar Code Output Drive Bipolar CodeBinary 2TTL LoadsUnipolar Code Binary Bipolar CodeBinary 2TTL LoadsUnipolar Code Binary Bipolar CodeConsect "I" ("0") During Conversion 2TTL LoadsUniput Drive Status (Status) Output Drive Output Drive2TTL LoadsInternal Clock Output Drive Status (Status)2TTL LoadsInternal Clock Output Drive Status (Status)2TTL LoadsInternal Clock Output Drive Frequency2TTL LoadsInternal Clock Output Drive Frequency2TTL LoadsInternal Clock Output Drive Frequency2TTL LoadsInternal Clock Frequency4000V, ±10mV	
Short Cycle (To ADC Section Pin 14) Connect to +5V for 12 Bits Resolution. Connect to Output Bit n + 1 For n Bits Resolution. 1TTL Load Single Ended/Differential Mode Select (To Analog Input Section, Pin 1) "0": Single-Ended Mode "1": Differential Mode 3TTL Loads DIGITAL OUTPUT SIGNALS <sup>3</sup> (All Codes Positive True) Parallel Data Unipolar Code Binary Bipolar Code Output Drive Serial Data (NRZ Format) Unipolar Code Binary Bipolar Code Output Drive Status (Status) Output Drive Status (Status) Output Drive Complement C	
Connect to Output Bit n + 1 For n Bits Resolution. 1TTL Load Single Ended/Differential Mode Select (To Analog Input Section, Pin 1) "O": Single-Ended Mode "1": Differential Mode 3TTL Loads DIGITAL OUTPUT SIGNALS <sup>3</sup> (All Codes Positive True) Parallel Data Unipolar Code Binary Bipolar Code Otfset Binary/Two's Complement Output Drive Serial Data (NRZ Format) Unipolar Code Binary Bipolar Code Offset Binary Output Drive Status (Status) Output Drive 2TTL Loads Status (Status) Output Drive 2TTL Loads Status (Status) Connect to Output Drive 2TTL Loads MICCOM Code	
Resolution. ITTL LoadSingle Ended/Differential Mode Select (To Analog Input Section, Pin 1)"0": Single-Ended Mode "1": Differential Mode 3TTL LoadsDIGITAL OUTPUT SIGNALS³ (All Codes Positive True) Parallel Data Unipolar CodeBinary 2TTL LoadsBipolar CodeBinary 2TTL LoadsOutput Drive Bipolar CodeOffset Binary/Two's Complement 2TTL LoadsUnipolar Code Output Drive Bipolar CodeBinary 2TTL LoadsUnipolar Code Output Drive Bipolar CodeBinary 2TTL LoadsUnipolar Code Output Drive Bipolar Code Output Drive Output Drive 2TTL Loads*Unipolar Code Binary Bipolar Code Output Drive 2TTL Loads*Unipolar Code Binary Bipolar Code Output Drive 2TTL Loads*Unipolar Code Binary Coutput Drive Output Drive 2TTL Loads*Unipolar Code Binary Bipolar Code Output Drive 2TTL Loads*Internal Clock Output Drive Frequency2TTL LoadsINTERNAL REFERENCE VOLTAGE HOUTAGE*10,00V, ±10mV	
ITTL LoadSingle Ended/Differential Mode Select (To Analog Input Section, Pin 1)"0": Single-Ended Mode"1": Differential Mode"1": Differential Mode"1": Differential Mode"1": Differential Mode3TTL Loads"1": Differential ModeDIGITAL OUTPUT SIGNALS <sup>3</sup> (All Codes Positive True) Parallel Data Unipolar CodeBinaryParallel Data Unipolar CodeOffset Binary/Two's ComplementOutput Drive Bipolar Code2TTL LoadsVunipolar Code Output DriveBinaryUnipolar Code Output DriveBinaryUnipolar Code Output DriveBinaryUnipolar Code BinaryUnipolar Code Output DriveUnipolar Code BinaryUnipolar Code Output DriveUnipolar Code BinarySinaryUnipolar Code Output Drive Output Drive2TTL LoadsStatus (Status) Output Drive Unive2TTL LoadsUnut Drive Output Drive Frequency2TTL LoadsINTERNAL REFERENCE VOLTAGE HOUCV, ±10mV*	
Single Ended/Differential Mode Select (To Analog Input Section, Pin 1)       "0": Single-Ended Mode         "1": Differential Mode       *         3TTL Loads       *         DIGITAL OUTPUT SIGNALS <sup>3</sup> (All Codes Positive True) Parallel Data       *         Unipolar Code       Binary         Bipolar Code       Offset Binary/Two's Complement         Output Drive       2TTL Loads         Serial Data (NRZ Format)       *         Unipolar Code       Binary         Bipolar Code       Binary         Output Drive       2TTL Loads         Serial Data (NRZ Format)       *         Unipolar Code       Binary         Output Drive       2TTL Loads         Status (Status)       Logic "1" ("0") During Conversion         Output Drive       2TTL Loads         Internal Clock       *         Output Drive       2TTL Loads         Frequency       500kHz         INTERNAL REFERENCE VOLTAGE       +10.00V, ±10mV	
(To Analog Input Section, Pin 1)       "0": Single-Ended Mode         "1": Differential Mode       *         3TTL Loads       *         DIGITAL OUTPUT SIGNALS <sup>3</sup> *         (All Codes Positive True)       *         Parallel Data       *         Unipolar Code       Binary         Bipolar Code       Offset Binary/Two's Complement         Output Drive       2TTL Loads         Serial Data (NRZ Format)       *         Unipolar Code       Binary         Bipolar Code       Offset Binary         Output Drive       2TTL Loads         Serial Data (NRZ Format)       *         Unipolar Code       Offset Binary         Output Drive       2TTL Loads         Status (Status)       Logic "1" ("0") During Conversion         Output Drive       2TTL Loads         Internal Clock       *         Output Drive       2TTL Loads         Frequency       500kHz         *       *         INTERNAL REFERENCE VOLTAGE       +10.00V, ±10mV	
(1) Thirdy input Stetion, Thirty       "1": Differential Mode         3TTL Loads       *         DIGITAL OUTPUT SIGNALS <sup>3</sup> *         (All Codes Positive True)       *         Parallel Data       *         Unipolar Code       Binary         Bipolar Code       Offset Binary/Two's Complement         Output Drive       2TTL Loads         Serial Data (NRZ Format)       *         Unipolar Code       Binary         Bipolar Code       Offset Binary         Output Drive       2TTL Loads         Status (Status)       Logic "1" ("0") During Conversion         Output Drive       2TTL Loads         Internal Clock       *         Output Drive       2TTL Loads         Frequency       500kHz         INTERNAL REFERENCE VOLTAGE       +10,00V, ±10mV	
3TTL Loads         3TTL Loads         STTL Loads         Internationed states         DIGITAL OUTPUT SIGNALS <sup>3</sup> (All Codes Positive True)         Parallel Data       Unipolar Code         Unipolar Code       Binary         Output Drive       2TTL Loads         Serial Data (NRZ Format)       Unipolar Code         Unipolar Code       Binary         Bipolar Code       Offset Binary         Output Drive       2TTL Loads         Output Drive       2TTL Loads         Status (Status)       Logic "1" ("0") During Conversion         Output Drive       2TTL Loads         Internal Clock       *         Output Drive       2TTL Loads         Frequency       500kHz         INTERNAL REFERENCE VOLTAGE       +10,00V, ±10mV	
DIGITAL OUTPUT SIGNALS <sup>3</sup> (All Codes Positive True) Parallel Data Unipolar Code Binary Bipolar Code Offset Binary/Two's Complement Output Drive 2TTL Loads Serial Data (NRZ Format) Unipolar Code Binary Bipolar Code Offset Binary Output Drive 2TTL Loads Status (Status) Logic "1" ("0") During Conversion Output Drive 2TTL Loads Internal Clock Output Drive 2TTL Loads Frequency 500kHz INTERNAL REFERENCE VOLTAGE +10,00V, ±10mV	
DIGITAL OUTPUT SIGNALS*         (All Codes Positive True)         Parallel Data         Unipolar Code       Binary         Bipolar Code       Offset Binary/Two's Complement         Output Drive       2TTL Loads         Serial Data (NRZ Format)       *         Unipolar Code       Binary         Bipolar Code       Binary         Output Drive       2TTL Loads         Output Drive       2TTL Loads         Status (Status)       Logic "1" ("0") During Conversion         Output Drive       2TTL Loads         Internal Clock       *         Output Drive       2TTL Loads         Internal Clock       *         Output Drive       2TTL Loads         INTERNAL REFERENCE VOLTAGE       +10,00V, ±10mV	
Parallel Data       Image: Second Structure         Unipolar Code       Binary         Bipolar Code       Offset Binary/Two's Complement         Output Drive       2TTL Loads         Serial Data (NRZ Format)       Image: Second Structure         Unipolar Code       Binary         Bipolar Code       Binary         Output Drive       2TTL Loads         Output Drive       2TTL Loads         Status (Status)       Logic "1" ("0") During Conversion         Output Drive       2TTL Loads         Internal Clock       Internal Clock         Output Drive       2TTL Loads         Frequency       500kHz	
Paranet Data         Unipolar Code       Binary         Bipolar Code       Offset Binary/Two's Complement         Output Drive       2TTL Loads         Serial Data (NRZ Format)       *         Unipolar Code       Binary         Unipolar Code       Binary         Output Drive       2TTL Loads         Output Drive       2TTL Loads         Output Drive       2TTL Loads         Status (Status)       Logic "1" ("0") During Conversion         Output Drive       2TTL Loads         Internal Clock       *         Output Drive       2TTL Loads         Frequency       500kHz	
Bindry       Bindry         Bipolar Code       Offset Binary/Two's Complement         Output Drive       2TTL Loads         Serial Data (NRZ Format)       Inipolar Code         Unipolar Code       Binary         Bipolar Code       Offset Binary         Output Drive       2TTL Loads         Status (Status)       Logic "1" ("0") During Conversion         Output Drive       2TTL Loads         Internal Clock       Internal Clock         Output Drive       2TTL Loads         Frequency       500kHz         INTERNAL REFERENCE VOLTAGE       +10,00V, ±10mV	
Bipolar Code       Offset Binary/Two's Complement         Output Drive       2TTL Loads         Serial Data (NRZ Format)       Binary         Unipolar Code       Binary         Bipolar Code       Offset Binary         Output Drive       2TTL Loads         Status (Status)       Logic "1" ("0") During Conversion         Output Drive       2TTL Loads         Internal Clock       •         Output Drive       2TTL Loads         Frequency       500kHz         INTERNAL REFERENCE VOLTAGE       +10,00V, ±10mV	
Serial Data (NRZ Format)       2111 Loads         Unipolar Code       Binary         Bipolar Code       Offset Binary         Output Drive       2TTL Loads         Status (Status)       Logic "1" ("0") During Conversion         Output Drive       2TTL Loads         Internal Clock       *         Output Drive       2TTL Loads         Frequency       500kHz         INTERNAL REFERENCE VOLTAGE       +10.00V, ±10mV	
Unipolar Code       Binary       *         Bipolar Code       Offset Binary       *         Output Drive       2TTL Loads       *         Status (Status)       Logic "1" ("0") During Conversion       *         Output Drive       2TTL Loads       *         Internal Clock       *       *         Output Drive       2TTL Loads       *         Internal Clock       *       *         INTERNAL REFERENCE VOLTAGE       +10,00V, ±10mV       *	
Unipolar Code     Binary     *       Bipolar Code     Offset Binary     *       Output Drive     2TTL Loads     *       Status (Status)     Logic "1" ("0") During Conversion     *       Output Drive     2TTL Loads     *       Internal Clock     *     *       Output Drive     2TTL Loads     *       Frequency     500kHz     *       INTERNAL REFERENCE VOLTAGE     +10,00V, ±10mV     *	
Bipolar Code     Offset Binary     *       Output Drive     2TTL Loads     *       Status (Status)     Logic "1" ("0") During Conversion     *       Output Drive     2TTL Loads     *       Internal Clock     *     *       Output Drive     2TTL Loads     *       Internal Clock     *     *       Output Drive     2TTL Loads     *       INTERNAL REFERENCE VOLTAGE     +10.00V, ±10mV     *	
Output Drive       211L Loads       *         Status (Status)       Logic "1" ("0") During Conversion       *         Output Drive       2TTL Loads       *         Internal Clock       *       *         Output Drive       2TTL Loads       *         Frequency       500kHz       *         INTERNAL REFERENCE VOLTAGE       +10.00V, ±10mV       *	
Status (status)     Logic '1' ('0') During Conversion       Output Drive     2TTL Loads       Internal Clock     *       Output Drive     2TTL Loads       Frequency     500kHz       INTERNAL REFERENCE VOLTAGE     +10,00V, ±10mV	
Internal Clock Output Drive 2TTL Loads Output Drive 2TTL Loads Frequency 500kHz * INTERNAL REFERENCE VOLTAGE +10,00V, ±10mV *	
Internal Clock Output Drive 2TTL Loads * Frequency 500kHz * INTERNAL REFERENCE VOLTAGE +10.00V, ±10mV *	
Output Drive     211L Loads       Frequency     500kHz       INTERNAL REFERENCE VOLTAGE     +10.00V, ±10mV	
INTERNAL REFERENCE VOLTAGE +10.00V, ±10mV *	
INTERNAL REFERENCE VOLTAGE +10.00V, ±10mV *	
· · ·	
Max External Current ±1mA *	
Voltage Temp. Coefficient ±20ppm/°C, max *	
POWER REQUIREMENTS	
Supply Voltages/Currents +15V, ±5% @ +45mA max (+38mA tvp) *	
-15V, ±5% @ -45mA max (-38mA tvp) *	
$+5V, \pm 5\% @ +136mA max (+113mA typ) *$	
Total Power Dissipation 2 watts max (1.7 watts typ) *	
TEMPERATURE RANGE	
Specification $0$ to $+70^{\circ}$ C $-55^{\circ}$ C to $+125^{\circ}$ C	б°С
Storage $-55^{\circ}C$ to $+85^{\circ}C^{4}$ $-55^{\circ}C$ to $+150^{\circ}C$	ື ວ°ເ

NOTES: <sup>1</sup>With 50Ω, 1% fixed resistor in place of Gain Adjust pot; see Figures 7 and 8. <sup>2</sup>Conversion time of ADC Section.

<sup>3</sup>One TL Load is defined as I<sub>IL</sub> = -1.6mA max @ V<sub>IL</sub> = 0.4V, I<sub>IH</sub> = 40µA max @ V<sub>IH</sub> = 2.4V.
 <sup>6</sup>One LS TTL Load is defined as I<sub>IL</sub> = -0.36mA max @ V<sub>IL</sub> = 0.4V, I<sub>IH</sub> = 20µA max @ V<sub>IH</sub> = 2.7V.
 <sup>4</sup>AD363K External Hold Capacitor is limited to +85° C; Analog Input Section and ADC Section may be stored at up to +150°C.

\*Specifications same as AD363K. Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS			
(ALL MODELS)			
+V, Digital Supply	+5.5V		
+V, Analog Supply	+16V		
-V, Analog Supply	-16V		
V <sub>IN</sub> , Signal	±V, Analog Supply		
V <sub>IN</sub> , Digital	0 to +V, Digital Supply		
A <sub>GND</sub> to D <sub>GND</sub>	±1V		

#### PIN FUNCTION DESCRIPTION

Pin Number         Pin Number         Pin Number         Pin Number         Function           1         Single-End/Differential Mode Select         1         Data Bit 12 (Least Significant Bit) Out           2         Digital Ground         2         Data Bit 10 Out         2           3         Positive Digital Power Supply, +5V         5         Data Bit 9 Out         3           4         "High" Analog Input, Channel 7         6         Data Bit 7 Out         3           6         "High" Analog Input, Channel 5         8         Data Bit 3 Out         3           9         "High" Analog Input, Channel 3         10         Data Bit 3 Out         3           9         "High" Analog Input, Channel 1         12         Data Bit 3 Out         3           10         "High" Analog Input, Channel 1         12         Data Bit 3 Out         3           11         "Tigh" Analog Input, Channel 1         12         Data Bit 1 (More Significant Bit) Out         13           13         Sample-Hold Command         Connect to FV for 12 Bits         Connect to FV for 12 Bits           14         Offset Adjust (See Figure 6)         15         Digital Ground         "0": Caversion in Progress           15         Offset Adjust (See Figure 6)         16         Pos	ANALOG INPUT SECTION		ANALOG TO DIGITAL CONVERTER SECTION		
Number         Function         Number         Function           1         Single-End/Differential Mode Select         1         Data Bit 12 (Least Significant Bit) Out           2         Digital Ground         2         Data Bit 10 Out           3         Positive Digital Power Supply, +5V         5         Data Bit 10 Out           4         "High" Analog Input, Channel 6         7         Data Bit 6 Out           6         "High" Analog Input, Channel 6         7         Data Bit 6 Out           7         "High" Analog Input, Channel 6         7         Data Bit 6 Out           8         "High" Analog Input, Channel 4         9         Data Bit 7 Out           9         "High" Analog Input, Channel 1         12         Data Bit 7 Out           10         "High" Analog Input, Channel 1         12         Data Bit 7 Out           11         "High" Analog Input, Channel 1         12         Data Bit 7 Out           12         Hold Capactor (Provided, See Figure 1)         14         Short Cycle Control           13         Sample-Hold Command         15         Digital Ground         Connect to +SV for 12 Bits           14         Offset Adjust (See Figure 6)         17         Status Out         (Parallel Data Not Valid)           15	Pin		Pin	1	
1       Single-End/Differential Mode Select       1       Data Bit 12 (Least Significant Bit) Out         1       "0", "Single-Ended Mode       2       Data Bit 10 Out         2       Digital Ground       3       Data Bit 10 Out         2       Digital Ground       4       Data Bit 9 Out         3       Positive Digital Power Supply, +5V       5       Data Bit 6 Out         4       "High" Analog Input, Channel 6       7       Data Bit 3 Out         5       "High" Analog Input, Channel 3       10       Data Bit 3 Out         9       "High" Analog Input, Channel 3       10       Data Bit 3 Out         9       "High" Analog Input, Channel 1       12       Data Bit 1 (Most Significant Bit) Out         11       "High" Analog Input, Channel 1       12       Data Bit 3 Out         12       Hold Capacitor (Provided, See Figure 1)       14       Short Cycle Control         13       Sample-Hold Command       15       Digital Ground       "0", Convertion in Progress         14       Offset Adjust (See Figure 1)       18       -10Voit Reference Out (See Figure 3)       "1", Convertion Complete         14       Thigh" ("Low") Analog Input, Channel 15 (7)       19       "1", Convertion Complete       "0", Convertion Complete         15	Number	Function	Number	Function	
<ul> <li>"0", "Single-Ended Mode.</li> <li>"1", Differential Mode</li> <li>Digital Ground</li> <li>Positive Digital Power Supply, +5V</li> <li>Positive Digital Power Supply, +5V</li> <li>"High" Analog Input, Channel 7</li> <li>"High" Analog Input, Channel 6</li> <li>"High" Analog Input, Channel 5</li> <li>"High" Analog Input, Channel 3</li> <li>"High" Analog Input, Channel 3</li> <li>"High" Analog Input, Channel 4</li> <li>"High" Analog Input, Channel 3</li> <li>"High" Analog Input, Channel 1</li> <li>"Data Bit 5 Out</li> <li>"High" Analog Input, Channel 1</li> <li>"Data Bit 1 (MSB) Out</li> <li>"High" Analog Input, Channel 0</li> <li>"Data Bit 1 (MSB) Out</li> <li>"High" Analog Input, Channel 1</li> <li>Data Bit 1 (MSB) Out</li> <li>"Or, Sample Mode</li> <li>"1": Hold Socreted to ADC Pin 20</li> <li>Normally Connected to ADC Pin 20</li> <li>Normally Connected to ADC Pin 20</li> <li>Manog Ground</li> <li>"High" ("Low") Analog Input, Channel 15 (7)</li> <li>"High" ("Low") Analog Input, Channel 14 (6)</li> <li>"1": Latch "Transparent"</li> <li>"1": Latch "Transparent"</li> <li>"2</li> <li>"1": Latch "Transparent"</li> <li>"2</li> <li>"2</li> <li>"1": Latch "Transparent"</li> <li>"3</li> <li>Negative Analog Poer Supply, -15V</li> <li>"3</li> <li>"1": Latch "Transparent"</li> <li>"2</li> <li>"1": Latch "Transparent"</li> <li>"2</li> <li>"2</li> <li>"2</li> <li>"4</li> <li>"4</li></ul>	1	Single-End/Differential Mode Select	1	Data Bit 12 (Least Significant Bit) Out	
<ul> <li>"1": Differential Mode</li> <li>Digital Ground</li> <li>Positive Digital Power Supply, +5V</li> <li>Positive Digital Power Supply, +5V</li> <li>Positive Digital Power Supply, +5V</li> <li>Pata Bit 9 Out</li> <li>Pata Bit 9 Out</li> <li>Pata Bit 7 Out</li> <li>Pata Bit 6 Out</li> <li>Pata Bit 6 Out</li> <li>Pata Bit 5 Out</li> <li>Pata Bit 4 Out</li> <li>Pata Bit 3 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 3 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 3 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 3 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 3 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 3 Out</li> <li>Pata Bit 1 Out</li> <li>Pata Bit 2 Out</li> <li>P</li></ul>		"0": Single-Ended Mode	2	Data Bit 11 Out	
2       Digital Ground       4       Data Bit 9 Out         3       Positive Digital Power Supply, +5V       5       Data Bit 7 Out         4       "High" Analog Input, Channel 7       6       Data Bit 7 Out         5       "High" Analog Input, Channel 5       8       Data Bit 5 Out         7       "High" Analog Input, Channel 4       9       Data Bit 5 Out         8       "High" Analog Input, Channel 0       10       Data Bit 4 Out         10       "High" Analog Input, Channel 1       12       Data Bit 2 Out         11       "High" Analog Input, Channel 0       13       Data Bit 2 Out         12       Hold Capacitor (Provided, Sce Figure 1)       13       Sample Hold Command       Connect to St (IN (SB) Out         13       Sample Hold Command       10       Positive Digital Power Supply, +5V       14         14       Offser Adjust (See Figure 6)       16       Positive Digital Power Supply, +5V         14       Offser Adjust (See Figure 6)       "O": Conversion In Progress       "O": Conversion Progress         15       Offser Adjust (See Figure 1)       18       "High" ("Low") Analog Input, Channel 15 (7)       19       Clock Out (Runs During Conversion)         16       Positive Analog Power Supply, -15V       "O": Conversion Complete <t< td=""><td></td><td>"1": Differential Mode</td><td>3</td><td>Data Bit 10 Out</td></t<>		"1": Differential Mode	3	Data Bit 10 Out	
<ul> <li>Positive Digital Power Supply, +5V</li> <li>Positive Analog Input, Channel 7</li> <li>Positive Analog Input, Channel 6</li> <li>Positive Analog Input, Channel 6</li> <li>Positive Analog Input, Channel 15 (7)</li> <li>Positive Analog Input, Channel 16 (7)</li> <li>Positive Analog Input, Channel 13 (5)</li> <li>Positive Analog Input, Channel 14 (6)</li> <li>Positive Analog Input, Channel 15 (7)</li> <li>Pitigh" ("Low") Analog Input, Channel 13 (5)</li> <li>Positive Analog Input, Channel 13 (5)</li> <li>Pitigh" ("Low") Analog Input, Channel 14 (6)</li> <li>Positive Analog Power Supply, -15V</li> <li>Positive Chanel Select, Address Bit A1</li> <li>Input Channel Select, Address Bit A1</li> <li>Input Channel Select, Address Bit A1</li> <li>Input Channel Select, Address Bit A2</li> <li>Positive Analog Power Supply, -15V</li> <li>Positive Analog Power Supply, -15V</li> <li>Positive Analog Power Supply, -15V</li> <li>Positive Analog Power Sup</li></ul>	2	Digital Ground	4	Data Bit 9 Out	
<ul> <li>4 "High" Analog Input, Channel 7</li> <li>5 "High" Analog Input, Channel 6</li> <li>6 "Tigh" Analog Input, Channel 5</li> <li>8 Data Bit 5 Out</li> <li>7 "High" Analog Input, Channel 4</li> <li>9 Data Bit 5 Out</li> <li>7 "High" Analog Input, Channel 3</li> <li>10 Data Bit 3 Out</li> <li>9 "High" Analog Input, Channel 1</li> <li>11 "High" Analog Input, Channel 0</li> <li>13 Sample Hold Command</li> <li>14 Bort Cycle Control</li> <li>15 Offset Adjust (See Figure 6)</li> <li>16 Analog Output</li> <li>17 Analog Ground</li> <li>18 "High" ("Low") Analog Input, Channel 15 (7)</li> <li>19 "High" ("Low") Analog Input, Channel 15 (7)</li> <li>19 "High" ("Low") Analog Input, Channel 14 (6)</li> <li>20 Negative Analog Power Supply, -15V</li> <li>17 Convertsion In Progress</li> <li>("Arallel Data Valid)</li> <li>"1": Conversion In Progress</li> <li>("Parallel Data Valid)</li> <li>"1": Conversion in Progress</li> <li>(See Figure 8)</li> <li>"1": Latch "Transparent"</li> <li>20 Span R In (See Figure 7), 15 V</li> <li>20 Span R In (See Figure 7), 15 V</li> <li>20 Span R In (See Figure 7), 15 V</li> <li>21 Spolar Inputs</li> <li>22 Prosti</li></ul>	3	Positive Digital Power Supply, +5V	5	Data Bit 8 Out	
<ul> <li>stiftigh" Analog Input, Channel 6</li> <li>"Hitigh" Analog Input, Channel 5</li> <li>"Hitigh" Analog Input, Channel 4</li> <li>Data Bit 5 Out</li> <li>"Hitigh" Analog Input, Channel 2</li> <li>Data Bit 2 Out</li> <li>"Hitigh" Analog Input, Channel 2</li> <li>Data Bit 2 Out</li> <li>"Hitigh" Analog Input, Channel 2</li> <li>Data Bit 2 Out</li> <li>"Hitigh" Analog Input, Channel 2</li> <li>Data Bit 2 Out</li> <li>"Hitigh" Analog Input, Channel 1</li> <li>Data Bit 2 Out</li> <li>"Hitigh" Analog Input, Channel 1</li> <li>Data Bit 2 Out</li> <li>"Hitigh" Analog Input, Channel 0</li> <li>The Mode</li> <li>"O": Sample Mode</li> <li>"Offset Adjust (See Figure 6)</li> <li>Mormally Connected to ADC Pin 20</li> <li>Offset Adjust (See Figure 6)</li> <li>Mormally Connected to ADC</li> <li>"Analog Ground</li> <li>"Hitigh" ("Low") Analog Input, Channel 15 (7)</li> <li>"Hitigh" ("Low") Analog Input, Channel 13 (5)</li> <li>"Hitigh" ("Low") Analog Input, Channel 14 (6)</li> <li>Convert Surt In</li> <li>Reset Logic: (Ger Figure 7), ASI (2)</li> <li>Thitigh ("Low") Analog Input, Channel 14 (6)</li> <li>Data Bu</li></ul>	4	"High" Analog Input, Channel 7	6	Data Bit 7 Out	
6       "High" Analog Input, Channel 5       8       Data Bit 4 Out         7       "High" Analog Input, Channel 3       9       Data Bit 3 Out         9       "High" Analog Input, Channel 1       10       Data Bit 3 Out         9       "High" Analog Input, Channel 1       11       Data Bit 3 Out         10       Data Bit 4 Out       10       Data Bit 3 Out         9       "High" Analog Input, Channel 1       11       Data Bit 3 Out         11       The Analog Input, Channel 1       12       Data Bit 4 Out         11       The Analog Input, Channel 1       13       Data Bit 4 Out         12       Hold Capacitor (Providel, See Figure 1)       14       Short Cycle Control         13       Sample-Hode       15       Digital Power Supply, +5V         14       Offset Adjust (See Figure 6)       16       Positive Digital Power Supply, +5V         15       Offset Adjust (See Figure 1)       17       Status Out       "0": Conversion in Progress         16       Analog Tower Supply, -15V       Patalle Data Valid)       "1": Conversion Complete       "0": Conversion In Progress         17       Analog Rower Supply, -15V       Patalle Data Valid)       "1": Conversion In Progress         18       High" ("Low") Analog Input, Channel 12 (	5	"High" Analog Input, Channel 6	7	Data Bit 6 Out	
7       "High" Analog Input, Channel 4       9       Data Bit 4 Out         8       "High" Analog Input, Channel 2       10       Data Bit 3 Out         9       "High" Analog Input, Channel 2       11       Data Bit 2 Out         10       "High" Analog Input, Channel 1       12       Data Bit 3 Out         11       "High" Analog Input, Channel 1       12       Data Bit 1 (MSS ginificant Bit) Out         11       "High" Analog Input, Channel 1       12       Data Bit 1 (MSS ginificant Bit) Out         11       "High" Analog Input, Channel 1       12       Data Bit 1 (MSS ginificant Bit) Out         11       "High" Analog Input, Channel 1       13       Data Bit 1 (MSS ginificant Bit) Out         12       Hold Capacitor (Provided, See Figure 1)       14       Short Cycle Control         13       Sample-Hold Command       Connect to F1 (n+1) Out for n Bits       Digital Ground       16         14       Offset Adjust (See Figure 6)       17       Status Out       "0": Conversion in Progress         16       Analog Corund       18       +10Volt Reference Out (See Figure 3, 7, 8, 11)       18         17       Nanalog Input, Channel 14 (6)       20       Status Out       "0": Conversion Complete         17       Postitve Analog Power Supply, +15V       18 <td>6</td> <td>"High" Analog Input, Channel 5</td> <td>8</td> <td>Data Bit 5 Out</td>	6	"High" Analog Input, Channel 5	8	Data Bit 5 Out	
8       "High" Analog Input, Channel 3       10       Data Bit 3 Out         9       "High" Analog Input, Channel 1       11       Data Bit 1 (Most Significant Bit) Out         11       "High" Analog Input, Channel 1       12       Data Bit 1 (Most Significant Bit) Out         11       "High" Analog Input, Channel 0       13       Data Bit 2 Out         12       Hold Capacitor (Provided, See Figure 1)       13       Sample Mode       13         13       Sample Mode       13       Data Bit 3 Out       Out         14       Offset Adjust (See Figure 6)       14       Short Cycle Control         15       Offset Adjust (See Figure 6)       16       Positive Digital Power Supply, +5V         16       Analog Connect to ADC       "O": Conversion in Progress       (Parallel Data Not Valid)         17       Analog Four Supply, -15V       "O": Conversion Complete       (Parallel Data Valid)         18       "High" ("Low") Analog Input, Channel 12 (4)       "High" ("Low") Analog Input, Channel 12 (5)       "High" ("Low") Analog Input, Channel 12 (5)         19       "High" ("Low") Analog Input, Channel 12 (6)       "O": Conversion Complete       (Parallel Data Not Valid)         20       "High" ("Low") Analog Input, Channel 12 (6)       "O": Conversion Complete       (Parallel Data Not Valid)         <	7	"High" Analog Input, Channel 4	9	Data Bit 4 Out	
<ul> <li>9 "High" Analog Input, Channel 2</li> <li>11 "High" Analog Input, Channel 1</li> <li>12 Data Bit 2 Out</li> <li>11 "High" Analog Input, Channel 0</li> <li>13 Sample-Hold Command</li> <li>"O": Sample Mode</li> <li>"O": Sample Kode</li> <li>"O': Sample Kode</li> <li>"Analog Ground</li> <li>"High" ("Low") Analog Input, Channel 15 (7)</li> <li>"High" ("Low") Analog Input, Channel 13 (5)</li> <li>"High" ("Low") Analog Input, Channel 13 (2)</li> <li>"Conversion In Progress</li> <li>"High" ("Low") Analog Input, Channel 13 (5)</li> <li>"High" ("Low") Analog Input, Channel 13 (5)</li> <li>"High" ("Low") Analog Input, Channel 14 (6)</li> <li>Start Convert I</li> <li>"U': Latched</li> <li>"High" ("Low") Analog Input, Channel 14 (2)</li> <li>Comparator In (See Figure 8)</li> <li>Thour Channel Select, Address Bit A1</li> <li>Input Channel Select, Address Bit A2</li> <li>Input Channel Select, Address Bit A1</li></ul>	. 8	"High" Analog Input, Channel 3	10	Data Bit 3 Out	
10       "High" Analog Input, Channel 1       12       Data Bit 1 (Most Significant Bit) Out         11       "High" Analog Input, Channel 0       13       Data Bit 1 (Most Significant Bit) Out         12       Hold Capacitor (Provided, See Figure 1)       13       Sample-Hold Command       14       Digital Ground         14       Offset Adjust (See Figure 6)       16       Positive Analog Inver Supply, +5V       Status Out         15       Offset Adjust (See Figure 6)       16       Positive Compared to ADC       "0": Conversion in Progress         16       Analog Output       "1": Conversion Complete       "0": Conversion Complete       "0": Conversion Complete         17       Analog Ground       18       +10Volt Reference Out (See Figures 3, 7, 8, 11)         18       "High" ("Low") Analog Input, Channel 15 (7)       19       Clock Out (Runs During Conversion)         18       "High" ("Low") Analog Input, Channel 15 (7)       10       Clock Out (Runs During Conversion)         19       "High" ("Low") Analog Input, Channel 13 (5)       "1": Conversion Complete       "1": Conversion in Progress         23       "High" ("Low") Analog Input, Channel 12 (4)       "1": Conversion in Progress       "1": Conversion in Progress         24       "High" ("Low") Analog Input, Channel 14 (6)       20       Status Out       "0": Conversion	9	"High" Analog Input, Channel 2	11	Data Bit 2 Out	
11       "High" Analog Input, Channel 0       13       Data Bit T (MSB) Out         12       Hold Capacitor (Provided, See Figure 1)       14       Short Cycle Control         13       Sample-Hold Command       Connect to +SV for 12 Bits         "0": Sample-Mode       15       Digital Ground         "1": Hold Mode       15       Digital Bower Supply, +SV         14       Offset Adjust (See Figure 6)       17       Status Out         15       Offset Adjust (See Figure 6)       17       Status Out         16       Analog Output       "0": Conversion in Progress       (Parallel Data Not Valid)         17       Analog Ground       "1": Conversion Complete       (Parallel Data Not Valid)         18       "High" ("Low") Analog Input, Channel 15 (7)       19       Clock Out (Runs During Conversion)         19       "High" ("Low") Analog Input, Channel 13 (5)       "1": Conversion Complete       (Parallel Data Not Valid)         22       "High" ("Low") Analog Input, Channel 13 (5)       "1": Conversion in Progress       (Parallel Data Not Valid)         23       "High" ("Low") Analog Input, Channel 12 (4)       (Parallel Data Not Valid)       Status Out         24       "High" ("Low") Analog Input, Channel 8 (0)       22       Conversion in Progress       Status Out         25 </td <td>10</td> <td>"High" Analog Input, Channel 1</td> <td>12</td> <td>Data Bit 1 (Most Significant Bit) Out</td>	10	"High" Analog Input, Channel 1	12	Data Bit 1 (Most Significant Bit) Out	
12       Hold Capacitor (Provided, See Figure 1)       14       Short Cycle Control         13       Sample-Hold Command       Connect to +5V for 12 Bits       Connect to Bit (n+1) Out for n Bits         "0": Sample Mode       "1": Hold Mode       15       Digital Ground       Digital Ground         14       Offset Adjust (See Figure 6)       16       Positive Digital Power Supply, +5V         15       Offset Adjust (See Figure 6)       16       Positive Digital Power Supply, +5V         16       Analog Output       (Parallel Data Not Valid)       "1": Conversion Complete         "Analog Inout Channel 15 (7)       19       Clock Out (Runs During Conversion)       (Parallel Data Not Valid)         17       Analog Rower Supply, +15V       18       +10Volt Reference Out (See Figure 3)       "0": Conversion Complete         18       "High" ("Low") Analog Input, Channel 13 (5)       "1": Conversion Complete       (Parallel Data Not Valid)         22       "High" ("Low") Analog Input, Channel 12 (4)       Convert Start In       "1": Conversion in Progress         23       "High" ("Low") Analog Input, Channel 8 (0)       22       Comparator In (See Figure 8)       [See Figure 8]         24       Input Channel Select, Address Bit A0       Input Channel Select, Address Bit A0       22       Connect to ADC Pin 22 for         30 <td>11</td> <td>"High" Analog Input, Channel 0</td> <td>13</td> <td>Data Bit 1 (MSB) Out</td>	11	"High" Analog Input, Channel 0	13	Data Bit 1 (MSB) Out	
<ul> <li>Sample-Hold Command</li></ul>	12	Hold Capacitor (Provided, See Figure 1)	14	Short Cycle Control	
"0": Sample ModeConnect to Bit (n+1) Out for n Bits"1": Hold Mode15Digital GroundNormally Connected to ADC Pin 2016Positive Digital Power Supply, +5V14Offset Adjust (See Figure 6)17Status Out15Offset Adjust (See Figure 6)17Status Out16Analog Output"Orrestion in Progress(Parallel Data Not Valid)17Analog Ground18+10Volt Reference Out (See Figures 3, 7, 8, 11)18"High" ("Low") Analog Input, Channel 15 (7)19Clock Out (Runs During Conversion)19"High" ("Low") Analog Input, Channel 14 (6)20Status Out20Negative Analog Power Supply, -15V"Orestion in Progress(Parallel Data Not Valid)21"Positive Analog Power Supply, -15V"Orestion in Progress(Parallel Data Not Valid)22"High" ("Low") Analog Input, Channel 13 (5)"1": Conversion in Progress(Parallel Data Not Valid)23"High" ("Low") Analog Input, Channel 10 (2)Convert Start InReset Logic :	13	Sample-Hold Command		Connect to +5V for 12 Bits	
"1": Hold Mode15Digital GroundNormally Connected to ADC Pin 2016Positive Digital Power Supply, +5V15Offset Adjust (See Figure 6)17Status Out16Analog Output(Parallel Data Not Valid)17Analog foround18+10Volt Reference Out (See Figures 3, 7, 8, 11)18"High" ("Low") Analog Input, Channel 15 (7)19Clock Out (Runs During Conversion)19"High" ("Low") Analog Input, Channel 15 (7)18+10Volt Reference Out (See Figures 3, 7, 8, 11)18"High" ("Low") Analog Input, Channel 14 (6)20Status Out20Negative Analog Power Supply, -15V"O": Conversion Complete (Parallel Data Valid)21Postive Analog Input, Channel 13 (5)"1": Conversion Complete (Parallel Data Valid)22"High" ("Low") Analog Input, Channel 12 (4) 24"High" ("Low") Analog Input, Channel 10 (2)Convert Start In25"High" ("Low") Analog Input, Channel 10 (2)Statu Convert Start In26"High" ("Low") Analog Input, Channel 8 (0)22Comparator In (See Figures 3, 7, 8)27"High" ("Low") Analog Input, Channel 8 (0)22Comparator In (See Figure 3, 7, 8)28Input Channel Select, Address Bit A2 31Bipolar Offset 31Open for Unipolar Inputs 3230Input Channel Select Address Bit A2 32Span R In (See Figure 7)31Input Channel Select Latch "O": Latched 322410V Span R In (See Figure 7)32Input Channel Select Chatche "O": Latched 332424<		"0": Sample Mode		Connect to Bit (n+1) Out for n Bits	
Normally Connected to ADC Pin 2016Positive Digital Power Supply, +5V14Offset Adjust (See Figure 6)17Status Out15Offset Adjust (See Figure 6)17Status Out16Analog Output"0". Conversion in Progress (Parallel Data Valid)"1": Conversion Complete (Parallel Data Valid)17Analog forund18+10Volt Reference Out (See Figures 3, 7, 8, 11)18"High" ("Low") Analog Input, Channel 15 (7)19Clock Out (Runs During Conversion)20Negative Analog Power Supply, +15V10Status Out21Positive Analog Power Supply, +15V"0". Conversion Complete (Parallel Data Valid)"0". Conversion in Progress (Parallel Data Valid)22"High" ("Low") Analog Input, Channel 13 (5)"1": Conversion In Progress (Parallel Data Valid)"1": Conversion in Progress (Parallel Data Valid)23"High" ("Low") Analog Input, Channel 10 (2)Reset Logic :		"1": Hold Mode	15	Digital Ground	
14       Offset Adjust (See Figure 6)       17       Status Out         15       Offset Adjust (See Figure 6)       17       Status Out         16       Analog Output       "0": Conversion in Progress         "Analog In" (See Figure 1)       (Parallel Data Valid)         17       Analog Cound       18         "High" ("Low") Analog Input, Channel 15 (7)       19       Clock Out (Runs During Conversion)         19       "High" ("Low") Analog Input, Channel 14 (6)       20       Status Out         20       Negative Analog Power Supply, -15V       "0": Conversion Complete         21       Positive Analog Input, Channel 13 (5)       "1": Conversion in Progress         22       "High" ("Low") Analog Input, Channel 12 (4)       "1": Conversion in Progress         23       "High" ("Low") Analog Input, Channel 10 (2)       "1": Conversion in Progress         24       "High" ("Low") Analog Input, Channel 10 (2)       "1": Converstart In         25       "High" ("Low") Analog Input, Channel 8 (0)       22       Comparator In (See Figure 3, 7, 8)         28       Input Channel Select, Address Bit A0       Open for Unipolar Inputs       Connect to ADC Pin 22 for         30       Input Channel Select, Address Bit A1       Input Channel Select, Address Bit A2       Isplar Inputs         32 <td< td=""><td></td><td>Normally Connected to ADC Pin 20</td><td>16</td><td>Positive Digital Power Supply, +5V</td></td<>		Normally Connected to ADC Pin 20	16	Positive Digital Power Supply, +5V	
15       Offset Adjust (See Figure 6)       "0": Conversion in Progress         16       Analog Output       (Parallel Data Not Valid)         Normally Connected to ADC       "(Parallel Data Valid)         "Analog Ground       18       +10Volt Reference Out (See Figure 3, 7, 8, 11)         18       "High" ("Low") Analog Input, Channel 15 (7)       19         19       "High" ("Low") Analog Input, Channel 14 (6)       20         20       Negative Analog Power Supply, +15V       (Parallel Data Valid)         21       Positive Analog Input, Channel 13 (5)       "0": Conversion Complete         23       "High" ("Low") Analog Input, Channel 13 (5)       "1": Conversion Complete         24       "High" ("Low") Analog Input, Channel 10 (2)       Reset Logic :	14	Offset Adjust (See Figure 6)	17	Status Out	
16       Analog Output       .(Parallel Data Not Valid)         Normally Connected to ADC       "Analog In" (See Figure 1)         17       Analog Ground       18         18       "High" ("Low") Analog Input, Channel 15 (7)       19         19       "High" ("Low") Analog Input, Channel 14 (6)       20         20       Negative Analog Power Supply, -15V       20         21       Positive Analog Power Supply, -15V       "0": Conversion Complete         21       Positive Analog Input, Channel 13 (5)       "1": Conversion in Progress         23       "High" ("Low") Analog Input, Channel 12 (4)       "1": Convert Start In         24       "High" ("Low") Analog Input, Channel 10 (2)       Reset Logic :	15	Offset Adjust (See Figure 6)		"0": Conversion in Progress	
Normally Connected to ADC       "Analog In" (See Figure 1)         "Analog Ground       18         "High" ("Low") Analog Input, Channel 15 (7)       19         Clock Out (Runs During Conversion)       19         "High" ("Low") Analog Input, Channel 14 (6)       20         Status Out       "O": Conversion Complete (Parallel Data Valid)         20       Negative Analog Power Supply, -15V         21       Positive Analog Input, Channel 13 (5)         23       "High" ("Low") Analog Input, Channel 12 (4)         24       "High" ("Low") Analog Input, Channel 10 (2)         25       "High" ("Low") Analog Input, Channel 10 (2)         26       "High" ("Low") Analog Input, Channel 9 (1)         27       "High" ("Low") Analog Input, Channel 8 (0)         28       Input Channel Select, Address Bit AE         29       Input Channel Select, Address Bit A2         30       Input Channel Select, Address Bit A2         31       Input Channel Select Latch         "O": Latched       24         28 </td <td>16</td> <td>Analog Output</td> <td></td> <td>(Parallel Data Not Valid)</td>	16	Analog Output		(Parallel Data Not Valid)	
"Analog In" (See Figure 1)(Parallel Data Valid)17Analog Ground1818"High" ("Low") Analog Input, Channel 15 (7)1919"High" ("Low") Analog Input, Channel 14 (6)2020Negative Analog Power Supply, -15V2021Positive Analog Power Supply, -15V"0": Conversion Complete22"High" ("Low") Analog Input, Channel 13 (5)"1": Conversion in Progress23"High" ("Low") Analog Input, Channel 12 (4)(Parallel Data Valid)24"High" ("Low") Analog Input, Channel 10 (2)Reset Logic :		Normally Connected to ADC		"1": Conversion Complete	
17       Analog Ground       18       +10Volk Reference Out (See Figures 3, 7, 8, 11)         18       "High" ("Low") Analog Input, Channel 15 (7)       19       Clock Out (Runs During Conversion)         19       "High" ("Low") Analog Input, Channel 14 (6)       20       Status Out         20       Negative Analog Power Supply, +15V       20       Status Out         21       Positive Analog Input, Channel 13 (5)       "O": Conversion Complete (Parallel Data Valid)       "O": Conversion in Progress         23       "High" ("Low") Analog Input, Channel 10 (2)       Reset Logie :		"Analog In" (See Figure 1)	1	(Parallel Data Valid)	
18       "High" ("Low") Analog Input, Channel 15 (7)       19       Clock Out (Runs During Conversion)         19       "High" ("Low") Analog Input, Channel 14 (6)       20       Status Out         20       Negative Analog Power Supply, +15V       20       Status Out         21       Positive Analog Power Supply, +15V       (Parallel Data Valid)         22       "High" ("Low") Analog Input, Channel 13 (5)       "1": Conversion in Progress         23       "High" ("Low") Analog Input, Channel 12 (4)       (Parallel Data Not Valid)         24       "High" ("Low") Analog Input, Channel 10 (2)       Convert Start In         25       "High" ("Low") Analog Input, Channel 9 (1)       Start Convert :	17	Analog Ground	18	+10Volt Reference Out (See Figures 3, 7, 8, 11)	
19       "High" ("Low") Analog Input, Channel 14 (6)       20       Status Out         20       Negative Analog Power Supply, -15V       "0": Conversion Complete         21       Positive Analog Power Supply, +15V       "0": Conversion in Progress         23       "High" ("Low") Analog Input, Channel 12 (4)       "1": Convert Start In         24       "High" ("Low") Analog Input, Channel 10 (2)       Reset Logic:	18	"High" ("Low") Analog Input, Channel 15 (7)	19	Clock Out (Runs During Conversion)	
20Negative Analog Power Supply, -15V"0": Conversion Complete21Positive Analog Power Supply, +15V(Parallel Data Valid)22"High" ("Low") Analog Input, Channel 13 (5)"1": Conversion in Progress23"High" ("Low") Analog Input, Channel 12 (4)(Parallel Data Not Valid)24"High" ("Low") Analog Input, Channel 10 (2)2126"High" ("Low") Analog Input, Channel 9 (1)2127"High" ("Low") Analog Input, Channel 8 (0)2228Input Channel Select, Address Bit AE2329Input Channel Select, Address Bit AE2330Input Channel Select, Address Bit A1Connect to ADC Pin 22 for31Input Channel Select, Address Bit A2Bipolar Inputs32Input Channel Select, Address Bit A2Ser Figure 8)33"0": Latched24"1": Latch "Transparent"2520V Span R In (See Figure 7)2520V Span R In (See Figure 8)26Analog Ground27Gain Adjust (See Figure 7 and 8)28Positive Analog Power Supply, +15V29Buffer In (For External Use)30Invegative Analog Power Supply, -15V31Input Channel Select Latch"0": Latched24"1": Latch "Transparent"26Analog Ground27Gain Adjust (See Figure 7 and 8)28Positive Analog Power Supply, -15V30Buffer In (For External Use)31Negative Analog Power Supply, -15V32Serial Data Out <td>19</td> <td>"High" ("Low") Analog Input, Channel 14 (6)</td> <td>20</td> <td>Status Out</td>	19	"High" ("Low") Analog Input, Channel 14 (6)	20	Status Out	
21Positive Analog Power Supply, 415 V(Parallel Data Valid)22"High" ("Low") Analog Input, Channel 13 (5)"1": Conversion in Progress23"High" ("Low") Analog Input, Channel 11 (3)21Convert Start In25"High" ("Low") Analog Input, Channel 10 (2)Start Convert :	20	Negative Analog Power Supply, -15 V		"O": Conversion Complete	
<ul> <li>22 "High" ("Low") Analog Input, Channel 13 (5)</li> <li>23 "High" ("Low") Analog Input, Channel 11 (3)</li> <li>24 "High" ("Low") Analog Input, Channel 10 (2)</li> <li>26 "High" ("Low") Analog Input, Channel 9 (1)</li> <li>27 "High" ("Low") Analog Input, Channel 8 (0)</li> <li>28 Input Channel Select, Address Bit AE</li> <li>29 Input Channel Select, Address Bit A1</li> <li>30 Input Channel Select, Address Bit A2</li> <li>31 Input Channel Select Latch</li> <li>"0": Latched</li> <li>"0": Latched</li> <li>"1": Catched</li> <li>"1": Latch "Transparent"</li> <li>26 Analog Ground</li> <li>27 Gain Adjust (See Figure 8)</li> <li>28 Positive Analog Power Supply, +15V</li> <li>29 Buffer Out (For External Use)</li> <li>30 Buffer In (For External Use)</li> <li>31 Negative Analog Power Supply, -15V</li> <li>32 Serial Data Out</li> <li>Each Bit Valid On Trailing ()</li> <li>Edd Clock Out ADC Pin 19</li> </ul>	21	Positive Analog Power Supply, +15 v		(Parallel Data Valid)	
23       High ("Low") Analog Input, Channel 12 (4)       (Parallel Data Not Valid)         24       "High" ("Low") Analog Input, Channel 10 (2)       21       Convert Start In         25       "High" ("Low") Analog Input, Channel 9 (1)       Start Convert :	22	"High" ("Low") Analog Input, Channel 13 (5)		(Description in Progress	
24       High ('Low') Analog Input, Channel 11 (3)       21       Convert Start in         25       "High" ("Low") Analog Input, Channel 10 (2)       Start Convert :	23	High (Low) Analog Input, Channel 12 (4)		(Parallel Data Not Valid)	
<ul> <li>25 High (Low) Analog Input, Channel 10 (2)</li> <li>26 "High" ("Low") Analog Input, Channel 9 (1)</li> <li>27 "High" ("Low") Analog Input, Channel 9 (1)</li> <li>27 "High" ("Low") Analog Input, Channel 9 (1)</li> <li>28 Input Channel Select, Address Bit AE</li> <li>29 Input Channel Select, Address Bit A0</li> <li>30 Input Channel Select, Address Bit A2</li> <li>31 Input Channel Select, Address Bit A2</li> <li>32 Input Channel Select Latch</li></ul>	24	"High" ("Low") Analog Input, Channel II (3)	21	Convert Start In	
<ul> <li>26 High ('Low') Analog Input, Channel 9 (1)</li> <li>27 "High'' ("Low') Analog Input, Channel 8 (0)</li> <li>28 Input Channel Select, Address Bit AE</li> <li>29 Input Channel Select, Address Bit A0</li> <li>30 Input Channel Select, Address Bit A2</li> <li>31 Input Channel Select Latch</li></ul>	23	High (Low) Analog Input, Channel 10 (2)			
<ul> <li>27 Fight (* Low ) Analog input, Channel 8 (0)</li> <li>28 Input Channel Select, Address Bit AE</li> <li>29 Input Channel Select, Address Bit A0</li> <li>30 Input Channel Select, Address Bit A1</li> <li>31 Input Channel Select Latch <ul> <li>"0": Latched</li> <li>"1": Latch "Transparent"</li> </ul> </li> <li>23 Bipolar Offset <ul> <li>Open for Unipolar Inputs</li> <li>Connect to ADC Pin 22 for</li> <li>Bipolar Inputs</li> <li>See Figure 8)</li> <li>24 10V Span R In (See Figure 7)</li> <li>"25 20V Span R In (See Figure 8)</li> <li>26 Analog Ground</li> <li>27 Gain Adjust (See Figures 7 and 8)</li> <li>28 Positive Analog Power Supply, +15V</li> <li>29 Buffer Out (For External Use)</li> <li>30 Buffer In (For External Use)</li> <li>31 Negative Analog Power Supply, -15V</li> <li>32 Serial Data Out</li> <li>Each Bit Valid On Trailing (<u>V</u>)</li> </ul> </li> </ul>	20	High (Low) Analog Input, Channel 9(1)	22	Start Convert : $\Psi$	
<ul> <li>28 Input Channel Select, Address Bit AE</li> <li>29 Input Channel Select, Address Bit A0</li> <li>30 Input Channel Select, Address Bit A1</li> <li>31 Input Channel Select, Address Bit A2</li> <li>32 Input Channel Select Latch</li></ul>	27	Input Channel Select Address Bit AF	22	Ripplar Officet	
<ul> <li>30 Input Channel Select, Address Bit A0</li> <li>30 Input Channel Select, Address Bit A1</li> <li>31 Input Channel Select, Address Bit A2</li> <li>32 Input Channel Select Latch</li></ul>	20	Input Channel Select, Address Bit AD	23	Open for Unipolar Inputs	
<ul> <li>31 Input Channel Select, Address Bit A2</li> <li>32 Input Channel Select Latch <ul> <li>"0": Latched</li> <li>"1": Latch "Transparent"</li> </ul> </li> <li>24 10V Span R In (See Figure 8)</li> <li>26 Analog Ground</li> <li>27 Gain Adjust (See Figures 7 and 8)</li> <li>28 Positive Analog Power Supply, +15V</li> <li>29 Buffer Out (For External Use)</li> <li>30 Buffer In (For External Use)</li> <li>31 Negative Analog Power Supply, -15V</li> <li>32 Serial Data Out <ul> <li>Each Bit Valid On Trailing (<u>V</u>)</li> <li>Edge Clock Out ADC Pin 19</li> </ul> </li> </ul>	29	Input Channel Select, Address Bit Al		Connect to ADC Pin 22 for	
<ul> <li>32 Input Channel Select Latch</li> <li>"0": Latched</li> <li>"1": Latch "Transparent"</li> <li>24 10V Span R In (See Figure 8)</li> <li>26 Analog Ground</li> <li>27 Gain Adjust (See Figures 7 and 8)</li> <li>28 Positive Analog Power Supply, +15V</li> <li>29 Buffer Out (For External Use)</li> <li>30 Buffer In (For External Use)</li> <li>31 Negative Analog Power Supply, -15V</li> <li>32 Serial Data Out</li> <li>Each Bit Valid On Trailing ()</li> <li>Edge Clock Out, ADC Pin 19</li> </ul>	31	Input Channel Select, Address Bit A2		Bipolar Inputs	
<ul> <li>"0": Latched</li> <li>"1": Latch "Transparent"</li> <li>24 10V Span R In (See Figure 7)</li> <li>25 20V Span R In (See Figure 8)</li> <li>26 Analog Ground</li> <li>27 Gain Adjust (See Figures 7 and 8)</li> <li>28 Positive Analog Power Supply, +15V</li> <li>29 Buffer Out (For External Use)</li> <li>30 Buffer In (For External Use)</li> <li>31 Negative Analog Power Supply, -15V</li> <li>32 Serial Data Out Each Bit Valid On Trailing () Edge Clock Out ADC Pin 19</li> </ul>	22	Input Channel Select Latch		(See Figure 8)	
<ul> <li>"1": Latch "Transparent"</li> <li>25 20V Span R In (See Figure 8)</li> <li>26 Analog Ground</li> <li>27 Gain Adjust (See Figures 7 and 8)</li> <li>28 Positive Analog Power Supply, +15V</li> <li>29 Buffer Out (For External Use)</li> <li>30 Buffer In (For External Use)</li> <li>31 Negative Analog Power Supply, -15V</li> <li>32 Serial Data Out Each Bit Valid On Trailing ()</li> <li>Edge Clock Out, ADC Pin 19</li> </ul>	52	"O" Latched	24	10V Span B In (See Figure 7)	
26       Analog Ground         27       Gain Adjust (See Figures 7 and 8)         28       Positive Analog Power Supply, +15V         29       Buffer Out (For External Use)         30       Buffer In (For External Use)         31       Negative Analog Power Supply, -15V         32       Serial Data Out         Each Bit Valid On Trailing ()         Edge Clock Out, ADC Pin 19		"1" Latch "Transparent"	25	20V Span R In (See Figure 8)	
27Gain Adjust (See Figures 7 and 8)28Positive Analog Power Supply, +15V29Buffer Out (For External Use)30Buffer In (For External Use)31Negative Analog Power Supply, -15V32Serial Data OutEach Bit Valid On Trailing ()Edge Clock Out, ADC Pin 19		I . Laten I tampatent	26	Analog Ground	
28 Positive Analog Power Supply, +15V 29 Buffer Out (For External Use) 30 Buffer In (For External Use) 31 Negative Analog Power Supply, -15V 32 Serial Data Out Each Bit Valid On Trailing () Edge Clock Out, ADC Pin 19			27	Gain Adjust (See Figures 7 and 8)	
29 Buffer Out (For External Use) 30 Buffer In (For External Use) 31 Negative Analog Power Supply, -15V 32 Serial Data Out Each Bit Valid On Trailing () Edge Clock Out, ADC Pin 19			28	Positive Analog Power Supply. +15V	
<ul> <li>30 Buffer In (For External Use)</li> <li>31 Negative Analog Power Supply, -15V</li> <li>32 Serial Data Out</li> <li>Each Bit Valid On Trailing (<u>V</u>)</li> <li>Edge Clock Out, ADC Pin 19</li> </ul>			29	Buffer Out (For External Use)	
<ul> <li>31 Negative Analog Power Supply, -15V</li> <li>32 Serial Data Out</li> <li>Each Bit Valid On Trailing ()</li> <li>Edge Clock Out, ADC Pin 19</li> </ul>	1		30	Buffer In (For External Use)	
32 Serial Data Out Each Bit Valid On Trailing () Edge Clock Out ADC Pin 19			31	Negative Analog Power Supply, -15V	
Each Bit Valid On Trailing ()	· ·	· · · ·	32	Serial Data Out	
Edge Clock Out ADC Pin 19	1		1	Each Bit Valid On Trailing ()	
Euge Clock Out, ADG TIM 17			1	Edge Clock Out, ADC Pin 19	
### **AD363** Description

#### AD363 DESIGN

#### Concept

The AD363 consists of two separate functional blocks as shown in Figure 1.



#### Figure 1. AD363 Functional Block Diagram

The Analog Input Section contains multiplexers, a differential amplifier, a sample-and-hold, a channel address register and control logic. Analog-to-digital conversion is provided by a 12 bit, 25 microsecond "ADC" which is also available separately as the AD572.

By dividing the data acquisition task into two sections, several important advantages are realized. Performance of each design is optimized for its specific function. Production yields are increased thus decreasing costs. Furthermore, the standard configuration 32 pin packages plug into standard sockets and are easier to handle than larger packages with higher pin counts.

#### Analog Input Section Design

Figure 2 is a block diagram of the AD363 Analog Input Section (AIS).



Figure 2. AD363 Analog Input Section Functional Block Diagram and Pinout

The AIS consists of two 8-channel multiplexers, a differential amplifier, a sample-and-hold, channel address latches and control logic. The multiplexers can be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A unique feature of the AD363 is an internal analog switch controlled by a digital input that performs switching between single-ended and differential modes. This feature allows a single product to perform in either mode without external hard-wire interconnections. Of more significance is the ability to serve a mixture of both single-ended and differential sources with a single AD363 by dynamically switching the input mode control.

Multiplexer channel address inputs are interfaced through a level-triggered ("transparent") input register. With a Logic "1" at the Channel Select Latch input, the address signals feed through the register to directly select the appropriate input channel. This address information can be held in the register by placing a Logic "0" on the Channel Select Latch input. Internal logic monitors the status of the Single-Ended/Differential Mode input and addresses the multiplexers accordingly.

A differential amplifier buffers the multiplexer outputs while providing high input impedance in both differential and singleended modes. Amplifier gain and common mode rejection are actively laser-trimmed.

The sample-and-hold is a high speed monolithic device that can also function as a gated operational amplifier. Its uncommitted differential inputs allow it to serve a second role as the output subtractor in the differential amplifier. This eliminates one amplifier and decreases drift, settling time and power consumption. A Logic "1" on the Sample-and-Hold Command input will cause the sample-and-hold to "freeze" the analog signal while the ADC performs the conversion. Normally the Sampleand-Hold Command is connected to the ADC Status output which is at Logic "1" during conversion and Logic "0" between conversions. For slowly-changing inputs, throughput speed may be increased by grounding the Sample-and-Hold Command input instead of connecting it to the ADC status.

A Polystyrene hold capacitor is provided with each commercial temperature range system (AD363K) while a Teflon capacitor is provided with units intended for operation at temperatures up to  $125^{\circ}$ C (AD363S). Use of an external capacitor allows the user to make his own speed/accuracy tradeoff; a smaller capacitor will allow faster sample-and-hold response but will decrease accuracy while a larger capacitor will increase accuracy at slower conversion rates.

15

The Analog Input Section is constructed on a substrate that includes thick-film resistors for non-critical applications such as input protection and biasing. A separately-mounted lasertrimmed thin-film resistor network is used to establish accurate gain and high common-mode rejection.

#### Analog-to-Digital Converter Design

### Figure 3 is a block diagram of the Analog-to-Digital Converter Section (ADC) of the AD363.



#### Figure 3. AD363 ADC Section (AD572) Functional Diagram and Pinout

Available separately as the AD572, the ADC is a 12-bit, 25 microsecond device that includes an internal clock, reference, comparator and buffer amplifier.

The +10V reference is derived from a low T.C. zener reference diode which has its zener voltage amplified and buffered by an op amp. The reference voltage is calibrated to +10V,  $\pm$ 10mV by active laser-trimming of the thin-film resistors which determine the closed-loop gain of the op amp. 1mA of current is available for external use.

The DAC chip uses 12 precision, high speed bipolar current steering switches, control amplifier and a laser-trimmed thin film resistor network to produce a very fast, high accuracy analog output current. This ladder network is active laser-trimmed to calibrate all bit ratio scale factors to a precision of 0.005% of FSR (full-scale range) to guarantee no missing codes over the operating temperature range. The design of the ADC includes scaling resistors that provide user-selectable analog input signal ranges of  $\pm 2.5, \pm 5, \pm 10, 0$  to  $\pm 5,$  or 0 to  $\pm 10$  volts.

Other useful features include true binary output for unipolar inputs, offset binary and two's complement output for bipolar inputs, serial output, short-cycle capability for lower resolution, higher speed measurements, and an available high input impedance buffer amplifier which may be used elsewhere in the system.

#### THEORY OF OPERATION

#### System Timing

Figure 4 is a timing diagram for the AD363 connected as shown shown in Figure 1 and operating at maximum conversion rate.





The normal sequence of events is as follows:

- The appropriate Channel Select Address is latched into the address register. Time is allowed for the multiplexers to settle.
- 2. A Convert Start command is issued to the ADC which indicates that it is "busy" by placing a Logic "1" on its Status line.
- 3. The ADC Status controls the sample-and-hold. When the ADC is "busy" the sample-and-hold is in the hold mode.
- 4. The ADC goes into its 25 microsecond conversion routine. Since the sample-and-hold is holding the proper analog value, the address may be updated during conversion. Thus multiplexer settling time can coincide with conversion and need not effect throughput rate.
- 5. The ADC indicates completion of its conversion by returning Status to Logic "0". The sample-and-hold returns to the sample mode.
- 6. If the input signal has changed full-scale (different channels may have widely-varying data) the sample-and-hold will typically require 10 microseconds to "acquire" the next input to sufficient accuracy for 12-bit conversion.

After allowing a suitable interval for the sample-and-hold to stabilize at its new value, another Convert Start command may be issued to the ADC.

#### ADC Operation

On receipt of a Convert Start command, the analog-to-digital converter converts the voltage at its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows:

The 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the respective device bit output pins and to the corresponding bit inputs of the feedback DAC.

The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.



#### Figure 5. ADC Timing Diagram (Binary Code 110101011001)

The timing diagram is shown in Figure 5. Receipt of a Convert Start signal sets the Status flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 13 cycles. All SAR parallel bit and Status flip-flops are initialized on the leading edge, and the gated clock inhibit signal removed on the trailing edge of the Convert Start signal. At time t0, B1 is reset and B2-B12 are set unconditionally. At t1 the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At t2, the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at t12. After 100ns delay period, the Status flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the Status flag restores the gated clock inhibit signal, forcing the clock output to the Logic "0" state.

Corresponding serial and parallel data bits become valid on the same positive going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges.

Incorporation of the 100ns delay period guarantees that the parallel (and serial) data are valid at the Logic "1" to "0" transition of the Status flag, permitting parallel data transfer to be initiated by the trailing edge of the Status signal. The versatility and completeness of the AD363 concept results in a large number of user-selectable configurations. This allows optimization of most systems applications.

#### Single-Ended/Differential Mode Control

The 363 features an internal analog switch that configures the Analog Input Section in either a 16-channel single-ended or 8channel differential mode. This switch is controlled by a TTL logic input applied to pin 1 of the Analog Input Section:

- "0": Single-Ended (16 channels)
- "1": Differential (8 channels)

When in the differential mode, a differential source may be applied between corresponding "High" and "Low" analog input channels.

It is possible to mix SE and DIFF inputs by using the mode control to command the appropriate mode. Figure 11 illustrates an example of a "mixed" application. In this case, four microseconds must be allowed for the output of the Analog Input Section to settle to within  $\pm 0.01\%$  of its final value, but if the mode is switched concurrent with changing the channel address, no significant additional delay is introduced. The effect of this delay may be eliminated by changing modes while a conversion is in progress (with the sample-and-hold in the "hold mode"). When SE and DIFF signals are being processed concurrently, the DIFF signals must be applied between corresponding "High" and "Low" analog input channels. Another application of this feature is the capability of measuring 16 sources individually and/or measuring differences between pairs of those sources.

#### Input Channel Addressing

Table 1 is the truth table for input channel addressing in both the single-ended and differential modes. The 16 single-ended channels may be addressed by applying the corresponding digital number to the four Input Channel Select address bits, AE, AO, A1, A2 (Analog Input Section, pins 28–31). In the differential mode, the eight channels are addressed by applying the appropriate digital code to AO, A1 and A2; AE must be enabled with a Logic "1". Internal logic monitors the status of the SE/DIFF Mode input and addresses the multiplexes singly or in pairs as required.

	ADDRESS		ON CHANNEL (Pin Number)			
AE	A2	Al	A0	Single Ended	Differential "Hi" "Lo"	
0	0	0	0	0 (11)	None	
0	0	0	1	1 (10)	None	
0	0	1	0	2 (9)	None	
0	0	1	1	3 (8)	None	
0	1	0	0	4 (7)	None	
0	1	0	1	5 (6)	None	
0	1	1	0	6 (5)	None	
0	1	1	1	7 (4)	None	
1	0	0	0	8 (27)	0 (11) 0 (27)	
1	0	0	1	9 (26)	1 (10) 1 (26)	
1	0	1	0	10 (25)	2 (9) 2 (25)	
i	õ	î	1	11 (24)	3(8) $3(24)$	
-	1	0	0	12 (23)	A (7) 5 (24)	
1	÷	0	ĩ	12 (23)	+ (7) 5 (23) 5 (6) 5 (22)	
			1	15 (22)	5(0) - 5(22)	
1	1	1	0	14 (19)	6 (3) 6 (19)	
1	1	1	1	15 (18)	7 (4) 7 (18)	

Table 1. Input Channel Addressing Truth Table

When the channel address is changed, six microseconds must be allowed for the Analog Input Section to settle to within  $\pm 0.01\%$  of its final output (including settling times of all elements in the signal path). The effect of this delay may be eliminated by performing the address change while a conversion is in progress (with the sample-and-hold in the "hold" mode).

#### Input Channel Address Latch

The AD363 is equipped with a latch for the Input Channel Select address bits. If the Latch Control pin (pin 32 of the Analog Input Section) is at Logic "1", input channel select address information is passed through to the multiplexers. A Logic "0" "freezes" the input channel address present at the inputs at the time of the "1" to "0" transition.

This feature is useful when input channel address information is provided from an address, data or control bus that may be required to service many devices. The ability to latch an address is helpful whenever the user has no control of when address information may change.

#### Sample-and-Hold Mode Control

The Sample-and-Hold Mode Control input (Analog Input Section, pin 13) is normally connected to the Status output (pin 20) from the ADC section. When a conversion is initiated by applying a Convert Start command to the ADC (pin 21), Status goes to Logic "1", putting the sample-and-hold into the "hold" mode. This "freezes" the information to be digitized for the period of conversion. When the conversion is complete, Status returns to Logic "0" and the sample-and-hold returns to the sample mode. Eighteen microseconds must be allowed for the sample-and-hold to acquire ("catch up" to) the analog input to within  $\pm 0.01\%$  of the final value before a new Convert Start command is issued.

The purpose of a sample-and-hold is to "stop" fast changing input signals long enough to be converted. In this application, it also allows the user to change channels and/or SE/ DIFF mode while a conversion is in progress thus eliminating the effects of multiplexer, analog switch and differential amplifier settling times. If maximum throughput rate is required for slowly changing signals, the Sample-and-Hold Mode Control may be wired to ground (Logic "0") rather than to ADC Status thus leaving the sample-and-hold in a continuous sample mode.

#### Hold Capacitor

A 2000pF capacitor is provided with each AD363. One side of this capacitor is wired to the Analog Input Section pin 12, the other to analog ground as close to pin 17 as possible. The capacitor provided with the AD363K is Polystyrene while the wider operating temperature range of the AD363S demands a Teflon capacitor (supplied).

Larger capacitors may be substituted to minimize noise, but acquisition time of the sample-and-hold will be extended. If less than 12 bits of accuracy is required, a smaller capacitor may be used. This will shorten the S/H acquisition time. In all cases, the proper capacitor dielectric must be used; i.e., Polystyrene (AD363K only) or Teflon (AD363K or S). Other types of capacitors may have higher dielectric absorption (memory) and will cause errors. <u>CAUTION</u>: Polystyrene capacitors will be destroyed if subjected to temperatures above +85°C. No capacitor is required if the sample-and-hold is not used.

#### Short Cycle Control

A Short Cycle Control (ADC Section, pin 14) permits the

VOL. 1, 15-20 DATA-ACQUISITION SUBSYSTEMS

timing cycle shown in Figure 5 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, pin 14 is connected to +5V (ADC Section, pin 10). When 10-bit resolution is desired, pin 14 is connected to Bit 11 output pin 2. The conversion cycle then terminates, and the Status flag resets after the Bit 10 decision (t10 + 100ns in timing diagram of Figure 2). Short Cycle pin connections and associated maximum 12-, 10- and 8-bit conversion times are summarized in Table 2.

Connect Short Cycle Pin 14 to Pin:	Bits	Resolution (% FSR)	Maximum Conversion Time (µs)	Status Flag Reset at: (Figure 5)
16	12	0.024	25	t <sub>12</sub> +100ns
2	10	0.10	21	t <sub>10</sub> +100ns
4	8	0.39	17	ts +100ns

#### Table 2. Short Cycle Connections

One should note that the calibration voltages listed in Table 4 are for 12-bit resolution only, and are not those corresponding to the center of each discrete quantization interval at reduced bit resolution.

#### Digital Output Data Format

Both parallel and serial data are in positive-true form and outputted from TTL storage registers. Parallel data output coding is binary for unipolar ranges and either offset binary or two's complement binary, depending on whether Bit 1 (ADC Section pin 12) or its logical inverse Bit 1 (pin 13) is used as the MSB. Parallel data becomes valid approximately 200ns before the Status flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the Status flag.

Serial data coding is binary for unipolar input ranges and offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid on all negative-going clock edges, permitting serial data to be clocked directly into a receiving register on these edges. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 5. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge. All serial data bits will have been correctly transferred at the completion of the conversion period.

#### Analog Input Voltage Range Format

The AD363 may be configured for any of 3 bipolar or 2 unipolar input voltage ranges as shown in Table 3.

Range	Connect Analog Input To ADC Pin:	Connect ADC Span Pin:	Connect Bipolar ADC Pin 23 To:		
0 to +5V	24	25 to 22			
0 to +10V	24				
-2.5V to +2.5V	24	25 to 22			
-5V to +5V	24		22		
-10V to +10V	25				

Table 3. Analog Input Voltage Range Pin Connections

Analog Input - Volts (Center of Quantization Interval)			Input No to FSR	ormalized	Digital Output Code (Binary for Unipolar Ranges; Offset Binary for Bipolar Ranges)		
0 to +10V Range	-5V to +5V Range	-10V to +10V Range	Unipolar Ranges	Bipolar Ranges	B1 (MSB)	B12 (LSB)	
+9.9976 +9.9952 +5.0024 +5.0000	+4.9976 +4.9952 +0.0024 +0.0000	+9.9951 +9.9902 +0.0049 +0.0000	+FSR-1 LSB +FSR-2 LSB +½FSR+1 LSB +½FSR	+½FSR-1 LSB +½FSR-2 LSB : +1 LSB ZERO		1 1 1 1 1 1 1 1 1 0 0 0 0 0 1 0 0 0 0 0	
+0.0024 +0.0000	-4.9976 -5.0000	-9.9951 -10.0000	: +1 LSB ZERO	-½FSR+1 LSB -½FSR	: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00001	

Table 4. Digital Output Codes vs Analog Input For Unipolar and Bipolar Ranges

The resulting input-output transfer functions are given by Table 4.

#### Analog Input Section Offset Adjust Circuit

The offset voltage of the AD363 may be adjusted at either the Analog Input Section or the ADC Section. Normally the adjustment is performed at the ADC but in some special applications, it may be helpful to adjust the offset of the Analog Input Section. An example of such a case would be if the input signals were small (<10mV) relative to Analog Input Section voltage offset and gain was inserted between the Analog Input Section and the ADC. To adjust the offset of the Analog Input Section, the circuit shown in Figure 6 is recommended.



Figure 6. Analog Input Section Offset Voltage Adjustment

Under normal conditions, all calibration is performed at the ADC Section.

#### ADC Offset Adjust Circuit

Analog and power connections for 0 to +10V unipolar and -10V to +10V bipolar input ranges are shown in Figures 7 and 8, respectively, The Bipolar Offset, ADC pin 23 is open-circuited for all unipolar input ranges, and connected to Comparator input (ADC pin 22) for all bipolar input ranges. The zero adjust circuit consists of a potentiometer connected across  $\pm V_S$  with its slider connected through a 3.9M $\Omega$  resistor to Comparator input (ADC pin 22) for all ranges. The tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a -1200ppm/°C tempco contributes a worst-case offset tempco of 8 x 244 x  $10^{-6}$  x 1200ppm/°C = 2.3ppm/°C of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than ±4LSB, use of a carbon composition offset summing resistor normally contributes no more than 1ppm/°C of FSR offset tempco.









#### Figure 8. ADC Analog and Power Connections for Bipolar -10V to +10V Input Range

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco <100 ppm/°C) are used, is shown in Figure 9.



Figure 9. Low Tempco Zero Adj Circuit

#### DATA-ACQUISITION SUBSYSTEMS VOL. 1, 15-21

In either zero adjust circuit, the fixed resistor connected to ADC pin 22 should be located close to this pin to keep the connection runs short, since the Comparator input (ADC pin 22) is quite sensitive to external noise pick-up.

#### Gain Adjust

The gain adjust circuit consists of a 100 $\Omega$  potentiometer connected between +10V Reference Output pin 18 and Gain Adjust Input (ADC pin 27) for all ranges. Both GAIN and ZERO ADJ potentiometers should be multi-turn, low tempco types; 20T cermet (tempco = 100ppm/° C max) types are recommended. If the 100 $\Omega$  GAIN ADJ potentiometer is replaced by a fixed 50 $\Omega$  resistor, absolute gain calibration to ±0.1% of FSR is guaranteed.

#### Calibration

Calibration of the AD363 consists of adjusting offset and gain. Relative accuracy (linearity) is not affected by these adjustments, so if absolute zero and gain error is not important in a given application, or if system intelligence can correct for such errors, calibration may be unnecessary.

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 7, 8, and 9, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and - $\frac{1}{2}$ FSR for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10V Range: Set analog input to +1LSB = +0.0024V. Adjust Zero for digital output = 000000000001; Zero is now calibrated. Set analog input to +FSR -2LSB = +9.9952V. Adjust Gain for 11111111110 digital output code; full-scale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.0000V; digital output code should be 100000000000.

-10V to +10V Range: Set analog input to -9.9951V; adjust Zero for 00000000001 digital output (offset binary) code. Set analog input to +9.9902V; adjust Gain for 11111111110 digital output (offset binary) code. Half-scale calibration check: set analog input to 0.0000V; digital output (offset binary) code should be 10000000000.

Other Ranges: Representative digital coding for 0 to  $\pm 10V$ , -5V to  $\pm 5V$ , and -10V to  $\pm 10V$  ranges is shown in Table 4. Coding relationships are calibration points for 0 to  $\pm 5V$  and -2.5V to  $\pm 2.5V$  ranges can be found by halving the corresponding code equivalents listed for the 0 to  $\pm 10V$  and -5V to  $\pm 5V$  ranges, respectively.

Zero and full-scale calibration can be accomplished to a precision of approximately  $\pm$ ¼LSB using the static adjustment procedure described above. By summing a small sine or triangularwave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of cach discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter II-4.

#### Other Considerations

Grounding: Analog and digital signal grounds should be kept

separate where possible to prevent digital signals from flowing in the analog ground circuit and inducing spurious analog signal noise. Analog Ground (Analog Input Section pin 17, ADC Section pin 26) and Digital Ground (Analog Input Section pin 2 and ADC Section pin 15) are not connected internally; these pins must be connected externally for the system to operate properly. Preferably, this connection is made at only one point, as close to the system as possible. The cases are connected internally to Digital Ground to provide good electrostatic shielding. If the grounds are not tied common on the same card with both system packages, the digital and analog grounds should be connected locally with back-to-back general-purpose diodes as shown in Figure 10. This will protect the AD363 from possible damage caused by voltages in excess of ±1 volt between the ground systems which could occur if the key grounding card should be removed from the overall system. The system will operate properly with as much as ±200mV between grounds, however this difference will be reflected directly as an input offset voltage.



Figure 10. Ground-Fault Protection Diodes

Power Supply Bypassing: The  $\pm 15$  V and  $\pm 5$  V power leads should be capacitively bypassed to Analog Ground and Digital Ground respectively for optimum device performance.  $1\mu$ F tantalum types are recommended; these capacitors should be located close to the system. It is not necessary to shunt these capacitors with disc capacitors to provide additional high frequency power supply decoupling since each power lead is bypassed internally with a 0.039 $\mu$ F ceramic capacitor.

#### Applications

The AD363 contains several unique features that contribute to its application versatility. The more significant features include a precision +10V reference, an uncommitted buffer amplifier, the dynamic single-ended/differential mode switch and simple, uncommitted digital interfaces.

#### Transducer Interfacing

The precision +10V reference, buffer amplifier and mode switch can simplify transducer interfacing. Figure 11 illustrates how these features may be used to advantage.



Figure 11. AD363 Transducer Interface Application

#### VOL. I, 15-22 DATA-ACQUISITION SUBSYSTEMS

The AD590 is a temperature transducer that can be considered an ideal two-terminal current source with an output of one microamp per degree Kelvin (1µA/°K). With an offsetting current of  $273\mu$ A sourced from the +5.46 volt buffered reference through 20kΩ resistors (R1-R12) each of the 12 AD590 circuits develop -20mV/°C. The outputs are monitored with the AD363 front-end in the single-ended mode (Logic "0" on the Mode Control input). The +5.46 volt reference is derived from the ADC +10 volt precision reference and voltage divider R13. R14. Low output impedance for this +5.46 volt reference is provided by the ADC internal buffer amplifier. (The  $10\mu V/^{\circ}C$ offset voltage drift of the buffer amplifier contributes negligible errors.) At 0°C, each temperature transducer circuit delivers a 0 volt output. At 125°C, the output is -2.5V; at -55°C, the output is +1.10V. By using the two's complement ADC output (complemented MSB or sign bit), the negative voltage versus temperature function is inverted and digital reading proportional to temperature in degrees centigrade is provided. Resolution is 0.061°C per least significant bit.

The precision +10 volt reference is also used to power several bridge circuits that require differential read-out. When addressing these bridge transducers, a Logic "1" at the mode control input will switch the AD363 to the differential mode. In many cases, this feature will eliminate the requirement for a differential amplifier for each bridge transducer.

#### **Microprocessor Interfacing**

Digital interfacing to the AD363 has been deliberately left uncommitted; every processor system and application has different interface requirements and designing for one specific processor could complicate other applications.



Figure 12. AD363 Microprocessor Interface Application

The addition of a small amount of hardware will satisfy most interface requirements; an example based on 8080-type architecture is shown in Figure 12.

In this system the data bus is used to transmit multiplexer channel selection and convert and read commands to the AD363. It is also possible to address the AD363 as memory using the address bus to perform channel selection, convert and read operations.

The address lines can be decoded to provide channel selection, ADC convert start, status and ADC data (2 bytes) locations. These are accessed with I/O read/write instructions.

The ADC outputs are buffered with tri-state drivers. Figure 12 shows the 4 most significant ADC data bits and status as one byte



and the 8 least significant ADC data bits as the second byte.

FE <sub>H</sub> :	B5	B6	В7	B8	B9 <sup>-</sup>	B10	B11	B12 (LSB)	
	D7							DO	

Internal tri-state buffering is not provided because in many applications it would be better to have the first byte contain the 8 most significant bits. To accomodate both left and right justified formats would require more package pins and increase complexity.

The operating sequence for this system is as follows:

1	MVI	80 <sub>H</sub>	puts the address for channel 0 (including SE/DIFF mode) into accumulator
2	OUT	FFH	puts 80 <sub>H</sub> on data bus and FF <sub>H</sub> on address bus. Pulses I/O WRITE. OUT FF <sub>H</sub> is decoded as a "LOAD ADDRESS" com- mand to the channel select latches.
3	OUT	FO <sub>H</sub>	puts FO <sub>H</sub> on address bus and pulses I/O WRITE. This is decoded to issue a "CON- VERSION START" to the ADC. Accumulator contents are of no significance
4	IN	FF <sub>H</sub>	puts $FF_H$ on address bus and pulses I/O READ. This is decoded to enable the appropriate tri-states, thus putting status and the 4 most significant bits on the data bus
L.	ہ با	レー	data bus.

The status may be examined for "0" (conversion complete). In that case, the 4 MSB's would be read.



puts  $FE_H$  on address bus and pulses I/O READ. This is decoded to enable the appropriate tri-states, thus putting the 8 least significant bits on the data bus.

At this point, the multiplexer channel selection may be changed and another channel processed with the same instruction set (steps 2 through 5).

#### CAPACITOR OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

#### HOLD CAPACITOR



\*THIS DIMENSION IS FOR POLYSTYRENE CAPACITOR SUPPLIED WITH K GRADE.

MAX BODY LENGTH OF TEFLON CAPACITOR SUPPLIED WITH S GRADE IS 1.00"

#### AD363 ORDERING GUIDE

			· · · ·		Packag Analog	e Styles <sup>1</sup>
Model	Specification Temp Range	Max Gain T.C.	Max Reference T.C.	Guaranteed Temp Range No Missing Codes	Input Section	ADC Section
AD363KD	0 to +70°C	±30ppm/°C	±20ppm/°C	0 to +70°C	HY32D	HY32G
AD363SD	-55°C to +125°C	±25ppm/°C	±20ppm/°C	-55°C to +125°C	HY32D	HY32G
AD363SD/ 883B	Meets all AD363SD specifications after processing to the requirements of MIL-STD-883B, Method 5008.					

NOTE: D Suffix = Dual-In-Line package designator.

<sup>1</sup> See Section 20 for package outline information.

# **ANALOG** Fast, Complete, 16-Channel µP Compatible 12-Bit Data Acquisition System

# AD364

#### ADVANCED TECHNICAL DATA

#### FEATURES

Complete Data Acquisition System in 2-Package IC Form Full 8- or 16-Bit Microprocessor Bus Interface

16 Single-Ended or 8 Differential Channels with Switchable Mode Control

True 12-Bit Operation: Nonlinearity  $\leq \pm 0.012\%$ 

Guaranteed No Missing Codes Over Specified Temperature Range

High Throughput Rate: 20kHz

- Fast Successive Approximation Conversion: 25µs Buried Zener Reference for Long-Term Stability and
- Low Gain TC

Small Size: Requires Only 2.8 Square Inches Short-Cycle Capability

Low Power: 1.4 Watts

Military/Aerospace Temperature Range: -55°C to +125°C MIL-STD-883 Class B Processing Available

#### **PRODUCT DESCRIPTION**

The AD364 is a complete 16 channel, microprocessor compatible, 12-bit data acquisition system in integrated circuit form. The AD364 design is implemented with linear compatible LSI chips, active laser trimming and hybrid technology resulting in maximum performance and flexibility.

The AD364 consists of two separate functional blocks, each in a hermetically sealed dual-in-line package. The analog input section contains two eight-channel multiplexers, a differential amplifier, a sample-and-hold, a channel address register and control logic. The multiplexers may be connected to the differential amplifier in either an 8-channel differential or 16channel single-ended configuration. A unique feature of the AD364 is an internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hard-wire programming and permits a mixture of single-ended and differential sources to be interfaced to an AD364 by dynamically switching the input mode control.

The ADC section contains a complete 12-bit successive approximation ADC, including internal clock, precision 10 volt reference, comparator and bus interface. The ADC uses the newly-developed LCI (Linear-Compatible Integrated Injection Logic) process to provide the low power logic necessary to make a high speed 12-bit ADC and 3-state output buffer circuitry for direct interface to an 8-, 12- or 16-bit micro-processor bus.

The AD364 is available in 4 different grades. The AD364J and K grades are specified for operation over the 0 to  $+70^{\circ}$ C temperature range. The AD364S, T are specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range.

#### AD364 FUNCTIONAL BLOCK DIAGRAM



#### **TWO DUAL IN-LINE PACKAGES**

#### **PRODUCT HIGHLIGHTS**

- 1. The precision laser-trimmed scaling and bipolar offset resistors provide three calibrated ranges; 0 to +10 volts unipolar, or -5 to +5 and -10 to +10 volts bipolar. Typical bipolar offset and full scale calibration errors of  $\pm 0.05\%$  can be trimmed to zero each with one external component.
- The internal buried zener reference is trimmed to 10.00 volts with a ±1% maximum error and 15ppm/°C typical TC. The reference is available externally and can drive up to 1.5mA beyond that required for the reference and bipolar offset resistors.
- 3. The AD364 interfaces to most popular microprocessors with an 8-, 12-, or 16-bit bus without external buffers or peripheral interface controllers. Multiple-mode three-state output buffers connect directly to the data bus while the read and convert commands are taken from the control bus. The 12 bits of output data can be read either as one 12-bit word or as two 8-bit bytes (one with 8 data bits, the other with 4 data bits and 4 trailing zeros).

**SPECIFICATIONS** (typical @ +25°C, ±15V and +5V with 2000pF hold capacitor as provided unless otherwise noted)

PARAMETER	AD364J	AD364K	AD364S	AD364T	UNITS		
ANALOG INPUTS							
Number of Inputs	16 Single-Ended or 8 Differential (Electronically Selectable)						
Input Voltage Range	C C						
T <sub>min</sub> to T <sub>max</sub>	±10	. •	*	*	V .		
Input (Bias) Current per Channel	±50	*	+	•	nA max		
Input Impedance ON Channel	10 <sup>10</sup> /100	•	•	*	Ω/pF		
OFF Channel	10 <sup>10</sup> /10	•	•	*	Ω/pF		
Input Fault Current	20	*	*	*	mA max		
(Power ON or OFF)		•			(Internally		
Common Mode Rejection					Limited)		
Differential Mode 1kHz 20Vp-p	70 min (80 typ)	•	*	•	dB		
Mux Cross Talk (Any OFF Channel							
to Any ON Channel) 1kHz							
20V p-p	-80 max (-90 typ)	*	*	*	dB		
Offset, Channel to Channel	±5	•	•	•	mV max		
ACCURACY		•					
Gain Error <sup>1</sup>	0.3	* .	*	*	% of FSR		
Unipolar Offset Error <sup>2</sup>	±10 ,	<b>±8</b>	•	**	mV		
Bipolar Offset Error <sup>2</sup>	±50	±20	*	**	mV		
Linearity Error	0.024	0.012	•	**	% of FSR max		
T <sub>min</sub> to T <sub>max</sub>	0.024	0.012	*	•	% of FSR max		
Differential Linearity Error	0.024	0.012	•	**	% of FSR max		
T <sub>min</sub> to T <sub>max</sub>	0.024	0.012	*	. *	% of FSR max		
Noise Error	1mV p-p 0.1Hz to 1MHz	*	*	*			
TEMPERATURE COFFFICIENTS							
Gain	54	31	*	**	nnm/°C		
Offset (+10V Bange)	12	7	*	**	ppm/°C		
Operating Temperature Range	$0 t_0 + 70^{\circ} C$	*	$-55^{\circ}$ C to $+125^{\circ}$ C	***	ppm/°C		
					PP		
SIGNAL DYNAMICS							
, Conversion Time	32 max (25 typ)	*	* .	*	μs		
Throughput Rate, Full Accuracy	20 min (25 typ)	*	•	*	kHz		
Sample Hold					•		
Aperture Delay	100 max (50 typ)	*	*	*	ns		
Aperture Uncertainty	500 max (100 typ)	* .	*	*	ps		
Acquisition Time							
To 0.01% of Final Value							
For Full Scale Step	18 max (10 typ)	*	•	*	μs		
Feedthrough at 1kHz	-70 max (-80 typ)	*	•	*	dB		
Droop Rate	2 max (1 typ)	*	*	*	mV/ms		
	<u> </u>		· · · · · · · · · · · · · · · · · · ·				
DIGITAL INPUT SIGNALS				• • •			
Analog Input Section	4 D' D' 4 11						
Input Channel Select	4 Bit Binary Address		•				
	I LS I I L Load	•					
Channel Select Latch	I Laten Fransparent		•	•			
	4 LS TTL Londa	•		•			
Simple Federal/Differential	"O" Single Ended		•	-			
Single Ended/Differential	"1" Differential	*					
Mode Select			•				
Semple and Held Command	"O" Sample Mode						
Sample and Hold Command	"1" Hold Mode	*	*				
	1TTL Load			*			
ADC Section <sup>3</sup> 4 55V. 55 5	TIL LOad			÷ .			
Logic Input Threshold							
Logic input Threshold							
Imin TO Imax	3.0	•		•	Vmin		
Logic I	2.0		•	•	Vmax		
Logic U	0.0		· .	-	v max		
Logic input Current							
Imin to Imax	10	•		•	uA may		
Logic 1	10		•	•	uA may		
	10	•	·		ргі шах		

VOL. I, 15-26 DATA-ACQUISITION SUBSYSTEMS

PARAMETER	AD364J	AD364K	AD364S	AD364T	UNITS
DIGITAL OUTPUT SIGNALS					
Logic Outputs T <sub>min</sub> to T <sub>max</sub>					
Sink Current V <sub>OUT</sub> = 0.4V	1.6	*	•	*	mA min
Source Current V <sub>OUT</sub> = 2.4V	0.5	*	* <sup>1</sup>	• •	mA min
Output Leakage When In					
Three State	±40	*	•	•	µA max
Output Coding					
Unipolar	Positive True Binary	*	•	*	
Bipolar	Positive True Offset				
-	Binary	•	<b>*</b> .	•	
OWER REQUIREMENTS					
Supply Voltages/Currents	+15V, ±5% @ 36mA max	*	*	*	
	-15V, ±5% @ 65mA max	*	*	*	
	+5V. ±5% @ 75mA max	*	* .	*	

 $^{1}$  With 50 resistor from REF IN to REF OUT. Adjustable to zero.

<sup>2</sup>Adjustable to zero.

 $^{3}12/\overline{8}$  line must be hard wired to VLOGIC or digital common.

\*Specifications same as AD364J.

\*\*Specifications same as AD364K.

\*\*\*Specifications same as AD364S.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS (ALL MODELS)

+V, Digital Supply	+5.5V
+V, Analog Supply	+16V
-V, Analog Supply	-16V
V <sub>IN</sub> , Signal	±V, Analog Supply
V <sub>IN</sub> , Digital	0 to +V, Digital Supply
A <sub>GND</sub> to D <sub>GND</sub>	±1V







Figure 2, ADC Section Functional Block Diagram and Pinout

#### PIN FUNCTION DESCRIPTION

	ANALOG INPUT SECTION	ANA	LOG TO DIGITAL CONVERTER SECTION
Pin Number	Function	Pin Number	Function
1	Single-End/Differential Mode Select	1	Logic Power Supply +5V
1	"0": Single-Ended Mode		Data Mode Select $(12/8)$
	"1": Differential Mode		"O". 8 Upper Bits or
2	Digital Common		4 Lower Bits as Selected by Byte
3	Positive Digital Power Supply, +5V		Select $(A_0)$
4	"High" Analog Input, Channel 7	3	Chin Select (CS)
5	"High" Analog Input, Channel 6		"0": Device Selected
6	"High" Analog Input, Channel 5		"1": Device Inhibited
7	"High" Analog Input, Channel 4	4	Byte Address/Short Cycle (A <sub>0</sub> )
8	"High" Analog Input, Channel 3		"0": Upper 8 Bits Enabled $(12/8"0")/$
9、	"High" Analog Input, Channel 2		12 Bit Cycle
10	"High" Analog Input, Channel 1	1	"1": Lower 4 Bits Enabled (12/8"")/
11	"High" Analog Input, Channel 0		8 Bit Cycle
12	Hold Capacitor (Provided, See Figure 3)	5	Read Convert $(R/\overline{C})$
13	Sample-Hold Command		"0": Convert Start
	"0": Sample Mode		"1": Read Enable
	"1": Hold Mode	6	Chip Enable (CE)
	Normally Connected to ADC Pin 28		F: R/C "0", CS "0" Initiates Conversion
14	Offset Adjust (See Figure 7)		R/C "1", CS "0" Initiates Read
15	Offset Adjust (See Figure 7)		"0": Device Disabled
16	Analog Output		"1": Device Enabled
	Normally Connected to ADC	7	Analog Power Supply, +15V (V <sub>CC</sub> )
	"Analog In" (See Figure 3)	8	Reference Out, +10V
17	Analog Common	9	Analog Common (AC)
18	"High" ("Low") Analog Input, Channel 15 (7)	10	Reference In
19	"High" ("Low") Analog Input, Channel 14 (6)	11	Analog Power Supply, -15V (V <sub>EE</sub> )
20	Negative Analog Power Supply, -15V	12	Bipolar Offset
21	Positive Analog Power Supply, +15V	13	10 Volt Span Input
22	"High" ("Low") Analog Input, Channel 13 (5)	14	20 Volt Span Input
23	"High" ("Low") Analog Input, Channel 12 (4)	15	Digital Common (DC)
24	"High" ("Low") Analog Input, Channel 11 (3)	10	Data Bit 0
25	"High" ("Low") Analog Input, Channel 10 (2)	17	Data Bit 1
26	"High" ("Low") Analog Input, Channel 9 (1)	10	Data Bit 2
27	"High" ("Low") Analog Input, Channel 8 (0)	20	Data Bit 4
28	Input Channel Select, Address Bit AE	21	Data Bit 5
29	Input Channel Select, Address Bit AU	22	Data Bit 6
30	Input Channel Select, Address Bit A1	23	Data Bit 7
22	Input Channel Select, Address Bit A2	24	Data Bit 8
32	"O" Latched	25	Data Bit 9
	0 : Latched "1". Latch "Transparent"	26	Data Bit 10
	i : Laten Transparent	27	Data Bit 11
		28	Status Out
		1	
		1	

VOL. I, 15-28 DATA-ACQUISITION SUBSYSTEMS

### **AD364** Description

#### AD364 DESIGN

#### **Concept**

The AD364 consists of two separate functional blocks as shown in Figure 3; each is packaged in a hermetically-sealed DIP.



#### Figure 3. AD364 Functional Block Diagram

The Analog Input Section contains multiplexers, a differential amplifier, a sample-and-hold, a channel address latch and control logic. Analog-to-digital conversion is provided by a 12 bit, 35 microsecond "ADC" which is also available separately as the AD574.

By dividing the data acquisition task into two sections, several important advantages are realized. Performance of each design is optimized for its specific function. Production yields are increased thus decreasing costs. Furthermore, the standard configuration 28 and 32 pin packages plug into standard sockets and are easier to handle than larger packages with higher pin counts.

#### Analog Input Section Design

The AIS consists of two 8-channel multiplexers, a differential amplifier, a sample-and-hold, channel address latches and control logic. The multiplexers can be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A unique feature of the AD364 is an internal analog switch controlled by a digital input that performs switching between single-ended and differential modes. This feature allows a single product to perform in either mode without external hard-wire interconnections. Of more significance is the ability to serve a mixture of both single-ended and differential sources with a single AD364 by dynamically switching the input mode control.

Multiplexer channel address inputs are interfaced through a level-triggered ("transparent") input register. With a Logic "1" at the Channel Select Latch input, the address signals feed through the register to directly select the appropriate input channel. This address information can be held in the register by placing a Logic "0" on the Channel Select Latch input. Internal logic monitors the status of the Single-Ended/Differential Mode input and addresses the multiplexers accordingly.

A differential amplifier buffers the multiplexer outputs while providing high input impedance in both differential and singleended modes. Amplifier gain and common mode rejection are actively laser-trimmed.

The sample-and-hold is a high speed monolithic device that can also function as a gated operational amplifier. Its uncommitted differential inputs allow it to serve a second role as the output subtractor in the differential amplifier. This eliminates one amplifier and decreases drift, settling time and power consumption. A Logic "1" on the Sample and-Hold Command input will cause the sample-and-hold to "freeze" the analog signal while the ADC performs the conversion. Normally the Sampleand-Hold Command is connected to the ADC Status output which is at Logic "1" during conversion and Logic "0" between conversions. For slowly-changing inputs, throughput speed may be increased by grounding the Sample-and-Hold Command input instead of connecting it to the ADC status.

A Polystyrene hold capacitor is provided with each commercial temperature range system (AD364J, K) while a Teflon capacitor is provided with units intended for operation at temperatures up to 125°C (AD364S, T). Use of an external capacitor allows the user to make his own speed/accuracy tradeoff; a smaller capacitor will allow faster sample-and-hold response but will decrease accuracy while a larger capacitor will increase accuracy at slower conversion rates.

The Analog Input Section is constructed on a substrate that includes thick-film resistors for non-critical applications such as input protection and biasing. A separately-mounted lasertrimmed thin-film resistor network is used to establish accurate gain and high common-mode rejection. The metal package affords electromagnetic and electrostatic shielding and is hermetically welded at low temperatures. Welding eliminates the possibility of contamination from solder particles or flux while low temperature sealing maintains the accuracy of the laser-trimmed thin-film resistors.

#### "ADC" Section

The ADC Section is a complete 12-bit A/D converter which requires no external components to provide the complete successive-approximation analog-to-digital conversion function. A block diagram of the ADC is shown in Figure 2. The device consists of two chips, one containing the precision 12-bit DAC with voltage reference, the other containing the comparator, successive-approximation register, clock, output buffers and control circuitry.

When the control section is commanded to initiate a conversion (as described later), it then enables the clock and resets the successive-approximation register (SAR) to all zeros. (Once a conversion cycle has begun, it cannot be stopped or re-started and data is not available from the output buffers). The SAR, timed by the clock, will then sequence through the conversion cycle and return an end-of-convert flag to the control section. The control section will then disable the clock, bring the output status flag low, and enable control functions to allow data read functions by external command.

During the conversion cycle, the internal 12-bit current output DAC is sequenced by the SAR from the most-significant-bit (MSB) to least-significant-bit (LSB) to provide an output current which accurately balances the input signal current through the 5k $\Omega$  (or 10k $\Omega$ ) input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12-bit binary code which accurately represents the input signal to within  $\pm 1/2$ LSB. The temperature-compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to 10.00 volts  $\pm 1\%$ ; it is buffered and can supply up to 1.5mA to an external load in addition to that required to drive the reference input resistor (0.5mA) and bipolar offset resistor (1mA). The thin film application resistors are trimmed to match the full scale output current of the DAC. There are two 5k $\Omega$  input scaling resistors to allow either a 10 volt or 20 volt span. The 10k $\Omega$  bipolar offset resistor is grounded for unipolar operation or connected to the 10 volt reference for bipolar operation.

#### THEORY OF OPERATION

#### System Timing

Figure 4 is a timing diagram for the AD364 connected as shown in Figure 3 and operating at maximum conversion rate.



Figure 4. AD364 Timing Diagram

The normal sequence of events is as follows:

- The appropriate Channel Select Address is latched into the address register. Time is allowed for the multiplexers to settle.
- 2. A Convert Start Control sequence is issued to the ADC which indicates that it is "busy" by placing a Logic "1" on its Status Line.
- 3. The ADC Status controls the sample-and-hold. When the ADC is "busy" the sample-and-hold is in the hold mode.
- 4. The ADC goes into its 35 microsecond conversion routine. Since the sample-and-hold is holding the proper analog value, the address may be updated during conversion. Thus multiplexer settling time can coincide with conversion and need not effect throughput rate.
- The ADC indicates completion of its conversion by returning Status to Logic "0". The sample-and-hold returns to the sample mode.
- 6. If the input signal has changed full-scale (different channels may have widely-varying data) the sample-and-hold will typically require 10 microseconds to "acquire" the next input to sufficient accuracy for 12-bit conversion.

After allowing a suitable interval for the sample-and-hold to stabilize at its new value, another Convert Start control sequence may be issued to the ADC.

#### ADC Operation

There are two sets of control pins on the ADC: the general control inputs (CE,  $\overline{CS}$ , and  $R/\overline{C}$ ), and the internal register control inputs (12/8 and A<sub>O</sub>). The general control pins function

similarly to those on most A/D converters, performing device timing, addressing, cycle initiation and read enable functions. The internal register control inputs, which are not found on most A/D converters, select output data format and conversion cycle length.

The two major control functions, convert start and read enable, are controlled by CE,  $\overline{CS}$ ,  $R/\overline{C}$ . Although all three inputs must be in the correct state to perform the function (for convert start, CE = 1,  $\overline{CS} = 0$ ,  $R/\overline{C} = 0$ ; for read enable, CE = 1,  $\overline{CS} = 0$ ,  $R/\overline{C} = 1$ ), the sequence does not matter. For large systems, typically microprocessor controlled, standard operation for convert start would be to first set  $R/\overline{C} = 0$  (from  $R/\overline{W}$  line); address the chip with  $\overline{CS} = 0$ , then apply a positive start pulse to CE. A read would be done similarly but with  $R/\overline{C} = 1$ .

The  $A_0$  (byte select) and  $12/\overline{8}$  (data format) inputs work together to control the output data and conversion cycle. In almost all situations  $12/\overline{8}$  is hard-wired "high" (to  $V_{LOGIC}$ ) or "low" (to Digital Common). If it is wired high, all 12 data lines will be enabled when the read function is called by the general control inputs. For an 8-bit bus interface,  $12/\overline{8}$  will be wired low. In this mode, only the 8 upper bits or the 4 lower bits can be enabled at once, as addressed by  $A_0$ . For these applications, the 4LSB's (pins 16–19) should be hard-wired to the 4MSB's (pins 24–27). Thus, during a read, when  $A_0$  is low, the upper 8 bits are enabled and present data on pins 20 through 27. When  $A_0$  goes high, the upper 8 data bits are disabled, the 4LSB's then present data to pins 24 to 27, and the 4 middle bits are overridden so that zeros are presented to pins 20 and 23.

The  $A_O$  input performs an additional function of controlling conversion length. If  $A_O$  is held low prior to cycle initiation, a full 12-bit,  $25\mu s$  cycle will result; if  $A_O$  is held high prior to cycle initiation a shortened 8-bit,  $16\mu s$  cycle will result. The  $A_O$  line must be set prior to cycle initiation and held in the desired position at least until STS goes high. Thus, for microprocessor interface applications, the  $A_O$  line must be properly controlled during both the convert start and read functions.

#### STANDARD FULL CONTROL INTERFACE

The timing for the standard full control interface is shown in Figure 4. In this operating mode,  $\overline{CS}$  is used as the address input which selects the particular device,  $R/\overline{C}$  selects between the read data and start conversion functions, and CE is used to time the actual functions.

The left side of the figure shows the conversion start control.  $\overline{CS}$  and  $R/\overline{C}$  are brought low (their sequence does not matter), then the start pulse is applied to CE. The timing diagram shows a time delay for  $\overline{CS}$  and  $R/\overline{C}$  prior to the start pulse at CE. If less time than this is allowed, the conversion will still be started, but an appropriately longer pulse will be needed at CE. However, if the hold times for  $\overline{CS}$  and  $R/\overline{C}$  after the rising edge of the start pulse at CE are not followed, the conversion may not be initiated.

The  $A_O$  line determines the conversion cycle length, and must be selected prior to conversion initiation. If  $A_O$  is low, a 12-bit cycle results; if  $A_O$  is high, an 8-bit short cycle results. Minimum set-up and hold times are shown. The status line goes high to indicate conversion in progress. The analog input signal is allowed to vary until the STS goes high. It must then be held steady until STATUS again goes low at the end of conversion.

The data read function operates in a similar fashion except that  $R/\overline{C}$  is now held high. The data is stored in the output

register and can be recalled at will until a new conversion cycle is commanded. In addition, if the converter is arranged in the 8-bit data mode, the  $A_0$  line now functions as the byte select address, with set-up and hold times as shown. With  $A_0$  low, pins 20 to 27 (DB4-11) come out of three-state and present data. With  $A_0$  high, pins 16-19 (DB0-3) come out of threestate with data and pins 20-23 present active trailing zeros. In the 8-bit mode pins 16-19 will be hard-wired directly to pins 24-27 for direct two-byte loading onto an 8-bit bus. There are two delay times for the data lines after CE is brought low: t<sub>HD</sub> is the delay until data is no longer valid; t<sub>HL</sub> is the delay until the outputs are fully into the high impedance state.

#### TIMING SPECIFICATIONS - FULL CONTROL MODE

taco	300ns max	tan	400ns max
<sup>1</sup> DSC	Joons max	UDD	+00113 max
tHEC	300ns min	t <sub>HD</sub>	100ns min
tSSC	300ns min	tSSR	350ns min
tHSC	200ns min	tSRR	0 min
tSRC	200ns min	tSAR	200ns min
tHRC	200ns min	tHSR	100ns min
tSAC	0 min	thrr	0 min
tHAC	300ns min	tHAR	100ns min
t <sub>C</sub>	15-32µs (12 bit)	t <sub>HL</sub>	600ns max
	10-20µs (8 bit)	tSAL	20ns min
tSHA	10-18µs	tSA	0 min

#### STAND ALONE OPERATION .

For simpler control functions, the AD364 can be controlled with just R/ $\overline{C}$ . In this case, CE is wired high,  $\overline{CS}$  low, 12/ $\overline{8}$ high, and A<sub>O</sub> low. There are two ways of cycling the device with this simple hook-up. If a negative pulse is used to initiate conversion as in Figure 5, the converter will automatically bring the 12 data lines out of three-state at the end of conversion. The data will remain valid on the output lines until another pulse is applied.

If the conversion is initiated by a high pulse as shown in Figure 6, the data lines are held in three-state at the end of conversion until  $R/\overline{C}$  is brought high. The next conversion cycle is initiated when  $R/\overline{C}$  goes low, the data from the previous cycle will remain valid for the time  $t_{HDR}$ . An alternative to the above is to toggle  $R/\overline{C}$  as needed to initiate a new cycle on read data. Data will appear when  $R/\overline{C}$  goes low.

#### TIMING SPECIFICATIONS - STAND ALONE MODE

tHRL	400ns min	
tDS	500ns max	
tHDR	300ns max	
t <sub>HS</sub>	-100ns min	+200ns max
tHRH	150ns min	
tDDR	350ns max	

t<sub>C</sub> (12 bit convert) 15-35µs

 $t_{\rm C}$  (8 bit convert) 10-20 $\mu$ s





Figure 5.

SHORT HIGH PULSE: OUTPUTS SYNCHRONIZED TO RISING EDGE



#### AIS OPERATION

#### Single-Ended/Differential Mode Control

The AD364 features an internal analog switch that configures the Analog Input Section in either a 16-channel single-ended or 8-channel differential mode. This switch is controlled by a TTL logic input applied to pin 1 of the Analog Input Section:

"0":	Single-Ended (16 channels)
"1":	Differential (8 channels)

When in the differential mode, a differential source may be applied between corresponding "High" and "Low" analog input channels.

It is possible to mix SE and DIFF inputs by using the mode control to command the appropriate mode. Figure 10 illustrates an example of a "mixed" application. In this case, four microseconds must be allowed for the output of the Analog Input Section to settle to within ±0.01% of its final value, but if the mode is switched concurrent with changing the channel address, no significant additional delay is introduced. The effect of this delay may be eliminated by changing modes while a conversion is in progress (with the sample-and-hold in the "hold mode"). When SE and DIFF signals are being processed concurrently, the DIFF signals must be applied between corresponding "High" and "Low" analog input channels. Another application of this feature is the capability of measuring 16 sources individually and/or measuring differences between pairs of those sources.

#### Input Channel Addressing

Table 1 is the truth table for input channel addressing in both the single-ended and differential modes. The 16 single-ended channels may be addressed by applying the corresponding

-	ADDRESS			s	ON CHANNE	L (Pin Number)	•
	AE	A2	A1	A0	Single Ended	Differential "Hi" "Lo"	
_	0	0	0	0	0 (11)	None	
	0	0	0	1	1 (10)	None	
	0	0	1	0	2 (9)	None	
	0	0	1	1	3 (8)	None	
	0	1	0	0	4 (7)	None	
	0	1	0	1	5 (6)	None	
	0	1	1	0	6 (5)	None	
	0	1	1	1	7 (4)	None	
	1	0	0	0	8 (27)	0(11) 0(27)	
	1	0	0	1	9 (26)	1 (10) 1 (26)	
	1	0	1	0	10 (25)	2 (9) 2 (25)	
	1	0	1	1	11 (24)	3 (8) 3 (24)	
	1	1	0	0	12 (23)	4 (7) 5 (23)	
	1	1	Ó	1	13 (22)	5 (6) 5 (22)	
	1	1	1	0	14 (19)	6 (5) 6 (19)	
	1	1	1	1	15 (18)	7 (4) 7 (18)	

Table 1. Input Channel Addressing Truth Table

digital number to the four Input Channel Select address bits, AE, AO, A1, A2 (Analog Input Section, pins 28-31). In the differential mode, the eight channels are addressed by applying the appropriate digital code to AO, A1 and A2; AE must be enabled with a Logic "1". Internal logic monitors the status of the SE/DIFF Mode input and addresses the multiplexes singly or in pairs as required.

When the channel address is changed, six microseconds must be allowed for the Analog Input Section to settle to within  $\pm 0.01\%$  of its final output (including settling times of all elements in the signal path). The effect of this delay may be eliminated by performing the address change while a conversion is in progress (with the sample-and-hold in the "hold" mode).

#### Input Channel Address Latch

The AD364 is equipped with a latch for the Input Channel Select address bits. If the Latch Control pin (pin 32 of the Analog Input Section) is at Logic "1", input channel select address information is passed through to the multiplexers. A Logic "0" "freezes" the input channel address present at the inputs at the time of the "1" to "0" transition.

This feature is useful when input channel address information is provided from an address, data or control bus that may be required to service many devices. The ability to latch an address is helpful whenever the user has no control of when address information may change.

#### Sample-and-Hold Mode Control

The Sample and-Hold Mode Control input (Analog Input Section, pin 13) is normally connected to the Status output (pin 28) from the ADC section. When a conversion is initiated by applying a Convert Start control sequence, Status goes to Logic "1", putting the sample-and-hold into the "hold" mode. This "freezes" the information to be digitized for the period of conversion. When the conversion is complete, Status returns to Logic "0" and the sample-and-hold returns to the sample mode. Eighteen microseconds must be allowed for the sampleand-hold to acquire ("catch up" to) the analog input to within ±0.01% of the final value before a new Convert Start command is issued. The purpose of a sample-and-hold is to "stop" fast changing input signals long enough to be converted. In this application, it also allows the user to change channels and/or SE/ DIFF mode while a conversion is in progress thus eliminating the effects of multiplexer, analog switch and differential amplifier settling times. If maximum throughput rate is required for slowly changing signals, the Sample-and-Hold Mode Control may be wired to ground (Logic "0") rather than to ADC Status thus leaving the sample-and-hold in a continuous sample mode.

#### Hold Capacitor

A 2000pF capacitor is provided with each AD364. One side of this capacitor is wired to the Analog Input Section pin 12, the other to analog ground as close to pin 17 as possible. The capacitor provided with the AD364J, K is Polystyrene while the wider operating temperature range of the AD364S, T demands a Teflon Capacitor (supplied).

Larger capacitors may be substituted to minimize noise, but acquisition time of the sample-and-hold will be extended. If less than 12 bits of accuracy is required, a smaller capacitor may be used. This will shorten the S/H acquisition time. In all cases, the proper capacitor dielectric must be used; i.e., Polystyrene (AD364J, K only) or Teflon (any grade). Other types of capacitors may have higher dielectric absorption (memory) and will cause errors. <u>CAUTION</u>: Polystyrene capacitors will be destroyed if subjected to temperatures above +85°C. No capacitor is required if the sample-and-hold is not used.

#### Analog Input Voltage Range Format

The AD364 may be configured for any of 2 bipolar or unipolar input voltage ranges as shown in Table 2.

Range	Connect Analog Input To ADC Pin:	Connect Bipolar ADC Pin 12 To:	
0 to +10V	13		
-5V to +5V	13	8	
-10V to +10V	14	8	

Table 2. Analog Input Voltage Range Pin Connections

Analog Input - Volts (Center of Quantization Interval)			Input Normalized to FSR		Digital Output Code (Binary for Unipolar Ranges; Offset Binary for Bipolar Ranges)		
0 to +10V	-5V to +5V	-10V to +10V	Unipolar	Bipolar	B1 B12		
Range	Range	Range	Ranges	Ranges	(MSB) (LSB)		
+9.9976 +9.9952 : +5.0024 +5.0000	+4.9976 +4.9952 +0.0024 +0.0000	+9.9951 +9.9902 : +0.0049 +0.0000	+FSR-1 LSB +FSR-2 LSB +½FSR+1 LSB +½FSR	+½FSR-1 LSB +½FSR-2 LSB +1 LSB ZERO			
+0.0024	-4.9976	-9.9951	+1 LSB	-½FSR+1 LSB	0 0 0 0 0 0 0 0 0 0 0 0 1		
+0.0000	-5.0000	-10.0000	ZERO	-½FSR	0 0 0 0 0 0 0		

Table 3. Digital Output Codes vs. Analog Input for Unipolar and Bipolar Ranges

#### Analog Input Section Offset Adjust Circuit

The offset voltage of the AD364 may be adjusted at either the Analog Input Section or the ADC Section. Normally the adjustment is performed at the ADC but in some special applications, it may be helpful to adjust the offset of the Analog Input Section. An example of such a case would be if the input signals were small (<10mV) relative to Analog Input Section voltage offset and gain was inserted between the Analog Input Section and the ADC. To adjust the offset of the Analog Input Section, the circuit shown in Figure 7 is recommended. Under normal conditions, all calibration is performed at the ADC Section.



Figure 7. Analog Input Section Offset Voltage Adjustment

#### RANGE CONNECTIONS FOR THE ADC SECTION

The ADC contains all the active components required to perform a complete 12-bit A/D conversion. Thus, for most situations, all that is necessary is connection of the power supplies (+5, +15, and -15 volts), the analog input, and the conversion initiation command. Analog input connections and calibration are easily accomplished; the unipolar operating mode is shown in Figure 8.

All of the thin film application resistors of the ADC are trimmed for absolute calibration. Therefore, in many applications, no calibration trimming will be required. The absolute accuracy for each grade is given in the specification tables. For example, if no trims are used, the AD364K guarantees 4LSB max zero offset error and  $\pm 0.3\%$  (8LSB) max full scale error (typical full scale error is  $\pm 2LSB$ ). If the offset trim is not required, pin 12 can be connected directly to pin 9; the two resistors and trimmer for pin 12 are then not needed. If the full scale trim is not needed, a  $50\Omega \pm 1\%$  resistor should be connected between pin 8 and pin 10.

The analog input is connected between pin 13 and pin 9 for a 0 to +10V input range, between 14 and pin 9 for an input range of 20V. For the 10 volt span input, the LSB has a nominal value of 2.44mV, for the 20 volt span, 4.88mV. If a 10.24V range is desired (nominal 2.5mV/bit), gain trimmer R2 should be replaced by a  $50\Omega$  resistor, and a  $200\Omega$  trimmer inserted in series with the analog input to pin 13. For a full scale range of 20.48V (5mV/bit), use a  $50\Omega$  trimmer into pin 14. The gain trim described below is now done with these trimmers. The nominal input impedance is  $5k\Omega$  into pin 13, and  $10k\Omega$  into pin 14.







Figure 9. Bipolar Input Connections

#### **Calibration**

Calibration of the AD364 consists of adjusting offset and gain. Relative accuracy (linearity) is not affected by these adjustments, so if absolute zero and gain error is not important in a given application, or if system intelligence can correct for such errors, calibration may be unnecessary.

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 8 and 9, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first, then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and -FS for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range. 0 to +10V Range: Set analog input to +1LSB = +0.0024V. Adjust Zero for digital output = 00000000001; Zero is now calibrated. Set analog input to +FSR -2LSB = +9.9952V. Adjust Gain for 11111111110 digital output code; full-scale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.0000V; digital output code should be 10000000000.

-10V to +10V Range: Set analog input to -9.9951V; adjust Zero for 00000000001 digital output (offset binary) code. Set analog input to +9.9902V; adjust Gain for 11111111110 digital output (offset binary) code. Half-scale calibration check: set analog input to 0.0000V; digital output (offset binary) code should be 10000000000.

Other Ranges: Representative digital coding for 0 to +10V, -5V to +5V, and -10V to +10V ranges is shown in Table 3.

Zero and full-scale calibration can be accomplished to a precision of approximately  $\pm$ %LSB using the static adjustment procedure described above. By summing a small sine or triangularwave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter II-4.\*

#### Other Considerations

Grounding: The analog common at pin 9 is the ground reference point for the internal reference and is thus the "high quality" ground for the ADC; it should be connected directly to the analog reference point of the system. In order to achieve all of the high accuracy performance available from the AD364 in an environment of high digital noise content, it is recommended that the analog and digital commons be connected together at the package. The digital common at pin 15 can be connected to the most convenient ground reference point; analog power return is preferred. If digital common contains high frequency noise beyond 200mV this noise may feed through the converter, so that some caution will be required in applying these grounds.

Power Supply Bypassing: The  $\pm 15V$  and  $\pm 5V$  power leads should be capacitively bypassed to Analog Ground and Digital Ground respectively for optimum device performance.  $1\mu F$ tantalum types are recommended; these capacitors should be located close to the system. High frequency power supply decoupling is required for the ADC section only. The AIS has power lead bypassed internally with a 0.039 $\mu$ F ceramic capacitor.

#### **Applications**

#### Transducer Interfacing

The precision +10V reference, buffer amplifier and mode switch can simplify transducer interfacing. Figure 10 illustrates how these features may be used to advantage. The AD590 is a temperature transducer that can be considered an ideal two-terminal current source with an output of one microamp per degree Kelvin  $(1\mu A/^{\circ}K)$ . With an offsetting current of 273 $\mu$ A sourced from the +5.46 volt buffered reference through 20k $\Omega$  resistors (R1-R12) each of the 12 AD590 circuits develop -20mV/°C. The outputs are monitored with the AD364 front-end in the single-ended mode (Logic "0" on the Mode Control input).

\*Available from any Analog Devices sales office. Price is \$5.95.



Figure 10. AD364 Transducer Interface Application

The +5.46 volt reference is derived from the ADC +10 volt precision reference and voltage divider R13, R14. Low output impedance for this +5.46 volt reference is provided by the buffer amplifier. (The  $3\mu$ V/° C offset voltage drift of the buffer amplifier contributes negligible errors.) At 0° C, each temperature transducer circuit delivers a 0 volt output. At 125° C, the output is -2.5V; at -55° C, the output is +1.10V. By using a two's complement ADC output (complementing MSB for a sign bit), the negative voltage versus temperature function is inverted and digital reading proportional to temperature in degrees centigrade is provided. Resolution is 0.061° C per least significant bit.

The precision +10 volt reference is also used to power several bridge circuits that require differential read-out. When addressing these bridge transducers, a Logic "1" at the mode control input will switch the AD364 to the differential mode. In many cases, this feature will eliminate the requirement for a differential amplifier for each bridge transducer.

#### **Microprocessor Interfacing**

The ADC section of the AD364 has a versatile set of control functions which will allow interface to a wide variety of microprocessor types as well as stand alone applications.

Table 4 is a summary of the most popular microprocessor types and their interface requirements. Figures 11 & 12 are examples of the simplicity of the microprocessor interface, as it can be seen no additional parts are required to interface to a 6800  $\mu$ P, only one gate for an 8080.

	ļ	AD574 C0	ONTROL INPUTS		
μP	CE	R/C	टड	A0	
MEMORY MAPPED	(MEMW • MEMR)	(MEMR)	DECODED	<u>ــــــــــــــــــــــــــــــــــــ</u>	
- 8080 - PROGRAMMED I/O	(I/OW • I/OR)	(I/OR)	ADDRESS		
6800	¢2	R/Ŵ	DECODED ADDRESS	A0	
6502	¢2	R/W	DECODED	A0	
MEMORY MAPPED			DECODED ADDRESS WITH MREQ		
– Z80 – PROGRAMMED 1/O	(RD ● WR)	(RD)	DECODED ADDRESS WITH IOR	A0	
8048	(RD • WR)	(RD)	PORT 20.3*	PORT 20 - 3*	

\*Port 2, Lines 0 - 3 Can be Used as a 4 Bit Address Bus. System Address Decoding Requirements Vary from No Hardware to a Fully Latched 12-Bit Address, Depending on System Complexity.

Table 4. Recommended Control Signals for the ADC Section





The single-chip microcomputers now available such as the 8048, 6801 and 3870 include fully decoded I/O ports on the chip, as well as CPU, clock, RAM and ROM. This sidesteps the need for address decoding for I/O devices in many systems. The 8048 contains 64 bytes of RAM, 1k bytes of ROM, and 2 programmable 8-bit I/O ports which can be used either as inputs or outputs. A third 8-bit port, designated BUS, is a bidirectional port which can be used for expanded I/O or memory.

The AD364 interfaces easily to an 8048 single-chip microcomputer to provide a complete data-acquisition system with minimal package count. In this system, 5 of the 8 bits of Port 1 drive the SE/DIFF MODE and channel select address inputs. Since the outputs of Port 1 are already latched, it is not necessary to use the latch built into the AD364. The LATCH input is tied to Logic "1" which causes the latch to be transparent. The set-up byte at Port 1 for the conversion takes the following format:

P1-7



Figure 13. AD364/8048 Interface

P1-0

#### OUTLINE DIMENSIONS PACKAGE SPECIFICATIONS

Dimensions shown in inches and (mm).

#### HOLD CAPACITOR



\*THIS DIMENSION IS FOR POLYSTYRENE CAPACITOR SUPPLIED WITH J AND K GRADES. MAX BODY LENGTH OF TEFLON CAPACITOR SUPPLIED WITH S AND T GRADES 13.00"

#### AD364 ORDERING GUIDE

			Package Style <sup>1</sup>		
Model	Linearity	Temp. Range	Analog Input Section	Analog to Digital Converter	
AD364JD	±0.024%	0 to +70°C	HY32D	D28A	
AD364KD	±0.012%	0 to +70°C	HY32D	D28A	
AD364SD	±0.024%	-55°C to +125°C	HY32D	D28A	
AD364TD	±0.012%	-55°C to +125°C	HY32D	D28A	
AD364SD/883B	±0.024%	-55°C to +125°C	HY32D	D28A	
AD364TD/883B	±0.012%	-55°C to +125°C	HY32D	D28A	

<sup>1</sup>See Section 20 for package outline information.



### Low-Cost, High Speed **Data Acquisition Module**

# **DAS1128**

15

#### FEATURES

**Complete Data Acquisition System 12-Bit Digital Output** 16 Single or 8 Differential Analog Inputs **High Throughput Rate** Selectable Analog Input Ranges Versatile Input/Output/Control Format Low 3 Watt Power Dissipation Small 3" x 4.6" x 0.375" Module



#### GENERAL DESCRIPTION

TYPICAL APPLICATIONS

The DAS1128 is a complete self-contained miniature high speed data acquisition system. The compact 3" x 4.6" x 0.375" module provides the designer with an easily implemented solution to the data acquisition problem. It contains an analog input signal multiplexer, a sample-and-hold amplifier, a 12-bit A/D converter, and all of the programming, timing and control circuitry needed to perform the complete data acquisition function.

The DAS1128 is a high performance device which can digitize an analog signal to an accuracy of ±1/2LSB out of 12 bits, relative to full scale. It has ±8ppm/°C gain temperature coefficient, and the maximum throughput rate can be varied from 50,000 conversions/second for a 12 bit conversion from different analog input channels, to 200,000 conversions/second for a successive 4-bit conversion made on a single channel.

#### DAS1128 WITH INTEL 8080





This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 15-17.

DATA-ACQUISITION SUBSYSTEMS VOL. 1, 15-37

### SPECIFICATIONS

Number of Inputs to Multiplexer

Input Voltage (Full Scale Range)

Maximum Input Voltage Input Current (per channel) Input Impedance Input Capacitance

Input Fault Current (power off or MUX failure) Direct ADC Input Impedance **ACCURACY<sup>1</sup>** Resolution Error Relative to F.S.

**Ouantization Error** Differential Nonlinearity Error @ 33kHz throughput rate @ 50kHz throughput rate Noise Error -FS to +FS Error Between Successive Channel Transitions TEMP. COEFFICIENTS

Gain Offset Differential Nonlinearity SIGNAL DYNAMICS

Throughput Rate (12 Bits)

MUX Crosstalk ("OFF" channels to "ON" channel) Differential Amplifier CMRR SHA Acquisition Time to 0.01% SHA Aperture Uncertainty SHA Feedthrough

#### DIGITAL INPUT SIGNALS Compatibility

MUX Address Inputs (8, 4, 2, 1; Pins 19B through 22B)

MUX ENABLE HI (Pin 18T)

MUX ENABLE LO (Pin 17B)

STROBE (Pin 24T or 25T)

LOAD ENABLE (Pin 24B)

CLEAR ENABLE (Pin 25B)

TRIGGER (Pin 26T)

TRIGGER (Pin 27T)

<sup>1</sup>Warmup time to rated accuracy is 5 minutes. <sup>3</sup>Specification applies only when tracking +15V and -15V supplies are used, and for slowly occuring variations in power supply voltages. Specifications subject to change without notice.

16 Single Ended, 8 True-Differential, 16 Pseudo-Differential -10V to +10V, 0V to +10V, -5V to +5V, 0V to +5V, -10.24V to +10.24V, 0V to +10.24V, -5.12V to +5.12V, or 0V to +5.12V. ±15V 5nA max >10<sup>10</sup> ohms 10pF for "OFF" channel 100pF for "ON" channel

Internally limited to 20mA  $10k\Omega$  for each input line

12 Bits ±½LSB ±½LSB

±1/2LSB: 1LSB max ±11.5B ±%LSB

±1LSB

8ppm/°C, 20ppm/°C max 5ppm/°C, 15ppm/°C max 2.5ppm/°C, 6ppm/°C max

50kHz (max) (includes 5µs for MUX and SHA settling time plus 15µs for ADC)

>80dB down @ 1kHz 70dB to 1kHz 4.5µs max 10ns 70dB down @ 1kHz

Standard DTL/TTL logic levels, 1 unit load/line Positive true natural binary coding selects channel for random addressing mode. Must be stable for 100ns after STROBE. High (Logic "1") input enables MUX "HI" output (for inputs 0 through 7) High (Logic "1") input enables MUX "LO" output (for inputs 8 through 15)

Negative going transition (Logic "1" to Logic "0") updates MUX address register. STROBE 1 must be a Logic "1" to enable STROBE 2. STROBE 2 must be at Logic "1" to enable STROBE 1 High (Logic "1") input allows next

STROBE command to sequentially advance MUX address register. Low (Logic "0") input allows next STROBE command to update MUX address register according to external address inputs.

Low (Logic "0") input allows next STROBE command to reset MUX address to channel "0" overriding LOAD ENABLE.

Positive going transition (Logic "0" to Logic "1") initiates A/D conversion (even during conversion); TRIGGER (Pin 27T) must be at Logic "0" to allow TRIGGER function. Negative going transition (Logic "1" to Logic "0") initiates A/D conversion; Pin 26T (TRIGGER) must be

at Logic "1" to allow TRIGGER function

DIGITAL OUTPUT SIGNALS Compatibility

Parallel Outputs Coding

MUX Address Outputs (8, 8, 4, 2, 1; pins 18B, 19T through 22T) DELAY OUT (Pin 23T)

#### EOC (Pin 27B)

**ADJUSTMENTS & TRIMS** Offset Adjust Internal Adjustment (Externally Accessible) Remote External Adjustment (Pin 16T) Range Adjust Internal Adjustment (Externally Accessible) Remote External Adjustment (Pin 16B) Clock Trim (Pin 26B) Factory Setting (Pin 26B "OPEN") 1.25µs/Bit External Adjustment Range Delay Trim (Pin 23B) Factory Setting (Pin 23B "OPEN") External Adjustment Range CONTROLS SHORT CYCLE (Pin 28T)

Channel Selection Mode (MUX Address Loading Mode)

A-D Conversion/Channel-Select

Range Select (Pin 12T)

Sequences

BINARY SCALE (Pin 15B)

**OUTPUT CODING (Pin 17T)** 

POWER REQUIREMENTS +15V ±3% -15V ±3% +5V ±5% Power Supply Sensitivity<sup>2</sup>: Gain Offset Ref **ENVIRONMENT & PHYSICAL** 

Operating Temperature Storage Temperature **Relative Humidity** Electrical Shielding

Packaging

Standard DTL/TTL logic levels; 5 unit loads/line. BT, B1 through B12 Natural binary, two's complement, offset binary, or one's complement. Pin selectable. Positive true natural binary coding indicates channel selected.

Negative going transition (Logic "1" to Logic "0") occurring normally 5 $\mu$ s (adjustable from 3.0 $\mu$ s to 20µs) after STROBE command initiates A/D conversion automatically when connected to the TRIGGER.

High (Logic "1") output during A/D conversion.

±10LSBs (min)

±10LSBs (min)

±10LSBs (min)

±10LSBs (min)

1.25µs/Bit to 2.08µs/Bit

3.0µs 3.0µs to 20µs

Connect to ground for full 12 bit resolution. Connect to Bn output for resolution to B<sub>n-1</sub> bits. Random, sequential continuous, and sequential triggered. Pin selectable.

Normal (input channel remains selected during its A/D conversion) and overlap (next channel selected during A/D conversion). Pin selectable.

Differential Amplifier gain control: connect to ANA RTN (Pin 2T) for X1 gain; connect to AMP OUT (Pin 13B) for X2 gain. This control is used in FSR selection procedure. Connect to REF ADJ (Pin 16B) to set reference to 10.24V. This control is used in FSR selection procedure.

Ground for 1's complement output code, connect to -15V dc for other available codes.

40mA, 50mA max 70mA, 100mA max 250mA, 500mA max

±2.0mV/V ±4.0mV/V ±0.5mV/V ·

0 to +70°C -25°C to +85°C Up to 95% noncondensing RFI & EMI 6 sides (except connector area) Insulated steel cased module 3.00" x 4.60" x 0.375

(typical @ +25°C and ±15V unless otherwise noted)



# 14-Bit & 15-Bit Sampling Analog To Digital Converter

### DAS1152/DAS1153

#### FEATURES

Complete with High Accuracy Sample/Hold and A/D Converter Differential Nonlinearity: ±0.002% FSR max (DAS1153) Nonlinearity: DAS1152: ±0.003% FSR max DAS1153: ±0.003% FSR max Low Differential Nonlinearity T.C.: ±2ppm/°C max High Throughput Rate: 25kHz max (DAS1152) High Feedthrough Rejection: -100dB Byte-Selectable Tri-State Buffered Outputs Internal Gain & Offset Potentiometers Improved Second Source to A/D/A/M 824 and A/D/A/M 825 Modules

Low Cost

#### APPLICATIONS

Process Control Data Acquisition Automated Test Equipment Seismic Data Acquisition Nuclear Instrumentation Medical Instrumentation Robotics

#### **GENERAL DESCRIPTION**

The DAS1152/DAS1153 are 14-/15-bit sampling analog-to-digital converters having a maximum throughput rate of 25kHz/20kHz. They provide high accuracy, high stability, and functional completeness all in a  $2^{"} \times 4^{"} \times 0.44^{"}$  metal case.

Guaranteed high accuracy system performance such as nonlinearity of  $\pm 0.005\%$  FSR (DAS1152)/ $\pm 0.003\%$  FSR (DAS1153) and differential nonlinearity of  $\pm 0.003\%$  FSR (DAS1152)/ $\pm 0.002\%$  FSR (DAS1153) are provided. Guaranteed stability such as differential nonlinearity T.C. of  $\pm 2ppm/^{\circ}C$  (DAS1153) maximum, zero T.C. of  $\pm 80\mu V/^{\circ}C$  maximum, gain T. C. of  $\pm 8ppm/^{\circ}C$  maximum and power supply sensitivity of  $\pm 0.001\%$  FSR/% V<sub>S</sub> are also provided by the DAS1152/DAS1153.

The DAS1152/DAS1153 make extensive use of both integrated circuit and thin film components to obtain their excellent performance, small size, and low cost. The devices contain a precision sample/hold amplifier, high accuracy 14-/15-bit analog-to-digital converter, tri-state output buffers, internal gain and offset trim potentiometers, and power supply bypass capacitors (as shown in Figure 1).

Four analog input voltage ranges are selectable via user pin programming: 0 to +5V, 0 to +10V,  $\pm 5V$ , and  $\pm 10V$ . Unipolar coding is provided in true binary format with bipolar coding displayed in offset binary and two's complement. Tri-state buffers provide easy interface to bus structured applications.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 15-25.

### DAS1152/DAS1153

#### FUNCTIONAL BLOCK DIAGRAM



#### **OPERATION**

The DAS1152/DAS1153 are functionally complete data acquisition subsystems being fully characterized as such. All the necessary data acquisition and microprocessor interface elements are provided internal to these devices. Accuracy and performance criteria are tested and specified for the entire system. Thus, design time and associated high accuracy problems are minimized because layout and component optimization have already been performed.

For operation, the only connections necessary to the DAS1152/ DAS1153 are the  $\pm$ 15V and +5V power supplies, analog input signal, trigger pulse, and the HI-ENABLE/LO-ENABLE tristate controls. Analog input and digital output programming are user selectable via external jumper connections.

### **SPECIFICATIONS**

(typical @  $+25^{\circ}$ C unless otherwise specified)

MODEL	DAS1152	DAS1153
RESOLUTION	14 Bits	15 Bits
DYNAMIC PERFORMANCE		
Throughput Rate	25kHz max	20kHz max
Conversion Time	35µs max	44µs max
S/H Acquisition Time	4µs max	5µs max
S/H Aperture Delay	50ns	*
S/H Aperture Uncertainty	lns	*
Feedthrough Rejection	– 100dB	*
Droop Rate	0.05µV/µs(0.1µV/µs max)	*
Dielectric Absorption Error	± 0.005% of Input Voltage Change	*
ACCURACY		
Integral Nonlinearity <sup>2</sup>	± 0.005% FSR <sup>3</sup> max	± 0.003% FSR <sup>3</sup> max
Differential Nonlinearity	$\pm 0.003\%$ FSR <sup>3</sup> max	± 0.002% FSR <sup>2</sup> max
No Missing Codes	(+10°C to +40°C)	•
$\pm 3\sigma$ Noise (S/H plus A/D) $\pm 2\sigma$ Noise (A/D)	50 W rms	*
	50µ v 1113	
STABILITY		
Differential Nonlinearity T.C.	± 2ppm/°C max	
Gain T.C.	± 8ppm/°C max	1
Zero T.C.	$\pm 30\mu V/^{\circ}Ctyp, \pm 80\mu V/^{\circ}Cmax$	-
Power Supply Sensitivity	± 0.001% FSR <sup>-7</sup> % V <sub>s</sub>	-
ANALOGINPUT		
Voltage Range	•	
Bipolar	$\pm$ 5V, $\pm$ 10V	*
Unipolar	0  to  + 5V, 0  to  + 10V	*
ADC Input Impedance 0 to +5V	2.5kΩ	*
$0 \text{ to } + 10 \text{V}, \pm 5 \text{V}$	SkΩ	*
± 10V	10.0kΩ	
S/H Input Impedance	100MΩ;5pF	*
DIGITAL INPUTS		
Convert Command <sup>4</sup>	1TTL Load, Positive Pulse	*
	Negative Edge Triggered	*
S/H Control	HOLD = Logic 0	*
	SAMPLE = Logic 1	*
Low Enable, High Enable	ENABLE = Logic 0	*
DIGITAL OUTPUTS		
Parallel Data Outputs		
Unipolar	Binary	*
Bipolar	Offset Binary, 2's Complement	* .
Output Drive	211L Loads	*
Status	Logic "1" During Conversion	*
Output Drive	211L Loads	·*
INTERNAL REFERENCE VOLTAGE	$+10V, \pm 0.3\%$	*
External Load Current (Rated Performance)	2mA max	•
Temperature Stability	± 5ppm/°C max	*
POWER REQUIREMENTS		
Rated Voltages	$\pm 15V(\pm 3\%), \pm 5V(\pm 5\%)$	*
Operating Voltages <sup>5</sup>	$\pm 12V$ to $\pm 17V$ , $\pm 4.75V$ to $\pm 5.25V$	*
Supply Current Drain ± 15V	± 37mA	*
+ 5V	80mA	*
TEMPERATURE RANGE		
Specified	0 to + 70°C	*
Operating	0 to + 70°C	*
Storage	- 25°C to + 85°C	*
Relative Humidity	Meets MIL-STD-202E, Method 103B	*
Shielding	Electrostatic (RFI) 6 Sides,	*
	Electromagnetic (EMI) 5 Sides	*
SIZE	2" × 4" × 0.44" Metal Package	*
	· · · · · · · · · · · · · · · · · · ·	

NOTES

\*Specifications same as DAS1152

Specifications same as DAS1152
Measured in hold mode, input 20V pk-pk @ 10kHz.
Worst-case summation of SFI and A/D nonlinearity errors.
FSR means Full Scale Range.
When connecting the Convert Command and the S/H control terminals together, the pulse width must be long enough for the S/H amplifier to acquire the input signal to the required accuracy 4µs (max, DAS1152)/5µs (max, DAS1153). If the A/D converter is only used, the Convert Command pulse width should be 100m min.
If only the ADC portion is used, the operating power supply voltage can be maintained at ±12V to ±17V. But if the S/H section is required, the operating voltage must be maintained at ±15V (±3%) or the S/H input voltage must be limited to -7V to +10V for a ±12V upply voltage.
Recommended Power Supply: Analog Devices Model 923.
Specifications subject to change without notice.

Specifications subject to change without notice.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).





# 14-Bit & 15-Bit Low Level Data Acquisition Systems

### DAS1155/DAS1156

#### FEATURES

**Functionally Complete:** 

Includes Instrumentation Amplifier, Sample/Hold Amplifier, and Analog to Digital Converter Differential Nonlinearity: ±0.002% FSR max (DAS1156) Guaranteed Nonlinearity: ±0.005% FSR (DAS1155) ±0.003% FSR (DAS1156)

High Common Mode Rejection: -80dB (up to 500Hz) High Feedthrough Rejection: -96dB Resistor Programmable Gain: 1V/V to 1000V/V Byte Selectable Tri-State Buffer Outputs Internal Gain and Offset Potentiometers

APPLICATIONS

Low Level High Accuracy Data Acquisition Systems Process Control Nuclear Instrumentation Automated Test Equipment Medical Instrumentation

#### **GENERAL DESCRIPTION**

The DAS1155/DAS1156 are 14-/15-bit low level data acquisition systems having a maximum throughput rate of 25kHz/20kHz. These data acquisition systems provide high accuracy, high stability, and functional completeness all in a  $2'' \times 4'' \times 0.44''$  metal case.

Guaranteed high accuracy system performance such as nonlinearity of  $\pm 0.005\%$  FSR (DAS1155)/ $\pm 0.003\%$  FSR (DAS1156) and differential nonlinearity of  $\pm 0.003\%$  FSR (DAS1155)/ $\pm 0.002\%$ FSR (DAS1156) are provided. Guaranteed stability such as differential nonlinearity T.C. of  $\pm 2ppm/^{\circ}C$ .maximum, offset T.C. of  $\pm (1 + 50/G) \mu V/^{\circ}$  (RT1) and gain T.C. (RT1) of  $\pm 16ppm/^{\circ}C$  are also provided by the DAS1155/DAS1156.

Each DAS1155/DAS1156 makes extensive use of both integrated circuit and thin-film components to obtain its excellent performance and small size. Incorporated in these devices are a gain programmable instrumentation amplifier, precision sample/hold amplifier, high accuracy 14-/15-bit analog to digital converter, tri-state output buffers, gain and offset trim potentiometers, and power supply bypass capacitors (as shown in Figure 1).

Unipolar coding is provided for true binary format with bipolar coding displayed in offset binary or two's complement. Tri-state buffers are available for easy interface to bus structured applications.

#### DAS1155/DAS1156 FUNCTIONAL BLOCK DIAGRAM



#### **OPERATION**

The DAS1155/DAS1156 are designed, built, and tested to meet system data acquisition requirements. These units can significantly reduce design and debug time by providing, in one package, all of the circuitry necessary for low level data acquisition and microprocessor bus interface.

For operation, the only connections necessary to the DAS1155/ DAS1156 are the  $\pm$  15V and + 5V power supplies, analog input signal, trigger pulse, and the HI-ENABLE/LO-ENABLE tri-state controls. Digital output programming is user selectable via external jumper connections.

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume II, page 15-29.

# SPECIFICATIONS

(tynical @	+ 25°C and rat	ed sunnlies u	inless otherwise	(hetor e
		οα σαρρίισο σ		,

MODEL	DA\$1155	DAS1156
RESOLUTION	14 Bits	15 Bits
DYNAMIC CHARACTERISTICS		
ADC Conversion Time	35µs max	44µs max
IA Settling Time, (10V Output Step)		
to $0.003\%$ FSR ( <i>i</i> ) G = 1	15µs max	*
to $0.003\%$ FSR ( <i>a</i> ) G = 10	15µs max	*
to 0.01% FSR (a) $G = 1000$	50µs max	*
I hroughput Kate (d/G = 1, 10	25KH2 max	20KH2 max
SAMPLEHOLD		
Acquisition Time	4µs max	5µs max
Aperature Delay Time	50ns	*
Aperture Uncertainty Time	lns	*
Feedthrough Rejection	- 96dB	
	0.05μ.ν/μs	-
ACCURACY		
Differential Nonlinearity (FSR) <sup>2</sup>	± 0.003% max	±0.002% max
Integral Nonlinearity (FSR)'	$\pm 0.005\%$ max	$\pm 0.003\%$ max
No Missing Codes	Guaranteed	-
Offset Error	Adjustable to Zero	* ·
Gain Error	Adjustable to Zero	- '
TEMPERATURE COEFFICIENTS	( 50)	
Offset (RTI)	$\pm \left(1 + \frac{30}{G}\right) \mu V^{\circ}C$	*
Gain (RTI)	± 16ppm/°C	*
Differential Nonlinearity	± 2ppm/°C max	*
ANALOGINPUTS	10-Wes + 10W(11-11)	•
Voltage Input Range (ADCFSR)	+ $10mv$ to + $10v$ (Unipolar) + $5mV$ to + $5V/(Binalar)$	*
Instrumentation Amplifier	$\pm 5 \text{m} \sqrt{10} \pm 5 \sqrt{(\text{Bipolar})}$	-
Gain	Peristor Programmable	*
Gain Range	1 to 1000	*
	$(20k\Omega)$	*
Gain Equation	$G = I + \left(\frac{R_G}{R_G}\right)$	
Input Impedance	10 <sup>8</sup> Ω	*
Bias Current	50nA	*
Offset Current	2nA	*
CMR (up to 500Hz)	- 80dB	*
CMV	± 10V	*
DIGITAL INPUTS		
ADC Convert Command <sup>4</sup>	ITTL Load, Positive Pulse	
	Negative Edge Triggered	
SHA Control	HOLD = Logic 0	
	SAMPLE = Logic 1	
Low Enable, High Enable	ENABLE = Logic 0	
DIGITALOUTPUTS		
Parallel Data Outputs	Tri-State	
Unipolar	Binary	
Bipolar	Offset Binary, 2's Complement	
Output Drive	2TTL Loads	
Status	Logic "1" During Conversion	
Output Drive	2TTL Loads	
INTERNAL REFERENCE VOLTAGE	$+10V, \pm 0.3\%$	
External Load Current (Rated Performance)	2mA (max)	
Temperature Stability	±8.5ppm/°C(max)	
POWER DECITIPEMENTS	i i i i	
POWER REQUIREMENTS	+15W + 5% + 5W + 5%	
Operating Voltages <sup>5</sup>	$\pm 10^{\circ} \pm 570$ , $\pm 570 \pm 570$ $\pm 12V to \pm 17V \pm 4.75V to \pm 5.25V$	
Supply Current Drain + 15V	$\pm 45 \text{mA}$	
+ SV	80mA	
TEMPERATURERANGE	0	
Specified	0 to + 70°C	
Storage	- 25°U to + 85°U	
Kelative Humidity	(meets MIL-5 I D-202E, Method 103E	٠, 
SHIELDING	Electrostatic (RFI) 6 sides,	
-	Electromagnet (EMI) 5 sides	
SIZE	$2'' \times 4'' \times 0.44''$ metal package	
NOTES		

#### **OUTLINE DIMENSIONS** Dimensions shown in inches and (mm).





#### INTERCONNECTION AND SHIELDING TECHNIQUES

To preserve the high CMR characteristics of the DAS1155/DAS1156, care must be taken to minimize noise wherever possible. For best performance use twisted shielded cable, for the sensitive input signal, to reduce inductive and capacitive pickup. The cable should be connected as close as possible to the input common mode signal source. Place the gain setting resistor as close as possible to its respective terminal connections to avoid pickup.

NOTES <sup>1</sup>Measured in hold mode, input 20V pk-pk @ 10kHz.

<sup>2</sup>FSR means Full Scale Range.

Worst-case summation of IA, S/H and A/D nonlinearity errors.

<sup>4</sup>When connecting the Convert Command the S/H control terminals together, the pulse width must be long enough for the S/H amplifier to acquire the input signal to the required accuracy

 $\begin{array}{l} 4 \mu_{8} \ (min, DAS1155) \ 5 \mu_{8} \ (min, DAS1156), \\ {}^{5} If a = 12V \ operating power supply is used, the analog input must be limited to <math>\pm 7V. \\ {}^{6} Recommended Power Supply: Analog Devices Model 923. \\ {}^{6} Same specifications as for DAS1155. \\ {}^{5} Specifications subject to change without notice. \end{array}$ 

# **CMOS Switches & Multiplexers**

### Contents

Da

	r age
Selection Guide	16-3
General Information and Definitions of Specifications	16-4
AD7501 8-Channel Multiplexer, High Enables	16-5
AD7502 4-Channel Differential Multiplexer	16-5
AD7503 8-Channel Multiplexer, Low Enables	16-5
AD7506 16-Channel Multiplexer	16-9
AD7507 8-Channel Differential Multiplexer	16-9
AD7510DI Dielectrically Isolated Quad SPST; Address High Closes Switch	16-13
AD7511DI Dielectrically Isolated Quad SPST; Address Low Closes Switch	16-13
AD7512DI Dielectrically Isolated Quad SPDT	16-13
•AD7590DI Dielectrically Isolated Quad SPST; Data Latches	16-21
•AD7591DI Dielectrically Isolated Quad SPST; Data Latches	16-21
•AD7592DI Dielectrically Isolated Dual SPDT; Data Latches	16-21
ADG200 Dielectrically Isolated Dual SPST, Replaces DG200	16-29
ADG201 Dielectrically Isolated Quad SPST, Replaces DG201	16-33

•New product since the 1980 Data-Acquisition Components and Subsystems Catalog

•						
·	 	<b>-</b>				
			ч.,			
			•			
					J.	
						,
	x.					
•						
		*				
						7
,	x					•
	•					
			•	,		
		•	1997 - A.			

# Selection Guide CMOS Switches & Multiplexers

The devices catalogued in this section are grouped into two classes: Switches and Multiplexers. Descriptions, specifications, and application information can be found in the data sheets; definitions of the terminology can be found in the following pages.

#### CMOS IC SWITCHES

0.000 10 00		Vol I
Туре	Characteristics	Page
AD7510DI	Dielectrically isolated Quad SPST; Address High closes switch	16-13
AD7511DI	Dielectrically isolated Quad SPST; Address Low closes switch	16-13
ADG201	Dielectrically isolated Quad SPST, replace DG201	16-33
ADG200	Dielectrically isolated Dual SPST, replace DG200	16-29
AD7512DI	Dielectrically isolated Quad SPDT	16-13
•AD7590DI	Dielectrically Isolated Quad SPST; Data Latches	16-21
•AD7591DI	Dielectrically Isolated Quad SPST; Data Latches	16-21
●AD7592DI	Dielectrically Isolated Dual SPST; Data Latches	16-21
CMOS IC MU	JLTIPLEXERS	Vol I
Туре	Characteristics	Page
AD7501	8-channel multiplexer, High enables	16-5
AD7503	8-channel multiplexer, Low enables	16-5
AD7502	4-channel differential multiplexer	16-5
AD7506	16-channel multiplexer	16-9
AD7507	8-channel differential multiplexer	16-9

•New product since the 1980 Data-Acquisition Components and Subsystems Catalog.

# **Orientation** CMOS Switches & Multiplexers

Analog Devices offers a complete line of monolithic CMOS analog multiplexers and switches, which utilize a high-breakdown CMOS process, in conjunction with a double-layer interconnect for high density. Both 8- and 16-channel multiplexers are available, in one-line and two-line (4- and 8-channel differential) versions. The switches are dielectrically isolated duals and quads, available in a variety of contact forms. Both direct and inverted logic options are available for the most-popular types. The popular AD7510/11/12DI (quad SPST/dual SPDT), which utilize dielectric isolation, are latchup-proof and can withstand overrange to ±25V beyond the supplies.

CMOS switches have extremely low quiescent power dissipation, require little drive or supply current while switching, and are low in cost. Their  $R_{ON}$  is low and is, to a first-order, independent of applied voltage; in the off condition, leakage is quite small, both across the gate and to the drive and supply circuits. Most types respond to TTL/DTL, as well as CMOS, logic.

Definitions for terminal nomenclature used in the data sheets are given below, and a summary of device functions appears on the preceding page. General information on the nature of CMOS, its advantages, its applications, and its protection, is to be found in the *Guide to CMOS Switches and Multiplexers*, available from Analog Devices upon request.

#### MULTIPLEXER TERMINOLOGY

R <sub>ON</sub> :	Ohmic resistance between the output and an addressed input.
RON vs. Temperature:	RON drift over the temperature range.
ΔR <sub>ON</sub> between Switches:	Difference between the R <sub>ON</sub> 's of any two switches.
R <sub>ON</sub> vs. Temperature between Switches:	Difference between the R <sub>ON</sub> drifts of any two switches.
IS:	Current at any switch input, S1 through $S_N$ . This is a leakage current when the switch is open.
IOUT:	Current at the output. This is a leak- age current when all switches are open.
I <sub>OUT</sub> - I <sub>S</sub> :	Difference between the current going into terminal "S" and the current go- ing out of terminal "out" when termi- nal "S" is addressed.
V <sub>INL</sub> :	Digital threshold voltage for the low state.
V <sub>INH</sub> :	Digital threshold voltage for the high state.
CS:	Capacitance between any open termi- nal "S" and ground.
C <sub>OUT</sub> :	Capacitance between the output termi- nal and ground with all switches open.
CS - OUT:	Capacitance between any open termi- nal "S" and the output terminal.
C <sub>SS</sub> :	Capacitance between any two "S" terminals.
ttransition:	Delay time when switching from one address state to another.

· · · · · · · · · · · · · · · · · · ·	
topen:	"OFF" time of both switches when switching from one address state to another.
t <sub>on</sub> (En):	Delay time between the 50% points of the enable input and the switch "ON" condition.
<sup>t</sup> off (En):	Delay time between the 50% points of the enable input and the switch "OFF" condition.
V <sub>DD</sub> :	Most positive voltage supply.
V <sub>SS</sub> :	Most negative voltage supply.
I <sub>DD</sub> :	Positive supply current.
ISS:	Negative supply current.
SWITCH TERMINOI	LOGY
R <sub>DS</sub> :	Ohmic resistance between terminals D and S.
I <sub>D</sub> (I <sub>S</sub> ):	Current at terminals D or S. This is a leakage current when the switch is OFF.
I <sub>DS</sub> :	Current flowing through the closed switch.
I <sub>D</sub> - I <sub>S</sub> :	Leakage current that flows from the closed switch into the body. (This leak age will show up as the difference between the current ID going into the switch and the outgoing current IS.)
$V_D(V_S)$ :	Analog voltage on terminal D (S).
C <sub>S</sub> (C <sub>D</sub> ):	Capacitance between terminal S (D) and ground. (This capacitance is speci- fied for the switch open and closed.)
C <sub>DS</sub> :	Capacitance between terminals D and S. (This will determine the switch iso- lation over frequency.)
C <sub>DD</sub> (C <sub>SS</sub> ):	Capacitance between terminals D (S) of any 2 switches. (This will determine the cross coupling between switches vs. frequency.)
tON:	Delay time between the 50% points of the digital input and switch "ON" condition.
toff:	Delay time between the 50% points of the digital input and switch "OFF" condition.
V <sub>INL</sub> :	Threshold voltage for the low state.
V <sub>INH</sub> :	Threshold voltage for the high state.
IINL (IINH):	Input current of the digital input.
C <sub>IN</sub> :	Input capacitance to ground of the digital input.
V <sub>DD</sub> :	Most positive voltage supply.
V <sub>SS</sub> :	Most negative voltage supply.
I <sub>DD</sub> :	Positive supply current.
ISS:	Negative supply current.

VOL. I, 16-4 CMOS SWITCHES & MULTIPLEXERS



### CMOS 4/8 Channel Analog Multiplexers

# AD7501, AD7502, AD7503

AD7501, AD7503 FUNCTIONAL BLOCK DIAGRAM

#### FEATURES

DTL/TTL/CMOS Direct Interface Power Dissipation: 30μW R<sub>ON</sub>: 170Ω Output "Enable" Control AD7503 Replaces HI-1818

#### GENERAL DESCRIPTION

The AD7501 and AD7503 are monolithic CMOS, 8-channel analog multiplexers which switches one of 8 inputs to a common output depending on the state of three binary address lines and an "enable" input. The AD7503 is identical to the AD7501 except its "enable" logic is inverted. All digital inputs are TTL/DTL and CMOS logic compatible.

The AD7502 is a monolithic CMOS dual 4-channel analog multiplexer. Depending on the state of 2 binary address inputs and an "enable", it switches two output buses to two of 8 inputs.

All 3 devices are excellent examples of a high breakdown CMOS process combined with a double layer interconnect for high density. Silicon nitride passivation ensures long term stability and reliability.

#### PACKAGE IDENTIFICATION<sup>1</sup>

Suffix D: Ceramic DIP – (D16B) Suffix N: Plastic DIP – (N16B)

<sup>1</sup>See Section 20 for package outline information.

#### ABSOLUTE MAXIMUM RATINGS

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V <sub>DD</sub> GND
V <sub>SS</sub> - GND
V Between Any Switch Terminals
Switch Current (I <sub>S</sub> , Continuous) 35mA
Switch Current (I <sub>S</sub> , Surge)
1ms duration, 10% duty cycle
Digital Input Voltage RangeVDD to GND
Power Dissipation (package)
16 pin Ceramic DIP
Up to +75°C
Derates above +75°C by
16 pin Plastic DIP
Up to +70°C
Derates above +70°C by
Operating Temperature
Plastic (JN, KN versions) 0 to +70°C
Ceramic (JD, KD versions)
Ceramic (SD versions)
Storage Temperature

#### CAUTION:

1. Do not apply voltages higher than  $V_{DD}$  and  $V_{SS}$  to any other terminal, especially when  $V_{SS} = V_{DD} = 0V$  all other pins should be at 0V.

The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.



#### AD7502 FUNCTIONAL BLOCK DIAGRAM





16-PIN DIP TOP VIEW

### **SPECIFICATIONS**

 $(V_{DD} = +15V, V_{SS} = -15V \text{ unless otherwise noted})$ 

				OVER SP TEMP. F	ECIFIED			
PARAMETER	VERSION <sup>1</sup> SWITCH		@25°C		AD7501,			
e		CONDITION	AD7501, AD7503	AD7502	AD7503	AD7502	TEST CONDITIONS	
ANALOG SWITCH	A 11	ON	1700 pm 2000 max				$-10V \leq V \leq +10V$	
R <sub>ON</sub> vs. V <sub>S</sub>	All	ON	20% typ	•			$I_{\rm S} = 1.0 {\rm mA}$	
RON vs. Temperature	All	ON	0.5%/°C typ	•			$V_{S} = 0V, I_{S} = 1.0mA$	
$\Delta R_{ON}$ Between Switches R <sub>ON</sub> vs. Temperature Between	Ail	ON	4% typ	•				
Switches	All	ON	±0.01%/°C	•		•		
IS	J, K S	OFF	0.2nA typ, 2nA max 0.5nA max	:	50nA max 50nA max	:	$V_S = -10V$ , $V_{OUT} = +10V$ and $V_S = +10V$ , $V_{OUT} = -10V$	
LOUT	Ј, К	OFF	1nA typ, 10nA max	0.6nA typ, 5nA max	250nA max	125nA max	$V_{S} = -10V, V_{OUT} = +10V$ and $V_{C} = +10V, V_{OUT} = -10V$	
	S	OFF	5nA max	3nA max	250nA max	125nA max	AD7501/02: Enable LOW AD7503: Enable HIGH	
Iout - Isi	J, K S	ON ON	12nA max 5.5nA max	7nA max 3.5nA max	300nA max 300nA max	175nA max 175nA max	V <sub>S</sub> = 0	
DIGITAL CONTROL								
V <sub>INL</sub>	All				0.8V max	•		
V <sub>INH</sub>	J K, S				3.0V min 2.4V min	•	Note 2	
I <sub>INL</sub> or I <sub>INH</sub>	All		10nA typ	•				
C <sub>IN</sub>	All		3pF typ	•				
DYNAMIC CHARACTERISTICS								
ton	All		0.8µs typ	•			$V_{IN} = 0$ to +5.0V	
tOFF	All		0.8µs typ				(See Test Circuit 2)	
C <sub>S</sub>	All	OFF	5pF typ	•				
COUT	All	OFF	SOPF typ	ispr typ				
CSOUT C <sub>SS</sub> Between Any Two Switche	s All	OFF	0.5pF typ	•			•	
POWER SUPPLY			· · · · · · · · · · · · · · · · · · ·					
Inn	All	•	500µA max	•	500µA ma	x *	All Digital Inputs Low	
I	All		500µA max	•	500µA ma	x *		
IDD	All		800µA max	• 1 · · · · · · · · · · · · · · · · · ·	800µA ma	x *	All Digital Inputs High	
Liss	All		800µA max	* /	800µA ma	x *		

NOTES \*Same specifications as AD7501 and AD7503. <sup>1</sup>/N, KN versions specified for 0 to +70° C; JD, KD versions for -25° C to +85° C; and SD versions for -55° C to +125° C. <sup>2</sup>A pullup resistor, typically 1-2kD is required to make the AD75011, AD75021 compatible with TTL/DTL levels. The maximum value is determined by the output leakage current of the driver gate when in the high state.

Specifications subject to change without notice.

#### **TRUTH TABLES**

	AD7501						AI	07502	
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	EN	"ON"		A <sub>1</sub>	Ao	E <sub>N</sub>	"ON"
0	0	0	1	1	1	0	0	1	1&5
0	0	1	1	2		0	1	1	2&6
0	1	0	1	3		1	0	1	3&7
0	1	1	1	4		1	1	1	4 & 8
1	0	0	1	5	- 1	x	x	0	None
1	0	1	1	6	- 1				
1	1	0	1	7			•		
1	1	1	1	8					
х	х	х	0	None					

		AD7	503	
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	E <sub>N</sub>	"ON"
0	0	0	0	1
0	0	1	0	2
0	1	0	0	3
0	1	1	0	4
1	0	0	0	5
1	0	1	0	6
1	1	0	0	7
1	1	1	0	8
х	х	х	1	None

#### **ORDERING INFORMATION**

Plastic (Suffix N)	Ceramic (Suffix D)	Operating Temperature Range
AD7501JN AD7501KN AD7503JN AD7503KN		0 to +70°C
	AD7501JD AD7501KD AD7503JD AD7503KD	-25°C to +85°C
	AD7501SD AD7503SD	-55°C to +125°C
AD7502JN AD7502KN		0 to +70°C
	AD7502JD AD7502KD	-25°C to +85°C
	AD7502SD	-55°C to +125°C

Note: Ceramic versions are available 100% screened to MIL-STD-883, method 5004 for a class B device. To order, add "/883B" to model number.

### **Typical Performance Characteristics**

#### 1. R<sub>ON</sub> As A Function Of Switch Voltage (V<sub>S</sub>)





At Different Temperatures

#### 2. Digital Threshold Voltage (VINH, VINL)



vs. Power Supply





3. TON, TOFF



vs. Digital Input Voltage

4. Power Dissipation



vs. Logic Frequency (50% Duty Cycle)

#### **TYPICAL SWITCHING CHARACTERISTICS**











1µs/DIV







Vs = -10V





VOL. I, 16-8 CMOS SWITCHES & MULTIPLEXERS



### CMOS 8- and 16-Channel Analog Multiplexers

#### FEATURES R<sub>ON</sub>: 300Ω

RON: 30032 Power Dissipation: 1.5mW TTL/DTL/CMOS Direct Interface Break-Before-Make Switching Replaces DG506/DG507

#### **GENERAL DESCRIPTION**

The AD7506 is a monolithic CMOS 16-channel analog multiplexer packaged in a 28-pin DIP. It switches a common output to one of 16 inputs, depending on the state of four address lines and an "enable". The AD7507 is identical to the AD7506 except it has two outputs switched to two of 16 inputs depending on three binary address states and an "enable".

#### ABSOLUTE MAXIMUM RATINGS

$(T_A = +25 \text{ C unless otherwise noted})$
$V_{DD} - GND. \dots + 17V$
$V_{SS}$ – GND
V Between Any Switch Terminals
Digital Input Voltage Range
Switch Current (I <sub>S</sub> , Continuous)
Switch Current (I <sub>s</sub> , Surge)
1ms duration, 10% duty cycle
Power Dissipation (Package)
28 pin Ceramic DIP
Up to +50°C
Derates above $\pm 50^{\circ}$ C by
28 pin Plastic DIP
$\lim_{t \to \infty} t = \int_{-\infty}^{\infty} \frac{1200 \text{mW}}{1200 \text{mW}}$
$D_{\text{proton shows}} = 50^{\circ} \text{C hv}$
Derates above +50 C by Izmw/ C
Operating Temperature
Plastic (J, K versions) 0 to +70°C
Ceramic (J, K versions)25°C to +85°C
Ceramic (S, T versions)
Storage Temperature
CAUTION

1. Do not apply voltages higher than  $V_{DD}$  and  $V_{SS}$  to any other terminal, especially when  $V_{SS} = V_{DD} = 0V$  all other pins should be at 0V.

The digital control inputs are zener protected, however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foram at all times.

### AD7506, AD7507

#### AD7506 FUNCTIONAL BLOCK DIAGRAM



AD7507 FUNCTIONAL BLOCK DIAGRAM



#### AD7 506 PIN CONFIGURATION TOP VIEW





CMOS SWITCHES & MULTIPLEXERS VOL. 1, 16-9

# **SPECIFICATIONS** (V<sub>DD</sub> = +15V, V<sub>SS</sub> = -15V unless otherwise noted)

ARAMETER		VERSION <sup>1</sup>	SWITCH	⊛ +25°C	OVER SPECIFIED TEMP. RANGE	TEST CONDITIONS
NALOG SWITCH						
RON		Ј, К	ON	300Ω typ, 450Ω max	550Ω max	$V_{0} = -10V$ to $+10V$ . L = 1mA
		S, T	ON	400Ω max	500Ω max	
R <sub>ON</sub> vs. V <sub>S</sub>		All	ON	15% typ		
R <sub>ON</sub> vs. Temperature		All	ON	0.5%/°C typ		
△R <sub>ON</sub> Between Switches	a · .	All	ON	4% typ		$V_{\rm S} = 0V$ , $I_{\rm S} = 1$ mA
RON vs. Temperature Bet	ween Switches	Ali	ON	0.05%/°C typ		
Is (OFF)		Ј, К	OFF	0.05nA typ, 5nA max	50nA max	
		S, T	OFF	0.05nA typ, 1nA max	50nA max	$V_{S} = -10V, V_{OUT} = +10V$
IOUT (OFF)	AD7506	J, K	OFF	0.3nA typ, 20nA max	500nA max	and
		S, T	OFF	0.3nA typ, 10nA max	500nA max	$V_{s} = +10V, V_{OUT} = -10V$
	AD7507	І. К	OFF	0.3nA typ. 10nA max	250nA max	"Enable" Low
		S, T	OFF	0.3nA typ, 5nA max	250nA max	
lour - le	AD7506	1.8	ON	0.3 n A min 20 n A	500n A mar	
(Any Switch ON)	AD7300	ј. љ 5 т	ON	0.3nA typ, 20nA max	500nA max	
	AD SEAS			o i i i i i i i i	5001/1 IIIAA	$V_{S} = 0$
	AD7507	J, К С. Т.	ON	0.3nA typ, 10nA max	250nA max	-
		5, 1	UN	0.3nA typ, 5nA max	250nA max	
IGITAL CONTROL						
VINL					0.8V max	
		J, S			3.0V min	Note 2
VINH		К, Т			2.4V min	
INL or INH		All		10µA max	30µA max	
C <sub>IN</sub>		All		3pF typ		
VNAMIC CHARACTERIS	TICS <sup>3</sup>	1				
TTP ANISTRION		I.S		700ns typ		
TRANSITION		К, Т		700ns typ, 1000ns max		V <sub>p1</sub> : 0 to 3.0V
LOPEN		All		100ns typ		
ton (Fn)		1.5		0 But tup		· · · · · · · · · · · · · · · · · · ·
'ON (EII)		ј, з к. т		1 Sus max		
t (Fn)		1.5		0 But tup		V <sub>EN</sub> : 0 to 3.0V
OFF (LII)		ј, 5 К Т		1//s max		
HOEF! I. I.				1µ5 max		
OFF Isolation		All		70dB typ		$V_{EN} = 0, R_L = 200\Omega, C_L = 3.0 pF,$
						$v_{\rm S} = 3.0 v \text{ rms}, \text{ f} = 50 \text{ kHz}$
<u> </u>		All	OFF	5pF typ		
COUT	AD7506	All	OFF	40pF typ		
	AD7507	All	OFF	20pF typ		
Cs-OUT		All	OFF	0.5pF typ		
Cee Between Any Two St	witches	All	OFF	0 5nF typ		
JWER SUPPLY		1 1	OFF	0.05-1		
DD		ј, К. С. Т.	OFF	0.05mA typ, 1mA max	1 A	
		3, 1	OFF	0.05mA typ, 1mA max	2mA max	All Digital Inputs Low
SS		ј, К. 6 Т	OFF	0.05mA typ, 1mA max		
		5, 1	UFF	0.05mA typ, 1mA max	2mA max	
DD		Ј, К	ON	0.3mA typ, 1mA max		
<del></del>		S, T	ON	0.3mA typ, 1mA max	2mA max	All Digital Inputs Wat
4 <sub>SS</sub>		Ј, К	UN	0.05mA typ, 1mA max		

NOTES: <sup>1</sup>JN, KN versions specified for 0 to +70°C; JD, KD versions for -25°C to +85°C; and SD, TD versions for -55°C to +125°C. <sup>3</sup>A pullup resistor, typically 1-2kΩ is required to make the J and S versions compatible with TTL/DTL. The maximum value is determined by the output leakage current of the driver gate when in the high state. <sup>3</sup>AC parameters are sample tested to ensure conformance to specifications. Specifications subject to change without notice.

#### **TRUTH TABLES**

	1		-			1	<b></b>	
		AI	77506			ŧ :		
A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	EN	"ON"		- A <sub>2</sub>	Α
0	0	0	0	1	1	]	0	0
0	0	0	1	1	2		0	0
0.	0	1	0	1	3		0	1
0	0	1	1	1	4		0	1
0	1	0	0	1	5		1	0
0	1	0	1	1	6	ł	1	0
0	1	1	0	1	7	[	1	1
0	1	1	1	1	8		1	1
1	0	0	0	1	9		x	Х
1	0	0	1	1	10			
1	0	1	0	1	11			
1	0	1	1	1	12			
1	1	0	0	1	13			
1	1	0	1	i	14			
11	1	1 .	0	1	15	1		
1	1	1	1	1	16			
x	x	x	x	0	None			

A <sub>2</sub>	Δ.			
		A <sub>0</sub>	EN	"ON"
0	0	0	1	1&9
0	0	1	1	2 & 10
0	1	0	1.	3&11
0	1	1	1	4 & 12
1	0	0	1	5&13
1	0	1	1	6 & 14
1	1	0	1	7 & 15
1	1	1	1	8 & 16
х	х	х	0	None
				•

#### **ORDERING INFORMATION**

	Operating Temperature Range
AD7506JN Ad7506KN Ad7507JN Ad7507KN	0 to +70°C
AD7506JD AD7506KD AD7507JD AD7507KD	-25°C to +85°C
AD7506SD AD7506TD AD7507SD AD7507TD	-55°C to +125°C

#### PACKAGE **IDENTIFICATION<sup>1</sup>**

Suffix D: Ceramic DIP - (D28A) Suffix N: Plastic DIP - (N28A) <sup>1</sup> See Section 20 for package outline information.
# **Typical Performance Characteristics**

1. RON vs. VS

(Ω) 64 600 560 520 :7.5 480 440 400 ± 10V 360 320 12.5V 280 +15V 240 20 - 10 8 10 V<sub>S</sub> (V) 0

At Different Power Supplies











At Different Temperatures

2. IOUT vs. VOUT



5. PD vs. Logic Frequency



16

#### TYPICAL SWITCHING CHARACTERISTICS

#### **TEST CIRCUIT 1**



0.5µs/DIV



0.5µs/DIV

 $\begin{array}{l} S_1 = -10V, \, S_{16} = +10V, \\ S_2 - S_{15} = 0V, \, R_L = 1K \end{array}$ 

N							
DIV)							
TL (VIC				_			
	····			Ē			
1 =	+10v	, s	2=	- ;	101	1,	

**TEST CIRCUIT 2** 









 $S_1$  through  $S_{16} = +10V$ 







 $S_1$  through  $S_{16} = 0V$ 



## DI CMOS **Protected Analog Switches**

## AD7510DI, AD7511DI, AD7512DI

#### FEATURES

Latch-Proof Overvoltage-Proof: ±25V Low  $R_{ON}$ : 75 $\Omega$ Low Dissipation: 3mW **TTL/CMOS Direct Interface** Silicon-Nitride Passivated Monolithic Dielectrically-Isolated CMOS

#### AD7510DI, AD7511DI, AD7512DI FUNCTIONAL BLOCK DIAGRAMS



#### TOP VIEW

16

#### ORDERING INFORMATION

Plastic	Ceramic	Operating Temperature Range
AD7510DIJN AD7510DIKN AD7511DIJN AD7511DIKN AD7511DIKN AD7512DIJN AD7512DIKN		0 to +70°C
	AD7510DIJD AD7510DIKD AD7511DIJD AD7511DIKD AD7512DIJD AD7512DIKD	25°C to +85°C
	AD7510DISD AD7511DISD AD7511DITD AD7512DISD AD7512DISD	−55°C to +125°C

#### CONTROL LOGIC

- AD7510DI: Switch "ON" for Address "HIGH"
- AD7511DI: Switch "ON" for Address "LOW"
- AD7512DI: Address "HIGH" makes S1 to Out 1 and S3 to Out 2

#### GENERAL DESCRIPTION

The AD7510DI, AD7511DI and AD7512DI are a family of latch proof dielectrically isolated CMOS switches featuring overvoltage protection up to  $\pm 25V$  above the power supplies. These benefits are obtained without sacrificing the low "ON" resistance (75 $\Omega$ ) or low leakage current (400pA), the main features of an analog switch.

The AD7510DI and AD7511DI consist of four independent SPST analog switches packaged in a 16-pin DIP. They differ only in that the digital control logic is inverted. The AD7512DI has two independent SPDT switches packaged in a 14-pin DIP.

Very low power dissipation, overvoltage protection and TTL/ CMOS direct interfacing are achieved by combining a unique ' circuit design and a dielectrically isolated CMOS process. Silicon nitride passivation ensures long term stability while monolithic construction provides reliability.

#### PACKAGE IDENTIFICATION<sup>1</sup>

- Suffix D: Ceramic DIP
- AD7510DI, AD7511DI (D16B) AD7512DI - (D14B)
- Suffix N: Plastic DIP AD7510DI, AD7511DI - (N16B) AD7512DI - (N14B)

<sup>1</sup>See Section 20 for package outline information.

# **SPECIFICATIONS** (VDD = +15V, VSS = -15V unless otherwise noted)

COMMERCIAL VERSIONS (J, K)					
PARAMETER	MODEL	VERSION	+25°C	0 to +70°C (N) -25°C to +85°C (D)	TEST CONDITIONS
ANALOG SWITCH					
R <sub>ON</sub>	All	J, K	75 $\Omega$ typ, 100 $\Omega$ max	175Ω max	$-10V \le V_D \le +10V$
$R_{ON} vs_V_D (v_S)$	All	J, K	20% typ		$I_{\rm DS} = 1.0 {\rm mA}$
R <sub>ON</sub> Drift	All	Ј, К	+0.5%/°C typ		
R <sub>ON</sub> Match	All	Ј, К	1% typ		$V_{\rm D} = 0, \ I_{\rm DS} = 1.0 {\rm mA}$
Match	Ali	J, K	0.01%/°C typ		•
I <sub>D</sub> (I <sub>S</sub> ) OFF <sup>1</sup>	All	Ј, К	0.5nA typ, 5nA max	500nA max	$V_{D} = -10V, V_{S} = +10V \text{ and}$ $V_{D} = +10V, V_{S} = -10V$
I <sub>D</sub> (I <sub>S</sub> )ON <sup>1</sup>	All	ј, к	10nA max		$V_{S} = V_{D} = +10V$
					$V_{S} = V_{D} = -10V$
LOUT	AD7512DI	Ј, К	15nA max	1500nA max	$V_{S1} = V_{OUT} = \pm 10V, V_{S2} = \mp 10V$ and $V_{S2} = V_{OUT} = \pm 10V, V_{S1} = \mp 10V$
DIGITAL CONTROL					
V <sub>INL</sub> <sup>1</sup>	All	Ј, К		0.8V max	
V <sub>INH</sub> <sup>1</sup>	All	J		3.0V min	
	All	к		2.4V min	
C <sub>IN</sub>	All	Ј, К	3pF typ		
INH,	All	Ј, К	10nA max		$V_{IN} = V_{DD}$
	All	Ј, К	· 10nA max	<u> </u>	V <sub>IN</sub> = 0
DYNAMIC					
lav	AD7510DI	I. K	180ns typ		
UN	AD7511DI	ј, к	350ns typ		$V_{\rm c} = 0$ to $\pm 2.0 V_{\rm c}$
tOFF	AD7510DI	Ј, К	350ns typ		$v_{IN} = 0.00 + 5.0 v$
	AD7511DI	Ј, К	180ns typ		
<sup>t</sup> TRANSITION	AD7512DI	J, K	300ns typ		·
C <sub>S</sub> (C <sub>D</sub> )0FF	All	Ј, К	8pF typ		
$C_{S}(C_{D})ON$	All	Ј, К	17pF typ		
$C_{DS} (C_{S-OUT})$	All	Ј, К	1pF typ		$V_D(V_S) = 0V$
$C_{DD}(C_{SS})$	Ali	Ј, К	0.5pF typ		
COUT	AD7512DI	Ј, К	17pF typ		
Q <sub>INJ</sub>	All	Ј, К	30рС тур		Measured at S or D terminal. $C_L = 1000 \text{pF}$ , $V_{IN} = 0$ to 3V, $V_D (V_S) = +10 \text{ V to } -10 \text{V}$
POWER SUPPLY					
IDD I	All	Ј, К	800µA max	800µA max	All digital inputs = V <sub>INH</sub>
<u>ss 1</u>	All	Ј, К	800µA max	800µA max	······
I <sub>DD</sub> <sup>1</sup>	All	Ј, К	500µA max`	500µA max	All digital inputs = $V_{INL}$
<sup>I</sup> ss <sup>1</sup>	All	J, K	500µA max	500µA max	·
I <sub>DD</sub> <sup>1</sup>	All	J, K	800µA max		All digital inputs = VINH
I <sub>SS</sub> <sup>1</sup>	All	Ј, К	800µA max		
I <sub>DD</sub> <sup>1</sup>	All	Ј, К	500µA max		All digital inputs = V <sub>INL</sub>
I <sub>SS</sub> <sup>+</sup>	All	J, K	500µA max		

NOTES:

<sup>1</sup> 100% tested. Specifications subject to change without notice.

MILITARY VERSIONS (S, T)					
PARAMETER	MODEL	VERSION	+25°C	-55°C to +125°C	TEST CONDITIONS
ANALOG SWITCH R <sub>ON</sub> <sup>1</sup>	All	S, T	100Ω max	175Ω max	$-10V \leq V_{D} \leq +10V$ $I_{DS} = 1mA$
I <sub>D</sub> (I <sub>S</sub> ) <sub>OFF</sub>	All	S, T	3nA max	200nA max	$V_{D} = -10V, V_{S} = +10V$ and $V_{D} = +10V, V_{S} = -10V$
I <sub>D</sub> (I <sub>S</sub> )ON <sup>1</sup>	All	S, T	10	·····	$V_S = V_D = +10V$ and
I <sub>OUT</sub> <sup>1</sup>	AD7512DI	S, T	9nA max	600nA max	· $V_{S} = V_{D} = -10V$ $V_{S1} = V_{OUT} = \pm 10V$ $V_{S2} = \mp 10V$ and $V_{S2} = V_{OUT} = \pm 10V$ $V_{S1} = \mp 10V$
DIGITAL CONTROL					
V <sub>INL</sub> <sup>1</sup>	All	S, Τ		0.8V max	
V <sub>INH</sub> <sup>1,2</sup>	AD7510DI AD7511DI AD7512DI AD7511DI AD7512DI AD7512DI	S T T S S		2.4V min 2.4V min 2.4V min 3.0V min 3.0V min	
	All All	S, T S, T	10nA max 10nA max		$V_{IN} = V_{DD}$ $V_{IN} = 0$
DYNAMIC CHARACTERISTICS			· · ·		· · · · · · · · · · · · · · · · · · ·
ton <sup>3</sup> toff <sup>3</sup> ttransition <sup>3</sup>	AD7510DI AD7511DI AD7510DI AD7511DI AD7511DI AD7512DI	S, T S, T S, T S, T S, T S, T	1.0μs max 1.0μs max 1.0μs max 1.0μs max 1.0μs max		$V_{IIN} = 0$ to $+3V$
POWER SUPPLY		0.5			
	All All	S, T S, T		800μA max 800μA max	All digital inputs = V <sub>INH</sub>
I <sub>DD1</sub> I <sub>SS</sub>	All All	S, T S, T		500μA max 500μA max	All digital inputs = V <sub>INL</sub>

NOTES: 100% tested.

 $^3$  A pullup resistor, typically 1-2k\Omega is required to make AD7511DISD and AD7512DISD TTL compatible.  $^3$  Guaranteed, not production tested.

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS**

$V_{\mbox{\scriptsize DD}}$ to GND
$V_{\mbox{\scriptsize SS}}$ to GND
Overvoltage at $V_D$ ( $V_S$ )
(1 second surge)
or V <sub>SS</sub> -25V
(Continuous)
or V <sub>SS</sub> -20V
Switch Current (I <sub>DS</sub> , Continuous) 50mA Switch Current (I <sub>DS</sub> , Surge)
1ms Duration, 10% Duty Cycle
Digital Input Voltage Range $\dots \dots \dots \dots \dots \dots \dots 0$ V to V <sub>DD</sub> Power Dissipation (Package)
14 & 16 pin Ceramic Dip Up to +75°C

14 & 16 pin Plastic Dip	
Up to +70°C	670mW
Derates above +75°C by	
Storage Temperature	$\dots$ -65°C to +150°C
Operating Temperature	
Plastic (J, K Versions)	0 to +70°C
Ceramic (J, K Versions)	25°C to +85°C
Ceramic (S, T Versions)	55°C to +125°C

CAUTION: The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high electrostatic fields. Keep unused units in conductive foam at all times. Prior to pulling the devices from the conductive foam, ground the foam to deplete any accumulated charge.



Figure 1. Typical Output Switch Circuitry of AD7510DI Series

CMOS devices make excellent analog switches; however, problems with overvoltage and latch-up phenomenum necessitated protection circuitry. These protection circuits, however, either caused degradation of important switch parameters such as RON or leakage, or provided only limited protection in the event of overvoltage.

The AD7510DI series switches utilize a dielectrically-isolated CMOS fabrication process to eliminate the four-layer substrate found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 1. The output switching element is comprised of device numbers 4 and 5. Operation is as follows: for an "ON" switch, (in+) is V<sub>DD</sub> and (in-) is V<sub>SS</sub> from the driver circuits. Device numbers 1 and 2 are "OFF" and number 3 is "ON." Hence, the backgates of the P- and N-channel output devices (numbers 4 and 5) are tied together and floating. (The circled devices are located in separate dielectrically isolated pockets.) Floating the output switch back-gates with the signal input increases the effective threshold voltage for an applied analog signal, thus providing a flatter RON versus V<sub>S</sub> response.

For an "OFF" switch, device number 3 is "OFF," and the back-gates of devices 4 and 5 are tied through  $1k\Omega$  resistors (R1 and R2) to the respective supply voltages through the "ON" devices 1 and 2.

If a voltage is applied to the S or D terminal which exceeds  $V_{DD}$  or  $V_{SS}$ , the S- or D-to-back-gate diode is forward biased; however, R1 and R2 provide current limiting action.

Consequently, without external current limiting resistance (or increased  $R_{ON}$ ), the AD7510DI series switches provide:

- 1. Latch-proof operation
- 2. Overvoltage protection 25V beyond the VSS and VDD supply voltage

An equivalent circuit of the output switch element in Figure 2 shows that, indeed, the  $1k\Omega$  limiting resistors are in series with the back-gates of the P- and N-channel output devicesnot in series with the signal path between the S and D terminals.

In some applications it is possible to turn on a parasitic NPN (drain to back-gate to source of the N-channel) transistor, causing device destruction under certain conditions. This case will only manifest itself when a negative overvoltage (and not a positive overvoltage) exists with another voltage source on the other side of the switch. Current limitation through external resistors  $(200\Omega)$  or current limiting devices (output of op amps) will prevent damage to the device.



Figure 2. AD7510DI Series Output Switch Diode Equivalent Circuit

#### **TYPICAL PERFORMANCE CHARACTERISTICS**







tTRANSITION as a Function of Digital Input Voltage



 $R_{ON}$  as a Function of  $V_D$  ( $V_S$ )



ton, toff as a Function of Temperature







16

CMOS SWITCHES & MULTIPLEXERS VOL. I, 16-17

#### **TYPICAL SWITCHING CHARACTERISTICS**



Switching Waveforms for  $V_D = -10V$ 

0.5µs/DIV





Switching Waveforms for  $V_D = +10V$ 



Switching Waveforms for  $V_D = Open$ 





Switching Waveforms for  $V_D = 0V$ 



#### AD7510DI, AD7511DI TEST CIRCUIT

VOL. I, 16-18 CMOS SWITCHES & MULTIPLEXERS

#### TYPICAL SWITCHING CHARACTERISTICS

AD7512DI



Switching Waveforms for V<sub>S1</sub> = -10V, V<sub>S2</sub> = +10V, R<sub>L</sub> = 1k

0.5µs/DIV



Switching Waveforms for  $V_{S1}$  and  $V_{S2} = 0V$ ,  $R_L = \infty$ 

AD7512DI TEST CIRCUIT



0.5µs/DIV



Switching Waveforms for  $V_{S1} = +10V$ ,  $V_{S2} = -10V$ ,  $R_L = \infty$ 





Switching Waveforms for  $V_{S1}$  and  $V_{S2}$  = Open,  $R_L$  = 1k

16

#### TERMINOLOGY

R <sub>ON</sub> : R <sub>ON</sub> Drift Match:	Ohmic resistance between terminals D and S. Difference between the R <sub>ON</sub> drift of any two switches.	C <sub>DD</sub> (C <sub>SS</sub> ):	Capacitance between terminals D (S) of any two switches. (This will determine the cross coupling between switches vs. frequency.)
RON Match:	Difference between the R <sub>ON</sub> of any two switches.	tON:	Delay time between the 50% points of the digital input and switch "ON" condition.
ID (IS)OFF:	Current at terminals D or S. This is a leakage current when the switch is "OFF."	tOFF	Delay time between the 50% points of the digital input and switch "OFF" condition.
$I_D (I_S)_{ON}$ :	Leakage current that flows from the closed switch into the body. (This leakage will	t <sub>transition</sub> :	Delay time when switching from one address state to another.
	show up as the difference between the	VINL:	Threshold voltage for the low state.
	current $I_D$ going into the switch and the	V <sub>INH</sub> :	Threshold voltage for the high state.
	outgoing current IS.)	I <sub>INL</sub> (I <sub>INH</sub> ):	Input current of the digital input.
V <sub>D</sub> (V <sub>S</sub> ):	Analog voltage on terminal D (S).	CIN:	Input capacitance to ground of the digital
C <sub>S</sub> (CD):	Capacitance between terminal S (D) and		input.
	ground. (This capacitance is specified	V <sub>DD</sub> :	Most positive voltage supply.
	for the switch open and closed.)	V <sub>SS</sub> :	Most negative voltage supply.
CDS:	Capacitance between terminals D and S. (This will determine the switch isolation	IDD:	Positive supply current.
	over frequency.)	ISS:	Negative supply current.

,



## DI CMOS Analog Switches with Data Latches AD7590DI, AD7591DI, AD7592DI

#### FEATURES

SCR Latch-Proof Overvoltage-Proof:  $\pm 25V$ Low R<sub>ON</sub>:  $75\Omega$ Buffered Switch Logic  $\mu$ P, TTL, CMOS Compatible Silicon-Nitride Passivated Monolithic Dielectrically-Isolated CMOS Pin Compatible with AD7510DI Series



#### GENERAL DESCRIPTION

The AD7590DI, AD7591DI and AD7592DI are a family of protected (latch proof) dielectrically isolated CMOS switches featuring overvoltage protection up to  $\pm 25V$  above the power supplies. Microprocessor interfacing is facilitated by the provision of on-chip data latches.

The AD7590DI and AD7591DI consist of four independent SPST analog switches packaged in a 16-pin DIP. They differ only in that the switch control logic is inverted. The AD7592DI has two independent SPDT switches packaged in a 14-pin DIP.

#### **ORDERING INFORMATION**

Model Suffix	Operating Temperature Range	
KN	0 to +70°C	
BD	-25°C to +85°C	

Military temperature versions will be available at a later date.

#### CONTROL LOGIC (WR HELD LOW)

AD7590DI: Switch "ON" for Address "HIGH	,,
---	----

AD7591DI: Switch "ON" for Address "LOW"

AD7592DI: Address "HIGH" makes S1 to Out 1 and S3 to Out 2

PACKAGE IDENTIFICATION<sup>1</sup> Suffix D: Ceramic DIP Package

- AD7590, AD7591 (D16B)
- AD7592 (D14B)
- Suffix N: Plastic DIP Package AD7590, AD7591 – (N16B) AD7592 – (N14B)

<sup>1</sup> See Section 20 for package information.

# **SPECIFICATIONS** (VDD = +15V, VSS = -15V unless otherwise noted)

PARAMETER	MODEL	$T_A = +25^{\circ}C$	T <sub>A</sub> = OPERATING TEMPERATURE RANGE	TEST CONDITIONS/COMMENTS
ANALOG SWITCH	•			
R <sub>ON</sub> <sup>1</sup>	All	60Ω typ, 90Ω max	$120\Omega \max$	$-10V \le V_D \le +10V$ $I_{DS} = 1.0mA$
RON Match <sup>2</sup>	All	1% typ		
R <sub>ON</sub> Match Drift <sup>2</sup>	All	0.01%/°C typ		$V_{\rm D} = 0, I_{\rm DS} = 1.0 {\rm mA}$
$I_D(I_S) OFF^1$	All	0.5nA typ, 5nA max	100nA max	$V_D = -10V$ , $V_S = +10V$ and $V_D = +10V$ , $V_S = -10V$
$I_D(I_S)ON^1$	All	0.5nA typ, 5nA max	100nA max	$V_S = V_D = +10V$ and $V_S = V_D = -10V$
lout	AD7592D1	1.0nA typ, 10nA max	200nA max	$V_{S1} = V_{OUT} = \pm 10V, V_{S2} = \mp 10V$ and $V_{S2} = V_{OUT} = \pm 10V, V_{S1} = \mp 10V$
$C_{S}(C_{D}) OFF^{3}$	All	10pF typ		
$C_{S}(C_{D})ON^{3}$	All	30pF typ	•	
$C_{DS} (C_{S - OUT})^3$	All	1pF typ		$V_D(V_S) = 0V$
$C_{DD} (C_{SS})^3$	All	0.5pF typ		
C <sub>OUT</sub> <sup>3</sup>	AD7592DI	40pF typ		
DIGITAL CONTROL				
V <sub>INL</sub> <sup>1</sup>	All	0.8V max	0.8V max	
V <sub>INH</sub> <sup>1</sup>	All	2.4V min	2.4V min	
C <sub>IN</sub> <sup>3</sup>	All	5pF typ	5pF typ	
I <sub>INH</sub> <sup>1,4</sup>	All	1µA max	1µA max	$V_{IN} = 0 \text{ or } V_{DD}$
I <sub>INL</sub> <sup>1,4</sup>	All	1µA max	1µA max	
DYNAMIC CHARACTERISTICS				
ton <sup>2</sup>	AD7590DI AD7591DI	170ns typ, 340ns max 300ns typ, 600ns max	190ns typ, 380ns max 380ns typ, 760ns max	:"
t <sub>OFF</sub> <sup>2</sup>	AD7590DI AD7591DI	300ns typ, 600ns max 170ns typ, 340ns max	380ns typ, 760ns max 190ns typ, 380ns max	
transition <sup>2</sup>	AD7592DI	300ns typ, 600ns max	380ns typ, 760ns max	
Write Pulse-Width $(t_{WR})^2$	All	300ns typ, 400ns min	400ns typ, 500ns min	
Address Set Up Time $(t_A s)^2$	All	Ons min	Ons min	See Figure 1
Address Hold Time $(t_{AH})^2$	All	150ns typ, 250ns min	250ns typ, 350ns min	
(Analog Input to Analog Output)	All	Better than -85dB at 1k circuit board layout.	Hz. Feedthrough primarily de	pendent upon printed
Crosstalk				
(Digital Input to Analog Output)	All	5mV peak, typ	. ·	$R_{L} = 1M\Omega, C_{L} = 15pF$ $V_{INH} = 3.0V, V_{INL} = 0V$ $\frac{t_{rise}}{WR} = t_{fall} = 20ns$ $WR$ held HIGH
Q <sub>INJ</sub> (Charge Injection) <sup>3</sup>	All	40pC typ		Measured at S or D terminal, $C_L$ = 1000pF $V_{IN}$ = 0 to 3.0V, $V_D$ ( $V_S$ ) = +10V to -10V, WR held LOW
POWER SUPPLY				·
IDD ISS <sup>1</sup>	All All	1mA max 1mA max	1mA max 1mA max	All digital inputs V <sub>IN</sub> = V <sub>INH</sub> or V <sub>INL</sub>

NOTES <sup>1</sup>100% tested.

<sup>a</sup> Guaranteed, not production tested. <sup>a</sup> Typical values for information only, not subject to test or guarantee. <sup>4</sup> Inputs are MOS gates typical current less than 10nA.

Specifications subject to change without notice.

### **Absolute Maximum Ratings**

#### **ABSOLUTE MAXIMUM RATINGS\***

$V_{DD}$ to GND	Power Dissipation (Package) 14- & 16-pin Ceramic Dip Up to +75°C
(1 second surge) $V_{DD} + 25V$ or $V_{SS} - 25V$ (Continuous)	14- & 16-pin Plastic Dip Up to +70°C
or V <sub>SS</sub> -20V Switch Current (I <sub>DS</sub> , Continuous) 50mA	Derates above +75°C by
Switch Current (I <sub>DS</sub> , Surge)         1ms Duration, 10% Duty Cycle         Digital Input Voltage Range	Operating Temperature Plastic (KN Versions) 0 to +70°C Ceramic (BD Versions)

•COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION: -

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



16

#### TIMING AND CONTROL SEQUENCE





Figure 1 shows the timing sequence for latching the switch address. The minimum data set up time is zero so that the data may change coincident with the falling edge of WR. The address is latched on the rising edge of WR and address must be held for  $T_{AH}$  minimum to guarantee that it will be latched. While WR is held low the latch is transparent and the switches respond to changes in the input address.



Figure 2. Typical Output Switch Circuitry of AD7590DI Series

CMOS devices make excellent analog switches; however, problems with overvoltage and latch-up phenomenum necessitated protection circuitry. These protection circuits, however, either caused degradation of important switch parameters such as RON or leakage, or provided only limited protection in the event of overvoltage.

The AD7590DI series switches utilize a dielectrically-isolated CMOS fabrication process to eliminate the four-layer substrate found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 2. The output switching element is comprised of device numbers 4 and 5. Operation is as follows: for an "ON" switch, (in+) is V<sub>DD</sub> and (in-) is V<sub>SS</sub> from the driver circuits. Device numbers 1 and 2 are "OFF" and number 3 is "ON." Hence, the backgates of the P- and N-channel output devices (numbers 4 and 5) are tied together and floating. (The circled devices are located in separate dielectrically isolated pockets.) Floating the output switch back-gates with the signal input increases the effective threshold voltage for an applied analog signal, thus providing a flatter R<sub>ON</sub> versus V<sub>S</sub> response.

For an "OFF" switch, device number 3 is "OFF," and the back-gates of devices 4 and 5 are tied through  $1k\Omega$  resistors (R1 and R2) to the respective supply voltages through the "ON" devices 1 and 2.

If a voltage is applied to the S or D terminal which exceeds  $V_{DD}$  or VSS, the S- or D-to-back-gate diode is forward biased; however, R1 and R2 provide current limiting action.

Consequently, without external current limiting resistance (or increased  $R_{ON}$ ), the AD7590DI series switches provide:

- 1. Latch-proof operation
- 2. Overvoltage protection 25V beyond the VSS and VDD supply voltage

An equivalent circuit of the output switch element in Figure 3 shows that, indeed the  $1k\Omega$  limiting resistors are in series with the back-gates of the P- and N-channel output devices not in series with the signal path between the S and D terminals.

In some applications it is possible to turn on a parasitic NPN (drain to back-gate to source of the N-channel) transistor, causing device destruction under certain conditions. This case will only manifest itself when a negative overvoltage (and not a positive overvoltage) exists with another voltage source on the other side of the switch. Current limitation through external resistors  $(200\Omega)$  or current limiting devices (output of op amps) will prevent damage to the device.



Figure 3. AD7590DI Series Output Switch Diode-Equivalent-Circuit

#### VOL. 1, 16-24 CMOS SWITCHES & MULTIPLEXERS

## **Typical Performance Characteristics**



RON as a Function of VD (VS) for Different Supply Voltages



Threshold Voltage as a Function of Supply Voltage



Threshold Voltage as a Function of Temperature



Digital Crosstalk as a Function of Load Impedance



tON, tOFF (tTRANSITION) as a Function of Digital Input Voltage

10

100



tON, tOFF (tTRANSITION) as a Function of Temperature



tON, tOFF (tTRANSITION) as a Function of Supply Voltage

16

VIN - V

15

#### **TYPICAL SWITCHING CHARACTERISTICS**

# P(S) = P(S) + P

Switching Waveform for  $V_D = 0$ 



#### Switching Waveform for V<sub>D</sub> = +10V





Switching Waveform for  $V_D = 0V$ 

AD7590DI, AD7591DI TEST CIRCUIT

AD7590DI, AD7591DI



VOL. I, 16-26 CMOS SWITCHES & MULTIPLEXERS

#### **TYPICAL SWITCHING CHARACTERISTICS**



Switching Waveforms for  $V_{S1} = -10V$ ,  $V_{S2} = +10V$ ,  $R_L = 1k\Omega$ 



Switching Waveforms for VS1 and VS2 = 0V,  $R_L = \infty$ 

AD7 592 DI



Switching Waveforms for  $V_{S1} = +10V$ ,  $V_{S2} = -10V$ ,  $R_L = \infty$ 



Switching Waveforms for VS1 and VS2 = Open,  $R_L = 1k\Omega$ 





16





## DI CMOS Protected Dual SPST Analog Switch

## **ADG200**

#### FEATURES

Latch-Proof DI CMOS Overvoltage-Proof:  $V_{SUPPLY} \pm 25V$ Superior DG-200 Replacement Break-Before-Make Switching Action  $R_{ON}$ : 100 $\Omega$  max over Full Temperature Range Direct TTL/CMOS Interface

#### ADG200 FUNCTIONAL BLOCK DIAGRAMS



TOP VIEW

#### ORDERING INFORMATION

Commercial 0 to +70°C	Industrial -25°C to +85°C	Military -55°C to +125°C		
Plastic (N14B) <sup>1</sup>	Ceramic (D14B) <sup>1</sup> TO-100	Ceramic (D14B) <sup>1</sup> TO-100		
ADG200CJ	ADG200BP ADG200BA	ADG200AP ADG200AA ADG200AA/883		

Note: "/883" version is 100% screened to MIL-STD-883, class B as per note 3 on Specifications Table, next page.
<sup>1</sup> See Section 20 for package outline information.

#### GENERAL DESCRIPTION

The ADG200 is a dual single-pole-single-throw analog switch. In the ON condition, the switch conducts current in either direction, maintaining nearly constant ON resistance over the entire analog signal range. In the OFF condition, the switch blocks voltages of peak values equal to the switch V+ and Vsupplies. Switch action is break-before-make. The digital inputs interface directly to TTL or CMOS logic over the full operating temperature range.

Fabricated using an advanced monolithic dielectrically-isolated CMOS process, the ADG200 is a superior plug-in replacement for the DG200. The ADG200 provides additional advantages (over the DG200) of: overvoltage protection to  $\pm 25V$  beyond the power supplies, total latch-free operation, much lower power dissipation (30mW max) and faster switching time.

# **SPECIFICATIONS**

			MAX LIMITS			TEST CONDITIONS4					
		TYP1	AA, AP Suffix <sup>3</sup> BA, BP/CJ Suffix			Unless Noted V. = $\pm 15V$					
CHARACTERISTI	C۱	+25°C	-55°C2	+25°C	+125°C	-25/0°C2	+25°C	+85/70°C2	UNITS	$V_2 = -15V, \text{GND} = 0V$	-
SWITCH											
DS(ON)	Drain-Source ON Resistance	60 40	70 70	70 70	100 100	80 80	80 80	100 100	Ω	$V_{D} = 10V$ $V_{D} = -10V$	$V_{IN} = 0.8V$ $I_S = +1mA$
I <sub>S(OFF)</sub>	Source OFF Leakage Current	0.2 -0.2	500 -500	2 -2	500 ~500	500 -500	5 5	500 -500		$V_{S} = 10V, V_{D} = -10V$ $V_{S} = -10V, V_{D} = 10V$	V - 2 4V
I <sub>D(OFF)</sub>	Drain OFF Leakage Current	0.3 -0.3	500 -500	2 -2	500 -500	500 -500	5 -3	500 -500	nA	$V_D = 10V, V_S = -10V$ $V_D = -10V, V_S = 10V$	VIN = 2.4V
ID(ON) <sup>5</sup>	Channel ON Leakage Current	0.1 -0.1	500 -500	2 -2	500 -500	500 -500	2 -2	500 -500		$V_{D} = V_{S} = 10V$ $V_{D} = V_{S} = -10V$	V <sub>IN</sub> = 0.8V
INPUT											
INH	Input Current Input Voltage High		-10 10	-1	-10 10	~10 10	-1 1	-10 10	μА	$V_{IN} = 2.4V$ $V_{IN} = 15V$	
I <sub>IN(PEAK)</sub> 6	Peak Input Current Required for Transition			NOT	APPLICA	BLE <sup>6</sup>					
I <sub>INL</sub>	Input Current Input Voltage Low		-10	-1	-10	-10	-1	-10	μA	V <sub>IN</sub> = 0V	
DYNAMIC ton	Turn-ON Time <sup>7</sup>	300		1000 <sup>2</sup>			1000 <sup>2</sup>		ns	$V_{IN} = 3.5V \text{ to } 0V$	$R_L = 1k\Omega, C_L = 35pF$
LOFF		120	<u> </u>	500-	·	······	300-			$v_{\rm IN} = 0v$ to $3.5v$	v <sub>S</sub> = ±3v
CS(OFF)	Capacitance	11							pF	$V_{\rm S}$ = 0V, $V_{\rm IN}$ = 5V	
C <sub>D(OFF)</sub>	Drain OFF Capacitance	11							pF	$V_{\rm D} = 0V, V_{\rm IN} = 5V$	f = 140kHz
$C_{D(ON)} + C_{S(ON)}$	Channel ON Capacitance	28							pF	$V_D = V_S = 0V$ $V_{IN} = 0V$	
OFF Isolation <sup>8</sup>		64							dB	$V_{IN} = 5V, R_L = 1k\Omega, O_V = 7V_{rms}, f = 500kH$	CL = 15pF z
SUPPLY											
1,	Positive Supply Current	0.02	2	1	2	2	1	2	mA	Rath Channels ON W = OV	
l <sub>2</sub>	Negative Supply Current	-0.02	-2	~1	-2	-2	1	-2	mA	both Channels ON; $v_{IN} = 0v$	
I <sub>1</sub>	Positive Supply Current	0.1	2	1	2	2	1	2	mA	Both Channels OFF; V <sub>IN</sub> = 5V	
I 2	Negative Supply Current	-0.02	-2	-1	-2	-2	-1	-2	mA		

NOTES: 'Typical values for information only, not guaranteed or pro-duction tested. auction tested. <sup>1</sup>Guaranteed, notsubject to 100% production test. <sup>1</sup>ADG200AP is available 100% screened to MIL-STD-883, method 5000, pars. 3.1.1 through 3.1.12 for a class B device. Final electrical tests are: TDS(DN)-[S(OFF)-ID(OFF)-INH-INL, 11 and 12 at +25°C and +125°C (A/V88) version).

<sup>4</sup> Functional operation is possible for supply voltages less than ±15V, but the input logic switching threshold will shift -<sup>3</sup>Jip(ON) is leakage from driver gate into ON switch. <sup>4</sup> Digital inputs are MOS gates. Typical leakage (±25°C) is less than 1 nanoamp. This is in contrast to other designs which require typically 150µA to switch. <sup>5</sup> Switch action is guaranteed break before-make. <sup>6</sup> OEE institute 64D ac 20 loss (40 cm more and the contrast operation break before-make).

• OFF isolation (dB) = 20 log  $V_S/V_D$  where  $V_S$  = input to OFF switch and

VD = output. Specifications subject to change without notice.

CAUTION: -

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

#### ABSOLUTE MAXIMUM RATINGS

$V_{IN}$ (Digital Input) to Ground
$V_{S}$ or $V_{D}$ to $V_{1}$
(1 second surge) +25V, -40V
(continuous) +20V, -35V
$V_{S}$ or $V_{D}$ to $V_{2}$
(1 second surge)
(continuous)
V <sub>1</sub> to Ground0.3V, +17V
$V_2$ to Ground+0.3V, -17V
Current, Any Terminal Except S or D
Current, S or D
Current, S or D Pulsed
(1ms, 10% duty cycle max)

Operating Temperature	
AA, AP Suffix	55°C to +125°C
BA, BP Suffix	25°C to +85°C
CJ Suffix	0°C to +70°C
Storage Temperature	
CJ Suffix	$65^{\circ}C$ to $+125^{\circ}C$
All Others	65°C to +150°C
Power Dissipation (Package)*	
Metal Can**	
14 Pin Ceramic DIP***	
14 Pin Plastic DIP****	

ESD SENSITIVE DEVICE

Devices with all leads welded or soldered to printed circuit board

Derate 6mW/°C above +75°C Derate 11mW/°C above +75°C

A

Derate 6.5mW/°C above +25°C

#### **CIRCUIT DESCRIPTION**



NOTE: LOGIC "O" ON IN TERMINAL CLOSES SWITCH BETWEEN S AND D.



CMOS devices make excellent analog switches; however, problems with overvoltage and latch-up phenomenon necessitate protection circuitry. However, these protection circuits either cause degradation of important switch parameters such as R<sub>ON</sub> or leakage, or provide only limited protection in the event of overvoltage.

The ADG200 switch utilizes a dielectrically-isolated CMOS fabrication process to eliminate the four-layer structure found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 1. The output switching element consists of device numbers 17 and 20. Operation is as follows: for an "ON" switch, the gate of device 20 is  $\hat{V}_1$  and the gate of device 17 is  $V_2$  from the driver circuits. Device numbers 14, 15, and 16 are "OFF" and numbers 18 and 19 are "ON". Hence, the back-gates of the P- and N-channel output devices (numbers 17 and 20) are tied together and floating. Floating the output switch back-gates with the signal input provides a flatter  $R_{ON}$  versus  $V_S$ response.

For an "OFF" switch, device numbers 18 and 19 are "OFF", and the back-gates of devices 17 and 20 are tied through  $1k\Omega$  resistors R<sub>3</sub> and R<sub>4</sub> to the respective supply voltages through the "ON" devices 14, 15, and 16.



Figure 2. ADG200 Output Switch Diode Equivalent Circuit

If a voltage is applied to the S or D terminals which exceeds  $V_1$  or  $V_2$ , the S- or D-to-back-gate diode is forward biased; however,  $R_3$  and  $R_4$  provide current limiting action (Fig. 2).

Consequently, without external current limiting resistance (or increased  $R_{ON}$ ), the ADG200 series switches provide:

- 1. Latch-proof operation.
- 2. Overvoltage protection 25V beyond the  $V_1$  or  $V_2$  supply voltage.

An equivalent circuit of the output switch element in Figure 2 shows that, indeed, the  $1k\Omega$  limiting resistors are in series with the back-gates of the P- and N-channel output devices – *not* in series with the signal path between the S & D terminals.

In some applications it is possible to turn on a parasitic NPN (drain to back-gate to source of the N-channel) transistor which causes device destruction under certain conditions. This case will only manifest itself when a negative overvoltage (and not a positive overvoltage) exists with another voltage source on the other side of the switch. Current limitation through external resistors  $(200\Omega)$  or the output of op amps will prevent damage to the device.



Figure 3. Switching Time vs. Temperature



Figure 4. Input Logic Threshold vs. Power Supply Voltage



## DI CMOS Protected Quad SPST Analog Switch

#### FEATURES

Latch-Proof DI CMOS Overvoltage Proof to 25V Beyond Supplies Superior DG201 Replacement Break-Before-Make Switching Action Low  $R_{ON}$ : 80 $\Omega$ Low Power Dissipation: 30mW max Direct TTL or CMOS Interfacing

#### •

**ADG201** 



ADG201 FUNCTIONAL BLOCK DIAGRAM

SWITCH IS OPEN FOR LOGIC "1" (POSITIVE TRUE) INPUT

16-PIN DIP TOP VIEW

#### ORDERING INFORMATION

Commercial 0 to +70°C	Industrial -25°C to +85°C	Military –55°C to +125°C
Plastic (N16B) <sup>1</sup>	Ceramic (TO-116) <sup>1</sup>	Ceramic (TO-116) <sup>1</sup>
ADG201CJ	ADG201BP	ADG201AP ADG201AP/883 <sup>2</sup>

NOTES:

<sup>1</sup>See Section 20 for package outline information.

<sup>2</sup> "/883" version is 100% screened to MIL-STD-883, class B as per note 3 on Specifications Table, next page.

#### **GENERAL DESCRIPTION**

The ADG201 is a quad SPST analog switch. In the ON state, the switch conducts current in either direction, maintaining nearly constant ON resistance over its signal handling range. In the OFF state, it blocks voltages equal to the switch V+ and V- supplies. Switch action is break - before - make.

The digital inputs interface directly to TTL or CMOS logic over the full operating temperature range.

Fabricated with an advanced monolithic dielectrically - isolated CMOS process, the ADG201 is a superior plug-in replacement for the DG201. ADG201 advantages over other designs include: lower  $R_{ON}$ , lower power dissipation, faster switching time, overvoltage protection (25V beyond power supplies), and latch - free operation.

## **SPECIFICATIONS**

CHARACTERISTIC +25 <sup>°</sup>			MAX LIMITS								
		TYP1	AP SUFFIX <sup>3</sup>		BP, CJ SUFFIX			Unless Noted V. = +15V			
		+25°C	-55°C2	² +25°C	+125°C	-25/0°C2	+25°C	+85/70°C2	UNITS	$V_2 = -15V$ , GND = 0V	
SWITCH "DS(ON)	Drain-Source ON Resistance	60 40	80 80	80 80	125 125	100 100	100 100	125 125	Ω	$V_D = 10V$ $V_D = -10V$	V <sub>IN</sub> = 0.8V I <sub>S</sub> = +1mA
IS(OFF)	Source OFF Leakage Current	0.2 0.2	500 -500	1 -1	500 -500	250 -250	5 -5	250 -250		$V_{S} = 10V, V_{D} = -10V$ $V_{S} = -10V, V_{D} = 10V$	$V_{\rm DV} = 2.4 V$
ID(OFF)	Drain OFF Leakage Current	0.3	500 -500	1 -1	500 -500	250 -250	,5 -5	250 -250	nA	$V_D = 10V, V_S = -10V$ $V_D = -10V, V_S = 10V$	
ID(ON)5	Drain ON Leakage Current	0.1 0.1	500 -500	1 -1	500 -500	250 -250	5 -5	250 -250		$V_{D} = V_{S} = 10V$ $V_{D} = V_{S} = -10V$	V <sub>IN</sub> = 0.8V
INPUT I <sub>INH</sub>	Input Current Input Voltage High		-10 10	-1 1	-10 10	-10 10	-1 1	-10 10	μA	$V_{IN} = 2.4V$ $V_{IN} = 15V$	
IIN(PEAK)	Peak Input Current Required for Transition			NO	T APFLIC	ABLE <sup>6</sup>	_				
I <sub>INL</sub>	Input Current Input Voltage Low		-10	-1	-10	-10	-1	-10	μA	V <sub>IN</sub> = 0V	
DYNAMIC <sup>t</sup> on <sup>t</sup> off	Turn-ON Time <sup>2,7</sup> Turn-OFF Time <sup>2,7</sup>	260 130		1000 500			1000 500		ns	$V_{IN} = 3.5V \text{ to } 0V$ $V_{IN} = 0V \text{ to } 3.5V$	$R_L = 1k\Omega, C_L = 35pF$ $V_S = \pm 5V$
C <sub>S(OFF)</sub>	Source OFF Capacitance	9							pF	$V_{\rm S}$ = 0V, $V_{\rm IN}$ = 5V	
C <sub>D(OFF)</sub>	Drain OFF Capacitance	9							pF	$V_D = 0V, V_{IN} = 5V$	
$C_{D(ON)} + C_{S(ON)}$	Channel ON Capacitance	21							pF	$V_D = V_S = 0V$ $V_{DN} = 0V$	
OFF Isolation <sup>8</sup>		65							dB	$V_{IN} = 5V, R_L = 1k\Omega,$ $V_S = 7V_{rms}, f = 500kI$	C <sub>L</sub> = 15pF Iz
SUPPLY	Positive Supply Current	0.015	2	1	2	2	1	2	mА		
12	Negative Supply Current	-0.015	-2	-1	-2	-2	-1	-2	mA	One Channel ON, V <sub>IN</sub> = 0V	
I <sub>1</sub>	Positive Supply Current	0.2	2	1	2	2	1	2	mA	All Channels OFF. Var = 5V	
12	Negative Supply Current	-0.015	-2	-1	-2	-2	-1	-2	mA		

Ingative Supply Current Control Current C

#### ABSOLUTE MAXIMUM RATINGS

$V_{IN}$ (Digital Input) to Ground
$V_{S}$ or $V_{D}$ to $V_{1}$
(1 second surge) +25V, -40V
(continuous)+20V,-35V
$V_{S}$ or $V_{D}$ to $V_{2}$
(1 second surge)
(continuous)20V, +35V
$V_1$ to Ground0.3V, +17V
$V_2$ to Ground+0.3V, -17V
Current, any terminal except S or D 30mA
Continuous Current, S or D
Peak Current, S or D
(pulsed at 1ms, 10% duty cycle max)

Specifications subject to change without notice.

<sup>5</sup> ID(ON) is leakage from driver gate into ON switch. \*Digital inputs are MOS gates. Typical leakage (+23°C) is less than 1 nanoamp. This is in contrast to other designs which require typically 150µA to switch. \*Switch action is guaranteed break-before-make. OFF solation (dB) = 20 log Vs/VD where Vs = input to OFF switch and VD = output.

#### **Operating Temperature**

(AP Suffix)
(BP Suffix)
(CJ Suffix) $0^{\circ}$ C to +70°C
Storage Temperature
(AP, BP Suffix). $-65^{\circ}$ C to $+150^{\circ}$ C
(CJ Suffix) $-65^{\circ}$ C to $+125^{\circ}$ C
Power Dissipation (Package)*
16 Pin Ceramic DIP**
16 Pin Plastic DIP ****

Device mounted with all leads soldered or welded to PC board Derate 12mW/°C above +75°C Derate 6.5mW/°C above +25°C

\*\*\*

#### CAUTION:-

ESD (Electro-Static-Discharge) sensitive device. The digital inputs are zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed for insertion.



#### **CIRCUIT DESCRIPTION**



Figure 1. Schematic Diagram, 1 of 4 Channels

CMOS devices make excellent analog switches; however, problems with overvoltage and latch - up phenomenon necessitate protection circuitry. However, these protection circuits either cause degradation of important switch parameters such as  $R_{ON}$  or leakage, or provide only limited protection in the event of overvoltage.

The ADG201 switch utilises a dielectrically-isolated CMOS fabrication process to eliminate the four-layer structure found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 1. the output switching element consists of device numbers 17 and 20. Operation is as follows: for an "ON" switch, the gate of device 20 is  $V_1$  and the gate of device 17 is  $V_2$  from the driver circuits. Device numbers 14, 15 and 16 are "OFF" and numbers 18 and 19 are "ON". Hence, the back-gates of the P- and N-channel output devices (numbers 17 and 20) are tied together and floating. Floating the output switch back-gates with the signal input provides a flatter  $R_{ON}$  versus  $V_S$  response.

For an "OFF" switch, device numbers 18 and 19 are "OFF", and the back-gates of devices 17 and 20 are tied through  $1k\Omega$  resistors R<sub>3</sub> and R<sub>4</sub> to the respective supply voltages through the "ON" devices 14,15 and 16.



Figure 2. ADG201 Output Switch Diode Equivalent Circuit

If a voltage is applied to the S or D terminals which exceeds  $V_1$  or  $V_2$ , the S- or D-to-back-gate diode is forward biased; however,  $R_3$  and  $R_4$  provide current limiting action (Fig. 2).

Consequently, without external current limiting resistance (or increased  $R_{ON}$ ), the ADG201 series switches provide:

- 1. Latch proof operation.
- 2. Overvoltage protection 25V beyond the V<sub>1</sub> or V<sub>2</sub> supply voltage.

An equivalent circuit of the output switch element in Figure 2 shows that, indeed, the  $1k\Omega$  limiting resistors are in series with the back-gates of the P- and N-channel output devicesnot in series with the signal path between the S & D terminals.

In some applications it is possible to turn on a parasitic NPN (drain to back-gate to source of the N-channel) transistor which causes device destruction under certain conditions. This case will only manifest itself when a negative overvoltage (and not a positive overvoltage) exists with another voltage source on the other side of the switch. Current limitation through external resistors  $(200\Omega)$  or the output of op amps will prevent damage to the device.

#### TYPICAL PERFORMANCE CHARACTERISTICS









# **Monolithic Chips**

## Contents

		Page
,	BIPOLAR INTEGRATED CIRCUIT CHIPS	
	General Information	17-3
	AD517 Chips Low Cost, Laser Trimmed Precision IC Op Amp	17-5
	AD518 Chips Low Cost, High Speed, IC Op Amp	17-7
	AD521 Chips Precision Instrumentation Amplifier	17-9
	AD532 Chips Trimmed IC Multiplier	17-11
	AD534 Chips Trimmed Precision IC Multiplier	17-13
	AD536A Chips IC True rms-to-de Converter	17-15
	AD537 Chips Low Cost IC V-to-F Converter	17-17
	AD540 Chips High Accuracy Low Cost FET-Input Op Amp	17-19
	AD542 Chips Precision Low Cost BIFET Op Amp	17-21
	AD544 Chips Precision High Speed BIFET Op Amp	17-23
	•AD547 Chips Ultra Low Drift BIFET Operational Amplifier	17-25
	AD558 Chips DACPORT <sup>TM</sup> Low Cost Complete µP-Compatible 8-Bit DAC	17-27
	AD561 Chips Low Cost, High Speed 10-Bit D-to-A Converter with Reference	17-29
	•AD565A/AD566A Chips Complete High Speed 12-Bit D/A Converter	17-31
	•AD567 Chips Microprocessor-Compatible 12-Bit D/A Converter	17-33
	AD570/AD571 Chips Low Cost Complete 8- and 10-Bit A-to-D Converter	17-35
	•AD573 Chips Fast, Complete 10-Bit A-to-D Converter with Microprocessor Interface	17-37
	AD580 Chips Precision 2.5 Volt Reference	17-39
	AD581/AD584 Chips Programmable Precision Low-Drift Reference	17-41
	AD582 Chips Low Cost Precision Sample-and-Hold	17-43
	AD589 Chips Two-Terminal IC 1.2 Volt Reference	17-45
	AD590 Chips Two-Terminal IC Temperature Transducer	17-47
	AD642 Chips Precision Low Cost Dual BIFET Op Amp	17-49
	•AD644 Chips Dual High Speed Implanted FET-Input Op Amp	17-51
	AD DAC-08 Chips High Speed 8-Bit D-to-A Converter	17-53
	AD OP-07 Chips Ultra-Low Offset Voltage Op Amp	17-55
	CMOS INTEGRATED CIRCUIT CHIPS	
	General Information	17-57
	Bonding Diagrams:	
	AD7501	17-60
	AD7502	17-60
	AD7503	17-60
	AD7506	17-60
	AD7507	17-61
	AD7510	17-61
	AD7511	17-61
	AD7512	17-61
	AD7520	17-61
	AD7521	17-62
	AD7522	17-62
	AD7523	17-62
	AD7524	17-62

17

	Page
AD7533	17-63
AD7541	• 17-63
AD7542	17-63
AD7543	17-63
AD7550	17-64
AD7574	17-64
•AD7590	17-65
•AD7591	17-65
•AD7592	17-65

\_

•New product since the 1980 Data-Acquisition Components and Subsystems Catalog. DACPORT is a trademark of Analog Devices, Inc.

# **Bipolar Integrated Circuit Chips**

## **General Information**

#### PHYSICAL CHARACTERISTICS

Die Thickness: The standard thickness of Analog Devices Bipolar dice is 20 mils  $\pm 2$  mils.

**Die Dimensions:** The dimensions given on the specific device data sheets have a tolerance of  $\pm 2$  mils.

**Backing:** The standard backside surface is silicon (not plated). Analog Devices does not recommend gold-backed dice for most applications.

Edges: A diamond saw is used to separate wafers into dice thus providing perpendicular edges half-way through the die.

In contrast to scribed dice, this technique provides a more uniform die shape and size. The perpendicular edges facilitate handling (such as tweezer pick-up) while the uniform shape and size simplifies substrate design and die attach.

Top Surface: The standard top surface of the die is covered by a layer of glassivation. All areas are covered except bonding pads and scribe lines.

Surface Metalization: The metalization on Analog Devices Bipolar dice is aluminum. Minimum thickness is 10,000Å.

**Bonding Pads:** All bonding pads have a minimum size of 4 mils by 4 mils. The passivation windows are 3.5 mils by 3.5 mils minimum.

#### PACKAGING

All dice are packaged in plastic waffle packs. The quantity of dice per package depends on die size.

A sheet of anti-static paper and a sheet of anti-static plastic is included in each pack.

Waffle packs are secured and shipped in cardboard shipping containers.

#### ASSEMBLY INFORMATION

**Cleaning:** Each die is cleaned prior to packaging in waffle packs. No additional cleaning is recommended.

Dice Inspection: Standard dice are 100% inspected to MIL-STD-883, Method 2010, Class B.

**Die Attach:** The proper method of die attach is determined by the requirements of the particular application.

If an adhesive die attach technique is required by the constraints of the application, then package moisture content must be monitored. To insure reliability the internal moisture content of the package has to remain below 5000ppm (from 0 to 1000 hrs. minimum).

When eutectic die attach is used, Analog Devices recommends using either a 99.99% gold or a 98% gold, 2% silicon preform.

Recommended eutectic die attach temperature is  $410^{\circ}$ C  $\pm 10^{\circ}$ C as measured at the die-substrate interface surface. Time at  $410^{\circ}$ C shall not exceed 30 seconds.

Lead Bonding: Analog Devices recommends bonding one mil 99.99% gold for gold ball bonding.

Analog Devices recommends ultra-sonic bonding for users requiring aluminum wire. One mil 99% aluminum 1% silicon wire is recommended.

Unless otherwise specified on the device data sheet, there is no required bonding sequence for bipolar chips.

**Electrostatic Discharge (ESD):** Bipolar integrated circuits are subject to catastrophic damage due to electrostatic charges generated by careless handling.

Furthermore, subtle shifts in transistor characteristics can occur after being subjected to lower amounts of ESD. Precision devices, trianmed to accuracies in the order of  $\pm 25$ microvolts, can be shifted out of spec due to improper handling.

To preserve the accuracy of precision bipolar integrated circuits, Analog Devices recommends the following:

- a. Verify proper grounding of all manufacturing equipment.
- b. All workers who handle the chips should be wearing a grounded conductive wrist-strap.
- c. All work-in-process, especially any work with incomplete wire-bonding, should be placed on a conductive surface.
- d. Dice not in use should be stored in the original waffle pack with anti-static paper.

#### PACKAGE SEALING RECOMMENDATIONS

Analog Devices recommends hermetic packaging. The initial precision of trimmed thin-film integrated circuits is retained indefinitely when not subjected to high humidity or corrosive environments.

A maximum sealing temperature of 320°C for a maximum time of 3 minutes is recommended.

The sealing technique must insure that the internal moisture content remain below 5000ppm under all conditions for the life time of the product.

#### **ORDERING INFORMATION**

Analog Devices bipolar integrated circuit chips are specified in the same manner as packaged devices, except the package code letter is replaced by the word "CHIPS".



Minimum order quantity is 25 pieces per line item. Analog Devices dice are supplied only in multiples of 25 pieces.

#### USING DATA SHEETS

Specifications: Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly. The specific recommendations in this General Information Section are intended to assist the user in achieving specified performance of Analog Devices chips in assembled circuits. Electrical specifications are given for each product. *NOTE*: Although the specifications generally conform to those of equivalent grades of packaged product, some differences exist. AC testing at the chip level is also not practical; therefore, ac specifications are also given as typical.

Applications Information: General applications information is not included on the chip data sheets; this information is provided on the data sheet for the packaged version of each product.

Specific application information that applies to the chip version of each product is given on the chip data sheet.

Metalization Photograph: Metalization photographs are provided for each product. Chip dimensions and pad functions are included.

ADDITIONAL PRODUCT AVAILABILITY INFORMATION Older Products: The data sheets published in this catalog are intended to assist the user in the design of new hybrid circuits using the highest performance, most cost-effective products available from Analog Devices. There are, however, older IC products that may have been designed into circuits in the past but which are no longer the optimum choice for new designs. These products continue to be available as in the past.

If you are using one of these older Analog Devices IC chips and require technical assistance, please contact the factory. Sales-related information may be obtained from the nearest Analog Devices sales office listed on the back cover.

New Products: Analog Devices is continuously introducing new integrated circuit products. Most of these are monolithic and thus may be supplied in chip form. Although it is our policy to obtain first-hand assembly, testing and application experience with new products before introducing the chip version, we encourage potential users to contact the factory for availability information on new IC products not listed in this catalog.



## Low Cost, Laser Trimmed Precision IC Op Amp

# AD517 CHIPS

#### PRODUCT DESCRIPTION

The Analog Devices AD517 operational amplifier is lasertrimmed for ultra-low offset voltages, thus eliminating the need to trim in most applications. Other features include very low offset voltage drift and high gain. Advanced super-beta techniques provide ultra-low input currents. The AD517 is ideal for precision instrumentation applications. Protected input and output circuitry along with internal compensation for gains of one or greater minimize hybrid component count. AD517 chips are available in two grades specified for operation between 0 and  $+70^{\circ}$ C and one grade specified for operation between  $-55^{\circ}$ C and  $+125^{\circ}$ C.

#### APPLICATION INFORMATION

AD517 chips are functionally identical to packaged AD517 devices. For general application information, see the AD517 packaged product catalog data sheet. The following additional application information applies to AD517 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD517 chip must be connected to -V<sub>S</sub>, device pad number 4.
- 4. Pads 7A and 7B must *both* be connected to  $+V_S$ .
- 5. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-99 8 PIN METAL PACKAGE.

# SPECIFICATIONS<sup>1</sup> (typical @+25°C and ±15V dc unless otherwise noted)

MODEL	AD517J	AD517K	AD517S
OPEN LOOP GAIN			
$V_0 = \pm 10V, R_L \ge 2k\Omega$	10 <sup>6</sup>	•	• '
$T_A = +25^{\circ}C$ to $T_{max}$	500,000 min	•	250,000
$T_A = T_{min} \text{ to } +25^{\circ}C$	500,000	•	250,000
OUTPUT CHARACTERISTICS	·		
Voltage @ R. $\geq 2k\Omega$ T , to T	±10V min	•	*
Load Canacitance	1000nF	•	•
Output Current	10mA min	•	•
Short Circuit Current	25mA	•	•
		····	· · · · · · · · · · · · · · · · · · ·
Unity Gain Small Signal	250kHz	•	•
Full Power Besponse	1.5kHz	•	*
Slew Rate, Unity Gain	0.10V/µs	•	•
INPUT OFFSET VOLTAGE			
Initial Offset $R_0 \le 10k\Omega$	150 <i>uV</i> max	75µV max	**
vs Temp $T_{\star} = +25^{\circ}C$ to T	3 0uV/°C max	1.8uV/°C may	**
$T_{A} = T_{-1} + 6 \pm 25$ C to $T_{max}$	3 0µV/°C	$1.8 \mu V/^{\circ}C$	**
$A = 1 \min_{i \in U} U = 2 \int U$	25/1V/V max	10uV/V may	**
$T_{\rm c} = 125^{\circ} C$ to T	$40\mu V/V max$	$15\mu V/V max$	20uV/V max
$T_{A} = 725 \text{ C} \text{ 10 } \text{1}_{\text{max}}$	40μV/V	$15\mu V/V$	$20\mu V/V$
1A - 1min 10+25 C		15,477	
INPUT OFFSET CURRENT		0.75- 4	**
Initial	InA max	0.75nA max	••
$T_A = +25^{\circ}C \text{ to } T_{\max}$	1.5nA max	1.25nA max	2nA max
$T_A = T_{min}$ to +25°C	1.5nA	1.25nA	2nA
INPUT BIAS CURRENT			
Initial	5nA max	2nA max	••
$T_A = +25^{\circ}C$ to $T_{max}$	8nA max	3.5nA max	10nA max
$T_A = T_{min}$ to +25°C	8nA	3.5nA	10nA
vs. Temp, T <sub>min</sub> to T <sub>max</sub>	±20pA/°C	±10pA/°C	**
INPUT IMPEDANCE			
Differential	15MΩ  1.5pF	20MΩ  1.5pF	**
Common Mode	2.0x10 <sup>11</sup> Ω	*	*
INPUT NOISE			
Voltage, 0.1Hz to 10Hz	2μV p-p	*	*
f = 10Hz	35nV/√ <u>Hz</u>	*	•
f = 100Hz	$25 \text{ nV} / \sqrt{\text{Hz}}$	*	*
f = 1 k Hz	20nV/√Hz	•	*
Current, f = 10Hz	0.05pA/√Hz	.*	•
f = 100Hz	0.03pA/√Hz	•	•
f = 1 k Hz	0.03pA/ <del>/Hz</del>	•	•
INPUT VOLTAGE RANGE			
Differential or Common Mode, max safe	±V <sub>S</sub>	•	*
Common Mode Rejection, VIN = ±10V	94dB min	110dB	**
Common Mode Rejection, $T_A = +25^{\circ}C$ to $T_{max}$	94dB min	100dB min	••
$T_A = T_{min} \text{ to } +25^{\circ}\text{C}$	94dB	100dB	**
POWER SUPPLY	· · · · · · · · · · · · · · · · · · ·		
Rated Performance	±15V	*	*
Operating	±(5 to 18)V	•	±(5 to 22)V
Current, Quiescent	4mA max	3mA max	**
TEMPERATURE RANGE	<u> </u>		
Operating			
Tested ( $T_A = +25^{\circ}C$ to $T_{}$ )	$+25^{\circ}$ C to $+70^{\circ}$ C	•	+25°C to +125°C
Guaranteed. Not Tested			
$(T_A = T_{min} t_0 + 25^{\circ}C)$	0 to +25°C	•	-55°C to +25°C
Storage	-65°C to +150°C	•	+
o compe	55 G 10 - 150 G		

NOTES

\*Specifications same as AD517J. \*\*Specifications same as AD517K. <sup>1</sup>Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

Specifications subject to change without notice.



## Low Cost, High Speed, IC Op Amp

# AD518 CHIPS

#### PRODUCT DESCRIPTION

The AD518 is a low cost, high speed operational amplifier designed as an improved functional replacement for 118-type devices. It is internally compensated for unity gain, but has the capability of accepting feed-forward compensation for increased slew rate and bandwidth. AD518 chips are available in two grades specified for operation between 0 and +70°C and one grade for operation between -55°C and +125°C.

#### APPLICATION INFORMATION

AD518 chips are functionally identical to packaged AD518 devices. For general application information, see the AD518 packaged product catalog data sheet.

The following additional application information applies to AD518 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD518 chip must be connected to  $-V_S$ , device pad number 4.
- 4. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.

#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-99 8 PIN METAL PACKAGE.

# **SPECIFICATIONS**<sup>1</sup> (typical @ +25°C and $V_S = \pm 15V$ dc unless otherwise specified)

PARAMETER	AD518J	AD518K	AD518S
OPEN LOOP GAIN			
$R_L \ge 2k\Omega$ , $V_\Omega = \pm 10V$	25,000 min (100,000 typ)	50,000 min (100,000 typ)	**
$T_A = +25^{\circ}C$ to $T_{max}$	20,000 min	25,000 min	••
$T_A = T_{min} \text{ to } + 25^\circ \text{C}$	20,000	25,000	**
OUTPUT CHARACTERISTICS			
Voltage @ $R_L \ge 2k\Omega$ , $T_A = min$ to max	±12V min (±13V typ)	•	•
Current @ V <sub>0</sub> = ±10V	±10mA	•	•
Short Circuit Current	25mA	*	*
FREQUENCY RESPONSE			
Unity Gain, Small Signal	12MHz	•	*
Slew Rate, Unity Gain	50V/µs	•	•
Settling Time to 0.1%			
(Single Capacitor Compensation)	800ns	•	•
Phase Margin, Uncompensated at Unity	0		
Gain Crossover Frequency	60°		•
INPUT OFFSET VOLTAGE			
Initial, $R_{S} \leq 10 k \Omega$	10mV max (4mV typ)	4mV max (2mV typ)	••
$T_A = +25$ °C to $T_{max}$	15mV max	6mV max	••
$T_A = T_{min} \text{ to } +25^{\circ}\text{C}$	15mV	6mV	** `
Avg vs. Temp, $T_A = 25^{\circ}C$ to $T_{max}$	$10\mu V/C$	$15\mu V/^{\circ}C \max(5\mu V/^{\circ}C typ)$	$20\mu V/^{\circ}C \max(10\mu V/^{\circ}C typ)$
$T_A = T_{min}$ to +25 °C	10µV/°C	5µV/°C	•
Avg vs. Supply, $T_A = +25$ C to $T_{max}$	65dB min (80dB typ)	80dB min (90dB typ)	
$I_A = I_{min}$ to +25 C	80dB	908	······
INPUT BIAS CURRENT			
	500nA max (120nA typ)	250nA max (120nA typ)	••
$T_A = +25$ C to $T_{max}$	750nA max	400nA max	
$I_A = I_{min}$ to +25 C	750nA	400nA	
INPUT OFFSET CURRENT		· · · · · · · · · · · · · · · · · · ·	
Initial	200nA max (30nA typ)	50nA max (6nA typ)	
$T_A = +25 \text{ C to } I_{\text{max}}$	300nA max	100nA max	
$I_A = I_{min} (0 + 25 C)$	300nA	100hA	
INPUT IMPEDANCE			
Differential	0.5M12 min (3.0M12 typ)		•
INPUT VOLTAGE RANGE <sup>+</sup>			
Common Mode, max safe	±VS	•	
Operating, $V_S = \pm 15V$	±11.5V		-
Common Mode Rejection Ratio	70dB min (100dB typ)	80dB min (100dB typ)	
POWER SUPPLY			
Rated Performance	±15V		
Operating	$\pm (5 \text{ to } 20)V$	• • · · · · ·	•
Current, Quiescent	10mA max (5mA typ)	7mA max (5mA typ)	
TEMPERATURE RANGE			
Operating			a
Tested ( $T_A = +25$ C to $T_{max}$ )	+25 C to +70 C		+25 C to +125 C
Guaranteed, Not lested $(T_{1} - T_{2}) \approx 25^{\circ} C$	0 m + 35°C	•	tt°c
$(1_A = 1_{\min} (0 + 2) C)$	$-65^{\circ}C + 25^{\circ}C$	•	-)) (10+2) ( *
JULAGE	05 C 10 + 150 C		

NOTES <sup>†</sup>The inputs are shunted with back-to-back diodes; if the differential input may exceed ±1 volt, a resistor should be used to limit the input current to 10mA.

\*Specifications same as AD518J. \*\*Specifications same as AD518K.

Specifications subject to change without notice.

<sup>1</sup> Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

.



## **Precision Instrumentation Amplifier**

# AD521 CHIPS

#### **PRODUCT DESCRIPTION**

The AD521 is a second generation, low cost monolithic instrumentation amplifier. As a true IA, it exhibits high input impedance, balanced differential inputs, low bias currents and high CMR. Gain is programmed for values between 0.1 and 1000 by two external resistors. The AD521 is internally compensated and input and output protected. Two AD521 chip grades are specified for operation between 0 and  $+70^{\circ}$  C while one grade is specified over the  $-55^{\circ}$ C to  $+125^{\circ}$ C range.

#### APPLICATION INFORMATION

AD521 chips are functionally identical to packaged AD521 devices. For general application information, see the AD521 packaged product catalog data sheet.

The following additional application information applies to AD521 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD521 chip must be connected to  $-V_S$ , device pad number 5.
- 4. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.

#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-116 14 PIN CERAMIC PACKAGE.

# **SPECIFICATIONS** "(typical @ V<sub>S</sub> = $\pm 15V$ , R<sub>L</sub> = $2k\Omega$ and T<sub>A</sub> = $25^{\circ}C$ unless otherwise specified)

MODEL	AD521J	AD521K	AD521S
GAIN	· · · · · · · · · · · · · · · · · · ·	· · · · · ·	
Range (For Specified Operation, Note 1)	1 to 1000	•	•
Equation	$G = R_S/R_G V/V$	•	•
Error from Equation	(±0.25-0.004G)%	•	•
Nonlinearity (Note 2)			
	0.2% max	•	+(15 +() 4(')nnm/°C
	2(3 20.03G)ppin/ C		2(1) =0.+0/ppin/ C
Bated Outout	±10V. ±10mA min	•	•
Output at Maximum Operating Temperature	±10V @ 5mA min	•	•
Impedance	0.1Ω	•	•
DYNAMIC RESPONSE		······································	
Small Signal Bandwidth (±3dB)			
G = 1	> ZMHZ		
G = 10	2006472	•	•
G = 100	40kHz	•	•
Small Signal, ±1.0% Flatness			
G = 1	75kHz	•	•
G = 10	26kHz	•	•
G = 100	24kHz	:	•
G = 1000	0kHz	•	
Slew Bare 16 C 1000	10V/ms	•	•
Settling Time (any 10V sten to within 10mV of Final Value)	101/23		
G = 1	7µs	•	•
G = 10	Sμs	•	•
G = 100	10µs	•	•
G = 1000	35µs	•	•
Differential Overload Recovery (±30V Input to within			
C = 1000	60	•	
G = 1000 Common Mode Sten Becovery (30V Input to within	50µs		
10mV of Final Value) (Note 5)			
G = 1000	10µs	•	•
VOLTAGE OFFSET (may be nulled)			
Input Offset Voltage (VOS1)	3mV max (2mV typ)	1.5mV max (0.5mV typ)	
vs. Temperature, $T_A = +25^{\circ}C$ to $T_{max}$	$15\mu V/^{\circ}C max (7\mu V/^{\circ}C typ)$	5µV/°C max (1.5µV/°C typ)	••
$T_A = T_{min} \text{ to } +25^{\circ}\text{C}$	7μV/°C	1.5µV/°C	
vs. Supply	$3\mu V/\%$	200mV max (20mV tup)	••
Support Offset voltage ( $v_{OS_0}$ ) we Temperature T <sub>1</sub> = +25°C to T	$400 \mu V/^{\circ} C max (150 \mu V/^{\circ} C typ)$	$150\mu V/^{\circ}C max (50\mu V/^{\circ}C typ)$	••
$T_A = T_{min}$ to +25°C	150µV/°C	50μV/°C	••
vs. Supply (note 6)	0.005VOS0/%	•	•
INPUT CURRENTS			
Input Bias Current (either input)	80nA max	40nA max	••
vs. Temperature, $T_A = +25^{\circ}C$ to $T_{max}$	InA/°C max	500pA/°C max	••
$T_A = T_{min}$ to +25°C	InA/C	500pA/°C	•
Input Offset Current	270/v 20n A. max	10nA max	••
vs. Temperature, $T_A = +25^{\circ}C$ to $T_{max}$	250pA/°C max	125pA/°C max	••
$T_A = T_{min} to + 25^{\circ}C$	250pA/°C	125pA/°C	••
INPUT	· · · · · · · · · · · · · · · · · · ·		
Differential Input Impedance (Note 7)	3 x 10 <sup>9</sup> Ω  1.8pF	•	
Common Mode Input Impedance (Note 8)	6 x 10 <sup>10</sup> Ω#3.0pF	•	
Input Voltage Range for Specified Performance	*101/		•
(with respect to ground)	100		
or OEE Differential Mode (Note 9)	30V	•	• 1
Voltage at either input (Note 9)	Vs ±15V	•	•
Common Mode Rejection Ratio, DC to 60Hz with $1k\Omega$			
source unbalance			
G = 1	70dB min (74dB typ)	74dB min (80dB typ)	
G = 10	90dB min (94dB typ) 100dB min (104dB typ)	104dB min (100dB typ)	••
G = 100	100dB min (110dB typ)	110dB min (120dB typ)	••
NOISE			
Voltage RTO (p-p) @ 0.1Hz to 10Hz (Note 10)	$\sqrt{(0.5G)^2 + (225)^2}\mu V$	•	•
RMS RTO, 10Hz to 10kHz	$\sqrt{(1.2G)^2 + (50)^2 \mu V}$	•	:
Input Current, rms, 10Hz to 10kHz	15pA (rms)	•	·
REFERENCE TERMINAL			
Bias Current	3μΛ	•	•
Input Resistance	10MS2	•	•
Voltage Range	±10V	•	•
	1		
POWER SUPPLY	+5 +0 +18	• .	•
Oujescent Supply Current	-5 10 - 10 5mA max	•	•
TEMPERATURE RANGE			
Operating			
Tested ( $T_A = +25^{\circ}C$ to $T_{max}$ )	+25°C to +70°C	•	+25°C to +125°C
Guaranteed, Not Tested			
$(T_A = T_{min} \text{ to } +25^\circ \text{C})$	0 to +25°C		->> C to +25°C
Storage	-05 C to +150 C	-	

All Numbered Notes Refer to AD521 Packaged Product Catalog Data Sheet in Section 5. \*Specifications same as AD521). \*\*Specifications same as AD521X. \*\*Specifications same as AD521X. \*\*Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handing and assembly. Specifications subject to change without notice.
# 

### **Trimmed IC Multiplier**

### AD532 CHIPS

#### **PRODUCT DESCRIPTION**

The AD532 is a complete laser-trimmed analog multiplier/ divider that performs to specification without any external trims or additional components. In hybrid applications, AD532 chips can eliminate the need to design and operate complicated trim and test equipment while conserving valuable substrate area. As a multiplier, the AD532 operates as a full four-quadrant device; division is performed in two quadrants. AD532 chips are available in two grades specified for 0 to  $+70^{\circ}$ C operation and one grade for  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### **APPLICATION INFORMATION**

AD532 chips are functionally identical to packaged AD532 devices. For general application information, see the AD532

packaged product catalog data sheet and the Analog Devices "Multiplier Application Guide".

The following additional application information applies to AD532 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD532 chip must be connected to  $-V_S$ , device pad number 5.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.

#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-100 10 PIN METAL PACKAGE.

17

## **SPECIFICATIONS**<sup>1</sup> (typical @ +25°C with $V_S = \pm 15V \text{ dc}$ , $V_{OS}$ grounded, unless otherwise specified)

		•		•
PARAMETER	CONDITIONS	AD532J	AD532K	AD532S
ABSOLUTE MAX RATINGS				
Supply Voltage		±18V	•	±22V
Internal Power Dissipation		500mW	•	•
Input Voltage*		+Ve	•	•
X, Y, V <sub>OS</sub> , Z Output Short Circuit	To Ground	Indefinite	•	•
Transfer Eurotion		(X - X)(Y - Y)/10	•	•
Total Error (% F.S.)	$V_{x} = 0/\pm 10V, V_{y} = 0/\pm 10V$	±2.0% max [±1.5% typ]	±1.0% max [±0.7% typ]	±1.0% max (±0.5% typ)
	$T_A = +25^{\circ}C$ to $T_{max}$	±2.5%	±1.5%	±4.0% max
	$T_A = T_{min}$ to +25°C	±2.5%	±1.5%	±4.0%
vs. Temperature	$T_A = +25^{\circ}C$ to $T_{max}$	±0.04%/°C	±0.03%/°C	±0.04%/°C max
	9		0 -	[±0.01%/°C typ]
· · · · · · · · · · · · · · · · · · ·	$T_A = T_{min}$ to +25°C	±0.04%/°C	. ±0.03%/°C	±0.01%/°C
Nonlinearity			10.5%	
X Input	$V_x = 20V(p-p), V_y = \pm 10V$	10.8%	±0.5%	••
Feedbrough	$v_y = 20v(p-p), v_x = 10v$	10.3%	10.27	
X Input	$V_{rr} = 20V(p-p), V_{rr} = 0$	200mV(p-p) max	100mV(p-p) max	
A hipot	f = 50Hz	[50mV(p-p) typ]	[30mV(p-p) typ]	••
Y Input	$V_{y} = 20V(p-p), V_{y} = 0,$	150mV(p-p) max	80mV(p-p) max	
1	f = 50Hz	[30mV(p-p) typ]	[25mV(p-p) typ]	••
vs. Temperature	TA = min to max	2.0mV(p-p)/°C	1.0mV(p-p)/°C	••
DIVIDER SPECIFICATIONS	· · · · · · · · · · · · · · · · · · ·			
Transfer Function		$10Z/(X_{-X_{c}})$	•	•
Total Error <sup>3</sup>	$V_x = -10V, V_z = \pm 10V$	±2%	±1%	**
· · · ·	$V_x = -1V$ , $V_z = \pm 10V$	±4%	±3%	••
SOUARER SPECIFICATIONS				``` <b>``````````````````````````````````</b>
Transfer Function		$(X_1 - X_2)^2 / 10$	•	•
Total Error		±0.8%	±0.4%	••
SOUARE BOOTER SPECIFICATIONS			•	
Transfer Function		$-\sqrt{10Z}$	•	•
Total Error <sup>3</sup>	$V_7 = 0/+10V$	±1.5%	±1.0%	**
	2			······
INPUT SPECIFICATIONS				
N V Inputs		10110		•
Z Input		3610		•
Input Bias Current		JOK12		
X, Y Inputs	•	3 <i>u</i> A	4µA max [1.5µA typ]	••
Z Input		±10µA	$\pm 15\mu A max [\pm 5\mu A typ]$	••
X, Y Inputs	T <sub>A</sub> = min to max	10µA	8µA	••
Z Input	T <sub>A</sub> = min to max	±30µA	±25μÀ	••
Input Offset Current				
X, Y Inputs		.±0.3μA	±0.1µA	••
Input Voltage Diff/CM	$T_A = \min to \max$			
X, Y, Z Inputs	For Rated Accuracy	±10V	ro In	
CMRR (X or Y Inputs)	X or $Y = \pm 10V$	40dB min	50dB min	
DYNAMIC SPECIFICATIONS				
Small Signal, Unity Gain		1.0MHz	•	•
Full Power Bandwidth		750kHz		:
Slew Rate		45 V/µs to 2%		
Small Signal 1% Vestor Error	0 5° - have all ife	1% at 75KHz		•
Settling Time	t10V stap	Justo 2%		•
Overload Recovery	-104 3000	2µs to 2%	•	•
OUTPUT AMPLIFIER SPECIFICATIONS	~	10		
Output Impedance	Closed Loop	152	•	•
Output voltage Swing	$I_A = \min to \max$ $P_A \ge 2k\Omega C_A \le 1000$	+10V min [+12V +]	•	•
Output Noise	$\pi_L \approx 2\kappa_M t_0$ , $C_L \approx 1000 \text{pF}$	$\pm 10v \min [\pm 13v typ]$	•	•
Carpar Hola	$f = 5H_7 \text{ to } 5MH_7$	3 0mV(rms)	•	•
Output Offset Voltage .	• • 9112 to 94112	2.500 (1003)		
Initial Offset	Trimmable To Zero	±40mV	±30mV max	••
vs. Temperature	$T_A = +25^{\circ}C$ to $T_{max}$	0.7mV/°C	*	2.0mV/°C max
-	$T_A = T_{min} \text{ to } +25^{\circ}\text{C}$	0.7mV/°C	• *	•
DOWED SUDDI V SPECIFICATIONS				
Supply Voltage	Bated Performance	±15V	•	•
Supply voltage	Operating	±10V to ±18V	•	±10V to ±22V
Supply Current	Quiescent	±6mA max [±4mA typ]	•	•
Power Supply Variation				
Multiplier Accuracy		±0.05%/%	*	2 · · · · · · · · · · · · · · · · · · ·
Output Offset		±2.5mV/%	•	•
Scale Factor		-0.03%/%	•	•
Feedthrough		±0.25mV/%	•	-
TEMPERATURE		0 0 -		
Operating,	tested ( $T_A = +25^\circ C \text{ to } T_{max}$ )	+25°C to +70°C	*	+25 °C to +125 °C
	guaranteed, not tested	0		-55°C to -25°C
	$(T_{A} = T_{min} to + 25^{\circ}C)$	0 to +25 L	*	->> ( 10 +2> (
Storage		-03 C (0 +130 C		

NOTES: <sup>1</sup>Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

<sup>1</sup> Max input voltage is zero when supplies are turned off.
<sup>2</sup> With recommended external trim (see packaged AD532 data sheet).
\*Specifications same as AD532I.
\*Specifications subject to change without notice.



### **Trimmed Precision IC Multiplier**

### AD534 CHIPS

#### AD535 NOTE:

The AD534 is a functional equivalent to the AD535 divider. Since the AD535 is not available in chip form, AD534 chips are recommended for divider as well as multiplier applications; see the AD535 packaged product data sheet for application recommendations.

#### PRODUCT DESCRIPTION

The AD534 is a precision laser-trimmed four-quadrant multiplier/two-quadrant divider that requires no external components to achieve accuracies usually found in expensive assemblies. As a hybrid building-block, AD534 chips can guarantee errors as small as  $\pm 0.50\%$ . Differential inputs, internal calibrated reference, output amplifier and a versatile configuration are all features of the AD534. AD534 chips are available in two grades specified for operation between 0 and  $\pm 70^{\circ}$ C and one grade specified for  $-55^{\circ}$ C to  $\pm 125^{\circ}$ C.

#### APPLICATION INFORMATION

AD534 chips are functionally identical to packaged AD534 and AD535 devices. For general application information, see the AD534 and AD535 packaged product catalog data sheets and the Analog Devices "Multiplier Application Guide."

The following additional application information applies to AD534 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD534 chip must be connected to -V<sub>S</sub>, device pad number 5.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).

PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-100 10 PIN METAL PACKAGE.

### **SPECIFICATIONS**<sup>1</sup> (typical at +25°C, with $\pm V_S = 15V$ , $R_L \ge 2k$ , unless otherwise stated)

				101116
PARAMETER	CONDITIONS	AD534J	AD534K	AD5345
MULTIPLIER PERFORMANCE Transfer Function		$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10} + Z_2$	•	•
Total Error <sup>2</sup>	-10V < X, Y <+10V	±1.0% max	±0.5%	•
	$V_S = \pm 14V$ to $\pm 16V$	+1 5%	+1.0%	+2.0% max
	$T_A = +25^{\circ}C$ to $T_{max}$	-1.5%		22.0 /0 11/2/
	$V_{S} = \pm 14V$ to $\pm 16V$ T <sub>1</sub> = T <sub>1</sub> to $\pm 25^{\circ}C$	±1.5%	±1.0%	±2.0%
vs. Temperature	$T_A = +25^{\circ}C$ to $T_{max}$	±0.022%/°C	±0.015%/°C	±0.02%/°C max
	$T_A = T_{min}$ to +25°C	±0.022%/°C	±0.015%/°C	±0.02%/°C
Scale Factor Error	SF = 10.00 nominal <sup>3</sup>	-0.25%	±0.1%	•
Scaling-Voltage	T <sub>4</sub> = min to max	±0.02%/°C	±0.01%/°C	•
Supply Related Error	$\pm V_{S} = (15V) \pm 1V$	±0.01%	•	•
Nonlinearity, X	X = 20V pk-pk			
Nuclinearity, V	$Y = \pm 10V$ Y = 20V pk pk	±0.4%	±0.2% (0.3% max)	•
Nontinearity, 1	$X = \pm 10V$ pk pk	±0.01%	±0.01%(±0.1% max)	• .
Feedthrough <sup>4</sup> , X	Y nulled			
Paralaharan alda M	X = 20V pk-pk 5011/	±0.3%	±0.15% (0.3% max)	•
recatirough	Y = 20V pk-pk 50Hz	±0.01%	±0.01% (±0.1% max)	•
Output Offset	TA = +25°C to Tmin	±5mV (±30mV max)	±2mV (±15mV max)	•
Voltage Drift		200µV/°C	100µV/°C	500µV/°C max
	$T_A = T_{min}$ to +25°C.	±5mV 2000/V/°C	±2mV	• • • • • • • • • • • • • • • • • • • •
DYNAMICS	······································	1000117 C	100,417 C	5000017
Small-Signal BW	V <sub>OUT</sub> = 0.1V rms	1MHz	•	•
1% Amplitude Error	C <sub>L.OAD</sub> = 1000pF	50kHz	•	•
Sicw Rate Settling Time to ±1%	VOUT 20V pk-pk	20V/µs		
NOISE	81001-201			
Noise Spectral-Density	SF = 10	$0.8\mu V/\sqrt{Hz}$	•	•
• •	SF = 3 (Note 5)	$0.4\mu V/\sqrt{Hz}$	•	•
Wideband Noise	f = 10Hz to 5MHz	1mV rms	:	
	f = 10Hz to 10kHz.	γυμν rms		1. The second
	SF = 3 (Note 5)	_60µV ms	•.	•
OUTPUT	-			
Output Voltage Swing Output Impedance	i <sub>A</sub> = min to max Unity-Gain_f≤1kHz	11 V min	•	•
Amplifier Open-Loop Gain	f = 50Hz	70dB	•	•
Maximum Output Current	$R_L = 0$ , $T_A = min to max$	30mA	•	•
INPUT AMPLIFIERS (X, Y and Z)6				
Signal Voltage Range	Rated Accuracy	+101/	•	•
	Operating (Diff.)	±12V	•	•
Offset Voltage, X, Y	T T to T	±5mV (±20mV max)	±2mV (±10mV max)	•
Drift Offere Velsees 7	IA - Imin to Imax	100µV/°C	50µV/°C	•
Drift	$T_A = +25^{\circ}C$ to $T_{max}$	25mV (230mV max) $200\mu V/^{\circ}C$	$\pm 2mV$ ( $\pm 15mV$ max) $100uV/^{\circ}C$	5000V/°C max
		±5mV	±2mV	•
	$T_A = T_{min}$ to +25 C	200µV/°C	100µV/°C	500µV/°C
CMRR (X, Y, Z) Bias Current	50Hz, 20V pk-pk Diff_Input = 0	80dB (60dB min) 0 8uA (2uA max)	90dB (70dB min)	•
Offset Current	Diff. Input = 0	0.1µA	•	•
Differential Resistance		10MΩ	•	•
DIVIDER PERFORMANCE				
Transfer Function	$x_1 > x_2$	$10 \frac{(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1$	•	•
Total Error <sup>2</sup>	X = 10V	$(x_1 - x_2)$		
	-10V≤Z≤+10V	±0.75%	±0.35%	•
	X = 1V	+ 1 (10)	41.00	<b>.</b>
	$-1V \leq Z \leq +1V$	22.0%	21.0%	•
	-10V≤Z≤+10V	±2.5%	±1.0%	•
SQUARER PERFORMANCE		(Y Y)2		
Transfer Function		$\frac{(X_1 - X_2)}{10} + Z_2$	•	•
Total Error <sup>2</sup>	$-10V \le X \le +10V$	±0.6%	±0.3%	•
SQUARE-ROOTER PERFORMANCE				
Transfer Function	$Z_1 \leq Z_2$	$\sqrt{10(Z_2 - Z_1) + X_2}$	•	•
lotal Error	1V & Z & 10V	±1.0%	10.5%	
Supply Voltage	Rated Performance	+15V	•	•
Supply Condige	Operating	±8V to ±18V	•	±8V to ±22V
Supply Current	Quiescent	4mA (6mA max)	•	•
TEMPERATURE	(T	125°C to 170°C	•	+25°C to +125°C
Operating, tested guaranteed, not tested	$(I_A = +25 \text{ C to } I_{max})$ (T <sub>A</sub> = T <sub>min</sub> to +25°C)	0 to +25°C	•	-55°C to +25°C
Storage	··A - ·mm ······	-65°C to +150°C	•	•
ABSOLUTE MAXIMUM RATINGS				
Internal Power Dissipation		500mW	•	•
Supply Voltage Output Short-Circuit to Ground		±15 v Indefinite	•	-22V *
Input Voltages, X1, X2, Y1, Y2, Z1, Z	2	±V <sub>S</sub>	•	•
NOTES	· · · ·			

NOTES: \*Same as AD34J spect. \*Exercised tests are performed at wafer probe, before the performance to specification requires great care in handling and assembly. \*Figures given are percent of full-cule, 110V (i.e., 0.01% + 1mV). \*May be reduced to 3V using external resistor between -Vs and SF.

<sup>4</sup> Irreducible component due to nonlinearity: excludes effect of offsets. <sup>1</sup> Using external resistor adjusted to give SF = 3. <sup>4</sup> See Functional Block Diagram, Figure 1 of packaged AD534 data sheet for definition of sections. <sup>8</sup> With external Z-offset adjustment,  $Z \leq xX$ .



### IC True rms-to-dc Converter

### AD536A CHIPS

#### PRODUCT DESCRIPTION

The AD536A is a complete true rms-to-dc converter. As a single-chip IC, it is ideally suited to hybrid circuits as it requires only one external capacitor for operation. Features include factory calibration by laser trimming, dB output with 60dB range, low power (1mA) single or dual supply operation, wide bandwidth and 1% errors at crest factors of 7. One grade of the AD536A chip is specified for operation between 0 and +70°C, one grade for -55°C to +125°C.

#### APPLICATION INFORMATION

The AD536A chips are functionally identical to packaged AD536A devices. For general application information, see the AD536A packaged product catalog data sheet.

The following additional application information applies to AD536A chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD536A chip must be connected to  $-V_S$ , device pad number 3.
- 4. Pads 1A and 1B must both be connected to VIN.
- 5. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.

#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-116 14 PIN CERAMIC DIP PACKAGE.

NOTE:

\*BOTH PADS SHOWN MUST BE CONNECTED TO VIN.

1/

## **SPECIFICATIONS**<sup>1</sup> (typical @ +25°C and ±15V dc unless otherwise noted)

MODEL	AD536AJ	AD536AS
TRANSFER FOUNTION	$V_{\text{OUT}} = \sqrt{2V\pi (V_{\text{OUT}})^3}$	•
CONVERSION ACCURACY	*001 - v 1vg. (v[N)	
Total Error Internal Trim <sup>2</sup> (Fig. 1)†	+5mV +0.5% of Reading max	•
vs. Temperature, $T_A = +25^{\circ}C$ to $+70^{\circ}C$	±(0.1mV ±0.01% Reading)/°C, max	±(0.1mV ±0.005% Reading)/°C, max
$T_{A} = +70^{\circ}C \text{ to } +125^{\circ}C$	-	±(0.3mV ±0.005% Reading)/°C, max
$T_A = T_{min} to +25^{\circ}C$	±(0.1mV ±0.01% Reading)/°C,	±(0.1mV ±0.005% Reading)/°C
vs. Supply Voltage	±(0.1mV ±0.01% Reading)/V	•
de Reversal Error	±0.05% of Reading	
Total Effor, External Iffini (Fig. 2)	23HTV 20.3% OF Reading	
ERROR vs CREST FACTOR	Spanified Accuracy	•
Crest Factor = 3	-0.1% of Reading	•
Crest Factor = 7	-1% of Reading	•
FREQUENCY RESPONSE <sup>4</sup>		
Bandwidth for 1% additional error (0.1dB)		
$10mV < V_{IN} \le 100mV$	6kHz ·	•
100mV <v<sub>IN≤1V</v<sub>	40kHz	•
1V <vins7v +2dB Bandwidth</vins7v 	100kH2	•
$10mV \le V_{\rm N} \le 100mV$	SOLID	•
$100 \text{mV} < V_{\text{IN}} \le 1 \text{V}$	300kHz	•
1V <v<sub>IN≤7V</v<sub>	2MHz	• .
AVERAGING TIME CONSTANT (Fig. 5)†	25ms/µlF CAV	•
INPUT CHARACTERISTICS		
Signal Range, ±15V Supply	±20V Pcak	•
Signal Range, +5V Supply (Fig. 17)†	±5V Peak	•
Safe Input, All Supply Voltages	±25V max	
Input Resistance	10.7k32 ±25%	•
Officet Voltage	t2mV max	•
vs. Temperature: $T_{\rm e} = \pm 25^{\circ} C$ to $T_{\rm em}$	$\pm 0.1 \text{mV/}^{\circ}C$	$\pm 0.2 \text{mV/}^{\circ}$ C. max
$T_A = T_{min} \text{ to } +25^\circ \text{C}$	±0.1mV/°C	±0.2mV/°C
vs. Supply Voltage	±0.1mV/V	±0.2mV/V max
Voltage Swing, ±15V Supplies	0 to +10V min	*
±5V Supply	0 to +2V min	
Output Current	(+5mA, -130μA) min	· · · · · · · · · · · · · · · · · · ·
Besistance	+20mA 0.5Ω max	•
	0.000	
Error, Visi $7mV$ to $7V$ rms, $0dB = 1V$ rms	±0.5dB	•
Scale Factor	-3mV/dB	•
Scale Factor TC (Uncompensated, see Fig. 13†	-0.3% Reading/°C (-0.03dB/°C)	•
for Temperature Compensation)		•
IREF for 0dB = 1V rms	20μA (5μA min, 80μA max)	
IREF Kange	1μΑ το 100μΑ	· · · · · · · · · · · · · · · · · · ·
LOUT TERMINAL	10.11.01.11.1	•
LOUT Scale Factor Tolerance	+25%	<ul> <li>A second sec second second sec</li></ul>
Output Resistance	10 <sup>8</sup> Ω	•
Voltage Compliance	-V <sub>S</sub> to (+V <sub>S</sub> -2.5V)	•
BUFFER AMPLIFIER		<i>a</i> *
Input and Output Voltage Range	-V <sub>S</sub> to (+V <sub>S</sub> -2.5V)min	•
Input Offset Voltage, R <sub>S</sub> = 25k	±4mV max	•
Input Current	100nA typ, 300nA max	
Output Current	(5mA =130((A) min	•
Short Circuit Current	+20mA	. •
Small Signal Bandwidth	1MHz	•
Slew Rate <sup>5</sup>	5V/µs	•
POWER SUPPLY		
Voltage, Rated Performance	+2 01/ += +191/	•
Single Supply	+5V to +36V	•
Oujescent Current	J T 10 7 10 7	
Total Vs, 5V to 36V, Tmin to Tmax	2mA max (1mA typ)	•
TEMPERATURE RANGE	· · · · · · · · · · · · · · · · ·	
Operating		
Tested ( $T_A = +25^{\circ}C$ to $T_{max}$ )	+25°C to +70°C	+25°C to +125°C
Guaranteed, Not Tested	0 25°C	55°C to +25°C
Storage	-55°C to +150°C	*
8		

NOTES: <sup>1</sup>Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly. <sup>2</sup>Accuracy is specified for 0 rV rms, dc or 1kHz sinewave input with the AD536A connected as in Figure 1. <sup>2</sup>Error vs. erest factor is specified for 1V rms rectangular pulse input, pulse width - 200µs.

<sup>4</sup> Input voltages are expressed in volts rms. <sup>3</sup> With 2K external puildown resistor. <sup>4</sup> Figure references refer to figures on AD536A packaged product catalog data sheet in Section 7.

\*Specifications same as AD536AJ. Specifications subject to change without notice.



### Low Cost IC V-to-F Converter

### AD537 CHIPS

#### PRODUCT DESCRIPTION

The AD537 is a V to F converter consisting of an input amplifier, precision oscillator, accurate voltage reference and a high current output stage. Only a single external RC network is required to set up any full scale frequency up to 100kHz and any full scale input voltage up to  $\pm 30V$ . AD537 chips feature a precision reference output, low quiescent current (1.2mA), high linearity and excellent stability. The device operates from single or dual supplies from 4.5 to 36 volts. The AD537 chip is specified for 0 to  $\pm 70^{\circ}$ C operation.

#### APPLICATION INFORMATION

AD537 chips are functionally identical to dual-in-line packaged AD537 devices. For general application information, see the AD537 packaged product catalog data sheet. The following additional application information applies to AD537 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD537 chip must be connected to  $-V_S$ , device pad number 8.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE 14 PIN CERAMIC PACKAGE.

METALIZATION PHOTOGRAPH Dimensions shown in inches and (mm),

### **SPECIFICATIONS**<sup>1</sup>

#### (typical @ +25°C with VS (total) = 5 to 36V, unless otherwise noted)

MODEL	AD537J
ANALOG INPUT AMPLIFIER	
(Voltage-to-Current Converter)	
Voltage Input Range	
Single Supply	0 to (+Vs - 4) Volts (min)
Dual Supply	$-V_c$ to $(+V_c - 4)$ Volts (min)
Input Bias Current	
(Either Input)	100nA
Input Resistance (Non-Inverting)	250MΩ
Input Offset Voltage	2501140
(Trimmable to Zero)	SmV max
vs Supply	100uW/W max
vs. Supply	Sull'e
Vs. Temp, $I_A = I_{min}$ to $I_{max}$	3μv/ C
Sale input voltage	±vs
CURRENT-TO-FREQUENCY CONVERTER	
Frequency Range	0 to 150kHz
Nonlinearity <sup>3</sup>	
fmax = 10kHz	0.1%
fmax = 100kHz	0.15%
Full Scale Coliberation Error	
	+ = 0.
$C = 0.0100 \mu F$ , $T_{IN} = 1.000 m A$	±/% max
vs. Supply, $(f_{max} < 100 \text{ kHz})$	±0.1%/V max (0.01% typ)
vs. Temp, $T_A = T_{min}$ to $T_{max}$	50ppm typ
REFERENCE OUTPUTS	
Voltage Reference	
Absolute Value	1.00 Volt ±5% max
vs. Temp. $T_A = T_{min}$ to $T_{max}$	50ppm/°C
vs. Supply	±0.03%/V max
Output Resistance <sup>4</sup>	3800
Absolute Temperature Reference	50000
Nominal Output Level	$1.00 \text{mV}/^{\circ} \text{K}$
Initial Calibration @ 125°C	208mV +5mV tun
Chara Francisco 1.00 M/ <sup>o</sup> K	29811V = 511V typ
Slope Error from 1.00mv/ K	±0.02mV/ K
Slope Nonlinearity	10.1 K
Output Resistance	00075
OUTPUT INTERFACE (Open Collector Output)	
(Symmetrical Square Wave)	
Output Sink Current in Logic "0"	
$(V_{OUT} = 0.4V \text{ max}, T_{min} \text{ to } T_{max})$	20mA min
Output Leakage Current in Logic "1"	
$(T_{} to T_{})$	200nA max
Logic Common Level Range	$-V_{0}$ to $(+V_{0} - 4)$ Volts
Bigg/Eall Times (C = 0.01(E)	
$r_{\rm He} = 1 m \Lambda$	0.200
$I_{IN} = I m A$	0.2µs
$I_{IN} = I \mu A$	1µs
POWER SUPPLY	,
Voltage, Rated Performance	
Single Supply	4.5 to 36V
Dual Supply	±5 to ±18V
Oujescent Current	1.2mA
TEMPERATURE RANGE	
Operating	
Tested ( $T_A = +25^{\circ}C$ to $T_{max}$ )	+25 C to +70 C
Guaranteed, Not Tested	
$(T_A = T_{min} \text{ to } +25^{\circ}\text{C})$	0 to +25°C

NOTES:

<sup>1</sup> Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

Auximum voltage input level is equal to the supply on either input terminal, However, large negative voltage levels can be sensed at the negative terminal if the input is scaled to a nominal ImA full scale through an appropriate value resistor.

In the lapter is galacted to a holimat finite tail scale through a appropriate value resistor. <sup>3</sup>Nonlinearity is specified for a current input level ( $I_{IN}$ ) to the converter from  $O_1$  to 1000µA. Converter has 100% overrance capability up to  $I_{IN} = 2000\mu$ A with slightly reduced linearity. Nonlinearity is defined as deviation from a straight line from zero to full scale, expressed as a percentage of full scale. <sup>4</sup>Loading the 1.0 volt or 1mV/<sup>6</sup>K outputs can cause a significant change in

straight line from zero to full scale, expressed as a percentage of full scale, Loading the 1.0 volt or  $1 mV/^2 K$  outputs can cause a significant change in overall circuit performance, as indicated in the applications section of the packaged AD537 catalog data sheet. To maintain normal operation, these outputs should be operated into the internal buffer or an external amplifier.

Specifications subject to change without notice.

VOL. I, 17-18 MONOLITHIC CHIPS



### High Accuracy Low Cost FET-Input Op Amp

### AD540 CHIPS

#### **PRODUCT DESCRIPTION**

The AD540 is a low cost, high accuracy FET input operational amplifier. The low maximum bias current of 25pA (K-grade) is specified warmed up. The device is latch-up proof and short circuit protected. It is internally compensated for gains of one or greater. Two grades of AD540 chips are specified for operation over the 0 to  $+70^{\circ}$ C temperature range and one grade is specified for operation between  $-55^{\circ}$ C and  $+125^{\circ}$ C.

#### APPLICATION INFORMATION

AD540 chips are functionally identical to packaged AD540 devices. For general application information, see the AD540 packaged product catalog data sheet.

The following additional application information applies to AD540 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD540 chip must be connected to  $-V_S$ , device pad number 4.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.

#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-99 8 PIN METAL PACKAGE.

### **SPECIFICATIONS**<sup>1</sup>

(typical @ +25°C and Vs = ±15V dc unless otherwise specified)

MODEL	AD540J	AD540K	AD540S
OPEN LOOP GAIN <sup>2</sup>			
$V_{OUT} = \pm 10V, R_1 \ge 2k\Omega$	20,000 min	50,000	** **
$T_A = +25^{\circ}C$ to $T_{max}$	15,000 min	25,000 min	**
$T_{min}$ to +25°C	15,000	25,000	** .
OUTPUT CHARACTERISTICS			
Voltage @ $R_I = 2k\Omega$ , $T_A = min$ to max	±10V min (±13V typ)	*	•
Voltage @ $R_{I} = 10k\Omega$ , $T_{A} = min$ to max	±12V min (±14V typ)	·*	•
Short Circuit Current	25mA	*	•
FREQUENCY RESPONSE			
Unity Gain, Small Signal	1.0MHz	*	*
Full Power Response	100kHz	• · · · · · · · · · · · · · · · · · · ·	•
Slew Rate, Unity Gain	6.0V/µs	•	•
INPUT OFFSET VOLTAGE <sup>3</sup>	50mV max	20mV max	** .
vs. Temp, $T_A = +25^{\circ}C$ to $T_{max}$	$75\mu V/^{\circ}C max$	25µV/°C max	50µV/°C max
$T_A = T_{min}$ to +25°C	75µV/°C	25μV/°C	50μV/°C
vs. Supply, $T_A = +25^{\circ}C$ to $T_{max}$	400μV/V max	300µV/V max	**
$T_A = T_{max} \text{ to } +25^{\circ}\text{C}$	400µV/V	300µV/V	**
INPUT BIAS CURRENT			
Either Input <sup>4</sup>	50pA max	25pA max	. <b>*</b> ≢
INPUT IMPEDANCE			
Differential	$10^{10} \Omega \  2 p F$	*	•
Common Mode	$10^{11} \Omega \ 2 pF$	*	•
INPUT VOLTAGE RANGE			
Differential <sup>5</sup>	±20V	*	*
Common Mode	±10V min (±12V typ)	+	*
Common Mode Rejection, Vin = ±10V	70dB min	*	*
POWER SUPPLY			
Rated Performance	±15V	*	*
Operating	±(5 to 18)V	*	*
Quiescent Current	7mA max (3mA typ)	• · · · · · · · · · · · · · · · · · · ·	•
TEMPERATURE RANGE	·		
Operating			
Tested ( $T_A = +25^{\circ}C$ to $T_{max}$ )	$+25^{\circ}$ C to $+70^{\circ}$ C	*	+25°C to +125°C
Guaranteed, Not Tested			
$(T_A = T_{min} \text{ to } +25^\circ \text{C})$	$0 \text{ to } +25^{\circ}\text{C}$	*	-55°C to +25°C
Storage	-65°C to +150°C	*	*

NOTES:

<sup>1</sup> Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

<sup>5</sup> Defined as voltage between inputs, such that neither exceeds ±10V from ground.

\*Specifications same as AD540J

\*\*Specifications same as AD540K.

<sup>2</sup> Open Loop Gain is specified with V<sub>OS</sub> both nulled and unnulled. <sup>3</sup> Input Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}C$ . <sup>4</sup> Bias Current specifications are guaranteed after 5 minutes of opera-

<sup>8</sup> Bias Current specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}$ C. For higher temperatures, the current doubles every 10<sup>o</sup>C.



### Precision Low Cost BIFET Op Amp

### AD542 CHIPS

#### PRODUCT DESCRIPTION

The AD542 is a precision FET-input operational amplifier fabricated with the most advanced BIFET and laser-trimming technologies. Bias currents as low as 25pA max, warmed-up, and offset voltages as low as 1.0mV max and offset voltage drifts as low as  $10\mu V/^{\circ}C$  max make the AD542 ideal for precision instrumentation applications. This precision is gained without sacrificing the low cost, high-speed features of other BIFET amplifiers. Two grades of AD542 chips are specified for operation between 0 and +70°C and one grade is specified for the -55°C to +125°C temperature range.

#### APPLICATION INFORMATION

AD542 chips are functionally identical to packaged AD542 devices. For general application information, see the AD542 packaged product catalog data sheet.

The following additional application information applies to AD542 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD542 chip must be connected to  $-V_S$ , device pad numbers 4A and 4B.
- 4. Pads 4A and 4B must both be connected to -V<sub>S</sub>.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.





PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO 99 8 PIN METAL PACKAGE.

17

### **SPECIFICATIONS**<sup>1</sup> (typical @ +25°C and $V_S = \pm 15V$ dc unless otherwise specified)

MODEL	AD542J	AD542K	AD542S
OPEN LOOP GAIN <sup>2</sup>			
$V_{out} = \pm 10V, R_L \ge 2k\Omega$	100.000 min	300,000 min	**
$T_A = +25^{\circ}C$ to $T_{max}$	100.000 min	300,000 min	**
$T_A = T_{min} to + 25^{\circ}C$	100,000	300,000	**
OUTPUT CHARACTERISTICS			
Voltage (a) $R_1 = 2k\Omega$ , $T_2 = T$ , to T	±10V min (±12V tvp)	*	•
Voltage @ $R_I = 10k\Omega$ , $T_A = T_{min}$ to $T_{max}$	$\pm 12V \min(\pm 13V typ)$	*	• .
Short Circuit Current	25mA	•	•
FREQUENCY RESPONSE			
Unity Gain, Small Signal	1.0MHz	•	*
Full Power Response	50kHz	•	•
Slew Rate, Unity Gain	3.0V/µs	•	*
INPUT OFFSET VOLTAGE <sup>3</sup>	2.0mV max	1.0mV max	**
vs. Temp, $T_A = +25^{\circ}C$ to $T_{max}$	$20\mu V/^{\circ} C max$	10µV/°C max	15µV/°C max
$T_A = T_{min}$ to +25°C	20μV/°C	10µV/°C	15μV/°C
vs. Supply, $T_A = +25^{\circ}C$ to $T_{max}$	200µV/V max	100µV/V max	**
$T_A = T_{min}$ to +25°C	200µV/V	$100\mu V/V$	**
INPUT BIAS CURRENT			
Either Input <sup>4</sup>	50pA max	25pA max	**
Input Offset Current	5pA	2pA	**
INPUT IMPEDANCE	10'		
Differential	10 <sup>10</sup> Ω  2pF	•	*
Common Mode	10 <sup>1 1</sup> Ω  2pF	*	* .
INPUT VOLTAGE RANGE			
Differential <sup>5</sup>	±20V	*	*
Common Mode	±10V min (±12V typ)	*	*
Common Mode Rejection, V <sub>in</sub> = ±10V	76dB min	80dB min	**
POWER SUPPLY			
Rated Performance	±15V	•	*
Operating	±(5 to 18)V	*	*
Quiescent Current	1.5mA max	*	*
VOLTAGE NOISE			
0.1-10Hz	2μV p-p	*	*
10Hz	70nV/ <u>/Hz</u>	*	
100Hz	$45 \text{nV}/\sqrt{\text{Hz}}$	•	•
1kHz	30nV/ <del>V</del> Hz	•	•
10kHz	25nV/VHz		•
TEMPERATURE RANGE			
Operating	0 0		00
Tested ( $T_A = +25$ °C to $T_{max}$ )	+25°C to +70°C	*	+25°C to +125°C
Guaranteed, Not Tested	0 -		
$(T_A = T_{min} \text{ to } +25^{\circ}C)$	0 to +25°C	*	$-55^{\circ}C$ to $+25^{\circ}C$
Storage	-65°C to +150°C	•	-

NOTES:

\*Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

spectrication requires great care in nanding and assembly. <sup>3</sup> Open Loop Gain is specified with V<sub>OS</sub> both nulled and unnulled. <sup>3</sup> Input Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}$ C. <sup>4</sup> Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at  $T_A = +25^{\circ}$ C. For higher termservings the current doubles even  $10^{\circ}$ C

temperatures, the current doubles every 10°C.

<sup>5</sup> Defined as voltage between inputs, such that neither exceeds ±10V from ground.

\*Specifications same as AD542J.

\*\*Specifications same as AD542K.



### Precision High Speed BIFET Op Amp

### AD544 CHIPS

#### **PRODUCT DESCRIPTION**

The AD544 is a precision, high speed, FET-input operational amplifier fabricated with the most advanced BIFET and laser-trimming technologies. Bias currents as low as 25pA max, warmed-up, offset voltages as low as 1.0mV max and offset voltage drifts as low as  $10\mu V/^{\circ}C$  max and fast settling time of  $3\mu$ s to  $\pm 0.01\%$  make the AD544 ideal for use as a precision output amplifier for digital to analog converters. Two grades of AD544 chips are specified for operation between 0 and  $+70^{\circ}C$  and one grade is specified for the  $-55^{\circ}C$  to  $+125^{\circ}C$  temperature range.

#### APPLICATION INFORMATION

AD544 chips are functionally identical to packaged AD544 devices. For general application information, see the AD544 packaged product catalog data sheet. The following additional application information applies to AD544 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD544 chip must be connected to  $-V_S$ , device pad numbers 4A and 4B.
- 4. Pads 4A and 4B must *both* be connected to  $-V_S$ .
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.

#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-99 8 PIN METAL PACKAGE.

17

### **SPECIFICATIONS**<sup>1</sup> (typical @ +25°C and $V_S = \pm 15V$ dc unless otherwise specified)

MODEL	AD544J	AD544K	AD544S
OPEN LOOP GAIN <sup>2</sup>		· · · · · · · · · · · · · · · · · · ·	
$V_{out} = \pm 10V, R_L \ge 2k\Omega$	30,000 min	50,000 min	**
$T_A = +25^{\circ}C$ to $T_{max}$	20,000 min	40,000 min	**
$T_A = T_{min} \text{ to } +25^{\circ}C$	20,000	40,000	**
OUTPUT CHARACTERISTICS			
Voltage @ $R_{I} = 2k\Omega$ , $T_{A} = T$ , to T	±10V min (±12V tvp)	*	*
Voltage @ $R_I = 10k\Omega$ , $T_A = T_{min}$ to $T_{max}$	$\pm 12V \min(\pm 13V typ)$	* '	*
Short Circuit Current	25mA	*	*
FREQUENCY RESPONSE			
Unity Gain, Small Signal	2.0MHz	*	*
Full Power Response	200kHz	*	*
Slew Rate, Unity Gain	13.0V/µs	*	*
INPUT OFFSET VOLTAGE <sup>3</sup>	2.0mV max	1.0mV max	**
vs. Temp, $T_A = +25^{\circ}C$ to $T_{max}$	20µV/°C max	10µV/°C max	$15\mu V/^{\circ}C max$
$T_A = T_{min}$ to +25°C	20μV/°C	10µV/°C	$15\mu V/^{\circ}C$
vs. Supply, $T_A = +25^{\circ}C$ to $T_{max}$	$200\mu V/V max$	100µV/V max	**
$T_A = T_{min}$ to $+25^{\circ}C$	200µV/V	$100\mu V/V$	**
INPUT BIAS CURRENT		· · · · · · · · · · · · · · · · · · ·	
Either Input <sup>4</sup>	50pA max	25pA max	**
Input Offset Current	5pA	2pA	**
INPUT IMPEDANCE			
Differential	10 <sup>10</sup> Ω  2pF	*	*
Common Mode	$10^{1.1}\Omega \ 2pF$	*	* '
INPUT VOLTAGE RANGE		-	
Differential <sup>5</sup>	±20V	*	. *
Common Mode	±10V min (±12V typ)	*	*
Common Mode Rejection, $V_{in} = \pm 10V$	74dB min	80dB min	* *
POWER SUPPLY			
Rated Performance	±15V	*	*
Operating	±(5 to 18)V	*	*
Quiescent Current	2.5mA max (1.8mA typ)	*	*
VOLTAGE NOISE			
0.1-10Hz	2μV p-p	*	*
10Hz	35nV/√ <u>Hz</u>	*	*
100Hz	$22nV/\sqrt{Hz}$	*	*
1kHz	18nV/ <u>/Hz</u>	*	*
10kHz	16nV/√Hz	* *	*
TEMPERATURE RANGE			
Operating			_
Tested (T <sub>A</sub> = +25°C to T <sub>max</sub> ) Guaranteed, Not Tested	+25°C to +70°C	*	+25°C to +125°C
$(T_A = T_{min} \text{ to } +25^{\circ}\text{C})$	0 to $+25^{\circ}C$	•	-55°C to +25°C
Storage	-65°C to +150°C	*	. •

NOTES:

<sup>1</sup> Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

 $^2$  Open Loop Gain is specified with  $V_{\mbox{OS}}$  both nulled and unnulled.

<sup>3</sup> Input Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}$  C.

<sup>4</sup> Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at  $T_A = +25^{\circ}C$ . For higher temperatures, the current doubles every  $10^{\circ}C$ .

<sup>5</sup> Defined as voltage between inputs, such that neither exceeds ±10V from ground.

\*Specifications same as AD544J.

\*\*Specifications same as AD544K.



### Ultra Low Drift BIFET Operational Amplifier

### AD547 CHIPS

#### **PRODUCT DESCRIPTION**

The AD547 is a monolithic, FET input operational amplifier combining the very low input bias current advantages of a BIFET op amp with offset and drift performance previously available only in high quality bipolar amplifiers.

The exclusive Analog Devices laser wafer trim process trims both the input offset voltage and offset voltage drift to levels far lower than any competing BIFET amplifier (1mV,  $5\mu$ V/°C).

In addition to superior low drift performance, the AD547 offers the lowest guaranteed input bias currents of any BIFET amplifier (50pA max warmed-up).

#### APPLICATION INFORMATION

AD547 chips are functionally identical to packaged AD547 devices. For general application information, see the AD547 packaged product catalog data sheet.

The following additional application information applies to AD547 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD547 chip must be connected to  $-V_S$ , device pad numbers 4A and 4B.
- 4. Pads 4A and 4B must both be connected to -V<sub>S</sub>.
- 5. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.

#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-99 8 PIN METAL PACKAGE.

## **SPECIFICATIONS**<sup>1</sup> (typical @ +25°C and V<sub>S</sub> = $\pm$ 15V dc unless otherwise specified)

MODEL	AD547J		
OPEN LOOP GAIN <sup>2</sup>			
$V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	100,000 min		
$T_A = +25^{\circ}C$ to $T_{max}$	100,000 min		
$T_A = T_{min}$ to $+25^{\circ}C$	100,000		
OUTPUT CHARACTERISTICS			
Voltage (a) $R_L = 2k\Omega$ , $T_A = min$ to max	±10V min (±12V typ)		
Voltage (a) $R_L = 10k\Omega$ , $T_A = min$ to max	±12V min (±13V typ)		
Short Circuit Current	25mA		
FREQUENCY RESPONSE			
Unity Gain, Small Signal	1.0MHz		
Full Power Response	50kHz		
Slew Rate, Unity Gain	3.0V/µs		
INPUT OFFSET VOLTAGE <sup>3</sup>	1.0mV max		
vs. Temperature, $T_A = +25^{\circ}C$ to $T_{max}$	5µV∕°C max		
$T_A = T_{min} to +25^{\circ}C$	5µV/°C		
vs. Supply, $T_A = +25^{\circ}C$ to $T_{max}$	200µV/V max		
$T_A = T_{min}$ to $+25^{\circ}C$	200µV/V		
INPUT BIAS CURRENT			
Either Input <sup>4</sup>	10pA (50pA max)		
Input Offset Current	5pA		
INPUT IMPEDANCE	· · · · · · · · · · · · · · · · · · ·		
Differential	10 <sup>12</sup> Ω  6pF		
Common Mode	10 <sup>12</sup> Ω  6pF		
INPUT VOLTAGE RANGE			
Differential <sup>5</sup>	±20V		
Common Mode	±10V min (±12V typ)		
Common Mode Rejection, $V_{in} = \pm 10V$	76dB min		
POWER SUPPLY			
Rated Performance	±15V		
Operating	±(5 to 18)V		
Quiescent Current	1.5mA max (1.1mA typ)		
VOLTAGE NOISE			
0.1-10Hz	2μV p-p typ		
10Hz	$70 \text{nV} / \sqrt{\text{Hz}}$		
100Hz	45nV/ <del>V</del> Hz		
1kHz	$30 \text{nV} / \sqrt{\text{Hz}}$		
10kHz	25nV/√Hz		
TEMPERATURE RANGE			
Tested ( $T_A = +25$ °C to $T_{max}$ )	+25°C to +70°C		
Guaranteed, Not Tested			
$(T_A = T_{min} \text{ to } +25\degree \text{C})$	0 to +25°C		
Storage	-65°C to +150°C		

NOTES:

<sup>1</sup>Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to

<sup>2</sup>Open Loop Gain is specifications are guaranteed after 5 minutes

of operation at  $T_A = +25^{\circ}C$ .

<sup>4</sup> Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at  $T_A = +25^{\circ}C$ . For higher temperatures, the current doubles every  $10^{\circ}C$ .

<sup>5</sup>Defined as the maximum safe voltage between inputs, such that neither exceeds ±10V from around.



# $\begin{array}{c} \textbf{DACPORT}^{\,\,\text{\tiny M}} \ \textbf{Low} \ \textbf{Cost} \\ \textbf{Complete} \ \mu \textbf{P-Compatible} \ \textbf{8-Bit} \ \textbf{DAC} \end{array}$

### AD558 CHIPS

#### PRODUCT DESCRIPTION

The AD558 DACPORT is a complete voltage-output 8-bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. No external components or trims are required to interface, with full accuracy, an 8-bit data bus to an analog system.

The performance and versatility of the DACPORT is a result of several recently-developed monolithic bipolar technologies. The complete microprocessor interface and control logic is implemented with integrated injection logic (I<sup>2</sup>L), an extremely dense and low-power logic structure that is process-compatible with linear bipolar fabrication. The internal precision voltage reference is the patented low-voltage band-gap circuit which permits full-accuracy performance on a single +5V to +15V power supply. Thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range, while recent advances in laser-wafer-trimming of these thinfilm resistors permit absolute calibration at the factory to within ±1LSB; thus no user-trims for gain or offset are required. A new circuit design provides voltage settling to ±1/2LSB for a full-scale step in 800ns.

## The AD558J is specified for use over the 0 to $+70^{\circ}$ C temperature range and the AD558T is specified for the $-55^{\circ}$ C to $+125^{\circ}$ C range.

#### APPLICATION INFORMATION

AD558 chips are functionally identical to packaged AD558 devices. For general application information, see the AD558 packaged product catalog data sheet.

The following additional application information applies to AD558 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD558 chip must be connected to analog ground, device pad number 13.
- 4. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



DACPORT is a trademark of Analog Devices, Inc.

### SPECIFICATIONS<sup>1</sup> (typical @ +25°C, VCC = +5V to +15V unless otherwise specified)

MODEL	AD558J	AD558T
RESOLUTION	8 Bits	*
RELATIVE ACCURACY <sup>2</sup>	,	
$T_A = T_{min}$ to $T_{max}$	±1/2LSB max	±3/8LSB max
OUTPUT		
Ranges	0V to +2.56V	•
	0V to +10V <sup>3</sup>	•
Current, Source	+5mA	+5mA min
Sink	Internal Passive	•
	Pull-Down to Ground <sup>4</sup>	
OUTPUT SETTLING TIME <sup>5</sup>		
0 to 2.56 volt range	0.8µs	•
0 to 10 volt range <sup>3</sup>	2.0µs	*
FULL SCALE ACCURACY		
@ 25°C	±1:5LSB (±0.6%) max	*
$T_A = +25^{\circ}C$ to $T_{max}$	±2.5LSB (±1.0%) max	•
$T_A = T_{min} \text{ to } +25^{\circ}C$	±2.5LSB (±1.0%)	. •
ZERO ERROR		
@ 25°C	±1LSB max	•
$T_{A} = +25^{\circ}C$ to $T_{max}$	±2LSB max	•
$T_A = T_{min} \text{ to } +25^{\circ}\text{C}$	±2LSB	•
MONOTONICITY	Currentsod T = $125^{\circ}$ C to T	*
MONOTONICITY	Typical, $T_A = T_{min}$ to +25°C	•
DIGITAL INPUTS		
Tmin to Tmax		
Input Current	±100µA max	•
Data Inputs, Voltage	•	
Bit On – Logic "1"	2.0V min	•
Bit Off – Logic "0"	0.8V max	•
Control Inputs, Voltage		
On – Logic "1"	2.0V min	*
Off – Logic "0"	0.8V max	* .
Input Capacitance	4pF	•
TIMING	· · · · · · · · · · · · · · · · · · ·	
T <sub>min</sub> to T <sub>max</sub>		
tw (Strobe Pulse Width)	100ns min	•
t <sub>DH</sub> (Data Hold Time)	10ns max	•
t <sub>DS</sub> (Data Set-Up Time)	100ns min	*
POWER SUPPLY		
Operating Voltage Range (V <sub>CC</sub> )		
2.56 Volt Range	+4.5V to +16.5V	• ·
10 Volt Range	+11.4V to +16.5V	-
Current (I <sub>CC</sub> )	15mA typ, 25mA max	*
Rejection Ratio	0.03%/% max	*
POWER DISSIPATION, $V_{CC} = 5V$	75mW (125mW max)	•
$V_{CC} = 15V$	225mW (375mW max)	*
TEMPERATURE RANGE	· · ·	
Operating		
Tested ( $T_A = +25^\circ C$ to $T_{max}$ )	$+25^{\circ}C$ to $+70^{\circ}C$	+25°C to +125°C
Guaranteed, Not Tested		
$(T_A = T_{min} \text{ to } +25^{\circ}\text{C})$	0 to +25°C	-55°C to +25°C
Storage	-65°C to +150°C	•

NOTES

<sup>1</sup>Electrical tests are performed at wafer probe, before the wafer is

separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

<sup>2</sup> Relative Accuracy is defined as the deviation of the code transition points from the ideal

transfer point on a straight line from the zero to the full scale of the device.

<sup>3</sup>Operation of the 0 to 10 volt output range requires a minimum supply voltage of +11.4 volts.

<sup>4</sup>Passive pull-down resistance is  $2k\Omega$  for 2.56 volt range,  $10k\Omega$  for 10 volt range.

<sup>8</sup>Settling time is specified for a positive-going full-scale step to ±1/2LSB. Negative-going steps to zero

are slower, but can be improved with an external pull-down.

<sup>6</sup>A monotonic converter has a maximum differential linearity error of ±1LSB.

\*Specifications same as AD558J.

Specifications subject to change without notice.

#### VOL. I, 17-28 MONOLITHIC CHIPS



### Low Cost, High Speed 10-Bit D-to-A Converter with Reference

### AD561 CHIPS

#### PRODUCT DESCRIPTION

The AD561 is a low-cost, high-speed complete current output D to A converter. An on-chip buried zener reference, laser-wafer-trimmed resistors, high-speed switches and control amplifier make the AD561 chip ideal for adjustment-free 10-bit hybrid applications. Monotonicity to 10 bits (guaranteed  $+25^{\circ}$ C to  $T_{max}$ ) along with a 250ns settling time are among the performance features of the AD561. One grade of the AD561 chip is specified for 0 to  $+70^{\circ}$ C operation and one is specified for  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### APPLICATION INFORMATION

The AD561 chip has several features not accessible to users of packaged AD561 devices.

- 1. On AD561 chips, the internal reference is not permanently connected. This allows the use of an external reference and also makes the internal reference available for external use.
- 2. The control amplifier summing point is accessible on the AD561 chip. Thus the user may connect an external reference voltage-to-current conversion resistor that may be specified to match an external feedback (range-setting)

resistor. This enables the user to set his own output range without degrading the gain temperature coefficient.

3. An additional output span resistor is accessible. This permits the user to connect the AD561 chip for ±5, ±10 or ±20 volt spans.

All other general application information on the AD561 packaged product catalog data sheet applies to AD561 chips.

The following additional application information applies to AD561 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD561 chip must be connected to  $-V_S$ , device pad number 5.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



#### METALIZATION PHOTOGRAPH Dimensions shown in inches and (mm).

MONOLITHIC CHIPS VOL. 1, 17-29

 $\mathbf{I}$ 

## **SPECIFICATIONS**<sup>1</sup> (T<sub>A</sub> = +25°C, V<sub>CC</sub> = +5V, V<sub>EE</sub> = -15V, unless otherwise specified)

		AD561J			AD561T		
MODEL	MIN	TYP	МАХ	MIN	TYP	мах	UNITS
RESOLUTION		10 Bits			10 Bits		
ACCURACY (Error Belative		±1/4	±1/2		±1/8	±1/4	LSB
to Full Scale)		(0.025)	(0.05)		(0.012)	(0.025)	% of F.S.
DIFFERENTIAL NONLINEARITY		±1/2			±1/2		LSB
DATA INPUTS							
$TTL, V_{CC} = +5V$	.20		X.	12.0			v
Bit OFF Logic "0"	+2.0		+0.8	12.0		+0.8	v
CMOS. $10V \leq V_{CC} \leq 16.5V$							
(See Figure 1)							
Bit ON Logic "1"	70% V <sub>CC</sub>			70% V <sub>CC</sub>			v
Bit OFF Logic "0"			30% V <sub>CC</sub>			30% VCC	v
Dir ON Logia "1"			+100		+20.	+100	лA
Bit OFF Logic "0"		-5	-25		-25	-100	μΑ
Current							
Unipolar	1.5	2.0	2.4	1.5	2.0	2.4	mΛ
Bipolar	±0.75	±1.0	±1.2	±0.75	±1.0	±1.2	mA
Application Resistors)		40M			40M		Ω
Unipolar Zero (All Bits OFF)		0.01	0.05		0.01	0.05	% of F.S.
Capacitance		25			25		pF
Compliance Voltage	-2	- 3	+10	-2	-3	+10	v
SETTLING TIME TO 1/2LSB							
All Bits ON-to-OFF or OFF-to-ON		250			250		ns
POWER REQUIREMENTS		0	10		4	10	- ·
$V_{CC}$ , +4.5 V dc to +16.5 V dc		8 12	16		11	16	mA
POWER SUPPLY GAIN SENSITIVITY							
V <sub>CC1</sub> +4.5V dc to +16.5V dc		2	10		2	10	ppm of F.S./%
V <sub>EE</sub> , -10.8V dc to -16.5V dc		4	25		4	25	ppm of F.S./%
TEMPERATURE RANGE							
Operating $T_{act a c} + 25^{\circ} C to T_{act}$		125 10 171			+ 75 10 +1	25	°C
$G_{\text{uaranteed}}$ , Not Tested		+25 10 +70	,		+25 10 +1	25	C
$(T_A = T_{min} \text{ to } +25^\circ \text{C})$		0 to +25			-55 to +2	5	°c
Storage		-65 to +15	50		-65 to +1	50	°C
TEMPERATURE COEFFICIENTS							
With Internal Reference						_	(n.c. *c
Unipolar Zero, $T_A = +25$ C to $I_{max}$		1	10		1	5	ppm of FS/C
Bipolar Zero, $T_A = +25^{\circ}C$ to $T_{max}$		2	25		2	10	ppm of F.S./°C
$T_A = T_{min} to + 25^{\circ}C$		2			2		ppm of F.S./°C
Full Scale, $T_A = +25^{\circ}C$ to $T_{max}$		15	80		15	30	ppm of F.S./°C
$T_A = T_{min} \text{ to } +25 \text{ C}$		15			25		ppm of F.S./C
Nonlinearity, $T_A = T_{min}$ to +25°C		2.5			2.5		ppm of F.S./°C
MONOTONICITY	Guarante	ed, T <sub>A</sub> = +25	C to Tmax	Guarante	ed, $T_A = +2$	5°C to T <sub>max</sub>	
	Typical, 1	r <sub>A</sub> = T <sub>min</sub> to	+25°C	Typical, 1	T <sub>A</sub> = T <sub>min</sub> to	+25°C	
PROGRAMMABLE OUTPUT	0 to +5, 0	) to +10, 0 to	o +20	0 to 15, 0	to +10, 0 to	+20	v
RANGES	-2.5 to +	2.5, -5 to +5	, -10 to +10	-2.5 to +2	.5, -5 to +5	, -10 to +10	V
CALIBRATION ACCURACY						х. Х	
Full Scale Error with Fixed 2552		+0.1			±0.1		% of F.S
Bipolar Zero Error with Fixed $10\Omega$		-0.1			-0.1		<i>N</i> <b>C 1</b> .5.
Resistor		±0.1			±0,1		% of F.S.
CALIBRATION ADJUSTMENT							
RANGE							N . ( T C
Full Scale (With 5052 Trimmer) Binolar Zero (With 500 Trimmer)		±0.5 ±0.5			±0.5		% of F.S
REFERENCE		-0.5			20.0		
Output Voltage, $I_L = 0$ to $1mA^{\dagger}$	2.490	2.500	2.510	2.490	2.500	2.505	l v
Maximum Current Out †	1	5.0			5.0		mA
Temperature Coefficient $T_{e} = \pm 25^{\circ}C$ to T		10	80		10	60	ppm of F.S./°C
$T_A = T_{min} t_0 + 25^{\circ}C$		10	50	1	10		ppm of F.S./°C
-74 -100 20 0	L			l			

NOTES: <sup>1</sup> Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly. †Referent current out is in addition to reference current required by D-to-A REF IN and BIPOLAR OFFSET.



# Complete High Speed 12-Bit D/A Converter

### AD565A/AD566A CHIPS

#### **PRODUCT DESCRIPTION**

The AD565A/AD566A is a 12-bit digital-to-analog converter that incorporates 12 precision, high speed bipolar current steering switches, control amplifier, laser-trimmed thin film resistor network, and buried zener voltage reference to produce a very fast, high accuracy analog output current. The 10–90% full scale transition time is less than 35ns. The AD565AJ/AD566AJ is specified for use over the 0 to  $+70^{\circ}$ C temperature range and the AD565AS/AD566AS is specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range.

#### APPLICATION INFORMATION

The AD565A/AD566A chip has several features not accessible to users of either the AD565A or AD566A packaged devices.

- 1. The AD565A chip can be wired to perform as either a AD565A or as a AD566A at the discretion of the user.
- 2. The control amplifier summing point is accessible on AD565A/AD566A chips. Thus the user may connect an external reference voltage-to-current conversion resistor that may be specified to match an external feedback (range-setting) resistor. This enables the user to set his own output range without degrading the gain temperature coefficient.

All other general application information on the AD565A or AD566A packaged product catalog data sheets applies to AD565A/AD566A chips.

The following additional application information applies to AD565A/AD566A chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- For performance to device specifications, the metal substrate pad or header beneath the AD565A/AD566A chip must be connected to -V<sub>EE</sub>, device pad number 7.
- 4. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.
- 5. Pads 12A, 12B, 12C must all be connected to ground.
- 6. To reduce settling time, minimize the effects of stray capacitance on the reference amplifier summing junction. Do not connect to this pad unless necessary. If needed, keep the lid as far from the pad as possible. Ground the lid or tie to a reference point if the summing junction is used.



METALIZATION PHOTOGRAPH

PAD NUMBERS SHOWN CORRESPOND TO AD565A PIN NUMBERS.

### SPECIFICATIONS<sup>1</sup> $(T_A = +25^{\circ}C, V_{EE} = -15V, unless otherwise specified)$

	AD 50	65AJ/AD566AJ		AD5	65AS/AD566AS	,		
MODEL	MIN	түр	мах	MIN	TYP	мах	UNITS	
DATA INPUTS <sup>2</sup> (Pads 13 to 24)								
Input Voltage								
Bit ON Logic "1"	+2.0		+.5.5	+2.0		+5.5	v	
Bit OFF Logic "0" Logic Current (each bit)	0		+0.8	0		+0.8	v	
Bit ON Logic "1"		+120	+300		+120	+300	μΛ	
Bit OFF Logic "0"		+35	+100		+35	+100	μΛ	
RESOLUTION			12			12	Bits	
OUTPUT								
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mΛ	
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA	
resistors)	6k	8k	10k	6k	8k	10k	Ω	
Offset								
Unipolar Bipolar		0.01	0.05		0.05	0.05	% of F.S. % of F.S.	
Capacitance		25 .			25		pF	
Compliance Voltage	-1.5		+10	-1.5		+10	v	
ACCURACY (error relative to		*1/4	+1/2	1.1	+1/8	+1/4	1.58	
iui xac) 14 - 125 C		(0.006)	(0.012)		(0.003)	(0.006)	% of F.S.	
$T_A = +25^{\circ}C$ to $T_{max}$		±1/2	±3/4		±1/2	±3/4	LSB	
$T_A = T_{min}$ to +25°C		±1/2			±1/2		LSB	
DIFFERENTIAL NONLINEARITY		*1/2	*2/4		+1/4	+1/2	1 60	
+25 °C to T <sub>max</sub>	Monor	tonicity Guarant	teed	Мопо	tonicity Guarant	reed	230	
T <sub>min</sub> to +25°C	Monot	tonicity Typical		Mono	tonicity Typical			
TEMPERATURE RANGE							°c	
Operating		0 -65	+70	-55		+125	°C	
TEMPERATURE COFFEICIENTS		··· .		ļ	· · · · · · · · ·			
Unipolar Zero							l .	
$T_A = +25^{\circ}C$ to $T_{max}$		1.	2		1	2	ppm/°C	
IA = Imin to +25 C Bipolar Zero		1			1.		ppm/ C	
TA = +25°C to Tmax		5	10		5	10	ppm/°C	
$T_A = T_{min}$ to +25°C		5.			5		ppm/°C	
$T_A = +25^{\circ}C \text{ to } T_{max}$		15/7	50/10		10/2	20/3	ppm/°C	
$T_A = T_{min}$ to +25°C		15/7			10/2		ppm/°C	
Tau + 25°C to Tman		2		· ·	2		ppm/°C	
$T_A = T_{min} \text{ to } +25^{\circ} \text{C}$		2			2		ppm/°C	
SETTLING TIME TO 1/2LSB	******							
All Bit ON-to-OFF or OFF-to-ON		150/250	250/350		150/250	250/350	ns	
FULL SCALE TRANSITION					· ·			
10% to 90% Delay plus Rise Time 90% to 10% Delay plus Fall Time		15	30		30	50 50	ns ns	
POWER REQUIREMENTS							· · · · · · · · · · · · · · · · · · ·	
V <sub>CC</sub> , +11.4 to +16.5V dc <sup>3</sup>		3	5		3	5	mA	
V <sub>EE</sub> , -11.4 to -16.5V dc		-12	-18		-12	-18	mA	
POWER SUPPLY GAIN SENSITIVIT	'Y*		10		1	10	nom of FS/%	
V <sub>EE</sub> , -11.4 to -16.5V dc		15	25		15	25	ppm of F.S./%	
PROGRAMMABLE OUTPUT		·			-	<b>.</b>		
RANGE		0 to +5			0 to +5 -2.5 to +2 5		l v	
		0 to +10			0 to +10		v	
	· •	-5 to +5			-5 to +5		V ·	
		-10 to +10	·		-10 (0 +10			
EXIERNAL ADJUSTMENTS Gain Error with Fixed 50Ω								
Resistor for R2		±0.1	±0.25		±0.1	±0.25	% of F.S.	
Bipolar Zero Error with Fixed 50Ω Resistor for R1		±0.05	±0.15		±0.05	±0.1	% of F.S.	
Gain Adjustment Range	±0.25	-0.03		±0.25	*		% of F.S.	
Bipolar Zero Adjustment Range	±0.15			±0.15			% of F.S.	
REFERENCE INPUT	1.61.	201	311	1.61	201	252	ò	
Input Impedance	13K	20K	238	136	208	2.3 K		
Voltage	9.90	10.00	10.10	9.90	10.00	10.10	v	
Current (available for external	.,			1			1	
loads)"	1.5	2.5	145 (300	1.5	2.3	146/200	mA	
POWER DISSIPATION	Norf	225/180	345/300	L	445/180	343/300	I mw	
MULTIPLYING MODE PERFORMA Quadrants	INCE.	Two (2): Bin	olar Operatio	on at Digital Inp	ut Only			
Reference Voltage		+1V to +10V	/, Unipolar					
Accuracy Reference Feedthrough (unin-line	mode	10 Bits (±0.0	5% of Reduc	ed F.S.) for IV	de Reference Vo	oltage		
all bits OFF, and 1 to +10V [p	·p], sinewave							
frequency for 1/2LSB [p-p] te	edthrough)	40kHz typ						
output Siew Kate 10%-90% 90%-10%		. 5mA/µs ImA/µs						
Output Settling Time (all bits on a	and a 0–10V							
step change in reference voltage	<i>a</i> )	1.5µs to 0.01	1% F.S.				· · · · · · · · · · · · · · · · · · ·	
CONTROL AMPLIFIER®		100147						
Small-Signal Closed-Loop Bandwi	dth	1.8MHz						

NOTES: <sup>1</sup> Bersind assess an performed as wafer probe before the wafer is repertined into individual dice. Maintaining chip performance to specification requires great care in handling and assembly. <sup>1</sup> The digital applies for the AD3654/AD366A chip configured as AD365A. <sup>1</sup> This specification applies for the AD3654/AD366A chip configured as advanted temperatures the reference cannot supply current for examal loads. It, therefore, should be buffered if <sup>2</sup> This specification applies for the AD363A/AD366A chip configured as a AD366A. <sup>3</sup> This specification applies for the AD363A/AD366A chip configured as a AD366A. Specifications subject to change without notice.

Small-Signal Closed-Loop Bandwidth



### Microprocessor-Compatible 12-Bit D/A Converter

### AD567 CHIPS

#### **PRODUCT DESCRIPTION**

The AD567 is a complete high speed 12-bit digital-to-analog converter including a high stability buried zener voltage reference and double-buffered input latch on a single chip. The converter uses 12 precision high speed bipolar current steering switches and a laser trimmed thin film resistor network to provide fast settling time and high accuracy.

Microprocessor compatibility is achieved by the on-chip double-buffered latch. The design of the input latch allows direct interface to 4-, 8-, 12-, or 16-bit buses. The 12 bits of data from the first rank of latches can then be transferred to the second rank, avoiding generation of spurious analog output values. The latch responds to strobe pulses as short as 100ns, allowing use with the fastest available microprocessors.

The AD567J is specified for use over the 0 to  $+70^{\circ}$ C temperature range and the AD567S is specified for the  $-55^{\circ}$ C to  $+125^{\circ}$ C range.

#### APPLICATION INFORMATION

1. On AD567 chips, the internal reference is not permanently connected. This allows the use of an external reference and also makes the internal reference available for external use. 2. An additional output span resistor is accessible. This permits the user to connect the AD567 chip for 10 or 20 volt spans.

All other general application information on the AD567 packaged product catalog data sheet applies to AD567 chips.

The following additional application information applies to AD567 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD567 chip must be connected to  $-V_{EE}$ , device pad number 9.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.
- 5. Pads 5A and 5B must both be connected to reference ground.



#### MONOLITHIC CHIPS VOL. 1, 17-33

### **SPECIFICATIONS**<sup>1</sup> $(T_A = +25^{\circ}C, V_{CC} = +12V \text{ or } +15V, V_{EE} = -12V \text{ or } -15V, unless otherwise specified})$

		AD567J			AD567S		
MODEL	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
DATA INPUTS <sup>2</sup> (Pins 10-15 and 1	7-28)						
TTL or 5 Volt CMOS							
Bit ON Logic "1"	+2.0		+5 5	+2.0		+5.5	v
Bit OFF Logic "0"	2.0		+0.8	12.0		+0.8	v
Logic Current (each bit)							
Bit ON Logic "1"		+120	+300		+120	+300	μΛ
BILOFF Logic 0		+33	+100		+35	+100	μΛ
RESOLUTION			12			12	Bits
Current							
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mΛ
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mΛ
Resistance (exclusive of span	61	91,	106	64	81.	tok	0
Offset	UK	OK	IOK	U.N.	OK .	106	36
Unipolar		0.01	0.05		0,01	0.05	% of F.S.
Bipolar		0.05	0.15		0.05	0.15	% of F.S.
Capacitance Compliance Voltage		25	•		25		pł.
Tmin to Tmax	-1.5		+10	-1.5		+10	v
ACCURACY (error relative to							· · · · · · · · · · · · · · · · · · ·
full scale) +25°C		±1/4	±1/2		±1/4	±1/2	LSB
· _		(0.006)	(0.012)		(0.006)	(0.012)	% of F.S.
$T_A = +25^{\circ}C$ to $T_{max}$		±1/2	±3/4		±1/2	±3/4	LSB
$I_A = I_{min}$ to +25 C		±1/2			± 1/2		LSB
DIFFERENTIAL NONLINEARITY				]			
$I_A = +25^{\circ}C$ T <sub>1</sub> = +25 <sup>o</sup> C to T		±1/2 Monotonicity	±3/4		±1/2 Monotonicity	±3/4	LSB
$T_A = T_{min} to + 25^{\circ}C$		Monotonicity	Typical	1	Monotonicity	Typical	
TEMPERATURE COFFEIGLENTS		·····					
With Internal Reference							
Unipolar Zero							
$T_A = +25^{\circ}C$ to $T_{max}$		1	2		1	2	ppm/°C
Bipolar Zero		1			•		ppn/ C
$T_A = +25^{\circ}C$ to $T_{max}$		5	10		5	10	ppm/°C
$T_A = T_{min}$ to +25°C		5			5		ppm/°C
Gain (Full Scale)		16	50		-16	10	(° C
$T_A = T_{min} to + 25^{\circ}C$		15	50		15	30	ppm/°C
Differential Nonlinearity							F F
$T_A = +25^{\circ}C \text{ to } T_{max}$		2			2		ppm/°C
$I_A = T_{min}$ to +25 °C		2			2		ppm/ C
TEMPERATURE RANGE							_
Operating	0		+70	-55		+125	°C
Storage	-03		+150	-05		+150	<u>ι</u>
Veg. +11 4 to +16 SV do		,			<b>.</b>		
$V_{EE}$ , -11.4 to -16.5V dc		-17	-25		-17	-25	mA mA
POWER SUPPLY CAIN SENSITIV	ITV <sup>3</sup>						
$V_{CC} = +11.4$ to +16.5V dc		3	10		3	10	ppm of F.S./%
$V_{EE} = -11.4$ to $-16.5V$ dc		15	25		15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT							
RANGE		0 to +5			0 to +5		v
	•	-2.5 to +2.5			-2.5 to +2.5	. 1	V ·
•		-5 to +5			-5 to +5		v
		-10 to +10			-10 to +10		v
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed $50\Omega$							
Resistor for R2 Binolog Zero Error with Fired		±0.1	±0.25		±0.1	±0.25	% of F.S.
50Ω Resistor for R1		±0.05	±0.15		±0.05	±0.15	% of F.S
Gain Adjustment Range	±0.25			±0.25			% of F.S.
Bipolar Zero Adjustment Range	±0.15		•	±0.15	_		% of F.S.
REFERENCE INPUT							
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
REFERENCE OUTPUT							
Voltage Current (available for external	9.90	10.00	10.10	9.90	10.00	10.10	v
loads)	0.1	1.0		0.1	1.0		mA
		300	4.05		300	495	
			473	1	200	473	

NOTES: <sup>1</sup>Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly. <sup>2</sup>The digital input specifications are guaranteed but not tested over the operating temperature range.

 $^3$  The power supply gain sensitivity is tested in reference to a V<sub>CC</sub>, V<sub>EE</sub> of ±15V dc ±10%.



### Low Cost, Complete 8- and 10-Bit A-to-D Converters

### AD570/AD571 CHIPS

#### **PRODUCT DESCRIPTION**

The AD570 is a low-cost 8-bit successive approximation A-to-D converter consisting of a DAC, reference, clock, comparator, successive approximation register and output buffers on a single chip. The AD571 is the 10-bit version of the same chip. Since no additional components or trimming is required to perform a full-accuracy 8-bit conversion in  $25\mu$ s, AD570/ AD571 chips are ideal for hybrid applications. AD570J/ AD571J chips are specified for operation between 0 and +70°C, AD570S/AD571S chips for -55°C to +125°C.

#### APPLICATION INFORMATION

AD570 and AD571 chips have one bonding pad accessible to the user that is not pinned out on packaged AD570 and AD571 devices. That pad provides two additional input ranges thus:

- 1. If pad 13A or 13B is used alone as the analog input, the input voltage span is 20 volts (for 0V to +20V, or -10V to +10V ranges).
- If pads 13A and 13B are tied together and used as the analog input, the input voltage span is 10 volts (for 0V to +10V or -5V to +5V ranges) as in packaged AD570/AD571 devices.

Otherwise, AD570 and AD571 chips are functionally identical to packaged AD570 and AD571 devices. For general application information, see the AD570 or AD571 packaged product catalog data sheets.

The following additional application information applies to AD570 and AD571 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD570 and AD571 chip must be connected to  $-V_S$ , device pad number 12.
- 4. Pads 10A and 10B must both be connected to +V<sub>S</sub>. Pads 16A and 16B must both be connected to Digital Common.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE 18-PIN CERAMIC PACKAGE.

#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).

MONOLITHIC CHIPS VOL. 1, 17-35

### SPECIFICATIONS<sup>1</sup>

(typical @ +25°C with V+ = +5V, V- = -15V, all voltages measured with respect to digital common, unless otherwise indicated)

MODEL	AD570J	AD571J	AD5705	AD5715
RESOLUTION	8 Bits	10 Bits	•	••
RELATIVE ACCURACY @ 25°C <sup>2</sup>	±1/2LSB max	±1LSB max	•	••
$T_A = +25^{\circ}C$ to $T_{max}$	±1/2LSB max	±1LSB max	•	
$T_A = T_{min}$ to +25°C	±1/2LSB	±1LSB	-	
FULL SCALE CALIBRATION <sup>3</sup> (With 15Ω Resistor In Series With		121 CD (1 )		
Analog Input	±2LSB (typ)	±2LSB (typ)		
UNIPOLAR OFFSET (max)	±1/2LSB -	±1LSB	<u>.</u>	
BIPOLAR OFFSET (max)	±1/21.SB	±1LSB		
DIFFERENTIAL NONLINEARITY (Resolution for Which no Missing			· •	
$T_A = +25^{\circ}C$	8 Birs	10 Bits	•	••
$T_A = +25^{\circ}C$ to $T_{max}$	8 Bits	9 Bits	•	10 Bits
$T_A = T_{min}$ to +25°C	8 Bits	9 Bits, typ	•	10 Bits, typ
TEMPERATURE RANGE Operating				
Tested ( $T_A = +25^{\circ}C$ to $T_{max}$ )	+25°C to +70°C	+25°C to +70°C	+25°C to +125°C	+25°C to +125°C
$(T_A = T_{min} t_0 + 25^{\circ}C)$	0 to +25°C	0 to +25°C	-55°C to +25°C	-55°C to +25°C
TEMPERATURE COFFFICIENTS				
Guaranteed max Change				
$T_A = +25^{\circ}C$ to $T_{max}$	· · · · · · · · · · · · · · · · · · ·			+ 31 CD / 20
Unipolar Offset Binolar Offset	±1LSB (88ppm/°C)	±2LSB (44ppm/°C)	±1LSB (44ppm/°C) ±11 SB (40ppm/°C)	±2LSB (20ppm/°C) ±2LSB (20ppm/°C)
Full Scale Calibration <sup>4</sup>	±21.SB (176ppm/°C)	±4LSB (88ppm/°C)	±2LSB (80ppm/°C)	±5LSB (50ppm/°C)
(With 15Ω Fixed Resistor or 50Ω Trimmer)		•••	•• *	
Typical Change			4	
IA = Imin to +25°C Unipolar Offset	±1LSB	±2LSB	•	±2LSB
Bipolar Offset	±1LSB	±2LSB	•	±2LSB
Full Scale Calibration*	±2LSB	±4LSB	•	±5LSB
(with 1514 Fixed Resistor or 50Ω Trimmer)				
POWER SURDEN BUILCTION	· · · · · · · · · · · · · · · · · · ·			
Max Change In Full Scale Calibration TTL Positive Supply	:	·		
+4.5V <\'+ <+5.5V	±2LSB max	±2LSB max	•	••
Negative Supply	+ 21 CB	+ 21 CD		••
-10.3 V = V + == 13.3 V	42L3B max	-2L3D	·	
10 Volt Span	3kΩ min	3kΩ min	•	••
·	5kΩ min	5kΩ typ	•	••
20 Volt Span	7kΩ min 6kΩ min	7k12 max 6k O min		
20 Volt Span	10kΩ typ	10kΩ typ	•	••
	14kΩ max	14kΩ max	•	••
ANALOG INPUT RANGES				
(Analog Input to Analog Common)	0.00.001	0 to +10V 0 to +20V	•	••
Unipolar Bibolar	-5V to $+5V$ , $-10V$ to $+10V$	-5V to $+5V$ , $-10V$ to $+10V$	•	••
			· · · · · · · · · · · · · · · · · · ·	
OUTPUT CODING	Positive True Rinary	Positive True Binan:	•	••
Bipolar	Positive True Offset Binary	Positive True Offset Binary	•	••
LOGIC OUTPUT <sup>6</sup>				
Bit Outputs and Data Ready				
Output Sink Current	3.2mA min (2TTL Loads)	3.2mA min (2TTL Loads)		••
OUT = 0.43 max. Imin to Imax) Output Source Current (Bit Outputs) <sup>5</sup>	(211L LORUS)	(FIIL LOADS)		
(V <sub>OUT</sub> = 2.4V min, T <sub>min</sub> to T <sub>max</sub> )	0.5mA min	0.5mA min	•	••
Output Leakage When Blanked	±40μA max	±40µA max	· ·	••
LOGIC INPUT <sup>6</sup>				
Blank and Convert Input 05Vin5V+	±40µA max	±40µA max	•	••
Blank - Logic "1"	2.0V min	2.0V min	•	••
Convert - Logic "0"	0.8V max	0.8V max	• ,	
CONVERSION TIME	15µs min	15µs min-	:	
	35μs typ 40us max	soμs typ 40μs max	•	••
POWER SUPPLY				
Absolute Maximum				
V+ V-	+7V -16 5V	+7V -16 5V	•	••
Specified Operating - Rated Performance	- 10.3 Y	20.24		
V+	+5V	+5V		••
V-	-15V	-15 V	-	
V+	+4.5V to +5.5V	+4.5V to +5.5V	•	••
<b>v</b> -		-12V to -16.5V	•	•••
Operating Current				
Blank Mode V+ = +5V	2mA tup (10mA mar)	2mA typ (10mA max)	•	••
$V_{-} = -15V$	9mA typ (15mA max)	9mA typ 15mA max)	•	••
Convert Mode				-
V+ = +5V	5mA	5mA		••
V-=-15V	10mA	10mA	•	

NOTES: \* Electrical tests are performed at wafer probe, before the wafer is reparated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly. \* Relative accouncy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device. \* Full scale calibration is guaranteed triumable to zero with an external 3070 protensioneter in place of the 1351. Kicel resistor. Full scale is defined as 10 volts minus LSB, or 9.990 volts.

<sup>4</sup> Full-scale calibration temperature coefficient includes the effects of unipolar offset drift as well as gain drift. <sup>4</sup> The data courput lines have active pull-upset to source 0.5mA. The DATA READY line is open collector with a nominal 6kD internal nulture series.

DATA READ the is open collector with a nominal 6kH interpull-up resistor. \*Logic Input and Output Thresholds and Levels are tested  $T_A = *25^{\circ}$ C to  $T_{max}$ , not tested but guaranteed  $T_A = T_{min}$  to  $*25^{\circ}$ C.

Specifications same as AD570J.
 Specifications same as AD571J. Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

V+ to Digital Common ......0 to +7V V- to Digital Common .....0 to -16.5V Analog Common to Digital Common. . . . . . . ±1V Analog Input to Analog Common. . . . . . . ±15V Control Inputs . . . . ..... 0 to V+ Digital Outputs (Blank Mode).....0 to V+

### **ANALOG** Fast, Complete 10-Bit A-to-D Converter With Microprocessor Interface

#### PRODUCT DESCRIPTION

The AD573 is a 10-bit successive approximation A-to-D converter consisting of a DAC, reference, clock, comparator, successive approximation register and 3 state output buffers on a single chip. Since no additional components or trimming is required to perform a full-accuracy 10-bit conversion in  $1.5\mu s$ , AD573 chips are ideal for precision hybrid applications. AD573 chips are available in one grade specified for 0 to  $+70^{\circ}$ C operation, and another grade for  $-55^{\circ}$ C to  $+125^{\circ}$ C operation.

#### APPLICATION INFORMATION

AD573 chips have one bonding pad accessible to the user that is not pinned out on packaged AD573 devices. That pad provides two additional input ranges thus:

- 1. If pad 14A or 14B is used alone as the analog input, the input voltage span is 20 volts (for 0V to +20V or -10V to +10V ranges).
- 2. If pads 14A and 14B are tied together and used as the analog input, the input voltage span is 10 volts (for 0V

to +10V or -5V to +5V ranges) as in packaged AD573 devices.

AD573 CHIPS

Otherwise, AD573 chips are functionally identical to packaged AD573 devices. For general application information, see the AD573 packaged product catalog data sheet.

The following additional application information applies to AD573 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD573 chip must be connected to  $-V_S$ , device pad number 13.
- 4. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



#### METALIZATION PHOTOGRAPH

MONOLITHIC CHIPS VOL. I, 17-37

### **SPECIFICATIONS**<sup>1</sup>

(typical @ +25°C with V+ = +5V, V- = -15V, all voltages measured with respect to digital common, unless otherwise indicated)

MODEL	AD573J	AD573S
RESOLUTION	10 Bits	•
RELATIVE ACCURACY @ 25°C2	±1LSB max	±1LSB max
$T_A = +25^{\circ}C$ to $T_{max}$	±1LSB max	±1LSB max
$T_A = T_{min}$ to +25 C	±1LSB	±1LSB
FULL SCALE CALIBRATION <sup>3</sup>		
(With 15Ω Resistor In Series With		
Analog Input	±2LSB (typ)	·
UNIPOLAR OFFSET (max)	±1LSB	•
BIPOLAR OFFSET (max)	±1LSB	•
DIFFERENTIAL NONLINEARITY		
(Resolution for Which no Missing		
Codes are Guaranteed)		
$T_A = +25^{\circ}C$	10 Bits	10 Bire
$I_A = +23 C to J_{max}$ T <sub>1</sub> = T : to $+25^{\circ}C$	10 Bits two	10 Bits typ
TEMPEDATURE DANCE	10 5.00, 0/P	
Operating		
Tested (T <sub>A</sub> = +25°C to T <sub>max</sub> )	+25°C to +70°C	+25°C to +125°C
Guaranteed, Not Tested		
$(T_A = T_{min} \text{ to } +25^{\circ}\text{C})$	0 to +25°C	-55°C to +25°C
TEMPERATURE COEFFICIENTS		
Guaranteed max Change		
$T_A = +25^{\circ}C \text{ to } T_{max}$	0	
Unipolar Offset	±2LSB (44ppm/°C)	±2LSB (20ppm/°C)
Bipolar Offset Full Scale Calibration <sup>4</sup>	±21.5B (44ppm/ C) ±41.5B (88ppm/°C)	±2LSB (20ppm/ C) ±5LSB (50ppm/ C)
(With 15Ω Fixed Resistor or	24Lab (ooppin/ C)	1923B (90ppiii/ C)
50Ω Trimmer)		
Typical Change		
$T_A = T_{min}$ to +25°C	+21 CD	+21 SB
Bipolar Offset	±21.SB	±2LSB
Full Scale Calibration <sup>4</sup>	±4LSB	±5LSB
(With 15Ω Fixed Resistor or		
50Ω Trimmer)		
POWER SUPPLY REJECTION		
Max Change In Full Scale Calibration		
TTL Positive Supply		
+4.5V <v+<+5.5v< td=""><td>±21.SB max</td><td></td></v+<+5.5v<>	±21.SB max	
-15 75V < V- < -14 25V	+2LSB max	•
-12.6V < V- <-11.4V	±2LSB max	•
ANALOG INPUT RESISTANCE		
10 Volt Span	3kΩ min	•
•	5kΩ typ	•
	7kΩ max	•
20 Volt Span	6kΩ min	
	14kO max	•
ANALOG INPUT RANGES	1+K30 IIIAX	
(Analog Input to Analog Common)		
Unipolar	0 to +10V, 0 to +20V	•
Bipolar	-5V to +5V, -10V to +10V	•
OUTPUT CODING		
Unipolar	Positive True Binary	•
Bipolar	Positive True Offset Binary	•
LOGIC OUTPUT <sup>5</sup>		
Bit Outputs and Data Ready		•
Output Sink Current	3.2mA min (2TTL Londs)	
$(V_{OUT} = 0.4V \text{ max}, 1_{min} \text{ to } 1_{max})$	(211L LOads)	
(Vour = 2.4V min, T <sub>min</sub> to T <sub>max</sub> )	0.5mA min	•
Output Leakage When Blanked	±40μA max	•
LOGIC INPUT (Convert, HBE, LBE)		
0≤V <sub>IN</sub> ≤V+	±100µA max	•
Logic "1"	2.0V min	•
Logic "0"	0.8V max	•
CONVERSION TIME	10µs min	•
	15µs typ 20us max	•
DOWED CLIDNEN	20µ3 max	
Absolute Maximum		
V+	+7V	
<b>v</b> -	-16.5V	•
Specified Operating - Rated Performance		
V+	+5V	•
V-	-15V	•
Uperating Kange	+4 5V to +5 5V	•
V-	-11.4V to -15.75V	•
Operating Current		
V+ = +5V	7mA typ (25mA max)	•
V = -15V	9mA typ (15mA max)	•

NOTES: <sup>1</sup> Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly. <sup>2</sup> Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device. <sup>3</sup> Full scale calibration is guaranteed trimmable to zero with an external 500 potentio-meter in place of the 1513 fixed resistor. Full scale is defined as 10 volts minus 1LSB, or 9.990 volta. <sup>4</sup> Full scale calibration temperature coefficient includes the effects of unipolar offset drift as well as aris drift.

run well as gain drift. <sup>1</sup> The Data output lines have active pull-ups to source 0.5mA. The DATA READY line is open collector with a nominal 6kT internal pull-up resistor.

\*Specifications same as AD573]. Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

V+ to Digital Common
V- to Digital Common
Analog Common to Digital Common
Analog Input to Analog Common
Control Inputs 0 to V+
Digital Outputs (High Impedance State) 0 to V+

VOL. 1, 17-38 MONOLITHIC CHIPS



### **Precision 2.5 Volt Reference**

### AD580 CHIPS

#### **PRODUCT DESCRIPTION**

The AD580 is a three-terminal, low-cost voltage reference that provides a fixed 2.5V output for inputs between 4.5V and 30V. Based on the bandgap principle and implemented with thin film resistors, temperature coefficients as low as  $10ppm/^{\circ}C$  can be guaranteed. One version of the AD580 chip is specified for 0 to  $+70^{\circ}C$  operation, one grade for  $-55^{\circ}C$  to  $+125^{\circ}C$ .

#### APPLICATION INFORMATION

AD580 chips are functionally identical to packaged AD580 devices. For general application information, see the AD580 packaged product catalog data sheet.

The following additional application information applies to AD580 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD580 chip must be connected to -E.
- 4. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-52, 3 PIN, METAL PACKAGE.

MONOLITHIC CHIPS VOL. 1, 17-39

## **SPECIFICATIONS**<sup>1</sup> (typical @ E<sub>IN</sub> = +15V and 25°C unless otherwise specified)

MODEL	AD580J	AD580S
ABSOLUTE MAX RATINGS		······
Input Voltage	40V	*
Operating Junction Temp Range	-55°C to +150°C	* .
Storage Temperature Range	-65°C to +175°C	*
Operating Temperature Range Tested ( $T_A = +25^{\circ}C$ to $T_{max}$ ) Guaranteed, Not Tested	+25°C to +70°C	+25°C to +125°C
$(T_A = T_{min} \text{ to } +25^{\circ}\text{C})$	0 to $+25^{\circ}C$	$-55^{\circ}$ C to $+25^{\circ}$ C
OUTPUT VOLTAGE	2.425V min	2.490V min
	(2.575V max)	2.510V max
OUTPUT VOLTAGE CHANGE		
$T_A = +25^{\circ}C$ to $T_{max}$	15 mV max	11 mV max (25 mm/°C)
$T_A = T_{min} \text{ to } +25^{\circ} \text{C}$	15mV	11mV
LINE REGULATION		
$7V \leq V_{IN} \leq 30V$	6mV max (0.6mV typ)	2mV max
$4.5V \leq V_{\rm IN} \leq 7V$	3mV max (0.3mV typ)	1mV max
LOAD REGULATION		
$\Delta I = 10 m A$	10mV max	*
QUIESCENT CURRENT	1.5mA max	*
	(1.0mA typ)	*
NOISE (0.1 to 10Hz)	60µV(p-p)	***
STABILITY		
Long Term	250µV	*
Per Month	25µV	*

NOTES: <sup>1</sup>Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

\*Specification same as AD580J.



### Programmable Precision Low-Drift Reference

### AD581/AD584 CHIPS

AD581 NOTE: An AD584 is an AD581 with additional specified versatility. When connected in the 10.0 volt configuration, the AD584 is functionally identical to the AD581. In hybrid circuits, AD584 chips may be substituted directly for AD581 chips without any electrical or mechanical design modifications.

AD581 chips will not be offered as a standard product.

#### **PRODUCT DESCRIPTION**

The AD584 is a precision voltage reference, "pin" programmable to any of four output voltages: 10.000V, 7.500V, 5.000V and 2.500V. Other voltages, above 10.000V or below 2.500V, can be programmed with an external resistor pair. The initial tolerances and temperature coefficients are lasertrimmed at the factory to provide precise and stable adjustment-free operation. One grade of the AD584 chip is specified for 0 to  $+70^{\circ}$ C operation, one for  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### APPLICATION INFORMATION

AD584 chips are functionally identical to packaged AD584 devices. For general application information, see the AD584 packaged product catalog data sheet.

The following additional application information applies to AD584 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD584 chip must be connected to V- and substrate, pads number 4 and 9.
- 4. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).

PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-99, 8 PIN METAL PACKAGE.

\*CAUTION: INTERCONNECTIONS REQUIRED; SEE PACKAGED AD584 CATALOG DATA SHEET FOR INFORMATION. \*\*NOT BROUGHT OUT ON PACKAGED DEVICE.

SPECIFICATIONS	(typical @ VIN = +15V and	d +25°C unless otherv	wise noted)
MODEL	AD584J	AD584T	
ABSOLUTE MAX RATINGS Input Voltage V <sub>IN</sub> to Ground	40V	*	алан айтай ал ал айтай Ал айтай
Operating Junction Temp. Range Storage Temperature Range	-55°C to +150°C -65°C to +175°C	* *	
Tested ( $T_A = +25^{\circ}C$ to $T_{max}$ ) Guaranteed, Not Tested	+25°C to +70°C	+25°C to +125°C	
$(T_A = T_{min} \text{ to } +25^{\circ}C$	0 to +25°C	$-55^{\circ}$ C to $+25^{\circ}$ C	
OUTPUT VOLTAGE TOLERANCE Maximum Error <sup>2</sup> for Nominal Outputs of:			
10.000V 7.500V	±30mV ±22mV	±10mV ±8mV	
5.000V 2.500V	±15mV ±7.5mV	±6mV ±3.5mV	
OUTPUT VOLTAGE CHANGE Maximum Deviation from $+25^{\circ}$ C Value, T <sub>A</sub> = $+25^{\circ}$ C to T <sub>max</sub> <sup>3</sup>			
10.000, 7.500, 5.000V Outpu 2.500V Output Typical Deviation from +25°C	its 30ppm/°C 30ppm/°C	15ppm/°C 20ppm/°C	
Value, $T_A = T_{min}$ to +25°C <sup>3</sup> 10.000, 7.500, 5.000V Output 2.500V Output	its 30ppm/°C 30ppm/°C	15ppm/°C 20ppm/°C	
Differential Temperature Coefficients Between Outputs	5ppm/°C typ	3ppm/°C typ	
QUIESCENT CURRENT	1.0mA max 750μA typ	*	
Temperature Variation	1.5μA/°C typ	*	
TURN-ON SETTLING TIME TO 0.19	6 200µs	*	
NOISE (0.1 to 10Hz)	50μV p-p	*	
LONG-TERM STABILITY	25ppm/1000 Hrs. (Non-Cumulative)	*	
SHORT CIRCUIT CURRENT	30mA	. *	
LINE REGULATION (No Load) $15V \le V_{IN} \le 30V$	0.002%/V	*	
$(V_{OUT} + 2.5V) \leq V_{IN} \leq 15V$	0.005%/V	*	
LOAD REGULATION 0≤I <sub>OUT</sub> ≤5mA, All Outputs	50ppm/mA max (20ppm/mA typ)	*	
OUTPUT CURRENT <sup>4</sup>	······································		
$V_{IN} \ge V_{OUT} + 2.5 V$ Source @ $+25^{\circ}C$	10mA min 5mA min	*	
Sink T <sub>min</sub> to T <sub>max</sub> Sink -55°C to +85°C	5mA min	200µA min 5mA min	

NOTES: <sup>1</sup> Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

<sup>a</sup>At Pad 1. <sup>3</sup>Calculated as average over the specified operating temperature range. <sup>4</sup>Tested  $T_A = +25^{\circ}C$  to  $T_{max}$ . Not tested but guaranteed  $T_{min}$  to  $+25^{\circ}C$ . <sup>•</sup>Specifications same as AD584J.

10 A TI/

11



### Low Cost Precision Sample-and-Hold

### AD582 CHIPS

#### PRODUCT DESCRIPTION

The AD582 is a low-cost precision sample-and-hold amplifier consisting of an operational amplifier, low-leakage analog switch and a JFET integrating amplifier. The only external component required is a holding capacitor. The AD582 may be connected in any popular op amp configuration giving the user control of gain and frequency response. The sample/hold mode control may be operated from any popular logic family. AD582 chips are available in one grade specified for 0 to  $+70^{\circ}$ C operation and one for  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### APPLICATION INFORMATION

AD582 chips are functionally identical to packaged AD582 devices. For general application information, see the AD582 packaged product catalog data sheet.

The following additional application information applies to AD582 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD582 chip must be connected to  $-V_S$ , device pad number 5.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.

#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-100 10 PIN METAL PACKAGE.

17

MODEL	AD582K	AD5825
SAMPLE/HOLD CHARACTERISTICS		
Acquisition Time, 10V Step to 0.1%,		
$C_{H} = 100 pF$	6µs	•
Acquisition Time, 10V Step to 0.01%,	25.	
Aperture Time 20V p-p Input	25µs	-
Hold OV	150ns	•
Aperture Jitter, 20V p-p Input,		
Hold OV	15ns	•
Settling Time, 20V p-p Input,		•
Hold UV, to 0.01%	0.5µs	•
Droop Current, $T_{4} = +25^{\circ}C$ to $T_{max}$	InA	150nA max
$T_A = T_{min} \text{ to } +25^{\circ}\text{C}$	1nA	100nA
Charge Transfer	5pC max (1.5pC typ)	•
Sample to Hold Offset	0.5mV	•
Feedthrough Capacitance	0.05 F	
20v p-p, lokHz Input	0.05pr	
TRANSFER CHARACTERISTICS		
Upen Loop Gain	501 (251 min)	•
Common Mode Rejection	50k (25k mm)	•
$V_{CM} = 20V p p, F = 50Hz$	, 70dB (60dB min)	• * · · · · · · · · · · · · · · · · · ·
Small Signal Gain Bandwidth		
$V_{OUT} = 100 \text{mV} \text{ p-p}, C_{H} = 200 \text{pF}$	1.5MHz	•
Full Power Bandwidth		
$V_{OUT} = 20V p \cdot p, C_H = 200 pF$	70kHz	•
Slew Rate $V_{\text{run}} = 20V \text{ p. p. } C_{\text{run}} = 200 \text{ pF}$	21////	
Output Resistance	5 4 / μ3	
Hold Mode, lour = ±5mA	12Ω	•
Linearity		
$V_{OUT} = 20V p \cdot p, R_L = 2k$	±0.01%	•
Output Short Circuit Current	±25mA	*
ANALOG INPUT CHARACTERISTICS		
Offset Voltage	2mV (6mV max)	•
Offset Voltage, $T_A = +25^{\circ}C$ to $T_{max}$	4mV	5mV (8mV max)
$I_A = I_{min}$ to +25 C	4mv 3uAmax (1.5uA tun)	5mv •
Offset Current	300nA max (75nA typ)	•
Offset Current, $T_A = +25^{\circ}C$ to $T_{max}$	100nA	100nA (400nA max)
$T_A = T_{min} \text{ to } +25^\circ \text{C}$	100nA	100nA
Input Capacitance, f = 1MHz	2pF	•
Input Resistance, Sample or Hold	20110	
20V p-p Input, A = +1	30M12 20V	•
Absolute Max Input Voltage Either Input	+Vc	•
DICITAL INDUT CHAPACTERISTICS		
+Logic Input Voltage		
Hold Mode, Tmin to Tmax, -Logic @ 0V	+2V min	•
Sample Mode, T <sub>min</sub> to T <sub>max</sub> , Logic @ 0V	+0.8V max	•
+Logic Input Current	·	
Hold Mode, +Logic @ +5V, -Logic @ 0V	1.5µA	
-Logic Loput Current	InA	•
Hold Mode. +Logic @ +5V, -Logic @ 0V	24µA	
Sample Mode, +Logic @ 0V, -Logic @ 0V	4μΑ	•
Absolute Max Diff Input Voltage, +L to -L	+15V/-6V	•
Absolute Max Input Voltage, Either Input	±Vs	•
POWER SUPPLY CHARACTERISTICS		
Operating Voltage Range	±9V to ±18V	±9V to ±22V
Supply Current, R <sub>L</sub> = ∞	3mA (4.5mA max)	•
Power Supply Rejection,		· · · · ·
$\Delta V_{S} = 5V$ , Sample Mode	75dB (60dB min)	•
TEMPERATURE RANGE		
Operating	ar <sup>0</sup> C + 150 <sup>0</sup> C	120°C - 122°C
Lested ( $I_A = +25$ C to $T_{max}$ )	+25 C to +70 C	+25 C to +125 C
$(T_A = T_{-1} t_0 + 25^{\circ}C)$	$0 = +25^{\circ}C$	-55°C to +25°C
Operating	$-25^{\circ}C$ to $+85^{\circ}C$	$-55^{\circ}C$ to $+125^{\circ}C$
Storage	-65°C to +150°C	*
v		

NOTES: Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great

Specifications sume as AD582K.
 Specifications subject to change without notice.



### Two-Terminal IC 1.2 Volt Reference

### AD589 CHIPS

#### PRODUCT DESCRIPTION

The AD589 is a two-terminal, low cost, temperature compensated bandgap voltage reference which provides a fixed 1.23V output voltage for input currents between 50µA and 5.0mA.

The high stability of the AD589 is primarily dependent upon the matching and thermal tracking of the on-chip components. Analog Devices' precision bipolar processing and thin-film technology combine to provide excellent performance at low cost.

Additionally, the active circuit produces an output impedance ten times lower than typical low-TC zener diodes. This feature allows operation with no external components required to maintain full accuracy under changing load conditions.

The AD589J is specified for use over the 0 to  $+70^{\circ}$ C temperature range and the AD589T is specified for  $-55^{\circ}$ C to  $+125^{\circ}$ C range.

#### APPLICATION INFORMATION

AD589 chips are functionally identical to packaged AD589 devices. For general application information, see the AD589 packaged product catalog data sheet.

The following additional application information applies to AD589 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD589 chip must be connected to the minus pad.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.

#### METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



### **SPECIFICATIONS**<sup>1</sup>

$\chi$ (typical $\psi$ IN = 500 $\mu$ A and IA = 25 C unless otherwise noted	(typical @ I)	$I = 500 \mu A$ and	T <sub>A</sub> = 25°C unless	otherwise noted)
--	---------------	---------------------	------------------------------	------------------

Model	AD589J	AD589T
ABSOLUTE MAXIMUM RATINGS		
Current	10mA	•
Reverse Current	10mA	*
Power Dissipation <sup>2</sup>	125mW	•
Storage Temperature Range	$-65^{\circ}$ C to $+175^{\circ}$ C	+
Operating Junction Temperature Range	$-55^{\circ}$ C to $+150^{\circ}$ C	*
Lead Temperature (Soldering, 10sec)	300°C	*
Operating Temperature Range	0 to +70°C	-55°C to +125°C
OUTPUT VOLTAGE	1.200V min	*
	1.235V typ	*
	1.250V max	•
OUTPUT VOLTAGE CHANGE vs. CURRENT		
(50µA – 5mA)	5mV max	*
DYNAMIC OUTPUT IMPEDANCE	0.6Ω	*
	$2\Omega$ max	*
RMS NOISE VOLTAGE		
10Hz $< f < 10$ kHz	5µV	*
TEMPERATURE COEFFICIENT – ppm/°C	100 max	50 max
TURN-ON SETTLING TIME TO 0.1%	25µs	*
OPERATING CURBENT <sup>3</sup>	50µA min	*
	5mA max	*
	Junteman	

NOTES <sup>1</sup>Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

<sup>2</sup>Absolute maximum power dissipation is limited by maximum current through the device. Maximum rating at elevated temperatures must be computed assuming  $T_J \le 150^\circ C$ , and  $\theta_{JA} = 400^\circ C/W$ .

<sup>3</sup>Optimum performance is obtained at currents below  $500\mu A$ . Stray shunt capacitances should be minimized. If strays cannot be avoided, a shunt capacitor of at least 1000pF is recommended.

\*Specifications same as AD589J.


### Two-Terminal IC Temperature Transducer

# AD590 CHIPS

#### **PRODUCT DESCRIPTION**

The AD590 is a two-terminal temperature transducer which produces an output current proportional to absolute temperature. For supply voltages between +4V and +30V, the AD590 acts as a high impedance, constant current regulator passing  $1\mu A/^{\circ}$ K from -55°C to +150°C. Laser-trimming of on-chip thin-film resistors calibrates the AD590 to provide a 298.2 $\mu$ A output at 298.2°K (+25°C). Low cost, linearity and ease of application make AD590 chips ideal for monitoring temperatures at critical locations in hybrid assemblies.

#### APPLICATION INFORMATION

AD590 chips are functionally identical to packaged AD590 devices. For general application information, see the AD590 packaged product catalog data sheet.

The following additional application information applies to AD590 chips:

- 1. *IMPORTANT!* Unlike other bipolar integrated circuit chips, the AD590 substrate *must* be electrically isolated (floating). The mounting pad or header should be nonconductive, insulated or isolated.
- 2. No particular wire-bonding sequence must be followed.
- 3. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.





# **SPECIFICATIONS**<sup>1</sup> (typical @ +25°C and $V_S = 5V$ unless otherwise noted)

MODEL	AD590J
ABSOLUTE MAXIMUM RATINGS	
Forward Voltage (E+ to E-)	+44V
Reverse Voltage (E+ to E-)	-20V
Rated Performance Temperature Range <sup>2</sup>	$-55^{\circ}$ C to $+150^{\circ}$ C
Storage Temperature Range <sup>2</sup>	-65°C to +175°C
POWER SUPPLY	
Operating Voltage Range	+4V to +30V
OUTPUT	
Nominal Current Output @ +25°C (298.2°K)	298.2µA
Nominal Temperature Coefficient	1μΑ/ຶC
Calibration Error @ +25°C	±5.0°C max
Absolute Error <sup>3</sup> (over rated performance	
temperature range)	•
Without External Calibration Adjustment	$\pm 10.0$ °C max
With +25°C Calibration Error Set to Zero	±3.0°C max
Nonlinearity	±1.5°C max
Repeatability <sup>4</sup>	±0.1°C max
Long Term Drift <sup>5</sup>	±0.1°C <u>max</u>
Current Noise	40pA/√Hz
Power Supply Rejection	
$+4V \leq V_S \leq +5V$	0.5µA/V
$+5V \le V_S \le +15V$	0.2µA/V
$+15V \le V_S \le +30V$	$0.1 \mu A/V$
Case Isolation to Either Lead	10 <sup>10</sup> Ω
Effective Shunt Capacitance	100pF
Electrical Turn-On Time <sup>6</sup>	20µs
Reverse Bias Leakage Current <sup>7</sup>	
(Reverse Voltage = 10V)	10pA

NOTES:

<sup>1</sup>Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

<sup>2</sup> The AD590 has been used at -100°C and +200°C for short periods of measurement with no physical damage to the device. However, the absolute errors specified apply to only the rated performance temperature range.

<sup>3</sup>See page 9-8 for explanation of error components. Note that ±1°C error is the equivalent of  $\pm 1\mu A$  error.

<sup>4</sup>Maximum deviation between +25°C readings after temperature cycling between -55°C and +150°C; guaranteed not tested.

<sup>5</sup>Conditions: constant +5V, constant +125°C; guaranteed, not tested.

<sup>6</sup>Does not include self heating effects; see page 9-9 for explanation of these effects.

<sup>7</sup>Leakage current doubles every 10°C.

Specifications subject to change without notice.



# Precision Low Cost Dual BIFET Op Amp

## AD642 CHIPS

#### PRODUCT DESCRIPTION

The AD642 is a pair of matched high speed monolithic FETinput operational amplifiers fabricated with the most advanced bipolar, JFET and laser trimming technologies. The AD642 offers matched bias currents that are significantly lower than currently available monolithic dual FET input operational amplifiers: 75pA max, matched to 25pA.

The tight matching and temperature tracking between the operational amplifiers is achieved by ion-implanted JFETs and laser-wafer trimming. Ion-implantation permits the fabbrication of precision, matched JFETs on a monolithic bipolar chip. This optimizes the process to produce matched bias currents which have lower initial bias currents than other popular FET input op amps. Laser-wafer trimming each amplifier's input offset voltage assures a tight initial match, this combined with superior IC processing guarantees offset voltage tracking over the temperature range.

#### APPLICATION INFORMATION

AD642 chips are functionally identical to packaged AD642 devices. For general application information, see the AD642 packaged product catalog data sheet.

The following additional applications information applies to AD642 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD642 chip must be connected to  $-V_S$ , device pad number 4.
- 4. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-99 8-PIN METAL PACKAGE.



## **SPECIFICATIONS**<sup>1</sup>

MODEL	AD642J
OPEN LOOP GAIN	
$V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	100.000 min
$T_A = +25^{\circ}C$ to $T_{max}$	100.000 min
$T_{min}$ to +25°C	100,000
OUTPUT CHARACTERISTICS	
Voltage $@$ R <sub>1</sub> = 2k $\Omega$ T <sub>1</sub> = min to max	(+12V) + 10V min
Voltage $\otimes R_{L} = 10k\Omega$ T <sub>2</sub> - min to max	$(\pm 12V) \pm 10V$ min $(\pm 12V) \pm 12V$ min
Short Circuit Current	$(\pm 13 \text{ V}) \pm 12 \text{ V} \text{ mm}$
	25111A
FREQUENCY RESPONSE	1.01411.
Full Down Desponse	LUMHZ
Full Fower Response	
Siew Kale, Onity Gain	<u>3.0v/µs</u>
INPUT OFFSET VOLTAGE <sup>4</sup>	2.0mV max
vs. Supply, $T_A = +25$ °C to $T_{max}$	$200\mu V/V max$
$T_{min}$ to +25°C	200µV/V
INPUT BIAS CURRENT	
Either Input <sup>3</sup>	10pA, 75pA max
Input Offset Current	5pA
MATCHING CHARACTERISTICS <sup>4</sup>	
Offset Voltage	1.0mV
Offset Voltage	3.5mV max
T <sub>min</sub> -T <sub>max</sub>	
Input Bias Current	35pA max
Crosstalk-1kHz 20V p-p	-124dB
INPUT IMPEDANCE	·····
Differential	$10^{12} \Omega   6 pF$
Common Mode	$10^{12} \Omega    6 pF$
INPUT VOLTAGE RANGE	
Differential <sup>5</sup>	±20V
Common Mode	$\pm 12V$ ( $\pm 10V$ min)
Common Mode Rejection, $V_{IN} = \pm 10V$	76dB min
	· · · · · · · · · · · · · · · · · · ·
Rated Performance	+15V
Operating	$\pm 15^{\circ}$
Oujescent Current	2.8mA max
	2.0mr max
VOLTAGE NOISE	2
U.1-10HZ	$2\mu v p - p$
10Hz	10nV/VHz
	$45 \text{ nV}/\sqrt{\text{Hz}}$
	30nV/VHz
IUKHZ	ZonV/VHz
TEMPERATURE RANGE	
Operating, Rated Performance	0 to +70°C
Storage	-65°C to +150°C

NOTES

<sup>1</sup> Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

<sup>2</sup> Input Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}C$ .

<sup>3</sup> Bias current specifications are guaranteed maximum at either input after 5 minutes of operation at  $T_A = +25^{\circ}$ C. For higher temperatures, the current doubles every 10°C.

- <sup>4</sup>Matching is defined as the difference between parameters of the two amplifiers.
- <sup>5</sup> Defined as the maximum safe voltage between inputs, such that neither exceeds ±10V from ground.

Specifications subject to change without notice.



### Dual High Speed Implanted FET-Input Op Amp

### AD644 CHIPS

#### PRODUCT DESCRIPTION

The AD644 is a pair of matched high speed monolithic FETinput operational amplifiers fabricated with the most advanced bipolar, JFET and laser trimming technologies. The tight matching and temperature tracking between the operational amplifiers is achieved by ion-implanted JFETs and laser-wafer trimming. The AD644 is recommended for applications where both high speed and dc performance are required.

#### APPLICATION INFORMATION

AD644 chips are functionally identical to packaged AD644 devices. For general application information, see the AD644 packaged product catalog data sheet.

The following additional application information applies to AD644 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD644 chip must be connected to -V<sub>S</sub>, device pad number 4.
- 4. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.

#### **METALIZATION PHOTOGRAPH**

Dimensions shown in inches and (mm).



#### PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-99 8-PIN METAL PACKAGE.

# **SPECIFICATIONS**<sup>1</sup>

#### (typical @ $+25^{\circ}$ C and VS = $\pm 15$ V dc unless otherwise specified)

MODEL	AD644J
OPEN LOOP GAIN	
$V_{OUT} = \pm 10V, R_1 \ge 2k\Omega$	30,000 min
$T_A = +25^{\circ}C$ to $T_{max}$ , $R_I = 2k\Omega$	20,000 min
$T_A = T_{min}$ to +25°C, $R_L = 2k\Omega$	20,000
OUTPUT CHARACTERISTICS	,,,,,
Voltage (a) $R_L = 2k\Omega$ , $T_A = min \text{ to } max$	±12V (±10V min)
Voltage @ $R_L = 10k\Omega$ , $T_A = min$ to max	±13V (±12V min)
Short Circuit Current	25mA ·
FREQUENCY RESPONSE	
Unity Gain, Small Signal	2.0MHz
Full Power Response	200kHz
Slew Rate, Unity Gain	13.0V/µs
Total Harmonic Distortion, f = 1kHz	0.0015%
INPUT OFFSET VOLTAGE <sup>2</sup>	2.0mV max
vs. Supply, $T_A = +25^{\circ}C$ to $T_{max}$	200µV/V max
$T_A = T_{min}$ to $+25^{\circ}C$	200µV/V
INPUT BIAS CURRENT	
Either Input <sup>3</sup>	10pA (75pA max)
Input Offset Current	10pA
MATCHING CHARACTERISTICS <sup>4</sup>	
Input Offset Voltage	1.0mV max
Input Offset Voltage Tmin - Tmax	3.5mV max
Input Bias Current	35pA max
Crosstalk	-124dB
INPUT IMPEDANCE	
Differential	$10^{12}\Omega \ _{6pF}$
Common Mode	10 <sup>12</sup> Ω  3pF
INPUT VOLTAGE RANGE	
Differential <sup>5</sup>	±20V
Common Mode	±12V (±10V min)
Common Mode Rejection, $V_{IN} = \pm 10V$	76dB min
POWER SUPPLY	· · · ·
Rated Performance	±15V
Operating	±(5 to 18)V
Quiescent Current	3.5mA (4.5mA max)
VOLTAGE NOISE	· · · · · · · · · · · · · · · · · · ·
0.1-10Hz	2μV p-p
10Hz	$35 nV/\sqrt{Hz}$
100Hz	$22 nV / \sqrt{Hz}$
1kHz	$18 nV / \sqrt{Hz}$
10kHz	16nV/ <del>V</del> Hz
TEMPERATURE RANGE	
Operating, Rated Performance	$0 \text{ to } +70^{\circ}\text{C}$
Storage	-65°C to +150°C

NOTES

<sup>1</sup> Electrical tests are performed at wafer probe, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly.

<sup>2</sup> Input Offset Voltage specifications are guaranteed after 5 minutes of operation at  $T_A = +25^{\circ}C$ . <sup>3</sup> Bias Current specifications are guaranteed maximum at either input

<sup>3</sup> Bias Current specifications are guaranteed maximum at either input after 5 minutes of operation at  $T_A = +25^{\circ}$ C. For higher temperatures, the current doubles every 10<sup>o</sup>C.

<sup>4</sup>Matching is defined as the difference between parameters of the two amplifiers.

<sup>5</sup> Defined as voltage between inputs, such that neither exceeds ±10V from ground.

Specifications subject to change without notice.



# High Speed 8-Bit D-to-A Converter

# AD DAC-08 CHIPS

#### **PRODUCT DESCRIPTION**

The AD DAC-08 is a high-speed 8-bit two-quadrant multiplying D-to-A converter, consisting of matched bipolar switches, a control amplifier and a precision resistor network. Advanced design and manufacturing techniques result in 85 nanosecond settling time, and compatibility with older industry standard DAC-08 devices. One accuracy grade is specified for 0 to  $+70^{\circ}$ C, one for  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### APPLICATION INFORMATION

- 1. Io and  $\overline{I_0}$  are provided at two alternate locations.
  - a.) Do not use both  $I_O$  (or both  $\overline{I_O}$ ) locations for different functions. They are merely the same output wired to two different locations.

- b.) If  $\overline{I_0}$  (or  $I_0$ ) is to be unused in both locations, it should be grounded at one of the two locations.
- 2. No particular wire-bonding sequence must be followed.
- 3. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- For performance to device specifications, the metal substrate pad or header beneath the AD DAC-08 chip must be connected to -Vs, device pad number 5.
- 5. Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph. On AD DAC-08 chips, specifically do not connect to bonding pad area marked number 1 on metalization photograph.



\*NOTE: DO NOT CONNECT TO PAD NUMBER 1. PAD NUMBERS DO NOT CORRESPOND TO PACKAGED DEVICE PIN NUMBERS.

# **SPECIFICATIONS**<sup>1</sup> ( $V_S = \pm 15V$ and $I_{REF} = 2.0$ mA unless otherwise noted)

			T_ =	25°C to T	MAX	T <sub>A</sub> =	T <sub>MIN</sub> to +	25°C	
CHARACTERISTIC	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	мах	UNITS
NONLINEARITY AD DAC-08A AD DAC-08C					±0.1 ±0.39		±0.1 ±0.39		%FS %FS
SETTLING TIME	ts	Full-Scale Step to 1/2LSB		85			85		ns
PROPAGATION DELAY	tplH, tpHL	All Bits Switched		35			35		ns
FULL SCALE TEMPCO AD DAC-08A AD DAC-08C	TC I <sub>FS</sub>	•		±10 ±10	±50 ±80		±10 ±10		ppm/°C ppm/°C
OUTPUT VOLTAGE COMPLIANCE	V <sub>OC</sub>	$\Delta I_{FS} < 1/2 LSB$ Rout > 20M $\Omega$	-10		+18	-10		+18	v
FULL SCALE CURRENT	I <sub>FS4</sub>	$V_{REF} = 10.000V$ $R_{14} = R_{15} = 5.000k\Omega$ $T_A = 25^{\circ}C$	1 94	. 1 99			1 99		mA
AD DAC-08A		· · · · ·	1.984	1.992	2.000	1	1,992		mA
FULL SCALE SYMMETRY AD DAC-08A AD DAC-08C	IFSS	(1 <sub>FS4</sub> - 1 <sub>FS2</sub> )		±0.5 ±2.0	±4.0 ±16.0		±0.5 ±2.0		μА μΑ
ZERO SCALE CURRENT AD DAC-08A AD DAC-08C	IZS			0.1 0.2	1.0 4.0		0.1 0.2		μА μΑ
OUTPUT CURRENT RANGE	IFSR	V- = -5.0V V- = -7.0 to -18V	0 0	2.0 2.0	2.1 4.2		2.0 2.0	ſ	mA mA
LOGIC INPUT LEVELS Logic "0" Logic "1"	V <sub>IL</sub> V <sub>IH</sub>	$V_{LC} = 0V$ $V_{LC} = 0V$	2.0		0.8		0.8 2.0	-	V ḋc V ḋc
LOGIC INPUT CURRENTS Logic "0" Logic "1"	I <sub>IL</sub> I <sub>IH</sub>	-10V <v<sub>IN&lt;+0.8V 2.0V<v<sub>IN&lt;18V</v<sub></v<sub>		-2.0 0.002	-10 10		-2.0 0.002		μΑ μΑ
LOGIC INPUT SWING	VIS	V- = -1.5V	-10		+18	-10		+18	v
LOGIC THRESHOLD RANGE	VIHL	$V_S = \pm 15V$	-10		+13.5	-10		+13.5	v
REFERENCE BIAS CURRENT	IREF		+0.1	~1.0	-3.0		-1.0		μA
REFERENCE INPUT SLEW RATE	dl/dt	1	4.0	8.0			8.0		mA/µs
POWER SUPPLY SENSITIVITY	PSSI <sub>FS+</sub> PSSI <sub>FS-</sub>	V+ = 4.5V to 18V V- = -4.5V to -18V I <sub>REF</sub> = 1.0mA		±0.003 ±0.002	±0.01 ±0.01		±0.000 ±0.002	3	%/% %/%
POWER SUPPLY CURRENT	1+  -	From +Vs From -Vs	0.4 -0.8	2.3 -6.4	3.8 -7.8		2.3 -6.4		mA mA
POWER DISSIPATION	PD	±5V, I <sub>REF</sub> = 1.0mA +5V, -15V, I <sub>REF</sub> = 2.0mA ±15V, I <sub>REF</sub> = 2.0mA		33 108 135	48 136 174		33 108 135		mW mW mW

NOTES: <sup>1</sup>AD DAC-08A specifications apply for the -55°C to +125°C range. The AD DAC-08C specifications apply for  $T_A = 0$  to +70°C.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

Operating Temperature
AD DAC-08A
AD DAC-08C 0 to $+70^{\circ}C$
Storage Temperature
Power Dissipation
Above 100°C Derate by
$-V_S$ Supply to $+V_S$ Supply $\dots \dots \dots$
Logic Inputs
$V_{LC}$ Vs to +Vs
Reference Inputs $(V_{14}, V_{15})$
Reference Input Differential
Voltage ( $V_{14}$ to $V_{15}$ )±18V
Reference Input Current (I14)



# Ultra-Low Offset Voltage Op Amp

## AD OP-07 CHIPS

#### PRODUCT DESCRIPTION

The AD OP-07 is an improved version of the industry-standard. OP-07 precision operational amplifier. A guaranteed minimum open-loop voltage gain of 1,200,000 affords increased accuracy in high closed loop gain applications. Input offset voltages of 60 $\mu$ V, bias currents of 1.8nA, internal compensation and device protection eliminate the need for external components and adjustments. An input offset voltage temperature coefficient of 0.4 $\mu$ V/°C and long-term stability of 0.4 $\mu$ V/month eliminate recalibration or loss of initial accuracy. Two grades of AD OP-07 chips are specified for 0 to +70°C operation.

#### APPLICATION INFORMATION

AD OP-07 chips are functionally identical to packaged AD OP-07 devices. For general application information, see the AD OP-07 packaged product catalog data sheet.

The following additional application information applies to AD OP-07 chips:

- 1. No particular wire-bonding sequence must be followed.
- 2. For assembly information, see the Bipolar Integrated Circuit Chips General Information Section.
- 3. For performance to device specifications, the metal substrate pad or header beneath the AD OP-07 chip must be connected to -V<sub>S</sub>, device pad number 4.
- 4. Pads 7A and 7B must *both* be connected to  $+V_S$ .
- Do not connect to any bonding pads or metalization not indicated as a functional bonding pad on the metalization photograph.



PAD NUMBER CORRESPOND TO PIN NUMBERS FOR THE TO-99 8-PIN METAL PACKAGES.

# **SPECIFICATIONS**<sup>1</sup> ( $T_A = +25^{\circ}C$ , $V_S = \pm 15V$ , unless otherwise specified)

Model				AD OP-07C			AD OP-07D		
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
OPEN LOOP GAIN	Avo	$R_L \ge 2k\Omega, V_O = \pm 10V$ $R_L \ge 2k\Omega, V_O = \pm 10V$	1,200	4,000	1	1,200	4,000		V/mV
		$T_A = +25^{\circ}C$ to $T_{max}$	1,000	4,000	/	1,000	4,000		V/mV
		$T_A = T_{min}$ to +25°C		1,000		ŕ	1,000		V/mV
		$R_L \ge 500\Omega$ , $V_O = \pm 0.5V$ , $V_S = \pm 3V$	300	1,000		300	1,000		V/mV
OUTPUT CHARACTERISTICS		· · · · · · · · · · · · · · · · · · ·							
Maximum Output Swing	V <sub>OM</sub>	$R_L \ge 10 k\Omega$	±12.0	±13.0		±12.0	±13.0		
		$R_L \ge 2k\Omega$	±11.5	±12.8		±11.5	±12.8		
	-	$R_L \ge 1 k \Omega$		±12.0					ò
Open Loop Output Resistance	ко	$V_0 = 0, I_0 = 0$		60			.00		36
FREQUENCY RESPONSE									
Closed Loop Bandwidth	BW	$A_{VCL} = +1.0$		0.6		l	0.6		
Slew Rate	SR	R <sub>L</sub> ≥2k		0.17			0.17		v /µ3
INPUT OFFSET VOLTAGE				<i>(</i> 0	150		60	150	
Initial	Vos	Note 2		60	250		85	250	
		Note 2, $I_A = +25$ C to $I_{max}$		85	230	l	85	250	
Adjustment Range		$I_A = I_{min} t0 + 25 C$ $R_b = 20k\Omega$		±4			±4		mV
INPUT OFFSET CORRENT	1			0.8	6.0		0.8	6.0	nA
	105			0.0		<b> </b>			
INPUT BIAS CURRENT				+1.8	+7 0		+2.0	±12	nA ·
Initiai	<sup>I</sup> B			-1.0	_7.0		-2:0		
INPUT RESISTANCE	n			22		7	31		MΩ
Differential	R <sub>IN</sub>		0	120		1 1	120		GΩ
Common Mode	RIN CM			120					
INPUT VOLTAGE RANGE	CIÚD	· · · ·	+12.0	+14.0		+13.0	+14.0		v
Common Mode Common Mode Rejection Ratio	CMVR	V+CMVR	100	120		94	110		dB
Common Mode Rejection Ratio	CMIXIX	$V_{CM} = \pm CMVR$ T to T	97	120		94	106		dB
DOWED CUDDLY		TCM =CMTR; TMB to TMax					·		
POWER SUPPLY	1.	$V_{r} = \pm 15 V$		35	5.0		3.5	5.0	mA
Bower Consumption	Po	$V_{\rm C} = \pm 15 V$		105	150		105	150	mW
rower consumption	-0	$V_{\rm S} = \pm 3 V$		6.0	8.4		6.0	8.4	mW
Rejection Ratio	PSRR	$V_{\rm S} = \pm 3 V$ to $\pm 18 V$	90	104		90	104		dB
OPERATING TEMPERATURE									
RANGE	T <sub>min</sub> , T <sub>m</sub>	ax	0		+70	0		+70	°C

NOTE: <sup>1</sup> Electrical tests are performed at wafer prove, before the wafer is separated into individual dice. Maintaining chip performance to specification requires great care in handling and assembly. <sup>2</sup> Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

Specifications subject to change without notice.

# **CMOS Integrated Circuit Chips**

### **General Information**

#### **PHYSICAL CHARACTERISTICS**

**Die Thickness:** The thickness of Analog Devices CMOS dice is 20 mils  $\pm 1$  mil except dielectrically isolated CMOS, which is 20 mils  $\pm 3$  mils.

**Die Dimensions:** The dimensions given on the specific device data sheets have a tolerance of  $\pm 3$  mils.

**Backing:** The backside surface of Analog Devices CMOS dice is silicon (not plated). Analog Devices has determined that an unplated backing allows thinner dice, better controlled thickness, better thermal transfer and more reliable die attach. Gold backing is not available for CMOS die.

Edges: A diamond saw is used to separate wafers into dice thus providing perpendicular edges half-way through the die.

In contrast to scribed dice, this technique provides a more uniform die shape and size. The perpendicular edges facilitate handling (such as tweezer pick-up) while the uniform shape and size simplifies substrate design and die attach.

**Top Surface:** The top surface of the dice is covered by a layer of Phosphorous-doped-Vapox glassivation. All areas are covered except bonding pads and scribe lines.

Surface Metalization: The metalization on Analog Devices CMOS dice is aluminum. Minimum metalization thickness is 10,000Å.

**Bonding Pads:** All bonding pads have a minimum size of 4 mils by 4 mils. The passivation windows are 3.5 mils minimum.

#### VISUAL INSPECTION

All Analog Devices CMOS dice are 100% inspected to MIL-STD-883, Method 2010, Condition B. In addition, Quality Assurance performs a sample audit to the same visual criteria to an AQL of 0.65%.

#### PROCESS FLOW

The process flow chart for Analog Devices CMOS dice is shown on page 17–58. All CMOS dice are 100% probed to +25°C functional and dc parametic limits as per the data sheet limits for the equivalent packaged version. (See page 17–59 for the packaged product equivalent of CMOS dice). Reject die are inked.

Additionally, all CMOS dice are 100% inspected to MIL-STD-883, method 2010, condition B. Quality assurance audits to the same visual criteria to an AQL of 0.65%.

Following visual inspection, a sample of the die lot is assembled in ceramic packages and submitted to opens/shorts testing to cull out any assembled-related failures.

Following open/short testing, the remaining packaged sample is submitted to 100% temperature testing of dc parameters. The limits used are the upper temperature limits of the similar grade packaged product (see page 17-59). The lot is rejected if the temperature test PDA (percent defective allowable) is greater than 15%.

Special electrical sorts or sample plans can sometimes be accommodated at extra cost if volume warrants.

#### ELECTRICAL TESTS

All chips are 100% tested at wafer sort per published +25°C dc parameters for the equivalent grade packaged product (see page 17–59) before the wafer is separated into individual dice.

Additionally, a packaged sample of each die lot is submitted to hot temperature testing. A maximum PDA of 15% is required for lot acceptance by Q.A.

Maintaining chip performance to specifications requires great care in handling and assembly. The specific recommendations in this general information section are intended to assist the user in achieving specified performance of Analog Devices CMOS chips in assembled circuits.

#### **ELECTRICAL GUARANTEES**

Analog Devices CMOS chips are guaranteed to provide an 85% yield to standard packaged product data sheet performance specifications over the operating temperature range indicated on the data sheet for the equivalent packaged grade.

#### PACKAGING

All dice are packaged in plastic waffle packs. The quantity of dice per package depends on die size.

A sheet of anti-static paper is included in each pack.

The waffle pack is sealed in a plastic vacuum-sealed package. The package is back-filled with nitrogen.

#### ASSEMBLY INFORMATION

**Cleaning:** Each die is cleaned prior to packaging in waffle packs. No additional cleaning is recommended.

**Die Inspection:** All Analog Devices CMOS dice are 100% inspected to MIL-STD-883, Method 2010, Condition B.

No further inspection is required.

**Die Attach**: The proper method of die attach is determined by the requirements of the particular application.

When eutectic die attach is indicated, Analog Devices recommends using either a 99.99% gold or a 98% gold 2% silicon preform.

When conductive epoxy die attach is indicated, Analog Devices recommends the use of Able Bond 36-2 or equivalent.

Die attach temperature should be as low as possible and should never exceed  $400^{\circ}$ C as measured at the die-substrate interface surface. Time at  $400^{\circ}$ C shall not exceed 120 seconds.

Lead Bonding: Analog Devices recommends using thermosonic or thermo-compression bonding for users requiring gold wire. One mil 99.99% gold wire is recommended.

Analog Devices recommends using ultra-sonic bonding for users requiring aluminum wire. One mil 99% aluminum 1% silicon wire is recommended.

To prevent damage from electrostatic discharge, bond the GND pin first. If a device has both an analog and a digital ground, bond DGND first. Electrostatic Discharge (ESD): CMOS integrated circuits may be catastrophically damaged by ESD if not handled properly.

Furthermore, subtle shifts in transistor characteristics can be caused by a more limited exposure to ESD, causing the performance of a precision device to become degraded.

To prevent damage caused by ESD, Analog Devices recommends the following:

- a. Verify proper grounding of all manufacturing equipment.
- b. All workers who handle the chips should be wearing a grounded conductive wrist-strap.
- c. All work-in-process, especially any work with incomplete wire-bonding, should be placed on a conductive surface.
- d. Dice not in use should be stored in the original waffle pack with anti-static paper.

Specific data sheets in this catalog describe the recommended bonding sequence for each CMOS device.

#### **ORDERING INFORMATION**

Analog Devices CMOS integrated circuit chips are specified in the same manner as packaged devices, except the package code letter is replaced by the word "CHIPS".



Minimum order quantity for CMOS chips is 50 pieces per line item. Additionally, Analog Devices CMOS dice are supplied in multiples of 25 pieces.

Not all packaged product generics, grades or temperature ranges can be supplied in chip form. See page 17–59 for available CMOS chips.

**Bonding Diagrams:** Bonding diagrams are provided for each product. Dimensions are given in inches and millimeters. See pages 17-60 through 17-65.

#### APPLICATIONS INFORMATION

Product descriptions, features and applications information is available for CMOS chips in the packaged product data sheets of this catalog.



ANALOG DEVICES CMOS INTEGRATED CIRCUIT CHIP PROCESS FLOW DIAGRAM "COM" PROCESS

#### CMOS CHIP AVAILABLE

Due to limitations imposed on testing and grading devices in chip form, not all packaged product grades or temperature ranges are available at this time as standard product.

Following is a list of CMOS chip standard product offerings which are presently available. Refer to the packaged-product data sheet shown to determine the chip's dc performance characteristics.

### LEADLESS CHIP CARRIERS FOR FULLY TESTED AND GUARANTEED PERFORMANCE

Due to test limitations, it is often difficult (or impossible) to

provide the exhaustive testing required to guarantee chips to the equivalent grade packaged-product performance over the MILITARY temperature range.

Consequently, Analog Devices offers many CMOS devices packaged in leadless chip carriers. Chip carriers offer the advantage of fully specified, 100% tested, guaranteed performance in a package not much larger than the chip itself. Contact Analog Devices for further information on products available in chip carriers.

Chip Model Number	Equivalent Packaged Product to Determine dc Performance (Vol. I)	Operating Temperature Range for Rated dc Performance
CMOS MULTIPLEXERS		· · · · · · · · · · · · · · · · · · ·
AD7501 J CHIP AD7502 J CHIP AD7503 J CHIP AD7506 J CHIP AD7507 J CHIP	AD7501JD ; page 16-5 AD7502JD ; page 16-5 AD7503JD ; page 16-5 AD7506JD ; page 16-9 AD7507JD ; page 16-9	-25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C
CMOS SWITCHES	· · · · · · · · · · · · · · · · · · ·	·
AD7510DI J CHIP AD7511DI J CHIP AD7512DI J CHIP AD7590DI B CHIP AD7591DI B CHIP AD7592DI B CHIP	AD7510DIJD ; page 16-13 AD7511DIJD ; page 16-13 AD7512DIJD ; page 16-13 AD7590DIBD ; page 16-21 AD7591DIBD ; page 16-21 AD7592DIBD ; page 16-21	-25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C
CMOS D/A CONVERTERS		
AD7520 J CHIP AD7520 K CHIP AD7520 L CHIP AD7521 J CHIP AD7521 K CHIP AD7521 L CHIP	AD7520JD ; page 10-97 AD7520KD ; page 10-97 AD7520LD ; page 10-97 AD7521JD ; page 10-97 AD7521KD ; page 10-97 AD7521LD ; page 10-97	-25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C
AD7522 J CHIP AD7522 L CHIP AD7523 J CHIP AD7524 A CHIP AD7523 A CHIP AD7533 B CHIP	AD7522JD ; page 10-105 AD7522LD ; page 10-105 AD7523JN ; page 10-111 AD7524AD ; page 10-115 AD7533AD ; page 10-151 AD7533BD ; page 10-151	-25°C to +85°C -25°C to +85°C 0 to +70°C -25°C to +85°C -25°C to +85°C -25°C to +85°C
AD7541 A CHIP AD7541 B CHIP AD7542 A CHIP AD7542 B CHIP AD7543 A CHIP AD7543 B CHIP	AD7541AD ; page 10-157 AD7541BD ; page 10-157 AD7542AD ; page 10-165 AD7542BD ; page 10-165 AD7543AD ; page 10-173 AD7543BD ; page 10-173	-25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C
CMOS A/D CONVERTERS		
AD7550 B CHIP AD7574 A CHIP	AD7550BD ; page 11-81 AD7574AD ; page 11-113	-25°C to +85°C -25°C to +85°C



AD7503

AD7506

#### LINES FROM BONDING PADS IN ALL DIAGRAMS DO NOT INDICATE BOND WIRES



AD7520

#### LINES FROM BONDING PADS IN ALL DIAGRAMS DO NOT INDICATE BOND WIRES

AD7512









AD7522

AD7 52 3

AD7524

#### LINES FROM BONDING PADS IN ALL DIAGRAMS DO NOT INDICATE BOND WIRES

VOL. I, 17-62 MONOLITHIC CHIPS



**BONDING DIAGRAMS** 





**BONDING DIAGRAMS** 

AD7550









BONDING DIAGRAMS



AD7 592

#### LINES FROM BONDING PADS IN ALL DIAGRAMS DO NOT INDICATE BOND WIRES

	• • • • •				
 	· · · · · · · · · · · · · · · · · · ·				
			•		
				. •	
				• •	
• •	•	· .	· · · ·		
				н	

. `

# Linear IC Test Systems

### Contents

	Page
The LTS System Concept	18-3
LTS-2000	18-3
LTS-2010	18-4
LTS Specifications	18-4



VOL. I, 18-2 LINEAR IC TEST SYSTEMS

# Linear IC Test Systems



#### THE LTS SYSTEM CONCEPT

The LTS systems are easy-to-use, flexible component test systems that allow you to test any component to the manufacturer's own specifications, ADCs, DACs, op amps, regulators, comparators and other linear devices. The system also offers such features as datalogging, statistical analysis, yield analysis and two RS-232 interfaces, IEEE interface and a handler interface.

The computing power of the LTS-systems lies in their 16-bit central processing unit. The microprocessor incorporates a minicomputer instruction set which includes hardware multiply and divide as well as 15 prioritized interrupts for the system keypad, function switches, floppy disk drive, and the IEEE 488 interface.

A real time, 3MHz, four-phase crystal stabilized system clock generates system timing, allowing the implementation of a real time clock. The system memory includes 60K bytes of dynamic RAM, of which 32K bytes are available for program generation by the user. The LTS-systems not only provide for several data output formats—data log, yield analysis or statistical analysis—they also provide a choice of data display. If desired, the data may be presented via the single line LED display, the integral 20column thermal printer, through either of the RS-232 ports or the IEEE port. (All data outputs are standard features on both the LTS-2000 and the LTS-2010.)

#### LTS-2000

The LTS-2000 is far more than a simple tester; it is an optimal low cost solution for incoming inspection. It can be used for basic GO/NO-GO testing, for component selection, for qualification testing, or as a diagnostic tool for component evaluation.

The LTS-2000 can be set up in minutes by using either a program from the device library, or the complete test menu of "Fill-in-the-Blanks" software. Prompts for each step of the "Fill-in-the-Blanks" test programs are conveniently displayed directly over the associated function switches. Standard test programs can be easily altered to suit your needs. Select your test, and arrange them in the order you prefer. The full edit capability enables you to change test parameters quickly and simply.

#### LTS-2010

The LTS-2010 is the first benchtop tester that's programmable in BASIC, as well as "Fill-in-the-Blanks" programming, and its 16-bit CPU and 64K bytes of memory offer a new level of programmable sophistication.

Far more than just a comprehensive production tester, it can handle complex engineering analysis, and even incoming

inspection. It is the first system that can provide all the capabilities of today's large, centralized test systems at a cost that is approximately one-third the "big system" price.

The LTS-2010 not only provides the flexibility of distributed or decentralized testing, it allows for cost-effective multiple system purchases. And it increases overall test reliability, since the threat of a single big system failure is eliminated in a distributed testing environment.

#### LTS SPECIFICATIONS

#### MEASUREMENT ACCURACY

High Accuracy	±(0.0015% of Reading +0.025% of Range +100μV)
Direct	±(0.025% of Reading +0.025% of Range +100µV)
Null and Difference	$\pm$ (0.025% of Reading +0.025% of [Diff Range + Null Range] +100 $\mu$ V)
Input Voltage Range	±10V (64 Different Ranges)

#### **REFERENCE DAC**

Range	Resolution
0 to 10V	2.5mV
-5V to 5V	2.5mV
-10V to 10V	5mV

Software Corrected Accuracy RDVO  $\pm 150\mu V$ RDVO  $\pm 150\mu V$ RDVO  $\pm 300\mu V$ 

#### SYSTEM REFERENCE

Short Term 10V Adjustable in hardware or software 10V ±50ppm/1000 hrs, noncumulative

#### SOURCES

SR

Long Term

Source Voltage Range Resolution		ge Resolution	Software Corrected Accuracy
SA	0 to 20V	±0.1V	SAVO ± 0.05V
SB	0 to 20V	±0.1V	SBVO ± 0.05V
SC	0 to -20V	±0.1V	SCVO ± 0.05V
SD	0 to -20V	±0.1V	SDVO ± 0.05V
тн	0 to 10V	±0.05V	THVO ± 0.025V

-10V to 10V ±0.001V

#### /O ± 0.05V O ± 0.05V 'O ± 0.05V VO ± 0.05V VO ± 0.025V SRVO ± 0.0005V

Source Current Range

#### Accuracy of Measurement

SA	-10mA to 150mA	$\pm (2.5\% \text{ of Reading} + 10\mu \text{A/V} + 15\mu \text{A})$
SB	-10mA to 150mA	$\pm (2.5\% \text{ of Reading} + 10\mu \text{A/V} + 15\mu \text{A})$
SC	10mA to -150mA	$\pm (2.5\% \text{ of Reading} + 10\mu \text{A/V} + 15\mu \text{A})$
SD	10mA to -150mA	$\pm (2.5\% \text{ of Reading} + 10\mu \text{A/V} + 15\mu \text{A})$
тн	-10mA to +10mA	$\pm(0.5\% \text{ of Reading} + 10\mu\text{A})$
SR	-10mA to +10mA	±(0.5% of Reading + 10µA)

#### **OPERATING TEMPERATURE**

At Rated Accuracy after 1 hr warm-up  $0 \text{ to } 40^{\circ}\text{C}$ 32°F to 104°F

#### **OPERATING VOLTAGE**

105V ac to 125V ac @ 50Hz to 60Hz 210V ac to 250V ac @ 50Hz to 60Hz

## Quality Assurance Program MIL-STD-883 Class B

### Contents

	Page
Introduction	19-3
MIL-STD-883, Method 5004, Class B Product Flow-Semiconductor Products	19-4
MIL-STD-883, Method 5008 Product Flow-Hybrid Products	19-7
Bipolar Integrated Circuits Processed to MIL-STD-883, Method 5004, Class B	19-10
CMOS Integrated Circuits Processed to MIL-STD-883, Method 5004, Class B	19-11
Hybrid Circuits, Manufactured at the Microelectronics Division, Processed	
to MIL-STD-883, Method 5008	19-12
Hybrid Circuits, Manufactured at the Computer Labs Division, Processed	
to MIL-STD-883, Method 5008	19-12

VOL. I, 19-2 QUALITY ASSURANCE PROGRAM

#### INTRODUCTION

This section establishes the requirements for screening integrated circuits at Analog Devices in accordance with MIL-STD-883, Class B. Our monolithic and hybrid ICs are subjected to the accelerated stress tests or Methods 5004 and 5008 respectively.

The following specifications and test methods of the issue in effect provides the general requirements and test procedures for the manufacture, test and environmental standards of our 883B program.

MIL-M-38510: General Specification of Microcircuits.

MIL-STD-883: Test Methods and Procedures for Microelectronics.

Table 1 and Table 2 outline the screening tests for Analog Devices' MIL Program. The purpose of these tests is to assure the quality and reliability of the product to a particular process level commensurate with the product's intended application.

Table 1 outlines the test sequence used in the reliability screening of our monolithic ICs.

Test	Method
1) Internal Visual (Pre-Cap)	Method 2010, Test Condition B
2) Stabilization Bake	Method 1008, 24 hrs. @ + 150°C, or equivalent
3) Temperature Cycling	Method 1010, Test Condition C, 10 Cycles, -65°C to +150°C
4) Constant Acceleration	Method 2001, Test Condition E, Y1 plane, 30,000G
5) Seal Test: Fine Leak	Method 1014, Test Condition A or B
Gross Leak	Method 1014, Test Condition C
6) Burn-In Test	Method 1015, per applicable device specification 160 hrs. @ + 125°C min
7) Final Electrial Tests	Per applicable device specification
8) External Visual	Method 2009

#### TABLE 1

#### Table 2 outlines the test sequence used in the reliability screening of our hybrid ICs to Method 5008.

#### TABLE 2

8) Final Electrical Test

Process		Method	
1)	100% Pre-Cap Visual Inspection	Method 2017	
2)	Stabilization Bake	Method 1008, 24hrs. @ + 150°C, Condition C	
3)	Temperature Cyle	Method 1010, Test Condition C, 10 Cycles, -65°C to +150°C	
4)	Constant Acceleration	Method 2001, Y1 plane, per applicable device specification	
5)	Visual Inspection	Visible Damage	
6)	Seal Test: Fine Leak	Method 1014, Test Condition A or B	
	Gross Leak	Method 1014, Condition C	
7)	Operating Bùrn-In	Method 1015, per applicable device specification, 160 hrs @ + 125°C	

Per applicable device specification 9) External Visual Inspection Method 2009

#### Э

Process Flow	Operation Description	Bipolar Integrated Circuits	CMOS Integrated Circuits
PROBED WAFER			
	Wafer Trim (Applicable Products)	x	x
	Monitor Wafer Trim	x	X
	Wafer Probe	x	x
	Monitor Wafer Probe	x	x
	Saw/Scribe and Break	x	х
$\mapsto$	Monitor Saw/Scribe	x	x
	Dice Sort	x	x
$\Delta$	Dice Visual Inspection	X	x
$\diamond$	Dice Lot Acceptance, MIL-STD-883, Method 2010, Condition B	x	x
	Die Mount	x	x
	Monitor Die Mount	X	x
	Wire Bond	x	x
	Monitor Wire Bond (Visual)	x	x
$\vdash \diamond$	Monitor Wire Bond (Mechanical)	x	x
*			

#### MIL-STD-883, METHOD 5004, CLASS B PRODUCT FLOW SEMICONDUCTOR PRODUCTS

Legend:

Manufacturing Operation

▲ Manufacturing Inspection

Quality Control Inspection

Process Flow	Operation Description	Bipolar Integrated Circuits	CMOS Integrated Circuits
	Pre-Trim Bake (Package Trimmed Products)	x	N/A
	Trim (Package Trimmed Products)	x	N/A
	Monitor Laser Trim	x	N/A
$  \Delta$	Visual Inspection	X	x
$\downarrow$	Q.C. Precap Visual 1% AQL, MIL-STD-883, Method 2010, Test Condition B	• <b>X</b>	X
	Stabilization Bake	x	N/A
	Cap/Seal	x	x
$\vdash \diamond$	Monitor Cap/Seal	x	X
	Electrical Testing, T <sub>A</sub> = 25°C, T <sub>min</sub> , T <sub>max</sub>	x	х
	Stabilization Bake 24 hrs. at +150°C, Method 1008	X	х
	Temperature Cycle, Method 1010, Test Condition C, 10 Cycles, -65°C to +150°C	Х	x
	Constant Acceleration, Method 2001, Test Condition E, Y1 plane 30,000G	x	x

Process Flow	Operation Description	Bipolar Integrated Circuits	CMOS Integrated Circuits
	Fine Leak Test, Method 1014, Test Condition A	х	X
	Gross Leak Test, Method 1014, Test Condition C	x	Х
	Q. C. Data Review	x	X
	Pre-Burn-In Electrical Test (Optional)	х	x
	Burn-In Test, Method 1015, 160 hrs. at 125°C	x	X
	Final Electrical Test, $T_A = 25^{\circ}C$ , $T_{min}$ and $T_{max}$	x	x
	Brand and Cure	x	x
	Monitor Brand	x	X
$\Delta$	100% External Visual	· x	x
$\diamond$	Q. C. Lot Acceptance, Method 2009	x	x
	Transfer to Bonded Stock	x	X
	Ship to Customer	X	. <b>x</b>

Process Flow	Operation Description	Microelectronics Division Suffix "883" Components	Computer Labs Division Suffix "B" or "883" Components
$\bigtriangledown$	Direct Material, 100% Tested at Wafer Level	x	x
	Q. C. Sample Inspection of Incoming Material	N/A	X
	Kit Preparation and Issue	x	x
"BATH TUB" PACKAGE "PLATFORM" PACKAGE	Thick Film Substrate/Package Prepa tion for Al or Au Wire Bonding	ra- X	X
	Kit Inspection	X	x
	Remove Lead Frame	х	Ń/A
	Adhesive Application	X	X
	Die Attach	x	X
	Q. C. Monitor	X	N/A
	Adhesive Cure	x	x
"BATH TUB" PACKAGE "PLATFORM" PACKAGE	Substrate Attach	х	х
"BATH TUB" PACKAGE "PLATFORM" PACKAGE	Adhesive Cure	x	x
	Q. C. Monitor	x	N/A

# MIL-STD-883, METHOD 5008 PRODUCT FLOW HYBRID PRODUCTS

Process Flow	Operation Description	Microelectronics Division Suffix "883" Components	Computer Labs Division Suffix "B" or "883" Components
	Wire Bond	x	x
$\vdash \diamond$	Monitor Wire Bond	x	N/A
$\vdash \diamond$	Pre-Cap Visual	N/A	x
	Functional Test	х	x
	Burn-In	x	N/A
TRIMMED PRODUCTS	Laser Trim	x	X
$\vdash \diamond$	Q. C. Monitor (Trimmed Products)	x	x
	Pre-Seal Functional Test	X	N/A
	Pre-Seal Visual	x	N/A
$\sim$	Q. C. Pre-Seal Visual, Method 2017	X	x
	Pre-Seal Bake	x	x
	Seal	x	x
$\vdash \diamond$	Q. C. Monitor	x	N/A
	Stabilization Bake, Method 1008, 24 hrs. at +150°C, Condition C	X	N/A

Operation Description	Microelectronics Division Suffix "883" Components	Computer Labs Division Suffix "B" or "883" Components
Temperature Cycle, Method 1010, Test Condition C, 10 Cycles	. X (-65°C to +150°C)	X (-55°C to +125°C)
Constant Acceleration, Method 2001 Y1 plane, per Applicable Device Specification	, X	x
Fine Leak, Method 1014, Test Condition A or B	X	x
Gross Leak, Method 1014, Test Condition C	X	x
Operating Burn-In, Method 1015, 160 hrs. at +125°C	X	X (At Max Operating Temperature)
Final Electrical Tests	X	х
Brand and Cure	x	х
External Visual, Method 2009	x	x
Pack	X	x
Outgoing Q. A. Lot Acceptance	Х	N/A
Transfer to Bonded Stock	<b>X</b>	x
Ship to Customer	х	х



Process

The products listed in the following tables meet the requirements of MIL-STD-883, Methods 5004 and 5008, Class B. The tables only include products described in this catalog, other products are available. Please contact your local salesman for information.

#### BIPOLAR INTEGRATED CIRCUITS PROCESSED TO MIL-STD-883, METHOD 5004, CLASS B

AD503SH/883B AD504SH/883B AD506SH/883B AD507SH/883B AD509SH/883B AD510SH/883B AD517SH/883B AD517SH/883B AD518SH/883B AD521SD/883B AD524SD/883B AD532SH/883B AD533SD/883B

AD534SD/883B AD534SH/883B AD534TD/883B AD534TH/883B AD536ASD/883B

AD536ASH/883B AD537SD/883B AD537SH/883B AD539SD/883B AD542SH/883B AD544SH/883B

AD547SH/883B AD558SD/883B AD558TD/883B AD561SD/883B AD561TD/883B AD562SD/BCD/883B

AD562SD/BIN/883B AD563SD/BCD/883B AD563SD/BIN/883B AD563TD/BCD/883B AD563TD/BIN/883B AD563TD/BIN/883B

AD565ATD/883B AD565SD/883B AD565TD/883B AD566ASD/883B AD566ATD/883B AD566ATD/883B AD571SD/883B AD573SD/883B AD574ASD/883B AD574ATD/883B AD574AUD/883B AD580SH/883B AD580TH/883B AD580UH/883B AD581SH/883B AD581TH/883B AD581UH/883B AD582SD/883B AD582SH/883B AD584SH/883B AD584TH/883B AD589SH/883B AD589TH/883B AD589UH/883B AD590JF/883B

AD566TD/883B

AD570SD/883B

AD590JH/883B AD590KF/883B AD590KH/883B AD590LF/883B AD590LH/883B

AD590MF/883B AD590MH/883B AD642SH/883B AD644SH/883B

AD647SH/883B AD650SD/883B AD673SD/883B AD741SH/883B AD1508-8D/883B AD1508-9D/883B

AD DAC08AD/883B AD DAC08D/883B AD OP-07AH/883B AD OP-07H/883B ADVFC32SD/883B ADVFC32SH/883B

#### CMOS INTEGRATED CIRCUITS PROCESSED TO MIL-STD-883, METHOD 5004, CLASS B

AD7111TD/883B AD7111UD/883B AD7118TD/883B AD7118UD/883B AD7501SD/883B AD7502SD/883B AD7505SD/883B AD7506SD/883B AD7506TD/883B

AD7507SD/883B AD7507TD/883B AD7510DISD/883B

AD7511DISD/883B AD7511DITD/883B AD7512DISD/883B AD7512DITD/883B AD7520SD/883B AD7520TD/883B

AD7520UD/883B AD7521SD/883B AD7521TD/883B AD7521UD/883B AD7522SD/883B AD7522TD/883B

AD7522UD/883B AD7524SD/883B AD7524TD/883B AD7524UD/883B AD7525TD/883B AD7525UD/883B AD7527GUD/883B AD7527TD/883B AD7527UD/883B AD7528SD/883B AD7528TD/883B AD7528UD/883B AD7533SD/883B

1

AD7533TD/883B AD7533UD/883B AD7541SD/883B AD7541TD/883B AD7542SD/883B

AD7542TD/883B AD7543SD/883B AD7543TD/883B AD7544GTD/883B AD7544GTD/883B AD7544SD/883B

AD7545GUD/883B AD7545SD/883B AD7545TD/883B AD7545UD/883B AD7574SD/883B AD7574SD/883B

ADG200AA/883B ADG201AP/883B

#### HYBRID CIRCUITS, MANUFACTURED AT THE MICROELECTRONICS DIVISION, PROCESSED TO MIL-STD-883, METHOD 5008

AD346SD/883B AD362SD/883B AD363SD/883B AD364SD/883B AD364TD/883B AD364TD/883B

AD371SD/883B AD380SH/883B AD381SH/883B AD382SH/883B AD390SD/883B AD522SD/883B

AD572SD/883B AD579TD/883B AD579ZTD/883B AD2700SD/883B AD2700UD/883B AD2701SD/883B

AD2701UD/883B AD2702SD/883B AD2702UD/883B AD3554SH/883B AD3860SD/883B AD5201TD/883B

AD5202TD/883B AD5204TD/883B AD5205TD/883B AD5211TD/883B AD5212TD/883B AD5214TD/883B

AD5215TD/883B AD5240SD/883B AD5240ZSD/883B AD ADC85S-10/883B AD ADC85S-12/883B AD ADC85SZ-10/883B

AD ADC85SZ-12/883B AD DAC85MIL-CBI-I/883B AD DAC85MIL-CBI-V/883B AD DAC87-CBI-I/883B AD DAC87-CBI-V/883B

#### HYBRID CIRCUITS, MANUFACTURED AT THE COMPUTER LABS DIVISION, PROCESSED TO MIL-STD-883, METHOD 5008

ADLH0032G/883 ADLH0033G/883 ADSHC-85ET/883 HAS-0802MB HAS-1002MB HAS-1202MB

HDD-0810MB HDD-0810CMB HDD-1015MB HDD-1015CMB HDD-1206SM/883 HDG-0405/883

HDG-0605/883 HDG-0805/883 HDH-0802MB HDH-1003MB HDH-1205MB HDS-0810EMB

HDS-0820MB HDS-1015EMB HDS-1025MB HDS-1240EMB HDS-1250AB HOS-050AB

HOS-050B HOS-100SH/883 HTC-0300MB HTS-0025MB
# **Package Information**

	Page		Page
2-Pin Packages		20-Pin Packages	
H2A	20-2	D20A	20-8
F2A	20-2	D20B	20-8
2 Din Backages		N20A	20-9
J-rin Fackages	20.2	N20B	20-9
TO-5	20-2	Q20B	20-9
10-52	20-2	HY20A	20-9
8-Pin Packages		24 Pin Packages	-
TO-99	20-3		20-10
H08A (TO-99 Style)	20-3	N24A	20-10
H08B (TO-99 Style)	20-3		20-10
H08C (TO-3 Style)	20-3		20-10
N8A	20-3		20-10
10-Pin Package			20-11
TO-100	20-3		20-11
		HV24C	20-11
12-Pin Package	20.2	ni24G	20-11
H12A (10-8 Style)	20=5	28-Pin Packages	
14-Pin Packages		D28A	20-12
D14A	20-4	D28B	20-12
D14B	20-4	N28A	20-12
N14A	20-4	HY28A	20-13
N14B	20-4	HY28B	20-13
Q14A	20-4	32-Pin Packages	
HY14A	20-5	HY32A	20-13
HY14B	20-5	HY32C	20-13
HY14C	20-5	HY32D	20-14
HY14D	20-5	HY32E	20-14
16-Pin Packages	1	HY32F	20-14
D16A	20-6	HY32G	· 20-14
D16B	20-6	HY32H	20-15
N16A	20-6	ACDin Packages	
N16B	20-6	D40A	20-15
016A	20-6	NAOA	20-15
Q16B	20-6	NTOA	20-15
18-Din Dackages			
D18A	20-7		
DISA	20-7		
N18A	20-7		
NI OD	20-7		
0124	20-7		
UV18A	20-7		
11104	20=0		



**3-PIN PACKAGES** 

**TO-5** Package





**TO-52** Package





Dimensions shown in inches and (mm). Lead No. 1 Identified by Dot or Notch.

# VOL. 1, 20-2 PACKAGE INFORMATION



# **14-PIN PACKAGES**

D14A 14-Lead Ceramic Package



N14A 14-Pin Plastic DIP Package



D14B 14-Lead Ceramic DIP Package



N14B 14-Pin Plastic Package



Q14A 14-Pin CERDIP Package





HY14C 14-Pin Hybrid Package







HY14D

14-Pin Metal DIP Package



Dimensions shown in inches and (mm). Lead No. 1 Identified by Dot or Notch.

PACKAGE INFORMATION VOL. 1, 20-5





**D16A** 

D16B 16-Pin Ceramic DIP Package



N16A 16-Pin Plastic DIP Package



Q16A 16-Pin CERDIP Package



N16B 16-Pin Plastic DIP Package



Q16B 16-Pin CERDIP Package



# **18-PIN PACKAGES**

D18A 18-Pin Ceramic DIP Package



N18A 18-Pin Plastic DIP Package D18B 18-Pin Ceramic DIP Package



N18B 18-Pin Plastic Package



0.180 (4.572) (4.572) (0.279 : 0.076) (0.279 : 0.076) REF



Q18A 18-Pin CERDIP Package





**20-PIN PACKAGES** 

D20A 20-Pin Ceramic DIP Package









20-PIN PACKAGES (Continued)

N20B 20-Pin Plastic DIP Package



Q20B 20-Pin CERDIP Package





HY20A 20-Pin Hybrid Package



Dimensions shown in inches and (mm). Lead No. 1 Identified by Dot or Notch.

PACKAGE INFORMATION VOL. 1, 20-9

# **24-PIN PACKAGES**

D24A 24-Lead Ceramic DIP Package











HY24B 24-Pin Hybrid Package





HY24E 24-Pin Hybrid Package







HY24D 24-Pin Hybrid Package



HY24G 24-Pin Hybrid Package



Dimensions shown in inches and (mm). Lead No. 1 Identified by Dot or Notch. 20



D28A 28-Pin Ceramic DIP Package -0.505 (12.83)-0.59 00000 1.42 (36.07) 1.40 (35.56) mmm 0.085 0.017 ±0.003 (0.43) 0.1 (2.54) 0.047 ±0.007 /1 19 0.05 (1.27) ±0.02 0.145 (3.68) 0.08 (2.0) (1.27) 0.010 ±0.002 0. (3.17 - 0.6 (15.24) SFA





N28A 28-Lead Plastic DIP Package







.

HY28B

.

**32-PIN PACKAGES** 

HY32A 32-Pin Hybrid Package



HY32C 32-Pin Hybrid Package





Dimensions shown in inches and (mm). Lead No. 1 Identified by Dot or Notch.



# **40-PIN PACKAGES**

Dimensions shown in inches and (mm). Lead No. 1 Identified by Dot or Notch.

D40A 40-Pin Ceramic DIP Package



N40A 40-Pin Plastic DIP Package



\_\_\_\_\_

32-PIN PACKAGES (Continued)

VOL. I, 20-16 PACKAGE INFORMATION

# **Application Notes**

	Page
How to Select Operational Amplifiers	21-3
How to Test Basic Operational Amplifier Parameters	21-9
An I.C. Amplifier Users' Guide to Decoupling, Grounding,	
and Making Things Go Right For a Change	21-13
A User's Guide to IC Instrumentation Amplifiers	21-21
Interfacing the AD558 DACPORT <sup>TM</sup> to Microprocessors	21-31
Gain Error and Gain Temperature Coefficient of	
CMOS Multiplying DACs	21-37
CMOS DACs in the Voltage-Switching Mode Can Work	
from a Single Supply, Including Output Op Amp, For	
Fast Response, No Offset-Induced Nonlinearity	21-41
Methods for Generating Complex Wafeforms and Vectors	
Using Multiplying D/A Converters	21-43
Behind the Switch Symbol: Use CMOS Analog Switches	
More Effectively When You Consider Them as Circuits	. 21-49

DACPORT is a trademark of Analog Devices, Inc.

21





# **APPLICATION NOTE**

# How to Select Operational Amplifiers

#### INTRODUCTION

In selecting the right device for a specific application, you should have clearly in mind your design objectives and a firm understanding of what published specifications mean. Beyond this, you should detail the significant variables that are pertinent to your application. The purpose of this section is to put these many decision factors into perspective to help you make the most meaningful buying decisions.

To properly choose an operational amplifier for any given set of requirements, the designer must have:

1. A complete definition of the design objectives.

Signal levels, accuracy desired, bandwidth requirements, circuit impedance, environmental conditions and several other factors must be well defined before selection can be effectively undertaken.

2. Firm understanding of what the manufacturer means by the numbers published for the parameters.

Frequently, any two manufacturers may have comparable published specifications, which may have been arrived at using differing measurement techniques. This creates a pitfall in op amp selection. To avoid these difficulties, the designer must know what the published specifications mean and how these parameters are measured. He then must be able to translate these published specifications in terms meaningful to his design requirements. In the following discussion, Analog Devices provides the designer: 1) a checklist which he can apply to his application to assure that all significant factors are taken into account; 2) meaningful definitions for each of our published specifications; and 3) illustrations of how the requirements of his design are translated in terms of these specifications to help make an effective and economical choice.

# APPLICATION CHECKLIST

By way of an application checklist, the designer will need to account for the following:

*Character of the application:* The character of the application (inverter, follower, differential amplifier, etc.) will often influence the choice of amplifier. Chopper stabilized amplifiers, for example, are not generally applicable where differential inputs are required.

Accurate description of the input signal: It is extremely important that the input signal be thoroughly characterized. Is the input a voltage source or current source? Range of amplitude? Source impedance? Time/frequency characteristics?

*Environmental conditions:* What is the maximum range of temperature, time, and supply voltage over which the circuits must operate (to the required accuracy) without readjustment?

Accuracy desired: The accuracy requirement determines the extent to which the foregoing considerations are critical, and ultimately points the way to a device (or series of devices) which are acceptable. Accuracy must, of course, be defined in terms meaningful to the application with regard to bandwidth, dc offset, and other parameters.

## SELECTION PROCESS

In general, the objective of amplifier selection should be to choose the least expensive device which will meet the physical, electrical, and environmental requirements imposed by the application. This suggests that a "General Purpose" amplifier will be the best choice in all applications where the desired performance requirements can be met. Where this is not possible, it is generally because of limitations encountered in two areas – bandwidth requirements, and/or offset and drift parameters.

To make it easier to relate bandwidth requirements with the drift and offset characteristics, a capsule view of bandwidth considerations precedes the dc discussions below. The reader is then returned to an expanded discussion of gain-bandwidth considerations.

# Gain Bandwidth Considerations, A Capsule View

Although all selection criteria must be met simultaneously, determination of the bandwidth requirements is a logical starting point because:

A) If dc information is not of interest, a suitable

blocking capacitor can usually be connected at the amplifier input and all of the "drift" specifications may be ignored, and

B) Where high frequency (>10MHz) characteristics are of primary importance, the choice will be limited to those amplifiers designated 'Wide Bandwidth/Fast Settling."

Where dc information is required and where frequency requirements are relatively modest (full power response below 100kHz, unity gain of less than 1.5MHz) other criteria will probably influence the final choice. It is important, however, to choose an amplifier with which an adequate value of loop gain is assured (at the maximum frequency of interest) to obtain the desired accuracy. Loop gain is the excess of open loop gain over closed loop gain, and is responsible for the diminishing error due to fluctuations in the open loop gain due to time, temperature, etc. Typically, a loop gain of 100 will yield an error of no more than 1%, 0.1% from loop gain of 1000, etc. Where undistorted response is required, the specifications for full linear response and slewing rate should be chosen such that they are not exceeded at the highest frequency of operation.

### **Offset and Drift Considerations**

In the majority of op-amp applications, final selection is determined by the dc offset and drift characteristics. To undertake amplifier selection in these cases, it is necessary to translate the requirements listed above as follows. (It is assumed that bandwidth requirements have been established at this point.)

1. What input impedance must the circuit present to the signal source? This depends primarily on the source impedance,  $R_S$ , and the amount of loading error which is acceptable. Most amplifier circuits are designed around either the inverting or noninverting circuit of Figure 1. The choice is often made between the two to accommodate the impedance requirement. Input impedance for the inverting circuit is approximately equal to the summing impedance,  $R_i$  and the upper limit on the magnitude of  $R_i$  is determined by the allowable drift error because of input bias current as



Figure 1A. Inverting Configuration

discussed below. The noninverting circuit offers inherently higher input impedance than the inverting circuit (due to "bootstrapping" feedback) and in this case input impedance is approximately equal to the common mode impedance of the amplifier  $R_{CM}$ .

2. How much drift error can be tolerated? The question is related to the input signal level,  $e_s$ , and the required accuracy. For example, to amplify or otherwise manipulate a dc input signal of one volt with an accuracy of 0.1%, the offset drift error,  $V_d$ , must be one millivolt or less. (This assumes that other sources of error such as input loading, noise and gain error have already been allowed for.) By the same reasoning, the allowable drift error for a 1 volt signal and 0.01% accuracy would be  $100\mu V$ .

When this has been defined, the allowable limits of offset voltage ( $e_{os}$ ), bias current ( $i_b$ ), and difference current can be calculated by the equations of Figure 1.

Figure 1 gives the equations which relate offset voltage  $(e_{os})$ , bias current  $(i_b)$ , difference current  $(i_d)$  and the external circuit impedances to the drift error,  $V_d$ , for both the inverting and the noninverting circuits. From these equations it can be seen how the input impedance requirements of the foregoing paragraphs are related to the drift error.

For example, in the case of the inverting circuit, an offset error voltage,  $i_b R_i$ , is generated by the bias current flowing through the summing impedance. This error increases for increasing  $R_i$ . Since  $R_i$  also sets the input impedance, there is a conflict between high input impedance and low offset errors. Likewise, for a given offset error, higher values for  $R_i$  can be used with an amplifier which has lower bias current.

Where it will otherwise function properly, the noninverting circuit generally makes a better choice for high input impedance circuits. Also, for the same source and input impedance requirement, a given amplifier will generate lower offset errors for the noninverting circuit than for the inverting circuit. This is so because the bias current flows only through  $R_s$  for the noninverter and this will always be less than the input impedance,  $R_i$ , of the inverter. Input imped-



Figure 1B. Noninverting Configuration

ance of the noninverter (approximately  $R_{CM}$ ) is typically  $10^7$  ohms even for the least expensive bipolar amplifiers and up to  $10^{11}$  ohms for FET types.

Unfortunately, however, the noninverting configuration can not always be used since it will not perform many circuit functions such as integration or summation. A further limitation occurs in high accuracy applications, where common mode errors may rule out this circuit configuration.

Initial offsets can usually be zeroed at room temperature so that only the maximum temperature excursion ( $\Delta$ T) from +25°C need be considered. For example, over the range of -25°C to +85°C, the maximum temperature excursion ( $\Delta$ T) from +25°C would be 60°C. As a practical matter, offset errors due to supply voltage and time drift can generally be neglected since errors due to temperature drift are usually much greater.

# **Current Amplifier Considerations**

Before leaving the subject of offset errors, we shall discuss briefly the current amplifier configuration which is shown in Figure 2A. The obvious approach to measuring current is to develop a voltage drop across a load resistor,  $R_f$ , and to measure this potential with a high impedance amplifier as shown in Figure 2B.

This approach has several disadvantages as compared to the circuit of Figure 2A. First the noninverting amplifier introduces common mode errors which do not occur for Figure





Figure 2B. Voltage Amplifier With Sampling Resistor

2A. Second, an ideal current meter would have zero impedance whereas,  $R_f$  in Figure 2B may become very large since this resistor determines the sensitivity of the measurement. Third, the changes of input impedance,  $R_{CM}$ , for the noninverting amplifier with temperature will cause variable loading on  $R_f$  and hence a change in sensitivity.

The current amplifier of Figure 2A circumvents all of these difficulties and approaches an ideal current meter; that is, there is essentially no voltage drop across the measuring circuit, since with enough open loop gain, A, the input impedance  $R_{IN}$  becomes very small.

In selecting a current amplifier, the most important consideration is current noise, and bias current drift. Measuring accuracy is largely the ratio of current noise and drift to signal current, i<sub>s</sub>. To obtain the drift of error current  $I_{\epsilon}$ referred to the input, use the following expression.

$$\Delta I_{\epsilon} = \left[ \frac{\Delta e_{os}}{\Delta T} \left( \frac{R_{f} + R_{s}}{R_{f}R_{s}} \right) + \frac{\Delta i_{B}}{\Delta T} \right] \Delta T$$

Now, to make a proper selection you must pick an amplifier with an error current,  $l_{\epsilon}$ , over the operating temperature which is small compared to the signal current,  $i_s$ . Do not overlook current noise which may be more important than current drift in many applications.

#### Gain Bandwidth Considerations, Expanded Discussion

From the previous discussion, it is apparent that most general purpose operational amplifiers will usually give adequate performance for the dc and audio frequency range applications. However, to obtain unity gain bandwidth above 2MHz, full power response above 20kHz and slewing rate above  $6V/\mu s$ , in general, requires special design techniques. All amplifiers with wideband, fast response characteristics have been listed in the wide bandwidth group to simplify the selection for higher frequency applications.

One factor often overlooked is that stray capacitance and impedance levels of the external feedback circuit can be the major limitation in high frequency applications. For example, in Figure 1A, if  $R_f$  were one megohm and stray capacitance,  $C_s$ , were one picofarad then the closed loop bandwidth would be limited to 160kHz ( $1/(2\pi R_F C_S)$ ) regardless of how fast the amplifier is. Moreover, output slewing rate will be limited to signal level,  $e_s$ , and input impedance,  $R_i$ , by  $de_o/dt = -e_s/R_iC_s$ . For these reasons it is usually not possible to obtain both fast response and high input impedance.

Another advantage of the noninverting circuit (Figure 1B) is that input impedance, being determined by potentiometric feedback, does not depend on the impedance levels for  $R_1$  and  $R_2$ . Therefore, a low impedance can be used for  $R_2$  so that stray capacitance of  $C_S$  will not limit the circuit's bandwidth. In this case the minimum value for  $R_2$  is constrained only by the output current rating of the amplifier. Again the trade-off between the frequency response and input impedance of the inverting and noninverting circuits must be evaluated in light of the common mode rejection error introduced by the noninverter.



Figure 3. DC Feedback Minimizes Output Offset for AC Applications

In the past, many wideband amplifiers, especially chopper stabilized units, did not offer fast response on the positive input and therefore were restricted to use in inverting circuits. However, new FET amplifiers from Analog Devices are available to meet the needs for high speed performance for either configuration.

For greater emphasis wideband applications can be separated into two categories – steady state and transient. Since the amplifier requirements for the two are somewhat different, these categories will be discussed separately.

#### A. Steady State Applications

Steady state applications involve amplifying or otherwise manipulating *continuous* sinusoidal, complex or random waveforms. In these applications the significant issues in choosing an amplifier are as follows:

1. Is dc coupling required? If dc information is of no consequence, then the offset drift errors are not usually important and a capacitor can be used if necessary to block the output dc offset. Your only concern here is that dc offset at the output does not become so large, as might be the case with a high gain stage, that the output is saturated or the dynamic swing for ac signals is limited. One way to circumvent the latter problem is to use feedback to limit the gain at dc as shown in Figure 3. The gain of these circuits can be small at dc but large at high frequencies.

2. What closed loop gain and bandwidth are required? Closed loop gain, G, is dictated by the application. To a first approximation the intersection of the open and closed loop gain curves in Figure 4 gives the closed loop bandwidth,  $f_{cl}$  (-3dB). For high gain, wideband requirements, it may be necessary, or more economical, to use two amplifiers in cascade, each at lower gain.

3. What loop gain is required or alternatively what gain stability, output impedance and/or linearity are necessary? The available loop gain at a particular frequency or over a range of frequencies is very often more important than closed loop bandwidth in selecting an amplifier. Loop gain as illustrated in Figure 4, is defined as the difference, in dB, or as the ratio, arithmetically, of the open to closed loop gain  $(A\beta = A/G)$ . You will find in most of the equations defining the closed loop characteristic of a feedback ampli-



Figure 4. Closed Loop Bandwidth and Loop Gain

fier that the loop gain  $(A\beta)$  is the determining factor in performance. Some of the more notable examples of this point are as follows:

- a. Closed loop gain stability =  $\Delta G/G$   $\Delta G/G = (\Delta A/A) [1/(1 + A\beta)]$  where  $\Delta A/A$  is the open loop gain stability, usually about 1%/°C.
- b. Closed loop output impedance =  $Z_{ocl} = Z_o/(1 + A\beta)$ , where  $Z_o$  is the open loop output impedance, usually 200 to 5000 ohms.
- c. Closed loop nonlinearity =  $L_{cl} = L_{ol}/(1 + A\beta)$ , where  $L_{ol}$  is the open loop linearity, usually less than 5%.

Loop gain of 100, or 40dB, is adequate for most applications and this is readily achievable at dc and low frequencies. But note that loop gain decreases with increasing frequency which makes it difficult to obtain large loop gains at high frequencies. For this reason it may be necessary to use a 10MHz unity gain amplifier in order to obtain adequate feedback over a 10kHz bandwidth.

4. What full power response and/or slew rate are required? You should examine your expected output waveform and select an amplifier whose slewing rate exceeds the maximum rate of change of output signal. For a sinusoidal waveform with a peak voltage output equal to the rated amplifier output the frequency should not exceed  $f_p$ , the full power response of the amplifier. As the output signal voltage is reduced below the rated output voltage, the usable maximum frequency can be extended proportionately. If you do not observe these restrictions you will get distortion and unexpected dc offsets at the output of the amplifier.

There are many monolithic amplifier designs available today whose frequency response is not a simple 6dB roll-off and which may be shaped with external RC components for improved performance. Using feed-forward or phase lag compensation networks, gain-bandwidth product and/or full power response may be shaped to meet varying design requirements. Most discrete op amps offer the stable 6dB roll-off with specified unity gain-bandwidth and slew rate thereby limiting maximum speed and response to those published specifications.

# **B. Transient Applications**

In applications such as A/D and D/A converters and pulse amplifiers, the *transient response* of the wideband amplifier is generally more important than the *gain bandwidth* characteristic described above. Slewing rate, overload recovery and settling time are the specifications which determine the transient response.

When applying the high frequency amplifier, it is important to understand how amplifier performance is affected by component selection as well as impedance levels used around the amplifier.

# Settling Time

The time and frequency response of a linear, bilateral network or amplifier are related by well known mathematics. For example, the step response for a well behaved, linear, 6dB/octave amplifier with a closed loop bandwidth of  $\omega_{cl}$  is shown in Figure 5.



Figure 5. Step Response for Linear 6dB/Octave Amplifier

To a first approximation, the curve in Figure 5 can be used to relate settling time to closed loop bandwidth of Figure 4. *Settling time* is defined as the time elapsed from the application of a perfect step input to the time when the amplifier output has entered and remained within a specified error band symmetrical about the final value (Figure 6). Settling time therefore includes the time required for the amplifier to slew from the initial value, recover from slew rate limited overload, and settle to a given error in the linear range.



Figure 6. Typical Settling Time Characteristics

However, the approximation soon breaks down since settling time is determined by a combination of amplifier character-

istics (both linear and nonlinear) and because it is a closed loop parameter. Therefore, it cannot be readily predicted from the open loop specifications such as slew rate, small signal bandwidth, etc.

Analog Devices specifies settling time for the condition of unity gain, relatively low impedance levels, and no capacitive loading. A full-scale step input is used to determine settling time and the step is generally unipolar – i.e.: from zero to plus or minus full scale. The settling time indicated is generally the longest time resulting from a step of either polarity and is given as a percentage of the full scale step transition.

Settling time is a nonlinear function. It varies with the input signal level and it is greatly affected by impedances external to the amplifier. The nonlinear dependence of settling time on these two parameters can be demonstrated by an examination of experimental data from Analog Devices' wide bandwidth AD544 op amp.

# Settling Time vs. Signal Swing

The curves in Figure 7 illustrate the AD544 settling time error versus input signal level. These "V" curves are useful as a design aid for bracketing settling time versus step input level.

Because of nonlinear factors, extrapolation of settling times: from one set of conditions to another becomes very difficult, if not impossible. This point becomes very apparent, in Figure 7, when reviewing settling time as a function of input signal swing. Using this measurement technique, the settling time error voltage, measured at point V, is equal to one-half of the null voltage between the input signal and the output signal.



Figure 7A. Settling Time Test Circuit



21

# **ERRORS DUE TO NOISE**

A major criterion in the selection of an amplifier for low level signals is the amplifier input noise, since this is usually the limiting factor on system resolution. In the general case, amplifier noise can be characterized by a voltage source in series with the summing junction and a current source in parallel with the summing junction. Whenever high source impedance is encountered, current noise flowing through the source impedance will appear as an additional voltage noise, combining with the amplifier voltage noise. The sum of these noise sources will then be amplified along with the desired signal. For this reason, selection of a particular amplifier must consider both the amplifier noise performance as well as the source impedance.

Consideration must also be given to noise sources other than the amplifier whenever determining total system noise. RF noise may be fed into an amplifier through any connecting wire, including power supply and output leads. Adequate shielding and low-pass filters on all incoming leads will usually prevent noise pick-up.

Thermal noise is generated in any conductor or resistor as a result of thermal agitation of the electrons. This noise voltage source, sometimes referred to as "Johnson Noise", is generated in the resistive component of any impedance and has a value:

 $e_n = \sqrt{4KTBR}$ 

where en = the rms value of the noise voltage

K = Boltzman's Constant (1.38 x  $10^{23}$  joules/°K)

T = absolute temperature of the resistance,  $^{\circ}K$ 

B = the bandwidth in which the noise is measured

Since noise is related to the bandwidth over which the measurement is made, no noise specification is meaningful unless the bandwidth for the specification is given. Although the Thermal Noise equation may appear unwieldly for practical noise calculations, all that is required to enable rapid approximations is to apply a few simple rules of thumb.

#### **Rules of Thumb**

(1) Remember that a  $100k\Omega$  resistor generates 40nV rms in a 1Hz bandwidth. The noise voltages generated by other values of resistances in other bandwidths can be calculated by remembering that the noise is proportional to the square root of the resistance and the bandwidth; i.e.

$$e_n (rms) = (40 nV/\sqrt{Hz}) \left(\sqrt{\frac{R}{100 k\Omega}} (BW)\right)$$

(2) To convert the rms noise to a p-p value, a conversion factor of  $6.6\mu V$  p-p/ $\mu V$  rms is applied for less than 0.1% probability of noise peaks exceeding calculated limits.

(3) The total rms noise contribution due to several noise sources is determined by the square root of the sum of the squares:

$$e_t = \sqrt{e_a^2 + e_b^2 + e_c^2 + \dots e_n^2}$$

If any noise source is less than a third of another, it may be neglected. The resulting error will be approximately 5%.

(4) Restricting the bandwidth of a system to the minimum usable and using the lowest impedances possible are ways to reduce noise.

# DESIGN EXAMPLE

Figure 8 illustrates a typical circuit with noise calculations shown for each noise source. The total of the noise sources is obtained by adding each of the individual sources in a rms fashion.



TOTAL NOISE =  $\sqrt{(e_{R_{IN}} G)^2 + [e_{R_S} (G+1)]^2 + e_{R_F}^2 + [(i_{n_1} R_F)^2] + [(i_{n_2} R_S) (G+1)]^2 + [e_n (G+1)]^2}$ 

#### Figure 8. Noise Components



# APPLICATION NOTE

# How to Test Basic Operational Amplifier Parameters

# THE REAL OP AMP

# Input Imperfections

The characteristics of op amps are, of course, considerably more complicated than can be shown in Figure 1. The real op amp has a number of sources of error which must be tested independently to determine the true quality of the device. The active errors at the input can be modeled as a dc current source ( $I_B$ ) and a series dc voltage source ( $V_{OS}$ ). An impedance ( $Z_{IN}$  Diff) appears between the inputs, and another ( $Z_{INCM}$ ) appears between the inputs and ground. These impedances usually consist of a resistance and capacitance in parallel, and the finite  $Z_{CM}$  will introduce errors due to common-mode input voltages.

There are two additional input error sources. In addition to the dc voltage and current sources, small ac sources representing the noise components must be included in the model.

# **Output Obstacles**

The output side of the model is also nonideal. First, an output impedance,  $R_0$ , is added in series with the voltage source. The "A" term (infinite in the ideal model) is both finite and a function of frequency in a real amplifier A'(s). It is also obvious that the output voltage and current capabilities of a real op amp are bounded.

The real amplifier, thus, can be modeled as shown below.



Figure 1. Real Op Amp

# OP AMP SPECIFICATIONS Offset Voltage

Each of these nonideal specifications should be examined in some detail. Consider first the dc errors. Offset voltage is the result of a mismatch in the base-emitter voltages of the differential input transistors (or gate-source voltage mismatch in FET-input amplifiers). This offset voltage is indistinguishable from an input signal as far as the amplifier is concerned. Usually this offset can be trimmed to zero by the user by means of an external potentiometer, which adjusts the balance of the operating currents in the input stage until the  $V_{BE'S}$  (or  $V_{GS'S}$ ) are equal. Of course, this trim will be effective only at one temperature, since offset voltage changes as a function of temperature.

Many circuits exist for testing offset voltage. If V<sub>OS</sub> is redefined as the voltage at the op amp input which will drive the output to zero in an open-loop circuit, a servo loop can be built around the device under test to determine that voltage. In the circuit shown below, a second amplifier is used to provide feedback. This feedback amplifier must have very high gain and low offset. In operation, the control voltage, V<sub>C</sub>, is set to zero. This forces the output of the device under test (D.U.T.) to also go to zero, because no dc current can flow through the amplifier's feedback capacitor. Since the output of the D.U.T. will only go to zero when a voltage equal to its input offset voltage is applied to its input, then V<sub>A</sub> must equal V<sub>OS</sub>. Thus, the output of the feedback amplifier is equal to V<sub>OS</sub>.



Figure 2. Op Amp Offset Voltage Test Circuit

An alternate method for offset voltage measurement can also be used. This alternate circuit is simpler to build and is only slightly less accurate. If it is assumed that V<sub>OS</sub> can

21

be modeled as a source connected in series with one input, configuring the amplifier for a fairly high closedloop gain will allow reasonably accurate measurement of offset voltage with an inexpensive voltmeter.

In order to maintain accuracy in this measurement,  $R_{\rm IN}$  should be low enough that  $I_{OS}$  flowing through  $R_{\rm IN}$  is at least ten times lower than the expected value of  $V_{OS}$ .  $R_C$  causes an equal voltage to be developed at each input due to  $I_B$ . This common-mode voltage effect can be neglected due to the common mode rejection of the op amp. Reasonable values for  $R_{\rm IN}$ ,  $R_C$ , and  $R_{FB}$  are 100 $\Omega$ , 100 $\Omega$ , and 9.9k $\Omega$ , respectively.

Another error arises in this circuit due to the finite open loop gain of the amplifier. Assuming a test circuit gain of 100, the amplifier must have a dc open-loop gain of at least 10,000 for a 1% accurate  $V_{OS}$  measurement.



Figure 3. Simple V<sub>OS</sub> Test Circuit

# Input Bias Current

Another dc error term is the input bias current. As a consequence of the practical characteristics of transistors, base current must be supplied to the input transistors to bias them into their active operating region. This current must also return to its originating point through some dc path. Thus operational amplifiers cannot be used with input signal sources which are not referred to the same power source as the amplifier. It is possible to reduce bias current-induced errors by providing a source (other than the signal path) which can leak this current.

In many applications, the errors due to bias current are actually less annoying than the errors caused by the mismatch of the bias circuits of the two inputs. This difference between the bias currents is called the input offset current, and is usually specified along with the bias current.

Input currents, like input offset voltage, vary as a function of temperature. In the case of a bipolar-input amplifier, bias current decreases at elevated temperature. This is because the transistors'  $\beta$  increases, and since the emitter current is constant, the base current decreases. In the case of a FET-input amplifier, the bias current is due to JFET gate leakage, which is in reality a reverse-biased junction leakage current. Such currents have the characteristic of doubling for every 10°C rise in junction temperature.

It is important to consider the test conditions under which bias current is specified, particularly in the case of a FETinput op amp. Some manufacturers specify bias current at a junction temperature of 25°C. This corresponds roughly to the bias current immediately after power is applied to the amplifier. Unfortunately most circuits are not operated in a pulsed mode, and the effects of component self-heating must be considered. This effect is, in many cases, not trivial. For example, an amplifier which draws 5mA of supply current from  $\pm$  15V supplies dissipates 150mW. The thermal resistance from junction to ambient for an 8-lead IC package is typically 150°C/W. This means that the junction temperature of the amplifier in question will be 22.5°C above ambient temperature, and the bias current will be over four times as high as a specification based on 25°C junction temperature.



# Figure 4. Thermal Circuit Model for IC Op Amp

Consider an op amp specified for 50pA I<sub>B</sub> at T<sub>J</sub> = 25°C. If the amplifier draws 5mA from  $\pm$  15V, as in the previous example,

 $P_D = 30V \times 5mA = 150mW$   $T_J = T_A + (150mW \times 150^{\circ}C/W)$  $= 25^{\circ}C + 22.5^{\circ}C$ 

Therefore,  $\mathsf{I}_{\mathsf{B}}$  will be four times higher than the specification.

Bias current can be measured with essentially the same method used to measure offset voltage. The difference is that a large resistance is inserted in series with the input under test, creating an additional offset voltage equal to  $I_B \times R_S$ . Assuming the actual  $V_{OS}$  has been measured and recorded, the change in apparent  $V_{OS}$  due to the change in  $R_S$  can be determined and  $I_B$  easily computed. Offset current is tested by computing the difference between the bias current on the inverting input and the bias current on the noninverting input.



Figure 5. Bias/Offset Current Test Circuit

# **Open Loop Voltage Gain**

Another op amp parameter which distinguishes a real amplifier from an ideal amplifier is open-loop gain. In the ideal op amp model, open loop gain is assumed to be infinite. The same assumption is also sometimes made when dealing with real amplifiers.

Open-loop gain of an operational amplifier is an interesting parameter to attempt to measure. It is generally not practical to measure open loop gain directly by applying a signal at the input and observing the output change. However, by using the device under test inside a feedback loop, it is possible to measure the change in input voltage required to produce a known change in output voltage.

VOL. I, 21-10 APPLICATION NOTES



Figure 6. Open Loop Gain Test Circuit

In this circuit, the control voltage, V<sub>C</sub>, is varied from -10V to +10V, causing the D.U.T. output, V<sub>O</sub>, to vary from +10V to -10V. The D.U.T. output is varied by a change in V<sub>IN</sub> produced by the second amplifier. Since V<sub>IN</sub> is attenuated from E<sub>O</sub> by the R<sub>F</sub>/100 $\Omega$  voltage divider, E<sub>O</sub> is easily measured, and open-loop gain can readily be computed.

# **Frequency Response**

Open-loop gain versus frequency is another difficult-totest specification. Bandwidth is usually specified in terms of gain-bandwidth product or unity-gain small signal bandwidth. It is assumed that the amplifier under test has an open-loop gain versus frequency plot which decreases with a -20dB/decade slope. It is therefore possible to measure the open-loop gain at some known frequency and predict the frequency at which the open-loop gain will be unity.

In the circuit shown, the D.U.T. dc output is held to 0V by  $V_c$  and the integrator amplifier. A low amplitude 10kHz ac input signal is applied to the D.U.T. Since the integrator has very low gain at 10kHz, the D.U.T. is effectively running open-loop for the ac signal. The ac output from the D.U.T. can be measured and the gain at 10kHz can be computed. For example, a 741-type amplifier has an open loop gain of approximately 100k at 10kHz. Thus, an easily generated 100mV input at the D.U.T. input will produce an easily measured 10V output. This corresponds to a 1MHz qain-bandwidth product.



Figure 7. Gain-Bandwidth Product Test Circuit

## **Common-Mode Rejection Ratio**

The ideal operational amplifier is a pure differential amplifier and is insensitive to the absolute voltage on the inputs with respect to ground. The real amplifier has several nonideal characteristics associated with input levels. First, of course, is the allowable range of input voltage. Most IC op amps will only operate when the voltage on the input terminal is within the range bounded by the supply voltages. The second, and perhaps more subtle, characteristic is the common-mode rejection ratio (CMRR). CMRR is defined as the ratio of the change in common mode to the resulting change in input offset voltage. It is often convenient to specify this parameter logarithmically in dB: CMR = 20 log (CMRR).

Common-mode rejection can be measured several ways. One method uses four precision resistors to configure the op amp as a subtractor amplifier. The disadvantage inherent in this circuit is that the ratio match of the resistors also determines the subtractor's CMRR. A mismatch of 0.1% between resistor pairs will result in a CMR of only 60dB. Since most amplifiers exhibit CMR in excess of 80dB (some as high as 120dB), it is clear that this circuit is only marginally useful.



#### Figure 8. Simple CMR Test Circuit

A better circuit uses the same technique used for measuring offset voltage with one exception. Rather than applying a fixed zero volt input to the D.U.T. operating on  $\pm$  15V supplies, the same input is applied to the D.U.T. with asymmetrical power supplies, such as  $\pm$ 5V and -25V. The output of the amplifier is forced to remain centered between the supplies and the input voltage to the D.U.T. which forces this to occur is measured.



### Figure 9. Common-Mode Rejection Test Circuit

The change in  $V_{OS}$  can be readily translated into CMR. If this 10V change in CMV creates a 1mV change in  $V_{OS}$ , the CMRR is 10,000 and the CMR is 80dB.

VOL. I, 21-12 APPLICATION NOTES

i



# **APPLICATION NOTE**

# An I.C. Amplifier Users' Guide To Decoupling, Grounding, And Making Things Go Right For A Change

by Paul Brokaw

"There once was a breathy baboon Who always breathed down a bassoon, For he said "It appears that in billions of years I shall certainly hit on a tune" (Sir Arthur Eddington)

This quotation seemed a proper note with which to begin on a subject which has made monkeys of most of us at one time or another. The struggle to find a suitable configuration for system power, ground, and signal returns too frequently degenerates into a frustrating glitch hunt. While a strictly experimental approach can be used to solve simple problems, a little forethought can often prevent serious problems and provide a plan of attack if some judicious tinkering is later required.

The subject is so fragmented that a completely general treatment is too difficult for me to tackle. Therefore, I'd like to state one general principle and then look a bit more narrowly at the subject of decoupling and grounding as it relates to integrated circuit amplifiers.

... Principle: Think-where the currents will flow.

I suppose this seems pretty obvious, but all of us tend to think of the currents we're interested in as flowing "out" of some place and "through" some other place but often neglect to worry how the current will find its way back to its source. One tends to act as if all "ground" or "supply voltage" points are equivalent and neglect (for as long as possible) the fact that they are parts of a network of conductors through which currents flow and develop finite voltages.

In order to do some advance planning it's important to consider where the currents originate and to where they will return and to determine the effects of the resulting voltage drops. This in turn requires some minimum amount of understanding of what goes on inside the circuits being decoupled and grounded. This information may be lacking or difficult to interpret when integrated circuits are part of the design.

Operational amplifiers are one of the most widely used linear I.C.'s, and fortunately most of them fall into a few classes, so far as the problems of power and grounding are concerned. Although the configuration of a system may pose formidable problems of decoupling and signal returns, some basic methods to handle many of these problems can be developed from a look at op-amps.

# OP AMPS HAVE FOUR TERMINALS:

A casual look through almost any operational amplifier text might leave the reader with the impression that an ideal op-amp has three terminals: a pair of differential inputs and an output as shown in Figure 1. A quick review of fundamentals, however, shows that this can't be the case. If the amplifier has an output voltage it must be measured with respect to some point . . . a point to which the amplifier has a reference. Since the ideal op-amp has infinite common mode rejection, the inputs are ruled out as that reference so that there must be a fourth amplifier is to supply output current to a load, that current must get into the amplifier somewhere. Ideally, no input current flows, so again the conclusion is that a fourth terminal is required.



Figure 1. Conventional "Three Terminal" Op Amp

A common practice is to say, or indicate in a diagram, that this fourth terminal is "ground." Well, without getting into a discussion of what "ground" may be we can observe that most integrated circuit op-amps (and a lot of the modular ones as well) don't have a "ground" terminal. With these circuits the fourth terminal is one or both of the power supply terminals. There's a temptation here to lump together both supply voltages with the ubiquitous ground. And, to the extent that the supply lines really do present a low impedance at all frequencies within the amplifier bandwidth, this is probably reasonable. When the impedance requirement isn't satisfied, however, the door is left open to a variety of problems including noise, poor transient response, and oscillation.

# DIFFERENTIAL TO SINGLE-ENDED CONVERSION:

One fundamental requirement of a simple op-amp is that an applied signal which is fully differential at the input must be converted to a single-ended output. Single ended, that is, with respect to the often neglected fourth terminal. To see how this can lead to difficulties, take a look at Figure 2.



Figure 2. Simplified "Real" Op Amp

The signal flow illustrated by Figure 2 is used in several popular integrated circuit families. Details vary, but, the basic signal path is the same as the 101, 741, 748, 777, 4136, 503, 515, and other integrated circuit amplifiers. The circuit first transforms a differential input voltage into a differential current. This input stage function is represented by PNP transistors in Figure 2. The current is then converted from differential to single-ended form by a current mirror which is connected to the negative supply rail. The output from the current mirror drives a voltage amplifier and power output stage which is connected as an integrator. The integrator controls the open-loop frequency response, and its capacitor may be added externally, as in the 101, or may be self-contained, as in the 741. Most descriptions of this simplified model don't emphasize that the integrator has, of course, a differential input. It's biased positive by a couple of base emitter voltages, but, the non-inverting integrator input is referred to the negative supply.

It should be apparent that most of the voltage difference between the amplifier output and the negative supply appears across the compensation capacitor. If the negative supply voltage is changed abruptly the integrator amplifier will force the output to follow the change. When the entire amplifier is in a closed loop configuration the resulting error signal at its input will tend to restore the output, but, the recovery will be limited by the slew rate of the amplifier. As a result, an amplifier of this type may have outstanding low frequency power supply rejection, but, the negative supply rejection is fundamentally limited at high frequencies. Since it is the feedback signal to the input that causes the output to be restored, the negative supply rejection will approach zero for signals at frequencies above the closed loop bandwidth. This means that high-speed, highlevel circuits can "talk to" low-level circuits through the common impedance of the negative supply line.

Note that the problem with these amplifiers is associated with the negative supply terminal. Positive supply rejection may also deteriorate with increasing frequency, but, the effect is less severe. Typically, small transients on the posi-

tive supply have only a minor effect on the signal output. The difference between these sensitivities can result in an apparent asymmetry in the amplifier transient response. If the amplifier is driven to produce a positive voltage swing across its rated load it will draw a current pulse from the positive supply. The pulse may result in a supply voltage transient, but, the positive supply rejection will minimize the effect on the amplifier output signal. In the opposite case, a negative output signal will extract a current from the negative supply. If this pulse results in a "glitch" on the buss, the poor negative supply rejection will result in a similar "glitch" at the amplifier output. While a positive pulse test may give the amplifier transient response, a negative pulse test may actually give you a pretty good look at your negative supply line transient response, instead of the amplifier response!

Remember that the impulse response of the power supply itself is not what is likely to appear at the amplifier. Thirty or forty centimeters of wire can act like a high Q inductor to add a high-frequency component to the normally overdamped supply response. A decoupling capacitor near the amplifier won't always cure the problem either, since the supply must be decoupled *to* somewhere. If the decoupled current flows through a long path, it can still produce an undesirable glitch.

Figure 3 illustrates three possible configurations for negative supply decoupling. In 3a the dotted line shows the negative signal current path through the decoupling and along the ground line. If the load "ground" and decoupled "ground" actually join at the power supply the "glitch" on the ground lines is similar to the "glitch" on the negative supply buss. Depending upon how the feedback and signal sources are "grounded" the effective disturbance caused by the decoupling capacitor may be larger than the disturbance which it was intended to prevent. Figure 3b shows how the decoupling capacitor can be used to minimize disturbance of V- and ground busses. The high-frequency component of the load current is confined to a loop which doesn't include any part of the ground path. If the capacitor is of sufficient size and quality, it will minimize the glitch on the negative supply without disturbing input or output signal paths. When the load situation is more complex, as in 3c, a little more thought is required. If the amplifier is driving a load that goes to a virtual ground, the actual load current does not return to ground. Rather, it must be supplied by the amplifier creating the virtual ground as shown in the figure. In this case, decoupling the negative supply of the first amplifier to the positive supply of the second amplifier closes the fast signal current loop without disturbing ground or signal paths. Of course, it's still important to provide a low impedance path from "ground" to V- for the second amplifier to avoid disturbing the input reference.

The key to understanding decoupling circuits is to note where the actual load and signal currents will flow. The key to optimizing the circuit is to bypass these currents around ground and other signal paths. Note, that as in figure 3a, "single point grounding" may be an oversimplified solution to a complex problem.



Figure 3a. Decoupling for Negative Supply Ineffective



Figure 3b. Decoupling Negative Supply Optimized for "Grounded" Load



Figure 3c. Decoupling Negative Supply Optimized for "Virtual Ground" Load

Figure 3b and 3c have been simplified for illustrative purposes. When an entire circuit is considered conflicts frequently arise. For example, several amplifiers may be powered from the same supply, and an individual decoupling capacitor is required for each. In a gross sense the decoupling capacitors are all paralleled. In fact, however, the inductance of the interconnecting power and ground lines convert this harmless-looking arrangement into a complex L-C network that often rings like the "Avon Lady". In circuits handling fast signal wavefronts, decoupling networks paralleled by more than a few centimeters of wire generally mean trouble. Figure 4 shows how small resistors can be added to lower the Q of the undesired resonant circuits. The resistors can generally be tolerated since they convert a bad high-frequency jingle to a small damped signal at the op amp supply terminal. The residual has larger low frequency components, but, these can be handled by the op-amp supply rejection.



Figure 4. Damping Parallel Decoupling Resonances

# FREQUENCY STABILITY:

There's a temptation to forget about decoupling the negative supply when the system is intended to handle only low-frequency signals. Granted that decoupling may not be required to handle low-frequency signals, but it may still be required for frequency stability of the op-amps.

Figure 5 is a more-detailed version of Figure 2 showing the output stage of the I.C. separated from the integrator (since this is the usual arrangement) and showing the negative power supply and wiring impedance lumped together as a single constant. The amplifier is connected as a unity gain follower. This makes a closed-loop path from the amplifier output through the differential input to the integrator input. There is a second feedback path from the collector of the output PNP transistor back to the other integrator input. The net input to the integrator is the difference of the signals through these two paths. At low frequencies this is a net, negative feedback. The high-frequency feedback depends upon both the load reactance and the reactance of the V- supply.



Figure 5. Instability Can Result from Neglecting Decoupling

When the supply lead reactance is inductive, it tends to destabilize the integrator. This situation is aggravated by a capacitive load on the amplifier. Although it's difficult to predict under exactly what circumstances the circuit will become unstable, it's generally wise to decouple the negative supply if there is any substantial lead inductance in the V- lead *or* in the common return to the load and amplifier input signal source. If the decoupling is to be effective, of course, it must be with respect to the *actual* signal returns, rather than to some vague "ground" connection.

# POSITIVE SUPPLY DECOUPLING:

Up to this point we haven't considered decoupling the positive supply line, and with amplifiers typified by Figures 2 and 5 there may be no need to. On the other hand, there are a number of integrated circuit amplifiers which refer the compensating integrator to the positive supply. Among these are the 108, 504, and 510 families. When these circuits are used, it's the positive supply which requires most attention. The considerations and techniques described for the class of circuits shown in Figure 2 apply equally to this second class, but, should be applied to the positive supply rather than the negative.

## FEED-FORWARD:

A technique which is most frequently used to improve bandwidth is called feed-forward. Generally, feed-forward is used to bypass an amplifier or level translator stage which has poor high frequency response. Figure 6 illustrates how this may be done. Each of the amplifiers shown is really a subcircuit, usually a single stage, in the overall amplifier. In the illustration, the input stage converts the differential input to a single-ended signal. The signal drives an intermediate stage (which in practice often includes level translator circuitry) which has low-frequency gain, but, limited bandwidth. The output of this stage drives an integrator-amplifier and output stage. The overall compensation capacitor feeds back to the input of the second stage and includes it in the integrator loop. The compromises necessary to obtain gain and level translation in the intermediate stage often limit its bandwidth and slow down the available integrator response. A feed-forward capacitor permits highfrequency signals to bypass this stage. As a result, the overall amplifier combines the low-frequency gain available from 3 stages with the improved frequency response available from a 2-stage amplifier. The feed-forward capacitor also feeds back to the non-inverting input of the intermediate stage. Note that the second stage is not an integrator, as it may appear at first glance, but actually has a positive feedback connection. Fed-forward amplifiers must be carefully designed to avoid internal oscillations resulting from this connection. Improper decoupling can upset this plan and permit this loop to oscillate.





Note that the internal input stages are shown as being referred to separated reference points. Ideally, these will be the same reference so far as signals are concerned, although they may differ in bias level. In practice this may not be the case. Examples of fed-forward amplifiers are the AD518, the AD118, and the OP-05. In these amplifiers, signal Reference 1 is the positive supply, while signal Reference 2 is the negative supply. Signals appearing between the positive and

VOL. I, 21-16 APPLICATION NOTES

negative supply terminals are effectively inserted inside the integrator loop!

Obviously, while feed-forward is a valuable tool for the high-speed amplifier designer, it poses special problems in application. A thoughtful approach to decoupling is required to maximize bandwidth and minimize noise, error, and the likelihood of oscillation.

Some fed-forward amplifiers have other arrangements, which include the "ground" terminal in inverting only amplifiers. Almost without exception, however, signals between some combination of the supply terminals get "inside" the amplifier. It is vital to proper operation that the involved supply terminals present a common low impedance at high frequencies. Many high-speed modular amplifiers include appropriate capacitive decoupling within the amplifier, but, with I.C. op amps this is impossible. The user must take care to provide a cleanly decoupled supply for fed-forward amplifiers. Figure 7 shows a decoupling method which may be applied to the AD518 as well as to other fast fed-forward amplifiers such as the 118. One capacitor is used to provide a low-impedance path between the supply terminals at high frequencies. The resistor in the V+ lead insures that noise on the supply lines will be rejected and prevents the establishment of resonances with other decoupling circuits. The second capacitor decouples the low side of the integrator to the load.



Figure 7. Decoupling for a Fed-Forward Amplifier

Alternatives include a resistor in both supply leads and/or decoupling from V+ to the load. In principle, the positive and negative supply should be tied in a "tight knot" with the signal return. To the extent that this cannot be done, there is a slight advantage to favoring the negative supply due to the high frequency limitations of PNP transistors used in junction-isolated I.C.'s.

#### **OTHER COMPENSATION:**

While most integrated circuit amplifiers use one of the three compensation schemes already described, a significant fraction use some other plan. The 725 type amplifiers combine a V- referred integrator with a network which the manufacturers recommend to be connected from signal ground to the integrator input. This makes the circuit extremely liable to pick up noise between V- and ground. In many circumstances it may be wiser to connect the external compensation to the negative supply, rather than to signal ground.

One more class of amplifiers is typified by the Analog Devices AD507 and AD509. In these circuits, a single capaci-

tor may be used to induce a dominant pole of response without resorting to an integrator connection. The highfrequency response of the amplifier will appear with respect to the "ground" end of the compensation capacitor. In these amplifiers a small internal capacitance is connected between V+ and the compensation point. Unity gain compensation can be added in parallel and the pin-out is arranged to make this simple. The free end of the compensation capacitor can also be connected either to V- or signal common. It is extremely important that the signal common and the compensation connect directly or through a lowimpedance decoupling.

Although the main signal path of these amplifiers can be compensated in a variety of ways, some care is required to insure the stability of internal structures. It's always wise to use extra care in decoupling wideband amplifiers to avoid problems with the output stage and other subcircuits which are similar to the main integrator problem illustrated by Figure 5. An effective compensation and decoupling circuit for the AD509 is shown in Figure 8. This arrangement is similar to Figure 7, and one of these two circuits is likely to be suitable for many types of wideband amplifier. Depending upon the power distribution, a small ( $10\Omega$  to  $50\Omega$ ). resistor may be appropriate in both of the supply leads to and from circuits sharing the power supply.



Figure 8. Decoupling a Wideband Amplifier

# **GROUNDING ERRORS:**

Ground in most electronic equipment is not an actual connection to earth ground, but a common connection to which signals and power are referred. It is frequently immaterial to the function of the equipment whether or not the point actually connects to earth ground. I myself prefer some distinguishing name or names for these common points to emphasize that they must be *made* common. The term "ground" too often seems to be associated with a sort of cure-all concept, like snake oil, money or motherhood. If you're one of those who regards ground with the same sort of irrational reverence that you hold for your mother, remember that while you can always trust your mother, you should *never* trust your "ground." Examine and think about it.

It's important to have a look at the currents which flow in the ground circuit. Allowing these currents to share a path with a low-level signal may result in trouble. Figure 9 illustrates how careless grounding can degrade the performance of a simple amplifier. The amplifier drives a load which is

represented by the load resistor. The load current comes from the power supply and is controlled by the amplifier as it amplifies the input signal. This current must return to the supply by some path; suppose that points A and B are alternative power supply "ground" connections. Assuming that the figure represents the proper topology or ordering of connections along the "ground" bus, connecting the supply at A will cause the load current to share a segment of wire with the input signal connection. Fifteen centimeters of number 22 wire in this path will present about 8 milliohms of resistance to the load current. With a 2k load, a 10-volt output signal will result in about 40 microvolts between the points marked " $\Delta V$ ." This signal acts in series with the non-inverting input and can result in significant errors. For example, the typical gain of an AD510 amplifier is 8 million so that only  $1\%\mu V$  of input signal is required to produce a 10 volt output. The  $40\mu$ V ground error signal will result in a 32 times increase in the circuit gain error! This degradation could easily be the most serious error in a high-gain precision application. Moreover, the error represents positive feedback so that the circuit will latch up or oscillate for large closed-loop gains with R<sub>f</sub>/R; greater than about 250k.



Figure 9. Proper Choice of Power Connections Minimizes Problems

Reconnecting the power supply to point B will correct the problem by eliminating the common impedance feedback connection. In a real system, the problem may be more complex. The input signal source, which is represented as floating in Figure 9, may also produce a current which must return to the power supply. With the supply at point B, any current which flows in additional loads (other than R<sub>i</sub>) may interfere with the operation of the amplifier shown. Figure 10 illustrates how amplifiers can be cascaded and still drive auxiliary loads without common impedance coupling. The



Figure 10. Minimizing Common Impedence Coupling

output currents flow through the auxiliary loads and back to the power supply through power common. The currents in the input and feedback resistors are supplied from the power supply by way of the amplifiers as previously illustrated in Figure 3c. The only current flowing in signal common is the amplifier's input current, and its effect is generally negligibly small.

Having given an example of a simple "grounding error" and its solution, I will now get back on my soap box and say that grounding errors result from neglect based on the assumption that a ground, is a ground, is a ground. Some impedance will be present in any interconnection path, and its effect should be considered in the overall design of a system. Quantitative approaches are guite useful in specialized applications. In fast TTL and ECL logic circuitry the characteristic impedance of interconnections is controlled so that proper terminations can reduce problems. In RF circuitry the unavoidable impedances are taken into account and incorporated into the design of the circuit. With op-amp circuitry, however, impedance levels do not lend themselves to transmission line theory, and the power and ground impedances are difficult to control or analyze. The most expedient procedure, short of difficult and restrictive quantitative analysis, seems to be to arrange the unavoidable impedances so as to minimize their effects and arrange the circuitry to overcome the effects. Figures 9 and 10 illustrate the sort of simple considerations which can substantially reduce practical ground problems. Figure 11 illustrates how circuitry can be used to reduce the effect of ground problems which can't be corrected by topological tricks.



Figure 11. Subtractor Amplifier Rejects Common Mode Noise

#### **GETTING AROUND THE PROBLEM:**

In Figure 11 a subtractor circuit is used to amplify a normal mode input signal and reject a ground noise signal which is common to both sides of the input signal. This scheme uses the common-mode rejection of the amplifier to reduce the noise component while amplifying the desired signal. An important aspect of this arrangement, which is often overlooked, is that the amplifier should be powered with respect to the output signal common. If its power pins are exposed to the high-frequency noise of the input common, the compensation capacitor will direct the noise right to the output and defeat the purpose of the subtractor. It's just this kind of effect which makes it important to use care in grounding and decoupling. A subtractor or dynamic bridge, like Figure 11, will be ineffective in correcting a grounding problem if the amplifier itself is carelessly decoupled. In general, an op-amp should be decoupled to the point which is the reference for measuring or using its output signal. In "single-ended" systems it should also be decoupled to the

# VOL. 1, 21-18 APPLICATION NOTES

input signal return as well. When it is impossible to satisfy both these requirements at once, there's a high probability of either a noise or oscillation problem or both. Frequently the difficulty can be resolved with a subtractor, like Figure 11, where a network like the single-ended feedback network (which needn't be all resistive) joins the input and output signal reference points and provides a "clean" reference point for the non-inverting input of the amplifier.

A problem with the subtractor is that it uses a balanced bridge to reject the common mode signal between the input and output reference points. The arms of the network must be carefully balanced, since to the extent they don't match, the unwanted signal will be amplified. Although even a poorly matched network will probably eliminate oscillation problems, noise rejection will suffer in direct proportion to any mismatches. An easier way to reject large "ground noise" signals is to use a true instrumentation amplifier.

#### **INSTRUMENTATION AMPLIFIERS:**

A true instrumentation amplifier has a very visible "fourth terminal." The output signal is developed with respect to a well defined reference point which is usually a "free" terminal that may be tied to the output signal common. The instrumentation amplifier also differs from an op amp in that the gain is fixed and well defined, but there is no feedback network coupling input and output circuits. Figure 12 shows how an instrumentation amplifier can be used to translate a signal from one "ground reference" to another. The normal mode input signal is developed with respect to one reference point which may be common to its generating circuits. The signal is to be used by a system which has an interfering signal between its own common and the signal source. The instrumentation amplifier has a high impedance differential input to which the desired signal is applied. Its high common mode rejection eliminates the unwanted signal and translates the desired signal to the output reference point. Unlike the dynamic bridge circuit, the gain and common mode rejection don't depend on a network connecting the input and output circuits. The gain is set, in Figure 12, by the ratio of a pair of resistors which are connected inside the amplifier. The amplifier has a very high input impedance, so that gain and common mode rejection are not greatly affected by variations or unbalance in source impedance.



# Figure 12. Applying an In-Amp

Since instrumentation amplifiers have a reference or "ground" terminal, they have the potential to be free of the power supply sensitivities of op amps. In practice, however, most instrumentation amplifiers have internal frequency compensation which is referred to the power supply. In the case of the AD521, the compensation integrator is referred to the negative supply terminal. The decoupling of this terminal is particularly important, and it should be decoupled with respect to the output reference terminal, or actually to the point to which this terminal refers. The AD520 instrumentation amplifier, on the other hand, has an internal integrator which is referred to the positive supply terminal. For best results both the V+ and V- terminals should be decoupled to the output reference point.

#### THE "OTHER" INPUT:

Most I.C. op-amps and in-amps include offset voltage nulling terminals. These terminals generally have a small voltage on them and by loading the terminals with a potentiometer the amplifier offset voltage can be adjusted. While their impedance level is much lower than the normal input, the null terminals can act as another differential input to the amplifier. Although the null terminals aren't generally looked at as inputs, most amplifiers are quite sensitive to signals applied here. For example, in 741 family amplifiers the output voltage gain from the null terminals is greater than the gain from the normal input!

An illustration of the type of problems that can arise with the "other" input is shown in Figure 13. The figure is an op-amp circuit with some of the offset null detail shown.



Figure 13. Details of  $V_{OS}$  Nulling – the "Other" Input

As it's drawn, the V<sub>OS</sub> null pot wiper connects to a point along a V- "clothesline" which carries both the return current from the amplifier and currents from other circuits back to the power supply. These currents will develop a small voltage,  $\Delta V$ , along the conductor between the amplifier V- terminal and the null pot wiper. If the null pot is set on center, the equal halves will form a balanced bridge with the resistors inside the amplifier. The effect of the voltage generated along the wire is balanced at the V<sub>OS</sub> terminals and will have little effect on the amplifier output. On the other hand, if the null pot is unbalanced, to correct an amplifier offset, the bridge will no longer balance. In this

case voltages developed along the "clothesline" will result in a difference voltage at the VOS terminals. For instance, suppose that a 10k null pot balances out the op amp offset when it is set with 3k and 7k branches as shown in the figure. In a 741 the internal resistors are about 1k so that the difference signal at the  $V_{OS}$  terminals will be about 1/8  $\Delta V.$  The gain from these terminals is about twice the gain from the normal input, so that the disturbance acts as if it were an input signal of about 1/4  $\Delta V$ . Using the same assumptions as in the discussion of Figure 9. the current IOwill result in a 10 microvolt input error signal. In this case, however, the error will appear only when the amplifier load current comes from the negative supply. When the load is driven positive the error will disappear. As a result, the  $V_{OS}$ input signal will result in distortion rather than a simple gain error!

An additional problem is created by If, a current returning to the power supply from other circuits. The current from other circuits is not generally related to the op amp signal, and the voltage developed by it will manifest itself as noise. This signal at the null terminals can easily be the dominant noise in the system. A few milliamps of V- current through a few centimeters of wire can result in interference which is orders of magnitude larger than the inherent input noise of the amplifier. The remedy is to make the connection from the null pot wiper direct to the V- pin of the amplifier, as shown in Figure 14. Some amplifiers such as the AD504 and AD510 refer to the null offset terminals to V+. Obviously, the pot wiper should go to the V+ terminal of this type of amplifier. It's important to connect the line directly to the op amp terminal so as to minimize the common impedance shared by the op amp current and the null pot connection.



Figure 14. Connecting the Null Pot for Trouble Free Operation

The considerations for op-amp null pots also apply to the similar trimmers on almost all types of integrated circuits. For example, the AD521 In-Amp null terminals exhibit a gain of about 30 to the output. Although this is much less than in the case of most op-amps, it still warrants care in controlling the null pot wiper return. Table 1 lists the integrated circuits manufactured by Analog Devices, including some popular second-source families, and indicates how internal conversions from differential to single ended are referred. That is, the signals are made to appear with respect to the terminal(s) listed.

Internal Integrator Referred to:		Comments	Internal Integrator Referred To:		Comments	
AD502	V-		AD540	V-		
AD503	V-		AD542	V-		
AD504	<b>V</b> +	External Cap	AD544	V-		
AD506	V-		AD545	V-		
AD507		External Cap to Signal Common or V+	AD559	v-,	DAC Control Loop Integrator	
AD509	-	External Cap to Signal Common or V+		Common	Referred Between V- and	
AD510	V+		A DEG1	N		
AD511	V-		A0301	Common	and Ref. Amp Refer to Common	
AD512	V-				Ref. Bias Amp Refers to V-	
	V-, -in	External Caps, Optional Feedforward to -in	AD562	V-	DAC Control Loop Integrator Referred to V Reference Input Common to Control Loop	
AD514	V-				Isolated from DAC Output Common	
AD515	V-		AD563	V-	DAC Control Loop Integrator	
AD517	V+				Common to Control Loop	
AD518	V+, V-	Internal Feedforward Cap V+ to V- and Integrator to Output	ADECE		Isolated from DAC Output Common	
AD520	V+, V-	Internal Integrator Refers to V+, Internal Input Stage Cap Refers to V-, External Output Caps Refer to V+ and Common	AD565	V-	DAC Control Loop Integrator Referred to V-, Reference Input Common to Control Loop Isolated from DAC Output Common	
AD521	V-	Output Amplifier Integrator Refers to V-	AD566	V-	DAC Control Loop Integrator Referred to V-, Reference Input Common to Control Loop	
AD522	V+, V-	Input Amplifier Refers to V+ Output Amplifier Refers to V-	AD580	V-	Isolated from DAC Output Common	
40522	N.		AD581	V-		
AD523	V= V+ V-	Internal Feedforward Can V+ to V-	AD582	V-		
AU528	v+, v-	and Integrator to Output	AD584	. V-		
AD530	<b>V</b> +	Multiplier Output Amplifier Integrator Refers to V+	AD101A	V-	External Cap (Includes AD201A, AD301A, etc.)	
AD531	V+	Multiplier Output Amplifier Integrator Refers to V+	AD108	V+	External Cap (Includes AD 208, AD 308, etc.)	
AD532	V+	Multiplier Output Amplifier Integrator Refers to V+	AD741	V	Internal Cap (Includes 741J, K, L, etc.)	
AD533	V+	Multiplier Output Amplifier Integrator Refers to V+	This collection of examples won't solve all your potential			
AD534	V-	Output Amplifier	grounding problems. I hope that it will give you some good			
AD535	V-	Output Amplifier	ideas about how to prevent some of them, and it should			
AD536	A V-, V+,	External Integrator to V+, Internal	also give	also give you some of the "inside story" on I.C.'s which you can put to work in very practical ways. There is no		
	Common	reeatorward V- to Common	you can p			

٧-

Internal Buffer Amp

AD537

TABLE 1

mother, but. . .

general grounding method which will prevent all possible problems. The only generally applicable rule is attention to detail, and remember that you can always trust your


# **APPLICATION NOTE**

### A User's Guide to IC Instrumentation Amplifiers

by Jeffrey R. Riskin Manager of Microcircuits Applications Engineering

### INTRODUCTION

It is traditional to begin a discussion of instrumentation amplifiers by saying that an IA is not an operational amplifier. As obvious as this statement is to the informed user, and as awkward as a description by exclusion may be, such an approach is inevitable and perhaps necessary. When an engineer needs a signal conditioning gain block, the first thought that springs to mind is the nearly ultimate flexibility provided by the currently available assortment of low-cost IC op amps. It may well be that an op amp will suffice as an element in a given gain block, but in demanding applications, op amp circuitry will often require extensive and expensive additional circuit elements, specialized manufacturing and/or test instrumentation together with highly skilled personnel to make it all work. The purpose of this article is to explain when and where an instrumentation amplifier may best be employed and where its unique virtues give it an advantage over the more flexible op amp.

### WHAT IS AN INSTRUMENTATION AMPLIFIER?

An instrumentation amplifier is a precision differential voltage gain device that is optimized for operation in an environment hostile to precision measurement. The real world is characterized by deviations from the ideal; temperature fluctuates, electrical noise exists, and voltage drops caused by current through the resistance of leads from remote locations are dictated by the laws of physics. Furthermore, real transducers rarely exhibit zero output impedance and nice neat zero-to-ten-volt ranges. Induced, leaked or coupled electrical interference (noise) is always present to some extent. In brief, even the best "cookbook" must be taken with a grain of salt.

Instrumentation amplifiers are intended to be used whenever acquisition of a useful signal is difficult. IA's must have extremely high input impedances because source impedances may be high and/or unbalanced. Bias and offset currents are low and relatively stable so that the source impedance need not be constant. Balanced differential inputs are provided so that the signal source may be referenced to any reasonable level independent of the IA output load reference. Common mode rejection, a measure of input balance, is very high so that noise pickup and ground drops, characteristic of remote sensor applications, are minimized. Care is taken to provide high, well-characterized stability of critical parameters under varying conditions, such as changing temperatures and supply voltages. Finally, all components that are critical to the performance of the IA are internal to the device (with the exception of a single gaindetermining resistor or resistor-pair). The manufacturer may then optimize, characterize and guarantee the specifications, while the user may in turn depend on a certain level of performance without having to provide his own precision application components or design expertise.

The precision of an IA is provided at the expense of flexibility. By committing to the one specific task of amplifying voltage, the IA manufacturer may optimize performance in this area. An IA is not intended to perform integration, differentiation, rectification, or any other non-voltage-gain function; although possible with an IA, these tasks are best left to operational amplifiers.

To put an instrumentation amplifier to work, the potential user does not require an intimate knowledge of its internal construction. Figure 1, a functional diagram of a basic IA, provides sufficient information for many applications.



Figure 1. Basic Instrumentation Amplifier Functional Diagram

The two inputs shown permit direct interface to "floating" signal sources. The IA, being truly differential, detects only the difference in voltage between its inputs; any commonmode signals (signals present on both inputs), such as noise and voltage drops in ground lines, are subtracted and cancelled at the inputs before amplification takes place.\*

A single resistor or resistor-pair is used to program the IA for the desired gain. The manufacturer will provide a transfer function or gain equation that allows the user to calculate the required values of resistance for a given gain. Special requirements for that resistor or resistors, if any, are also spelled out by the manufacturer.

The output is single-ended and is designed to drive groundreferenced loads as normally found in measurement equipment. The load reference is common to the power supply return although careful consideration must be given to the overall grounding system (more on that later).

Of course, power must be supplied to the IA; as with op amps, this is normally a differential balanced voltage that may be varied over a specified range.

Most instrumentation amplifiers provide some means of adjusting offset voltage (that dc error voltage present at the output when both inputs are grounded). This adjustment is usually made by varying the setting of an external potentiometer. Sense and reference terminals allow remote sensing of output voltage so that effects of IR drops and ground drops may be minimized. For low current non-remote loads, the sense terminal may be tied directly to the output while the reference terminal may be tied to power supply common. There are other uses for sense and reference that will be discussed in the applications section of this article.

### INSIDE AN INSTRUMENTATION AMPLIFIER

While there are many ways of designing an instrumentation amplifier, most such designs can be classified into one of two categories. The most common configuration consists of a number of interconnected operational amplifiers and a precision resistor network. This technique is popular in modular and hybrid instrumentation amplifiers where most practical designs utilize a minimum number of components. Examples are the modular Analog Devices model 605 and hybrid AD522 IA's.

In the other category are designs that, instead of employing op amps, use fundamental active-circuit elements, such as differential circuits and controlled current sources and reflectors; this eliminates all unnecessary or redundant features and tends to minimize active device (transistor) count and decrease the dependence upon accurate resistor matching. This technique is most often employed in the design of monolithic IA's where cost is inversely proportional to chip size. Examples are the monolithic Analog Devices AD520 and AD521 IC IA's. Some older modular IA's (such as the Analog Devices models 602 & 603) also use this technique because suitably precise IC op amps have only recently become readily available. Newer modular IA's may also use this technique because nonlinearity tends to be lower at high gains, although some sacrifice of linearity may exist at lower gains. Examples are the Analog Devices models 606 & 610.

### Op Amp Based IA's

The most simple (and crude) method of implementing a differential gain block with op amps is shown in Figure 2.

\*For applications involving extremely high common-mode voltages, or requiring complete galvanic isolation, *isolation amplifiers* should be used. Analog Devices manufactures a complete line of single and multi-channel isolators.



### Figure 2. Differential Input Voltage Gain Block (Simple Subtractor)

In this circuit, an expressions for  $V_{\mbox{OUT}}$  can be derived by superposition.

The output for  $V_{IN}^+$  ( $V_{IN}^-$  grounded) is:

$$V_{O_1} = V_{IN}^+ \left(\frac{R_2}{R_1 + R_2}\right) \left(\frac{R_3 + R_4}{R_3}\right)$$
 (1)

The output for  $V_{IN}$  - ( $V_{IN}$  + grounded) is:

$$V_{O_2} = -V_{IN}^{-} \left(\frac{R_4}{R_3}\right)$$
(2)

By superposition:

$$V_{O} = V_{O_{1}} + V_{O_{2}}$$
$$= V_{IN}^{+} \left( \frac{R_{2}}{R_{1} + R_{2}} \right) \left( \frac{R_{3} + R_{4}}{R_{3}} \right) - V_{IN}^{-} \left( \frac{R_{4}}{R_{3}} \right)$$
(3)

If  $R_2 = R_4$ ,  $R_1 = R_3$ :

$$V_{\rm O} = \left( V_{\rm IN}^{+} - V_{\rm IN}^{-} \right)^{-} \frac{R_4}{R_3}$$
 (4)

Thus, we have created a simple differential voltage amplifier. The input impedances, however, are low and unequal. Furthermore, all 4 resistors have to be carefully ratiomatched to maintain good common mode rejection:

$$V_{OUT CM} = V_{OUT} \text{ for } V_{IN}^{+} = V_{IN}^{-}$$
$$= V_{IN} \left[ \left( \frac{R_2}{R_1 + R_2} \right) \left( \frac{R_3 + R_4}{R_3} \right) - \left( \frac{R_4}{R_3} \right) \right]$$
(5)

If we are looking for a gain of 1, all resistors will be equal. For a 0.1% mismatch in just one of the resistors:

$$R_{1} = R_{3} = R_{4} = R$$

$$R_{2} = 0.999R$$

$$V_{0 CM} = V_{IN} \left[ \left( \frac{0.999R}{1.999R} \right) \left( \frac{2R}{R} \right) - \left( \frac{R}{R} \right) \right]$$

$$= 0.0005V_{IN} \qquad (6)$$

(Note that if the source resistance is not low and balanced, gain and CMR will be further degraded.)

Considering what is available in the way of reasonably priced standard resistors, one can hardly expect to improve upon this mediocre level of performance. Considering the several serious drawbacks, it is not surprising that this configuration is not used in true instrumentation amplifier designs.

The two-amplifier approach shown in Figure 3 overcomes some of the weaknesses inherent in the simple subtractor of Figure 2.



Figure 3. "Two-Amplifier" Instrumentation Amplifier

Input resistance is high, thus permitting the signal sources to have unbalanced, non-zero output impedance. Furthermore, gain may be changed by switching only one resistor thus allowing CMR to remain constant once initial trimming is accomplished. (CMR is still dependent upon the ratiomatching of four resistors.) The major disadvantage to this design is that the common mode voltage input range is a function of gain and can thus be very poor. By referring to Figure 3, it can be seen that A1 is called upon to amplify a common mode signal by the ratio  $(R_3 + R_4)/R_4$ ; this could lead to saturation of A1 thus leaving no "headroom" to amplify the differential signal of interest. A few modules and hybrids use this configuration because of its simplicity, but it is not optimal.

The most popular configuration for op-amp based instrumentation amplifiers is shown in Figure 4:



Figure 4. "Classic" 3 Op Amp Instrumentation Amplifier

The transfer function of this circuit can be calculated by superposition.

For 
$$V_{IN}^{+} = 0$$
  
 $V_a = V_{IN}^{-} \left(\frac{R_1 + R_G}{R_G}\right)$ 
(7)

$$V_{b} = V_{IN}^{-} \left(\frac{R_{I}'}{R_{G}}\right)$$
(8)

For V<sub>IN</sub> = 0

$$V_{a} = V_{IN}^{+} \left(\frac{R_{1}}{R_{G}}\right)$$
(9)

$$V_{b} = V_{IN}^{+} \left( \frac{R_{1}' + R_{G}}{R_{G}} \right)$$
(10)

$$V_{a} = V_{IN} - \left(\frac{R_{1} + R_{G}}{R_{G}}\right) - V_{IN} + \left(\frac{R_{1}}{R_{2}}\right)$$
(11)

and 
$$V_b = V_{IN}^+ \left(\frac{R_1' + R_G}{R_G}\right) - V_{IN}^- \left(\frac{R_1'}{R_G}\right)$$
 (12)

$$V_{OUT} = -\left(\frac{R_3}{R_2}\right)V_a + V_b\left(\frac{R_3'}{R_2' + R_3'}\right)\left(\frac{R_3 + R_2}{R_2}\right) (13)$$

If  $R_3 = R_3'$ ,  $R_2 = R_2'$ , and  $R_1 = R_1'$ 

$$V_{OUT} = (V_{b} - V_{a}) \left(\frac{R_{3}}{R_{2}}\right)$$
(14)

substituting for V<sub>b</sub> and V<sub>a</sub> and simplifying

$$V_{OUT} = (V_{IN}^{+} - V_{IN}^{-}) (\frac{2R_1}{R_G} + 1) (\frac{R_3}{R_2})$$
 (15)

In this configuration, gain accuracy and CMR still depends upon the ratio-matching of  $R_2$ ,  $R_2'$ ,  $R_3$  and  $R_3'$ . It can be shown, however, that CMR does *not* depend on the matching of  $R_1$  and  $R_1'$ .

$$V_{CM OUT} = (V_a - V_b) = V_{IN}^{+} \left(\frac{R_1 + R_G}{R_G}\right) - V_{IN}^{-} \left(\frac{R_1' + R_G}{R_G}\right) + V_{IN}^{+} \left(\frac{R_1'}{R_G}\right)$$
(16)

but  $V_{CM IN} = V_{IN}^{+} = V_{IN}^{-}$ 

$$V_{CM OUT} = V_{CM IN} \left[ \frac{R_1 + R_G}{R_G} - \frac{R_1}{R_G} - \frac{R_1' + R_G}{R_G} + \frac{R_1'}{R_G} \right] (17)$$
  
=  $V_{CM IN} \left[ \frac{R_1}{R_G} - \frac{R_1}{R_G} + 1 - \frac{R_1'}{R_G} + \frac{R_1'}{R_G} - 1 \right] (18)$   
=  $V_{CM IN} \left[ 0 \right]$   
= 0

Therefore, in theory at least, the user may take as much gain in the front end as he wishes (as determined by  $R_G$ ) without increasing the common mode error signal. Thus, CMRR will theoretically increase in direct proportion to gain, a very useful property. Furthermore, common-mode signals are only amplified by a factor of 1 regardless of gain because no common-mode voltage will appear across  $R_G$ , hence, no common-mode current will flow in it (the input terminals of an op-amp operating normally will have no significant potential difference between them). This means that large common-mode signals may be handled independent of gain.

Finally, because of the symmetry of this configuration, first order common-mode error sources in the input amplifiers, if they track, tend to be cancelled out by the output stage subtractor. These features explain the popularity of this IA design technique; examples include the Analog Devices

### APPLICATION NOTES VOL. 1, 21-23

module model 605 and the hybrid AD522. Both of these products are characterized by their extremely high precision.

IA's of this type may use either FET or Bipolar input operational amplifiers. FET input devices have very low bias currents and are well-suited for use with very high source impedances. FET input op amps, however, generally have poorer CMR than bipolar amplifiers due to non-geometry related mis-matches. (In other words, matching of FET's is largely a function of process control; matching bipolar transistors is less process dependent.) This will manifest itself in lower linearity and CMR for large input voltages. Furthermore, these mis-matches usually cause larger input offset voltage drifts. For these reasons, Analog Devices instrumentation amplifiers use bipolar input stages thus sacrificing low bias currents to achieve high linearity and CMR along with low input offset voltage drift. As technology develops, FET input IA's may become more viable.

### **Dedicated Design IA's**

The second category of IA design is based on minimum active device count; a virtue for monolithic IC circuits. The basic schematic for such a design is shown in Figure 5.



Figure 5. Typical IC IA Basic Schematic

Forward gain is provided by the input differential stage  $\mathbf{Q}_1$  and  $\mathbf{Q}_2$  whose current gain (transconductance) is  $1/R_G$  (amps/volt) and the main signal amplifier  $\mathbf{A}_1$  which senses differences in input stage collector currents. When the output is connected back to sense (with reference grounded) differential stage  $\mathbf{Q}_3$  and  $\mathbf{Q}_4$  acts as a feedback errorsensing amplifier with a transconductance of  $1/R_S$  (amps/volt). As senses the collector current imbalance in that stage.

When a differential voltage is applied to the inputs, the collector currents of  $Q_1$  and  $Q_2$  tend to become unbalanced by  $(V_{IN}^+ - V_{IN}^-)/R_G$ . This is sensed by  $A_1$  which develops an error voltage between the sense and reference points. This, in turn, tries to unbalance the collector currents in  $Q_3$  and  $Q_4$  by  $(V_{SENSE} - V_{REF})/R_S$ . That unbalance is sensed by  $A_2$  which then adjusts  $I_3$  and  $I_4$  to equalize the collector currents in  $Q_3$  and  $Q_4$  ( $I_4 - I_3 = (V_S - V_R)/R_S$ ). A<sub>2</sub> simultaneously adjusts  $I_1$  and  $I_2$  such that  $I_1 - I_2 = I_4 - I_3$ . Balance is reached when:

$$\frac{V_{\rm S} - V_{\rm R}}{(I_4 - I_3) R_{\rm S}} = \frac{V_1 - V_2}{(I_1 - I_2) R_{\rm C}}$$
(19)

$$if \frac{V_{S} - V_{R}}{V_{1} - V_{2}} = \frac{V_{OUT}}{V_{IN}} = Gain$$
(20)  
and  $I_{4} - I_{3} = I_{1} - I_{2}$   
$$Gain = \frac{R_{SCALE}}{R_{GAIN}}$$
(21)

It is apparent from this analysis that the requirement for carefully matched resistors changes to a requirement for carefully matched active devices. In IC technology, this is possible by utilization of precision photographic techniques along with careful design layout and well-controlled processing. The result is a good trade-off between high performance and low cost.

This design configuration describes the Analog Devices AD520, the industry's first monolithic IC IA. The AD521 is a second-generation monolithic IA offering improved performance at a reduced cost. \*

### INSTRUMENTATION AMPLIFIER SPECIFICATIONS

To successfully apply any electronic component, a full understanding of its specifications is required. That is to say, the numbers contained in a spec sheet are of little value if the user doesn't have a clear picture of what each spec means. In this section, a typical instrumentation amplifier specification sheet will be reviewed. Each individual specification will be discussed in terms of how it is measured and what error it might contribute to the overall performance of the circuit. In some cases, a given specification may not affect a particular application; the more common situations of this type will be discussed.

Table 1 is the specification sheet for the Analog Devices AD522 instrumentation amplifier, chosen for its rather complete characterization and its varity of available versions.

At the top of the spec sheet is the statement that the listed specs are typical @  $V_S = \pm 15V$ ,  $R_L = 2k\Omega$  and  $T_A = \pm 25^{\circ}C$  unless otherwise specified. This tells the user that these are the normal operating conditions under which the device is tested. Deviations from these conditions might degrade (or improve) performance. When deviations from the "normal" conditions are likely (such as a change in temperature) the significant effects are usually indicated within the specs. This statement also tells us that all numbers are typical unless noted; "typical" means that the manufacturers characterization process has shown this number to be average, but individual devices may vary.

Specifications not discussed in detail are self-explanatory and require only a basic knowledge of electronic measurements. Those specs do not apply uniquely to instrumentation amplifiers.

#### Gain

These specs relate to the transfer function of the device.

Gain Equation: G = 1 + 
$$\frac{2(10^5)}{R_G}$$
 (22)

To select an R<sub>G</sub> for a given gain, solve the equation for R<sub>G</sub>

(in ohms): 
$$R_{G} = \frac{200,000}{G-1}$$
 (23)

\*The AD521 data sheet, available from Analog Devices, offers a complete circuit description along with specifications and applications of this versatile device.

### TABLE 1 AD522 SPECIFICATIONS

### (Typical @ $+V_S = \pm 15V$ , $R_L = 2k\Omega \& T_A = +25^{\circ}C$ unless otherwise specified)

MODEL	AD522A	AD522B	AD522S
GAIN Gain Equation	$1 + \frac{2(10^5)}{R}$	•	
Gain Range	n <sub>G</sub> 1 to 1000		•
G = 1	0.2% max	0.05% max	••
G = 1000	1.0% max	0.2% max	••
Nonlinearity, max			
G = 1	0.005% of F.S. (±10V)	0.001%	••
G = 100	0.006% of F.S. (±10V)	0.0025%	••
Gain vs. Temp, max	0.01/0.011.0. (±1047	0.000/0	
G = 1	2ppm/°C (1ppm/°C typ)	•	•
G = 1000	50ppm/°C (25ppm/°C typ)	· · · · · · · · · · · · · · · · · · ·	•
OUTPUT CHARACTERISTICS Output Rating	±10V @ 5mA min	•	•
DYNAMIC RESPONSE Small Signal (-3dB)			
G = 1	300kHz	•	
G = 100 Full Power GBW	JKHZ 1 5kHz	•	
Slew Rate	0.1V/µs	•	•
Settling Time to 0.1%, G = 100	0.5ms	•	•
to 0.01%, G = 100	5ms		
to $0.01\%$ , G = 10 to $0.01\%$ G = 1	2ms 0.5ms	•	•
	0.5113		
Offsets Referred to Input Initial Offset Voltage (adj. to 0)			
G = 1 vs. Temperature, max	±400μV max (±200μV typ)	±200μV max (±100μV typ)	±200μV max (±100μV typ)
G = 1 G = 1000	±50μV/°C(±10μV/°C typ) ±6μV/°C	±25μV/°C(±5μV/°C tγp) ±2μV/°C	±100μV/°C(±10μV/°C typ) ±6μV/°C
1 <g<1000< td=""><td><math>\pm\left(\frac{50}{G}+6\right)\mu V/^{\circ}C</math></td><td><math>\pm \left(\frac{25}{G}+2\right) \mu V/^{\circ}C</math></td><td><math display="block">\pm \left(\frac{100}{G} + 6\right) \mu V/^{\circ} C</math></td></g<1000<>	$\pm\left(\frac{50}{G}+6\right)\mu V/^{\circ}C$	$\pm \left(\frac{25}{G}+2\right) \mu V/^{\circ}C$	$\pm \left(\frac{100}{G} + 6\right) \mu V/^{\circ} C$
vs. Supply, max	+20)////	•	•
G = 1000	$\pm 20\mu V/\%$	•	•
Input Bias Current			
Initial max, +25°C	±25nA	±15nA	±25nA
vs. Temperature	±100pA/°C	±50pA/°C	±100pA/ <sup>°</sup> ,C
Input Offset Current	+20=0	+10=4	+20= 4
vs. Temperature	±100pA/°C	±50pA/°C	±100pA/°C
INPLIT			
Input Impedance			
Differential	10 <sup>9</sup> Ω	•	•
Common Mode	10 <sup>9</sup> Ω	*	•
Minimum Differential Input	+10V	•	•
Maximum Differential Input	±20V	•	•
Maximum Common Mode Linear	±10V		•
Maximum Common Mode Input	±15V		
Min @ ±10V, 1kΩ Source			
Imbalance			
G = 1 (dc to 30Hz)	75dB (90dB typ)	80dB (100dB typ)	75dB (90dB typ)
G = 10 (dc to 10Hz)	90dB (100dB typ)	95dB (110dB typ)	90dB (110dB typ)
G = 100 (dc to 3Hz) G = 1000 (dc to 1Hz)	100dB (120dB typ)	110dB (>120dB typ)	100dB (>120dB typ)
G = 1 to 1000 (dc to 60Hz)	75dB (88dB typ)	80dB (88dB typ)	*
NOISE	1	•	
Voltage Noise, RTI			
0.1Hz to 100Hz (p-p)			
G = 1000	15μV	•	•
10Hz to 10kHz (rms)	1.0µL ¥		
G = 1	15µV	•	•
TEMPERATURE RANGE			
Specified Performance	-25°C to +85°C	•	-55°C to +125°C
Operating	-55°C to +125°C	•	•
	-05 C to +150 C		,
Power Supply Bange	±(5 to 18)V	•	
Quiescent Current, max @ ±15V	±10mA	±8mA	±8mA
*Constituenting		enifications subject to change with	

21

For example:

$$G = 1 : R_G = \infty \text{ (open circuit)}$$

$$G = 10 : R_G = 22,222\Omega$$

$$G = 100 : R_G = 2020.2\Omega$$

$$G = 1000: R_G = 200.20\Omega$$

Of course the user must provide a very clean circuit board to realize an accurate gain of 1 since  $200M\Omega$  leakage resistance will cause a gain error or 0.1%.

### Gain Range

Specified at 1 to 1000, this device may (and in fact will) work at higher gains, but the manufacturer will not promise any particular level of performance. In practice, noise and drift may make higher gains impractical for this device.

### **Equation Error**

The number given by this specification describes maximum deviation from the gain equation. The user can trim the gain (above unity) or can compensate elsewhere in his design. If his data is eventually digitized and fed to an "intelligent system" (such as a microprocessor), he might be able to correct for gain errors by measuring a reference and multiplying by a constant.

### Nonlinearity

Nonlinearity is defined as the deviation from a straight line on the plot of output versus input. Figure 6a shows the transfer function of a device with exaggerated nonlinearity. The magnitude of this error can be calculated thus:

To confuse matters, this deviation can be specified relative to *any* straight line or to a specific straight line. There are two commonly-used methods of specifying this ideal straight line relative to the performance of a precision measurement device.

The "Best Straight Line" method of nonlinearity specification consists of measuring the peak positive and negative deviations and adjusting the slope of the device transfer function (by adjusting the gain and offset) so that these maximum positive and negative errors are equal. This method yields the best specifications but is difficult to implement in that it requires that the user examine the entire output signal range to determine these maximum positive and negative deviations. The results of a best-straight-line calibration is shown by the transfer function of Figure 6b.

The "End-Point" method of specifying nonlinearity requires that the user perform his offset and/or gain calibrations at the extremes of the output range. This is much easier to implement but may result in nonlinearity errors of up to twice these attained with best-straight-line techniques. This worst case will occur when the transfer function is "bowed" in one direction only. Figure 8c shows the results of endpoint calibration.

Most linear devices, such as instrumentation amplifiers, are specified for best-straight-line linearity. The user must take this into consideration when evaluating the error budget for his application. Regardless of the method used to specify nonlinearity, the errors thus created are irreducible. That is to say that these errors are neither fixed nor proportional to input or output voltage and can not be reduced by adjustment.

Referring to the AD522 specifications, the larger number at G = 100 indicates that in the AD522, nonlinearity increases with gain.



Figure 6. Nonlinear Transfer Function

### Gain vs. Temperature

These numbers give both maximum and typical deviations from the gain equation as a function of temperature. An intelligent system can correct for this with an "auto-gain" cycle (measure a reference and re-normalize).

### Settling Time

Settling time is defined as that length of time required for the output voltage to approach and remain within a certain tolerance of its final value. It is usually specified for a fast full scale input step and includes output slewing time. Since several factors contribute to the overall settling time, fast settling to 0.1% doesn't necessarily mean proportionally fast-settling to 0.01%. In addition, settling time is not necessarily a function of gain. Some of the contributing factors include slew rate limiting, under-damping (ringing) and thermal gradients ("long tails").

### Voltage Offset

Voltage offset specifications are often considered a figure of merit for instrumentation amplifiers. While initial offset may be adjusted to zero, shifts in offset voltage could cause errors. Intelligent systems can often correct for this factor with an auto-zero cycle, but there are many small-signal high-gain applications that don't have this capability.

Voltage offset and offset drift comprise two components each; input and output offset and offset drift. Input offset is that component of offset that is directly proportional to gain, i.e., input offset as measured at the output at G = 100is 100 times greater than at G = 1. Output offset is independent of gain. At low gains, output offset drift is dominant, while at high gains input offset drift dominates. Therefore, the output offset voltage drift is normally specified as drift at G = 1 (where input effects are insignificant), while input offset voltage drift is given by drift specification at a high gain (where output offset effects are negligible). All inputrelated numbers are referred to the input (RTI) which is to say that the effect on the output is "G" times larger. Voltage offset vs. power supply is also specified at one or more gain settings and is also RTI.

#### **Input Bias Currents**

Input bias currents are those currents necessary to bias the input transistors of a dc amplifier. FET input devices have lower bias currents, but those currents increase dramatically with temperature, doubling approximately every  $11^{\circ}$ C. Since bias currents can be considered as a source of voltage offset (when multiplied by source resistance), the change in bias currents is of more concern than the magnitude of the bias currents. Input offset current is the difference between the two input bias currents.

Although instrumentation amplifiers have differential inputs, there must be a return path for the bias currents. If this is not provided, those currents will charge stray capacitances, causing the output to drift uncontrollably or to saturate. Therefore, when amplifying "floating" input sources such as transformers and thermocouples, as well as ac-coupled sources, there must still be a dc path from each input to ground.

#### **Common-Mode Rejection**

Common-mode rejection is a measure of the change in output voltage when both inputs are changed equal amounts. These specifications are usually given for a full-range input voltage change and a specified source imbalance. "Commonmode rejection ratio" (CMRR) is a ratio expression while "common-mode rejection" (CMR) is the logarithm of that ratio. For example, a CMRR of 10,000 corresponds to a CMR of 80dB.

In most IA's the CMRR increases with gain. This is because most designs have a front-end configuration that does not amplify common-mode signals. Since the standard for CMRR specifications is referred to the output (RTO), a gain for differential signals in the total absence of gain for commonmode output signals will yield a 1-to-1 improvement of CMRR with gain. This means that the common-mode output error signal will not increase with gain, it does not mean that it decreases with gain! At higher gains, however, amplifier bandwidth decreases. Since differences in phase-shift through the differential input stage will show up as a common-mode error, CMRR becomes more frequency dependent at high gains.

### **Error Budget Analysis**

To illustrate how instrumentation amplifier specifications are applied, we will now examine a typical case where an AD522 is required to amplify the output of an unbalanced transducer.



Figure 7. Typical AD522B Application

Figure 7 shows a differential transducer, unbalanced by  $1k\Omega$ , supplying a 0 to 1 volt signal to a remotely located AD522B. The output of the IA feeds a 12 bit A to D converter with a 0 to 10 volt input voltage range. There is 1 volt of peak-to-peak 0 to 10Hz noise on the ground return appearing as a common-mode signal at the inputs of the IA. The operating temperature range is  $-25^{\circ}$ C to  $+85^{\circ}$ C; calibration is performed at  $+25^{\circ}$ C.

The input signal must be amplified by a factor of 10 in order to utilize the full resolution of the A to D converter. Solving the gain equation for G = 10 gives a value of  $22.22k\Omega$  for R<sub>G</sub>.

Table 2 lists all applicable error sources and their corresponding effects on accuracy. Initial errors are defined as those errors that can be reduced to a negligible amount by performance of an initial calibration.

Reducible errors include these initial errors along with other errors that occur during normal operation that may be corrected by an adaptive or "intelligent" system. For example, changes in gain or offset may be measured during an auto-zero/auto-gain cycle by measuring two known voltages (a precision reference and ground, for example). This is a common practice in computer or processor-controlled equipment.

Irreducible errors are errors which can not be readily corrected either at initial calibration or in use. It could be argued that an array of precision references would permit a software linearity correction, but in most applications that would be unrealistically cumbersome.

The total error "as built" is approximately 5540ppm or 0.55%. If an initial calibration is performed, this number is reduced by 2210ppm to 3330ppm = 0.33%. Note that 3000ppm of this is gain drift.

In many applications, differential linearity and resolution are of prime importance. This would be so in cases where the absolute value of a variable is less important than changes in value. In these applications, only the irreducible errors (57.8ppm = 0.006%) are significant. Furthermore, if a system has an intelligent processor monitoring the A to D output, the addition of a auto-gain/auto-zero cycle will remove all reducible errors and may eliminate the requirement for initial calibration. This will also reduce errors to 0.006%.

In the above example, the system can justifiably make use of a 13 bit A to D converter for its differential linearity and

### TABLE 2 AD522B ERRORS

Error Source	AD522B Specs	Calculation	Initial Effects on Accuracy (May be Calibrated)	Reducible Effects on Accuracy (Correctable by "Intelligent" System)	Irreducible Effects on Accuracy
Gain Error	±0.2%	±0.2% = ±2000ppm	±2000ppm	±2000ppm	<u> </u>
Gain Instability	±50ppm/°C	(±50ppm)(85°C -25°C) = ±3000ppm	'	±3000ppm	-
Gain Nonlinearity	±0.0025%	±0.0025% = ±25ppm		-	±25ppm
Offset Voltage	±200μV, RTI	$\pm 200 \mu V / 1 V = \pm 200 ppm$	±200ppm	±200ppm	_
Offset Voltage Drift	±4.5µV/°C	(4.5µV/°C)(85°C -25°C) = 270µV/1V = 270ppm	-	±270ppm	-
Offset Current	±10nA	[±10nA][1kΩ] = ±10μV = ±10ppm	±10ppm	±10ppm	-
Offset Current Drift	±50pA/°C	$[\pm 50 \text{pA}][85^{\circ}\text{C} -25^{\circ}\text{C}][1 \text{k}\Omega]$ = $\pm 3 \mu \text{V} = \pm 3 \text{ppm}$	-	±3ppm	-
Common Mode Rejection	95dB	$-95dB = 20 \log \epsilon$ $\epsilon = 0.0000178 = 17.8 ppm$	-	_ `	±17.8ppm
Noise	- 15μV p-p (0.1Hz to 100Hz)	15µV/1V = 15ppm	-	_	±15ppm
Totals			2210ppm	5483ppm	57.8ppm

resolution. Dynamic range exceeds 84dB (14 bits). Absolute accuracy depends on calibration and system interaction capabilities; it might be as good as the resolution (0.006%) or as poor as the initial accuracy (0.55%).

### INSTRUMENTATION AMPLIFIER APPLICATIONS

#### **General Considerations**

Whenever a precision high-gain device-such as an instrumentation amplifier-is used, certain precautions apply. Obviously, it is wise to have a clean layout, short wire runs where possible and a carefully considered grounding scheme. Figure 8 shows a well-thought out approach to IA interconnection.





A properly designed instrumentation amplifier exhibits low sensitivity to power supply variations; the AD522, for example, shows an RTI offset variation of only  $0.2\mu$ V per percent of power supply change at G = 1000. At increasing frequencies, however, this rejection factor will degrade as internal capacitances permit more power supply noise to find its way into the signal path. This effect can be minimized by bypassing the power supplies, as close to the IA as possible, with  $0.1\mu$ F ceramic disc capacitors. Larger

### VOL. 1, 21-28 APPLICATION NOTES

tantalum capacitors would be effective against lower frequency variations, but a competent IA is capable of rejecting most of these slower changes.

The offset adjustment pot usually affects the balance of the high gain differential input stage. Short wire runs to this pot will minimize injection of noise into a sensitive location.

The gain-determining resistor,  $R_G$ , is often remotely located for purposes of gain switching. A well-designed IA will tolerate this to a certain extent, but stray capacitances and wiring inductance may disturb the frequency compensation of the device. Sometimes it becomes necessary to install a series RC right at the  $R_G$  terminals of the IA to add a compensating zero to correct for LC resonances caused by stray inductances and capacitances. This lead compensation may improve stability at the cost of a peak in the frequency response curve at the high end. Unfortunately, this compensation, if required, depends on the individual application and is usually determined experimentally.

Most IA's are provided with "sense" and "reference" outputs. While there are several interesting uses for these features (to be discussed later), the most basic application is remote load sensing. This essentially puts the IR drops "inside the loop" of the IA and is most useful when driving remote and/or heavy loads or when the load ground is not firmly "anchored" to the power supply returns.

Grounding is a topic worthy of its own application note (see "An IC Amplifier User's Guide to Decoupling, Grounds, etc." by A. P. Brokaw). In the case of instrumentation amplifiers, the main thing to remember is that all signal and power returns must eventually have a direct or indirect common point. Direct coupling of IA inputs make it necessary to provide signal ground returns for input amplifier bias currents. Figure 8 shows a direct connection. If a "floating" source or ac coupling is used, indirect returns similar to those shown in Figure 9 must be provided.



a). Transformer Coupled



b). Thermocouple



Figure 9. Indirect Ground Returns for "Floating" Transducers

Signals from remote transducers are often transmitted to the IA through shielded cables. While this may well serve to reduce noise pick-up, the distributed RC's in such cabling can cause differential phase shifts in those lines. When ac common-mode signals are present, these phase shifts will reduce common-mode rejection. The same effect will occur with remote  $R_G$ 's located at the end of shielded cables. If the shields could be driven by the common-mode signal, the cable capacitance could be "boot-strapped" thus making the capacitance effectively zero for common-mode signals. The data guard output of the AD522 provides the commonmode component of the input signals and can be used to drive the shields of coaxial input cables and increase ac CMR. Figure 8 illustrates this connection; if not used, the data quard should be left unconnected.



Figure 10. Current-Booster Output

### Boosted Output

In the previous section, use of the sense terminal for remote load sensing was discussed. Another use of that terminal is illustrated in Figure 10.

Typically, IC instrumentation amplifiers are rated for a full  $\pm 10$  volt output swing into  $2k\Omega$ . In some applications, however, the need exists to drive more current into heavier loads. Figure 10 shows how a high-current booster may be connected "inside the loop" of an instrumentation amplifier to provide the required current boost without significantly degrading overall performance. Nonlinearities, offset and gain inaccuracies of the buffer are minimized by the loop gain of the IA output amplifier. Offset drift of the buffer is similarly reduced.

#### Offset Load

The reference terminal may be used to offset the output by up to  $\pm 10V$ . This is useful when the load is "floating" or does not share a ground with the rest of the system. It also provides a direct means of injecting a precise offset.

Two caveats apply to the use of the reference pin. When the IA is of the three-amplifier configuration shown in Figure 4 (as is the AD522), it is necessary that nearly zero impedance be presented to the reference terminal. It can be shown that any significant resistance from the reference terminal to ground increases the gain of the non-inverting signal path thereby upsetting the common-mode rejection of the IA. An operational amplifier may be used to provide that low impedance reference point as shown in Figure 11. The input offset voltage characteristics of that amplifier will add directly to the offset voltage performance of the IA.



Figure 11. Use of Reference Terminal to Provide Output Offset

The other precaution is more obvious. The output voltage range of an IA is clearly specified; if that range is mostly used up by offset at the reference terminal not much range is left for the signal. In other words, the sum of the offset and signal may not exceed the specified output voltage range of the IA.

#### **CMR Trim**

The effect of resistance in the reference termination may be used to advantage. A short-term CMR improvement can be realized with the circuit shown in Figure 12.

While applying a low-frequency 20 volt peak-to-peak input signal to both inputs, the pot should be adjusted for an output null. In many cases this adjustment will not improve matters on a long-term basis since the common-mode rejection of the device is determined by the long-term stability of internal components (which will drift regardless of what happens externally).



Figure 12. Common Mode Rejection Trim

#### Controlled Currents

An instrumentation amplifier can be turned into a voltageto-current converter by taking advantage of the sense and reference terminals as shown in Figure 13.



Figure 13. Voltage-To-Current Converter

By establishing a reference at the "low" side of a current setting resistor, an output current may be defined as a function of input voltage, gain and the value of that resistor. Since only a small current is demanded at the input of the buffer amplifier  $A_2$ , the forced current  $I_L$  will largely flow through the load. Offset and drift specifications of  $A_2$  must be added to the output offset and drift specifications of the IA.

### CONCLUSIONS

Thus characterized, the instrumentation amplifier stands ready to take its place in the Grand Order of Things. The preliminary contention that an IA is not a special sort of operational amplifier should now be obvious. Its versatility is limited in scope but its applications are limited only by the imagination of the potential user. As a precision linear device, an IA is qualified mainly by its specifications, a full understanding of which is necessary to successfully use it to advantage. Analog Devices, as a long time supplier of components for precision measurement applications, offers a full spectrum of instrumentation amplifiers in modular, hybrid and monolithic IC form, each ideally suited to particular applications. We hope that this article will help clarify the issues involved and will aid in the selection of a suitable device for a particular application.



# APPLICATION NOTE

### Interfacing the AD558 DACPORT™ to Microprocessors

### by Doug Grant

The AD558 represents a major breakthrough in monolithic DAC technology. It is a true <u>complete</u> 8-bit unit including reference, output amplifier, and data latch on a single chip designed to operate from a single positive power supply. Figure 1 shows the block diagram of the device. The internal reference is a 1.2 volt bandgap type. The actual digital-to-analog conversion is accomplished by means of eight PNP current switches driving a precision thin-film R/2R ladder network to produce a direct unbuffered 0 to 400 millivolt analog signal. The high-speed output amplifier provides pin-selectable output scales of 0 to 2.56 volts and 0 to 10.00 volts. Settling time of the voltage output is typically 700 nanoseconds for a full-scale step, and the resistive pulldown output stage with a proprietary anti-saturation driver provides single-supply operation.



### Figure 1. AD558 Functional Block Diagram

The PNP current switches are driven from the outputs of the octal data latch. This latch is fabricated using Analog Devices' linear-compatible-1<sup>2</sup>L technology. This process provides a dense, low-power logic family which can be produced without compromising the linear components necessary for converter design.

The latch is operated from two TTL-compatible control signals,  $\overrightarrow{CS}$  and  $\overrightarrow{CE}$ . Figure 2 shows the truth table for the latch. The  $\overrightarrow{CS}$  and  $\overrightarrow{CE}$  inputs are interchangeable, and the latch is transparent when both  $\overrightarrow{CS}$  and  $\overrightarrow{CE}$  are low. When either control input returns high, the eight-bit data word

DACPORT is a trademark of Analog Devices, Inc.

is latched and the analog output is unaffected by further activity on the data lines. This latch permits simple interface to many popular microprocessors, as will be shown in the remainder of this application note.

Input Data	CE	cs	DAC Data	Condition
0	0	0	0	"transparent"
1	0	0	1	"transparent"
0	_ <b>_</b> _ −	0	0	latching
1 ·	Æ	0	1	latching
0	0	₹	0	latching
1	0	Æ	1	latching
x	1	х	previous data	latched
х	х	1	previous data	latched
Notes:	<b>X</b> = Do	es not m	atter .	

▲ = Logic Threshold at Positive-Going Transition

Figure 2. AD558 Control Logic Truth Table

### **GENERAL CONCEPTS**

While microprocessor control signals vary widely from one architecture to the next, two conditions must be signalled to the AD558. First, the processor must indicate which memory (or 1/O) location is being operated upon. An address decoder is used to provide a unique signal for each distinct address. This signal is normally applied to  $\overline{CS}$  (Chip Select). Depending on system complexity, this decoding may range from direct connection to an address line to a complete decoding of all memory locations. The second signal necessary is an indication of whether the data on the bus is flowing from processor to memory (WRITE) or from memory to processor (READ). In the case of a DAC, where data is flowing from the processor, a WRITE signal is used. This signal is normally applied to the DACPORT  $\overline{CE}$  (Chip Enable).

### 8080A Interface

The 8080A microprocessor provides two possible methods of sending data to an AD558 or other I/O port: memorymapped or isolated I/O. Both types are useful and will be examined. In memory-mapped I/O, the I/O devices are treated as part of the memory array. This allows the full range of memory reference instructions and addressing modes to be used to manipulate the data. The isolated I/O technique treats the I/O devices as separate system elements, accessed by READ and WRITE signals distinct from the memory READ and WRITE signals. In the 8080A, while there are 64K memory locations, there are only 256 dedicated I/O addresses. This permits simpler address decoding in some systems. The primary disadvantage of isolated I/O is that all data must pass through the accumulator. Direct transfer of data from a register (or memory) to an I/O device is not possible.

READ and WRITE signals for memory and I/O are available on the 8080A data bus at the beginning of each machine cycle and are latched externally. The latch function can be accomplished with dedicated chips such as the 8228 (see Figure 3) or a few packages of random logic (Figure 4). If an active low decoded address signal is applied to pin 10 of the AD558 ( $\overline{CS}$ ) and the  $\overline{MEMW}$  (or  $\overline{OUT}$ ) is applied to pin 9 ( $\overline{CE}$ ), the data will be latched and the analog output updated whenever the processor writes into the chosen address.

If, for example, a previous subroutine has generated a byte of data to be sent to the DAC, and returned this byte in the B register, a simple routine such as:

### MOV A, B OUT F1

will send the data to an AD558 residing at I/O address F1. If memory-mapped I/O is used instead, the move to the accumulator is unnecessary, and the code becomes simply:

LXI H, (16 BIT DAC ADDRESS) MOV M, B



Figure 3. Control Signal Generation with 8228 System Controller



Figure 4. Control Signal Generation with Standard Logic



#### Figure 5. Control Signal Connections to AD558

### 8085A Interface

The 8085A is a somewhat improved version of the 8080A. It includes an on-chip clock generator requiring only a crystal (or LC or RC tuned circuit) to establish the oscillator frequency. In addition to more flexible interrupt handling capability, higher speed, and on-chip serial I/O capability, the 8085A operates from a single 5 volt power supply. Since a complete family of 8085A compatible peripheral components and memory devices are also available for single-supply operation, it is unnecessary and inconvenient to add a negative power supply to a system just to support a DAC. For this reason, the AD558 with its single power requirement is clearly the best choice for an analog output port.

The 8085A uses a multiplexed Address/Data bus, which contains the lower 8 bits of the desired address during the first clock cycle of a machine cycle. The ALE signal is used to latch the lower half of the address. For the second and third clock cycles, the bus contains the data word.

As with the 8080A, there are two possible I/O techniques: isolated and memory-mapped. Since the upper and lower 8 bits of the address are identical in I/O operations, it is not necessary to latch the lower 8 bits and decode all 16. The  $IO/\overline{M}$  signal can be used in the address decoder to signify that the address on the bus is an I/O address, not a memory location. The active low decoded address can then be applied to the AD558  $\overline{CS}$ .



Figure 6. 8085A – AD558 Timing Diagram

The address decoding for memory-mapped I/O is slightly more complex since the total 16-bit address must be dealt with. System complexity will dictate exactly how many distinct addresses must be decoded, and in smaller systems it may be possible to locate an AD558 in a large block of otherwise vacant locations. Of course, memory-mapped I/O allows the full range of memory reference instructions to be used, while isolated I/O requires data to pass through the accumulator before being sent to the DAC.

Data validity is a subtle point when considering memorymapped I/O, where the DAC appears as a write-only-memory. When writing to a RAM, it is permissible to have bad data on the bus during the WRITE cycle (as long as it becomes valid by the end of the operation), since the outside world is not affected by this data. However, unstable data during writes to a DAC can cause observable (and usually undesirable) activity on the output. Thus, WRITE timing for a particular processor must be closely examined to determine data validity.

The  $\overline{CE}$  input of the AD558 can be driven directly from the  $\overline{WR}$  of the 8085A, even though the data bus is not stable

until 40 nanoseconds after the falling edge of  $\overline{WR}$ . Since the AD558 internal circuitry does not respond to pulses less than 60 nanoseconds wide on the data inputs, any invalid data during this 40 nanosecond period does not produce an erroneous output.

In the case of an 8085A with a heavily-loaded bus,  $t_{WDL}$  may be extended long enough to cause bad data to reach the AD558 and produce an incorrect analog output. If this temporary anomaly can be tolerated, then  $\overline{WR}$  can be used to provide the DACPORT's  $\overline{CE}$  input. If the output glitch is undesirable, the circuits of Figure 7 will provide valid signals for  $\overline{CE}$ .

Systems using the 5MHz 8085A-2 can use  $\overline{WR}$  directly for  $\overline{CE}$ , since  $t_{WDL}$  is only 20 nanoseconds maximum. Furthermore, since  $t_{WD}$  is only 60 nanoseconds, the one-shot method shown in Figure 7a does not apply.



Figure 7a. AD558 CE Generated from 8085A WR Rising Edge



Figure 7b. CE Generated from WR and CLK



Figure 8. AD558 – 8085A Interface

### 8048/8748 Interface

The 8048 series of single-chip microcomputers offers two methods of I/O interfacing. The first is a modified version of the isolated I/O described for the 8080A. It differs in that the 8048 contains two decoded and latched I/O ports on the chip. The instructions OUTL P1,A and OUTL P2,A perform the functions of sending the accumulator contents to PORT 1 or PORT 2, respectively. The AD558 can reside directly on either port if pins 9 and 10 are hard-wired to a logic 0\*. In this mode, the internal latch appears transparent, and activity on the data inputs causes the DAC output to change. Figure 9 shows a typical connection scheme.

\*The technique of hard-wiring  $\overline{CS}$  and  $\overline{CE}$  low can be used with other single-chip microcomputers (such as the 6801, 3870, 6500/1, PIC1650) which feature built-in latched I/O ports. The 8048 is chosen as a representative example. The AD558 can also be used in this mode in non- $\mu$ Papplications.

21



Figure 9. AD558 Connected/to Dedicated I/O Port of 8048 Microcomputer

A second method of interface is necessary in 8048-based systems with more than two I/O devices. The 8048 BUS port allows system memory and I/O expansion, with the  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals controlling data flow on this bus. During a WRITE to external memory (or memory-mapped I/O devices) the falling edge of ALE latches the address from the bus. The decoded address (active low) is then applied to  $\overline{\text{CS}}$  of the AD558. Since this control scheme is very similar to 8085 operation, many 8085 system components may be used. However, as with the 8048, when the  $\overline{\text{WR}}$  of the 8048 goes low, data is not yet valid on the bus. The falling edge of  $\overline{\text{WR}}$  should be used to trigger a one-shot whose low-going output drives the  $\overline{\text{CE}}$  of the AD558.



Figure 10. 8048 Timing for External Memory Write





In this external memory mode, data is sent from the accumulator to the external memory using MOVX @ Rr, A instructions. These instructions use the RAM pointer registers R0 and R1 to point to one of 256 external memory addresses. Figures 10 and 11 demonstrate this operating mode.

#### 6800/650X Series Interface\*

The 6800 microprocessor family has only one method of data exchange to peripheral devices: memory mapping. Thus it is possible to use any address in the full 64K memory space for I/O devices. Since the address bus of the 6800 is three-state, a signal called VMA is provided to indicate that the bus contains a valid memory address. This signal

normally used as a part of the address decoding logic to prevent inadvertent writes to memory at times when the address bus is being controlled by an external device (such as a DMA controller).



Figure 12, 6800 System Write Timing

Read/Write signaling is accomplished by use of two signals,  $R/\overline{W}$  and  $\phi 2$ . The state of  $R/\overline{W}$  during the up time of  $\phi 2$  (E on 6802) determines whether a Read or Write is in progress. This requires validity of both  $\overline{W}$  and  $\phi 2$  rather than simply a  $\overline{WR}$  to operate the AD558  $\overline{CE}$  input. To further complicate matters, Figure 12 shows that there is a period of time when all control signals are valid, but data is *not*. In systems where spurious outputs can be tolerated (such as de-glitched systems or systems unable to respond to sub-microsecond pulses) the control signal connection scheme of Figure 13a is sufficient.

This scheme produces a  $\overline{\text{CS}}$  signal for the AD558 when VMA,  $\phi 2$  and A15 are all high. The R/W signal is used for CE.

The circuit of Figure 13b uses a 74LS221 dual one-shot triggered by  $\phi 2$  and  $\overline{W}$  validity to produce the delayed pulse necessary to operate the AD558  $\overline{CE}$  input. This delayed pulse allows only valid data into the AD558 data latch.







Figure 13b, Glitch-Free 6800 Interface

\*Although this discussion will refer to 6800 control signals, the 650X series bus architecture is similar (with the exception of VMA which is not available on the 650X). For example, tDDW (see Figure 12) is 200 nanoseconds max on the 650X.

### Z80 Interface

The Z80 processor uses an instruction set which includes all the 8080A instructions as well as several other operations. It operates from a single +5 volt supply; therefore Z80-based systems do not generally have negative power supplies available to power a DAC. The AD558 is thus well suited to serve as an analog output port for such a system.

As with the 8080A, both isolated and memory-mapped I/O are possible. The isolated I/O instructions are more flexible than the 8080A IN and OUT instructions. For example, there are a total of 12 output instructions including transfers of entire blocks of register indirect addressed data and transfers of data from any internal register to a register indirect addressed I/O port.

Output signaling is accomplished with a  $\overline{WR}$  signal, while  $\overline{IORQ}$  and  $\overline{MREQ}$  indicate whether the address on the bus is an I/O or memory address. (Note that during I/O operations only the lower 8 address bits are valid).

Timing on the Z80 is particularly convenient for AD558 interfacing, since the data bus is stable and contains valid information while  $\overline{WR}$  is low. The low time of  $\overline{WR}$  is 220 nanoseconds minimum for memory writes on the higher-speed Z80A, and 470 nanoseconds minimum during I/O writes. Therefore,  $\overline{WR}$  can be applied directly to  $\overline{CE}$ .

Address decoding can be as simple or complex as the system requirements dictate. In the simplest case, shown in Figure 14, the inverse of A15 is used for the AD558  $\overline{CS}$  signal.

Complex systems might decode more address bits to further partition the memory space or use  $\overline{IORQ}$  instead of  $\overline{MREQ}$  to accomplish accumulator I/O.



Figure 14. Z80A - AD558 Interface

### 1802 Interface

The 1802 CMOS microprocessor is used extensively in applications where low power consumption is critical. Many of these systems use a single supply (usually 5 volts), which makes the AD558 an ideal analog output port.

The 1802, like the 8080 series, features both accumulator and memory-mapped I/O formats. Accumulator I/O addresses appear on the N0, N1, and N2 lines with the  $\overline{\text{MRD}}$ (memory read) signal indicating direction of data flow. This allows direct addressing of 14 I/O devices (device address O is not valid). In systems where more than 14 I/O devices are used, or where decoding of the N lines is undesirable, memory-mapped I/O is also possible. Address information on the 1802 appears on the address bus in two parts: the high-order 8 bits appear first and are latched with the falling edge of the TPA clock; the low order byte of address information then appears. The active low signal which indicates presence of the chosen address can be applied directly to the AD558  $\overline{CS}$  input. The DACPORT  $\overline{CE}$  input is operated by the 1802  $\overline{MWR}$  signal. Fortunately the data is stable on the bus during the low time of  $\overline{MWR}$ . Figure 15 shows a generalized configuration for locating a DACPORT in the 1802 memory space.



Figure 15. 1802 – DACPORT Connection

### APPLICATIONS

The AD558 DACPORT can be used in any system which requires an analog output from a microprocessor bus. Several applications follow which demonstrate the capabilities of the device.

### **Ramp Generation**

Systems such as vector graphic displays and digitallyswept VCO's require digitally-controlled analog voltage ramps. Such ramps are easily generated by an AD558 driven by a relatively simple software routine. The 8080A subroutine below accepts input arguments of initial and final ramp value in the B and C registers, and timing between steps in the D register. It is assumed that the HL register pair points to the DACPORT address when the subroutine is called. Ramp time is variable from 51 microseconds to 3.87 milliseconds per point, corresponding to full-scale sweep times of 13 milliseconds to 0.992 seconds, respectively, when this program is executed at 1MHz.

RAMP:	MOV A, B MOV M, A INR B MOV E, D
LOOP:	DCR E JNZ LOOP CMP C JNZ RAMP RET

### Analog-To-Digital Conversion

The process of A-to-D conversion often involves comparing the (unknown) analog input signal to the output of a DAC controlled by some algorithm. Examples include the staircase or single-ramp ADC which uses a counter-driven DAC and a comparator. When the comparator detects that the DAC output has exceeded the analog input, the counter is stopped and the digital value can be read. A similar example is the tracking ADC, where the counter used is an up/down type, with its direction controlled by the comparator.

These ADC types are usually implemented in hardware using standard MSI logic, low-cost IC comparators, and DACs. The counting (or other) algorithm can just as easily be performed in software in a microprocessor system if the DAC is easily interfaced. The AD558 DACPORT offers convenient digital interfacing for such applications. Furthermore, the internal output amplifier can be operated openloop to perform the comparator function directly.

Figure 16 shows the circuit diagram for the softwarecontrolled ADC. The internal gain-setting resistors are used to attenuate the 10V full-scale input signal to a 0 to 400 millivolt scale and present approximately a 40k $\Omega$  load resistance to the analog input. The open-loop output amplifier slews in several tens of microseconds since it is not optimally compensated for comparator operation. The NPN buffer provides adequate current sink capability for the LSTTL tri-state buffer. It is also possible to substitute a CMOS tri-state driven directly from the DACPORT output. As shown, the DAC appears to the microprocessor as a memory location which accepts an 8-bit data word and when read back uses the LSB state to determine whether the processor's guess was higher or lower than the value of the analog input signal.

The successive-approximation algorithm is a popular method for accomplishing A to D conversion. It has the advantages of fixed conversion time regardless of analog input signal magnitude and reasonably fast conversion times. The algorithm consists of testing the MSB (most-significant-bit) to determine whether the signal resides above or below midscale. The result of this test determines whether the MSB should be kept or dropped. If it is kept, the next test is whether the signal is above or below 3/4 of full scale; if the MSB was dropped, the test is done at 1/4 full scale. This process repeats until all eight bits have been exercised.

The following 22 line 8080-language subroutine performs the successive-approximation algorithm with the circuit shown in Figure 16. The routine assumes that the HL register pair points to the DAC location, the conversion result is returned in the accumulator, and the conversion cycle executes in approximately 2.5 milliseconds on a 1MHz 8080A.

START:	PUSH B LXI B, 8000H MOV A, B	; SAVE B + C ; CLEAR C ; SET MSB IN B ; AND ACC.
TRY:	ADD C MOV M, A MVI A, ODH	; ADD PARTIAL ANSWER ; SEND TO DACPORT ; SET UP DELAY FOR
LOOP:	DCR A JNZ LOOP	; COMPARATOR TO SETTLE. ; 200 MICROSECONDS USED ; HERE
	MOV A, M	; READ COMPARATOR
	ANI 01H	MASK ALL BUT LSB
	JZ NEXTRY	; IF ZERO, GUESS IS TOO ; HIGH
	MOV A, B	; SO DROP BIT, OTHERWISE,
	ADD C	; ADD THAT BIT TO OLD ; PARTIAL
	MOV C, A	; ANSWER AND STORE IN C.
NEXTRY:	ΜΟV Α, Β	; GET LAST BIT TRIED + ; MOVE RIGHT
	RAR	; IF IT WAS LSB
	JC DONE	; THEN EXIT
	MOV B, A JMP TRY	; IF NOT, GO BACK ; AND TRY IT.
DONE:	MOV A, C	; WHEN DONE PUT
	POPB	; ANSWER IN A
	REI	; RESTORE BU AND EXIT

8080-Language successive-approximation subroutine.



Figure 16. Software-Controlled ADC Using DACPORT Output Amplifier as Comparator



# APPLICATION NOTE

### Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs

by Phil Burton

### INTRODUCTION

This note is intended to provide an insight into factors which affect the "gain" of CMOS multiplying D/A converters. The emphasis is on developing an understanding of the phenomena involved and in creating rules of thumb and criteria which are easy to apply. The mathematical relationships which are derived are approximate and usually give worst case values which are worse than those that one might reasonably expect to occur. Almost every circuit application has its own unique set of parameters and clearly it is not possible to cover every eventuality. But, hopefully, with the information contained in this note, engineers will be in a position to assess the importance of related parameters for themselves.

### GAIN ERROR AND GAIN TEMPERATURE

An ideal 12-bit D/A converter has full scale output voltage of

$$\left\{ \frac{4095}{4096} \cdot V_{REF} \right\}$$
 'Volts

In practice the full-scale output voltage can differ from this and the transfer relationship  $V_{OUT}/V_{REF}$ , commonly called *"gain"*, is specified as having a "gain error" of ±x%. This means that the full scale output voltage can deviate by up to ±x% from the ideal output voltage.

Gain is also specified as having a gain temperature coefficient. For most modern CMOS DACs the "gain tempco" is of the order of  $\pm$ 5ppm/°C. This gives the worst case variation in gain of the D/A converter with temperature due to differences of temperature coefficients between the feedback resistor and the R/2R converter. The gain tempco varies with temperature and the specified worst case value usually applies to a 10°C segment of the operating temperature range. For a temperature coefficient is generally a good deal less (better than  $\pm$ 3ppm/°C) than the specified worst case value worst case value. However, for the sake of simplicity and worst case temperature coefficient to assume that the specified worst case temperature coefficient applies over the whole temperature range.

### GAIN TRIM CIRCUIT-THEORETICAL CONSIDERATIONS

Imperfection in "gain" is due to inevitable manufacturing tolerances in the process used to fabricate the resistors. The gain (or full scale value) may be restored to the ideal value by using a fixed resistor and a trim resistor as shown in the generalized circuit of Figure 1. Note that it is preferable to use a "select on test" fixed resistor in place of potentiometer R1 where possible-more about this later.



Figure 1. Generalized Gain Trim Arrangement for CMOS Multiplying D/A Converters

The maximum required value of R1 and R2 may be determined by using equations (1) and (2) given below where  $R_{DAC}$  is the input resistance of the R-2R ladder (i.e., the input resistance at the reference input of the D/A converter),  $R_{DAC}$  max is the maximum specified value of  $R_{DAC}$  and x is the gain error in %.

$$R_{1 \max} = \frac{2 |x| R_{DAC\max}}{100}$$
(1)

$$R_{2 max} = \frac{|x| R_{DAC max}}{100} = \frac{R_{1 max}}{2}$$
(2)

The full scale output (or gain) of a D/A converter varies with temperature because of the temperature coefficients of the D/A converter itself and the temperature coefficients of the additional components (R1 and R2 and the op-amp) used to realize the circuit. The temperature coefficients of the R-2R ladder and the feedback resistor are around -300ppm/°C but they are carefully designed to track each other to better than  $\pm 5ppm/°C$ , so that the overall gain temperature coefficient is better than  $\pm 5ppm/°C$ . It may be shown that

the additional temperature coefficients (tempco) introduced into the circuit of Figure 1 by R1 and R2 are approximately given by:-

Additional Tempco due to 
$$R_1 = -\frac{R_1}{R_{DAC}}(\gamma_1 - \varsigma)$$
 (3)

Additional Tempco due to 
$$R_2 = + \frac{R_2}{R_{DAC}} (\gamma_2 - \varsigma)$$
 (4)

- s is the temperature coefficient of the D/A converter resistor material, expressed in ppm/°C units.
- $\gamma 1$  and  $\gamma 2$  are the temperature coefficients of R<sub>1</sub> and R<sub>2</sub> respectively, expressed in ppm/<sup>o</sup>C units.

From equations (3) and (4) it will be observed that the *additional* temperature coefficients are at a maximum when  $R_{DAC}$  is at a minimum, i.e.,  $R_{DAC}$  min. By substituting equations (1) and (2) into equations (3) and (4) we obtain equations (5) and (6) which give the worst case (i.e., maximum) additional temperature coefficients due to R1 and R2. Note that these equations are expressed in terms of data which is directly available from the manufacturer's data sheet; in fact, the value –

### x RDAC max

R<sub>DAC min</sub>

is a simple figure of merit for assessing potential D/A converter temperature coefficients.

Worst case additional tempco due to R<sub>1</sub> =  $\frac{-2 |x| R_{DAC max}}{100 R_{DAC min}} (\gamma_1 - \varsigma)$  (5)

(6)

Worst case additional tempco due to R<sub>2</sub> =  $\frac{+ |x| R_{DAC max}}{100 R_{DAC min}}$  ( $\gamma_2 - \varsigma$ )

### IMPLICATIONS OF COMPONENT TEMPERATURE CO-EFFICIENTS ON THE DESIGN AND SPECIFICATION OF D/A CONVERTERS

From equations (3) and (4) it can be seen that if R1 and R2 have the same temperature coefficient, then the overall additional (circuit) temperature coefficient is given by

$$\frac{R_2 - R_1}{R_{DAC}} \cdot (\gamma - \varsigma) \, .$$

If the D/A converter has no gain error then R2 = R1 and there is no additional temperature coefficient due to R1 and R2. Clearly then R1 and R2 should preferably be the same type of resistor with the same temperature coefficient. Hence, it is always best to use a "select on test" fixed resistor for R1. The temperature coefficient of potentiometers usually varies with setting, so that it is difficult to match potentiometer temperature coefficients to that of fixed resistors. Figure 2 shows a distribution of gain error for a batch of AD7542 12-bit D/A converters. The average gain error is zero, so that the average temperature coefficient of applications circuits will be zero. This is of little comfort to the worst case applications circuit designer, but a necessary consideration of the IC designer.



Figure 2. Cumulative Distribution of Gain Error for One Batch of AD7542s (All Grades)

An alternative strategy for the IC manufacturer would be to design and specify the D/A converter so that its gain error is always in one direction (as opposed to plus and minus) and the average gain error is centered some distance from zero. This has the advantage that R2 (or R1 depending on the direction of skew) could be omitted from circuit. However, R1 will always have a finite value and there will always be an additional temperature coefficient due to the gain trim circuit. Since precision resistor temperature coefficients are usually positive and the D/A converter resistor temperature coefficient is negative, the two will add (see equation 5) to give a significant temperature coefficient overall.

A better approach to minimizing additional temperature coefficients due to gain trim components is to improve the figure of merit

### RDAC max

and, if possible, to improve the temperature coefficient of the resistors used to manufacture the D/A converter. Unfortunately, it is not possible to change s without changing other critical resistor parameters and the designer is left with the option of reducing the specified gain error spread x and minimizing the spread of RDAC values. Recognizing this requirement, Analog Devices has introduced a "G" selection on gain error (x) for some of its more recent D/A converter products. "G" selected products have a specified gain error at 25°C of not more than plus or minus 1LSB (least significant bit). This represents more than a twelve fold improvement in the figure of merit. For many applications such a tight gain-error specification will be sufficient to eliminate any requirement for gain trimming, but where gain trims are still used, the additional temperature coefficients introduced by the very small values of R1 and R2 required for "G" selected parts will be so small as to be negligible. This is considered in more detail in the next section.

It is also possible to select  $R_{DAC}$  to a narrower spread of values, and to improve the figure of merit even more. However, the net improvement in gain temperature coefficient which results from such a selection is difficult to justify on a commerical basis.

VOL. 1, 21-38 APPLICATION NOTES

### PRACTICAL EFFECTS OF COMPONENT TEMPERATURE COEFFICIENTS

Table 1 shown on next page summarizes the worst case component gain drifts over a 100°C range for the AD7542TD, AD7542GTD, 12-bit D/A converters and the AD7527UD and AD7527GUD 10-bit D/A converters. In drawing up this table it has been assumed that precision wire-wound resisors with a temperature coefficient of  $\pm 50$  ppm/°C have been used for R1 and R2. The actual values of R1 and R2 are given in this table. R<sub>DAC</sub> temperature coefficient has been assumed to be -300 ppm/°C.

It will be seen that for the "G" selected parts, the worst case additional temperature coefficient due to R1 and R2 is so small as to be negligible compared with the worst case 5ppm/°C temperature coefficient of gain error for the D/A converter itself.

### LEAKAGE CURRENT EFFECTS ON GAIN

This note is primarily intended to cover the effects of external gain trim resistors on overall gain temperature coefficient.

However, it is worth noting that apparent gain shifts with temperature can be caused by op amp offset and bias current drifts, changes in  $V_{\text{REF}}$  and by D/A converter leakage currents at the  $I_{\text{OUT}}$  terminal of Figure 1.

The  $I_{OUT}$  leakage current effect on gain is negligible at 25°C, but at higher temperatures it can have some effect. Leakage current has two components:-

- 1. Leakage from the V<sub>DD</sub> supply to the I<sub>OUT</sub> terminal. This is more or less independent of input code.
- 2. Leakage from the R-2R ladder through off-switches. This leakage is a maximum for all zeros at the input because all switches are off, and is a minimum with all ones at the input, i.e., all switches on.

Usually the two components of leakage current are roughly equal, but this depends a great deal upon circuit design and layout, fabrication process, and temperature. Leakage from the V<sub>DD</sub> supply produces a constant shift on the D/A converter transfer function as depicted in Figure 3-the magnitude of the shift is exaggerated in the diagram to make it clearer. Leakage from the R-2R ladder produces a rotation



Figure 3. Graph Showing Shift of DAC Transfer Function Due to Leakage From V<sub>DD</sub>



### Figure 4. Graph Showing Effect of Off-Switch Leakage on DAC Transfer Function

of the D/A transfer function as shown in Figure 4. The magnitude and direction of rotation due to leakage across "Off Switches" is determined by  $V_{REF}$  as shown.

Leakage current effects on gain error are usually only of significance at operating temperatures above 100°C where the worst case error voltages due to leakage current begins to become comparable to 1LSB worth of current. The user should be aware of leakage current effects because they have often in the past, been erroneously interpreted as being due to gain trim components.

Some electrical cleaning solvents, used to wash printed circuit boards after soldering, leave a slightly conductive film on the components after drying. These films introduce leakage paths from  $V_{DD}$ ,  $V_{REF}$  and other pins to  $I_{OUT}$  of the D/A converter and the effect can be similar to that due to leakage effects in the converter chip itself. The user should ensure that such films do not occur during the manufacturing processes for any precision analog circuits.

### SPECIAL CASES OF LEAKAGE CURRENT EFFECTS

(a)  $V_{REF} = -10V$ 

With a negative reference voltage the two leakage effects shown in Figures 3 and 4 tend to cancel each other at zero output, and give a net decrease in gain at full scale. The gain trim resistors R1 and R2, on the other hand, introduce a positive temperature coefficient of gain (i.e., increase in gain) so that the combined result of all these effects is to reduce the gain variation with temperature.

(b) V<sub>REF</sub> = +10V

For a positive reference voltage the two leakage effects add to each other and add to any positive gain temperature coefficient due to R1 and R2. The combined result is a positive increase in the gain temperatue coefficient due to all three effects. Positive reference applications, therefore, suffer more gain variation with temperature than negative reference applications.

### SUMMARY

This text has been concerned with factors which cause the gain of CMOS multiplying D/A converters to vary with temperature.

The primary factors are:-

- 1. Gain temperature coefficient of the D/A converter itself.
- 2. Gain temperature coefficient due to the gain trim resistors R1 and R2.
- 3. Gain shift due to leakage from  $V_{DD}$ .
- 4. Offset shift due to leakage across off switches.

The additional gain temperature coefficient due to R1 and R2 is minimized by using the same type of resistor for R1 and R2 and by minimizing the specified maximum gain error of the D/A converter.

Leakage currents can produce gain errors. Applications using negative reference voltages are less sensitive to temperature variations than positive reference applications.

	Specified Values					/alues	Worst Case	Worst Case Full Scale		
			Worst Case	Worst Case Case Untrimmed			Additional Gain Tempco	Gain Shift Over 100°C Due to R <sub>1</sub> and R <sub>2</sub>		
Part Number	RDAC max kΩ	HDAC min kΩ	(ppm/°C)	at +25°C	Ω Ω	R2 Ω	ppm/°C	LSBs	%	
AD7542TD	25	8	5	±0.3% (±12LSB)	150	75	3.28	1.34	0.033	
AD7542GTD	25	8	5	±0.0244% (±1LSB)	12,4	6.2	0.27	0.11	0.0027	
AD7527UD	20	7	5	±0.49% (±5LSB)	196	98	4.9	0.5	0.049	
AD7527GUD	20	• 7	5	±0.098% (±1LSB)	40	20	1.0	0.1	0.01	

Note: AD7542 is a 12-bit D/A converter.

AD7527 is a 10-bit D/A converter.

Table 1. Worst Case Full Scale Gain Error Due to Gain Trim Components R1 and R2 for a Selection of D/A Converters



# **APPLICATION NOTE**

### CMOS DACs in the Voltage-Switching Mode Can Work from a Single Supply, Including Output Op Amp, For Fast Response, No Offset-Induced Nonlinearity

### by Steve Stephenson

The versatile R-2R ladder attenuator can be used as either a voltage or a current source, and it may be used in either a current-steering or a voltage-switching mode.<sup>1</sup> Figure 1a shows the familiar connection of a CMOS d/a converter, such as the 10-bit AD7520, in the current-steering mode; Figure 1b shows how the DAC can be connected for voltage switching by reversing the roles of the MSB node (REF/AIN) and the active switch bus (OUT1).



(a). Current-Steering Mode



### (b). Voltage-Switching Mode

Figure 1. CMOS DAC Connected for Different Operating Modes

<sup>1</sup>Examples of current steering and voltage switching may be seen in the *Analog-Digital Conversion Notes* (Analog Devices, 1977, ed by D. Sheingold, available at \$5.95 postpaid), pages 116–117 and pp.133–138.

Reprinted from Analog Dialogue 14-1, 1980.

#### CURRENT STEERING

In the current-steering mode, since the OUT2 terminal is at ground potential, the operational amplifier maintains OUT1 at the same voltage (virtual ground), and the binary-weighted currents through the 2R switch legs are independent of switch position. As commented upon in an earlier article,<sup>2</sup> the output capacitance and resistance (as seen by the amplifier's input) vary as functions of the input digital code. This makes the feedback-circuit's *noise gain* dependent on the code. The variation of resistance can cause the linearity to be affected if the amplifier has sufficient offset voltage. The variation of the output timeconstant means that feedback compensation can, at best, only be a compromise. To ensure circuit stability for all codes, overcompensation (and consequent reduced bandwidth and increased settling time) is required.

There is also some charge injection from the gate of the switch, via the inherent capacitance between the gate and channel of the FET switch. This charge must take the lowest-impedance path to ground, in this case through the virtual ground of the amplifier. At major code-changes, output glitches may be significant.

### **VOLTAGE SWITCHING**

In the voltage-switching mode, the constant resistance at the amplifier input eliminates the problems caused by modulation of the amplifier's offset voltage. In addition, the switch capacitance is remote from the amplifier, and the charge is shunted to the input source or to ground. Furthermore, the output capacitance of the network is considerably lower. All of this results in cleaner and faster response of the circuit to code changes.

As an additional important feature, the system's output voltage is of the same polarity as the reference voltage; as will be seen, this makes it possible to *operate the DAC* and its amplifier from a single-polarity supply. Finally, only a single amplifier is required for bipolar digital operation, using offset binary or (with the MSB complemented) 2's complement coding.

<sup>2</sup>"Analog Signal-Handling for High Speed and Accuracy," by A. Paul Brokaw, *Analog Dialogue* 11–2 (1977), pages 10–16.

APPLICATION NOTES VOL. 1, 21-41

21

The configuration has a few minor disadvantages. Since the ON resistance of the FET switch increases the applied drain-source voltage approaches the value of the gatedrive voltage, and significant values of  $R_{ON}$  cause the division of voltage to depart from the ideal, large values of reference voltage will produce nonlinear performance.<sup>3</sup> However, for values of reference voltage less than + 3.5V and  $V_{DD} = +15V$ , the 10-bit DACs in the AD7500 series will retain their linearity. The 12-bit DACs will maintain 11bit accuracy over temperature when employing a +2.5V reference (eg., the AD580).

While the current-steering mode permits input voltages of either polarity and allows the circuit to function as a digitally controlled potentiometer (and as a four-quadrant multiplier), the voltage-switching mode permits only a single polarity of input (positive with respect to common).

### **CIRCUIT POSSIBILITIES**

Single Supply, Unbuffered. In Figure 2, the circuit of Figure 1b, without a buffer, is implemented with an AD584 as an adjustable reference. Settling time of better than  $1\mu$ s was observed, with overall conversion linearity to 10 bits, using a 3.5V (max) reference voltage. Although the network can be loaded resistively, buffering is preferred, since the different temperature sensitivities of an external load resistance and the ladder resistance will result in a temperature-sensitive scale factor.



### Figure 2. Single-Supply DAC with AD584 Reference, Unbuffered Output

Single Supply, Buffered. In Figure 3, the DAC and the CMOS op amp are both powered from a single + 15V supply. With this circuit, 10-bit linearity and good gain-temperature coefficient (since there are no external resistors sharing current with the ladder) were achieved over ambient temperatures up to 125°C. With a single-supply operational amplifier, offset is difficult to remove completely; therefore, some offset may have to be tolerated, usually amounting to less than one-half LSB at 3.5V refer-





<sup>3</sup> Application Guide to CMOS Multiplying D/A Converters, Analog Devices, 1978.

ence. The observed settling time under these conditions, governed by the amplifier's performance, was found to be better than  $2\mu s$  to one-half LSB.

Shorter Voltage-Settling Times. Figure 4 shows a circuit in which the voltage-switched mode is employed to obtain a *current* output, by connection of the ladder output directly to the summing point of the output amplifer. This connection provides the *fastest response* (settling time of the order of 900ns was observed): however, the gain tempco is poor, because the external feedback resistance cannot be expected to track the network's resistance variation with temperature.



Figure 4. Increased Speed DAC

Simplified Bipolar Operation. Figure 5 shows how the voltage switched mode simplifies the conversion of bipolar digital signals.<sup>4</sup> The output voltage from the ladder is applied at the amplifier's positive input, as in Figure 1b; the reference is connected to the inverting input via a resistance equal to the feedback resistance. Thus, the output of the ladder has a gain of 2, and the reference has a gain of -1; as the equation and the table show, this provides conventional offset-binary response, but with a single amplifier, instead of the two called for in the current-steering mode.



Figure 5. Connection for Bipolar Operation. If  $V_{REF}$  is Provided by the 2.5V AD580, Nominal Output Swing is  $\pm 2.5V$ 

### SUMMARY

Using the techniques described here, Analog Devices CMOS d/a converters in the series AD7520, AD7521, AD7522, AD7523, AD7524, AD7530, AD7531 and AD7533 may all be made to operate in the voltage-switching mode with their published specified linearity. System benefits include the possibility of single-supply operation, increased speed, freedom from offset-voltage modulation, and more-economical digital bipolar operation.

<sup>4</sup> "An Unusual Circuit Configuration Improves CMOS-MDAC Performance," by N. Sevastopoulos *et al EDN* Magazine, March 5, 1979, pp.77–82.

VOL. 1, 21-42 APPLICATION NOTES



# APPLICATION NOTE

### Methods For Generating Complex Waveforms and Vectors Using Multiplying D/A Converters

### by Phil Burton

Complex analog waveforms are used in a variety of equipment. They can define a process temperature profile, be used to generate high resolution graphics either on a CRT or X-Y plotter, or form the basis of a speech synthesizer. There are as many solutions to the problem of waveform generation as there are applications. This note describes some common methods for generating complex waveforms using CMOS multiplying D/A converters. The applications bias, is towards graphics displays because most engineers will understand the applications but designers of other equipment will immediately recognize the relevance of the various techniques to their own particular problem. The treatment is mostly in block diagram form with the emphasis on a systems approach rather than detailed circuit design. The implications of the various methods of interfacing D/A converters to computer systems are also covered with regard to the hardware and software requirements of the system.

### STAIRCASE WAVEFORM SYNTHESIS

Figure 1 shows a simplified waveform generator consisting of a DAC driven from a ROM look-up table, and a counter which provides sequential addresses for the ROM. The frequency of the generated waveform is determined by the clock rate of the counter and the number of memory words used to define the waveform. If the waveform is symmetric as in a sinusoid, then the size of the ROM can be reduced by only coding one quadrant and using digital arithmetic on the output and input of the ROM to generate the words for the other three quadrants.

When a ROM contains the values of sin  $\theta$  for  $0 < \theta < 90$  then the values for the other three quadrants can be computed as follows:

For  $90 < \theta < 180^{\circ}$  sin  $\theta = \sin(180 - \theta)$ For  $180 < \theta < 270^{\circ}$  sin  $\theta = \sin(\theta - 180)$ For  $270 < \theta < 360^{\circ}$  sin  $\theta = \sin(360 - \theta)$ 

Suppose  $\theta$  is represented by a 10-bit binary number to cover the range 0 to 360°, then the two most significant digits of  $\theta$  will determine the quadrant of operation. Furthermore the most significant digit will determine the sign of sin  $\theta$  and the second most significant digit will determine whether the remainder of the number is to be used as it stands, or substracted from the binary equivalent of 180°. Note that 180° in our chosen 10-bit notation is 10,0000,0000 and 2's complement subtraction is achieved by complementing the number and adding 1. Complementation can be achieved by exclusive–OR gates. Figure 2 shows in block diagram form a high resolution sine-wave synthesizer using a one quadrant look-up table.



Figure 1. Simple ROM Waveform Generator



Figure 2. Block Diagram of Sinusoid Generator

The 10-bit D/A converter is operated with sign plus magnitude coding, the most significant bit of the 10-bit word being fed to the sign switch. The second MSB of the 10-bit word, representing  $\theta$ , determines whether the remaining bits are complemented or not using the exclusive OR gates, and it also provides the +1 required for 2's complemented subtraction. The eight-bit word from the adder is fed to the ROM look-up table which provides the appropriate digital word to the D/A converter.

If the addresses to the ROM are generated by a counter, the adder and exclusive OR circuits can be dispensed with by using a counter which alternately counts up to 1111,1111 and then counts down to 0000,0000. An additional flip-flop is required to generate the sign. This method is described on page 27 of "Application Guide to CMOS Multiplying D/A Converters" available from Analog Devices.

Sinusoid generators such as the one described above have been used in radar displays (A Scopes) and Synchro to Digital Converters. In both of these applications the ease with which the reference voltage  $V_{REF}$  can be varied, to change the magnitude of  $\sin\theta$  is a distinct advantage. This results directly from the multiplying properties of CMOS multiplying D/A converters. Some of the disadvantages of the approach described above are the relatively low frequencies that can be generated with any precision, and the presence of quantisizing noise due to the output being defined in discrete steps. Also, the D/A converter has a relatively long settling time (2µs approximately), so that the output waveform contains glitches at every change of digital input.

### BASIC INTERPOLATION METHOD FOR WAVEFORM GENERATION

If the staircase method of waveform generation was used to draw a sawtooth on a X–Y plotter then the drawn waveform would have a staircase appearance due to the discrete output steps available from the D/A converter. Clearly such an appearance is not desirable and consequently analog graphic output systems have adopted an interpolative method of generating waveforms. Not only does this method give a cleaner looking waveform, but it also allows a much higher frequency of operation, and reduces to a minimum the number of digital words necessary to define a waveform.

An interpolative method uses two D/A converters to generate a waveform-one to define the starting point and another to define the finishing point. A straight line is drawn between the start and finish. Figure 3 shows a sinusoid drawn by an interpolative waveform generator, and the associated waveforms for the circuit of Figure 4.

Figure 4 shows a simple interpolation scheme such as might be used to drive one axis of an X–Y plotter or a CRT graphics display. The digital inputs to DAC P define the starting point and DAC Q inputs define the finishing point of the straight line to be drawn. The reference input to DAC P consists of a positive going ramp which goes from  $-V_{MAX}$  to O in time T. The reference to DAC Q is an equal but opposite ramp which goes from O to  $-V_{MAX}$  during



Figure 3. Synthesis of Sinusoid Using Circuit of Figure 4



Figure 4. Elementary Interpolation Method

the same period T. The sum of the outputs of DAC P and DAC Q is given by:

$$V_{OUT} = N_{p} \left( V_{MAX} - V_{\underline{MAX}} t \right) + N_{q} \left( V_{\underline{MAX}} t \right)$$
$$= N_{p} V_{MAX} + \left( N_{q} - N_{p} \right) V_{\underline{MAX}} t$$

### VOL. 1, 21-44 APPLICATION NOTES

which is a straight line between the two points defined by the binary number  $N_p$  in DAC P and the number  $N_q$  in DAC Q. For the next line to be drawn P is loaded with Q's value and Q is loaded with the new finishing point and the process is repeated. In drawing a number of points DAC P and DAC Q receive exactly the same binary input words except the DAC Q inputs are always one word in front of DAC P inputs. This suggests a FIFO (first-in, first-out) structure with DAC P being fed from the output end of the FIFO, and DAC Q being fed with the "next to the end" word of the FIFO. The FIFO has the additional advantage that a number of data points can be loaded into the FIFO by the main processor at one burst, and then the points can be clocked out of the FIFO at a rate determined by the repetition frequency of the reference sawtooth waveforms. This leads to very efficient software and minimizes the time the processor is tied up in I/O operations. Figure 5 shows a simplified graphic display system using the method described above. The main portion of the system is based on four AD7544s which are 12-bit D/A converters with integral 6-word FIFO registers. Each x coordinate is loaded by the computer to both x-axis DACs simultaneously, similarly for the y-axis DACs. This reduces the data transfer operation to one x and one y value per coordinate. DAC's Q and S are loaded from the next to the end word of the FIFO and DAC's P and R are loaded from the end word of the FIFO-this is shown in Figure 5 by the curved arrows. The DAC Register of the AD7544 can be loaded from either the top or next to top word of the FIFO. At the point when the data feeding the DACs is changed, the D/A outputs will exhibit some glitches, due to the settling time of the DAC and op amps, slew rate of the sawtooth, digital feedthrough, etc. During this update period, the CRT display should be blanked off. In electromechanical displays the transients are usually absorbed by the mechanical inertia of the system.



### IMPROVED INTERPOLATION METHOD FOR WAVEFORM GENERATION

In the scheme of section "Basic Interpolation Method for Waveform Generation", converter P always holds the starting value of the vector and converter Q the finishing value. Unwanted transients occur each time the digital values to the D/A converters are updated. These transients can be overcome by continuously alternating the roles of converters P and Q. In Figure 3 note that each digital value is first subjected to a positive going ramp in DAC Q and then subjected to a negative going ramp in DAC P. Instead of feeding each digital word to DAC Q and then one sawtooth later to DAC P, each word can be input to a single DAC and a triangle wave is now applied to the reference of the DAC. Figure 6 shows a circuit to achieve this together with the two reference waveforms for converters P and Q and the successive data words applied to P and Q. Note in particular that the data words applied to the D/A converters are updated when the D/A reference input is zero. This avoids most of the slew rate and settling time problems of the circuit of Figure 4, although there will still be a small glitch at the output of the D/A converter due to digital feedthrough. When using AD7544s, the effective memory capacity at the FIFO is doubled because there is no duplication of memory contents.



Figure 6. Improved Interpolation Method and Waveform

Figure 5. Simplified Graphic Display System

This improved method is particularly suitable for continuous waveform generation because there are no significant transients (or blanking periods) in the signal.

TRIANGLE AND SAWTOOTH WAVEFORM GENERATION

The triangle and sawtooth reference waveforms required for the circuits of sections "Basic Interpolation Method for Waveform Generation" and "Improved Interpolation Method for Waveform Generation" can, in some applications, be fixed frequency waveforms. However, in graphic display systems, this would allocate exactly the same time for each drawn vector. A short vector would take just as long a time to draw as a long vector, with the result that a CRT display would exhibit uneven brightness and an X-Y plotter would have to be restricted to drawing each vector at the time taken to traverse a full axis. Clearly a better solution for vectors drawn on a CRT would be to scale the waveform ramp rate in accordance with the length of the vector to be drawn. A long vector would be drawn using a slow ramp and a short one by a much faster ramp. For electromechanical X-Y plotters, the ramp rate would be determined by whichever axis has the greatest distance to travel. Figure 7 shows a simple circuit for generating programmable sawtooth waveforms suitable for the interpolation method described in section "Basic Interpolation Method for Waveform Generation". The circuit consists of a resetable integrator (A1), the ramp rate of which is determined by a D/A converter. A comparator determines when the ramp has reached its maximum value, and the output of the comparator is used to reset the integrator and to trigger a one-shot for blanking the screen during the reset period of the sawtooth and the settling time of the D/A converter. The output of the comparator is also used to clock the FIFOs associated with each D/A converter, so as to load the next vector coordinates to the DACs. Amplifier A2 provides the inverse sawtooth waveform which drives the reference input of DAC Q in Figure 4.



Figure 7. Simplified Sawtooth Generator

Figure 8 shows a programmable triangle waveform generator, which uses two D/A converters, one to determine the upward ramp and another to determine the downward ramp. The integrator A1 has two input resistors and switch S1 switches between the two D/A converters to provide the up and down ramps. The digital inputs to the D/A converters are changed during the half cycle when the converter output is not being used to drive the integrator. This allows the D/A converters adequate time to settle before its output is switched to the integrator.

VOL. 1, 21-46 APPLICATION NOTES

Switch S1 is a two pole, N-Channel changeover switch such as normally used for the switches in a CMOS D/A converter. This type of switch ensures that the two D/A converter outputs see a constant load impedance, thereby preventing load induced glitches; it also provides a fast changeover for the integrator inputs. The switches can be formed from CD4016s or alternatively an AD7201 can be used which incorporates 5 changeover switches with resistors in one package. Amplifier A2 provides the inverse triangle waveform. Comparators A3 and A4 are used to detect the peak and the trough of the triangle waveform, and to generate the clock signals for the FIFOs feeding the D/A converters.



Figure 8. Programmable Triangle Waveform Generator

### A COMPLETE GRAPHICS GENERATOR

Figure 9 shows a complete simplified schematic of a graphics vector generator using triangle waveforms (i.e., the scheme of section "Triangle and Sawtooth Waveform Generation"). All the D/A converters are AD7544's. DAC 1 is the odd-coordinate x-axis DAC and DAC 3 is the odd-coordinate y-axis DAC. Together DAC 1 and DAC 3 define the points  $(x_1,y_1)(x_3,y_3)$  etc.; DAC 2 and DAC 4 are the x and y even-coordinate DACs respectively. DAC 5 defines the upward ramp of the triangle, from the integrator and DAC 6 defines the downward ramp. The 6-word on-chip FIFOs of the AD7544 enable 12 full vectors to be stored by the system.

The vector generator is entirely self-clocking and its effective "clock rate" is determined by the ramp-rates of the triangle wave generator (i.e., by the length of the vectors to be drawn). In operation the vector coordinates are loaded to the DAC's FIFOs by a burst of data words from the system's computer and the graphics generator clocks the data through the FIFOs to the DAC's under its own control. When only one word of data remains in a FIFO, the AD7544 generates an "almost empty" signal which is used to interrupt the main processor and initiate the transfer of another block of data coordinates to the graphics circuit.

An undrawn line (i.e., beam blanked) is encoded as a fullscale value to the inputs of DAC 5 or DAC 6. Comparators A5 and A6 detect a full-scale output and their outputs are used to provide the blanking pulse to the display. In CRT graphics an undrawn line will always be generated at maximum velocity, thus the blanking encoding information scheme is consistent with practice. The circuit is designed so that drawn lines are always drawn with a ramp rate much lower than defined by the full scale output of the DAC.

For electromechanical plotters the situtation is not quite so simple and the problem of undrawn lines has to be solved either by a separate FIFO to store pen lift signals, or by encoding an undrawn line as an ordinary line which is followed by a line of zero length drawn at maximum velocity. Comparators A5 and A6 and DAC 5 and DAC 6 give not only the ramp rate for the line to be plotted, but also the rate for the next line to be plotted (once the DAC has settled). If a comparator detects that the *next* line is to be plotted at maximum rate (a speed which is never used for a genuine drawn line), then the output of the comparator can be used to supply pen-lift signal for the current line. Once this undrawn line has been completed, the next line, which has the maximum ramp rate information in its DAC will simply cause the pen to remain in the same positionhence an undrawn line from one point to another could be created. This pen lift scheme is not shown in Figure 9, but it is a relatively simple matter to modify Figure 9 as discussed above.



Figure 9. Simplified Graphics Generator Using Triangle Waves

### THE PROCESSOR INTERFACE

As mentioned in the section "Triangle and Sawtooth Waveform Generation", the graphics system of Figure 8 is an asynchronous, self-clocking scheme. The on-chip FIFOs of the AD7544 provide a perfect interface between the high speed synchronous processor and the asynchronous graphics circuit. The FIFOs are self-clocking and generate "almost empty" and "full" signals so that the processor can be interrupted when more coordinates are required, and can signal when a full set of coordinates have been received. The design of the full digital interface between processor and graphics circuit is beyond the scope of this article. It is no simple matter to connect six 12-bit D/A converters to a high-speed microprocessor bus without incurring unwanted digital cross talk. It is preferable that the 12-bit bus feeding the graphics circuit should have its own set of data bus buffers which are only enabled when data is being transferred to the FIFOs. At all other times the bus to the converters should be tied to a logic high or a logic low. If the graphics circuit is being fed from an 8-bit data bus, the 8-bit data latch necessary to reassemble the 12-bit word for the FIFOs can also be used as part of the computer data bus to graphics data bus buffer suggested above. Very careful ground management should be used, with the graphics circuit having its own digital and analog grounds tied back to the "quiet point".

#### COMPUTING THE TRIANGLE RAMP DATA

The ramp rate of the triangle (or sawtooth) waveform is variously related to the distance between the two points to be drawn. For electromechanical plotters it is only necessary to ascertain which axis has to move the furthest and then scale the distance moved according to the equation.

Ramp DAC data = Constant x  $\frac{1}{\text{Distance Moved}}$ 

Calculating reciprocal of the distance moved is usually done in the microcomputer since electromechanical plotters are relatively slow and there is adequate time to make the calculation. Note, however, that if a DAC is connected as the feedback resistor of an inverting amplifier, the amplifier output voltage is proportional to the reciprocal of the digital code at the DAC inputs (see page 26 of "CMOS D/A Converter Application Guide"). This could be used as an analog "reciprocal taker" and scaler to ease the software burden on the microcomputer.

In CRT displays the ramp data is directly proportional to the distance along the vector, i.e.,  $\sqrt{(\Delta x)^2 + (\Delta y)^2}$  and it is difficult to solve such an equation at high speed. Fortunately it is not necessary to encode the CRT intensity information to a high degree of resolution and a lookup table method can be used. Addresses for the lookup table are generated by combining say the top 4-bits of  $\Delta x$  with the top 4-bits of  $\Delta y$  to create an 8-bit address for the intensity lookup table.

An alternative high speed method for evaluating either 1/x or  $\sqrt{x^2 + y^2}$  is to use a logarithmic number scheme such as the FOCUS number scheme in reference 1. The FOCUS scheme makes it possible to do multiplication, division, addition and subtraction by the use of only addition and subtraction by the use of only addition and subtraction and lookup tables. A D/A converter (AD7118) is now available which accepts numbers encoded according to the FOCUS scheme and delivers a proportional linear output current. Such a converter could be used for DAC 5 and DAC 6 in Figure 8, although the AD7118 does not have an integral FIFO.

#### SUMMARY

This paper have been deliberately brief. It is intended to stimulate ideas rather than give definitive circuit designs. As mentioned in the introduction, the treatment has centered on the design of graphics displays. This was done because a graphics display is something with which most engineers are familiar. However, graphics has the added complication that two channels of waveforms (x and y) are required whereas many applications, e.g., speech synthesis, only requires one channel. Fortunately most designers are experts at simplifying circuits. Graphic output from computers is becoming increasingly important; it is hoped that this article stimulates more engineers to design their own circuits.

#### REFERENCE

A. D. Edgar and S. C. Lee, "FOCUS" Microcomputer Number System, ":Commun. Ass. Comput. Mach. Vol 22, No. 3 p.p. 166–177. March 1979.

# **APPLICATION NOTE**



### by Jerry Whitmore

CMOS analog switches are widely used to make or break circuits in such applications as multiplexing and function switching. Ideally, they have zero resistance when closed, infinite resistance when open, no leakage, instantaneous glitch-free response, and no parasitic capacitance. While these assumptions are reasonably valid for low-frequency applications at moderate impedance levels, the good designer will always challenge them, to establish what errors may be introduced and even to determine whether the circuit configuration is viable.

### SWITCH CIRCUITS

Figure 1 is a reasonable approximation of the circuitry in a single-pole dielectrically isolated CMOS switch (e.g., AD7510DI or AD7590DI series). The dielectric isolation makes possible protection against latchup and overvoltage to  $\pm 25V$  beyond the supplies. Note that, for one polarity, conduction is via an N-channel FET; for the other polarity, it is via a P-channel FET. The two types are not perfectly symmetrical.



### Figure 1. Typical Output Switch Circuitry of the AD7590DI Series

Figure 2 is an equivalent circuit of a pair of adjacent switches. The parameters are defined in Table 1. There are three principal categories of error one should be concerned about: low-frequency errors due to resistances and current leakage (switch open or closed), high-frequency and signal-transient errors due to stray capaci-

Reprinted from Analog Dialogue 15-2, 1981.

tances (switch open or closed) and dynamic errors due to switching transients while the state of the switch is changing. Because of the present limitations of space, we shall for now consider just the first category, since it answers the most urgent question, "How well does the switch actually work for low-frequency signals?"

C <sub>DS</sub>	Open-switch capacitance
C <sub>S</sub> ,C <sub>D</sub>	Source, drain capacitance
R <sub>ON</sub>	Series on resistance
S,D	Source, drain; electrically interchangeable
$C_{SS}, C_{DD}$	Capacitance between any two
	corresponding switch terminals
l <sub>lkg</sub>	Leakage current of back-gate diode

### Table 1. Nomenclature

Although the leakage currents of the P- and N-channel transistors (devices 4 and 5 in Figure 1) might appear to tend to cancel, they don't, since the P channel is three times larger than the N channel. Because of the size mismatch of the reverse-biased source-or-drain-to-back-gate diodes, plus the differing lot-to-lot variations in breakdown voltage of the diodes, it is difficult to predict leakage or its tempco. However, maximum values at 25°C and over temperature are specified and 100% tested.



### Figure 2. Equivalent Circuit of a Pair of Adjacent Switches

Figure 3 shows the factors affecting dc performance for the *on* switch condition and how the various parameters affect the output voltage. Figure 4 shows typical curves of  $R_{ON}$ , as they appear on the product data sheet. They indi-

cate how  $R_{ON}$ , is affected, as a function of input voltage, by supply voltages and by temperature.  $R_{ON}$  is lower and less signal-dependent at the higher supply voltages and lower temperatures.











b.  $R_{ON}$  vs.  $V_D(V_S)$ , as a Function of Temperature

### Figure 4. $R_{ON}$ vs. Input Voltage as a Function of Supply Voltage and Temperature

How to minimize the influence of variable  $R_{ON}$  on circuit accuracy: Figure 5 shows a problem circuit–an inverting amplifier with four switched inputs.  $R_{ON}$ , in series with the 10-kilohm input resistor, affects the circuit gain. Even if it is compensated for at one level of supply voltage and analog input voltage, the input's variations will cause the gain to change and degrade the gain accuracy.



Figure 5. Unity-Gain Inverter with Switched Input

The most obvious solution-if the amplifier doesn't have to invert or act as a precision attenuator-is to use the amplifier in a noninverting mode, as shown in Figure 6. Since there are no resistors in series, there is no effect on gain.



Figure 6. Noninverting Solution

Another solution (Figure 7) is to connect the quad switch at the amplifier's summing point. Then the switch sees only millivolts-rather than volts-of signal variation, minimizing the variation of R<sub>ON</sub> with signal. This solution can impair bandwidth, since capacitance C<sub>S</sub> may require a capacitor in parallel with the feedback resistor for compensation. Also, I<sub>LKG</sub>, flowing through the feedback resistor, may cause significant error, depending on the accuracy requirements. ( $\Delta V_{OUT} = I_{LKG} \times R_F$ ).



Figure 7. Connecting Switch at the Summing Point

Another possible solution is to use larger values of input and feedback resistance (Figure 8). Then the  $\Delta R_{ON}$  variations will be small compared to the 1- megohm load. However, bandwidth will be affected by the larger R-C time constants.



Figure 8. Using Larger Values of Resistance

Figures 7 and 8 do not compensate for the effects of variation of  $R_{ON}$  with temperature. A circuit that provides good compensation (Figure 9) uses one of the switches, wired *on*, in series with the feedback resistor. Its  $R_{ON}$  will tend to track that of the other switches on the same substrate with temperature; thus the feedback and input resistances will tend to track quite well, keeping the gain constant.



### Figure 9. Switch in Series with Feedback Resistor to Compensate Gain

The principal dc effect in the switch *off* condition is that of  $I_{LKG}$  ( $I_{D OFF}$  or  $I_{S OFF}$ ), which will bias the output of a circuit by  $I_{LKG} \times R_L$ . Polarity of the error is determined by the dominant leakage polarity of a given switch.

### VOL. 1,21-50 APPLICATION NOTES

## Contents of Volume II

	SECTION
General Information	1
Comprehensive Index to Both Volumes	2
Ordering Guide	3
Operational Amplifiers	4
Isolation Amplifiers	5
Analog Multipliers/Dividers	- 6
RMS-to-DC Converters	7
Log-Antilog Amplifiers	8
Transducers & Signal Conditioners	9
Digital-to-Analog Converters	10
Analog-to-Digital Converters	11
Voltage-Frequency Converters	12
Synchro & Resolver Converters	13
Sample/Track-Hold Amplifiers	14
Data-Acquisition Subsystems	15
Digital Panel Instruments	16
Microcomputer Analog I/O Subsystems	· 17
µMAC Measurement-and-Control Subsystems	18
MACSYM Measurement & Control Systems	19
Linear-IC Test Systems	20
AC/DC and DC/DC Power Supplies	21

# Selection Guides for Product Categories Not Included in This Volume

### SIGNAL CONDITIONERS

		CURRENT (4 TO 20mA) OUT								
		Ĺ	1 10 1	v то	1	/	TRAN	ISMITTE	RS	
		12	(i) (i)	200	<sup>5</sup> <sup>4</sup> <sup>2</sup>		<sup>2</sup> B <sub>5</sub> ,	45. 85. 85.	5 5 5 7 5 8 7	
Input Sensor	Thermocouple RTD <sup>1</sup> AD590/AC2626 Temperature Sensor Resistance Bridge			n.	•	•	•	•	•	
Input Signal	Millivolts Volts 4 to 20mA	•	•	•	•	•				
Output	0 to ±5V 0 to ±10V 0 to 20mA		•							-
	4 to 20mA 10 to 50mA ±15V Power	•	•	• •	•	•	•	•,	•	
Special Features	Transducer Excitation Open Input Detection				•	•	•	•	•	
-	Cold Junction Compensation Input/Output Isolation Channel to Channel Isolation	•		•	•	•				:
	Signal Filter Linearization Common Mode Rejection >140dB				•	•	•	•		
Power Required	Loop Powered +14V to +32V ±15V 115V 60Hz Line	•	•	•2	•	•	•	•	•	
Mechanical	Module Metal Case Input Screw Terminals	•	•	•	•	•	•		•	
	Output Screw Terminals #22 AWG Input/Output Leads	•			•	•		•	•	
Volume II Page		9-25	9-9	9-13	9-35	9-35	9-47	9-51	9-53	

<sup>1</sup>Resistance Temperature Detector. <sup>2</sup>Provides 4 to 20mA out or may modulate Loop Power.

		VOLTAGE OUT								
			MILLIVOLTS IN							
		/	SI	INGLE- IANNEL	/	/	MUI CHAN	LTI- INEL	/	7
		28.31 V	15.82	*850	2832	2854	2855	<sup>2</sup> 856	2835	7
Input Sensor	Thermocouple RTD <sup>1</sup> AD590/AC2626 Temperature Sensor Resistance Bridge		•	•	•	•				
Input Signal	Millivolts Volts Line Power		•	•	•	•	•	•	•	
Output	0 to ±5V 0 to ±10V 0.1 to 10mA	•		•	•	•	•	•		
,	4 to 20mA 10 to 50mA ±15V Power								•	
Special Features	Transducer Excitation Open Input Detection		•	•	•1	•	•		•	
	Cold Junction Compensation Input/Output Isolation Channel to Channel Isolation			•		•	:	•	•	
	Signal Filter Linearization Common Mode Rejection > 140dB	•	•	•	•	•	•			
Power Required	Loop Powered +14V to +32V ±15V 115V 60Hz Line	•	•	•	•	•	•	•	•	
Mechanical	Module Metal Case Input Screw Terminals	•	•	•	•	•	•	•	•	
	Output Screw Terminals #22 AWG Input/Output Leads									
Volume II Page		9-19	9-19	9-31	9-25	9-37	9-37	9-43	9-29	

<sup>1</sup> Resistance Temperature Detector.

### DIGITAL PANEL INSTRUMENTS

For the purpose of selection, the instruments in this section are divided into three classes, each having its own Selection Guide:

- 1. 3- to 4 3/4-digit panel meters for general applications, powered by dc voltage furnished by the user's instrumentation-system +5V logic supply
- 2. 3- to 4 3/4-digit panel meters for general applications, powered by ac line voltage, and including multi-channel scanning and true-rms types
- 3. Single- and scanning multi-channel digital temperature meters for measurements with thermocouples, RTDs, thermistors, and AD590 semiconductor temperature sensors

The Selection Guides permit all the devices in each class to be compared in terms of their salient features, to narrow the field of choice to one or two devices, for which page locations are given. The data sheets in this Volume have technical

continued	l on the	e next page)
-----------	----------	--------------

		· · · · · · · · · · · · · · · · · · ·								
			METERS	7						
• •		401-00-00-00-00-00-00-00-00-00-00-00-00-0	<sup>4</sup> D <sub>2</sub> 0000	40.00 (10,000)	<sup>4</sup> 0,00,00	<sup>4</sup> 0 <sub>200</sub> ,	t state	<sup>4</sup> 0,000		
Digits; F.S. Range	3;-99 to +999mV	•								
i	3½; ±199.9mV ±1.999V ±19.99V		•	•	•					
	4½; ±1.9999V ±19.999V		·			•	•			
	4¾; ±3.9999V ±39.999V					Ĺ		•	а. 	
Input Type	Ltd. Differential Differential	•	•	•	•		•	•		
	Floating					•				
Data Outputs	Character Serial Parallel BCD Parallel BCD Latched	N/A	•	•	•		•	•		
Display Type	LED Beckman	•	•	•	•	•	•	•		
Display Size	· · ·	0.5/13	0.55/14	0.27/7	0.5/13	0.27/7	0.43/11	0.43/11		
Case Depth <sup>1</sup> in/mr	n	0.65/17	4.08/104	0.84/21	1.31/33	2.52/64	4.08/104	4.08/104		
Volume II Page		16-41	16-15	16-23	16-31	16-13	16-33	16-37		

<sup>1</sup>All logic powered DPMs use industry standard case with 3.175" × 1.810" (80.65 × 45.97mm) cutout. All ac-powered DPMs except AD2006 use industry standard case with 3.930" × 1.682" (99.82 × 42.72mm) cutout, AD2006 uses same case as logic powered DPMS.

descriptions, specifications, and in many cases, applications information. Complete data sheets for most of these instruments, with further information on application and use of the products, are available upon request. General information on digital panel instruments can be found in the pages that follow the Selection Guides.

For temperature instrumentation, there are a number of other products dedicated to temperature measurement, included in this Databook, that may be of interest. They are to be found in these sections: Transducers & Signal Conditioners, µMAC-4000 Intelligent Measurement-and-Control Subsystems, and MACSYM. Power supplies for excitation of systempowered panel instruments may be found in the Power Supply section.

Finally, in the Synchro & Resolver Conversion section, there are the benchtop API1620 and API1718 Angle Position Indicators, which accept synchro or resolver input, convert to digital, and provide a 5-digit numerical LED display of the angle, and a 5-decade BCD or 16-bit binary data output.

		AC-POWERED DIGITAL PANEL METERS								
· ·		PO102	St Popol	<sup>4</sup> 0,000	And	<sup>4</sup> 020333	20000	40000 A	<sup>40,03</sup>	
6-Channel Scanning									•	
Digits; F.S. Range	3;-99 to +999mV	٠								
	3 <sup>1</sup> / <sub>2</sub> ; ±199.9mV ±1.999V ±19.99V 199.9V 600V		•	•	•				•	
	4½; ±1.9999V ±19.999V									
	4¾; ±3.9999V ±39.999V							•		
Input Type	Single Ended Ltd. Differential Differential		•	•	•		•	•	•	•
	Floating True RMS	•				•			•	]
Data Outputs	Character Serial Parallel BCD Parallel BCD Latched	N/A	•	. •	•	•	•	•	•	
Display Type	LED Beckman	•	•	•	•	•	•	•	•	
Display Size		0.5/13	0.55/14	0.55/14	0.5/13	0.5/13	0.43/11	0.43/11	0.5/13	]
Case Depth <sup>2</sup> in/mm	1	2.44/63	4.08/104	4.15/105	4.15/112	4.48/114	4.48/114	4.48/114	5.80/147	]
Volume II Page		16-41	16-15	16-19	16-27	16-43	16-33	16-37	16-49	

<sup>1</sup> Full scale inputs when reading out in dB are 500mV, 5V, 50V, 500V and 625V rms.

<sup>a</sup> All logic powered DPMs use industry standard case with 3.175" × 1.810" (80.65 × 45.97mm) cutout. All ac-powered DPMs except AD2006 use industry standard case with 3.930" × 1.682" (99.82 × 42.72mm) cutout. AD2006 uses same case as logic powered DPMs.

			,	DIGITAL TEMPERATURE METERS						
			(D) (D) (D)	402.05	40.20 A	40. 10. 10. 10. 10. 10. 10. 10. 10. 10. 1	10,200	0°C (14)	./	
Input	Number of Channels	1 6	•	•	•	•	•	•		
Sensor (Determines Temperature Range)	Thermocouple Type	Switch Selected User Specified J, K, T E, R, S	:			-	•	•		
	AD590 (-55°C RTD Thermistor	to +150°C)		•	•	•				
Features	Self-Calibration Cold-Junction Compensation Linearization		:				•	•		
	Isolation		•	•	•		•1	•1		
Readout	Digits	3+, 2- 3½	•	•	•		•	•		
	LED Display Height	0.5", 13mm 0.56", 14.3mm	•	•	•	•	•	•		
Digital Data Output	Isolated Parallel BCD 7-Bit Character-Serial ASCII		•	. •	•		•	•		
Analog Output	Voltage 4-to-20mA Current Loop		•	•	•		•	:		
Power Supply	AC Line DC +7V to +15V +5V		•	•	•	•	•	•		
Volume II Page			16-47	16-49	16-49	16-51	16-55	16-55		

<sup>1</sup>AC line-operated versions.
## **MICROCOMPUTER ANALOG I/O SUBSYSTEMS**

Analog Devices Real-Time Interface (RTI) products provide a direct memory-mapped interface between popular microcomputers and analog input and output signals. Each RTI board is electrically and mechanically compatible with the bus it is designed to interface with. No additional interface logic or power are required for the board, which plugs directly into the microcomputer card cage.

As the Selection Guide indicates, there are Input-only, Output-

only, and—in most cases—Input/Output cards available for each bus type. Within each card family, there are optional features available to provide a close fit to the individual user's application.

The Selection Guide provides selection information in capsule form, permitting card types to be matched to desired features. Additional information and complete specifications are provided on the individual card or family data sheets.

						міс	ROCOM	PUTER I	BUS CON	PATIBI	LITY	/
						INTE NATIO	L NAL				PRO-LO MOSTE	од ск
			/ '		MU	LTIBUS	гм		1	ST	D BUS	
		ATL.	100.001	471.	411.15	*1,	471.15	411.12	411. 	411.15	R71.13	
Board Type	Input Input/Output Output	•	•	•	•	•	•	•	•	•	•	
Channel Capacity	Input (Single ended/ differential) Output	16/8	16/8 2	32/16	32/16 2	4	16/8	16/8 2	16/8	32/16	4	
Input Resolution	10 Bits 12 Bits	•	•	•		Ì	•	•	•	•		
Output Resolution	8 Bits 12 Bits		•		•	•		•			•	
Additional Features DC/DC Converte Software PGA Gains of 1, 2, Resistor PGA	s r 4, 8V/V	•	•	•	•	•	•	•	•	•	•	
Gains of 1 to 4-20mA Output Digital Output D	1000V/V Privers		•	•	•	•	•			• 1	•	
Volume II Page		17-5	17-5	17-5	17-5	17-7	17-9	17-11	17-11	17-19	17-19	

MULTIBUS is a trademark of Intel Corporation.

(continued on the next page)

		MICROCOMPUTER BUS COMPATIBILITY										
			м	MO ICROM BUS	TOROLA	<u>`</u> /	II TMS	TEXAS NSTRUM 990 BUS	ENT		LSI BU	DEC
		KIT. J.S.	RTI.12	RIL.	411.12	R11,13	R.R.J.	477.75	477.15	472.10 472.10	477.435	
Board Type	Input Input/Output Output	•	•	•	•	•	•	•	•	•	•	
Channel Capacity	Input (Single ended/ differential) Output	32/16	32/16 2	. 4	32/16	32/16 2	4	8	32/16	16/8 2	4	
Input Resolution	10 Bits 12 Bits	•	•		•	•			•	•		
Output Resolution	8 Bits 12 Bits		•	•			•	•		•	•	
Additional Features DC/DC Converte Software PGA Gains of 1, 2, Resistor PGA Gains of 1 to 4-20mA Output Digital Output D	4, 8V/V 1000V/V rivers	•	•	•	•	•	•	•	•	•	•	
Volume II Page		17-13	17-13	17-13	17-15	17-15	17-15	17-15	17-17	17-17	17-17	

# AC/DC AND DC/DC POWER SUPPLIES

## MODULAR AC/DC POWER SUPPLIES

SPECIFICATIONS (typical @ +25°C and 115V ac 60Hz unless otherwise noted)

	Туре	Model	Output Voltage Volts	Output Current mA	Line Reg. Max %	Load Reg. Max %	Output Voltage Error Max	Ripple & Noise mV rms Max	Dimensions Inches
-		915	+ 15	+ 25	0.2	0.2	+ 1%	1	$35 \times 25 \times 0.875$
1		904	+ 15	+ 50	0.02	0.02	+200 mV	0.5	$3.5 \times 2.5 \times 0.875$
		201	- 12	_ >0	0.02	-	- 0mV	0.5	5157 2157 01075
		902	+ 15	+100	0.02	0.02	+300 mV	0.5	3 5 × 2 5 × 1 25
				= 100	0.02	0.02	- 0mV	0.15	515 ( 215 ( 1125
	Dual	902-2	+ 15	· + 100	0.02	0.02	+300 mV	0.5	$35 \times 25 \times 0.875$
	Output	, oz z	- ••	_ 100	0.02	0.02	- 0mV		5.5 / 2.5 / 0.075
		920	+ 15	+ 200	0.02	0.02	+300 mV	0.5	3 5 × 2 5 × 1 25
				- 200	0.02	0.02	- 0mV	0.0	515 / 215 / 1125
		925	±15	± 350	0.02	0.02	±1%	0.5	$3.5 \times 2.5 \times 1.62$
1		921	± 12	$\pm 240$	0.02	0.02	+300 mV	0.5	$3.5 \times 2.5 \times 1.25$
tec					0.02		-0mV		
n		006	5	250	0.02	0.04		1	25 2 5 2 0 975
Ň		900	5	500	0.02	0.04	÷1 +1	1	$3.3 \times 2.3 \times 0.873$
rd	Single	905	5	1000	0.02	0.04	± 1 + 1	1	$3.5 \times 2.5 \times 1.25$
303	Output	972	5	2000	0.02	0.05	÷ 1 + 1	1	$3.5 \times 2.5 \times 1.25$
Ü		●978	5	2000	0.02	0.05	÷ 1 + 2	5(typ)	$3.5 \times 2.5 \times 1.02$
<u>.</u>		-720		5000	0.05	0.10	2	5(typ)	5.5 × 2.5 × 1.25
		923	± 15	$\pm 100$	0.02	0.02	±1	0.5	$3.5 \times 2.5 \times 1.25$
			+ 5	500	0.02	0.05	±1	0.5	
		●926	± 15	$\pm 150$	0.02	0.02	±2	0.5 (typ)	$3.5 \times 2.5 \times 1.62$
	<b>T</b> ' 1		+5	300	0.02	0.10	$\pm 2$	1.0(typ)	
	Triple	●927	±15	$\pm 150$	0.02	0.02	$\pm 2$	0.5(typ)	$3.5 \times 2.5 \times 1.62$
	Output		+ 5	1000	0.02	0.10	±2	1.0(typ)	
		2B35J	±15	±65	0.08	0.1	(-0, +300 mV)	0.5	$3.5 \times 2.5 \times 1.25$
			+1  to  +15 *	125	0.08	0.1		0.25	
4		2B35K	±15	± 65	0.01	0.02	(-0, +300 mV)	0.5	$3.5 \times 2.5 \times 1.25$
			+1  to  +15*	125	0.01	0.02		0.25,	
		952	±15	$\pm 100$	0.05	0.05	±2	1	$4.4 \times 2.7 \times 1.44$
Ĩ	Dual	970	±15	$\pm 200$	0.05	0.05	± 2	, <b>1</b>	$4.4 \times 2.7 \times 1.44$
pa	Output	973	±15	$\pm 350$	0.05	0.05	±2	1	$4.4 \times 2.7 \times 2.00$
Ĩ		975	±15	$\pm500$	0.05	0.05	±2	1	$4.4 \times 2.7 \times 2.00$
loi	Single	955	5	1000	0.05	0.15	±2	2	$4.4 \times 2.7 \times 1.44$
is N	Output	<b>●</b> 976	5	3000	0.05	0.10	$\pm 2$	5(typ)	$4.75 \times 2.7 \times 2.00$
assi		•972·	+ 15	+ 150	0.02	0.02	+ 2	0.5(typ)	4 75 × 2 7 × 1 45
Ğ	Triple	2712	+5	300	0.02	0.10	-+ +2	1.0(typ)	1.7 5 7 2.7 7 1.45
ī	Output	●974	+ 15	+150	0.02	0.02	+2	0.5(typ)	4 75 × 2 7 × 1 45
¥.	Juiput		+5	1000	0.02	0.10	 + 2	1.0(typ)	1.7 5 ~ 2.7 ~ 1.45
				1000	0.02	0.10		**** (F3F)	

\*Resistor Programmable •New product since 1980 Data-Acquisition Components and Subsystems Catalog

# MODULAR DC/DC CONVERTERS

SPECIFICATIONS (typical @ +25°C over the full range of input voltages unless otherwise noted)

Model	Output Voltage Volts	Output Current mA	Input Voltage Volts	Input Voltage Range Volts	Input Current Full Load	Output Voltage Error Max	Temperature Coefficient /°C Max	Efficiency Full Load Min	Dimensions Inches
943	5	1000	5	4.65/5.5	1.52A	±1%	$\pm 0.02\%$ ·	62%	$2.0 \times 2.0 \times 0.375$
●957 <b>*</b>	5	100	5	4.5/5.5	200mA	± 5%	$\pm 0.01\%$ (typ)	50%	$1.25 \times 0.8 \times 0.4$
•958	5	100	5	4.5/5.5	200mA	± 5%	$\pm 0.01\%$ (typ)	50%	$1.25 \times 0.8 \times 0.4$
941	$\pm 12$	$\pm 150$	5	4.65/5.5	1.17A	$\pm 0.5\%$	$\pm 0.01\%$	58%	$2.0 \times 2.0 \times 0.375$
●959 <b>*</b>	$\pm 12$	±40 .	5	4.5/5.5	384mA	±5%	$\pm 0.01\%$ (typ)	50%	$1.25 \times 0.8 \times 0.4$
●960	±12	± 40	5	4.5/5.5	384mA	± 5%	$\pm 0.01\%$ (typ)	50%	$1.25 \times 0.8 \times 0.4$
●961 <b>*</b>	$\pm 15$	± 33	5	4.5/5.5	396mA	± 5%	$\pm 0.01\%$ (typ)	50%	$1.25 \times 0.8 \times 0.4$
•962	$\pm 15$	± 33	5	4.5/5.5	396mA	± 5%	$\pm 0.01\%$ (typ)	50%	$1.25 \times 0.8 \times 0.4$
●963*	$\pm 15$	± 33	12V	10.8/13.2	165mA	± 5%	$\pm 0.01\%(typ)$	50%	$1.25 \times 0.8 \times 0.4$
<b>●</b> 964	±15	± 33	12V	10.8/13.2	165mA	± 5%	$\pm 0.01\%$ (typ)	50%	$1.25 \times 0.8 \times 0.4$
•965	±15	±190	5V	4.65/5.5	1.7A	±1%	$\pm 0.005\%$ (typ)	62%(typ)	$2.0 \times 2.0 \times 0.38$
●966	±15	±190	12V	11.2/13.2	710mA	±1%	$\pm 0.005\%$ (typ)	62%(typ)	$2.0 \times 2.0 \times 0.38$
<b>●</b> 967	±15	±190	24V	22.3/26.4	350mA	$\pm 1\%$	$\pm 0.005\%$ (typ)	62%(typ)	$2.0 \times 2.0 \times 0.38$
•968	±15	±190	28V	26/30.8	300mA	±1%	$\pm 0.005\%$ (typ)	62%(typ)	$2.0 \times 2.0 \times 0.38$
949	±15	± 60**	5	4.65/5.5	0.6A	±2%	±0.03%	58%	$2.0 \times 1.0 \times 0.375$
940	±15	±150	5	4.65/5.5	1.35A	$\pm 0.5\%$	$\pm 0.01\%$	62%	$2.0 \times 2.0 \times 0.375$
953	±15	$\pm 150$	12	11/13	0.6A	±0.5%	±0.01%	62%	$2.0 \times 2.0 \times 0.375$
945	±15	$\pm 150$	28	23/31	250mA	±0.5%	±0.01%	61%	$2.0 \times 2.0 \times 0.375$
951	±15	$\pm 410$	5	4.65/5.5	3.7A	$\pm 0.5\%$	±0.01%	62%	3.5×2.5×0.88

\*Unfiltered Models

\*\*Single-ended or unbalanced operation is permissible such that total output current load does not exceed a total of 120mA.

•New product since 1980 Data-Acquisition Components and Subsystems Catalog

# Product Families Not in this Databook (But Still Available)

The information published in this Databook is intended to assist the user in choosing components for the design of new equipment, using the most cost-effective products available from Analog Devices. The popular product types listed below may have been designed into your circuits in the past, but they are no longer likely to be the most economic choice for your new designs. Nevertheless, we recognize that it is often a wise choice to refrain from redesigning proven equipment, and we are continuing to make these products available for use in existing designs or in designs for which they are uniquely suitable. Data sheets on these products are available upon request.

AD108/208/308	ADC-10Z	RTI-1220	148	752
AD108A/208A/308A	ADC-12QZ	RTI-1221	165	756
AD111/211/311	ADC-14I/17I	SCDX1623	180	934
AD351	ADC-16Q	SCM1677	183	942
AD502	ADC1100	SDC1604	184	944
AD511	ADC1102	SHA-1A	230	946
AD512	ADC1103	SHA-2A	232	947
AD514	ADC1105	SHA-3	233	956
AD520	ADC1109	SHA-4	260	
AD523	ADC1111	SHA-5	272	
AD528	ADC1133	SHA-1114	273	
AD530	B100	SHA-1134	275	
AD531	BDM1615/1616/1617	SMC1007	276	
AD559	DAC-M	SMX1004	285	
AD801	DAC-QG	SMX2607	288	
AD2003	DAC-QM	SRX1005	310	
AD2008	DAC-QS	SRX2605	311	
AD2020	DAC-QZ	STX1003	424	
AD2022	DAC-10DF	STX2603	426	
AD2023	DAC-10Z	40	428	
AD3900 Series	DAC1009	42	432	
AD7513	DAC1118	43	434	
AD7519	DAC1125	44	435	
AD7570	DAC1132	45	440	
AD7583	DAC1137	46	441	
ADC-QM	DAS1150	105	452	
ADC-QU	DA\$1151	118	605	
ADC-8S	DGM1040	119	606	
	MDA-F	141	610	
	MDA-10Z	146	751	

# Substitution Guide for Product Families No Longer Available

The products listed in the left-hand column are no longer available from Analog Devices. In many cases, comparable functions and performance may be obtained with newer models, but-as a rule-they are not directly interchangeable. The closest recommended Analog Devices equivalent, physically and electrically, is listed in the right-hand column. If no equivalent is listed, or for further information, get in touch with Analog Devices.

	Closest		Closest
	Recommended		Recommended
Model	Equivalent	Model	Equivalent
AD501	AD511	107	118
AD505	AD509	108	52
AD508	AD517	110	48
AD513	AD503	111	AD308
AD516	AD506	114	119
AD550	None	115	43
AD551	None	120	50
AD553	None	142	48
AD555	AD7519	143	52
AD810-813	None	149	50
AD814-816	None	153	AD517
AD818	None	161	165
AD820-822	None	163	165
AD830-833	None	170	171
AD835-839	None	220	234
AD840-842	None	231	233
AD7516	AD7510DI	274J	284 <b>J</b>
ADC1121	AD7550	279	286J
ADM501	ADM501/506	280	281
ADP501	ADP511	282J	292A
DAC-10H	DAC-10Z	283J	292A
DAC1112	DAC12QS	301 (module)	52
DAC1122	AD7541	302	310 (module)
IDC1703	IRDC1730/1731	350	None
MDA-LB	None	427	424
MDA-LD	None	602J10	AD612
MDA-UB	None	602J100	AD612
MDA-UD	None	602K100	AD612
MDA-8H	MDA-10Z	603	AD612
MDA-10H	MDA-10Z	901	904
MDA-11MF	AD7521	907	921
SERDEX	μMAC-4000	908	921
SHA-6	SHA1144	909	921
SSCT1621	None	931	None
TSDC1608-1611	TSL1612	932	None
2N3954	None	933	None
2N5900	None	935	None
41	AD515	948	947
47	48	971	921
101 (module)	45		
102	48		
106	118		

# Technical Publications

Analog Devices provides a wide array of FREE technical publications. These include data sheets for all products, catalogs, Application Notes and Guides, and two serial publications: *Analog Productlog*, a digest of new-product information, and *Analog Dialogue*, our technical journal, with in-depth discussions of products, technologies, and applications.

In addition to the free publications, three technical handbooks, a set of Analog-Digital Conversion Notes, and Synchro and Resolver Conversion, published at the end of 1980, are available at reasonable cost.

A brief description of this literature appears below. If you would like copies, or if you want to receive *Analog Productlog* and *Analog Dialogue*, please get in touch with Analog Devices or your nearby sales office.

#### CATALOGS

DATA ACQUISITION PRODUCTS DATABOOK (this book) Two volumes of data sheets for all Analog Devices ICs, hybrids, modules, and subsystems recommended for new designs.

1981-1982 SHORT-FORM GUIDE to Electronic Products for Precision Measurement & Control A 48-page catalog of all ADI Products.

## **APPLICATION NOTES AND GUIDES**

# ISOLATION AND INSTRUMENTATION AMPLIFIER DESIGNERS GUIDE

This guide explains, in detail, the differences between isolation and instrumentation amplifiers, and the applications for which each type is optimized (24 pages).

#### MULTIPLIER (Analog) APPLICATION GUIDE

Over 30 workable applications for the ubiquitous multiplier. Circuits, specifications and theory (50 pages).

#### APPLICATION GUIDE TO CMOS MULTIPLYING D TO A CONVERTERS

This 44-page guide includes detailed information on the internal design and successful application of CMOS MDACs. Typical circuits discussed include measurement, function generation, programmable filters, and audio control.

#### IC VOLTAGE TO FREQUENCY CONVERTER APPLI-CATION NOTES

Twenty-four pages of V to F converter applications.

## A USER'S GUIDE TO IC INSTRUMENTATION AMPLIFIERS

Application note tells how they work, explains their specifications and provides an example of error budget computation (12 pages).

## AN IC AMPLIFIER USER'S GUIDE TO DECOUPLING, GROUNDING, AND MAKING THINGS GO RIGHT FOR A CHANGE (8 pages)

A down-to-earth application note on the often ignored topic of ground management in combined analog and digital systems.



UNDERSTANDING HIGH SPEED (Video) A/D CONVER-TER SPECIFICATIONS

A sixteen-page profusely illustrated application note.

## DESIGNER'S GUIDE TO HIGH-RESOLUTION PRODUCTS

20-page brochure describes how to use 14-, 16-, and 18-bit Data Converters and where to apply them.

# MACSYM SYSTEM NOTES:

Multitasking, RS-232 Interface, and P-I-D Control Loops

#### BOOKS

#### SYNCHRO & RESOLVER CONVERSION (1980) Edited by Geoffrey Boyes

Everything you need to know about interfacing synchros, resolvers, and Inductosyns<sup>TM</sup> to digital and analog circuitry. \$11.50

#### TRANSDUCER INTERFACING HANDBOOK (1980)

A Guide to Analog Signal Conditioning

Edited by D.H. Sheingold

A book for the electronic engineer who must interface temperature, pressure, force, level or flow transducers to electronics, these 260 pages tell how transducers work-as circuit elements-and how to connect them to electronic circuits for effective processing of their signals. Hardcover \$14.50

# MICROPROCESSOR SYSTEMS HANDBOOK (1977)

by Dr. D. Philip Burton and Dr. A. L. Dexter

Two hundred pages of concise explanation of microprocessor hardware and software, and how to interface to A/D and D/A converters. Hardcover \$9.50

#### ANALOG-DIGITAL CONVERSION NOTES (1977) Edited by D.H. Sheingold

A 250-page guide to A'D and D/A converters and their applications, illustrated by more than 275 diagrams and tables. \$5.95

#### NONLINEAR CIRCUITS HANDBOOK (1974) Edited by D. H. Sheingold

A 540-page guide to multiplying and dividing, squaring and rooting, rms-to-dc conversion, and multifunction modules with 325 illustrations. Principles, circuitry, performance, specifications, testing, and application of these devices. \$5.95

# Worldwide Service Directory

# North America

<b>Alabama</b> (205) 536-1506	(B)	Kan *(3
Alaska *(617) 329-4700 */714) 842, 1717	(B)	(9 <sup>-</sup> (9 <sup>-</sup>
Arizona	(D)	*(31
*(714) 842-1717 (602) 949-0048	(B) (C)	(51
Arkansas *(214) 231-5094 *(712) 654 6704	(B)	Lou *(71 *(71
*(713) 664-5866	(C) (S)	Mai *(61
<b>California</b> *(714) 842-1717 *(408) 947-0633	(B) (B)	Mar *(21
<b>Colorado</b> *(714) 842-1717 (303) 443-5337	(B) (C)	(30 (30 Mas
<b>Connecticut</b> *(617) 329-4700 (516) 673-1900	(B) (C)	(0 Mic *(31 *(21
Delaware *(215) 643-7790	(B)	(31 (31
Florida (305) 855-0843	(B)	*(31 (61
<b>Georgia</b> (404) 476-3107	(B)	Mis (20
Hawaii *(714) 842-1717	(B)	Mis: *(31
ldaho *(206) 251-9950 (303) 443-5337 (206) 451-8223	(C) (C) (S)	(31 (31 (31 • <b>Mo</b> i *(71
Illinois *(312) 653-5000 (312) 446-9085	(B) (C)	(30 <b>Neb</b> *(31
Indiana *(312) 653-5000 (317) 244-7867	(B) (C)	(91 Nev *(40
lowa *(312)653-5000 (312)446-9085	(B) (C)	*(71 (50

Kansas *(312) 653-5000	(B)
(913) 888-3330 (913) 649-6996	(C) (S)
<b>Kentucky</b> *(312)653-5000	(B)
(317) 244-7867 (513) 426-5551	(C) (C)
Louisiana *(712) 664 6704	
*(713) 664-5866	(C) (S)
<b>Maine</b> *(617) 329-4700	(B)
Maryland	(D)
(215) 643-7790	(B) (C)
(301) 788-2380	(S)
Massachusetts	
*(617) 329-4700	(B)
Michigan *(312) 653-5000	(B)
*(313) 644-1866	(S)
(313) 882-1717	(C)
Minnesota	(5)
*(312)653-5000 (612)835-2414	(B) (B)
Mississippi	(0)
(205) 536-1506	(B)
Missouri	
(314) 725-5361	(B) (C)
(314) 878-5042	(S)
Montana	
*(714)842-1717 (303)443-5337	(B) (C)
Nebraska	(0)
*(312) 653-5000	(B)
(913) 888-3330	(C)
Nevada *(408) 947-0633	(B)
*(714) 842-1717	(B)
(505) 262-1416	(B)

New Hampshire	
*(617) 329-4700	(B)
New Jersey	
*(617) 329-4700	(B)
*(215) 643-7790	(B)
*(201) 967-1126	(S)
(516) 673-1900	(C)
New Mexico	
(505) 262-1416	(B)
(303) 202-1410	(0)
New York	
*(617)329-4700	(B)
*(201)967-1126	(S)
(516) 673-1900	(C)
(315) 454-9314	(C)
(800) 962-5701	(C)
North Carolina	
(919) 273-3040	
(919) 273-0380	(0)
(313) 373-0300	(0)
North Dakota	
*(312) 653-5000	(B)
(612) 835-2414	(C)
Ohio	
*(614)764-8795	(C)
*(216) 531-9455	(S)
*(614) 764-8870	(5)
(216) 321-3328	
(210) 321-3320	
(515) 420-5551	(0)
Oklahoma	
*(214) 231-5094	(B)
*(713) 664-6704	(C)
Oregon	
*(206) 251-9550	(C)
(503) 641-4463	(S)
Democratica de la composición de la composicinde la composición de la composición de la composición de	
Pennsylvania	(D)
*(215)643-7790	(B)
*(614) /64-8/95	(C)
*(216) 531-9455	(S)
(412) 487-3801	(C)
Rhode Island	
*(617) 329-4700	(B)
South Carolina	•
(010) 272 2040	
(902) 254-1071	(0)
(003) 204-1971	(3)

<b>O U D U U</b>	
*(312) 653-5000	(B)
(012) 035-2414	.(0)
Tennessee (205) 536-1506	(B)
Texas	
*(214) 231-5094	(B)
*(713) 664-6704	(C)
*(713) 664-5866	(S)
Utah	
*(714) 842-1717	(B)
(801) 268-8707	(C)
Vormont	
*(617) 329-/1700	(B)
(017)323-4700	(0)
Virginia	
(301) 799-7490	· (C)
(804) 276-3979	(S)
Washington	
*(206) 251-9550	(C)
(206) 451-8223	(S)
West Virginia	
*(614) 764-8795	(C)
*(614) 764-8795 (412) 487-3801	(C) (C)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979	(C) (C) (S)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin	(C) (C) (S)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000	(C) (C) (S)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736	(C) (C) (S) (B) (C)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736	(C) (C) (S) (B) (C)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842 1717	(C) (C) (S) (B) (C)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337	(C) (C) (S) (B) (C) (B)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337	(C) (C) (S) (B) (C) (B) (C)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337 Puerto Rico	(C) (C) (S) (B) (C) (B) (C)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337 Puerto Rico *(617) 329-4700 (925) 955 9240	(C) (C) (S) (B) (C) (B) (C) (B)
West Virginia           *(614) 764-8795           (412) 487-3801           (804) 276-3979           Wisconsin           *(312) 653-5000           (414) 784-7736           Wyoming           *(714) 842-1717           (303) 443-5337           Puerto Rico           *(617) 329-4700           (305) 855-0843	(C) (C) (S) (B) (C) (B) (C) (B) (S)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337 Puerto Rico *(617) 329-4700 (305) 855-0843 Canada	(C) (C) (S) (B) (C) (B) (C) (B) (S)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337 Puerto Rico *(617) 329-4700 (305) 855-0843 Canada (416) 625-7752	(C) (C) (S) (B) (C) (B) (C) (B) (S) (B)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337 Puerto Rico *(617) 329-4700 (305) 855-0843 Canada (416) 625-7752 (613) 722-7667	(C) (C) (S) (B) (C) (B) (C) (B) (S) (B) (B)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337 Puerto Rico *(617) 329-4700 (305) 855-0843 Canada (416) 625-7752 (613) 722-7667 (514) 694-5343	(C) (C) (S) (B) (C) (C) (B) (C) (B) (S) (B) (B) (B)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337 Puerto Rico *(617) 329-4700 (305) 855-0843 Canada (416) 625-7752 (613) 722-7667 (514) 694-5343 (604) 984-4141	(C) (C) (S) (B) (C) (C) (B) (C) (B) (S) (B) (B) (B) (B)
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337 Puerto Rico *(617) 329-4700 (305) 855-0843 Canada (416) 625-7752 (613) 722-7667 (514) 694-5343 (604) 984-4141 Mexico	<ul> <li>(C)</li> <li>(C)</li> <li>(S)</li> <li>(B)</li> <li>(C)</li> <li>(B)</li> <li>(C)</li> <li>(B)</li> <li>(B)</li> <li>(B)</li> <li>(B)</li> <li>(B)</li> <li>(B)</li> </ul>
West Virginia *(614) 764-8795 (412) 487-3801 (804) 276-3979 Wisconsin *(312) 653-5000 (414) 784-7736 Wyoming *(714) 842-1717 (303) 443-5337 Puerto Rico *(617) 329-4700 (305) 855-0843 Canada (416) 625-7752 (613) 722-7667 (514) 694-5343 (604) 984-4141 Mexico *(617) 329-4700	(C) (C) (S) (B) (C) (B) (C) (B) (S) (B) (B) (B) (B) (B)

# International

Argentina 37-9890 Australia 02/43 93288 580 74 44	(C) (B) (B)	Hong Kong *(617) 329-4700 (U.S.A.) India 664850	(B) (B)	New Zealand 595-525 598-202 850-243 67-692	(B) (B) (B) (B)	Switzerland *022/31 57 60 Taiwan 02 771 0940 02 701 6462	(B) (C) (S)
Austria 235-5550	(B)	Ireland *01 941 0466 (United Kingdom)	(B)	Norway (02) 60 46 97 Beenle's Republic	(B)	United Kingdom *01 941 0466	(B)
*031/37 48 03 Brazil	(B)	Israel *052-28995 Italy	(B)	of China *(617) 329-4700 (U.S.A.)	(B)	West Germany *089/514010 *04187381 *0721616075	(B) (B) (B)
230-0277 CMEA COUNTRIES *022/31 57 60	(C) (B)	*02/6898045 *6894924 02/9520551	(B) (B) (C)	Romania *022/31 57 60 (Switzerland)	(B)	*030316441 *0221686006	(B) (B)
(Switzerland) 0222/859304 (Austria)	(C)	051/555614 049/652909 06/316204	(C) (C) (C)	Singapore 2723023 South Africa	(B)	Yugoslavia *022/31 57 60 (Switzerland)	(B)
*02/84 58 00	(B)	011/6503271	(C) (C)	786-5150 37-9224	(B) (B)		
90-738265 France	(B)	*03 2636826 *06 3721814	(B) (B)	<b>Spain</b> 93/3017851 91/4563151	(B) (B)		
*76222190 *61408562 *33260761	(B) (B) (B)	423-3101/5 Malaysia	(B)	94/4150893 Sweden *08-282740	(B) (B)		
Holland *016/20-51080	(B)	(Singapore)					

\*ANALOG DEVICES, INC. DIRECT SALES OFFICES

B-ALL PRODUCT LINES

C-COMPONENT & COMPONENT TEST SYSTEMS

S-SYSTEMS

## WORLDWIDE HEADQUARTERS

ONE TECHNOLOGY WAY • P.O. BOX 280 • NORWOOD, MASSACHUSETTS 02062 U.S.A. Tel: (617) 329-4700, FAX: (617) 326-8703, Twx: (710) 394-6577, Telex: 924491 Cable: ANALOG NORWOODMASS





•

. 

-. . 

Analog Devices, Inc. 7271 Mars Drive Huntington Beach, CA 92647 714-842-1717

Analog Devices, Inc. 2444 Moorpark Avenue, Suite 108 San Jose, CA 95128 (408) 559-2037 7/9/87

# ANALOG DEVICES

# COMPLETE DATABOOK IN TWO VOLUMES:

Volume I: Integrated Circuits Volume II: Modules-Subsystems

See Section 2 of either Volume for Complete Index to all Analog Devices Data-Acquisition Products.

# WORLDWIDE HEADQUARTERS

One Technology Way. P.O. Box 280, Norwood, MA 02062 U.S.A. Tel:(617) 329-4700, Twx: (710) 394-6577, Telex: 924491, Cable: ANALOG NORWOODMASS