## (B) $\square=\sqrt{\Delta I I}$ 른



The Proven Source for Innovation and Excellence in Precision Data Acquisition


## COMPANY HISTORY

DATEL is a multinational company which was founded in 1970, and is located approximately 35 miles from Boston in Mansfield, Massachusetts. Our modern 180,000 square-foot facility houses our administrative offices, components and sub-systems engineering groups, modular and subsystems production facilities, and the most modern thin-film and thick-film hybrid production facility in the industry. DATEL's hybrid manufacturing operation is a fully certified MIL-STD-1772 facility, supporting our high quality standards.
Our worldwide sales network extends to every major data acquisition product marketplace. And, the people who implement this sales network are skilled professionals dedicated to providing our customers with the highest possible standards of data acquisition products available today.

## PRODUCT INFORMATION

DATEL offers one of the industry's broadest product lines, meeting the rapidly growing need for data acquisition components and sub-systems to interface with computers in industrial, commercial, scientific and military applications. These products employ five basic technologies: monolithic CMOS, monolithic bipolar, thin-film hybrid, thick-film hybrid and discrete component circuits. Many products employ a combination of these technologies to achieve higher levels of performance and complexity. The present product lines include: data converters, sample-hold amplifiers, analog multiplexers, amplifiers, data acquisition sub-systems, computer analog l/O boards, process monitor/controllers, digital panel meters, thermal printers, digital calibrators and power supplies.

## ABOUT THIS CATALOG

This comprehensive catalog includes detailed data sheets on DATEL's complete product line. Products are categorized by function and organized into QUICK SELECTION CHARTS at the beginning of each section for your convenience.
Further details and applications information may be obtained by returning the enclosed reply card. For immediate attention, contact the nearest DATEL sales office.
DATEL application engineers are always available to answer any questions that may arise concerning the application of our products.
$\left.\begin{array}{ll|ll|ll|ll}\text { Analog-to- } & \text { Page } & \begin{array}{l}\text { Digital-to- } \\ \text { Digital }\end{array} & & \text { Page } & \begin{array}{l}\text { Analog } \\ \text { Analog }\end{array} & & \text { Paltiplexers }\end{array}\right)$

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356

## NEW PRODUCTS FROM DATEL

DVME-601
16S or 8D-Channel 68010-based
VME A/D Coprocessor Board

- Local 8 MHz 68010 CPU Plus:
- 64 Kb Private RAM
- 64/128 Kb EPROM
- 64 Kb Dual-ported RAM
- A/D choices 12 to 16 bits, down to $2 \mu$ Sec.
- 16 Single-ended or 8 differential analog input channels
- Simultaneous A/D scanning. Ideal for DSP, FFT, ATE, and graphics.
- Monitor/Executive firmware to run in "no program mode" or from user programs
- Peripheral 68901 I/O:
- RS-232 serial port
- 3 timer/counters, 5 I/O bits
- Sample-to-memory transfers at up to 250 KHz
- Easy interrupt intergration with VERSAdos, PDOS, OS-9, etc.



## DC-DC Converters

More than 60 new DC-DC converters have been added to the Product Line which include these features:

- Efficiency up to $80 \%$
- 2-1 input voltage ranges
- Miniature size
- Single, dual, and triple outputs


ADS-115/116
$10-$ Bit, 1 MHz
Sampling A/D Converters

- 10-Bit resolution
- 1 MHz throughput
- 15 M ohm input impedance
- Includes fast Sample/Hold amplifier
- 3-state output TTL and CMOS compatible



## ADC-520,521

12-Bit, Ultra-fast
Low-power A/D converter

- 12-Bit resolution
- 800 nanosecond maximum conversion time
- Pin-programmable input ranges
- Internal high impedance buffer
- Low 1.6 watts power consumption
- Three-state output buffers
- Small 32-pin DIP



## SHM-30C

Very high speed, precision Sample/Hold amplifier

- 500 nSec . acquisition time to $0.01 \%$
- $0.01 \mu \mathrm{~V} / \mu \mathrm{Sec}$ droop rate
- 90V/ $\mu \mathrm{Sec}$ slew rate
- Internal hold capacitor


## NEW PRODUCTS FROM DATEL



ADC-511
12-Bit, High-Speed, Low Power A/D Converter

- 1.0 Microsecond maximum conversion time
- Low-power, 925 milliwatts
- Three-state output buffers
- Functionally complete
- Small 24-pin DIP



## ADC-574Z, ADC-674Z <br> Complete 12-Bit A/D Converters <br> with Sample-Hold, Reference, and Clock

- Pin-to-pin compatible with industry standard HI574A/674A
- No missing codes over temperature
- $15 \mu \mathrm{Sec}$. conversion time (ADC-674Z)
- 150 mW max. power dissipation

ADS-105/106
12-Bit, 1 MHz
Sampling A/D Converters

- 12-Bit resolution
- 1 MHz throughput
- 15 M ohm input impedance
- Includes fast Sample/Hold amplifier
- 3-state output, TTL and CMOS compatible


## NEW PRODUCTS FROM DATEL



PM-5050
Thermocouple Input
Process Monitor/Controller

- Supports direct connection of thermocouple types $\mathrm{J}, \mathrm{K}, \mathrm{T}$, S, B, E, N, and R
- ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ display; 0.1 or 1.0 degree resolution
- Cold junction compensation disable option
- Automatic display of open TC input condition


## PM-5060

RTD and Thermistor Input
Process Monitor/Controller

- Supports direct connection of $100 \Omega$ platinum RTD's (American or European standards) and thermistors (2252 $\Omega$, $3000 \Omega, 5000 \Omega, 10000 \Omega$ )
- Two-, Three-, or four-wire operation
- ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ display; 0.1 or 1.0 degree resolution
- Automatic display of open circuit condition


## PM-5070

Strain Gage
Process Monitor/Controller

- Two inputs: $\pm 50 \mathrm{mV}$ (bridge output) $\pm 10 \mathrm{~V}$ reference

- Simple bridge calibration and scaling function
- Two user-defines math functions for sophisticated output manipulation and control algorithms
- Cycling six digit display of up to eight system variables, including input peaks and valleys


## PM-5080

Dual-Channel Voltage/Current Signal Input
Process Monitor/Controller

- Two input channels: $0-100 \mathrm{mV}$ (jumper selectable for 0-20 mA ) and 10 V
- Two user-defined math functions for sophisticated output manipulation and control algorithms
- Cycling six digit display of up to eight system variables, including input peaks and valleys
- Simple scaling procedure with standard or user-defined engineering units


## Tunable Active Filters <br> More than 30 new Active Filters have been added to the Product Line

- Digital, Voltage, and Resistive Tuning
- State Ready Filters
- Selectable for Bessel, Butterworth, Chebychev, or Elliptical Response
- Small Hybrid Packaging
- Rolloffs up to $140 \mathrm{~dB} /$ Octave
- High Pass, Low Pass, Band Pass, Band Reject Filters
- Switched Capacitor 7th Order Low Pass Filtering


## HIGH-RELIABILITY PROGRAMS

DATEL is committed to meeting the demanding requirements of military, aerospace and severe environment applications. Toward that end, DATEL offers a few options in its quality programs.

## OPTION 1 MIL-STD-883 CLASS B COMPLIANT DEVICES

DATEL has received MIL-STD-1772 certification for its hybrid facility. This approval certifies that DATEL meets the stringent standards requirements surrounding the facilities, material, processes, personnel training, design analysis, documentation and equipment used to manufacture hybrid microcircuits. MIL-STD-883 establishes uniform methods, controls and procedures for designing, testing and certifying microelectronic devices.

New contracts negotiated after December 31, 1984 require that, if MIL-STD-883 compliancy is called for, parts supplied must meet the current intent of MIL-STD-883 (i.e., Element Evaluation and MIL-STD-1772 Certification, etc). DATEL's - 883 program offers products in full compliance with MIL-STD-883, Class B.

The accompanying chart gives a concise overview of MIL-STD-883 screening requirements and their implications for DATEL customers.

| TEST | METHOD | PURPOSE |
| :---: | :---: | :---: |
| Internal Visual (Precap) | Method 2017 | Eliminates devices with potential for failure under mechanical, electrical or thermal stress |
| Stabilization Bake | Method 1008 <br> Test Condition C, 24 hrs. at $150^{\circ} \mathrm{C}$ | Eliminates device failure due to storage at elevated temperatures. |
| Temperature Cycling | Method 1010, <br> Test Condition C, $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | Determines resistance of device to sudden exposure to extreme temperature changes. Removes potential failures due to thermal stress on bonds, etc. |
| Constant Acceleration | Method 2001, <br> Test Condition A, Y AXIS, 5 kg . | Eliminates potential failures due to structural or mechanical weakness not detected in shock or vibration tests. |
| Burn-in Test | Method 1015, <br> Test Condition B, 160 hrs . at $+125^{\circ} \mathrm{C}$ | Stresses devices at temperature in order to eliminate infant mortailty failures. |
| PDA 10\% | Static Tests performed at $+25^{\circ} \mathrm{C}$ | Percent defective allowable-Rejects lots with static test failures greater than $10 \%$. |
| Final Electrical Tests | Performed at $+25^{\circ} \mathrm{C}$ and at max. and min. operating temperatures | Verifies that device still meets specified data sheet parameters. |
| Seal Fine and Gross | Method 1014, <br> Test Condition A (fine), $1 \times 10^{-7} \mathrm{cc} / \mathrm{Sec}$. for volume of $\geq 0.5$ to $<1.0 \mathrm{~cm}^{3}$ and $5 \times 10^{-8} \mathrm{cc} /$ Sec. for volume of $\geq 1.0$ to $<10.0 \mathrm{~cm}^{3}$. Test condition C (gross) | Insures hermeticity of device package. Eliminates degradation due to absorption of water vapor or other contaminants. |
| External Visual | Method 2009 | Insures that materials, design, construction, marking, and workmanship conform with applicable procurement documentation. |

MIL-STD-883 compliancy also requires that complete documentation be available to support the product. An analysis of the design along with element and package evaluations are performed to ensure a high quality product. The manufacturing process is also stringently controlled in order to obtain the high quality level.

Initial qualification requires passing the MIL-STD-883 tests for groups A, B, C and D. After initial qualification, groups A \& B are tested for all lots. Group $C$ is tested iniitially and to qualify any product changes which may occur. Group $D$ testing is also performed initially and at intervals not exceeding 6 months for future lots.

## MIL-STD-883 PRODUCTS

## ANALOG-TO-DIGITAL CONVERTERS

| MODEL NO. | RESOLUTION | CONVERSION TIME | LINEARITY |
| :---: | :---: | :---: | :---: |
| ADC-HZ12B/883B | 12 Bits | $8 \mu \mathrm{Sec}$ | $\pm 1 / 2$ LSB |
| ADC-HX12B/883B | 12 Bits | $20 \mu \mathrm{Sec}$ | $\pm 1 / 2$ LSB |
| ADC-816/883B | 10 Bits | 800 nSec | $\pm 1 / 2$ LSB |
| ADC-208/883B | 8 Bits | 50 nSec | $\pm 1.5$ LSB |
| ADC-207/883B | 7 Bits | 50 nSec | $\pm 1$ LSB |
|  | DIGITAL-TO-ANA | LOG CONVERTERS |  |
| MODEL NO. | RESOLUTION | SETTLING TIME | LINEARITY |
| DAC-HP16B/883B <br> DAC-HZ12B/883B <br> DAC-HK12B/883B | 16 Bits | $15 \mu \mathrm{Sec}$ | $\pm 2$ LSB |
|  | 12 Bits | $3 \mu \mathrm{Sec}$ | $\pm 1 / 2 \mathrm{LSB}$ |
|  | 12 Bits | $3 \mu \mathrm{Sec}$ | $\pm 1 / 2$ LSB |
|  | DATA ACQUISI | ION SUBSYSTEMS |  |
| MODEL NO. | RESOLUTION | INPUT CHANNELS | THROUGHPUT |
| HDAS-16/883B | 12 Bits | 16 SINGLE-ENDED | 50 KHz |

Contact DATEL for information on future MIL-STD-883 compliant devices now being qualified.

## OPTION 2 -QL PROGRAM

DATEL's -QL (Quality Level) program offers enhanced reliability over the standard DATEL products through subjecting the devices to environmental stresses. The -QL screening is not intended to imply compliance with MIL-STD-883 and any devices screened to this program are classified as non-compliant devices as defined in paragraph 1.2 of MIL-STD-883.

It should be noted however, that if a contract was negotiated prior to December 31, 1984 and you supplied a part which your Specification Control Drawing (SCD) described as compliant to MIL-STD-883, you may continue to fulfill that contract with parts which satisfy the conditions of that specification. Contact DATEL to determine if a particular -QL product is applicable.

The accompanying chart gives a concise overview of the -QL screening requirements and their implications for DATEL customers.

DATEL QL SCREENING PROGRAM

| Internal Visual (100\% Precap) | Test Method 2017 | Eliminate visual defects prior to seal |
| :---: | :---: | :---: |
| Stabilization Bake $100 \%$ | TM 1008, Condition C 24 hours at $+150^{\circ} \mathrm{C}$ (Optional if TM 1030 is used) | Eliminates failures due to high temp storage |
| Temperature Cycling, 100\% | TM 1010, Condition C -65 to $+150^{\circ} \mathrm{C}, 10$ cycles | Eliminates failures due to mechanical weakness |
| 100\% Constant Acceleration | TM 2001, Condition A Y1 Axis, 5000 G | Eliminates failures due to mechanical weakness |
| 100\% Burn-in | Static burn-in 160 hrs . at $+125^{\circ} \mathrm{C}$ (Similar to TM 1015 or TM 1030) | Eliminates failures due to infant mortality |
| 100\% Final Electrical Test | Performed at $+25^{\circ} \mathrm{C}$, TMIN, and TMAX operating temperatures | Verifies that devices meet speicifications over temperature range |
| $100 \%$ Fine and Gross Leak | Test Method 1014 Condition A (fine) $5 \times 10^{-7} \mathrm{cc} / \mathrm{Sec}$. Condition C (gross) | Insures hermeticity for high humidity environments |
| 100\% External Visual | Test Method 2009 | Insures proper marking, construction, workmanship |

## -QL PRODUCTS

| SAMPLE-HOLD |  |  |  |
| :--- | :---: | :---: | :---: |
|  | AMPLIFIERS |  |  |
| MODEL NO. | LINEARITY | ACQUISITION TIME | HOLD MODE DROOP |
|  |  |  |  |
| SHM-91MM-QL | $0.003 \%$ | $2 \mu \mathrm{Sec}$. | $5.0 \mu \mathrm{~V} / \mu \mathrm{Sec}$. |
| SHM-45MM-QL | $0.01 \%$ | 200 nSec | $0.5 \mu \mathrm{~V} / \mu \mathrm{Sec}$. |
| SHM-4860MM-QL | $0.01 \%$ | 200 nSec | $0.5 \mu \mathrm{~V} / \mu \mathrm{Sec}$. |
| SHM-9MM-QL | $0.01 \%$ | $6 \mu \mathrm{Sec}$. | $0.2 \mathrm{mV} / \mathrm{mSec}$ |
| SHM-6MM-QL | $0.02 \%$ | $2 \mu \mathrm{Sec}$. | $10 \mu \mathrm{~V} / \mu \mathrm{Sec}$. |
| SHM-HUMM-QL | $0.1 \%$ | 25 nSec. | $50 \mu \mathrm{~V} / \mu \mathrm{Sec}$. |
| SHM-40MM-QL | $0.1 \%$ | 40 nSec. | $100 \mu \mathrm{~V} / \mu \mathrm{Sec}$. |

OPERATIONAL AMPLIFIERS

|  | INPUT |  |  |
| :--- | :---: | :---: | :---: |
|  | OFFSET | GAIN |  |
| MODEL NO. | VOLTAGE | BANDWIDTH | OUTPUT |
|  |  |  |  |
| AM-500MM-QL | 3 mV | 130 MHz | +10 V at 50 mA |
| AM-1435MM-QL | 5 mV | 1000 MHz | +7 V at 14 mA |

DATA ACQUISITION SUBSYSTEMS

| MODEL NO. | RESOLUTION | INPUT CHANNELS | THROUGHPUT |
| :--- | :---: | :---: | :---: |
| HDAS-16MM-QL | 12 Bits | 16 Single-Ended | 50 KHz |
| HDAS-8MM-QL | 12 Bits | 8 Diff-Ended | 50 KHz |

MODEL NO.
ADC-505BMM-QL ADC-508BMM-QL ADC-520MM-QL ADC-521MM-QL ADC-817AMM-QL ADC-810MM-QL ADC-827AMM-QL ADC-811MM-QL ADC-HZ12BMM-QL ADC-5211H-QL ADC-5212H-QL ADC-5214H-QL ADC-5215H-QL ADC-5216H-QL ADC-HX12BMM-QL ADC-HC12BMM-QL ADC-510BMM-QL ADC-515BMM-QL ADC-816MM-QL ADC-826MM-QL ADC-815MM-QL ADC-5101 H-QL ADC-825MM-QL

RESOLUTION
CONVERSION TIME
LINEARITY
12 Bits

| 550 nSec. | $\pm 1 \mathrm{LSB}$ |
| :--- | :--- |
| 700 nSec. | $\pm 1 \mathrm{LSB}$ |

12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
12 Bits
10 Bits
10 Bits
10 Bits
10 Bits
8 Bits
8 Bits
8 Bits

## SAMPLING ANALOG-TO-DIGITAL CONVERTERS

ADS-105MM-QL
ADS-106MM-QL
ADS-125MM-QL
ADC-HS12BMM-QL
ADS-115MM-QL
ADS-116MM-QL

12 Bits
12 Bits
12 Bits
12 Bits
10 Bits
10 Bits

1 MHz
$\pm 1$ LSB $\pm 1$ LSB $\pm 1 / 2$ LSB $\pm 1 / 2$ LSB $\pm 1 / 2$ LSB $\pm 1 / 2$ LSB

## DIGITAL-TO-ANALOG CONVERTERS

MODEL NO.
DAC-HP16BMM-QL DAC-HF12BMM-QL DAC-HK12BMM-QL DAC-HZ12BMM-QL DAC-HF10BMM-QL DAC-HF8BMM-QL

RESOLUTION
16 Bits
12 Bits
12 Bits
12 Bits
10 Bits
10 Bits

SETTLING TIME
$15 \mu \mathrm{Sec}$.
50 nSec .
$3 \mu \mathrm{Sec}$.
$3 \mu \mathrm{Sec}$.
25 nSec .
25 nSec .

LINEARITY
$\pm 2$ LSB $\pm 1 / 2$ LSB
$\pm 1 / 2$ LSB
$\pm 1 / 2$ LSB
$\pm 1 / 2$ LSB
$\pm 1 / 2$ LSB

## OPTION 3 BS9000 PROGRAM

DATEL also has a BS9000 program in compliance with British Standards for high reliability devices. BS9000 is the United Kingdom's national system for the independent inspection approval and surveillance of manufacturers, distributors and test laboratories in the electronic component industry.

The accompanying product flow gives an overview of the BS9000 products through screening and quality conformance inspection.

## BS9000 Screening Requirements



## BS9000 PRODUCTS

## ANALOG-TO-DIGITAL CONVERTERS

| MODEL NO. | RESOLUTION | CONVERSION TIME | LINEARITY |
| :--- | :---: | :---: | :---: |
| ADC-303-XXXXX | 8 BITS | 10 nsec | $+1 / 2$ LSB |
| ADC-208-XXXXX | 8 BITS | 50 nsec | +1.5 LSB |

Parts qualified to the BS9000 specification have a quality level equivalent to MIL-M-38510 giving a quality factor of 1 .

## GENERAL INDEX

ANALOG-TO-DIGITAL CONVERTERS
General Purpose A/D ConvertersHigh-Speed A/D ConvertersFlash A/D ConvertersSampling A/D Converters
DIGITAL-TO-ANALOG CONVERTERS
SECTION2
SAMPLE-AND-HOLD AMPLIFIERS
AMPLIFIERS
SECTIONOperational Amplifiers
Instrumentation Amplifiers
Signal Conditioning
ANALOG MULTIPLEXERS
SECTION
ACTIVE FILTERS
DATA ACQUISITION SUBSYSTEMS
SECTION
SECTION
VOLTAGE-TO-FREQUENCY CONVERTERS
POWER PRODUCTSSECTIONPower SuppliesVoltage InvertersVoltage References
INSTRUMENT PRODUCTS SECTION
Thermal Printers
Digital Panel Meters
Process Monitors/Controllers
Voltage Calibrators
DATA ACQUISITION BOARDSSECTION11VMEbus I/O BoardsMULTIBUS I/O Boards

## ANALOG-TO-DIGITAL CONVERTERS

## GENERAL PURPOSE A/D CONVERTERS

| MODEL | RESOLUTION | CONVERSION TIME (MAX) | LINEARITY (MAX) | INPUT RANGE | OUTPUT CODING | PACKAGE | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC-EH8B2 | 8-Bits | $2 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \\ \hline \end{gathered}$ | Bin, 2 C | $2 \times 2 \times 0.375$ in. | 0 to +70 | 1-192 |
| ADC-EH8B1 |  | $4 \mu \mathrm{~s}$ |  |  |  | $(51 \times 51 \times 10 \mathrm{~mm})$ |  |  |
| ADC-847A | 8-Bits | $9 \mu \mathrm{~s}$ | $\pm 1$ LSB | $\begin{gathered} 0 \text { to }+5 \mathrm{~V},+10 \mathrm{~V} \\ \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin | 18 -pin DIP | 0 to +70 | 1-127 |
| ADC-847B |  |  | $\pm 1 / 4$ LSB |  |  | Monolithic |  |  |
| ADC-830C | 8-Bits | $100 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | 0 to +5 V | Bin | 20-pin DIP Monolithic | 0 to +70 | 1-121 |
| ADC-EK8B | 8-Bits | 1.8 ms | $\pm 1 / 2 \mathrm{LSB}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \end{gathered}$ | Bin | 24-pin DIP Monolithic | 0 to +70 | 1-195 |
| ADC-ET-8BC | 8-Bits | 1.8 ms | $\pm 1 / 2 \mathrm{LSB}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \end{gathered}$ | Bin | 24-pin DIP | 0 to +70 | 1-199 |
| ADC-ET8BM |  |  |  |  |  | Monolithic | -55 to +125 |  |
| ADC-EH10B2 | 10-BitS | $2 \mu \mathrm{~s}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \\ \hline \end{gathered}$ | Bin, 2 C | $3 \times 2 \times 0.375 \mathrm{in}$. | 0 to +70 | 1-183 |
| ADC-EH10B1 |  | $4 \mu \mathrm{~s}$ |  |  |  | $(76 \times 51 \times 10 \mathrm{~mm})$ |  |  |
| ADC-EK10B | 10-Bits | 6 ms | $\pm 1 / 2 \mathrm{LSB}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \end{gathered}$ | Bin | 24-pin DIP Monolithic | 0 to +70 | 1-195 |
| ADC-EK10BC | 10-Bits | 6 ms | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \\ \hline \end{gathered}$ | Bin | 24-pin DIP | 0 to +70 | $\begin{aligned} & 1-195 \\ & 1-199 \end{aligned}$ |
| ADC-ET10BM |  |  |  |  |  | Monolithic | -55 to +125 |  |
| ADC-856C | 10-Bits | $1 \mu \mathrm{~s} / \mathrm{LSB}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\begin{gathered} 0 \text { to }+5 \mathrm{~V},+10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin | 28-pin DIP | 0 to +70 | 1-131 |
| ADC-856M |  |  |  |  |  | Monolithic | -55 to +125 |  |
| ADC-EH12B3 | 12-Bits | $2 \mu \mathrm{~s}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \end{gathered}$ | Bin, 2C | $\begin{gathered} 4 \times 2 \times 0.375 \mathrm{in} . \\ (102 \times 51 \times 10 \mathrm{~mm}) \end{gathered}$ | 0 to +70 | $\begin{aligned} & 1-189 \\ & 1-186 \end{aligned}$ |
| ADC-EH12B2 |  | $4 \mu \mathrm{~s}$ |  |  |  |  |  |  |
| ADC-EH12B1 |  | $8 \mu \mathrm{~s}$ |  |  |  |  |  |  |
| ADC-HZ12BGC | 12-Bits | $8 \mu \mathrm{~s}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\begin{gathered} 0 \text { to }+5 \mathrm{~V},+10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { C Bin } \\ & \text { C2C } \end{aligned}$ | 32-pin DIP <br> Hybrid | 0 to +70 | 1-213 |
| ADC-HZ12BMC |  |  |  |  |  |  | 0 to +70 |  |
| ADC-HZ12BMM |  |  |  |  |  |  | -55 to +125 |  |
| ADC-5211 | 12-Bits | $13 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\pm 5 \mathrm{~V}$ | $C \mathrm{Bin}$ | $\begin{gathered} \text { 24-pin DIP } \\ \text { Hybrid } \end{gathered}$ | 0 to +70 | 1-77 |
| ADC-5211H |  |  |  |  |  |  | -55 to +125 |  |
| ADC-5212 |  |  |  | $\pm 10 \mathrm{~V}$ |  |  | 0 to +70 |  |
| ADC-5212H |  |  |  | , |  |  | -55 to +125 |  |
| ADC-5214 |  |  |  |  |  |  | 0 to +70 |  |
| ADC-5214H |  |  |  |  |  |  | -55 to +125 |  |
| ADC-5215 |  |  |  | $\pm 10 \mathrm{~V}$ |  |  | 0 to +70 |  |
| ADC-5215H |  |  |  |  |  |  | -55 to +125 |  |
| ADC-5216 |  |  |  | 0 to +10 V |  |  | 0 to +70 |  |
| ADC-5216H |  |  |  |  |  |  | -55 to +125 |  |
| ADC-HX12BGC | 12-Bits | $20 \mu \mathrm{~s}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\begin{gathered} 0 \text { to }+5 \mathrm{~V},+10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { C Bin } \\ & \text { C2C } \end{aligned}$ | 32-pin DIP Hybrid | 0 to +70 | 1-213 |
| ADC-HX12BMC |  |  |  |  |  |  | 0 to +70 |  |
| ADC-HX12BMM |  |  |  |  |  |  | -55 to +125 |  |
| ADC-HC12BMC | 12-Bits | $300 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+5 \mathrm{~V}, \pm 10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin, 2C | 32-pin DIP | 0 to +70 | 1-205 |
| ADC-HC12BMM |  |  |  |  |  | Hybrid | -55 to +125 |  |
| ADC-EK12DC | $31 / 2$ Digits | 12 ms | $\pm 1 / 2 \mathrm{LSB}$ | 0 to +10 V | BCD | 24-pin DIP <br> Monolithic | 0 to +70 | 1-195 |
| ADC-EK12DR |  |  |  |  |  |  | -25 to +85 |  |
| ADC-EK12DM |  |  |  |  |  |  | -55 to +125 |  |
| ADC-EK12B | 12-Bits | 24 ms | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \end{gathered}$ | Bin | 24-pin DIP Monolithic | 0 to +70 | 1-195 |
| ADC-ET12BC | 12-Bits | 24 ms | $\pm 11 / 2$ LSB | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \end{gathered}$ | Bin | 24-pin DIP <br> Monolithic | 0 to +70 | 1-199 |
| ADC-ET12BR |  |  | $\pm 1 / 2$ LSB |  |  |  | -25 to +85 |  |
| ADC-ET12BM |  |  | $\pm 1 / 2$ LSB |  |  |  | -55 to +125 |  |
| ADC-7109 | 12-Bits | 33 ms | 1 Count | $V+$ to V - | Bin | 40-pin DIP <br> Monolithic | 0 to +70 | 1-82 |



## HIGH SPEED A/D CONVERTERS

| MODEL | RESOLUTION | CONVERSION TIME (Max) | LINEARITY (Max) | INPUT RANGE | OUTPUT CODING | PACKAGE | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC-815MC | 8 Bits | 700 ns | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+5 \mathrm{~V},+10 \mathrm{~V},+20 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin, 2C | 24-pin DIP Hybrid | $\begin{gathered} 0 \text { to }+70 \\ -55 \text { to }+125 \end{gathered}$ | 1-106 |
| $\frac{\text { ADC-5101 }}{\text { ADC-5101H }}$ | 8 Bits | 900 ns | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }-5 \mathrm{~V},-10 \mathrm{~V},-20 \mathrm{~V} \\ 0 \text { to }+5 \mathrm{~V},+10 \mathrm{~V},+20 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin | 24-pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-61 |
| $\begin{aligned} & \text { ADC-825MC } \\ & \hline \text { ADC-825MM } \end{aligned}$ | 8 Bits | $1 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+5 \mathrm{~V},+10 \mathrm{~V},+20 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin, 2C | 24-pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-106 |
| ADC-881 | 8 Bits | $1 \mu \mathrm{~s}$ | $\pm 0.04$ LSB | $\pm 5 \mathrm{~V}$ | Bin | MODULE | 0 to +70 | 1-139 |
| $\frac{\text { ADC-510MC }}{\text { ADC-510MM }}$ | 10 Bits | 425 ns | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+10 \mathrm{~V},+20 \mathrm{~V} \\ \pm 10 \mathrm{~V} \end{gathered}$ | $\mathrm{Bin}, \mathrm{CBin}$ | 32-pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-55 |
| ADC-515MC | 10 Bits | 650 ns | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+10 \mathrm{~V},+20 \mathrm{~V} \\ \pm 10 \mathrm{~V} \end{gathered}$ | Bin, CBin | 32-pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-55 |
| ADC-816MC | 10 Bits | 800 ns | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }-10 \mathrm{~V},-20 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin, 2C | 32-pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-110 |
| ADC-826MC | 10 Bits | $1.4 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }-5 \mathrm{~V},-10 \mathrm{~V},-20 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin, 2C | $\begin{gathered} \text { 32-pin DIP } \\ \text { Hybrid } \\ \hline \end{gathered}$ | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-110 |
| ADC-868 | 12 Bits | 500 ns | $\pm 1 / 2 \mathrm{LSB}$ | $\begin{gathered} \mathrm{O} \text { to }+5 \mathrm{~V} \\ \pm 2.5 \mathrm{~V} \end{gathered}$ | Bin | MODULE | 0 to +70 | 1-135 |
| ADC-500BMC | 12 Bits | 500 ns | $\begin{gathered} 0.0125 \% \text { FSR } \\ \pm 1 / 2 \text { LSB } \end{gathered}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 10 \mathrm{~V} \end{gathered}$ |  | 32-pin DIP Hybrid | 0 to +70 | 1-43 |
| ADC-500BMM |  | 500 ns |  |  |  |  | -55 to +125 |  |
| ADC-505BMC |  | 550 ns |  |  | Offset Bin C Bin C Offset Bin |  | 0 to +70 |  |
| ADC-505BMM |  | 550 ns |  |  |  |  | -55 to +125 |  |
| ADC-508BMC |  | 700 ns |  |  | C Offset Bin |  | 0 to +70 |  |
| ADC-508BMM |  | 700 ns |  |  |  |  | -55 to +125 | 1-49 |
| ADC-520MC | 12 Bits | 800 ns | $\pm 1 / 2 \mathrm{LSB}$ | 0 to $+10 \mathrm{~V},+20 \mathrm{~V},-20 \mathrm{~V}$ | Bin, 2C | 32-pin DIP | 0 to +70 | 1-71 |
| ADC-520MM |  |  |  | $\pm 10 \mathrm{~V}$ | C Bin, C2C |  | -55 to +125 |  |
| ADC-521MC |  |  |  | 0 to +5 V | Offset Bin |  | 0 to +70 |  |
| ADC-521MM |  |  |  | $\pm 2.5$ | C Offset Bin |  | -55 to +125 |  |
| ADC-511MC | 12 Bits | $1 \mu \mathrm{~s}$ | $\pm 3 / 4$ LSB | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \end{gathered}$ | Bin, CBin | 24-pin DIP | 0 to +70 | 1-65 |
| ADC-511MM |  |  |  |  | Offset Bin | Hybrid | -55 to +125 |  |
| ADC-810MC | 12 Bits | $2 \mu \mathrm{~s}$ | $\pm 1$ LSB | 0 to $+10 \mathrm{~V},+20 \mathrm{~V}$ | $\begin{aligned} & \text { C Bin } \\ & \mathrm{C} 2 \mathrm{C} \end{aligned}$ | 32-pin DIP | 0 to +70 |  |
| ADC-810MM |  |  |  |  |  | Hybrid | -55 to +125 | 1-100 |
| ADC-817AMC | 12 Bits |  |  | 0 to -5V, -10V |  | 32-pin DIP | 0 to +70 |  |
| ADC-817AMM | 12 Bits |  | $\pm 1$ LSB | $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ | Bin, 2 C | Hybrid | -55 to +125 | 1-115 |
| ADC-827AMC |  |  |  | 0 to $-5 \mathrm{~V},-10 \mathrm{~V}$ |  | 32-pin DIP | 0 to +70 |  |
| ADC-827AMM | , | $3 \mu \mathrm{~s}$ | $\pm 1$ LSB | $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ | 2 | Hybrid | -55 to +125 | 1-115 |
| ADC-811MC | 12 Bits | $3 \mu \mathrm{~s}$ | +1 LSB | 0 to $+10 \mathrm{~V},+20 \mathrm{~V}$ | C Bin, C2C | 32-pin DIP | 0 to +70 | 1-100 |
| ADC-811MM | 12 Bits | $3 \mu \mathrm{~s}$ | $\pm 1$ LSB | $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ | C Bin, C2C | Hybrid | -55 to +125 | 1-100 |
| ADC-800 | 15 Bits | 400 ms | 2 LSB | $-\mathrm{Vs}+1.5 \mathrm{~V}$ to $+\mathrm{Vs}-1.5 \mathrm{~V}$ | Bin | 40-pin DIP Monolithic | 0 to +70 | 1-92 |
| ADC-974 | 16 Bits | $2.5 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB <br> @ 14 Bits | $\pm 5 \mathrm{~V}$ | C2C | MODULE | 0 to +70 | 1-143 |



## FLASH A/D CONVERTERS

| MODEL | RESOLUTION | CONVERSION TIME (MAX) | LINEARITY (MAX) | INPUT RANGE | OUTPUT CODING | PACKAGE | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{\text { ADC-207MC }}{\text { ADC-207MM }}$ | 7 Bits | 50 nS | $\pm 1 / 2$ LSB | 0 to +5 V | Bin | 18-pin DIP Monolithic | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-5 |
| ADC-303 | 8 Bits | 10 nS | $\pm 1 / 2$ LSB | 0 to -2V | Bin, C Bin C2C, 2C | 42-pin DIP Monolithic | -20 to +100 | 1-27 |
| ADC-302 | 8 Bits | 20 nS | $\pm 1 / 2$ LSB | 0 to -2V | $\begin{gathered} \text { Bin, C Bin } \\ \text { C2C, 2C } \end{gathered}$ | 28-pin DIP Monolithic | -20 to +100 | 1-23 |
| ADC-301 | 8 Bits | 33 nS | $\pm 1 / 2$ LSB | 0 to -2V | Bin, C Bin C2C, 2C | 28-pin DIP Monolithic | -20 to +100 | 1-23 |
| ADC-300 | 8 Bits | 50 nS | $\pm 1 / 2$ LSB | 0 to -2V | $\mathrm{Bin}, \mathrm{C} \text { Bin }$ $\mathrm{C} 2 \mathrm{C}, 2 \mathrm{C}$ | 28-pin DIP Monolithic | -20 to +100 | 1-19 |
| ADC-304 | 8 Bits | 50 nS | $\pm 1 / 2 \mathrm{LSB}$ | 0 to -2V | Bin, C Bin C2C, 2C | 28-pin DIP Monolithic | -20 to +100 | 1-33 |
| $\frac{\text { ADC-208MC }}{\text { ADC-208MM }}$ | 8 Bits | 50 nS | $\pm 0.6$ LSB | 0 to +5 V | Bin | 24-pin DIP Monolithic | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-11 |
| ADC-310 | 10 Bits | 50 nS | $\pm 1.75$ LSB | 0 to -2V | C Bin | 28-pin DIP Monolithic | -20 to +75 | 1-39 |



SAMPLING A/D CONVERTERS

| MODEL | RESOLUTION | THROUGHPUT | LINEARITY (MAX) | INPUT RANGE | OUTPUT CODING | PACKAGE | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{\text { ADS-115MC }}{\text { ADS-115MM }}$ | 10 Bits | 1 MHz | $\pm 1 / 2$ LSB | 0 to +10 V | Bin, CBin | 32 - pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-229 |
| $\frac{\text { ADS-116MC }}{\text { ADS-116MM }}$ | 10 Bits | 1 MHz | $\pm 1 / 2$ LSB | -10 to +10 V | $\begin{aligned} & \text { Off. Bin } \\ & \text { C Off. Bin } \end{aligned}$ | 32 - pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-229 |
| ADS-21 | 12 Bits | 1.3 MHz | $\begin{gathered} \pm 0.0125 \% \text { FSR } \\ \pm 1 / 2 \text { LSB } \end{gathered}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ 0 \text { to }-5 \mathrm{~V},-10 \mathrm{~V},-20 \mathrm{~V} \\ \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin, C Bin Off. Bin C Off. Bin | 46 - pin DIP Module | 0 to +70 | 1-241 |
| ADS-22 | 12 Bits | 1 MHz | $\begin{gathered} \pm 0.0125 \% \text { FSR } \\ \pm 1 / 2 \text { LSB } \end{gathered}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ 0 \text { to }-5 \mathrm{~V},-10 \mathrm{~V},-20 \mathrm{~V} \\ \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin, C Bin Off. Bin C Off. Bin | 46 - pin DIP Module | 0 to +70 | 1-247 |
| $\frac{\text { ADS }-105 \mathrm{MC}}{\text { ADS-105MM }}$ | 12 Bits | 1 MHz | $\begin{gathered} \pm 0.0125 \% \text { FSR } \\ \pm 1 / 2 \text { LSB } \end{gathered}$ | 0 to +10V | Bin, C Bin | 32 - pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-217 |
| $\begin{aligned} & \hline \text { ADS-106MC } \\ & \hline \text { ADS-106MM } \end{aligned}$ | 12 Bits | 1 MHz | $\begin{gathered} \pm 0.0125 \% \text { FSR } \\ \pm 1 / 2 \text { LSB } \end{gathered}$ | $\pm 10 \mathrm{~V}$ | $\begin{aligned} & \text { Off. Bin } \\ & \text { C Off. Bin } \end{aligned}$ | 32 - pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-217 |
| $\begin{aligned} & \hline \text { ADS-125MC } \\ & \hline \text { ADS-125MM } \end{aligned}$ | 12 Bits | 700 kHz | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 10 \mathrm{~V} \end{gathered}$ | Bin, C Bin, Off. Bin C Off. Bin, 2C, C2C | 32 - pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-235 |
| $\begin{aligned} & \text { ADS-126MC } \\ & \hline \text { ADS-126MM } \end{aligned}$ | 12 Bits | 700 kHz | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+5 \mathrm{~V} \\ \pm 2.5 \mathrm{~V} \end{gathered}$ | Bin, C Bin, Off. Bin C Off. Bin, 2C, C2C | 32 - pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-235 |
| $\begin{aligned} & \text { ADS-111MC } \\ & \hline \text { ADS-111MM } \end{aligned}$ | 12 Bits | 500 kHz | $\pm 3 / 4$ LSB | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \text { Bin, C Bin } \\ \text { Off. Bin, C Off. Bin } \end{gathered}$ | 24 - pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-223 |
| ADC-HS12BMC | 12 Bits | 66 kHz | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+5 \mathrm{~V},+10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | C Bin, C2C | 32 - pin DIP Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-209 |
| $\begin{aligned} & \text { ADC-674ZA } \\ & \hline \text { ADC-674ZB } \\ & \hline \text { ADC-674ZC } \end{aligned}$ | 12 Bits | 55 kHz | $\begin{gathered} \pm 1 \text { LSB } \\ \pm 1 / 2 \text { LSB } \end{gathered}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V},+20 \mathrm{~V} \\ \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { Bin } \\ & \text { Off. Bin } \end{aligned}$ | 28 - pin DIP Monolithic | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 1-253 |
| $\begin{aligned} & \text { ADC-574ZA } \\ & \hline \text { ADC-574ZB } \\ & \hline \text { ADC-574ZC } \end{aligned}$ | 12 Bits | 35 kHz | $\frac{ \pm 1 \mathrm{LSB}}{\frac{ \pm 1 / 2 \mathrm{LSB}}{ \pm 1 / 2 \mathrm{LSB}}}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V},+20 \mathrm{~V} \\ \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { Bin } \\ & \text { Off. Bin } \end{aligned}$ | 28 - pin DIP Monolithic | 0 to +70 | 1-253 |
| ADC-B207/208 | 7/8 Bits | 20 MHz | $\pm 0.6$ LSB | 0 to +5 V | Bin | $\begin{gathered} 6.3 \times 4 \mathrm{in} . \\ (160 \times 102 \mathrm{~mm}) \end{gathered}$ | 0 to +70 | - |
| ADC-B303E | 8 Bits | 100 MHz | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+1 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \\ \hline \end{gathered}$ | Bin, C Bin, Off. Bin C Off Bin, 2C, C2C | Eurocard size Pin connector | 0 to +70 | 1-157 |
| ADC-B302E | 8 Bits | 50 MHz | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+1 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { Bin, C2C } \\ & \text { Off. Bin, 2C } \end{aligned}$ | Eurocard size <br> Pin connector | 0 to +70 | 1-152 |
| ADC-B301E | 8 Bits | 30 MHz | $\pm 1 / 2 \mathrm{LSB}$ | $\begin{gathered} 0 \text { to }+1 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{gathered} \text { Bin, C2C } \\ \text { Off. Bin, 2C } \end{gathered}$ | Eurocard size <br> Pin connector | 0 to +70 | 1-147 |
| ADC-B304E | 8 Bits | 20 MHz | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to } 1 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \\ \hline \end{gathered}$ | Bin, C Bin, Off. Bin C Off. Bin, 2C, C2C | Eurocard size <br> Pin connector | 0 to +70 | 1-163 |
| ADC-B10E | 10 Bits | 12 MHz | $\pm 1.75$ LSB | $\begin{gathered} 0 \text { to } 1 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{Bin} \\ \text { Off } \mathrm{Bin} \\ \hline \end{gathered}$ | Eurocard size <br> Pin connector | 0 to +70 | 1-169 |
| $\frac{\text { ADC-B500 * }}{\text { ADC-B500-1 }}$ | 12 Bits | 1.25 MHz | $\begin{gathered} \pm 0.0125 \% \text { FSR } \\ \pm 1 / 2 \text { LSB } \end{gathered}$ | $\begin{gathered} 0 \text { to }-5 \mathrm{~V},-10 \mathrm{~V} \\ 0 \text { to }-20 \mathrm{~V},+10 \mathrm{~V} \\ \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin, C Bin <br> Off. Bin, C Off. Bin | $\begin{gathered} 3.8 \times 4.5 \mathrm{in} \\ (97 \times 114 \mathrm{~mm}) \\ \text { Board } \end{gathered}$ | 0 to +70 | 1-175 |
| ADC-B505 | 12 Bits | 1.1 MHz | $\begin{gathered} \pm 0.0125 \% \text { FSR } \\ \pm 1 / 2 \text { LSB } \end{gathered}$ | 0 to -5V, -10 V <br> 0 to $-20 \mathrm{~V},+10 \mathrm{~V}$ $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ | Bin, C Bin <br> Off. Bin, C Off. Bin | $\begin{gathered} 3.8 \times 4.5 \\ (97 \times 1.14 \mathrm{~mm}) \\ \text { Board } \end{gathered}$ | 0 to +70 | 1-175 |

* Includes ADC-500 and SHM-45

1-4 DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356

## FEATURES

- 7 Bit Flash A/D Converter
- 35 MHz Sampling Rate
- Low Power (250 mw)
- +5 V dc Operation
- 1.2 micron CMOS
- 7-Bit Latched 3-state Output With Overflow Bit


## APPLICATIONS

- TV video digitizing
- Radar
- High-speed digital oscilloscopes
- Medical imaging (ultrasound)
- Robotic vision
- High-Speed, low power applications


## GENERAL DESCRIPTION

The ADC-207 is the industry's first 7-bit flash converter using a high-speed 1.2 micron CMOS process. This process offers some very distinctive advantages over other processes, making the ADC-207 a very unique device. The smaller geometrics of the process achieves high-speed, better linearity and better temperature performance. Since the ADC-207 is a CMOS device, it also has very low power consumption ( 250 mw ). The device draws power from a single +5 V supply, and is conservatively rated for 20 MHz operation. The ADC-207 allows using sampling apertures as small as 12 nS , making it more closely approach an ideal sampler. The small sampling apertures also let the device operate at greater than 20 MHz .
The ADC-207 has 128 comparators which are auto-balanced on every conversion so as to cancel out any offsets due to temperature and/or dynamic effects. The resistor ladder has a midpoint tap for use with an external voltage source to improve integral linearity beyond 7 bits. The ADC-207 also provides the user with 3-state outputs for easy interfacing to other components. There are two models of the ADC-207 covering two operating temperature ranges, 0 to 70 degrees $C$ and -55 to +125 degrees C. For MIL-Std-883C versions, consult factory.


Figure 1. ADC-207 Simplified Block Diagram

MECHANICAL DIMENSIONS INPUT/OUTPUT CONNECTIONS


## FUNCTIONAL SPECIFICATIONS

(Typical at +5 Vdc power, +25 deg. $\mathrm{C}, 20 \mathrm{MHz}$ clock, +Reference $=5 \mathrm{~V}$, -Reference $=$ Ground, unless noted)

| DESCRIPTION | MIN. | TYPICAL | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAXIMUM RATINGS |  |  |  |  |
| Power supply voltage (+Vdd, pin 18) | -0.5 | - | +7.0 | V dc |
| Digital inputs | -0.5 | - | +5.5 | V dc |
| Analog input | -0.5 | - | +Vdd +0.5 | V dc |
| Reference inputs | -0.5 | - | +Vdd | $V$ dc |
| Digital outputs (short circuit protected to ground) | -0.5 | - | +5.5 | V dc |
| Lead temperature, 10 sec. ma | - | - | +300 | ${ }^{\circ} \mathrm{C}$ |
| Ambient temperature | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| INPUTS |  |  |  |  |
| ANALOG SIGNAL INPUT |  |  |  |  |
| single-ended, non-isolated | 0 |  | +5.0 | V |
| Input range $\mathrm{dc}-20 \mathrm{MHz}$ | 0 | - | +5.0 | V |
| Input impedance | - | 1000 | - | Ohms |
| Input capacitance, full input range | - | 10 | - | pF |
| DIGITAL INPUTS: |  |  |  |  |
| Logic "1" level | 2.0 | - | - | V |
| Logic "0" level | - | - | 0.8 | V |
| Logic " 1 " loading | - | +/-1 | +/-5 | microamps |
| Logic "0" loading | - | +/-1 | +/-5 | microamps |
| Sample pulse width, during sampling portion of clock | 12 | - | - | nS |
| Reference ladder resistance | - | 330 | - | Ohms |
| DIGITAL OUTPUTS |  |  |  |  |
| Data coding Straight binary |  |  |  |  |
| Data output resolution | 7 | - | - |  |
| Logic "1" level | 2.4 | 4.5 | - | V |
| Logic "0" level at 1.6 mA | - | - | 0.4 | V |
| Logic " 1 " loading | 4 | - | - | mA |
| Logic "0' loading | 4 | - | - | mA |
| Output data valid delay from rising edge | - | 15 | 17 | nS |
| PERFORMANCE |  |  |  |  |
| Conversion rate ${ }^{1}$ | 20 | 35 | - | mega samples/sec |
| Harmonic distortion ${ }^{2}$ | - | -40 | - | dB |
| (8 MHz 2nd order harmonic) |  |  |  |  |
| Differential gain ${ }^{3}$ | - | 3 | - | \% |
| Differential phase ${ }^{3}$ | - | 1.5 | - | degrees |
| Aperture delay | - | 8 | - | nS |
| Aperture jitter | - | 50 | - | pS |
| No missing codes |  |  |  |  |
| MC grade | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| MM grade | -55 | I | +125 | ${ }^{\circ} \mathrm{C}$ |
| Integral linearity at $25^{\circ} \mathrm{C}$ | - | +/-0.8 | +/-1 | LSB |
| Adjustable over temp. range | - | $+1-1.0$ | - | LSB |
| Differential nonlinearity at $25^{\circ} \mathrm{C}$ | - | +/-0.3 | +/-0.5 | LSB |
| Over temp. range | - | $+1-0.4$ | +/-0.6 | LSB |
| Power supply rejection | - | 0.02 | - | \%FSR/\%Vs |


| DESCRIPTION | MIN. | TYPICAL | MAX. | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |
| Power supply range (+Vdd) | +3.0 | +5.0 | +5.5 | V dc |
| Power supply current | - | +50 | +70 | mA |
| Power dissipation | - | 250 | 385 | mW |
| ENVIRONMENTAL - MECHANICAL |  |  |  |  |
| Operating temp. range: |  |  |  |  |
| MC grade | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| MM grade | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temp. range | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| Package type |  |  |  |  |
| hermetically sealed, ceramic dual inline |  |  |  |  |
| Pins |  |  |  |  |
| pin material | package |  |  |  |

NOTES: 1. At full power input and chip selects enabled
2. At 4 MHz input and 20 MHz clock
3. For 10-step, 40 IRE NTSC ramp test

## TECHNICAL NOTES

1. Input Buffer Amplifier-Since the ADC-207 has a switched capacitor type input, the input impedance of the 207 is dependent on the clock frequency. At relatively slow conversion rates a general purpose type input buffer can be used; at high coversion rates DATEL recommends either the HA-5033, the LH-0033 or Elantec 2003.
2. Reference Ladder-Adjusting the voltage at + Ref adjusts the gain of the ADC-207. Adjusting the voltage at -Ref adjusts the offset or zero of the ADC-207. The midpoint pin is usually bypassed to ground through a .1uf capacitor, although it can be tied to a precision voltage halfway between +Ref and -Ref. This would improve integral linearity beyond 7 bits.
3. Clock Pulse Width-To improve performance at Nyguist bandwidths, the clock duty cycle can be adjusted so that the low portion of the clock pulse is 12 nseconds wide. The smaller aperature allows the ADC-207 to closely resemble an ideal sampler.

## CAUTION

Since the ADC-207 is a CMOS device, normal precautions against static electricity should be taken. use ground straps, grounded mats, etc. The Absolute Maximum Ratings of the device MUST NOT BE EXCEEDED as irrevocable damage to the ADC-207 will occur.

TIMING DIAGRAM

| AUTO | SAMPLE | AUTO ${ }^{\text {S }}$ | SAMPLE |  | SAMPLE$N+2$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ZERO | N | ZERO | N+1 | ZERO |  |
| 01 | $02$ | $01$ | 02 | 01 | 02 |



ADC-207

## OUTPUT CODING

(+Ref $=+5.12 \mathrm{~V},-$ Ref $=$ Gnd, MID POINT=no connection)
NOTE: The reference should be held to $0.1 \%$ accuracy or better. Do not use the +5 V power supply as a reference input without precision regulation and high frequency decoupling.

Values shown here are for a 5.12 Vdc reference. Scale other references proportionally. Calibration equipment should test
for code changes at the midpoints between these center values shown in Table 1. For example, at the half-scale major carry, set the input to 2.54 V and adjust the reference until the code flickers equally between 63 and 64 . Note also that the weighting for the comparator resistor network leaves the first and last thresholds to within $1 / 2$ LSB of the end points to adjust the code transition to the proper midpoint values.

Table 1. ADC-207 Output Coding

| Analog In (Center Value) | Code | Overflow | $\begin{gathered} 1 \\ \text { MSB } \end{gathered}$ | 2 D | $3$ | A | $4$ | $5$ | A |  | $\begin{gathered} 7 \\ \text { LSB } \end{gathered}$ | Decimal | Hexadecimal (incl. 0V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.00 V | Zero | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 |
| +0.04V | +1 LSB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 01 |
| +1.28V | +1/4 FS | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 32 | 20 |
| +2.52V | +1/2FS-1 LSB | 0 |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 63 | 3F |
| +2.56V | +1/2FS | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 64 | 40 |
| +2.60V | +1/2FS +1 LSB | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 65 | 41 |
| +3.84V | +3/4FS | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 96 | 60 |
| +5.08V | +FS | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | 127 | 7F |
| +5.12V | Overflow | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 255* | FF |
| * - Note that the overflow code does not clear the data bits. |  |  |  |  |  |  |  |  |  |  |  |  |  |

## THEORY OF OPERATION

The ADC-207 uses a switched capacitor scheme in which there is an auto-zero phase and a sampling phase. (Figure 1 shows the simplified block diagram of the ADC-207.) The ADC-207 uses a single clock input. When the clock is at a high state (logic 1), the ADC-207 is in the auto-zero phase ( $\varnothing 1$ ). When the clock is at a low state (logic 0 ), the ADC-207 is in the sampling phase (Ø2). During phase 1, the 128 comparator outputs are shorted to their inputs through CMOS switches. This serves the purpose of bringing the inputs and outputs to the transition levels of the respective comparators. The inputs to the comparators are also connected to 128 sampling capacitors. The other end of the 128 capacitors are also shorted to 128 taps of a resistor ladder, via CMOS switches. Therefore during phase 1 the sampling capacitors are charged to the differential voltage between a resistor tap and its respective comparator transition voltage.
This eliminates offset differences between comparators and yields better temperature performance. During phase $2(\varnothing 2)$ the input voltage is applied to the 128 capacitors, via CMOS switches. This forces the comparators to trip either high or low. Since the comparators during phase 1 were sitting at their transition point, they can trip very quickly to the correct state. Also during phase 2 the outputs of the comparators are loaded into internal latches which in turn feed a 128 to 7 encoder. When going back into phase 1 the output of the encoder is loaded into an output latch. This latch then feeds the 3-state output buffer.
This means that the ADC-207 is of pipeline design. To do a single conversion, the ADC-207 requires a positive pulse followed by a negative pulse followed by a positive pulse. Continuous
conversion requires one cycle/sample (one positive pulse and one negative pulse). The 3 -state buffer has two enable lines, CS1 and CS2. Table 2 shows the truth table for chip select signals. CS1 has the function of enabling/disabling bits 1 through 7. CS2 has the function of enabling/disabling Bits 1 through 7 and the overflow bit. Also a full-scale input produces all ones, including the overflow bit at the output. The ADC-207 has an adjustable resistor ladder string. The top end, middle point, and bottom end are brought out for use with applications circuits.
These pins are called + Ref, MID POINT, and -Ref, respectively. In typical operation +Ref is tied to +5 V , -Ref is tied to ground, and MID POINT is bypassed to ground. Such a configuration results in a 0 to 5 V dc input voltage range. The MID POINT pin can also be tied to a 2.5 V source to further improve integral linearity. This is usually not necessary unless better than 7 bit linearity is needed.

Table 2. Chip Select Truth Table

| $\overline{\text { CS1 }}$ | CS2 | Bits 1-7 | Overflow Bit |
| :---: | :---: | :--- | :--- |
| 0 | 0 | 3 State Mode | 3 State Mode |
| 1 | 0 | 3 State Mode | 3 State Mode |
| 0 | 1 | DATA Outputed | DATA Outputed |
| 1 | 1 | 3 State Mode | DATA Outputed |

## APPLICATION \#1: Using the ADC-207

Figure 2 shows typical connections for using the ADC-207. In this configuration the input voltage range is 0 to 5 V dc. The input voltage range is determined by the reference voltage. For operating in lower input voltage ranges, the reference input must be tied to the corresponding lower voltage value. For example to operate the ADC-207 in 0 to 3 V input voltage range the +REF input must be tied to +3 V dc. Further, for higher speed operation (above 20 MHz ) user may modify the clock signal to facilitate duty cycle adjustment. Figure 3 shows a pulse shaping circuit which is usable to modify the clock signal.


Figure 2. Typical Connections for Using the ADC-207

## APPLICATION \#2: Using Two ADC-207's for 8-bit resolution.

Two ADC-207's (A and B) are cascadable for applications requiring 8-bit resolution. The device A provides a typical 7-bit output. The OVERFLOW signal of device A turns off device A and turns on the device B. The OVERFLOW signal of device A is also used as MSB for 8 -bit operation. The device $B$ provides the other seven bits from the input signal. Figure 4 shows the circuit connections for the application.


Note: The output data bit numbering is offset by a bit to the device B's output.

Figure 4. Using ADC-207's for 8-bit Operations


Figure 3. Optional Pulse Shaping Circuit

## APPLICATION \#3: Beat Frequency And Envelope Tests

Figure 5 shows the actual plot of the Beat Frequency Test. This test uses a 20 MHz clock input to the ADC-207 with a 20.002 MHz full-scale sine wave input. Although the converter would not normally be used in this mode because the input frequency violates Nyquist criteria for full recovery of signal information, the test is an excellent demonstration of the ADC-207's highfrequency performance.
The effect of the 2 KHz frequency difference between the input and the clock is that the output will be a 2 KHz sinusoidal digital data array which "walks" along the acutal input at the 2 KHz beat note frequency. Any inability to follow the 20.002 MHz input will be immediately obvious by plotting the digital data array. Further arithmetic analysis may be done on the data array to determine spectral purity, harmonic distortion, etc. This test is an excellent indication of:

1. Full power input bandwidth of all 128 comparators. (Any gain loss would show as signal distortion.)
2. Phase response linearity vs. instantaneous signal magnitude. (Phase probiems would show as improper codes.)
3. Comparator slew rate limiting.

## Envelope Test:

Figure 6 shows the actual plot of the Envelope Test. This test is a variation of the previous test but uses a 10.002 MHz sine input to give two overlapping cycles when the data is reconstructed by a D/A converter output to an oscilloscope. The scope is triggered by the 20 MHz clock used by the A/D. Any assymmetry between positive and negative portions of the signal will be very obvious. This test is an excellent indication of slew rate capability. At the peaks of the Envelope, consecutive samples swing completely through the input voltage range.


Figure 5. Beat Frequency Test at 20 MHz


Figure 6. 10 MHz Envelope Test

## APPLICATION \#4: FFT Test

This test actually produces an amplitude versus frequency graph (Figure 7) which indicates harmonic distortion and signal to noise ratio. The theorectical RMS signal-to-noise ratio for a 7 -bit converter is +43.8 dB .


Figure 7. FFT Test Using the ADC-207

| ORDERING INFORMATION |  |  |
| :---: | :---: | :--- |
| MODEL | TEMPERATURE RANGE | SEAL |
| ADC-207MC | 0 to $+70^{\circ} \mathrm{C}$ | Hermetic |
| ADC-207MM | -55 to $125^{\circ} \mathrm{C}$ | Hermetic |
| For military devices compliant with MIL-STD-883, contact |  |  |
| DATEL. |  |  |

## FEATURES

- 8-Bit Flash A/D Converter
- 20 MHz Sampling Rate
- 10 MHz Full Power Bandwidth
- Sample-Hold not required
- Low Power CMOS
- +5V dc Operation
- 1.2 micron CMOS
- 8-Bit Latched Three-State Outputs With Overflow Bit
- Surface Mount versions
- MIL-STD-883B versions


## APPLICATIONS

- Video digitizing
- Radar
- High-speed digital oscilloscopes
- Medical imaging
- Robotic vision
- High-speed, low power applications


## GENERAL DESCRIPTION

The ADC-208 utilizes an advanced VLSI 1.2 micron CMOS in providing 20 MHz sampling rates at 8 -bits. The flexibility of the design architecture and process delivers effective bit rates to 30 MHz in the burst mode, one shot mode conversion times of 35 nanoseconds, low power modes to 150 mW , latch-up free operation without external components and operation over the full military temperature range.

The ADC-208 has 256 auto-zeroing comparators which are auto-balanced on every conversion to cancel out any offsets due to temperature and/or dynamic effects. These comparators sample the difference between the analog input and the reference voltages generated by the precision reference ladder network. Parallel output data and the overflow pin have Three-State outputs. The overflow pin allows cascading two devices for 9-bit operation.

The ADC-208 has no missing codes over the full operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Operation is from a single +5 V dc power supply.


ABSOLUTE MAXIMUM RATINGS

| DESCRIPTION | LIMITS | UNITS |
| :---: | :---: | :---: |
| Power Supply Voltage ( $V_{D D}$ Pin 1,10,19) | -0.5 to +7.0 | $V \mathrm{dc}$ |
| Digital Inputs | -0.5 to +5.5 | $V$ dc |
| Analog Input | -0.5 to $+\mathrm{V}_{\text {Do }}+0.5$ | $\checkmark$ dc |
| Reference Inputs | -0.5 to $+V_{\text {Do }}+0.5$ | $V$ dc |
| $\begin{aligned} & \text { Digital Outputs } \\ & \text { (shorr circuit protected } \\ & \text { to ground) } \end{aligned}$ | -0.5 to +5.5 | $V$ dc |
| Lead Temperature(10 sec) | +300 max. | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS

Apply over the operating temperature range and over the operating power supply range unless otherwise specified (15 MHz clock, + Reference $=+5 \mathrm{~V}$, -Reference $=$ Ground, unless otherwise noted).

| ANALOG INPUTS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Single-Ended,NonIsolated Input Range dc-20 MHz <br> Analog Input <br> Capacitance <br> (static - Pin 5 to $\operatorname{Pin} 7)^{(1)}$ <br> (dynamic- Pin 5 to Pin 7) <br> Ref. Ladder <br> Resistance <br> Ref. input (Note 5) | 0 <br> - <br> $-\overline{-}$ | $\begin{gathered} 10 \\ 64 \\ 300 \end{gathered}$ | $\begin{gathered} +5.0 \\ - \\ - \\ - \\ v_{D D}+0.5 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{pF} \\ \mathrm{pF} \\ \\ \text { Ohms } \\ \mathrm{V} \text { dc } \end{gathered}$ |
| DIGITAL INPUTS |  |  |  |  |
| Logic Levels Logic 1 Logic 0 <br> Logic Loading Logic 1 Logic 0 <br> Clock Low Pulse Width | $\begin{gathered} 2.0 \\ - \\ - \\ 15 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & +1 \\ & +1 \\ & 25 \end{aligned}$ | $-\overline{8}$ 0.8 +5 +5 | V dc <br> $V$ dc <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nSec. |
| DIGITAL OUTPUTS |  |  |  |  |
| Logic Levels Logic 1 Logic 0 <br> Logic Loading Logic 1 Logic 0 <br> Output Data Valid Delay from Rising Edge Coding Resolution |  | 4.5 <br> - <br> - <br> 10 | 5.0 <br> 0.4 <br> - <br> 15 | V dc <br> V dc <br> mA <br> mA <br> nSec. |
|  | Straight Binary 8 Bits |  |  |  |
| PERFORMANCE |  |  |  |  |
| Sampling Rate. ${ }^{(2)}$ <br> Full Power Bandwidth <br> Diff. Linearity at $+25^{\circ} \mathrm{C}$ <br> (See Tech, Note 7) <br> Code Transitions Center of Codes <br> Diff. Lin. Over Temp. Code Transitions Center of Codes | 15 10 | $\begin{gathered} 20 \\ - \\ \pm 0.5 \\ \pm 0.25 \\ \\ \pm 0.5 \\ \pm 0.25 \end{gathered}$ | - $\pm 0.75$ - $\pm 1.0$ | MSPS MHz <br> LSB <br> LSB <br> LSB LSB |


| PERFORMANCE | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Int. Lin. at $+25^{\circ} \mathrm{C}$ (See Tech. Note 7) |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| End-point | - | - | $\pm \pm 1 / 2$ | LSB |
| Int. Lin. Over Temp. |  |  |  |  |
| (Ref. adjusted) Best-fit Line | - | $\pm 1 / 2$ | $\pm 1$ | LSB |
| ${ }^{\text {Int. }}$. Lin. ${ }^{\text {at }}+25^{\circ} \mathrm{C}$ ( unadiusted) |  |  |  |  |
| (Ref. unadjusted) |  |  |  |  |
| End-point | - | $\pm 2$ | $\pm 2.5$ | LSB |
| Best-fit Line | - | $\pm 1.6$ | $\pm 1.9$ | LSB |
| Int. Lin. Over Temp. |  |  |  |  |
| End-point | - | $\pm 2.3$ | $\pm 2.6$ | LSB |
| Best-fit Line | - | 1.8 | $\pm 2.0$ | LSB |
|  |  |  |  |  |
| (Code "0" to "1" Transition) |  |  |  |  |
|  |  |  |  |  |
|   <br> Differential  <br> Differential Gain <br>   <br> Phase  | - | 2 | - | \% |
|  | - | 1.1 | - | degree |
|  | - | 8 50 | - | nSec. pSec. |
|  | Harmonic Distortion |  |  |  |
| (8 MHz 2nd Order Harm.)Ref.Bandwidth | 40 | 46 | - | dB |
|  | Ref.Bandwidth <br> (See Tech. Note 5) - 10 - MHz |  |  |  |
| Power Supply Rej. | - | - | 0.02 | \%FSR/\%Ns |
| No Missing Codes OVer the operating temperature ran |  |  |  |  |
| POWER REQUIREMENTS |  |  |  |  |
| Pwr. Supply Range ( $+V_{00}$ ) Power Supply Current Power Dissipation | +3.5 |  |  |  |
|  |  | $\begin{aligned} & +100 \\ & 500 \end{aligned}$ | $\begin{aligned} & +130 \\ & 715 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mW} \end{aligned}$ |
|  |  |  |  |  |
| PHYSICAL-ENVIRONMENTAL |  |  |  |  |
| per. Temp. Range |  |  |  |  |
| MC/LC Grade |  |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| MM/LM/883B | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temp. Range Package Types | 65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| (DIP) |  |  |  |  |
| (LCC) Pins (DIP) | 24-pin hermetic sealed, ceramic LCC |  |  |  |
|  |  | $0.01 \times$ | 018 inch | Kovar |

## NOTES:

(1) Maximum input impedance is a function of clock frequency. See Technical Note 4.
(2) At full power input and chip selects enabled.
(3) For 10 -step, 40 IRE NTSC ramp test.

## TECHNICAL NOTES

1. Tie all $\mathrm{V}_{\mathrm{DD}}$ pins $(1,10, \& 19)$ together.
2. Tie both Analog Input pins ( $5 \& 7$ ) together.
3. Connect both ANA/DIG GNDs (Vss pins 4 \& 8) to one point, the ground plane beneath the converter.
4. Input Buffer Amplifier - Since the ADC-208 has a switchedcapacitor type input, the input impedance of the ADC-208 is dependent on the clock frequency. At relatively slow conversion rates, a general purpose type input buffer can be used; at high conversion rates DATEL recommends the National LH0033 , the Elantec EL-2003, or the Harris HA-5002.

ADC-208

Table 1. ADC-208 Output Coding

| ANALOG <br> INPUT | CODE | OVER <br> FLOW | DATA <br> $\mathbf{1 2 3 4}$ | BITS <br> $\mathbf{5 6 7 8}$ | DECIMAL | HEX |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 0.00 V | Zero | 0 | 0000 | 0000 | 0 | 00 |
| +0.02 V | +1 LSB | 0 | 0000 | 0001 | 1 | 01 |
| +1.28 V | $+1 / 4 \mathrm{FS}$ | 0 | 0100 | 0000 | 64 | 40 |
| +2.54 V | $+1 / 2 \mathrm{FS}-1 \mathrm{LSB}$ | 0 | 0111 | 1111 | 127 | 7 F |
| +2.56 V | $+1 / 2$ FS | 0 | 1000 | 0000 | 128 | 80 |
| +2.58 V | $+1 / 2$ FS+1 LSB | 0 | 1000 | 0001 | 129 | 81 |
| +3.84 V | +3/4 FS | 0 | 1100 | 0000 | 192 | C0 |
| +5.10 V | +FS | 0 | 1111 | 1111 | 255 | FF |
| +5.12 V | Overflow | 1 | 1111 | 1111 | $511^{*}$ | 1FF |

* Note the overflow code does not clear the data bits.

Values shown here are for $\mathrm{a}+5.12 \mathrm{Vdc}$ reference. Scale other references proportionally. ( + REF $=+5.12 \mathrm{~V},-$ REF $=$ GND, $1 / 4,1 / 2$, and $3 / 4$ Reference FS $=$ No Connection)
5. The Reference ladder is floating with respect to $V_{D D}$ and may be referenced anywhere within the specified limits. AC modulation of the reference voltage may also be utilized; contact DATEL for further information.
6. Clock Pulse Width - To improve performance when input signals may exceed Nyquist bandwidths, the clock duty cycle can be adjusted so that the low portion (sample mode) of the clock pulse is 15 nanoseconds wide. Reducing the sampling time period minimizes the amount the input voltage slews and prevents the comparators from saturating.
7. DATEL uses the conservative definitions when specifying Integral Linearity (end-point) and Differential Linearity (code transition). The specifications using the less conservative definition have also been provided as a comparative specification for products specified this way.
8. The process that is used to fabricate the ADC-208 eliminates the latchup phenomena that has plagued CMOS devices in the past. The ADC-208 does not require external protection diodes.

## CAUTION

Since the ADC-208 is a CMOS device, normal precautions against static electricity should be taken. Ground straps, grounded mats, etc. should be employed when handling this device. Also, the Absolute Maximum Ratings of the device MUST NOT BE EXCEEDED as irrevocable damage to the ADC-208 will occur.

## CALIBRATION PROCEDURE

1. Connect the converter appropriately per the typical connection circuits shown in Figure 2 or Figure 3. Then apply an appropriate clock input. The ADC-208's reference input should be held to $\pm 0.1 \%$ accuracy or better. Do not use the +5 V power supply as a reference without precision regulation and high frequency decoupling capacitors.

## 2. Zero Adjustment

 Apply a precision voltage reference source between the analog input (pins 5 \& 7) and ground. Adjust the output of the reference source per Table 1 for the Unipolar Zero adjustment (+ $1 / 2$ LSB). Adjust the zero trimming potentiometer so that the output code flickers equally between 00000000 and 0000 0001. Ground -REFERENCE (pin 3) for operation without adjustment.
## 3. Full Scale Adjustment

Set the output of the voltage reference used in step 2 to the value shown in Table 1 for the Unipolar Gain Adjustment (+FS $11 / 2$ LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between 11111110 and 1111
1111. The + REFERENCE ( $\operatorname{pin} 9$ ) should be tied directly to a +5 V reference for operation without adjustment.
4. To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Table 1.
5. Integral Nonlinearity Adjustments

Provision is made for optional adjustment of Integral Nonlinearity through access of the reference's 1/4, 1/2 \& 3/4 Full Scale points. For example, at the half-scale major carry, set the input to 2.55 V and adjust the reference until the code flickers equally between 127 and 128 for a 5.12V Full Scale input.

Figure 3 shows a typical circuit with reference adjustment circuitry. Figure 2 shows a typical circuit where zero, gain and Integral Nonlinearity adjustments are not used. Reference adjust pins not being utilized should be decoupled to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.


Figure 2. ADC-208 Typical Connections (Adjustment-free)

Table 2. Chip Select Truth Table

| $\overline{\text { CS1 }}$ | CS2 | BITS 1-8 | OVERFLOW BIT |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Three-State Mode | Three-State Mode |
| 1 | 0 | Three-State Mode | Three-State Mode |
| 0 | 1 | DATA Outputted | DATA Outputted |
| 1 | 1 | Three-State Mode | DATA Outputted |

## THEORY OF OPERATION

The ADC-208 uses a switched capacitor scheme in which there is an auto-zero phase and a sampling phase (Figure 1 shows the simplified block diagram of the ADC-208).

## Inputs

The ADC-208 has an adjustable resistor ladder string. The top end (+ REFERENCE), three quarters (REF 3/4 FS), midpoint (REFERENCE MID-POINT), quarter (REF $1 / 4$ FS) and bottom end (- REFERENCE) are available to the user. In a typical operation, +REFERENCE is tied to +5 V , -REFERENCE is tied to ground and REFERENCE taps are bypassed to ground with 0.1 mF capacitors. Since this configuration results in a 0 to +5 V dc input voltage range, the MID POINT pin can be tied to a +2.5 V source, the REF $3 / 4$ FS tied to +3.75 V , and the REF $1 / 4 \mathrm{FS}$ to +1.25 V to further improve integral linearity.


Timing Diagram


Figure 3. ADC-208 Typical Connections (with Reference Adjustments)

## Auto-zero Phase

The auto-zero phase occurs when the clock input is high (logic "1"). During the auto-zero phase, the 256 comparator outputs are shorted to their inputs through CMOS switches. This serves the purpose of bringing the inputs and outputs to the transition levels of the respective comparators.

The input to the comparators are also connected to 256 sampling capacitors. The other end of the 256 sampling capacitors are shorted to 256 taps of the reference resistor ladder, via one set of CMOS switches. Therefore, during the autozero phase, the sampling capacitors are charged to the differential voltage between the reference resistor tap and its re-
spective comparator transition voltage. This eliminates offset differences between comparators and yields better temperature performance.

## Sampling Phase

The sampling phase occurs when the clock is at a low state (logic "0"). During the sampling phase, the sampling capacitors are switched from being connected to the reference ladder's taps to the analog input. The switches shorting the comparator's input to output are now opened also. The comparators, which were at their transition point, now set to a "1" or "0" state dependent upon if the analog input was greater
than the reference ladder's voltage. During the sampling phase, the comparator's outputs are loaded into internal latches which are the inputs for a 256 to 8 encoder.

## Data Output

The ADC-208 has a "pipeline" architecture. Upon completion of one clock cycle of the auto-zero and sampling phases, output data from this conversion is not available until the clock is brought high again for the next conversion's autozero stage. At this time, the output of the encoder is loaded into the output latch. To do a single conversion, the ADC-208 requires a positive pulse followed by a negative pulse followed by a positive pulse. Continuous conversion yields one cycle/sample (one positive pulse and one negative pulse).

The parallel output data and Overflow pin become available at the three-state buffer output when enabled. A full-scale input produces all "1"s on the data outputs. The OVERFLOW pin goes "high" when the analog input level exceeds + REF minus $1 / 2$ LSB. Table 2 shows the truth table for the chip select enable signals.


Figure 4. Obtaining 9-Bit Resolution Using Two ADC-208's

Two ADC-208's (A and B) are cascadable for applications requiring 9 -bit resolution (see Figure 4). Bit 1 (MSB) of the 9 -bit device is derived from the overflow pin of device $A$. Bits 2 through Bit 9 (LSB) are taken from the 8-bits of parallel output data of either device A or device B. Bits 1-8 of the ADC-208s are connected in parallel to become bits 2 through Bit 9.

The - REFERENCE of device $B$ is connected to the + REFERENCE of device A. For inputs below $1 / 2$ Full Scale, device A does not give an OVERFLOW flag and the parallel output data of device $B$ is in a three-state mode. Device A provides the ower 8-bits. For inputs above 1/2 Full Scale, device A gives an OVERFLOW flag, disabling device A's parallel output and эnabling device B's parallel output.

## BEAT FREQUENCY TESTING

Figures 5a, 5b, and 5c show the actual plot of some Beat Frequency Tests. These tests use various clock inputs to the ADC-208 with a full-scale sine wave input offset from the clock frequency by an amount equal to the beat frequency. Although the converter would not normally be used in this mode because the input frequency violates the Nyquist criteria for full recovery of signal information, the test is an excellent demonstration of the ADC-208's high frequency performance.

The effect of the frequency difference between the input and the clock is that the output will be a sinusoidal digital data array which "walks" along the actual input at a beat note frequency. Any inability to follow the input will be immediately obvious by plotting the digital data array. Further arithmetic analysis may be done on the data array to determine spectral purity, harmonic distortion, etc. This test is an excellent indication of:

1. Full power input bandwidth of all 256 comparators (Any gain loss would show as signal distortion).
2. Phase response linearity vs. instantaneous signal magnitude (Phase problems would show as improper codes).
3. Comparator slew rate limiting.

CODES
$E+3 \quad 5.005 \mathrm{MHz}$ BEAT FREQUENCY TEST


Figure 5a. Beat Frequency Test at Fclock $=5 \mathrm{MHz}$, Fin $=5.005 \mathrm{MHz}$


Figure 5b. Beat Frequency Test at Fclock $=10 \mathrm{MHz}$, Fin $=10.015 \mathrm{MHz}$


Figure 5c. Beat Frequency Test at Fclock $=15 \mathrm{MHz}$, Fin $=15.02 \mathrm{MHz}$

## ENVELOPE TEST

Figures $6 \mathrm{a}, 6 \mathrm{~b}, 6 \mathrm{c}$, and 6 d show the actual plot of the Envelope Test. This test is a variation of the Beat Frequency test using a sine wave input to give two overlapping cycles when the data is reconstructed by a D/A converter output to an oscilloscope. An input signal offset in frequency from the Ny quist Rate will result in consecutive samples at 180 degree intervals on the waveform.


Figure 6a. Envelope Test at Fclock $=\mathbf{5} \mathbf{M H z}$ Dhartal
CODEA


Figure 6b. Envelope Test at Fclock $=\mathbf{1 0} \mathbf{~ M H z}$

DIGITAL
CODEs


Figure 6c. Envelope Test at Fclock $=15 \mathrm{MHz}$


Figure 6d. Envelope Test at Fclock $=\mathbf{2 0} \mathbf{~ M H z}$
The scope is triggered by the clock used by the A/D. Any asymmetry between positive and negative portions of the signal will be very obvious. This test is a an excellent indication of slew rate capability. At the peaks of the envelope, consecutive samples swing completely through the input voltage range.

## FFT TESTS

These tests produce an amplitude versus frequency graph (Figures 7a, 7b, 7c, and 7d) which indicates harmonic distortion and signal to noise ratio. The theoretical RMS signal-to-noise ratio for an 8 -bit converter is 49.8 dB .


Figure 7a. FFT Test at Fclock $=\mathbf{5} \mathbf{~ M H z}$, Fin $=\mathbf{2 ~ M H z}$


Figure 7b. FFT Test at Fclock $=\mathbf{1 0} \mathbf{~ M H z}$, Fin $=\mathbf{2} \mathbf{M H z}$

## LOW POWER MODES

## Power Supply Aspect of Power Dissipation

Reduction of the $V_{D D}$ power supply of the ADC-208 results in lower power dissipation. Refer to the curve of Figure 8 for power dissipation as a function of $\mathrm{V}_{\mathrm{DD}}$. The limiting factor is $\mathrm{V}_{\mathrm{DD}}$ must be greater than the TTL or CMOS output levels. Interfacing to standard logic families presents little problem as the output drivers go to $\mathrm{V}_{\mathrm{DD}}$ for a high state and to VSS for a low state.

## BURST MODE

Applications can utilize an inherent system clock up to 30 MHz in the burst mode. The system clock can generate a one shot for a single conversion without requiring generation of a separate clock at a lower frequency.


Figure 9a. Burst Mode for Low Power



Figure 7c. FFT Test at Fclock $=\mathbf{1 5} \mathbf{~ M H z}$, Fin $=\mathbf{2} \mathbf{~ M H z}$


Figure 7d. FFT Test at Fclock $=\mathbf{2 0} \mathbf{~ M H z}$, Fin = $\mathbf{2} \mathbf{~ M H z}$

## Clock Aspects of Power Dissipation

Varying the CLOCK rate or duty cycle results in lower power dissipation. The majority of the power dissipation occurs during the auto zero mode.


NOTE: Reduce the sample time (sample pulse) to 12 nsec. to improve performance above 20 MHz . Such a configuration will closely resemble an ideal sampler.

Figure 9b. Optional Clock Pulse Shaping Circuit

Figure 10 shows power dissipation as a function of burst rate and repetition rate. Applications not requiring continuous conversions can give a double clock pulse, the clock returning low between conversions to reduce power dissipation. Power dissipation is essentially eliminated when the clock and signal input are turned off.


Figure 10. Power Dissipation vs. Burst Rate vs. Repetition Rate

Figure 11 shows power dissipation as a function of the clock duty cycle. A conversion time of 35 nanoseconds can be obtained for a single conversion by leaving the clock in the Autozero mode. To initiate a conversion, the clock is put in the sample mode for 25 nanoseconds and then brought back high to the Auto-zero mode. Data is valid 15 nanoseconds after the clock goes high, eliminating the pipeline delay.


Figure 11. Power Dissipation vs. Duty Cycle for One-Shot Mode

| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| MODEL | TEMPERATURE RANGE | PACKAGE |
| ADC-208MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24-pin DIP |
| ADC-208MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24-pin DIP |
| ADC-208/883B | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24-pin DIP |
| ADC-208LC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24-pin LCC |
| ADC-208LM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24-pin LCC |
| ADC-208L/883B | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24-pin LCC |

## FEATURES

- 8 Bits at 20 MHz
- 700 mW power dissipation
-     + $1 / 2$ LSB linearity
- Buffered outputs
- Single supply operation
- ECL-compatible
- Input bandwidth 5.5 MHz


## GENERAL DESCRIPTION

DATEL's ADC-300 is a bipolar monolithic video speed, low power, 8-bit flash A/D converter capable of digitizing an analog signal at conversion rates up to 20 MHz minimum with power consumption of only 700 mW .

A serial/parallel technique is employed to obtain the high conversion speed using a single -5.0 V power source. The analog input range is 0 to -2 V (with -2 V ref) and digital inputs and outputs are ECL-compatible. The outputs are buffered and provide an open emitter output.
The ADC-300 is designed to operate with an external sample and hold together with external clock and reference sources. It is ideally suited for applications that require high speed digitization and low power, e.g. CRT graphics, radar pulse analysis, motion signature analysis and optical character recognition.
The ADC-300 is supplied in a 28 -pin DIP and operates over temperature range of -10 to $+70^{\circ} \mathrm{C}$.

## APPLICATIONS

- High speed data acquisition
- Radar pulse analysis
- TV video encoding
- High energy physics
- Transient analysis
- Medical electronics
- Fluid flow analysis
- Sonar systems


MECHANICAL DIMENSIONS


INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | BIAS (NOT TO BE CONNECTED) | 28 | REF. VOLTAGE (-2.0V) |
| 2 | CLOCK INPUT | 27 | ADJUST REF. (AR3) |
| 3 | CLOCKINPUT | 26 | ADJUST REF. (AR2) |
| 4 | digital ground | 25 | ADJUST REF (AR1) |
| 5 | BIT 8 (LSB) | 24 | REF VOLTAGE (OV) |
| 6 | BIT 7 | 23 | V. SUPPLY (-5V) |
| 7 | BIT 6 | 22 | ANALOG GROUND |
| 8 | BIT 5 | 21 | ANALOG INPUT |
| 9 | BIT 4 | 20 | ANALOG GROUND |
| 10 | BIT 3 | 19 | V. SUPPLY (-5V) |
| 11 | BIT2 | 18 | No CONNECTION |
| 12 | BIT 1 | 17 | NO CONNECTION |
| 13 | DIGITAL GROUND | 16 | NO CONNECTION |
| 14 | V. SUPPLY(-5V) | 15 | DIGITAL GROUND |

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltag | $-9.0 \mathrm{~V}$ |
| :---: | :---: |
| Analog input ( $\mathrm{V}_{\text {IN }}$ ) | $\mathrm{V}_{\mathrm{s}}$ to +0.3 V |
| Clock Input | $\mathrm{V}_{\text {s }}$ to +0.3 V |
| Reference Voltage I | $\mathrm{V}_{\mathrm{s}}$ to +0.3 V |
| Digital Output Cur | 10 mA |
| Package Dissipation | 1.47 Wat |

FUNCTIONAL SPECIFICATIONS
Typical at $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=-5 \mathrm{~V}$ dc, reference volt. $=-2 \mathrm{~V}$ dc unless otherwise stated.


## TECHNICAL NOTES

1. Analog input signals must be 'held' by an external sample-hold e.g. using a DATEL SHM-40, SHM-360 or SHM-361. Careful attention must be paid to the timing relationship between the sample-hold transition of the sample-hold amplifier and positive transition of the clock pulse - see timing diagram.
2. The input capacitance to the converter, pin 21 , is 70 pF (typical) and the input bias current $20 \mu \mathrm{~A}$ (typical).
3. The reference voltage, -2.0 volts, is connected to pin 28 with pin 24, the upper end of the resistor chain, grounded. The ' $R$ ' value between pins 24 and 28 is 50 Ohms (typical). It is recommended the reference input is decoupled using a $1 \mu \mathrm{~F}$ (tantalum) and a 1000 pF (ceramic) capacitor located as close to pin 28 as possible.
4. For most applications, the ADC-300 accuracy will be more than sufficient. However where accuracy greater than that specified is required, the VREF/4, VREF/2 and VREF3/4 points can be trimmed using external resistors connected from pins 25,26 and 27 to ground, pin (24), or VREF, pin (28), as required.
When pins 20,26 , and 27 are not being used, they should be connected to ground via a $0.047 \mu \mathrm{~F}$ capacitor.
5. The printed circuit board should be laid out to have substantial analog and digital ground planes. The ground plane separation is required as part of the chip design and should be maintained on the PCB. The planes should be connected at one point only, usually power common.
6. The -5.0 V supply should be decoupled using $3.3 \mu \mathrm{~F}$ tantalum and $0.022 \mu \mathrm{~F}$ ceramic capacitors.
7. The digital output terminals are driven from open emitters. The output current should not exceed 10 mA (4.3K Ohms are equivalent to 1 mA ). Table 1 shows the digital codes relating to the analog input voltages.
8. An external complementary ECL signal source is required to drive the clock input terminals.
9. Pin 1 must be left open and not used; pins 16,17 and 18 are not internally connected and should be grounded.

TABLE 1. DIGITAL OUTPUT CODES

| STEP | INPUT VOLTS (-2V FSR) | OUTPUT CODE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MSB |  |  |  | LSB |  |  |  |
| 0 | 0.0000 V | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | -0.0078V | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 2 | -0.0156V | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 127 | -0.9961V | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 128 | -1.0039V | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 129 | -1.0118V | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 255 | -2.0000V | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

TIMING DIAGRAM


## TIMING DIAGRAM NOTES

1. The high comparator (MSB, Bits 2,3 and 4) compares $V_{\text {REF }}$ with $\mathrm{V}_{\mathrm{IN}}$ on the negative transition of the clock. The timing must be such that the sample/hold has acquired the input level and settled in the hold mode. If $T_{A}$ is the time between the sample/ hold transition to the negative transition of the clock then: $\mathrm{T}_{\mathrm{A}}>$ sample hold aperature delay + settling time.
2. The positive transition of the external clock should occur after time $T_{B}$ where: $T_{B}>22$ nsec. where:
From this transition three operations will be timed.
(a) In time $T_{C}$ the next sample/hold pulse can be sent where:

$$
\mathrm{T}_{\mathrm{C}}>2 \text { nsec. }
$$

(b) In time $T_{E}$ the data for MSB, bits 2, 3, and 4 become valid where:

$$
\mathrm{T}_{\mathrm{E}}<8 \mathrm{nsec}
$$

(c) In time $T_{E}+T_{D}$ the data for bits 5, 6, 7, and 8 become valid where:

$$
T_{E}+T_{D}<12 \text { nsec. }
$$

3. At the time $T_{A}+T_{B}+T_{E}+T_{D}$, all data outputs become valid. The output data can be latched at this time, however, the simpler and more reliable time to latch the outputs is the negative transition of the clock.

## CONNECTION AND APPLICATION



## ORDERING INFORMATION

MODEL NO.
ADC-300
OPERATING TEMPERATURE RANGE
$-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

NOTE: For units with high-reliability processing, contact the factory.

## FEATURES

ADC-301

- 8-Bit resolution
- Non-linearity $\pm 1 / 2$ LSB
- Conversion rate 30 MHz
- 15 MHz bandwidth
- 35 pF input capacitance
- Power dissipation 420 mW


## ADC-302

- 8-Bit resolution
- Non-linearity $\pm 1 / 2$ LSB
- Conversion rate 50 MHz
- 25 MHz bandwidth
- 35 pF input capacitance
- Power dissipation 550 mW


## GENERAL DESCRIPTION

These ADC's are video speed 8 -bit flashes capable of digitizing analog signals at conversion rates of 30 MHz (ADC-301) and 50 MHz (ADC-302) with a power consumption of 420 mW and 550 mW respectively.
The 256 clocked comparators have the analog voltage applied to one input and a voltage derived from the reference voltage and reference resistors applied to the other comparator input.

The comparator outputs are 'anded' with adjacent outputs and these outputs latched into a 6-bit encoder. These 6-bit codes are further encoded to 8 -bit codes and latched. The final ECL output buffer stage requires external pull down resistors, the output being delayed from the sampling point by the time of one clock cycle.

Output polarity of the MSB and LSB's respectively can be controlled on two digital input lines.
With a reference of -2 V the analog input range will be 0 to -2 V .

## APPLICATIONS

- High speed data acquisition
- Radar pulse analysis
- TV video encoding
- High energy physics
- Transient analysis
- Medical electronics
- Fluid flow analysis
- Sonar systems



## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | 0 to |
| :---: | :---: |
| Input Voltage $\left(V_{\text {IN }}\right)$ Reference Voltage | 0.5 V to $\mathrm{V}_{\mathrm{s}}$ |
| $\mathbf{V}_{\mathbf{t}}, \mathbf{V}_{\mathrm{b}}, \mathbf{V}_{\mathbf{m}}$ | 0.5 V to $\mathrm{V}_{\mathrm{S}}$ |
| Reference Voltage |  |
| $\left(V_{b}-V_{t}\right)$ | -2.5V |
| Digital Inputs | 0.5 V to -4V |
| Vm Input Current | -3 mA to +3 mA |
| Digital Outputs. | 0 to -10 mA |
| Operating Temperature | $-20^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Allowable Power Dissipation | 1.48 W |

## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=-5.2 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{\mathrm{B}}=-2.0 \mathrm{~V}$ unless otherwise stated.

| PERFORMANCE | ADC-301 |  | ADC-302 |  |
| :---: | :---: | :---: | :---: | :---: |
| Resolution <br> Conversion Rate (Min) <br> Non-Linearity (Max) <br> Diff. Non-Linearity (Max) <br> Diff. Gain (Max) <br> Diff. Phase (Max) <br> Aperture Jitter (Typ) <br> Input Bandwidth (Typ) Power Dissipation (Typ) <br> Power Dissipation (Typ) | .. 8 Bits <br> .. 30 MHz <br> .. $+1 / 2$ LSB <br> .. $+1 / 2$ LSB <br> .. 1.5\% <br> . 0.5 Deg . <br> $\begin{array}{ll}\text {.. } & 45 \mathrm{psec} . \\ \text {.. } \\ 15 \mathrm{MHz}\end{array}$ <br> .. 420 mW |  | 8 Bits <br> 50 MHz <br> $+1 / 2$ LSB <br> 0.5 Deg. <br> 30 psec . <br> 550 mW |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| INPUTS | MIN. | TYP. | MAX. | UNITS |
| Reference Input Voltage | -1.8 | -2.0 | -2.2 | V |
|  |  |  |  |  |
| Reference Resistance | 70 | 80 | 100 | Ohms |
| Analog Input | 70 | 80 | 100 | Onms |
| Voltage ... | 0.1 | - | -2.2 | $\checkmark$ |
| Analog Input | - | 35 | 40 | pF |
| Capacitance |  |  |  |  |
| Analog input Bias |  |  |  |  |
| (ADC-301). | - | 60 | 90115 | $\underset{\mu}{\mu} \mathrm{A}$ |
| (ADC-302) | 7 | 75 |  |  |
| Offset Voltage $\mathbf{V}_{\mathbf{V}}$ | 7 | 9 | 11 19 | mVmV |
| Digital Input Voltage | 15 |  |  |  |
| $\mathbf{V}_{\mathbf{n}} \ldots \ldots . . . . . . . .$. | -0.7 | -0.9 | -1.0 | $v$ |
| Digital Input Current  -1.6 -1.75 |  |  |  |  |
| Digital Input Current $\begin{aligned} & V_{h}=-0.9 V \\ & \hline \end{aligned}$ | 0-0.05 | - | 0.40.35 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| ( $\mathrm{V}_{1}=-1.75 \mathrm{~V}$ ) |  |  |  |  |
| OUTPUTS |  |  |  |  |
| $\begin{gathered} \text { Digital Output Voltage } \\ V_{h}\left(R_{L}=620 \Omega\right) . \ldots . \\ V_{1}\left(R_{L}=620 \Omega\right) \ldots \ldots \\ \text { Output Data Delay } \\ \left(R_{L}=620 \Omega\right) \ldots \ldots . \end{gathered}$ | -1.0 | - | $-\overline{-1.6}$ | V |
|  | -1.0 |  |  |  |
|  | - | 4.0 | 5.0 | nsec. |
|  |  |  |  |  |
| POWER |  |  |  |  |
| Supply Voltage, $\mathbf{V}_{\mathbf{s}} \ldots$ <br> Supply Current | -5.0 | -5.2 | -5.7 | v |
| (ADC-301) | - | -75 | -100 | mA |
| (ADC-302) | - | -95 | -120 | mA |

## TECHNICAL NOTES

1. Even with the input capacitance down to 35 pF , or less, the converter still requires an input amplifier with good drive capability. The amplifier will require wide bandwidth and a high slew rate ( $250 \mathrm{~V} / \mu \mathrm{S}$ typical) to take full advantage of the input bandwidth of the converter.
2. The input impedance of the $A / D$ 's are capacitive which may result in the input amplifier becoming unstable and cause oscillations. A resistor with a value between 2 and 10 Ohms between the amplifier and the input to the converter will stop any oscillations.
3. Clock andClock (ECL) are usually differentially supplied to pins 16 and 15.
4. The polarity of the output data is controlled by two polaiity inversion inputs, MINV (pin 14) which controls the MSB alone and LINV (pin 1) which controls Bit 2 to Bit 8 (LSB). The combination of ' 0 's and ' 1 ' on these inputs offer the user various code options. Detailed coding is shown in Table 1. Logic level ' 0 ' is obtained by leaving inputs open, logic level ' 1 ' is obtained by connecting a 3.9 K Ohm resistor to digital ground.
5. The digital outputs Bits 1 to 8 require pull down resistors, in the range 500 to 1000 Ohms, connected to the negative supply rail to prevent waveform distortions by reflection.
6 . The reference voltage range ( -2.0 V to OV typical) determines the dynamic range of the input voltage.
Adjustments to this range can be made within the range $V_{B}$ $=2 \mathrm{~V} \pm 0.2 \mathrm{~V}$ and $\mathrm{V}_{T}=0 \mathrm{~V} \pm 0.1 \mathrm{~V}$. The reference input $\mathrm{V}_{\mathrm{B}}$ (pin 17) should be decoupled to analog ground using $1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ capacitors. Improvement in the high frequency stability can be achieved by decoupling terminal $\mathrm{V}_{M}$ (pin 22) using a $0.01 \mu \mathrm{~F}$.
6. Terminal $V_{M}$ is used to achieve less than $a \pm 1 / 2$ LSB nonlinearity error. The external circuit to achieve this is shown in the application drawing.
7. All pins not being used should be grounded.
8. Substantial analog and digital ground planes must be provided. It is recommended that these ground planes are taken to a common point, the power ground line, as close to the converter as possible.
9. The power supplies to analog and digital inputs $(-5.2 \mathrm{~V})$ should be supplied from separate, isolated power supplies. If one of the power supplies fails or is shorted to ground for more than 1 second there is a possibility the device may be destroyed. Both -5.2 V lines should be decoupled using $1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ capacitors located as close to the pins as possible.

TABLE 1. DIGITAL OUTPUT CODES

| MINV LINV | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 1 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0.0000 V | 11111111 | 10000000 | 01111111 | 00000000 |
| -0.0078V | 11111110 | 10000001 | 01111110 | 00000001 |
| -0.9961V | 10000000 | 11111111 | 00000000 | 01111111 |
| -1.0039V | 01111111 | 00000000 | 11111111 | 10000000 |
| -1.9922V | 00000001 | 01111110 | 10000001 | 11111110 |
| -2.0000V | 00000000 | 01111111 | 10000000 | 11111111 |

## TIMING DIAGRAM



## TIMING NOTES

1. Both Clock and Clock are required and the input levels are ECL. The timing $T_{1}$ and $T_{2}$ should be:

|  | $T_{1}($ MIN $)$ | $T_{2}($ MIN $)$ |
| :--- | :--- | :--- |
| ADC-301 | 25 nsec. | 8 nsec. |
| ADC-302 | 15 nsec. | 5 nsec. |

2. The positive transition of the clock latches the comparator outputs into the 'and' gates.
3. The negative transition latches the 'anded' outputs into the 6 -bit encoder.
4. The next positive transition will latch the 6-bit encoder output as well as starting the next conversion cycle.
5. The 8 -bit encoder output will appear at the output pins 4.0 nsec . (typical) $\mathrm{T}_{3}$ after 6 -bit encoder output has been latched on the next negative transition of the clock.


| ORDERING INFORMATION |  |
| :---: | :---: |
| MODEL NO. | $\begin{aligned} & \text { OPERATING } \\ & \text { TEMPERATURE } \end{aligned}$ RANGE |
| $\begin{aligned} & \text { ADC-301 } \\ & \text { ADC-302 } \end{aligned}$ | $\begin{aligned} & -20^{\circ} \mathrm{C} \text { to }+100^{\circ} \mathrm{C} \\ & -20^{\circ} \mathrm{C} \text { to }+100^{\circ} \mathrm{C} \end{aligned}$ |
| ACCESSORIES |  |
| Part Number | Description |
| TP 1K | Trimming Potentiometer |
| Note: For units with | iability processing, contact the |

## FEATURES

- 8-Bit resolution
- Speed up to 100 MHz guaranteed
- $\pm 1 / 2$ LSB linearity
- Input bandwidth 40 MHz
- Output latch and buffer
- Low input capacitance, 35 pF typical


## GENERAL DESCRIPTION

The ADC-303 is a video speed 8 -bit flash converter capable of digitizing analog signals at conversion rates up to 100 MHz minimum and with a power consumption of only 1.2 watts at 100 MHz sampling rate.
The 256 clocked comparators have the analog voltage applied to one input and a voltage derived from the reference voltage and reference resistors applied to the other comparator input.
The comparator outputs are 'anded' with adjacent outputs and these outputs latched into a 6-bit encoder. These 6-bit codes are further encoded to 8 -bit codes and latched. The final ECL output buffer stage requires external pull down resistors, the output being delayed from the sampling point by the time of one clock cycle.
Output polarity of the MSB and LSB's respectively can be controlled on two digital input lines.
With a reference of -2 V the analog input range will be 0 to -2 V .

## APPLICATIONS

- High speed data acquisition
- Radar pulse analysis
- TV video encoding
- High energy physics
- Transient analysis
- Medical electronics
- Fluid flow analysis
- Sonar systems



## TECHNICAL NOTES

| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Power Supply - Vs | 0 to -7V |
| Analog Input ( $\mathrm{V}_{\mathbf{I N}}$ ) | +0.5 V to V |
| Reference Voltage |  |
| $\mathbf{V}_{\boldsymbol{T}}+\mathbf{V}_{\mathbf{M}}+\mathbf{V}_{\mathbf{B}}$ | +0.5 V to $\mathrm{V}_{\mathrm{s}}$ |
| [ $V_{T}-V_{\text {e }}$ ] |  |
| Input current at $\mathbf{V}_{\text {m }}$ | -3 mA to +3 mA |
| Digital Inputs | 0.5 V to -4.0 V |
| Digital Output Current | 0 to -10 mA |
| Operating Temp | $-20^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Storage Temp. | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power Dissipation | 3.1 Watts |

FUNCTIONAL SPECIFICATIONS.
Typical at $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=-5.2 \mathrm{~V}$ dc, $\mathrm{V}_{\mathrm{B}}=-2.0 \mathrm{~V}$ unless otherwise stated.

| ELECTRICAL PERFORMANCE | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Conversion Rate . | 100 | $\overline{35}$ | 40 | $\mathrm{MHz}$ |
| Input Capacitance. | - | 35 | 40 | $\mathrm{pF}$ |
| Input Bias Current $\left(V_{I N}=-1 V\right)$ | 18 | 150 | 220 | $\mu \mathrm{A}$ |
| Ref. Voitage. | -1.8 | -2.0 | -2.2 | V |
| Reference Resistance $\left(V_{T} \text { to } V_{B}\right)$ | 70 | 80 | 100 | Ohms |
| Offset Voltage $\mathrm{V}_{\mathbf{V}} \ldots \ldots$ | 6 | 9 | 12 | mV |
| Digital $\mathrm{V}_{\mathrm{B}} \ldots .$. | 14 | 17 | 20 | mV |
| Digital Input Voltage $V_{1 H}$ | -0.7 -1.6 | -0.9 -1.75 | -1.0 |  |
| Digital Input Current |  |  |  |  |
| (V14 Typ.) $\mathrm{l}_{\mathbf{I H}}$. . . . . . . . . . . | 0 | - | 0.4 | mA |
| (V1L Typ.) IIL . . . . . . . . . . | -0.05 | - | 0.35 | mA |
| Digital Output Voltage $\left(R_{L}=620\right) V_{O H}$ | -1.0 | - | - | $V$ |
| $\mathrm{V}_{\mathrm{OL}} \ldots \ldots \ldots .$. | - | - | -1.6 | $V$ |
| Integral Non-LInearity (100 MHz) | - | - | $\pm 1 / 2$ | LSB |
| Differential Non-Linearity $\text { ( } 35 \mathrm{MHz} \text { ) }$ | - | - | $\pm 1 / 2$ | LSB |
| Differential Gain . . . . . . . . . . | - | - | 1.5 | \% |
| Differential Phase | - | - | 0.5 | Deg. |
| Aperture Jitter | - | 15 | - 7 | psec. |
| Supply Voltage | -5.2 -180 | -5.2 | -5.7 -260 | V . |
| Supply Current . . . . . . . . . . . | -180 | -220 | -260 | mA |
| Output Data Delay........ $\left(R_{L}=620\right)$ | 3.0 | 3.5 | 4.2 | nSec |
| Sampling Delay............ | 1.9 | 2.2 | 2.5 | nSec |

1. Even with the input capacitance down to 35 pF , or less, the converter still requires an input amplifier with good drive capability. The amplifier will require wide bandwidth and high slew rate ( $250 \mathrm{~V} / \mu \mathrm{S}$ typical) to take full advantage of the 40 MHz bandwidth of the converter.
2. The input impedence of the $A / D$ is capacitive which may result in the input amplifier becoming unstable and cause oscillations. A resistor with a value between 2 and 10 Ohms between the amplifier and the input to the converter will stop any oscillations.
3. Clock and Clock (ECL) are usually differentially supplied to pins 20 and 21. However a single clock input can be used if a 1000 pF capacitor is added between pin 20 (clock) and pin 16 (digital ground).
4. The polarity of the output data is controlled by two polarity inversion inputs, MINV (pin 18) which controls the MSB alone and LINV (pin 3) which controls bit-2 to bit-8 (LSB). The combination of ' 0 's and ' 1 ' on these inputs offer the user various code options. Refer to the coding table. Logic level ' 0 ' is obtained by leaving inputs open, logic level ' 1 ' is obtained by connecting a 3:9K Ohm resistor to digital ground.
5. The digital outputs, bits 1 to 8 , require pull down resistors, in the range of 500 to 1000 Ohms, connected to the negative supply rail to prevent waveform distortion by reflection.
6 . The reference voltage range ( -2.0 V to OV typical) determines the dynamic range of the input voltage. Adjustments to this range can be made within the range of $\mathrm{V}_{B}=2 \pm 0.2 \mathrm{~V}$ and $\mathrm{V}_{T}=$ $0 \mathrm{~V} \pm 0.1 \mathrm{~V}$. The reference input $\mathrm{V}_{\mathrm{B}}$ ( pin 23 ) should be decoupled to analog ground using $1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ capacitors. Improvement in the high frequency stability can be achieved by decoupling terminal $\mathrm{V}_{\mathrm{M}}$ (pin 32) using a $0.01 \mu \mathrm{~F}$.
6. Terminal $V_{M}$ is used to achieve a less than $\pm 1 / 2$ LSB linearity error. The external circuit to achieve this is shown in the application drawing.
7. All pins not being used should be grounded.
8. Substantial analog and digital ground planes must be provided. It is recommended that these ground planes are taken to a common point, the power ground line, as close to the ADC-303 as possible.
9. The power supplies to analog and digital inputs $(-5.2 \mathrm{~V})$ should be supplied from separate, isolated power supplies. If one of the power supplies fails or is shorted to ground for more than 1 second there is a possibility the device may be destroyed. Both -5.2 V lines should be decoupled using $1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ capacitors located as close to the pins as possible.

## DIGITAL OUTPUT CODES

| MINV <br> LINV | 0 <br> 0 |  | 0 <br> 1 |  | 1 <br> 0 | 1 <br> 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.0000 V | 1111 | 1111 | 1000 | 0000 | 0111 | 1111 | 0000 | 0000 |
| -0.0078 V | 1111 | 1110 | 1000 | 0001 | 0111 | 1110 | 0000 | 0001 |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| -0.9961 V | 1000 | 0000 | 1111 | 1111 | 0000 | 0000 | 0111 | 1111 |
| -1.0039 V | 0111 | 1111 | 0000 | 0000 | 1111 | 1111 | 1000 | 0000 |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| -1.9922 V | 0000 | 0001 | 0111 | 1110 | 1000 | 0001 | 1111 | 1110 |
| -2.0000 V | 0000 | 0000 | 0111 | 1111 | 1000 | 0000 | 1111 | 1111 |

## TIMING DIAGRAM



## TIMING NOTES

1. Both Clock and $\overline{\mathrm{Clock}}$ are required and the input levels are ECL. The timing $T_{1}$ and $T_{2}$ should be $T_{1} \mathrm{~min} .=7.5 \mathrm{nsec} . \mathrm{T}_{2} \mathrm{~min} .=2.5$ nsec.
2. The positive transition of the clock latches the comparator outputs into the 'and' gates.
3. The negative transition latches the 'anded' outputs into the 6 -bit encoder.
4. The next positive transition will latch the 6 -bit encoder output as well as starting the next conversion cycle.
5. The 8 -bit encoder will appear at the output pins 3.5 nsec . (typical) $T_{3}$ after 6 -bit encoder output has been latched on the next negative transition of the clock.

PERFORMANCE CURVES


## PERFORMANCE CURVES



Reconstructed waveform. 102.4 MHz
sampling, 10.1 MHz input.


Reconstructed waveform with the best
fitted sine wave. 102.4 MHz sampling,
25.1 MHz input.


Spectrum with the aid of FFT at 102.4 MHz sampling and 10.1 MHz input.
 sampling and $25.1 \mathbf{M H z}$ input.

(MHz)

input and 81.92 MHz sampling

## CONNECTION AND APPLICATION



## ORDERING INFORMATION

MODEL NO.

ADC-303
NOTE: For units with British Standard BS-9000 or other highreliability processing, contact DATEL.

## FEATURES

- 8-Bit resolution.
- $\pm 1 / 2$ LSB non-linearity.
- 20 MHz conversion rate.
- 8 MHz input bandwidth ( -3 dB ).
- Low power consumption ( 390 mW ).
- TTL-compatible.
- Single or dual supply operation.


## APPLICATIONS

- High-speed data acquisition.
- Radar pulse analysis.
- TV video encoding.
- High energy physics.
- Transient analysis.
- Medical electronics.
- Sonar systems.


## GENERAL DESCRIPTION

DATEL's ADC-304 is an 8-bit, 20 MHz analog-to-digital flash converter. The ADC-304 offers many performance features not obtainable from other flash A/D's.

Key features include a low-power dissipation of 390 mW and TTL compatible outputs. A wide analog input bandwidth of $8 \mathrm{MHz}(-3 \mathrm{~dB})$ allows operation without the need of a samplehold. Also, single +5 V supply operation is obtainable with an input range of +3 to +5 V , eliminating the need for an additional power supply. A 0 to -2 V input range is available with $\pm 5 \mathrm{~V}$ supply operation.

Another novel feature of the ADC-304 is its user-selectable output coding. The MINV and LINV pins allow selection of Binary, Complementary Binary and if external offset circuitry is used for bipolar inputs, Offset Binary, Two's Complement and Complementary Two's Complement coding.

The ADC-304 is supplied in a 28 -pin dual in-line package and operates over a $-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ temperature range. Storage temperature range is from $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$.


Figure 1: ADC-304 Simplified Block Diagram
Table 1. ADC-304 Input/Output Connections

| Pin | Function | Pin | Function |
| :---: | :--- | :---: | :--- |
| 1 | BIT 1 OUT (MSB) | 15 | BIT 7 OUT |
| 2 | BIT 2 OUT | 16 | BIT 8 OUT (LSB) |
| 3 | BIT 3 OUT | 17 | CLOCK INPUT |
| 4 | BIT 4 OUT | 18 | VRT |
| 5 | DIG GND | 19 | ANA GND |
| 6 | +5V POWER (VCC) | 20 | NO CONNECTION |
| 7 | -5.2V POWER (VEE) | 21 | ANA IN |
| 8 | -5.2V POWER (VEE) | 22 | NO CONNECTION |
| 9 | $-5.2 V$ POWER (VEE) | 23 | ANA IN |
| 10 | +5V POWER (VCC) | 24 | NO CONNECTION |
| 11 | DIG GND | 25 | ANA GND |
| 12 | LINV | 26 | VRB |
| 13 | BIT 5OUT | 27 | VRM |
| 14 | BIT 6OUT | 28 | MINV |

MECHANICAL DIMENSIONS


| ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ ) |  |  |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage | VCC-GND | $\left\lvert\, \begin{aligned} & 0 \text { to }+6 \\ & 0 \text { to }-6 \end{aligned}\right.$ | v |
| Input Voltage (analog) | $\begin{array}{\|l\|} \hline \text { Vin } \\ \text { (Dual Power Supply) } \end{array}$ | to ANA GND +0.3 | v |
| $\begin{aligned} & \begin{array}{l} \text { Input Voltage } \\ \text { (reference) } \end{array} \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \text { VRT, VRB, VRM } \\ \text { (Dual Power Supply) } \\ \text { \| VRT-VRB \| } \\ \hline \end{array}$ | $\mathrm{V}_{2} .5 \mathrm{e}$ to ANA GND +0.3 | v |
| Input Current | IVRM | -3.0 to +3.0 | mA |
| Input Voltage | Digital Inputs | -0.5 to Vcc | V |

## FUNCTIONAL SPECIFICATIONS

Unless otherwise noted, the following specifications apply to the ADC-304 when used either with a single or dual power source. The test conditions are:

```
For Single Power Supply Operation:
    \(\mathrm{Vcc}(\) Pins \(6+10)=+5 \mathrm{~V}\), DIG GND \(=0 \mathrm{~V}\)
    \(\mathrm{V}_{\mathrm{EE}}(\) Pins \(7,8+9)=0 \mathrm{~V}, \quad \mathrm{VRt}_{\mathrm{t}}(\operatorname{Pin} 18)=+5 \mathrm{~V}\)
    \(\operatorname{VRB}(\operatorname{Pin} 26)=+3 V, \quad T a=25^{\circ} \mathrm{C}\)
    ANA GND (Pins \(19+25)=+5 \mathrm{~V}\)
For Dual Power Supply Operation:
Vcc (Pins \(6+10)=+5 \mathrm{~V}\), DIG GND \((\) Pins \(5+11)=0 \mathrm{~V}\)
ANA GND \(=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}\)
\(\mathrm{VR}_{\mathrm{t}}(\operatorname{Pin} 18)=0 \mathrm{~V}, \quad \mathrm{VR}_{\mathrm{s}}(\operatorname{Pin} 26)=-2 \mathrm{~V}\)
\(\mathrm{Ta}=25^{\circ} \mathrm{C}\)
```

| DESCRIPTION | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Inputs |  |  |  |  |
| Analog |  |  |  |  |
| Input Range | VRb |  | VRT | V |
| Input Capacitance ${ }^{1}$ | - | 30 | 35 | pF |
| Input Bias Current ${ }^{2}$ | - | 50 | 100 | $\mu \mathrm{A}$ |
| Offset Voltage: |  |  |  |  |
| (VRT) | 8 | 13 | 19 | mV |
| (VRb) | 0 | 5 | 11 | mV |
| Digital |  |  |  |  |
| Logic Levels: |  |  |  |  |
| Logic " 1 ". | 2.0 | - | - | V |
|  |  |  |  |  |
| Logic Input Currents ${ }^{\text {3 }}$ |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| Outputs |  |  |  |  |
| Output Coding | 8 <br> Straight Binary <br> Complementary Binary 2's Complement Complementary 2's Complement |  |  | Bits |
|  |  |  |  |  |
| Logic levels: Logic " 1 " Logic " 0 " |  |  |  |  |
|  | 2.7 | 3.4 | - | V |
|  | - | - | 0.5 | V |
|  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| Logic "0" . . . . | - | - | 3 | mA |
| Output Data Delay |  |  |  |  |
| (TDLH) . . . . . | - | 25 | 30 | nSec . |
| (TDHL) . . . . . . | - | 26 | 35 | nSec . |

## TECHNICAL NOTES

1. DIG GND pins (5 and 11) and Vcc pins (6 and 10) connect to separate internal circuits within the ADC-304. Connect these pins to their respective PCB patterns.
2. Layout of the analog and digital sections should be separated to reduce interference from noise. To further guard against unwanted noise, it is recommended to bypass, as close as possible, the voltage supply pins $(6,10)$ to their respective ground pins $(5,11)$ with a $1 \mu \mathrm{~F}$ and a $0.01 \mu \mathrm{~F}$ ceramic disk capacitor in parallel.
3. The input capacitance of the analog input is much smaller than that of a typical Flash A/D Converter. It is necessary to use an amplifier with sufficient bandwidth and driving power. The analog input pins $(21,23)$ are separated internally, so they should be connected together externally. If the ADC-304 is driven with a low- output impedance amplifier, parasitic oscillations may occur.
These parasitic oscillations can be prevented by introducing a small resistance of 2 to $10 \Omega$ between the amplifier output and the ADC-304's A/D input. This resistance must be of very low value of inductance at high frequencies.
Note that each of the analog input pins are divided in this manner with these resistances. Connect the driving amplifier as close as possible to the A/D input of the ADC-304.
4. The voltage between VRT (pin 18) and VRB (pin 26) is equivalent to the dynamic range of the analog input. Bypass VRb to ANA GND (pins 19 and 25) by means of a $1 \mu \mathrm{~F}$ and 0.01 $\mu \mathrm{F}$ capacitor in parallel. To balance the characteristics of the ADC-304 at high frequencies, bypass VRM (pin 27) with a $0.01 \mu \mathrm{~F}$ capacitor to ANA GND (pins 19 and 25).
Also, VRm (pin 27) can be used as a trimming pin for more precise linearity compensation. A stable voltage source with a potential equal to -FSR and a $1 \mathrm{~K} \Omega$ potentiometer can be connected to VRm (pin 27) as shown in Figure 3 for this purpose.
5. Separate the clock input, CLK (pin 17), from other leads as much as possible, observing proper EMI and RFI wiring techniques. This will reduce the inductive pick-up of this lead from interfering with the "clean'" operation of the ADC-304.

| Performance | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Conversion Rate ${ }^{4}$ | 20 | - | - | MHz |
| Non-Linearity |  | - | $\pm 1 / 2$ | LSB |
| Differential Non-Linearity |  | - | $\pm 1 / 2$ | LSB |
| Differential Gain Error ${ }^{5}$ |  | - | 1.5 | \% |
| Differential Phase Error5. | - | - | 0.5 | Degrees |
| Aperture Delay. | 5 | 7 | 9 | nSec . |
| Aperture Jitter . . . . . . . . . . . . | - | 30 | - | pSec . |
| Clock pulse width: Tpw1 .... | 35 | - | - | nSec. |
| Tpw0 . . . . | 10 | - | - |  |
| Reference |  |  |  |  |
| Reference Pin Current |  | 15 | 18 | mA |
| Reference Resistance (VRt to VRb) |  | 130 | - | ohms |
| Reference Input (Dual Supply) |  |  |  |  |
| (VRT) | -0.1 | 0 | +0.1 | V |
| (VRb) | -1.8 | -2.0 | -2.2 | V |
| Power Supply Requirements |  |  |  |  |
| Single Power Supply |  |  |  |  |
| Supply voltage |  |  |  |  |
| (VCC) | 4.75 | - | 5.25 | V |
| (VEE) | - | 0 | - | V |
| Supply Current: |  |  |  |  |
| $(I C C+I E E)$ | - | 71 | 88 | mA |
| Power Dissipation | - | 360 | 442 | mW |
| Dual Power Supply |  |  |  |  |
| Supply Voltage: |  |  |  |  |
| (VCC) | 4.75 | 5.0 | 5.25 | V |
| (VEE) . . . . . | -4.75 | -5.2 | -5.5 | V |
| Supply Current |  |  |  |  |
| (ICC) . | - | 10 | 14 | mA |
| (IEE) | - | 62 | 75 | mA |
| Power Dissipation | - | 390 | 440. | mW |
| Physical/Environmental |  |  |  |  |
| Operating Temperature. | -20 | - | +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -55 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| Footnotes: |  |  |  |  |
| 1. $\mathrm{Vin}=4 \mathrm{~V}+0.07$ Vrms for single power supply Vin $=-1 V+0.07$ VRMs for dual power supply |  |  |  |  |
| 2. $\mathrm{Vin}=4 \mathrm{~V}$ for single power supply <br> Vin $=-1 \mathrm{~V}$ for dual power supply |  |  |  |  |
| 3. Logic " 1 "' $=2.7 \mathrm{~V}$ <br> Logic " 0 "' = 0.5 V |  |  |  |  |
| 4. $\mathrm{fin}=1 \mathrm{KHz}$, ramp |  |  |  |  |
| 5. NTSC 40 IRE-modulated ramp, Fc $=14.3$ MSPS |  |  |  |  |

## TECHNICAL NOTES (CONT.)

6. The analog input signal is sampled on the positive-going edge of CLK. Corresponding digital data appears at the output on the negative-going edge of the CLK pulse after a small delay of 35 nSec. maximum (TDLH, TDHL). Refer to the Timing diagram, Figure 4, for more information.
7. Connect all free pins to ANA GND (pins 19 and 25) to reduce unwanted noise.

The analog input range is equal to a 2 V spread. The voltage on VRT-VRb will equal 2V. The connection of VRT and ANA GND is 2 V higher than VRB. Whether using a single or dual power supply, the analog input will range from the value of VRT to VRb. If VRT equals +5 V , then VRb will equal +3 V and the analog input range will be from +5 to +3 V .


Figure 3: Improving Linearity Compensation


Figure 4: ADC-304 Timing Diagram

## THEORY OF OPERATION

The ADC-304 consists of 4 sections: the resistor string, the comparator latches, the encoder, and the latchable output buffer. Refer to the block diagram (Figure 1) and timing diagram (Figure 4) as needed.

The reference resistor string consists of 256 equal value resistors with 256 internal taps and 3 external taps. The external taps are represented as VRT, VRB and VRm. VRT is the top of the resistor string, VRM is the mid point of the resistor string and VRB is the bottom of the resistor string. VRm can be used as a trimming pin for an improved linearity specification. See Figure 3 for more information.

The 256 internal taps feed 256 comparator inputs. The reference voltage is applied to the + (positive) input side of the 256 clocked comparators. The analog input is applied to the - (negative) input of the comparators. The comparator section consists of 256 comparators which compare the analog input signal to the voltage at the reference ladder's resistor taps for each comparator. All the comparators' clock (CLK) inputs are tied together so they are clocked simultaneously.

The comparison between the reference ladder taps and input voltage is made on the positive going edge of the clock. The latched comparator output then goes to the Latch/256-to-24 bit encoder. Each of the four groups of 64 comparators are encoded once into 6-bit data. The four 6-bit data groups are then encoded to the 8 -bit output data word. This latch is enabled when CLK is high and the latched comparator outputs proceed through the 256 -to-24-bit encoder, the 24 -bit-to- 8 -bit
encoder, and the Exclusive-OR gates to the input of the output latch. The output latch, with the clock in a high state, has the previous conversion latched. The clock is required to be high for a minimum of 35 nSec .

Upon the clock going low, the latch shown on the block diagram with the 256 to 24 bit encoder is latched. This allows the comparators to be in the sampling mode in preparation for the next conversion. The now latched and encoded data word proceeds into the output latch which became enabled with the clock going low ( 10 nSec . minimum required). The data will be ready at the output 35 nSec . maximum after the negative edge of the clock.

Output coding of Binary, Complementary Binary, and if external offset circuitry is used, Offset Binary, Two's Complement and Complementary Two's Complement is selectable using the MINV and LINV pins. The most significant bit is Exclusive ORed with an external pin labeled MINV.

This pin allows for inversion of the MSB, simply by applying the correct logic level to MINV. The remaining 7 bits are exclusive OR-ed with an external pin labeled LINV. This pin allows for inversion of the 7 LSB's, by applying the correct logic to LINV. Both MINV and LINV have TTL-compatible inputs. Refer to Tables 2 and 3 for appropriate connections.


Figure 5: Connections for +5 V
Power Supply Operation


Figure 6: Connections for $\pm 5 \mathrm{~V}$ Power Supply Operation


Figure 7: Typical Circuitry for $\mathbf{+ 5 V}$ and $\mathbf{\pm 1 2 V}$ Power Supply Operation

Table 2. Output Coding for +5 V Power Supply Operation (+5 to +3V Signal Input)

|  |  | Straight Binary | Complement 2's Complement | 2's <br> Complement | Complement Binary |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Unipolar Scale | MINV | 0 | 0 | 1 | 1 |
|  | LINV | 0 | 1 | 0 | 1 |
| +FS - 1 LSB | +4.9922V | 11111111 | 10000000 | 01111111 | 00000000 |
| $+7 / 8 \mathrm{FS}$ | +4.7500V | 11011111 | 10100000 | 01011111 | 00100000 |
| $+3 / 4 \mathrm{FS}$ | $+4.5000 \mathrm{~V}$ | 10111111 | 11000000 | 00111111 | 01000000 |
| $+1 / 2$ FS | $+4.0000 \mathrm{~V}$ | 01111111 | 00000000 | 11111111 | 10000000 |
| $+1 / 4 \mathrm{FS}$ | $+3.5000 \mathrm{~V}$ | 00111111 | 01000000 | 10111111 | 11000000 |
| + $1 / 8 \mathrm{FS}$ | +3.2500V | 00011111 | 00100000 | 11011111 | 11100000 |
| + 1 LSB | +3.0078V | 00000001 | 01111110 | 10000001 | 11111110 |
| Zero | $+3.0000 \mathrm{~V}$ | 00000000 | 01111111 | 10000000 | 11111111 |

Table 3. Output Coding for $\pm 5 \mathrm{~V}$ Power Supply Operation (0 to -2V Signal Input)

|  |  | Straight Binary | Complement 2's Complement | 2's Complement | Complement Binary |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Unipolar Scale | Min. V | 0 | 0 | 1 | 1 |
|  | Lin. V | 0 | 1 | 0 | 1 |
| 0 | OV | 11111111 | 10000000 | 01111111 | 00000000 |
| -1 LSB | $-7.813 \mathrm{mV}$ | 11111110 | 10000001 | 01111110 | 00000000 |
| $-1 / 8$ FS | -250.00 mV | 11011111 | 10100000 | 01011111 | 00100000 |
| $-1 / 4 \mathrm{FS}$ | -500.00 mV | 10111111 | 11000000 | 00111111 | 01000000 |
| $-1 / 2$ FS | -1.0V | 01111111 | 00000000 | 11111111 | 10000000 |
| $-3 / 4$ FS | -1.5V | 00111111 | 01000000 | 10111111 | 11000000 |
| $-7 / 8$ FS | -1.75V | 00011111 | 00100000 | 11011111 | 11100000 |
| $-\mathrm{FS}+1 \mathrm{LSB}$ | -1.9922V | 00000000 | 01111111 | 10000000 | 11111111 |



Figure 8: Typical Circuitry for $\pm \mathbf{5 V}$ and $\pm \mathbf{1 2 V}$ Power Supply Operation

|  | ORDERING INFORMATION |
| :--- | :--- |
| MODEL | DESCRIPTION |
| ADC-304 | 8-bit, 20 MHZ, Low-power, flash A/D <br> For higher reliability versions, contact the factory |

## FEATURES

- 10-Bit resolution - 20 MHz conversion rate
- Very low power 360 mW
- Buffered output
- ECL-compatible
- Input bandwidth 10 MHz


## GENERAL DESCRIPTION

The ADC-310 is a bipolar monolithic 10bit video analog to digital converter capable of digitizing analog input signals at conversion rates up to 20 MHz minimum with a typical power consumption of only 360 mW .
A serial/parallel technique is used to obtain the high conversion speed using dual power source of +1.6 volts and -5.0 volts.

The analog input range, with -2 V reference, is 0 V to -2 V and digital inputs and outputs are ECL compatible with outputs buffered.
The converter is designed to operate with an external sample and hold (SHM-40, or similar) together with external clock and reference source.
The ADC-310 is packaged in a 28 pin DIP and operates over temperature range $-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$.

## APPLICATIONS

- High speed data acquisition
- Radar pulse analysis
- TV video encoding
- High energy physics
- Transient analysis
- Medical electronics
- Fluid flow analysis
- Sonar systems


INPUT/OUTPUT CONNECTIONS


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage $\mathrm{V}_{\mathbf{S}}$ | 0 to -7.0V |
| :---: | :---: |
| Supply Voltage Vcc | 0 to +2.5 V |
| Analog Input Voltage | $\mathrm{V}_{\mathrm{S}}$ to 0.3 V |
| Reference Voltage | $\mathrm{V}_{\mathrm{s}}$ to 0.3V |
| Digital Output Current | 0 to -20 mA |
| Power Dissipation | 1.23 Watts |
| Storage Temperatu | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature | $-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS.

Typical at $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=-5.2 \mathrm{~V} \mathrm{dc}, \mathrm{Vcc}=+1.6$, Vref $=-2.0 \mathrm{~V}$ dc unless otherwise stated.

| PERFORMANCE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| INPUTS | MIN. | TYP. | MAX. | UNITS |
| Input Voltage. Input Bias Current. Input Capacitance. | $\frac{0}{-}$ | $\begin{aligned} & \overline{40} \\ & 230 \end{aligned}$ | $\begin{gathered} -2.0 \\ 80 \end{gathered}$ | $\underset{\rho \mathrm{F}}{\mathrm{~V}}$ |
| REFERENCE |  |  |  |  |
| Current <br> VR1 <br> VR2 <br> VR3 <br> VREF | - -0.49 -0.99 -1.49 -1.90 | -12.5 -0.5 -1.0 -1.5 -2.0 | $\begin{gathered} -14 \\ -0.51 \\ V \\ -1.51 \\ -2.10 \end{gathered}$ | $\begin{aligned} & \underset{\mathrm{VA}}{\mathrm{~V}} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| CLOCK |  |  |  |  |
| Bias Current. . . | - | 5 | 8 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |
| Digital (high) <br> Digital (low) | $-0.9$ | - | $-1.5$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER |  |  |  |  |
| $\begin{aligned} & -5.0 \mathrm{~V} \pm 0.25 \mathrm{~V} \\ & +1.6 \mathrm{~V} \text { to } 2.1 . \end{aligned}$ | - | $\begin{aligned} & 55 \\ & 17 \end{aligned}$ | 80 25 | $\begin{gathered} \mathrm{mA} \end{gathered}$ |

## TECHNICAL NOTES

1. Analog input signals must be 'held' by an external sample/hold e.g. DATEL SHM-40, with careful attention being paid to the timing relationship between the sample/hold transition of the sample/hold amplifier and the positive transition of the clock pulse - see timing diagram.
2. Analog input, pins 16 and 17, must be linked externally. The input bias current is $15 \mu \mathrm{~A}$ typical.
3 . The -2.0 volt reference voltage is connected between pins 23 $(-2 \mathrm{~V})$ and pin 19 (analog ground). The ' R ' value between pins 19 and 23 is 200 Ohms (typical).
3. The reference input should be decoupled using $0.1 \mu \mathrm{~F}$ capacitor located as close as possible to pin 23. It is also recommended that the external connections to the resistor network, pins 20,21 and 22 , are also decoupled using $0.1 \mu \mathrm{~F}$ capacitors whether they are used or not.
4. For most applications, the ADC-310 accuracy will be more than sufficient. However, it is possible that some improvement may be achieved at the $1 / 4$ 'full-scale', $1 / 2$ 'full-scale', and the $3 / 4$ 'full-scale' points by connecting external resistors from pins 20, 21, and 22 to analog ground pin 19, or to VREF (pin 23).
5. The printed circuit board should be laid out to have substantial analog and digital ground planes. The planes should be connected at one point only - usually power common and as close to the source as possible.
6. Internal pull down resistors (10K Ohms typ.) to the digital output terminals are provided. However, to boost the transition, external resistors greater than 3K Ohms can be added.
7. An external complementary ECL signal source is required to drive the clock input terminals pins 1 and 2.
9 . The -5.0 V power supply and +1.6 V power should be decoupled using 3.3 uF tantalum and 0.022 uF ceramic capacitors. Mount these components as close as possible to pins 15 and 24.
8. Under no circumstances must external circuits be connected to pin 18 and pins 25 to 28 . These five terminals must be left open circuit.

## TIMING DIAGRAM



## FIMING DIAGRAM NOTES

The timing must be set such that the negative transition of the clock (clk) occurs time $T_{1}$ after the sample pulse, and the time $T_{1}$ being greater than sample/hold aperture delay and settling time

$$
\mathrm{T}_{1}>\mathrm{TA}
$$

$\therefore$ The first half cycle of clock must not be less than 22 nsec.

$$
\mathrm{T}_{2} \geq 22 \text { nsec. }
$$

The next sample/hold pulse must not occur less than 2 nsec. after the positive transition of the first half cycle of the clock.

$$
\mathrm{T}_{3} \geqslant 2 \text { nsec. }
$$

4. The second half cycle of the clock must not be less than 20 nsec.

$$
\mathrm{T}_{4} \geqslant 20 \mathrm{nsec} .
$$

5. Data becomes valid in not less than 15 nsec. after the first clock cycle.

$$
T_{5} \geqslant 15 \text { nsec. }
$$

## CONNECTION AND APPLICATION



DIGITAL OUTPUT CODES


## ORDERING INFORMATION

OPERATING
TEMPERATURE RANGE
MODEL NO.
ADC-310
$-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
NOTE: For units with high-reliability processing, contact DATEL.
$\qquad$

## FEATURES

- 12-Bit resolution
- 500 Nanosecond maximum conversion time
- Low-power, 1.6W
- Small initial errors
- Three-state output buffers
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation
- Small 32-pin DIP


## GENERAL DESCRIPTION

DATEL's ADC-500 and ADC-505 reflect the ultimate in state-of-the-art analog signal conversion technology. The ADC-500 boasts a remarkable conversion speed of 500 nanoseconds, along with a low-power consumption of 1.6 watts.
DATEL's ADC-500 and ADC-505 are 12-bit analog-to-digital converters which have small initial errors and can also provide adjustment capability for system errors. Both models have identical specifications except for conversion times. The ADC-505 has a maximum conversion time of 550 nanoseconds while the ultra-fast ADC-500 accomplishes a 12-bit conversion in less than or equal to 500 nanoseconds. Figure 1 is a simplified block diagram applicable to both devices.
Manufactured using thick-film and thin-film hybrid technology, these converters' remarkable performances are based upon a digitally-corrected subranging architecture. DATEL further enhances this technology by using a proprietary custom chip and unique laser trimming schemes. The ADC-500 and ADC-505 are packaged in a 32-pin ceramic DIP and consume 1.6 watts.
The ADC-500 and ADC-505 feature three pin-programmable input ranges: 0 to $+10 \mathrm{~V}, 0$ to +20 V , and $\pm 10 \mathrm{~V}$ dc. The input impedance is specified at 1.75 K minimum for unipolar ranges and 3.75 K minimum for the bipolar range, reducing stringent drive requirements. Other specifications include no missing codes over temperature, a maximum gain tempco of $\pm 35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a maximum differential linearity tempco of $\pm 2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
All digital inputs and three-state outputs are TTL- and CMOS-compatible. Output coding can be in straight binary/offset binary or complementary binary/complementary offset binary by using the COMP $\overline{\mathrm{BIN}}$ pin. An overflow pin indicates when inputs are below or above the normal fullscale range.


Figure 1. ADC-500, ADC-505 Simplified Block Diagram

MECHANICAL DIMENSIONS
INCHES (mm)


NOTE: Pins have 0.025 inch. $\pm 0.01$
stand off from case

INPUT/OUTPUT
CONNECTIONS

| PIN | SIGNAL NAME |
| :---: | :--- |
| 1 | +10V REF |
| 2 | RANGE |
| 3 | INPUT HIGH |
| 4 | INPUT LOW |
| 5 | OFFSET ADJUST |
| 6 | NO CONNECTION |
| 7 | COMP BIN |
| 8 | OVERFLOW |
| 9 | ENABLE (6-10) |
| 10 | ENABLE (1-5. O.F) |
| 11 | +5V |
| 12 | DIGITAL GROUND |
| 13 | +15V |
| 14 | -15V |
| 15 | -5V |
| 16 | ANALOG GROUND |
| 17 | S/H CONTROL |
| 18 | EOC |
| 19 | BIT 12 (LSB) |
| 20 | BIT 11 |
| 21 | BIT 10 |
| 22 | BIT 9 |
| 23 | BIT 8 |
| 24 | BIT 7 |
| 25 | BIT 6 |
| 26 | BIT 5 |
| 27 | BIT 4 |
| 28 | BIT 3 |
| 29 | BIT 2 |
| 30 | BIT 1 (MSB) |
| 31 | START CONVERT |
| 32 | GAIN ADJUST |

Another novel feature of the ADC-500 is the provision of a Sample/Hold control pin for applications where a sample-hold is used in conjunction with the ADC-500. This feature allows the sample-andhold device to go back into the sample mode a minimum of 30 nanoseconds before the conversion is complete, improving the overall conversion rate of the system.
Power required for both models is $\pm 15 \mathrm{~V}$ dc and $\pm 5 \mathrm{~V}$ dc. Models are available in the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range. Typical applications include spectrum, transient, vibration, and waveform analysis. These devices are also ideally suited for radar, sonar and video digitization, medical instrumentation, and high-speed data acquisition systems. For information on versions with high reliability screening, contact the factory.

| ABSOLUTE MAXIMUM RATINGS <br> Parameters MINIMUM |  | MAXIMUM | UNITS |
| :---: | :---: | :---: | :---: |
| +15V Supply (Pin 13). | . 0 | +18 | Volts dc |
| -15V Supply (Pin 14). | 0 | -18 | Volts dc |
| +5V Supply (Pin 11) | -0.5 | + 7 | Volts dc |
| -5V Supply ( $\operatorname{Pin} 15$ ) | +0.5 | -7 | Volts dc |
| Digital Inputs (Pins 7, 9, 10 \& 31) | -0.3 | +6 | Volts dc |
| Analog Input (Pin 3) | -15 | + 15 | Volts dc |
| Lead temp. (10 sec) |  | 300 | ${ }^{\circ} \mathrm{C}$ |


| PERFORMANCE (cont.) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | MIN. | TYP. | MAX. | UNITS |
| Unipolar Zero Error, $+25^{\circ} \mathrm{C}$ <br> Unipolar Zero Tempco <br> Bipolar Zero Error, $+25^{\circ} \mathrm{C} .$ <br> Bipolar Zero Tempco <br> Bipolar Offset Error, $+25^{\circ} \mathrm{C}$ <br> Bipolar Offset Error Tempco <br> Gain Error, $+\mathbf{2 5}^{\circ} \mathrm{C}$ <br> Gain Tempco <br> Conversion Times: <br> ADC-500 <br> $0^{+25^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}}$ <br> $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> ADC-505 $+25^{\circ} \mathrm{C}$ <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. <br> No Missing Codes (12 Bits): | 二 - - - - - - - - | $\pm 1$ $\pm 13$ $\pm 1$ $\pm 13$ $\pm 2$ $\pm 17.5$ $\pm 2$ $\pm 17.5$ | $\begin{gathered} \pm 3 \\ \pm 25 \\ \pm 3 \\ \pm 25 \\ \pm 5 \\ \pm 35 \\ \pm 5 \\ \pm 35 \\ \\ 500 \\ 540 \\ 560 \\ 550 \\ 590 \\ 620 \end{gathered}$ | $\stackrel{\text { LSB }}{\mathrm{pp}^{\circ} \mathrm{C}}$ <br> $\underset{\mathrm{ppm} /{ }^{\circ} \mathrm{C}}{\mathrm{LSB}}$ <br> LSB <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> LSB <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> nsec. nsec. nsec. <br> nsec. <br> nsec. <br> nsec. |
|  | Over the Operating Temp. Range |  |  |  |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| Power Supply Range: <br> +15 V dc Supply <br> -15 V dc Supply <br> +5 V dc Supply <br> -5 V dc Supply <br> Power Supply Current: <br> + 15V Supply <br> -15V Supply <br> +5V Supply* <br> -5V Supply <br> Power Dissipation <br> Power Supply Rejection | +14.25 -14.25 +4.75 -4.75 | +15 -15 +5 -5 +23 -11 +55 -175 1.6 | $\begin{gathered} +15.75 \\ -15.75 \\ +5.25 \\ -5.25 \\ +30 \\ -15 \\ +90 \\ -210 \\ 1.8 \\ 0.01 \end{gathered}$ | Volts dc Volts dc Volts dc Volts dc <br> mA mA mA mA Watts \%FSR/\%V |
| PHYSICAL/ENVIRONMENTAL |  |  |  |  |
| Operating Temp. Range: <br> -BMC <br> -BMM <br> Storage Temperature Range. | $\begin{gathered} 0 \\ -55 \\ -65 \end{gathered}$ | - | $\begin{array}{r} +70 \\ +125 \\ +150 \\ \hline \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| Package Type Pins Weight | 32-pin hermetic sealed, ceramic DIP $0.010 \times 0.018$ inch Kovar 0.42 ounces (12) grams |  |  |  |

* +5 V power usage at 1 TTL logic loading per data output bit.


## TECHNICAL NOTES

1. Use external potentiometers to remove system errors or the small initial errors to zero. Use a 20 K trimming potentiometer for gain adjustment with the wiper tied to pin 32 (ground pin 32 for operation without adjustments). Use a 20 K trimming potentiometer with the wiper tied to pin 5 for zero/offset adjustment (leave pin 5 open for operation without adjustment).
2. Rated performance requires using good high frequency circuit board layout techniques. The analog and digital grounds are not connected internally. Avoid ground-related problems by connecting the digital and analog grounds to one point, the ground plane beneath the converter (versus at the power supply terminals when the power supplies are located some distance from the ground plane). Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. This prevents contamination of the analog ground by noisy digital ground currents.
3. Bypass all the analog and digital supplies and the +10 V reference (pin 1) to ground with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantalum electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Bypass the +10 V reference (pin 1) to analog ground (pin 16). The -5 V dc supply is treated as an analog supply and analog ground (pin 16) should be treated as its return path for decoupling purposes.
4. Obtain straight binary/offset binary output coding by tieing COMP BIN (pin 7) to +5 V dc or leaving it open. The device has an internal pull-up resistor on this pin. To obtain complementary binary or complementary offset binary output coding, tie the COMP BIN pin to ground. The COMP BIN signal is compatible to CMOS/TTL logic levels for those users desiring logic control of this function.
5. An overflow signal, pin 8, indicates when analog input signals are below or above the desired full-scale range. The overflow pin also has a three-state output and is enabled by pin 10 (Enable bits 1-5 \& O.F.).
6. The Sample/ㄱold control signal, pin 17, goes low following the rising edge of a START CONVERT pulse and high 30 nanoseconds minimum before EOC goes low. This indicates that the converter can accept a new analog input.
7. The drive requirements of the ADC-500/505 may be satisfied with a wide-bandwidth, low output impedance input source. Applications of these converters that require the use of a samplehold may be satisfied by using DATEL's model SHM-45. Using this device with multiplexers or for test purposes will require an input buffer.
8. Over temperature, input capacitance is 50 pF maximum and input impedance is 1.75 K minimum ( 2.5 K typical) for unipolar and 3.75K minimum ( 5 K typical) for bipolar. These values are guaranteed by design.
9. Requirements for $\pm 2.5 \mathrm{~V}$ inputs can be satisfied using DATEL's AM-1435 amplifier in front of the SHM-45/ADC-500 configuration, shown in Figure 4, at the appropriate gain. The SHM-45's gain of 2 mode allows 0 to +5 V or $\pm 5 \mathrm{~V}$ input ranges.

## TIMING

Figure 2 shows the relationship between the various input signals. The timing cited in Table 1 applies over the operating temperature range and over the operating power supply range. These times are guaranteed by design.

TABLE 1. SIGNAL TIMING SUMMARY

| LINE | DURATION IN NANOSECONDS |
| :--- | :---: |
| Start Convert (AVD) | 50 nsec. minimum |
| Analog Input Setting Time | 150 nsec. minimum |
| Start Convert Low to $\overline{\text { EOC }}$ <br> High Propagation Deiay | 35 nsec. maximum |
| Start Convert Low to Previous <br> Output Data Invalid | 350 nsec. minimum |
| Data Valid Before $\overline{\text { EOC }}$ <br> Goes Low | 25 nsec. minimum |
| Enable to Output Data Valid <br> Propagation Delay | 10 nsec. maximum |



Figure 2. ADC-500/505 and SHM-45 Timing Diagram

## CALIBRATION PROCEDURE

Removal of system errors or the small initial errors is accomplished as follows:

1. Connect the converter per Figure 3 and Table 2 for the appropriate full-scale range (FSR). Apply a pulse of 50 nanoseconds minimum to the START CONVERT input (pin 31) at a rate of 500 kHz . This rate chosen to reduce flicker if LED's are used on the outputs for calibration purposes.
2. Zero Adjustments

Apply a precision voltage reference source between the analog input (pin 3) and ground (pin 16). Adjust the output of the reference source per Tables 3a and 3b for the unipolar zero adjustment ( $+1 / 2$ LSB) or the bipolar zero adjustment (zero $+1 / 2$ LSB) for the appropriate FSR. For unipolar, adjust the zero trimming potentiometer so that the output code flickers equally between 000000000000 and 000000000001 with the COMP BIN (pin 7) tied high or between 111111111111 and 11111111 1110 with the COMP BIN tied low.

For bipolar operation, adjust the potentiometer such that the code flickers equally between 100000000000 and 10000000 0001 with COMP BIN tied high or between 011111111111 and 011111111110 with $\overline{\text { COMP BIN }}$ tied low.
3. Full-Scale Adjustment

Set the output of the voltage reference used in step 2 to the value shown in Table 3a or 3b for the unipolar or bipolar gain adjustment (+FS -11/2 LSB) for the appropriate FSR. Adjust the gain trimming potentiometer so that the output code flickers equally between 111111111110 and 111111111111 for COMP BIN (pin 7) tied high or between 000000000001 and 000000000000 for $\overline{\text { COMP BIN }}$ tied low.
4. To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Tables 4 and 5.

TABLE 2. INPUT CONNECTIONS

| INPUT VOLTAGE RANGE | INPUT PIN | CONNECT PIN 2 (RANGE) TO PIN: |
| :---: | :---: | :---: |
| 0 to +10 dc | 3 | 3 |
| 0 to +20 V dc | 3 | 16 |
| $\pm 10 \mathrm{~V} \mathrm{dc}$ | 3 | 1 |

TABLE 3a. ZERO AND GAIN ADJUST FOR UNIPOLAR USE

| UNIPOLAR FSR | ZERO ADJUST <br> $+1 / 2 ~ L S B ~$ | GAIN ADJUST <br> + FS $-11 / 2 ~ L S B ~$ |
| :---: | :---: | :---: |
| 0 to +10 V dc | +1.22 mV | +9.9963 V dc |
| 0 to +20 V dc | +2.44 mV | +19.9927 V dc |

TABLE 3b. ZERO AND GAIN ADJUST FOR BIPOLAR USE

| BIPOLAR FSR | ZERO ADJUST <br> ZERO $+1 / 2$ <br> LSB | GAIN ADJUST <br> + FS $-11 / 2$ LSB |
| :---: | :---: | :---: |
| $\pm 10 \mathrm{~V} \mathrm{dc}$ | +2.44 mV | +9.9927 V dc |

TABLE 4. OUTPUT CODING FOR UNIPOLAR OPERATION

| $\begin{aligned} & \text { UNIPOLAR } \\ & \text { SCALE } \end{aligned}$ | INPUT RANGES, VOLTS dc |  | OUTPUT CODING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 to +10 V | 0 to +20 V | STRAIGHT BINARY |  |  | COMP. BINARY |  |  |
|  |  |  | MSB |  | LSB | MSB |  | LSB |
| +FS -1 LSB | $+9.9976 \mathrm{~V}$ | + 19.9951 V | 1111 | 1111 | 1111 | 0000 | 0000 | 0000 |
| 7/8 FS | $+8.7500 \mathrm{~V}$ | +17.500V | 1110 | 0000 | 0000 | 0001 | 1111 | 1111 |
| 3/4 FS | +7.5000V | +15.000V | 1100 | 0000 | 0000 | 0011 | 1111 | 1111 |
| 1/2 FS | $+5.0000 \mathrm{~V}$ | +10.000V | 1000 | 0000 | 0000 | 0111 | 1111 | 1111 |
| $1 / 4 \mathrm{FS}$ | +2.5000V | +5.0000V | 0100 | 0000 | 0000 | 1011 | 1111 | 1111 |
| 1/8 FS | $+1.2500 \mathrm{~V}$ | +2.5000V | 0010 | 0000 | 0000 | 1101 | 1111 | 1111 |
| 1 LSB | $+0.0024 \mathrm{~V}$ | $+0.0049 \mathrm{~V}$ | 0000 | 0000 | 0001 | 1111 | 1111 | 1110 |
| 0 | 0.0000 V | 0.0000 V | 0000 | 0000 | 0000 | 1111 | 1111 | 1111 |



Figure 3. ADC-500/505 Calibration Circuit

## TABLE 5. OUTPUT CODING FOR BIPOLAR OPERATION

| $\begin{aligned} & \text { BIPOLAR } \\ & \text { SCALE } \end{aligned}$ | INPUT RANGE$\pm 10 \mathrm{~V} \mathrm{dc}$ | OUTPUT CODING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OFFSET BINARY |  |  | COMP. OFFSET BINARY |  |  |
|  |  | MSB |  | LSB | MSB |  | LSB |
| +FS -1 LSB | +9.9951V | 1111 | 1111 | 1111 | 0000 | 0000 | 0000 |
| $+3 / 4 \mathrm{FS}$ | $+7.5000 \mathrm{~V}$ | 1110 | 0000 | 0000 | 0001 | 1111 | 1111 |
| + $1 / 2 \mathrm{FS}$ | +5.0000V | 1100 | 0000 | 0000 | 0011 | 1111 | 1111 |
| . 0 | 0.0000 V | 1000 | 0000 | 0000 | 0111 | 1111 | 1111 |
| $-1 / 2 \mathrm{FS}$ | $-5.0000 \mathrm{~V}$ | 0100 | 0000 | 0000 | 1011 | 1111 | 1111 |
| $-3 / 4$ FS | $-7.5000 \mathrm{~V}$ | 0010 | 0000 | 0000 | 1101 | 1111 | 1111 |
| -FS +1 LSB | -9.9951V | 0000 | 0000 | 0001 | 1111 | 1111 | 1110 |
| -FS | -10.000V | 0000 | 0000 | 0000 | 1111 | 1111 | 1111 |

## THEORY OF OPERATION (ADC-500 AND SHM-45)

This theory of operation describes the ADC-500's operation in conjunction with DATEL's SHM-45. The SHM-45 sample-and-hold device captures fast signals for an ADC-500 to then digitize. Figure 4 shows a typical ADC-SHM circuit. The ADC-500 employs a subranging architecture with digital error correction. Also known as a two-step method of conversion, this technique uses a single 7-bit flash converter twice in the conversion process to yield a final resolution of 12 bits. Refer to the ADC-SHM connection diagram, the ADC block diagram, and the timing diagram as needed (Figures 4, 1 and 2 respectively).
The SHM-45, upon acquiring the input signal on the hold capacitor (200 nanoseconds maximum acquisition time to $0.01 \%$ ), is put into the hold mode prior to the analog-to-digital conversion. In the hold mode, the SHM-45 requires a maximum of 100 nanoseconds to have its output buffer settle to $0.01 \%$ accuracy. The ADC-500 requires a maximum of 150 nanoseconds for the input signal to settle before starting a conversion. The input of the ADC-500 starts settling to its final value while the SHM-45 is in the acquisition mode.
At the end of the SHM-45's hold mode settling time, the ADC-500's input is fully settled. The missing 50 nanoseconds of the required maximum analog input settling time is made up by the time the Sample/Hold is in the acquisition mode. the end of the SHM-45's hold mode settling time, the ADC-500's input is fully settled.
The SHM-45 is in the sample mode when the ADC-500's S/TH control (Pin 17) is high. The $S / \bar{H}$ control pin is high and thus in the sample mode when the A/D is not performing a conversion.
The $S / \bar{H}$ control pin goes low after the rising edge of the START CONVERT pulse a minimum of 10 nanoseconds and a maximum of 25 nanoseconds later. To assure the SHM has 200 nanoseconds maximum acquisition time, the START CONVERT pulse should be given a minimum of 190 nanoseconds after the desired start of the acquisition time. The width of the START CONVERT pulse should be 105 nanoseconds minimum to assure the hold mode settling time of 100 nanoseconds is observed. The 105 nanoseconds takes into account the min-max propagation delays of the START CONVERT high to $\mathrm{S} / \overline{\mathrm{H}}$ control low propagation delays and the START CONVERT low to EOC high propagation delays.
Conversion being initiated, switch S1 of the ADC closes and S2 opens. The analog input, having been configured for the appropriate range ( $\pm 10 \mathrm{~V}$ range shown), is buffered and then digitized by the 7 -bit flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7-bit digital-to-analog converter. The DAC has 13 bits of linearity.
The first pass finished, S2 closes and S1 opens. The output of the DAC is then subtracted from the analog input. The result is a voltage difference between the first 7 -bit digitization and the analog input. This voltage difference is amplified and converted by the

7-bit ADC. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then added by the digital correction logic to produce a 12 -bit word. EOC goes low, indicating the conversion is complete, and the output passes to three-state output buffers.
Once the second step of the flash ADC is finished, the analog input can change even though the conversion cycle has not been completed ( $\overline{E O C}$ going low). The Sample/Hold control pin goes high a minimum of 30 nanoseconds before $\overline{\mathrm{EOC}}$ goes low, indicating that the SHM-45 can be put back into the sample mode. This feature improves the overall throughput of the ADC-SHM system.
Data from the previous conversion would be valid up to 350 nanoseconds after the falling edge of the START CONVERT pulse. Data from the new conversion is valid a minimum of 25 nanoseconds before EOC goes low and valid up to 350 nanoseconds after the falling edge of the next START CONVERT pulse. There is a 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid at the device output.
The overall throughput using the ADC-500 and the SHM-45 consists of 200 nanoseconds for the sample time, 100 nanoseconds for the hold and input settling time, 15 nanoseconds for observance of min-max propagation delays and 470 nanoseconds for the conversion process ( $\mathrm{S} / \overline{\mathrm{H}}$ control pin saves 30 nanoseconds). Total throughput is a maximum of 785 nanoseconds for the system for a guaranteed throughput rate of 1.25 MHz .
The ADC-500's conversion rate without a sample-hold would be 150 nanoseconds for input settling time and 500 nanoseconds for the ADC-500, yielding a minimum of 1.5 MHz conversion rate. Retriggering of the start convert pulse before $\overline{E O C}$ goes low will not initiate a new conversion.
The performance characteristics shown in Table 6 apply over the operating temperature range and over the operating power supply range unless otherwise specified. These charateristics are guaranteed by design.

## TABLE 6. PERFORMANCE CHARACTERISTICS AT DIFFERENT TEMPERATURES

| CHARACTERISTIC | VALUE |
| :---: | :---: |
| Conversion Rate (Changing Inputs): <br> ADC-500 $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ <br> ADC-505 $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 1.5 MHz minimum 1.4 MHz minimum 1.4 MHz minimum <br> 1.39 MHz minimum 1.35 MHz minimum 1.29 MHz minimum |
| $\begin{aligned} & \text { Harmonic Distortion (Below FS): } \\ & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{Co}+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | -72 dB minimum <br> -72 dB minimum <br> -65 dB minimum |

To fully utilize the dynamic range of the ADC-500 and ADC-505, the SHM-45 can be hardware-programmed to provide the appropriate output voltage range. Table 7 shows the different input ranges which can be obtained by selecting the appropriate SHM-45. See the SHM-45 data sheet for connection details.

TABLE 7. ADC-SHM INPUT RANGES

| $\mathbf{V}_{\mathbf{N N}}$ Range | Gain |
| :---: | :--- |
| 0 to +10 | +1 |
| 0 to -10 | -1 |
| -5 to +5 | -2 |
| -10 to +10 | -1 |
| 0 to -20 | -0.5 |
| 0 to -5 | -2 |




Receptable for PC board mounting can be ordered through AMP Incorporated, \#3-331272-8 (Component Lead Socket), 32 required.
For high reliability version of the ADC-500 and ADC-505, contact DATEL.

## FEATURES

- 12-Bit resolution
- 700 Nanosecond maximum conversion time
- Low-power, 1.6W
- Small initial errors
- Three-state output buffers
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation
- Small 32-pin DIP


## GENERAL DESCRIPTION

DATEL's ADC-508 reflects the ultimate in state-of-the-art analog signal conversion technology. The ADC-508 boasts a conversion speed of 700 nanoseconds, along with a low-power consumption of 1.6 watts.

DATEL's ADC-508 is a 12-bit, analog-todigital converter which has small initial errors and can also provide adjustment capability for system errors. The ADC-508 has a maximum conversion time of 700 nanoseconds. Figure 1 is a simplified block diagram.
Manufactured using thick-film and thin-film hybrid technology, this converter's remarkable performance is based upon a digitally-corrected subranging architecture. DATEL further enhances this technology by using a proprietary custom chip and unique laser trimming schemes. The ADC-508 is packaged in a 32-pin ceramic DIP and consumes 1.6 watts.
The ADC-508 features three pin-programmable input ranges: 0 to $+10 \mathrm{~V}, 0$ to +20 V , and $\pm 10 \mathrm{~V}$ dc. The input impedance is specified at 1.75 K minimum for unipolar ranges and 3.75 K minimum for the bipolar range, reducing stringent drive requirements. Other specifications include no missing codes over temperature, a maximum gain tempco of $\pm 35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a maximum differential linearity tempco of $\pm 2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
All digital inputs and three-state outputs are TTL- and CMOS-compatible. Output coding can be in straight binary/offset binary or complementary binary/complementary offset binary by using the COMP BIN pin, An overflow pin indicates when inputs are below or above the normal fullscale range.


Figure 1. ADC-508 Simplified Block Diagram

3. Bypass all the analog and digital supplies and the +10 V reference (pin 1) to ground with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantalum electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Bypass the +10 V reference (pin 1) to analog ground (pin 16). The -5 V dc supply is treated as an analog supply and analog ground (pin 16) should be treated as its return path for decoupling purposes.
4. Obtain straight binary/offset binary output coding by tieing COMP BIN (pin 7 ) to +5 V dc or leaving it open. The device has an internal pull-up resistor on this pin. To obtain complementary binary or complementary offset binary output coding, tie the COMP BIN pin to ground. The COMP BIN signal is compatible to CMOS/TTL logic levels for those users desiring logic control of this function.
5. An overflow signal, pin 8 , indicates when analog input signals are below or above the desired full-scale range. The overflow pin also has a three-state output and is enabled by pin 10 (Enable bits $1-5$ \& O.F.).
6. The Sample/Hold control signal, pin 17, goes low following the rising edge of a start convert pulse and high 30 nanoseconds minimum before EOC goes low. This indicates that the converter can accept a new analog input.
7. The drive requirements of the ADC-508 may be satisfied with a wide-bandwidth, low output impedance input source. Applications of these converters that require the use of a sample-hold may be satisfied by using DATEL's model SHM-45. Using this device with multiplexers or for test purposes will require an input buffer.
8. Over temperature, input capacitance is 50 pF maximum and input impedance is 1.75 K minimum ( 2.5 K typical) for unipolar and 3.75 K minimum ( 5 K typical) for bipolar. These values are guaranteed by design.
9. Requirements for $\pm 2.5 \mathrm{~V}$ inputs can be satisfied using DATEL's AM-1435 amplifier in front of the SHM-45/ADC-508 configuration, shown in Figure 4, at the appropriate gain. The SHM-45's gain of 2 mode allows 0 to +5 V or $\pm 5 \mathrm{~V}$ input ranges.

## TIMING

Figure 2 shows the relationship between the various input signals. The timing cited in Table 1 applies over the operating temperature range and over the operating power supply range. These times are guaranteed by design.

TABLE 1. SIGNAL TIMING SUMMARY

| LINE | DURATION IN NANOSECONDS |
| :--- | :---: |
| Start Convert (A/D) | 50 nsec. minimum |
| Analog Input Settling Time | 150 nsec. minimum |
| Start Convert Low to $\overline{\text { EOC }}$ <br> High Propagation Delay | 35 nsec. maximum |
| Start Convert Low to Previous <br> Output Data Invalid | 350 nsec. minimum |
| Data Valid Before $\overline{\text { EOC }}$ <br> Goes Low | 25 nsec. minimum |
| Enable to Output Data Valid <br> Propagation Delay | 10 nsec. maximum |



Figure 2. ADC-508 and SHM-45 Timing Diagram

## CALIBRATION PROCEDURE

Removal of system errors or the small initial errors is accomplished as follows:

1. Connect the converter per Figure 3 and Table 2 for the appropriate full-scale range (FSR). Apply a pulse of 50 nanoseconds minimum to the START CONVERT input (pin 31) at a rate of 500 kHz . This rate is chosen to reduce flicker if LED's are used on the outputs for calibration purposes.
2. Zero Adjustments

Apply a precision voltage reference source between the analog input (pin 3) and ground (pin 16). Adjust the output of the reference source per Tables 3 a and 3 b for the unipolar zero adjustment ( $+1 / 2$ LSB) or the bipolar zero adjustment (zero $+1 / 2$ LSB) for the appropriate FSR. For unipolar, adjust the zero trimming potentiometer so that the output code flickers equally between 000000000000 and 000000000001 with the COMP BIN (pin 7) tied high or between 111111111111 and 111111111110 with the COMP BIN tied low.

For bipolar operation, adjust the potentiometer such that the code flickers equally between 100000000000 and 10000000 0001 with COMP BIN tied high or between 011111111111 and 011111111110 with COMP BIN tied low.
3. Full-Scale Adjustment

Set the output of the voltage reference used in step 2 to the value shown in Table 3a or 3b for the unipolar or bipolar gain adjustment ( + FS -11/2 LSB) for the appropriate FSR. Adjust the gain trimming potentiometer so that the output code flickers equally between 111111111110 and 111111111111 for COMP BIN (pin 7) tied high or between 000000000001 and 000000000000 for COMP BIN tied low.
4. To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Tables 4 and 5.

TABLE 2. INPUT CONNECTIONS

| INPUT VOLTAGE RANGE | INPUT PIN | CONNECT PIN 2 (RANGE) TO PIN: |
| :---: | :---: | :---: |
| 0 to +10 V dc | 3 | 3 |
| 0 to +20 Vdc | 3 | 16 |
| $\pm 10 \mathrm{~V} d c$ | 3 | 1 |

TABLE 3a. ZERO AND GAIN ADJUST FOR UNIPOLAR USE

| UNIPOLAR FSR | ZERO ADJUST <br> $+1 / 2$ <br> LSB | GAIN ADJUST <br> + FS $-1 / 2$ LSB |
| :---: | :---: | :---: |
| 0 to +10 V dc | +1.22 mV | +9.9963 V dc |
| 0 to +20 Vdc | +2.44 mV | +19.9927 Vdc |

TABLE 3b. ZERO AND GAIN ADJUST FOR BIPOLAR USE

| BIPOLAR FSR | ZERO ADJUST <br> ZERO $+1 / 2$ LSB | GAIN ADJUST <br> + FS $-11 / 2$ LSB |
| :---: | :---: | :---: |
| $\pm 10 \mathrm{~V} \mathrm{dc}$ | +2.44 mV | +9.9927 V dc |

TABLE 4. OUTPUT CODING FOR UNIPOLAR OPERATION

| $\begin{aligned} & \text { UNIPOLAR } \\ & \text { SCALE } \end{aligned}$ | INPUT RANGES, VOLTS dc |  | OUTPUT CODING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 to +10 V | 0 to +20 V | STRAIGHT BINARY |  |  | COMP. BINARY |  |  |
|  |  |  | MSB |  | LSB | MSB |  | LSB |
| +FS - LSB | $+9.9976 \mathrm{~V}$ | +19.9951V | 1111 | 1111 | 1111 | 0000 | 0000 | 0000 |
| 7/8FS | $+8.7500 \mathrm{~V}$ | +17.500V | 1110 | 0000 | 0000 | 0001 | 1111 | 1111 |
| $3 / 4 \mathrm{FS}$ | +7.5000V | $+15.000 \mathrm{~V}$ | 1100 | 0000 | 0000 | 0011 | 1111 | 1111 |
| 1/2 FS | +5.0000V | $+10.000 \mathrm{~V}$ | 1000 | 0000 | 0000 | 0111 | 1111 | 1111 |
| $1 / 4 \mathrm{FS}$ | +2.5000V | $+5.0000 \mathrm{~V}$ | 0100 | 0000 | 0000 | 1011 | 1111 | 1111 |
| 1/8 FS | $+1.2500 \mathrm{~V}$ | +2.5000V | 0010 | 0000 | 0000 | 1101 | 1111 | 1111 |
| 1 LSB | $+0.0024 \mathrm{~V}$ | +0.0049V | 0000 | 0000 | 0001 | 1111 | 1111 | 1110 |
| 0 | 0.0000 V | 0.0000 V | 0000 | 0000 | 0000 | 1111 | 1111 | 1111 |



Figure 3. ADC-508 Calibration Circuit

Another novel feature of the ADC－508 is the provision of a Sam－ ple／／Hold control pin for applications where a sample－hold is used in conjunction with the ADC－508．This feature allows the sample－and－ hold device to go back into the sample mode a minimum of 30 nanoseconds before the conversion is complete，improving the overall conversion rate of the system．
Power required is $\pm 15 \mathrm{~V}$ dc and $\pm 5 \mathrm{~V}$ dc．Models are available in the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ，and military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operat－ ing temperature range．Typical applications include spectrum，tran－ sient，vibration，and waveform analysis．These devices are also ideally suited for radar，sonar and video digitization，medical instru－ mentation，and high－speed data acquisition systems．For information on versions with high reliability screening，contact the factory．

| ABSOLUTE MAXIMUM RATINGS |  |  |  |
| :---: | :---: | :---: | :---: |
| Parameters | MINIMUM | MAXIMUM | UNITS |
| ＋15V Supply（Pin 13） | 0 | ＋18 | Volts dc |
| －15V Supply（Pin 14）． | 0 | －18 | Volts dc |
| ＋5V Supply（Pin 11） | －0．5 | ＋ 7 | Volts dc |
| －5V Supply（Pin 15） | ＋0．5 | －7 | Volts dc |
| Digital Inputs <br> （Pins 7，9， 10 \＆31） | －0．3 | ＋6 | Volts dc |
| Analog Input（Pin 3） | －15 | ＋15 | Volts dc |
| Lead temp．（10 sec） |  | 300 | ${ }^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS

Apply over the operating temperature range and over the operating power supply range unless otherwise specified．

| DESCRIPTION | MIN． | TYP． | MAX． | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |
| Input Voltage Range．．． （See Tech．Note 9） <br> Logic Levels：Logic 1 ．． Logic 0 ．． <br> Logic Loading：Logic 1. Logic 0. | 二 2．0 $=$ | $\begin{gathered} 0 \text { to }+10 \\ 0 \text { to }+20 \\ \pm 10 \\ = \\ = \end{gathered}$ | $\begin{gathered} \bar{Z} \\ \bar{Z} \\ 0.8 \\ 2.5 \\ -100 \end{gathered}$ | Volts dc <br> Volts dc <br> Volts dc <br> Volts dc <br> Volts dc <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| OUTPUTS |  |  |  |  |
| Output Coding： （Pin 7 High） （Pin 7 Low） | straight binary／offset binary complementary binary complementary offset binary |  |  |  |
| Logic Levels：Logic 1 | 2.4 | － | － | Volts dc |
|  |  | － | 0.4 | Volts dc |
| Logic Loading：Logic 1. | 二 | 二 | $\begin{gathered} -160 \\ 6.4 \end{gathered}$ | $\underset{\mathrm{mA}}{\mu \mathrm{~A}}$ |
| Internal Reference： |  |  |  |  |
| Drift ．．．${ }^{\text {a }}$ ． | － | $\pm 5$ | $\pm 30$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| External Current |  |  | 1.5 | mA |
| PERFORMANCE |  |  |  |  |
| ```Integral Nonlinearity: \(+25^{\circ} \mathrm{C}\) \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Integral Nonlin. Tempco. Differential Nonlinearity \(+25^{\circ} \mathrm{C}\) \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Differential Nonlin. Tempco Full-Scale Absol. Accuracy: \(+25^{\circ} \mathrm{C}\). \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)``` |  |  |  |  |
|  | 二 | 二 | $\pm 0.0125$ | \％FSR $\pm \pm 1 / 2$ LSB |
|  | － |  | $\pm 0.0125$ | $\%$ FSR $\pm 3$ LSB |
|  | － | $\pm 3$ | $\pm 8$ | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  |
|  |  |  | $\pm 0.0125$ | \％FSR $\pm 1 / 2$ LSB |
|  | － | $\pm{ }^{1 / 2}$ | $\pm 0.0125$ | $\%$ FSR $\pm 1$ LSB |
|  | － | － | $\pm 2.5$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  |
|  | － | $\pm 3$ | $\pm 8$ | LSB |
|  | 二 | $\pm 4$ $\pm 8$ | $\pm 8$ $\pm 29$ | LSB |

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{PERFORMANCE（cont．）} \\
\hline DESCRIPTION \& MIN． \& TYP． \& MAX． \& UNITS \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Unipolar Zero Error， \(+25^{\circ} \mathrm{C}\) \\
Unipolar Zero Tempco \\
Bipolar Zero Error，
\[
+25^{\circ} \mathrm{C}
\] \\
Bipolar Zero Tempco \\
Bipolar Offset Error，
\[
+25^{\circ} \mathrm{C}
\] \\
Bipolar Offset Error Tempco \\
Gain Error，\(+25^{\circ} \mathrm{C}\) \\
Gain Tempco \\
Conversion Times： \\
ADC－508
\[
\begin{aligned}
\& +25^{\circ} \mathrm{C}, \\
\& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
\& -55^{\circ} \mathrm{C}+\text { to }^{\circ}+125^{\circ} \mathrm{C} .
\end{aligned}
\] \\
No Missing Codes （12 Bits）：
\end{tabular}} \& －
－
-
-
－
-
-
－ \& \(\pm 1\)
\(\pm 13\)
\(\pm 1\)
\(\pm 13\)
\(\pm 2\)
\(\pm 17.5\)
\(\pm 2\)
\(\pm 17.5\) \& \(\pm 3\)
\(\pm 25\)
\(\pm 3\)
\(\pm 25\)
\(\pm 5\)
\(\pm 35\)
\(\pm 5\)
\(\pm 35\)

700
740

770 \& | $\stackrel{\mathrm{LSB}}{\mathrm{ppm} /{ }^{\circ} \mathrm{C}}$ |
| :--- |
| LSB $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| LSB |
| $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| LSB $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| nsec． nsec． nsec． | <br>

\hline \& \multicolumn{4}{|r|}{Over the Operating Temp．Range} <br>
\hline \multicolumn{5}{|l|}{POWER SUPPLY REQUIREMENTS} <br>

\hline | Power Supply Range： |
| :--- |
| +15 V dc Supply |
| -15 V dc Supply |
| +5 V dc Supply |
| -5 V dc Supply |
| Power Supply Current： |
| ＋15V Supply |
| －15V Supply |
| +5 V Supply |
| －5V Supply |
| Power Dissipation |
| Power Supply Rejection | \& +14.25

-14.25
+4.75
-4.75 \& +15
-15
+5
-5
+23
-11
+55
-175

1.6 \& $$
\begin{gathered}
+15.75 \\
-15.75 \\
+5.25 \\
-5.25 \\
+30 \\
-15 \\
+90 \\
-210 \\
1.8 \\
0.01
\end{gathered}
$$ \&  <br>

\hline \multicolumn{5}{|l|}{PHYSICAL／ENVIRONMENTAL} <br>

\hline | Operating Temp．Range： - BMC |
| :--- |
| －BMM ． |
| Storage Temperature |
| Range． | \& \[

$$
\begin{gathered}
0 \\
-55 \\
-65
\end{gathered}
$$

\] \& 二 \& \[

$$
\begin{array}{r}
+70 \\
+125 \\
+150 \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
$$
\] <br>

\hline | Package Type |
| :--- |
| Pins |
| Weight | \& \multicolumn{4}{|l|}{32－pin hermetic sealed，ceramic DIP $0.010 \times 0.018$ inch Kovar 0.42 ounces（12）grams} <br>

\hline
\end{tabular}

＊+5 V power usage at 1 TTL logic loading per data output bit．

## TECHNICAL NOTES

1．Use external potentiometers to remove system errors or the small initial errors to zero．Use a 20 K trimming potentiometer for gain adjustment with the wiper tied to pin 32 （ground pin 32 for operation without adjustments）．Use a 20K trimming poten－ tiometer with the wiper tied to pin 5 for zero／offset adjustment （leave pin 5 open for operation without adjustment）．
2．Rated performance requires using good high frequency circuit board layout techniques．The analog and digital grounds are not connected internally．Avoid ground－related problems by con－ necting the digital and analog grounds to one point，the ground plane beneath the converter（versus at the power supply ter－ minals when the power supplies are located some distance from the ground plane）．Due to the inductance and resistance of the power supply return paths，return the analog and digital ground separately to the power supplies．This prevents contamination of the analog ground by noisy digital ground currents．

TABLE 5. OUTPUT CODING FOR UNIPOLAR OPERATION

| BIPOLAR SCALE | INPUT RANGE$\pm 10 \mathrm{Vdc}$ | OUTPUT CODING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OFFSET BINARY |  |  | COMP. OFFSET MSB |  | $\begin{array}{\|r\|} \hline \text { BINARY } \\ \hline \text { LSB } \end{array}$ |
|  |  | MSB |  | LSB |  |  |  |
| +FS -1 LSB | +9.9951V | 1111 | 1111 | 1111 | 0000 | 0000 | 0000 |
| $+3 / 4$ FS | $+7.5000 \mathrm{~V}$ | 1110 | 0000 | 0000 | 0001 | 1111 | 1111 |
| + $1 / 2 \mathrm{FS}$ | $+5.0000 \mathrm{~V}$ | 1100 | 0000 | 0000 | 0011 | 1111 | 1111 |
| 0 | 0.0000 V | 1000 | 0000 | 0000 | 0111 | 1111 | 1111 |
| $-1 / 2 \mathrm{FS}$ | -5.0000V | 0100 | 0000 | 0000 | 1011 | 1111 | 1111 |
| $-3 / 4$ FS | $-7.5000 \mathrm{~V}$ | 0010 | 0000 | 0000 | 1101 | 1111 | 1111 |
| -FS + 1 LSB | -9.9951V | 0000 | 0000 | 0001 | 1111 | 1111 | 1110 |
| $-F S$ | -10.000V | 0000 | 0000 | 0000 | 1111 | 1111 | 1111 |

## THEORY OF OPERATION (ADC-508 and SHM-45)

This theory of operation describes the ADC-508's operation in conjunction with DATEL's SHM-45. The SHM-45 sample-and-hold device captures fast signals for an ADC-508 to then digitize. Figure 4 shows a typical ADC-SHM circuit. The ADC-508 employs a subranging architecture with digital error correction. Also known as a two-step method of conversion, this technique uses a single 7-bit flash converter twice in the conversion process to yield a final resolution of 12 bits. Refer to the ADC-SHM connection diagram, the ADC block diagram, and the timing diagram as needed (Figures 4, 1 and 2 respectively).
The SHM-45, upon acquiring the input signal on the hold capacitor (200 nanoseconds maximum acquisition time to $0.01 \%$ ), is put into the hold mode prior to the analog-to-digital conversion. In the hold mode, the SHM-45 requires a maximum of 100 nanoseconds to have its output buffer settle to $0.01 \%$ accuracy. The ADC-508 requires a maximum of 150 nanoseconds for the input signal to settle before starting a conversion. The input of the ADC-508 starts settling to its final value while the SHM-45 is in the acquisition mode.
At the end of the SHM-45's hold mode settling time, the ADC-508's input is fully settled. The missing 50 nanoseconds of the required maximum analog input settling time is made up by the time the sample/hold is in the acquisition mode.
The SHM-45 is in the sample mode when the ADC-508's S/ $\bar{H}$ control (Pin 17) is high. The S/H control pin is high and thus in the sample mode when the A/D is not performing a conversion.
The $\mathrm{S} / \overline{\mathrm{H}}$ control pin goes low after the rising edge of the START CONVERT pulse a minimum of 10 nanoseconds and a maximum of 25 nanoseconds later. To assure the SHM has 200 nanoseconds maximum acquisition time, the START CONVERT pulse should be given a minimum of 190 nanoseconds after the desired start of the acquisition time. The width of the START CONVERT pulse should be 105 nanoseconds minimum to assure the hold mode setting time of 100 nanoseconds is observed. The 105 nanoseconds takes into account the min-max propagation delays of the START CONVERT high to S/ $\bar{H}$ control low propagation delays and the START CONVERT low to EOC high propagation delays.
Conversion being initiated, switch S1 of the ADC closes and S2 opens. The analog input, having been configured for the appropriate range ( $\pm 10 \mathrm{~V}$ range shown), is buffered and then digitized by the 7 -bit flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7 -bit digital-to-analog converter. The DAC has 13 bits of linearity.
The first pass finished, S2 closes and S1 opens. The output of the DAC is then subtracted from the analog input. The result is a voltage difference between the first 7 -bit digitization and the analog input. This voltage difference is amplified and converted by the

7-bit ADC. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then added by the digital correction logic to produce a 12 -bit word. EOC goes low, indicating the conversion is complete, and the output passes to three-state output buffers.
Once the second step of the flash ADC is finished, the analog input can change even though the conversion cycle has not been completed (EOC going low). The Sample/Hold control pin goes high a minimum of 30 nanoseconds before EOC goes low, indicating that the SHM-45 can be put back into the sample mode. This feature improves the overall throughput of the ADC-SHM system.
Data from the previous conversion would be valid up to 350 nanoseconds after the falling edge of the START CONVERT pulse. Data from the new conversion is valid a minimum of 25 nanoseconds before EOC goes low and valid up to 350 nanoseconds after the falling edge of the next START CONVERT pulse. There is a 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid at the device output.
The overall throughput using the ADC-508 and the SHM-45 consists of 200 nanoseconds for the sample time, 100 nanoseconds for the hold and input settling time, 15 nanoseconds for observance of min-max propagation delays and 770 nanoseconds for the conversion process (S/H control pin saves 30 nanoseconds). Total throughput is a maximum of 1085 nanoseconds for the system for a guaranteed throughput rate of 920 KHz .
The ADC-508's conversion rate without a sample-hold would be 150 nanoseconds for input settling time and 800 nanoseconds for the ADC-508, yielding a minimum of 1.0 MHz conversion rate. Retriggering of the start convert pulse before EOC goes low will not initiate a new conversion.
The performance characteristics shown in Table 6 apply over the operating temperature range and over the operating power supply range unless otherwise specified. These charateristics are guaranteed by design.

## TABLE 6. PERFORMANCE CHARACTERISTICS AT DIFFERENT TEMPERATURES

| CHARACTERISTIC | VALUE |
| :---: | :---: |
| Conversion Rate (Changing Inputs): |  |
| ADC-508 |  |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 1.0 MHz minimum |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 960 KHz minimum |
| Harmonic Distortion (Below FS): |  |
| $+25^{\circ} \mathrm{C}$ | -72 dB minimum |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -72 dB minimum |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -65 dB minimum |

To fully utilize the dynamic range of the ADC-508, the SHM-45 can be hardware-programmed to provide the appropriate output voltage range. Table 7 shows the different input ranges which can be obtained by selecting the appropriate SHM-45. See the SHM-45 data sheet for connection details.

TABLE 7. ADC-SHM INPUT RANGES

| $\mathbf{V}_{\mathbf{I N}}$ Range | Gain |
| :---: | :---: |
| 0 to +10 | +1 |
| 0 to -10 | -1 |
| -5 to +5 | -2 |
| -10 to +10 | -1 |
| 0 to -20 | -0.5 |
| 0 to -5 | -2 |



| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| MODEL | OPERATING TEMP. RANGE | SEAL |
| ADC-508-MC ADC-508-MM | $\begin{array}{r} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{array}$ | Hermetic Hermetic |
| ACCESSORIES Descriptio |  |  |
| TP20K | Trimming Potentiomet (Two required). |  |
| Receptable for PC board mounting can be ordered through AMP Incorporated, \#3-331272-8 (Component Lead Socket), 32 required. |  |  |
| For high reliability version of the ADC-508 contact DATEL. |  |  |

## FEATURES

- 10-Bit resolution
- 450 Nanosecond conversion time
- Lower-power, 1.6W
- Small initial errors
- Three-state output buffers
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation
- Small 32-pin DIP


## GENERAL DESCRIPTION

DATEL's ADC-510 and ADC-515 reflect the ultimate in state-of-the-art analog signal conversion technology. The ADC-510 boasts a remarkable conversion speed of 380 nanoseconds, along with a low-power consumption of 1.6 watts.
DATEL's ADC-510 and ADC-515 are 10-bit analog-to-digital converters which have small initial errors and can also provide adjustment capability for system errors. Both models have identical specifications except for conversion times. The ADC-515 has a maximum conversion time of 650 nanoseconds while the ultra-fast ADC-510 accomplishes a 10 -bit conversion in less than or equal to 425 nanoseconds. Figure 1 is a simplified block diagram applicable to both devices.
Manufactured using thick-film and thin-film hybrid technology, these converters' remarkable performances are based upon a digitally-corrected subranging architecture. DATEL further enhances this technology by using a proprietary custom chip and unique laser trimming schemes. The ADC-510 and ADC-515 are packaged in a 32-pin ceramic DIP.

The ADC-510 and ADC-515 feature three pin-programmable input ranges: 0 to $+10 \mathrm{~V}, 0$ to +20 V , and $\pm 10 \mathrm{~V}$ dc. The input impedance is specified at 1.75 K minimum for unipolar ranges and 3.75 K minimum for the bipolar range, reducing stringent drive requirements. Other specifications include a maximum nonlinearity of $\pm 1 / 2$ LSB, a maximum gain tempco of $\pm 35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a maximum differential linearity tempco of $\pm 2.5$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

All digital inputs and three-state outputs are TTL- and CMOS-compatible. Output coding can be in straight binary/offset binary or complementary binary/ complementary offset binary by using the COMP BIN pin. An overflow pin indicates when inputs are below or above the normal full-scale range.


Figure 1. ADC-510, ADC-515 Simplified Block Diagram


Another novel feature of the ADC-510 is the provision of a Sample/Hold control pin for applications where a sample-hold is used in conjunction with the ADC-510. This feature allows the sample-andhold device to go back into the sample mode a minimum of 30 nanoseconds before the conversion is complete, improving the overall conversion rate of the system.
Power required for both models is $\pm 15 \mathrm{~V}$ dc and $\pm 5 \mathrm{~V}$ dc. Models are available in the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range. Typical applications include spectrum, transient, vibration, and waveform analysis. These devices are also ideally suited for radar, sonar and video digitization, medical instrumentation, and high-speed data acquisition systems. For information on versions with high reliability screening, contact the factory.

| ABSOLUTE MAXIMUM RATINGS |  |  |  |
| :---: | :---: | :---: | :---: |
| Parameters | MINIMUM | MAXIMUM | UNITS |
| + 15V Supply (Pin 13) | 0 | +18 | Volts dc |
| - 15V Supply (Pin 14) | 0 | -18 | Volts dc |
| +5V Supply (Pin 11) | -0.5 | + 7 | Volts dc |
| -5V Supply (Pin 15) | +0.5 | -7 | Volts dc |
| Digital Inputs <br> (Pins 7, 9, 10 \& 31) | -0.3 | +6 | Volts dc |
| Analog Input (Pin 3). | -15 | +15 | Volts dc |
| Lead temp. (10 sec) |  | 300 | ${ }^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS

Apply over the operating temperature range and over the operating power supply range unless otherwise specified.

| DESCRIPTION | MIN. | TYP. | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |
| Input Voltage Range . . . . <br> Logic Levels: Logic 1 Logic 0 Logic Loading: Logic 1 . . Logic 0 . | - <br> - <br> - | $\begin{gathered} 0 \text { to }+10 \\ 0 \text { to }+20 \\ \pm 10 \\ - \end{gathered}$ | $\begin{gathered} \text { - } \\ \text { - } \\ 0.8 \\ 2.5 \\ -100 \end{gathered}$ | Volts dc <br> Volts dc <br> Volts dc <br> Volts dc <br> Volts dc $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| OUTPUTS |  |  |  |  |
| Output Coding: <br> (Pin 7 High) <br> (Pin 7 Low) $\qquad$ | straight binary/offset binary complementary binary complementary offset binary |  |  |  |
| Logic Levels: Logic 1 | 2.4 | - | - | Volts dc |
| Logic 0 | - | - | 0.4 | Volts dc |
| Logic Loading: Logic $1 .$. | - | - | -160 | $\mu \mathrm{A}$ |
| Logic 0 .. | - | - | 6.4 | mA |
| Voltage, $+25^{\circ} \mathrm{C}$. . . . . | 9.98 | 5 | $10.02$ |  |
| Drift <br> External Current | - | $\pm 5$ | $\pm 30$ | $\begin{gathered} \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{~mA} \end{gathered}$ |
| PERFORMANCE |  |  |  |  |
| Integral Nonlinearity: $+25^{\circ} \mathrm{C}$ | - | - | $\pm 1 / 2$ | LSB |
| $0^{+}{ }^{\circ} \mathrm{C}$ to $+70^{\circ}{ }^{\circ} \mathrm{C}$ | - | - | $\pm 1 / 2$ | LSB |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} .$. | - | - | $\pm 1$ | LSB |
| Integral Nonlin. Tempco. | - | - | $\pm 10$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\begin{array}{r} \text { Differential Nonlinearity } \\ +25^{\circ} \mathrm{C}=3 . \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \cdot \cdots \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{array}$ | 三- | $\pm{ }^{1 / 2}$ | $\pm 1 / 2$ $\pm 1 / 2$ $\pm 3 / 4$ | LSB <br> LSB <br> LSB |
| Differential Nonlin. Tempco | - | 1/2 | $\pm 7.5$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Absol. Accuracy: |  |  |  |  |
| $+25^{\circ} \mathrm{C} .$ | - | $\pm 2$ | $\pm 6$ | LSB |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - | $\pm 4$ | $\pm 9$ | LSB |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | $\pm 8$ | $\pm 1.5$ | LSB |


| PERFORMANCE (cont.) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | MIN. | TYP. | MAX. | UNITS |
| ```Unipolar Zero Error, \(+25^{\circ} \mathrm{C}\) Unipolar Zero Tempco Bipolar Offset Error, \(+25^{\circ} \mathrm{C}\) Bipolar Offset Tempco Gain Error, \(+25^{\circ} \mathrm{C}\) Gain Tempco Conversion Times: ADC-515, \(+25^{\circ} \mathrm{C}\) \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}(\)-BMC \()\) \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) (-BMM)``` | - | $\pm 1 / 4$ | $\pm 1$ | LSB |
|  | - | $\pm 13$ | $\pm 25$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  |  | $\pm 2$ | $\pm 5$ | LSB |
|  | - | $\pm 13$ | $\pm 25$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
|  | - | $\pm 2$ | $\pm 5$ | LSB |
|  |  | $\pm 17.5$ | $\pm 35$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  |
|  | - | - | 450 | nsec. |
|  | - | - | 510 | nsec. |
| $\begin{aligned} & \text { ADC-510, }+25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & (-\mathrm{BMC}) \ldots \ldots \ldots \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \left(-\mathrm{BMM}^{2}\right) \ldots \ldots \ldots \ldots \end{aligned}$ |  |  |  |  |
|  | - | - | 630 |  |
|  |  | - |  |  |
|  | - | - | 700 | nsec. |
| No Missing Codes (10 Bits): | Over the Operating Temp. Range |  |  |  |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| Power Supply Range: |  |  |  |  |
| + 15 V dc Supply | +14.25 | +15 +15 | +15.75 +15.75 | Volts dc Volts dc |
| +5V dc Supply | +4.75 | +5 | +5.25 | Volts dc |
| -5V dc Supply | -4.75 | -5 | -5.25 | Volts dc |
| Power Supply Current: |  |  |  |  |
| + 15V Supply | - | - | + 30 | mA |
| - 15V Supply |  | - | -15 | mA |
| + 5V Supply | - | - | +90 | mA |
| -5V Supply |  | - | -210 | mA |
| Power Dissipation |  | 1.6 | 1.8 | Watts |
| Power Supply Rejection | - |  | 0.01 | \%FSR/\%V |
| PHYSICAL-ENVIRONMENTAL |  |  |  |  |
| Operating Temp. Range: <br> -BMC <br> -BMM | 0 -55 | 二 | +70 +125 | ${ }^{\circ} \mathrm{C}$ |
| -BMM <br> Storage Temperature Range | -65 | - | +150 +150 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

## TECHNICAL NOTES

1. Use external potentiometers to remove system errors or the small initial errors to zero. Use a 20K trimming potentiometer for gain adjustment with the wiper tied to pin 32 (ground pin 32 for operation without adjustments). Use a 20 K trimming potentiometer with the wiper tied to pin 5 for zero/offset adjustment (leave pin 5 open for operation without adjustment).
2. Rated performance requires using good high frequency circuit board layout techniques. The analog and digital grounds are not connected internally. Avoid ground-related problems by connecting the digital and analog grounds to one point, the ground plane beneath the converter (versus at the power supply terminals when the power supplies are located some distance from the ground plane). Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. This prevents contamination of the analog ground by noisy digital ground currents.
3. Bypass all the analog and digital supplies and the +10 V reference (pin 1) to ground with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantalum electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Bypass the +10 V reference (pin 1) to analog ground (pin 16). The -5 V dc supply is treated as an analog supply and analog ground (pin 16) should be treated as its return path for decoupling purposes.
4. Obtain straight binary/offset binary output coding by tieing COMP BIN (pin 7 ) to +5 V dc or leaving it open. The device has an internal pull-up resistor on this pin. To obtain complementary binary or complementary offset binary output coding, tie the $\overline{\text { COMP BIN }}$ pin to ground. The COMP BIN signal is compatible to CMOS/TTL logic levels for those users desiring logic control of this function.
5. An overflow signal, pin 8, indicates when analog input signals are below or above the desired full-scale range. The overflow pin also has a three-state output and is enabled by pin 10 (Enable bits 1-5 \& O.F.).
6. The Sample/Hold control signal, pin 17, goes low following the rising edge of a START CONVERT pulse and high 30 nanoseconds minimum before EOC goes low. This indicates that the converter can accept a new analog input.
7. The drive requirements of the ADC-510/515 may be satisfied with a wide-bandwidth, low output impedance input source. Applications of these converters that require the use of a samplehold may be satisfied by using DATEL's model SHM-45. Using this device with multiplexers or for test purposes will require an input buffer.
8. Over temperature, input capacitance is 50 pF maximum and input impedance is 1.75 K minimum ( 2.5 K typical) for unipolar and 3.75 K minimum ( 5 K typical) for bipolar. These values are guaranteed by design.

## TIMING

Figure 2 shows the relationship between the various input signals. The timing cited in Table 1 applies over the operating temperature range and over the operating power supply range. These times are guaranteed by design.

TABLE 1. SIGNAL TIMING SUMMARY

| LINE | DURATION IN NANOSECONDS |
| :--- | :---: |
| Start Convert | 50 nsec . minimum |
| Analog Input Settling Time | 150 nsec. minimum |
| Start Convert Low to $\overline{\text { EOC }}$ <br> High Propagation Delay | 35 nsec. maximum |
| Start Convert Low to Previous <br> Output Data Invalid | 275 nsec. minimum |
| Data Valid Before EOC <br> Goes Low | 25 nsec. minimum |
| Enable to Output Data Valid <br> Propagation Delay | 10 nsec. maxımum |



Figure 2. ADC-510 and SHM-45 Timing Diagram

## CALIBRATION PROCEDURE

Removal of system errors or the small initial errors is accomplished as follows:

1. Connect the converter per Figure 3 and Table 2 for the appropriate full-scale range (FSR). Apply a pulse of 50 nanoseconds minimum to the START CONVERT input (pin 31) at a rate of 500 kHz . This rate chosen to reduce flicker if LED's are used on the outputs for calibration purposes.
2. Zero and Offset Adjustments

Apply a precision voltage reference source between the analog input (pin 3) and ground (pin 16). Adjust the output of the reference source per Tables 3a and 3b for the unipolar zero adjustment ( $+1 / 2$ LBS) or the bipolar zero adjustment (Zero $+1 / 2$ LBS) for the appropriate FSR. Adjust the zero trimming potentiometer so that the output code flickers equally between 000000 0000 and 0000000001 with the COMP BIN (pin 7) tied high or between 1111111111 and 1111111110 with the COMP BIN tied low.
For bipolar operation, adjust the potentiometer such that the code flickers equally between 100000000000 and 10000000 0001 with COMP BIN tied high or between 011111111111 and 011111111110 with COMP BIN tied low.
3. Full-Scale Adjustment

Set the output of the voltage reference used in step 2 to the value shown in Table 3a or 3b for the unipolar or bipolar gain adjustment ( + FS $-11 / 2 \mathrm{LSB}$ ) for the appropriate FSR. Adjust the gain trimming potentiometer so that the output code flickers equally between 1111111110 and 1111111111 for COMP BIN (pin 7) tied high or between 0000000001 and 0000000000 for COMP BIN tied low.
4. To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Tables 4 and 5.

TABLE 2. INPUT CONNECTIONS

| INPUT VOLTAGE RANGE | INPUT PIN | CONNECT PIN 2 (RANGE) TO PIN: |
| :--- | :---: | :---: |
| 0 to +10 V dc | 3 | 3 |
| 0 to +20 V dc | 3 | 16 |
| $\pm 10 \mathrm{~V} \mathrm{dc}$ | 3 | 1 |

TABLE 3a. ZERO AND GAIN ADJUST FOR UNIPOLAR USE

| UNIPOLAR FSR | ZERO ADJUST <br> $+1 / 2$ <br> LSB | GAIN ADJUST <br> + FS $-11 / 2 ~ L S B ~$ |
| :---: | :---: | :---: |
| 0 to +10 V dc | +4.88 mV | +9.9927 Vdc |
| 0 to +20 V dc | +9.77 mV | +19.9854 Vdc |

TABLE 3b. ZERO AND GAIN ADJUST FOR BIPOLAR USE

| BIPOLAR FSR | ZERO ADJUST <br> ZERO $+1 / 2 L B S$ | GAIN ADJUST <br> + FS $-11 / 2$ LSB |
| :---: | :---: | :---: |
| $\pm 10 \mathrm{~V} \mathrm{dc}$ | +9.77 mV | +9.9707 dc |

## TABLE 4. OUTPUT CODING FOR UNIPOLAR OPERATION

| UNIPOLAR SCALE | INPUT RANGES, VOLTS de |  | OUTPUT CODING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 to +10 V | 0 to +20 V | StRAIGHT BINARY |  |  | COMP. BINARY |  |  |
|  |  |  | MSB |  | LSB | MSB |  | LSB |
| +FS -1 LSB | +9.99023V | +19.9804V | 11 | 1111 | 1111 | 00 | 0000 | 0000 |
| $7 / 8 \mathrm{FS}$ | +8.7500V | $+17.500 \mathrm{~V}$ | 11 | 1000 | 0000 | 00 | 0111 | 1111 |
| $3 / 4 \mathrm{FS}$ | $+7.5000 \mathrm{~V}$ | +15.000V | 11 | 0000 | 0000 | 00 | 1111 | 1111 |
| $1 / 2 \mathrm{FS}$ | $+5.0000 \mathrm{~V}$ | +10.000V | 10 | 0000 | 0000 | 01 | 1111 | 1111 |
| 1/4 FS | $+2.5000 \mathrm{~V}$ | $+5.0000 \mathrm{~V}$ | 01 | 0000 | 0000 | 10 | 1111 | 1111 |
| 1/8FS | $+1.2500 \mathrm{~V}$ | $+2.5000 \mathrm{~V}$ | 00 | 1000 | 0000 | 11 | 0111 | 1111 |
| +1 LSB | +0.00977V | $+0.0195 \mathrm{~V}$ | 00 | 0000 | 0001 | 11 | 1111 | 1110 |
| 0 | 0.0000 V | 0.0000 V | 00 | 0000 | 0000 | 11 | 1111 | 1111 |



Figure 3. ADC-510 Calibration Circuit

## TABLE 5. OUTPUT CODING FOR UNIPOLAR OPERATION

| BIPOLAR SCALE | INPUT <br> RANGE <br> $-+\mathbf{1 0 V}$ dc | OUTPUT CODING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OFFSET BINARY |  |  | COMP. OFFSET BINARY |  |  |
|  |  | MSB |  | LSB | MSB |  | LSB |
| +FS -1LSB | $+9.9805 \mathrm{~V}$ | 11 | 1111 | 1111 | 00 | 0000 | 0000 |
| $+3 / 4 \mathrm{FS}$ | + 7.5000 V | 11 | 1000 | 0000 | 00 | 0111 | 1111 |
| + $1 / 2 \mathrm{FS}$ | +5.0000V | 11 | 0000 | 0000 | 00 | 1111 | 1111 |
| 0 | 0.0000 V | 10 | 0000 | 0000 | 01 | 1111 | 1111 |
| $-1 / 2 \mathrm{FS}$ | -5.0000V | 01 | 0000 | 0000 | 10 | 1111 | 1111 |
| $-3 / 4$ FS | $-7.5000 \mathrm{~V}$ | 11 | 1000 | 0000 | 11 | 0111 | 1111 |
| -FS + 1 LSB | $-9.9805 \mathrm{~V}$ | 00 | 0000 | 0001 | 11 | 1111 | 1110 |
| -FS | $-10.000 \mathrm{~V}$ | 00 | 0000 | 0000 | 11 | 1111 | 1111 |

## THEORY OF OPERATION (ADC-510 and SHM-45)

This theory of operation describes the ADC-510's operation in conjunction with DATEL's SHM-45. The SHM-45 sample-and-hold device can be used to capture fast signals for an ADC-510 to then digitize. Figure 4 shows a typical ADC-SHM circuit. The ADC-510 employs a subranging architecture with digital error correction. Also known as a two-step method of conversion, this technique uses a single 7 -bit flash converter twice in the conversion process to yield a final resolution of 10 bits. Refer to the ADC-SHM connection diagram, the ADC block diagram, and the timing diagram as needed (Figures 4, 1, and 2 respectively).
The SHM-45, upon acquiring the input signal on the hold capacitor (170 nanoseconds maximum acquisition time to $0.1 \%$ ), is put into the hold mode prior to the analog-to-digital conversion. In the hold mode, the SHM-45 requires a maximum of 80 nanoseconds to have its output buffer settle to $0.1 \%$ accuracy. The ADC-510 requires a maximum of 150 nanoseconds for the input signal to settle before starting a conversion. The input of the ADC-510 starts settling to its final value while the SHM-45 is in the acquisition mode. At the end of the SHM-45's hold mode settling time, the ADC-510's input is fully settled.
A minimum START CONVERT pulse of 85 nanoseconds is required, conversion starting on the falling edge of the START CONVERT pulse with $\overline{E O C}$ going high a maximum of 35 nanoseconds later. The missing 30 nanoseconds of the required maximum analog input settling time is made up by the time the sample/hold is in the acquisition mode.
The SHM-45 is in the sample mode when the ADC-510's S/ $\bar{H}$ control (Pin 17) is high. The S/H control pin is high and thus in the sample mode when the $A / D$ is not performing a conversion.
The S/H control pin goes low after the rising edge of the START CONVERT pulse a minimum of 10 nanoseconds and a maximum of 25 nanoseconds later. To assure the SHM has 170 nanoseconds maximum acquisition time, the START CONVERT pulse should be given a minimum of 160 nanoseconds after the desired start of the acquisition time. The width of the START CONVERT pulse should be 85 nanoseconds minimum to assure the hold mode settling time of 80 nanoseconds is observed. The 85 nanoseconds takes into account the min-max propagation delays of the START CONVERT high to S/H control low propagation delays and the START CONVERT low to EOC high propagation delays.

Conversion being initiated, switch S1 of the ADC closes and S2 opens. The analog input, having been configured for the appropriate range ( $\pm 10 \mathrm{~V}$ range shown), is buffered and then digitized by the 7 -bit flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7 -bit digital-to-analog converter. This DAC has 13 bits of linearity.
The first pass finished, S2 closes and S1 opens. The output of the DAC is then subtracted from the analog input. The result is a
voltage difference between the first 7-bit digitization and the analog input. This voltage difference is amplified and converted by the 7-bit ADC. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then added by the digital correction logic to produce a 10 -bit word. EOC goes low, indicating the conversion is complete, and the output passes to three-state output buffers.

Once the second step of the flash ADC is finished, the analog input can change even though the conversion cycle has not been completed ( $\overline{\mathrm{EOC}}$ going low). The Sample/Hold control pin goes high a minimum of 30 nanoseconds before $\overline{\text { EOC }}$ goes low, indicating the the SHM-45 can be put back into the sample mode. This feature improves the overall throughput of the ADC-SHM system.
Data from the previous conversion would be valid up to 275 nanoseconds after the falling edge of the START CONVERT pulse. Data from the new conversion is valid up to 275 nanoseconds after the falling edge of the next START CONVERT pulse. There is a 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid at the device output.
The overall throughput of the ADC-510 and the SHM-45 configuration consists of the 170 nanoseconds for the sample time, 80 nanoseconds for the hold and input settling time, and 480 nanoseconds for the conversion process ( $\mathrm{S} / \mathrm{H}$ control pin saves 30 nanoseconds). Total throughput is a maximum of 730 nanoseconds for the system or a throughput rate of 1.35 MHz . The ADC510's conversion rate without a sample-hold would be 150 nanoseconds for input settling time and 480 nanoseconds for the ADC-510, yielding a minimum of 1.55 MHz conversion rate. Retriggering of the START CONVERT pulse before $\overline{E O C}$ goes low will not initiate a new conversion.
The performance characteristics shown in Table 6 apply over the operating temperature range and over the operating power supply range unless otherwise specified. These characteristics are guaranteed by design.

## TABLE 6. PERFORMANCE CHARACTERISTICS AT DIFFERENT TEMPERATURES

| CHARACTERISTIC | VALUE |
| :--- | :--- |
| Conversion Rate (Changing Inputs): |  |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (ADC-510) | 1.55 MHz minimum |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (ADC-515) | 1.25 MHz minimum |
| Harmonic Distortion (Below FS): | -60 db minimum |
| $+25^{\circ} \mathrm{C}$ | -60 db minimum |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -60 db minimum |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |

To fully utilize the dynamic range of the ADC-510/515, the SHM-45 can be hardware programmed to provide the appropriate output voltage range. Table 7 shows the different input ranges which can be obtained by selecting the appropriate SHM-45 gain. See the SHM-45 data sheet for connection details.

## TABLE 7. ADC-SHM INPUT RANGES

| $\mathbf{V}_{\text {IN }}$ Range | Gain |
| :---: | :--- |
| 0 to +10 | +1 |
| 0 to -10 | -1 |
| -5 to +5 | -2 |
| -10 to +10 | -1 |
| 0 to -20 | -0.5 |
| 0 to -5 | -2 |



| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
|  | OPERATING |  |
| MODEL | TEMP.RANGE | SEAL |
| ADC-510-BMC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Hermetic |
| ADC-510 BMM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetic |
| ADC-515-BMC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Hermetic |
| ADC-515-BMM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetic |
| ACCESSORIES | Description |  |
| TP20K | Trimming Potentiometers: (Two required). |  |
| Receptable for PC board mounting can be ordered through AMP Incorporated, \#3-331272-8 (Component Lead Socket), 32 required. |  |  |
| For high reliability tact DATEL. | rsion of the ADC-5 | C-515, con- |

## FEATURES

- 900 Nanoseconds maximum conversion time
- Adjustment-free operation
- Industry standard converter
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Version
- Wide power supply range


## GENERAL DESCRIPTION

DATEL's ADC-5101 is a high-speed, adjustment-free, 8 -bit analog-to-digital converter. Pin-compatible with industrystandard 5101 converters, these devices offer high speed and high accuracy with a full military temperature range version available.
Using the successive approximation method, the ADC-5101 achieves a conversion time of only 900 nanoseconds maximum, making it an ideal choice for high speed, multiplexed data acquisition systems. Active laser trimming of highly stable thin-film resistor networks eliminates the need for external gain or offset adjustments. Overall full-scale absolute accuracy is only $\pm 1 / 2$ LSB at $+25^{\circ} \mathrm{C}$ and only $\pm 2$ LSB over the full military operating temperature range.
Output coding is straight binary for unipolar operation and offset binary for bipolar operations with both parallel and serial outputs brought out. Digital outputs are TTL-compatible and can drive 5 TTL loads. Nine analog input voltage ranges are programmable by external pin connection.

The ADC-5101H is specified for operation over the full military operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Other models are specified for operation over the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operating temperature.

All models require $\pm 15 \mathrm{~V}$ dc and +5 V dc for operation and are packaged in a 24 -pin, hermetically sealed ceramic jackage.


## ABSOLUTE MAXIMUM RATINGS



## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc and +5 V dc supplies, unless otherwise noted.

| INPUTS |  |
| :---: | :---: |
| Analog Input Ranges, unipolar $\ldots \ldots \ldots \ldots \ldots .0$ to -5 V dc, 0 to $-10 \mathrm{~V} \mathrm{dc}, 0$ to -20 V dc0 to $+5 \mathrm{~V} \mathrm{dc}, 0$ to $+10 \mathrm{Vdc}, 0$ to +20 V dcbipolar $\ldots \ldots \ldots \ldots \ldots \pm 2.5 \mathrm{~V} \mathrm{dc}, \pm 5 \mathrm{Vdc}, \pm 10 \mathrm{~V} \mathrm{dc}$ |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| Start Conversion. . . . . . . . . . . . . . . . . . . . . . Negative going pulse with duration of 25 |  |
| Clock Input, Pulse width high, min. ...... 20 nsec . Loading: 2 TLL loads |  |
| Clock Input, Pulse width high, min. ......... 20 nsec. 46 nsec. |  |
| OUTPUTS |  |
| Parallel Output Data $\qquad$ 8 parallel lines of data held until next conversion command. |  |
| Output Logic Levels |  |
| Logic " 1 ', min. | $\begin{aligned} & +2.4 \mathrm{~V} \\ & +0.4 \mathrm{~V} \end{aligned}$ |
| Fanout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 TTL loads |  |
| Coding, unipolar . . . . . . . . . . . . . . . . . . . . . . Straight binary |  |
|  | . . Offset binary |
| Serial Output Data . ..................... . . NRZ successive decision pulses out, MSB | . . NRZ successive decision pulses out, MSB |
| End of Conversion (E.O.C.) ${ }^{4}$. . . . . . . . . . . . . Conversion Status Signal. ${ }^{\text {during reset and conversion, low when con- }}$ |  |
|  |  |
| Reference Output Voltage . . . . . . . . . . . . . . . ${ }^{\text {version }}$-6.2V ${ }^{\text {is }}$ complete |  |
| PERFORMANCE |  |
| Resolution. . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Bits |  |
| Conversion Time, max. . . . . . . . . . . . . . . . . . . 900 nsec. max. |  |
| Nonlinearity max. . . . . . . . . . . . . . . . . . . . . . $\pm 1 / 2$ LSB |  |
| Differential Nonlinearity, max. . . . . . . . . . . ${ }_{\text {Absolute Accuracy, max }{ }^{\text {a }} \text { +1/2} \text { LSB }{ }^{1 / 2} \text { LSB }}$ |  |
|  |  |
| $\begin{aligned} & \text { Absolute Accuracy vs. temperature } \\ & 0 \text { to }+70^{\circ} \mathrm{C} \text {, max. } . . . . . . . . . . . . . . . . . ~\end{aligned}+1$ LSB |  |
|  |  |
| Reference Output Tempco. . . . . . . . | . $55 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ., $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max. |
| Power Supply Rejection |  |
|  |  |
|  |  |
| Logic Supply. |  |
|  |  |
| POWER REQUIREMENTS |  |
|  |  |
|  |  |
|  |  |

## PHYSICAL/ENVIRONMENTAL

## Operating Temp.

Range,
ADC-5101 $\ldots . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
ADC-5101H.... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temp.
Range $\ldots \ldots .{ }^{\circ}-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Package Type ... 24 pin hermetically sealed ceramic

## FOOTNOTES:

1. Converter will reset on the first edge of the clock after START CONVERT goes low and will convert the MSB on the next rising edge of the clock. If the START CONVERT is held low, the converter will be reset but will not convert the MSB until the first rising edge of clock after the START CONVERT returns high.
2. One TTL load is defined as $40 \mu \mathrm{~A}$ at logic " 1 " and - 1.6 mA at Logic " 0 ".
3. Clock input loading is 1 TTL load.
4. At the end of the conversion, the E.O.C. signal will remain low until the converter is reset. The parallel data is valid for the entire time the E.O.C. signal is low.
5. Absolute accuracy includes offset, gain, linearity, and all other errors. See Technical Note 3.
6. FSR is full-scale range.

## TECHNICAL NOTES

1. The use of good high frequency circuit board layout techniques is required for optimum performance. The analog common (Pin 10) and digital common (Pin 22) are not connected internally and therefore should be connected externally as close to the package as possible. For best results, this common connection should be a large ground plane running under the device package.
2. Both analog and digital supplies shoulc be bypassed to ground with $1.0 \mu \mathrm{~F}$ electrolytic capacitors in parallel with $0.1 \mu \mathrm{~F}$ disc ceramic capacitors. Bypass capac itors should be located directly adjacen to, or on, each supply pin.
3. The absolute accuracy error of an $\mathrm{A} /[$ converter is defined as the differenct between the theoretical analog inpu voltage required to produce a give digital output and the unadjusted ana log input voltage actually required $t$ produce that same code. Because thi error is measured and specified withol adjustment, it includes all factors the may effect the devices accuracy at th point of measurement: offset erro linearity error, gain error, and nois error.
4. The ADC-5101 should be driven from low impedance sources capable of hig frequency current variations. DATEL AM-452, a wide bandwidth, fast se tling, monolithic operational amplifier recommended for use as a drivir amplifier.

## TIMING DIAGRAM




## FOOTNOTES:

1. The converter is reset by holding the START CONVERT low during a low to high clock transition. The START CONVERT must be low for a minimum of 25 nanoseconds prior to the clock transition. After the START is set high, the conversion will begin on the next rising clock edge. The START CONVERT may be set low at any time during a conversion to reset and begin again.
2. At the end of the conversion, the E.O.C. will remain low until the converter is reset. The parallel data is valid for the entire time the E.O.C. is low.
3. The serial output is non-return to zero.

OUTPUT CODING AND RANGE SELECTION

| DIGITAL OUTPUT | ANALOG INPUT-UNIPOLAR RANGES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 TO-5V | 0 TO -10V | 0 TO -20V | 0 TO +5V | $0 \mathrm{TO}+10 \mathrm{~V}$ | 0 TO +20V |
| 00000000 | 0.000 V | 0.000 V | 0.000 V | +4.981V | +9.961V | +19.922V |
| 00000001 | -0.019V | -0.039V | -0.078V | +4.961V | +9.922V | +19.844V |
| 01111111 | -2.481V | -4.961V | -9.922V | $+2.500 \mathrm{~V}$ | $+5.000 \mathrm{~V}$ | $+10.000 \mathrm{~V}$ |
| 10000000 | -2.500V | -5.000V | -10.000V | +2.481V | +4.961V | $+9.922 \mathrm{~V}$ |
| 11111110 | -4.961V | -9.922V | - 19.844V | +0.019V | $+0.039 \mathrm{~V}$ | +0.078V |
| 11111111 | -4.981V | -9.961V | -19.922V | 0.000 V | 0.000 V | 0.000 V |


| DIGITAL OUTPUT | ANALOG INPUT - BIPOLAR RANGES |  |  |
| :---: | :---: | :---: | :---: |
|  | $\pm 2.5 \mathrm{~V}$ | $\pm 5.0 \mathrm{~V}$ | $\pm 10.0 \mathrm{~V}$ |
| 00000000 | +2.500V | +5.00V | +10.000V |
| 00000001 | +2.481V | +4.961V | +9.922V |
| 01111111 | +0.019V | +0.039V | +0.078V |
| 10000000 | 0.000 V | 0.000 V | 0.000 V |
| 11111110 | -2.461V | -4.922V | -9.844V |
| 11111111 | -2.481V | -4.961V | -9.922V |




When less than 8-bit resolution is required, the ADC-5101 may be operated at higher conversion speeds by truncating the conversion when the desired number of bits have been converted. Connect the converter as shown in the logic diagram. The bit output used to drive gate " $A$ " should be one more than the number of bits to be converted; for example, for 6 bits resolution, connect this gate to the bit 7 output.

MAXIMUM CONVERSION SPEEDS

| BITS | CONVERSION SPEED |
| :---: | :---: |
| 7 | 750 nanoseconds |
| 6 | 650 nanoseconds |
| 5 | 500 nanoseconds |
| 4 | 400 nanoseconds |

## ORDERING INFORMATION

## OPERATING

```
MODEL NO.
ADC-5101
ADC-5101H
```

For military versions compliant to MIL-STD-883, contact DATEL.

## FEATURES

- 12-Bit resolution
- 1.0 Microsecond maximum conversion time
- Low-power, 925 milliwatts
- Three-state output buffers
- Functionally complete
- Small 24-pin DIP


## GENERAL DESCRIPTION

DATEL's ADC-511 uses an advanced design to provide a high-speed, functionally complete 12-bit A/D converter in a small 24-pin DIP. The ADC-511 delivers a conversion speed of 1 microsecond while consuming only 925 milliwatts of power.

Manufactured using thin- and thick-film hybrid technology, the ADC-511's exclusive performance is based upon a digitallycorrected subranging architecture. DATEL further enhances this technology by using a proprietary custom chip and unique laser trimming schemes.

Functionally complete, the ADC-511 contains an internal clock, three-state outputs and an internal reference. The internal reference can supply +10 V at 1.5 milliamps externally. System errors or small initial errors can be adjusted to zero using external circuitry.

The ADC-511 features two pin programmable analog input ranges: 0 to +10 V , and $\pm 5 \mathrm{~V}$ dc. The input impedance is specified at 2.0 Kohms minimum, reducing stringent drive requirements. Other specifications include no missing codes over temperature, a maximum gain tempco of $+35 \mathrm{ppm} /$ ${ }^{\circ} \mathrm{C}$ and a maximum differential linearity tempco of $+2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

All digital inputs and three-state outputs are TTL and CMOS compatible. Output coding can be in straight binary/ offset binary or complementary binary/ complementary offset binary by using the COMP BIN pin.

Power required is $\pm 15 \mathrm{~V}$ dc and +5 V dc. Models are available in the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature ranges.

For information on versions with high reliability screening, contact DATEL.


Figure 1. ADC-511 Simplified Block Diagram

## MECHANICAL DIMENSIONS INCHES (mm)



NOTE: Pins have a 0.025 inch, 0.01 stand-off from case.


## INPUT/OUTPUT CONNECTIONS

## PIN FUNCTION

Bit 12 OUT (LSB)
Bit 11 OUT
Bit 10 OUT
Bit 9 OUT
Bit 8 OUT
Bit 7 OUT
Bit 6 OUT
Bit 5 OUT
Bit 4 OUT
Bit 3 OUT
Bit 2 OUT
Bit 1 OUT (MSB)
$+5 \mathrm{~V}$
DIGITAL GROUND
EOC
START CONVERT
ENABLE (1-12)
COMP BIN
ANALOG INPUT
BIPOLAR
+10V REF
$+15 \mathrm{~V}$
ANALOG GROUND
$24-15 \mathrm{~V}$

ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | LIMITS | UNITS |
| :--- | :---: | :--- |
| +15V Supply (Pin 22) | 0 to +18 | Volts dc |
| -15V Supply (Pin 24) | 0 to -18 | Volts dc |
| +5V Supply(Pin 13) | -0.5 to +7 | Volts dc |
| Digital inputs | -0.3 to +7 | Volts dc |
| (Pins 16, 17, and 18) | -25 to +25 | Volts dc |
| Analog input | 300 | ${ }^{\circ} \mathrm{C}$ max. |

## FUNCTIONAL SPECIFICATIONS

The following specifications apply over the operating temperature range and power supply range unless otherwise indicated.

| INPUTS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Analog Signal Range (See Table 5 also) | - | $\underset{ \pm 5}{0} \begin{gathered} \text { to }+10 \\ \hline \end{gathered}$ | - | Volts Volts |
| Input Impedance Resistance Capacitance | 2 | 2.5 | 50 | $\begin{gathered} \text { K Ohms } \\ \mathrm{pF} \end{gathered}$ |
| Logic Levels: Logic 1 Logic 0 | 2.0 | - | $\overline{0.8}$ | Volts Voits |
| Logic Loading: Logic 1 Logic 0 | - | - | 2.5 -100 | $\underset{\mu \mathrm{A}}{\mu \mathrm{~A}}$ |
| OUTPUTS |  |  |  |  |
| Resolution Logic Levels: Logic 1 Logic 0 | 12 2.4 | - - | ${ }^{-}$ | Bits <br> Volts Volts |
| Logic Loading: Logic 1 Logic 0 | - | - | -160 6.4 | ${ }_{\mu \mathrm{mA}}^{\mathrm{ma}}$ |
| Internal Reference: <br> + Voltage, $+25^{\circ} \mathrm{C}$ <br> Tempco <br> External current | 9.98 | 10 $\pm 5$ | $\begin{gathered} 10.02 \\ \pm 30 \\ 1.5 \end{gathered}$ | Volts dc $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ mA |
| Output Coding: (Pin 18 High) (Pin 18 Low) | Straight binary/Offset binary Complementary binary Complementary offset binary |  |  |  |
| PERFORMANCE |  |  |  |  |
| $\begin{aligned} & \text { Integral Nonlinearity } \\ & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | - | $\begin{aligned} & \pm 1 / 2 \\ & \pm 1 / 2 \end{aligned}$ | $\begin{gathered} \pm 3 / 4 \\ \pm 3 / 4 \\ \pm 3 \end{gathered}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| Integral Nonlinearity Tempco | - | $\pm 3$ | $\pm 8$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { Differential Nonlinearity } \\ & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | - | $\pm 1 / 2$ $\pm 1 / 2$ - | $\pm 3 / 4$ $\pm 3 / 4$ $\pm 1$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| Differential Nonlinearity Tempco | - | - | $\pm 2.5$ | ppm/ ${ }^{\circ} \mathrm{C}$ |


| PERFORMANCE | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Full-Scale Absolute Accuracy |  |  |  |  |
|  |  |  |  |  |
| $+25^{\circ} \mathrm{C}$ | - | $\pm 3$ | $\pm 7$ | LSB |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - | $\pm 4$ | $\pm 13$ | LSB |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | $\pm 8$ | $\pm 28$ | LSB |
| Unipolar Zero Error (1) | - | $\pm 1$ | $\pm 3$ | LSB |
| Unipolar Zero Tempco | - | $\pm 13$ | $\pm 25$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Bipolar Zero Error ${ }^{(1)}$ | - | $\pm 1$ | $\pm 3$ | LSB |
| Bipolar Zero Tempco | - | $\pm 2$ | $\pm 5$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Bipolar Offset Error (1) | - | $\pm 2$ | $\pm 4$ | LSB |
| Bipolar Offset Tempco | - | $\pm 17.5$ | $\pm 35$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Gain Error (1) | - | $\pm 2$ | $\pm 4$ | LSB |
| Gain Error Tempco | - | $\pm 17.5$ | $\pm 35$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Conversion Time | - | - | 1.0 | $\mu \mathrm{Sec}$. |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - | - | 1.0 | $\mu \mathrm{Sec}$. |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - | 1.15 | $\mu \mathrm{Sec}$. |
| No missing codes (For 12 binary bits) | Guaranteed over operating temp. range |  |  |  |
| POWER REQUIREMENTS |  |  |  |  |
| Power Supply Range <br> +15 V dc Supply <br> -15 V dc Supply <br> +5 V dc Supply |  |  |  |  |
|  | +14.25 | +15 | +15.75 | Volts dc |
|  | -14.25 | -15 | -15.75 | Volts dc |
|  | +4.75 | +5 | +5.25 | Volts dc |
| Supply Current |  |  |  |  |
| +15V Supply | - | +20 | +25 | mA |
| -15V Supply | - | -20 | -28 | mA |
| +5V Supply * | - | +65 | +75 | mA |
| Power Dissipation | - | 925 | 1200 | mW |
| Supply Rejection | - | - | $\pm 0.01$ | \%FSR/\%V |
| $\begin{aligned} & \text { PHYSICAL/ } \\ & \text { ENVIRONMENTAL } \end{aligned}$ |  |  |  |  |
| Operating Temperature Range -MC Models -MM Models |  |  |  |  |
|  | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
|  | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| Package Type | 24-pin hermetically sealed ceramic DIP $0.010 \times 0.018$ inch Kovar 0.42(12)oz.(gram) |  |  |  |
| Pin Type |  |  |  |  |
| Weight |  |  |  |  |
| * +5 V power usage at 1 TTL logic loading per data output bit. |  |  |  |  |
| (1) Specifications cited are at $+25^{\circ} \mathrm{C}$. See Techical Note 1 for further informatio |  |  |  |  |
| APPLICATIONS |  |  |  |  |
| - High-speed Data Acquisition Systems |  |  |  |  |
| - Vibration and R <br> - Medical Imaging <br> - Spectrum and N | Sance/tr | nsient <br> g <br> s | nalysis |  |
| Radar, Sonar, and | ideo P | essi | Syst |  |

## TECHNICAL NOTES

1. Applications unaffected by endpoint errors or those that remove them through software will use the typical connections shown in Figure 2. The optional external circuitry of Figure 4 removes system errors or heips adjust the small initial errors of the ADC-511 to zero. The external adjustment circuit has no affect on the throughput rate. Table 1 shows how to select the input range.
2. Additional input ranges are available by using optional external adjustment circuitry. Refer to Figure 4 and Table 5.
3. Rated performance requires using good high frequency circuit board layout techniques. The analog and digital grounds are not connected internally. Avoid ground-related problems by connecting the digital and analog grounds to one point, the ground plane beneath the converter (versus at the power supply terminals when the power supplies are located some distance from the ground plane). Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. This prevents contamination of the analog ground by noisy digital ground currents.
4. Bypass the analog and digital supplies and the +10 V reference (pin 21) to ground with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantalum electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Bypass the +10 V reference ( pin 21 ) to analog ground (pin 23).
5. Obtain straight binary/offset binary output coding by tying COMP BIN (pin 18) to +5 V dc or leaving it open. The device has an internal pull-up resistor on this pin. To obtain complementary binary or complementary offset binary output coding, tie the COMP BIN (pin 18) to ground. The complementary signal is compatible to CMOS/TTL logic levels for those users desiring logic control of this function.
6. To obtain Three-State outputs, connect $\overline{\text { ENABLE }}$ (pin 17) to a logic "0" (low). Otherwise, connect ENABLE (pin 17) to a logic "1" (high).

## INPUT CONNECTIONS

| Table 1. Input Connections |
| :---: | :---: | :---: |
| INPUT VOLTAGE <br> RANGE INPUT <br> PIN JUMPER THESE <br> PINS: <br> 0 to +10 V dc <br> $\pm 5 \mathrm{~V} \mathrm{dc}$ 19 Pin 20 to GROUND <br> Pin 20 to Pin 21   |

## TIMING

Figure 3 shows the relationship between the various input signals. The timing shown in Table 2 applies over the operating temperature range and over the operating power supply range. These times are guaranteed by design.

Table 2. Signal Timing Summary

| SIGNAL | DURATION IN <br> NANOSECONDS |
| :--- | :--- |
| Start Convert <br> Pulse Width <br> Analog Input Settling Time <br> Start Convert Low to $\overline{\mathrm{EOC}}$ | 200 nSec minimum |
| High Propagation Delay | 35 nSec maximum |
| EOC Low to Previous <br> Output Data Invalid <br> Data Valid After $\overline{\text { EOC }}$ <br> Goes Low | 1320 nSec minimum |
| Enable to Output Data Valid <br> Propagation Delay | 20 nSec maximum |



| Temperature | $\mathbf{0}$ to $\mathbf{+ 7 0} \mathbf{C}$ | $\mathbf{- 5 5} \mathbf{C}$ to $\mathbf{+ 1 2 5} \mathbf{C}$ |
| :--- | :---: | :---: |
| Conversion <br> Time $(\mathrm{T1})$ | $1.0 \mu \mathrm{Sec}$. | $1.15 \mu \mathrm{Sec}$. |



NOTE: NOT DRAWN TO SCALE
Figure 3. ADC-511 Timing Diagram

## THEORY OF OPERATION

The ADC-511 employs a subranging architecture with digital error correction. Also known as a two-step method of conversion, this technique uses 7 -bits of a single flash converter in the conversion process twice to yield a final resolution of 12 bits. Refer to the connection diagram, block diagram, and timing diagram as needed.

The ADC-511 requires a maximum of 600 nanoseconds for the input signal to settle before starting a conversion. Upon conversion, switch S1 of the ADC closes and S2 opens. The input, having been configured for the appropriate range, is buffered and then digitized to 7-bits by the flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7-bit digital-to-analog converter. The DAC has 13 bits of linearity.

The first pass finished, S2 closes and S1 opens. The output of the DAC is then subtracted from the analog input. This voltage difference is amplified and converted by the 7-bit ADC. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then added by the digital correction logic to produce a 12 -bit word. EOC goes low, indicating the conversion is complete, and the output passes to the three-state output buffers.

Data from the conversion is valid and capable of being latched 20 nanoseconds after the falling edge of EOC and remains valid for 1300 nanoseconds. Data from the new conversion is valid a maximum of 20 nanoseconds after the next EOC low transition. There is a 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid at the device output.

The ADC-511's conversion rate is based upon 600 nanoseconds for analog input settling time and a 1 microsecond conversion time, yielding a minimum of 600 KHz conversion rate (changing inputs, A/D only). Retriggering of the START CONVERT pulse before EOC goes low will not initiate a new conversion.

The performance characteristics shown in Table 3 apply over the operating temperature range and over the operating power supply range unless otherwise specified. These characteristics are guaranteed by design.

Table 3. Performance vs. Temperature

| Characteristic | Value |
| :--- | :--- |
| Conversion Rate (Changing Inputs): | 600 KHz minimum |
| $+25^{\circ} \mathrm{C}$ | 600 KHz minimum |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 575 KHz minimum |
| $-55^{\circ}{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -72 dB minimum |
| Harmonic Distortion (Below FS) | -72 dB minimum |
| ${ }^{+25^{\circ} \mathrm{C}} 70^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -65 dB minimum |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |

Table 4a. Zero and Gain Adjust, Unipolar Operation

| UNIPOLAR FSR | ZERO ADJUST <br> $+1 / 2$ LSB | GAIN ADJUST <br> +FS $-\mathbf{1} 1 / 2$ LSB |
| :--- | :---: | :---: |
| 0 to +10 Vdc | +1.22 mV dc | +9.9963 V dc |

Table 4b. Zerc and Gain Adjust, Bipolar Operation

| BIPOLAR FSR | ZERO ADJUST <br> $0+1 / 2 ~ L S B$ | GAIN ADJUST <br> + FS $-11 / 2$ LSB |
| :--- | :--- | :--- |
| $\pm 5 \mathrm{Vdc}$ | +1.22 mV dc | +4.9963 V dc |

ADC-511

## CALIBRATION

Remove system errors or the small initial errors by adjusting the zero and full-scale adjustment potentiometers of the usersupplied circuit shown in Figure 4. Connect this circuit to the ADC-511's ANALOG INPUT (pin 19). Apply power and other connections as shown in Figure 2.

## Procedure

1. Refer to Table 1 for the appropriate full-scale input range (FSR). The data outputs should be connected to LED's to observe the resulting data values. Apply a pulse of 200 nanoseconds minimum to the START CONVERT input (pin 16) at a rate of 250 KHz . This rate is chosen to reduce flicker if LED's are used on the outputs for calibration purposes.

## 2. Zero Adjustments:

Apply a precision voltage reference source between the amplifier's signal input and analog ground. Use a very low-noise signal source for accurate calibration.

Adjust the output of the reference source per Tables 4 a and 4 b for the unipolar zero adjustment ( $+1 / 2 \mathrm{LSB}$ ) or the bipolar zero adjustment (zero $+1 / 2$ LSB) for the appropriate full-scale range. For unipolar operation, adjust the zero trimming potentiometer so that the output code flickers equally between 000000000000 and 000000000001 with the
 and 111111111110 with COMP BIN tied low.
Table 6. Output Coding for Uniplar Operation

| UNIPOLAR SCALE | INPUT RANGE | OUTPUT CODING <br> Straight Binary <br> Complementary <br> Straight Binary |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 to +10 V | MSB | LSB | MSB | LSB |
| +FS - 1 LSB | +9.9976V | 11111111 | 1111 | 0000 | 00000000 |
| 7/8 FS | +8.7500V | 11100000 | 0000 | 0001 | 11111111 |
| 3/4 FS | +7.5000V | 11000000 | 0000 | 0011 | 11111111 |
| 1/2 FS | +5.0000V | 10000000 | 0000 | 0111 | 11111111 |
| 1/4 FS | +2.5000V | 01000000 | 0000 | 1011 | 11111111 |
| 1/8 FS | +1.2500V | 00100000 | 0000 | 1101 | 11111111 |
| 1 LSB | $+0.0024 \mathrm{~V}$ | 00000000 | 0001 | 1111 | 11111110 |
| 0 | 0.0000 V | 00000000 | 0000 | 1111 | 11111111 |

Table 7. Output Coding for Bipolar Operation

| $\begin{array}{l}\text { BIPOLAR } \\ \text { SCALE }\end{array}$ | INPUT RANGE |  | $\begin{array}{c}\text { OUTPUT CODING } \\ \text { Complementary } \\ \text { Offset }\end{array}$ |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Binary |  |  |$]$



Figure 4. Optional Calibration Circuit

## Combining the ADC-511 with Datel's SHM-45 Sample-and-Hold Device

The application shown in Figure 6 uses the ADC-511 in conjunction with DATEL's SHM-45, a $0.01 \%$ accurate, 200 nanosecond acquisition time sample-hold. This configuration obtains a 600 KHz (minimum) throughput rate. An optional end-point calibration circuit may also be used. The optional calibration circuit has no effect on the throughput rate.

This capability is based upon the sample-hold acquisition and hold mode settling times occurring during the ADC511 's analog input settling time period of 600 nanoseconds. This timing relationship is shown in Figure 5. The optional calibration circuit would also use this time period in settling to the required accuracy before the ADC-511 determines the seven most significant bits of data.

The SHM-45 is put into the sample mode when the $\overline{\text { HOLD }}$ $\overline{\text { COMMAND }}$ is high. For continuous conversions, the sample
mode would be initiated upon EOC going low.
Upon completion of the SHM-45's acquisition mode ( 200 nanoseconds maximum), there is still an additional 400 nanoseconds required to meet the analog input settling time of the ADC-511. The SHM-45 requires 100 nanoseconds for hold mode settling. The user would adapt the START CONVERT pulse width to meet the additional time required for analog input settling. There is a 20 nanosecond minimum delay from START CONVERT low to EOC high. Therefore, if the START CONVERT pulse goes high as the HOLD COMMAND goes low, the start convert pulse width would be 380 nanoseconds wide.

As long as the 600 nanosecond analog input settling time is met, the time in the acquisition or hold mode could be varied as long as the minimum times are observed.


NOTE: NOT DRAWN TO SCALE

Figure 5. ADC-511 and SHM-45 Timing Diagram

| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| MODEL | TEMPERATURE RANGE | SEAL |
| ADC-511MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Hermetic |
| ADC-511MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetic |
| ACCESSORIES |  |  |
| Part Number | Description |  |
| TP10K | Trimming Potentiometer |  |
| TP50 | Trimming Potentiometer |  |
| A receptacle for PC board mounting can be ordered through |  |  |
| AMP Incorporated, \#3-331272-8 (Component Lead Socket), |  |  |
| 24 required. |  |  |

For high-reliability versions of the ADC-511, contact DATEL.


Figure 6. ADC-511 and SHM-45 Connection Drawing
[狍 ADC-520,ADC-521 12-Bit, Ultra-Fast, Low-Power A/D Converters

## FEATURES

- 12-Bit resolution
- 800 Nanosecond maximum conversion time
- Pin-programmable input ranges
- Internal high impedance buffer
- Low 1.6 Watts power consumption
- Three-state output buffers
- Small 32-pin DIP


## GENERAL DESCRIPTION

DATEL's ADC-520 and ADC-521 are 12bit analog-to-digital converters with conversion speeds of up to 800 nanoseconds.

Both models are identical except for the analog input voltage ranges. The ADC520 has input voltage ranges of $\pm 10 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, 0$ to +20 V and 0 to -20 Volts dc. The ADC-521 has input voltage ranges of $\pm 2.5 \mathrm{~V}$ and 0 to +5 Volts dc. Both models have internal buffer amplifiers.

The performance of these converters is based upon a digitally-correcting subranging architecture. DATEL further enhances this technology by using unique laser trimming schemes. The ADC-520 and ADC-521 are packaged in a 32-pin ceramic DIP and consume 1.6 watts.

All digital inputs and three-state outputs are TTL- and CMOS-compatible. Output coding can be in two's complement, complementary two's complement, straight binary/offset binary or complementary binary/complementary offset binary.

Both models require $\pm 15 \mathrm{~V}$ dc and +5 V dc power. Models are available in the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range. Typical applications include spectrum, transient, vibration and waveform analysis.

These devices are also ideally suited for radar, sonar, video digitization, medical instrumentation and high-speed data acquisition systems. For information on versions with high reliability screening, contact the factory.


Figure 1. ADC-520, ADC-521 Simplified Block Diagram

## MECHANICAL DIMENSIONS

 INCHES (mm)

NOTE: Pins have a 0.025 inch, $\pm 0.01$ stand-off from case.

| MECHANICAL DIMENSIONS INCHES (mm) | I/O CONNECTIONS |  |
| :---: | :---: | :---: |
|  | PIN | FUNCTION |
|  | 1 | BIT 12 OUT (LSB) |
|  | 2 | BIT 11 OUT |
| 1.101 MAX | 3 | BIT 10 OUT |
| $\longrightarrow(28,0) \longrightarrow 0.190 \mathrm{MAX}$ | 4 | BIT 9 OUT |
| $\square \frac{(4,9)}{\text { max }}$ | 5 | BIT 8 OUT |
|  | 6 | BIT 7 OUT |
| \|0.010 $\times 0.018$ | 7 | BIT 6 OUT |
| $\int$ KOVAR Pins $\quad 1 \quad 0.150 \mathrm{MIN}$. | 8 | BIT 4 OUT |
|  | 10 | BIT 3 OUT |
|  | 11 | BIT 2 OUT |
| 16 17 | 12 | BIT 1 OUT (MSB) |
| $1^{16} \quad 17$ | 13 | BIT 1 OUT ( $\overline{\mathrm{MSB}}$ ) |
|  | 14 | ENABLE |
| 五 | 15 | DIGITAL GROUND |
| Bоttom | 16 17 | +5 V COMP BIN |
| BOTTOM   <br> VIEW SPACES $(43,5)$ | 18 | REF. OUT ( +10 V dc) |
| VIEW AT 0.100 | 19 | OFFFSET ADJUST |
| $(2,5)$ | 20 | EOC |
|  | 21 | START CONVERT |
|  | 23 | RANGE 2 |
|  | 24 | INPUT HIGH |
| NOTE: Pins have a 0.025 inch, $\pm 0.01$ stand-off from case. | 25 | BIPOLAR OFFSET |
|  | 26 | INPUT LOW |
|  | 28 | +15V |
|  | 29 | BUFFER OUTPUT |
|  | 30 | BUFFER INPUT |
|  | 31 | $-15 \mathrm{~V}$ |
|  | 32 | ANALOG GROUND |

ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | LIMITS | UNITS |
| :--- | :---: | :---: |
| $+\mathbf{1 5 V}$ Supply (Pin 28) | 0 to +18 | Volts dc |
| -15V Supply (Pin 31) | 0 to -18 | Volts dc |
| $+5 V$ Supply (Pin 16) | -0.5 to +7.0 | Volts dc |
| Digital Inputs |  |  |
| (Pins 14, 17, 21) | -0.3 to +6.0 | Volts dc |
| Analog Input (Pin 24) | -15 to +15 | Volts dc |
| Lead Temp.(10 Sec.) | 300 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |

## FUNCTIONAL SPECIFICATIONS

The following specifications apply over the operating temperature range and over the operating power supply range unless otherwise specified.

| ANALOG INPUTS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Input Range (ADC-520) | - | $\pm 10$ | - | Volts dc |
|  | - | 0 to +10 | - | Volts dc |
|  | - | 0 to +20 | - | Volts dc |
|  | - | 0 to -20 | - | Volts dc |
| (ADC-521) | - | $\pm 2.5$ | - | Volts dc |
|  | - | 0 to +5 | - | Volts dc |
| Input Impedance (ADC-520) |  |  |  |  |
| Unipolar: | 1.75 | 2.5 | - | K Ohms |
| Bipolar: <br> (ADC-521) 3.75 5.0 - K Ohms |  |  |  |  |
|  |  |  |  |  |
| Unipolar: | 2.0 | 2.5 | - | K Ohms |
| Bipolar: | 1.6 | 2.0 | - | K Ohms |
| Input Capacitance | - | - | 50 | pf |
| Buffer Amplifier |  |  |  |  |
| Input Voltage | +10 |  | - | Volts dc |
| Input Impedance | - | $10^{12}$ | ${ }^{-}$ | Ohms |
| Settling Time | - | 700 | 1000 | nSec . |

DIGITAL INPUTS

| Logic "1" <br> Logic "0" <br> Logic Loading "1" <br> Logic Loading "0" | 2.0 | - - - | $\begin{gathered} - \\ 0.8 \\ 2.5 \\ -100 \end{gathered}$ | Volts dc Volts dc $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: |
| OUTPUTS |  |  |  |  |
| Resolution <br> Logic "1" <br> Logic "0" <br> Logic Loading "1" <br> Logic Loading " 0 " <br> Internal Reference <br> Voltage, +25 ${ }^{\circ} \mathrm{C}$ <br> Drift <br> External Current | 12 <br> 2.4 <br> - <br> - <br> 9.98 | $\begin{gathered} 10.0 \\ \pm 5 \end{gathered}$ | $\begin{gathered} - \\ 0.4 \\ -160 \\ 6.4 \\ \\ 10.02 \\ \pm 30 \\ 1.5 \end{gathered}$ | Bits <br> Volts dc <br> Volts dc $\mu \mathrm{A}$ mA <br> Volts dc $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ mA |
| Output Coding (Pin 17 HI ) (Pin 17 Low) <br> (Note 4) (Note 4) | Straight binary/offset binary Complementary binary Complementary offset binary <br> Two's complement Complementary two's complement |  |  |  |

[^0](1) Specifications cited are at $+25^{\circ} \mathrm{C}$. See Technical Note 1 for further information.
1-72 DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356

## TECHNICAL NOTES

1．Use external potentiometers to remove system errors or to reduce the small initial errors to zero．Use a 20 K ohm trimming potentiometer for gain adjustment with the wiper tied to pin 27．Use a 20 K ohm trimming potentiometer with the wiper tied to pin 19 for zero／offset adjustment．To operate without ad－ justment，ground pin 27 and leave pin 19 open．

2．Rated performance requires using good high frequency cir－ cuit board layout techniques．The analog and digital grounds are not connected internally．Avoid ground－related problems by connecting the digital and analog grounds to one point， the ground plane beneath the converter（versus at the power supply terminals when the power supplies are located some distance from the ground plane）．Due to the inductance and resistance of the power supply return paths，return the analog and digital ground separately to the power supplies．This pre－ vents contamination of the analog ground by noisy digital ground currents．

3．Bypass the analog and digital supplies and the +10 V refer－ ence（pin 18）to their respective grounds with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantalum electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor．Bypass the +10 V reference（pin 18）to analog ground（pin 32）the same way．

4．Obtain straight binary／offset binary output coding by typing COMP BIN（pin 17）to +5 V dc or leaving it open．The device has an internal pull－resistor on this pin．To obtain comple－ mentary binary or complementary offset binary output coding， tie the COMP BIN pin to ground．In the bipolar mode，two＇s complement output coding is available by using the MSB out－ put（pin 13）．The COMP BIN signal is compatible to CMOS／ TTL logic levels for those users desiring logic control of this function．

5．Enable the three－state outputs by connecting ENABLE （pin 14）to a logic＂ 0 ＂（low）．The ENABLE signal has no effect on $\overline{M S B}$（pin 13）which is not a three－state output and there－ fore is not controlled by the enable pin．

6．Satisfy high－speed drive requirements of the ADC－520 and ADC－521 with a wide－bandwidth，low output impedance input source such as Datel＇s SHM－45 sample－and－hold or AM－1435 amplifier．

7．The ADC－520 and ADC－521 provide an internal buffer ampli－ fier．Using this buffer provides an input impedance of $10^{12}$ Ohms，allowing the $A / D$ to be driven from a high impedance source or directly from an analog multiplexer．When using the input buffer，allow a delay equal to its settling time between in－ put level change and the negative going edge of the START CONVERT pulse．If the buffer is not required，its input should be connected to analog ground to avoid introducing noise into the converter．

## THEORY OF OPERATION

The ADC－520 and ADC－521 employ a subranging architecture with digital error correction．Also known as a two－step method of conversion，this technique uses seven bits of a single flash converter twice in the conversion process to yield a final reso－ lution of 12 bits．Refer to the connection diagram，block dia－ gram，and timing diagram as needed．

The ADC－520 and ADC－521 require a maximum of 250 nano－ seconds for the input signal to settle before starting a conver－ sion．Conversion being initiated，switch S1 of the ADC closes and S2 opens．The input，having been configured for the ap－
propriate range，is buffered and then digitized to seven bits by the flash ADC to determine the seven most signifcant bits． The seven bits of data are then stored in a register and provid－ ed to the input of a 7－bit digital－to－analog converter．The DAC has 13 bits of linearity．

The first pass finished，S2 closes and S1 opens．The output of the DAC is then subtracted from the analog input．This voltage difference is amplified and converted by the 7 －bit ADC．The re－ sult of this second conversion is then latched to determine the least seven significant bits．The outputs from the two reg－ isters are then added by the digital correction logic to produce a 12 －bit word．$\overline{\text { EOC }}$ goes low，indicating the conversion is complete，and the output passes to the three－state output buffers．

Data from the previous conversion would be valid up to 350 nanoseconds after the falling edge of the START CONVERT pulse．Data from the new conversion is valid a minimum of 25 nanoseconds before $\overline{\mathrm{EOC}}$ goes low and valid up to 350 nano－ seconds after the falling edge of the next START CONVERT pulse．There is a 10 nanosecond maximum delay after the three－state output buffers are enabled before the data is valid at the device output．

The ADC－520 and ADC－521＇s conversion rate is based upon 250 nanoseconds for input settling time and 800 nanosec－ onds conversion time，yielding a minimum of 950 KHz conver－ sion rate．Re－triggering of the START CONVERT pulse before EOC goes low will not initiate a new conversion．

## INPUT CONNECTIONS

Table 2a．ADC－520 Input Connections

| INPUT RANGE | INPUT PIN |  | CONNECT |
| :---: | :---: | :---: | :---: |
|  | W／O BUFFER | WITH BUFFER |  |
| $\pm 10 \mathrm{Vdc}$ | Pin 24 | Pin 30，tie 29 to 24 | Pin 18 to 25 |
| 0 to +10 V dc | Pin 24 | Pin 30，tie 29 to 24 | Pin 24 to 25 |
| 0 to +20 V dc | Pin 24 | DO NOT USE | Pin 26 to 25 |
| 0 to－20V dc | Pin 25 | DO NOT USE | Pin 18 to 24， 22 to 23 to 24 |

Table 2b．ADC－521 Input Connections

| INPUT <br> RANGE | INPUT PIN |  | W／O <br> BUFFER |
| :---: | :---: | :---: | :---: |
|  | CONNECT |  |  |
|  | Pin $24,22,23$ | Pin 24, tie 29 to 24 <br> Pin 30, tie 29 to 24 |  |

## TIMING

Figure 2 shows the relationship between the various input signals．The timing shown in Table 1 applies over the operating temperature range and over the operating power supply range． These times are guaranteed by design．

## ADC-520/521 T1 Timing Over Temperature

| TEMPERATURE: | $+25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: | :---: |
| Conversion <br> Time(T1) MAX. | 800 nS | 850 nS | 880 nS |



Figure 2. ADC-520, ADC-521 Timing Diagram

Table 1. Signal Timing Summary

| LINE | DURATION IN <br> NANOSECONDS |
| :--- | :--- |
| START CONVERT <br> Pulse Width <br> Analog Input Settling Time <br> START CONVERT Low to | 250 nSec minimum |
| EOC High Propagation Delay <br> START CONVERT Low to <br> Previous Output Data Invalid | 30 nSec maximum |
| Data Valid Before $\overline{\text { EOC }}$ <br> goes Low | 25 nSec minimum |
| ENABLE to Output Data Valid <br> Propagation Delay | 10 nSec maximum |

## CALIBRATION PROCEDURE

Remove system errors or the small initial errors as follows:

1. Connect the converter per Figure 3 and Tables $2 a$ and $2 b$ for the appropriate full-scale range (FSR). Apply a pulse of 50 nanoseconds minimum to the START CONVERT input (pin 21) at a rate of 500 KHz . This rate reduces flicker if LED's are used on the outputs for calibration purposes.

## 2. Zero Adjustments

Apply a precision voltage reference source between the ana$\log$ input and ground. Refer to Table $2 a$ and $2 b$ for the correct input pin. Adjust the output of the reference source per Tables 3 a and 3 b for the unipolar zero adjustment (+1/2 LSB) or the bipolar zero adjustment (zero $+1 / 2$ LSB) for the appropriate FSR. For unipolar,adjust the zero trimming potentiometer so that the output code flickers equally between

000000000000 and 000000000001 with the $\overline{\text { COMP BIN (pin }}$ 17) tied high (straight binary) or between 111111111111 and 111111111110 with the COMP BIN pin tied low (complementary binary).

For bipolar operation, adjust the potentiometer such that the code flickers equally between 100000000000 and 1000 00000001 with COMP BIN (pin 17) tied high (offset binary) or between 011111111111 and 011111111110 with COMP $\overline{\mathrm{BIN}}$ (pin 17) tied low (complementary offset binary).


Figure 3. ADC-520, ADC-521 Calibration Circuit

## Calibration (Cont.)

Two's complement and complementary two's complement requires the use of $\overline{\mathrm{MSB}}$ (pin 13) versus MSB (pin 12) as given for offset binary or complementary offset binary respectively.

## 3. Full-Scale Adjustment

Set the output of the voltage reference used in step 2 to the value shown in Table 3a or 3b for the unipolar or bipolar gain adjustment (+FS -1 1/2 LSB) for the appropriate FSR. Adjust the gain trimming potentiometer so that the output code flickers equally between 111111111110 and 11111111 1111 for COMP BIN (pin 17) tied high or between 0000 00000001 and 000000000000 for COMP BIN pin tied low. Two's complement and complementary two's complement respectively requires using $\overline{\mathrm{MSB}}$, pin 13.
4. To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Tables 4 and 5.

Table 3a. Zero and Gain Adjust, Unipolar Operation

| UNIPOLAR FSR | $\begin{aligned} & \text { ZERO ADJUST } \\ & +1 / 2 \text { LSB } \end{aligned}$ | $\begin{aligned} & \text { GAIN ADJUST } \\ & \text { +FS - } 11 / 2 \text { LSB } \end{aligned}$ |
| :---: | :---: | :---: |
| 0 to +5 V dc | $+.610 \mathrm{mV} \mathrm{dc}$ | +4.9971V dc |
| 0 to +10 V dc | +1.22 mV dc | +9.9963V dc |
| 0 to +20 V dc | +2.44 mV dc | +19.9927 V dc |
| 0 to -20V dc | -2.44 mV dc | -19.9927V dc |

Table 3b. Zero and Gain Adjust, Bipolar Operation

| BIPOLAR FSR | ZERO ADJUST <br> $\mathbf{0}+\mathbf{1 / 2} \mathrm{LSB}$ | GAIN ADJUST <br> + FS $-\mathbf{1} 1 / 2 \mathrm{LSB}$ |
| :---: | :---: | :---: |
| +10 V dc <br> +2.5 Vdc | +2.44 mV dc <br> +.610 mV dc | +9.9927 V dc <br> +2.4982 V dc |

Table 4. Output Coding for Unipolar Operation

| UNIPOLAR SCALE | INPUT RANGES,VOLTS dc |  |  | OUTPUT CODING |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 to +5V | 0 to +10 | 0 to +20V | STRAIGHT MSB | $\begin{gathered} \hline \text { BINAR } \\ \text { LSB } \end{gathered}$ | $\begin{aligned} & \hline \text { Y COMP } \\ & \text { MSB } \end{aligned}$ | P. BINARY LSB |
| +FS-1LSB | +4.9988V | +9.9976V | +19.9951V | 11111111 | 1111 | 000000 | 00000000 |
| 7/8 FS | +4.3750V | $+8.7500 \mathrm{~V}$ | +17.500V | 11100000 | 0000 | 00011 | 1111111 |
| 3/4 FS | +3.7500V | +7.5000V | +15.000V | 11000000 | 0000 | 00111 | 1111111 |
| 1/2 FS | +2.5000V | $+5.0000 \mathrm{~V}$ | $+10.000 \mathrm{~V}$ | 10000000 | 0000 | 01111 | 1111111 |
| 1/4 FS | +1.2500V | $+2.5000 \mathrm{~V}$ | +5.0000V | 01000000 | 0000 | 10111 | 1111111 |
| 1/8 FS | +0.0024V | +1.2500V | +2.5000V | 00100000 | 0000 | 1101 | 1111111 |
| 1 LSB | $+0.0012 \mathrm{~V}$ | +0.0024V | +0.0048V | 00000000 | 0001 | 1111 | 1111110 |
| 0 | 0.0000 V | 0.0000 V | 0.0000 V | 00000000 | 0000 | 11111 | 1111111 |

Table 5. Output Coding for Bipolar Operation


THEORY OF OPERATION (ADC-520/521 and SHM-45)
This theory of operation describes the ADC-520 and ADC-521 operation in conjunction with DATEL'S SHM-45. The SHM-45 sample-and-hold device captures fast signals for the ADC-520/ 521 to then digitize. Figure 4 shows a typical ADC/SHM circuit.

The SHM-45, upon acquiring the input signal on the hold capacitor (200 nanoseconds maximum acquisition time to $0.01 \%$ ), is put into the hold mode prior to the analog-to-digital conversion. In the hold mode, the SHM-45 requires a maximum of 100 nanoseconds to have its output buffer settle to $0.01 \%$ accuracy. The ADC-520 and ADC-521 require a maximum of 250 nanoseconds for the input signal to settle before starting a conversion. The input of the ADC-520 and ADC-521 starts settling to its final value while the SHM-45 is in the acquisition mode.

At the end of the SHM-45's hold mode settling time, the A/D's input is fully settled. The missing 150 nanoseconds of the required maximum analog input settling time is made up by the time the sample/hold is in the acquisition mode.

To assure the SHM-45 has 200 nanoseconds maximum acquisition time, the START CONVERT pulse should be given a minimum of 190 nanoseconds after the desired start of the acquisition time. The width of the START CONVERT pulse should be 105 nanoseconds minimum to assure a hold mode settling time of 100 nanoseconds. The 105 nanoseconds takes into account the min/max propagation delays of the start convert low to $\overline{\mathrm{EOC}}$ high propagation delays.

The overall throughput using the ADC-520/521 and the SHM45 consists of 200 nanoseconds for the sample time, 100 nanoseconds for the hold and input settling time, 15 nanoseconds

Table 6. Performance Characteristics

| CHARACTERISTIC | VALUE |
| :---: | :---: |
| Conversion Rate (Changing |  |
| $\xrightarrow{\text { anpuats): }}$ | 950 KHz minimum |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 900 KHz minimum |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 880 KHz minimum |
| Harmonic Distortion (Below FS) | -72 dB minimum |
| $0^{\circ} \mathrm{C}$ 价+7000 | -72 dB minimum |
| ${ }^{-55}{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -65 dB minimum |

Figure 4. ADC/SHM Connection Diagram

for observance of $\mathrm{min} / \mathrm{max}$ propagation delays and 800 nanoseconds for the conversion process. The system achieves a guaranteed throughput rate of 897 KHz over a period of 1,115 nanoseconds maximum.

Refer to Figure 5 for the ADC-520/521 and SHM-45 timing. The performance characteristics shown in Table 6 apply over the operating temperature range and over the operating power supply range unless otherwise specified. These characteristics are guaranteed by design.


Figure 5. ADC/SHM Timing Diagram

## ORDERING INFORMATION



## FEATURES

- 13 Microseconds maximum conversion time
- Totally adjustment-free
- Industry standard converter
- High-reliability versions available
- Low power consumption


## GENERAL DESCRIPTION

DATEL's ADC-5210 Series are high performance, hybrid, 12-bit successive approximation A/D converters. These devices combine high speed with extreme accuracy to provide the best possible performance in systems that require low power consumption, adjustment free operation, and miniature size.

Active laser trimming of highly stable thinfilm resistor networks eliminates the need for external adjustment circuits. Full-scale absolute accuracy error is $\pm 0.05 \%$ FSR maximum at $+25^{\circ} \mathrm{C}$ and only $\pm 0.4 \%$ FSR maximum over the full military operating temperature range. Zero error is a maximum of only $\pm 0.025 \%$ FSR. Conversion Time is $13 \mu$ seconds maximum, allowing full accuracy with a 1 MHz clock.
These devices are available in three factory set input ranges: 0 to $+10 \mathrm{~V} \mathrm{dc}, \pm 5 \mathrm{~V}$ dc, and $\pm 10 \mathrm{~V}$ dc. Models are available with an internal reference, or, for improved overall accuracy, requiring an external reference. Each model guarantees no missing codes over the full operating temperature range.
Other significant features include serial or parallel output data, 1W maximum power consumption, and a $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Gain Tempco. Digital outputs are TTLcompatible and output coding is complementary binary for unipolar operation and complementary offset binary for bipolar operation.

Models are available specified over the full military operating temperature range of -55 to $+125^{\circ} \mathrm{C}$ and commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ}$, operating temperature ranges.

All models require $\pm 15 \mathrm{~V}$ dc and +5 V dc for operation and are packaged in a 24-pin, hermetically sealed, ceramic package.


MECHANICAL DIMENSIONS
INCHES (MM)
INPUT/OUTPUT CONNECTIONS


| PIN | FUNCTION |
| :---: | :--- |
| 1 | START CONVERT |
| 2 | + 5V SUPPLY |
| 3 | SERIAL OUTPUT |
| 4 | BIT 6 OUT |
| 5 | BIT 5 OUT |
| 6 | BIT 4 OUT |
| 7 | BIT 3 OUT |
| 8 | BIT 2 OUT |
| 9 | BIT 1 OUT (MSB) |
| 10 | NO CONNECTION |
| 11 | ANALOG GROUND |
| 12 | REF. IN/OUT• |


| PIN | FUNC IION |
| :--- | :--- |
| 13 | - $15 V$ SUPPLY |
| 14 | ANALOG INPUT |
| 15 | $+15 V$ SUPPLY |
| 16 | BIT 12 OUT (LSB) |
| 17 | BIT 11 OUT |
| 18 | BIT 10 OUT |
| 19 | BIT 9 OUT |
| 20 | BIT 8 OUT |
| 21 | BIT 7 OUT |
| 22 | EO.C. (STATUS) |
| 23 | DIGITAL GROUND |
| 24 | CLOCK INPUT |

-THE ADC-5211, 5212, AND 5216 HAVE AN INTERNAL REFERENCE. THE ADC-5214 AND 5215 REQUIRE AN EXTERNAL REFERENCE.


## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc supplies, $\mathrm{V}_{\mathrm{REF}}=-\mathbf{1 0 . 0 0 0 \mathrm { V }}$, unless otherwise noted.



## TECHNICAL NOTES

1. The use of proper layout and decoupling techniques are required to obtain rated performance. The ground pins (pins 11 \& 23) are not connected internally, and therefore must be connected externally as directly as possible. They should be connected to the system analog ground, preferably through a large ground plane underneath the package. Power supplies should be bypassed to ground at the supply pins with $1 \mu \mathrm{~F}$ electrolytic capacitors in parallel with 0.01 F ceramic capacitors.
2. These converters can be made to continuously convert by tying the E.O.C. output (Pin 22) to the start convert input (Pin 1). When connected in this manner, the E.O.C. (START CONVERT) will go low at the end of conversion and the next rising edge of the clock will reset the converter and bring the E.O.C. (START CONVERT) high again. The MSB will be set on the next rising clock edge. The E.O.C. (status) will be low for approximately one clock period following each conversion.
3. The absolute accuracy error of an $A / D$ converter is defined as the difference between the theoretical analog input voltage required to produce a given digital output and the unadjusted analog input voltage actually required to produce the same code. Because
this error is measured and specified without adjustment, it includes all factors that may affect the devices accuracy at the point of measurement: offset error, linearity error, gain error, and noise error.
4. Because of propagation delays, the LSB of any given conversion may not be valid until a maximum of 30 nanoseconds after the E.O.C. (status) output has returned low. If the E.O.C. is used to strobe latches holding output data, adequate delays must be provided. Gate delays may be employed or the E.O.C. can be made the input of a D flip flop whose clock input is the same as the converter clock. Connected in this manner, the Q output will change one clock period after the E.O.C. changes. If the converter is connected in the continuous mode, the E.O.C. can be NORed with the converter clock to produce a positive strobe pulse $1 / 2$ period wide, $1 / 2$ period after the E.O.C. output has gone low. The rising edge of the pulse can be used to latch data after each conversion.
5. Applications of these converters that require the use of sample-hold may be satisfied by DATEL's SHM-4860, a high speed hybrid unit featuring a 200 nanosecond acquisition time and 0.01\% accuracy.

TIMING \& CONNECTION

## TIMING DIAGRAM



NOTES: 1. The converter is reset by holding the START CONVERT low during a low to high clock transition. The START CONVERT must be low for a minimum of 25 nanoseconds prior to the clock transition. After the START is set high, the conversion will begin on the next rising clock edge. The START CONVERT may be set low at any time during a conversion to reset and begin again.

DIGITAL OUTPUT CODING

| DIGITAL OUTPUT | ANALOG INPUT VOLTAGE |  |  |
| :---: | :---: | :---: | :---: |
|  | $\begin{gathered} 0 \mathrm{TO}+10 \mathrm{~V} \\ \text { ADC-5216 } \end{gathered}$ | $\begin{gathered} \pm 5 \mathrm{~V} \\ \text { ADC-5211, } 5214 \end{gathered}$ | $\begin{gathered} \pm 10 \mathrm{~V} \\ \text { ADC-5212,5215 } \end{gathered}$ |
| 000000000000 | $+10.0000 \mathrm{~V}$ | $+5.0000 \mathrm{~V}$ | $+10.0000 \mathrm{~V}$ |
| 000000000001 | + 9.9976V | $+4.9976 \mathrm{~V}$ | + 9.9951V |
| 011111111111 | + 5.0024 V | + 0.0024 V | + 0.0049V |
| 100000000000 | + 5.0000 V | 0.0000 V | 0.0000 V |
| 111111111110 | + 0.0024 V | -4.9976V | - 9.9951V |
| 111111111111 | 0.0000 V | $-5.0000 \mathrm{~V}$ | $-10.0000 \mathrm{~V}$ |

2. At the end of conversion, the E.O.C. will remain low until the converter is reset. The parallel data is valid for the entire time the E.O.C. is low.
3. The serial output is non-return to zero.

## TRIGGERING WITH A POSITIVE EDGE



The ADC-5210 Series A/D's may be made to start converting on a positive going edge by employing the circuit shown. The rising edge of the start signal will drive the output of IC2 low. The converter will reset on the next rising clock edge. When the converter resets, the status output (pin 22) goes high, the output of IC1 goes low; and since the start signal is still high, the output of IC2 goes high allowing the conversion to continue immediately. The start signal should be brought low before the conversion is complete.

## APPLICATIONS

## SERIAL TO PARALLEL CONVERSION



## SHORT CYCLE CONTINUOUS CONVERTING



IC $=7400$

To continuously convert at N bits, the circuit shown may be used. The output of bit $(N+1)$ acts like a status when one converts at N bits. The START CONVERT input is made the AND function of bit $(\mathrm{N}+1)$ and the STATUS output to prevent the possibility of a lock up condition at power-on.

## CLOCK INPUT



If an application requires less than 12 bits resolution, the ADC-5210 Series may be truncated to the desired number of bits, with a proportionate decrease in conversion time, by using the circuit shown. With this circuit the start convert and E.O.C. signals function normally.

| ORDERING INFORMATION |  |  |  |
| :---: | :---: | :---: | :---: |
| MODEL NO. | INPUT VOLT. RANGE | REFERENCE | OPERATING TEMP. RANGE |
| $\begin{aligned} & \text { ADC-5211 } \\ & \text { ADC- } 5211 \mathrm{H} \end{aligned}$ | $\pm 5 \mathrm{~V}$ | Internal Internal | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -55 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| $\begin{aligned} & \text { ADC-5212 } \\ & \text { ADC- } 5212 \mathrm{H} \end{aligned}$ | $\begin{aligned} & \pm 10 \mathrm{~V} \\ & \pm 10 \mathrm{~V} \end{aligned}$ | Internal Internal | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -55 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| $\begin{aligned} & \text { ADC-5214 } \\ & \text { ADC-5214H } \end{aligned}$ | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \end{aligned}$ | External External | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -55 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| ADC-5215 <br> ADC-5215H | $\begin{aligned} & \pm 10 \mathrm{~V} \\ & \pm 10 \mathrm{~V} \end{aligned}$ | External External | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -55 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| ADC-5216 ADC-5216H | $\begin{aligned} & 0 \text { to }+10 \mathrm{~V} \\ & 0 \text { to }+10 \mathrm{~V} \end{aligned}$ | Internal Internal | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -55 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| For military devices compliant to MIL-STD-883, consult the factory. |  |  |  |

## FEATURES

- Parallel or serial bus interface
- 12 Bits with plus sign and overrange
- Differential signal and reference inputs
- Low noise
- Low power


## GENERAL DESCRIPTION

DATEL's ADC-7109 is a low power, 12-bit integrating A/D converter designed to interface directly to 8 - or 16 -bit $\mu \mathrm{P}$ data busses without any external active component requirements. Output data may be accessed directly under the control of two byte enable and chip select inputs for parallel bus interface or data may be transmitted serially via industry standard UART in the handshake mode.
The ADC-7109 is completely self contained including a buffer amplifier, integrator, comparator, clock oscillator with scaling circuit, 12 -bit binary counter with output latches and TTL-compatible threestate output drivers, data bus control and UART handshake logic.
Important features of the ADC-7109 include a typical input bias current of 1 pA , less than $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ zero drift, typical input noise of $15 \mu \mathrm{~V}_{\text {peak-to-peak }}$ and a power consumption of only 20 mW . The combination of $\mu \mathrm{P}$ compatibility, low cost and high accuracy make the ADC-7109 an ideal choice for remote data logging applications and true differential analog and reference inputs allow for measurement of bridge type transducers.
The ADC-7109 is available for operation over the commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and is packaged in a 40-pin plastic DIP.
NOTE: The ADC-7109 is a CMOS device. However, all the inputs are fully protected against static discharge and no special handling precautions are necessary.


## ABSOLUTE MAXIMUM RATINGS

| $\begin{aligned} & +V_{s} \\ & -V_{s} \end{aligned}$ | $\begin{gathered} +6.2 \mathrm{~V} \\ -9 \mathrm{~V} \end{gathered}$ |
| :---: | :---: |
| Analog Input Voltage Range ${ }^{1}$ | $+V_{S}$ to $-V_{S}$ |
| Reference Input Voltage Range ${ }^{1}$ | $+V_{S}$ to $-V_{S}$ |
| Digital Input Voltage Range (Pins 2-27) ${ }^{\mathbf{2}}$ | $\begin{aligned} & +\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V} \\ & \mathrm{GND}-0.3 \mathrm{~V} \end{aligned}$ |
| Power Dissipation | 500 mW at $70^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 5 \mathrm{~V}$ Supplies unless otherwise noted.

| ANALOG INPUT CHARACTERISTICS |  |
| :---: | :---: |
| Type Analog Input. | Differential |
| Zero Input Reading, max. (Octal Reading) ${ }^{\mathbf{3}}$ | $+00008$ |
| Ratiometric Reading, max. (Octal Reading) ${ }^{4}$ | 40008 |
| Input Leakage Current, max. ( $\mathrm{V}_{\mathrm{IN}}=\mathbf{O V}$ ) $\ldots$ | 10 pA |
| Common Mode Rejection Ratio ${ }^{13}$. . . . . . | 86 dB |
| Input Common Mode Voltage Range, min. max. | $-V_{S}$ plus 1.5 V <br> $+V_{S}$ minus 1.0 V |
| DIGITAL INPUT |  |
| Control I/O Pull-up Current ${ }^{5}$ Control I/O Loading, max. ${ }^{6}$ Input Voltage Range ${ }^{7}$ (Pins 18-21, 26, 27) | $5 \mu \mathrm{~A}$ |
|  | 50 pF |
|  |  |
|  | 2.5 V |
| Low, max. | 1 V |
|  | $5 \mu \mathrm{~A}$ |
| (Pins 17, 24)Input Pull-down Current (Pin 21) | $25 \mu \mathrm{~A}$ |
|  | $5 \mu \mathrm{~A}$ |
| Mode Input Pulse Width, min. . . . . . . . . . . . . . | 50 nsec. |
| OUTPUT CHARACTERISTICS |  |
| Output Voltage, ${ }^{10}$ high min.................. $\quad 3.5 \mathrm{~V}$ at $100 \mu \mathrm{~A}$  <br> low max. ............. 0.4 V at 1.6 mA |  |
| Output Leakage Current, max. (Pins 3-16) .. $1 \mu \mathrm{~A}$ |  |
| Reference Output Voltage, min. . . . . . . . . -2. |  |
|  |  |
|  |  |
| Suffered Oscillator Output Current, 11 high . ${ }_{\text {l }}$ |  |
|  |  |
| Buffered low | 5 mA |
| PERFORMANCE |  |
| Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . 12-bits, plus sign and |  |
| Non-Linearity, max. |  |
|  |  |
| Roll-over Error ${ }^{12}$. . . . . . . . . . . . . . . . . . . . . $\pm 1$ Count |  |
| Noise, peak-to-peak ${ }^{14}$. . . . . . . . . . . . . . . . . $15 \mu \mathrm{~V}$ |  |
| Zero Drift, max. . . . . . . . . . . . . . . . . . . . . . $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |  |
| $\begin{array}{ll}\text { Scale Factor Tempco, max. }{ }^{15} \ldots \ldots \ldots \ldots . & 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \text { Reference Output Tempco } & { }^{16} \ldots \ldots \ldots \ldots . . \\ 80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\end{array}$ |  |
|  |  |
| FOOTNOTES: |  |
| 1. Positive or negative input. Input voltage can exceed the supply voltage provided the input current is limited to $100 \mu \mathrm{~A}$. |  |
| 2. It is recommended that no inputs from sources other than the devices supply be applied to the device before its power supply is established, and in multiple supply systems, the supply to the device be activated first. T avoid destructive device latchup. |  |
| 3. $\mathrm{Vin}=0.0 \mathrm{~V}$, Full-Scale $=409.6 \mathrm{mV}$. |  |
| 4. $\mathrm{Vin}=\mathrm{Vref}=204.8 \mathrm{mV}$. |  |
| 5. Pins 18, 19, 20. Vout $=+V_{s}$ minus $3 V$. Mode input at ground. <br> 6. HBEN (Pin 19) LBEN (pin 18). |  |
|  |  |
| 7. With respect to ground. |  |
| 8. Vout $=+\mathrm{V}_{\mathrm{s}}$ minus 3V. |  |
| 9. Vout = Ground plus 3V. |  |
| 10. Pins 2 through 16, 18, 19 and 20. |  |
| 11. Vout $=2.5 \mathrm{~V}$. |  |
| 12. Difference in reading for equal positive and negative inputs near full-scale |  |
| 13. $\mathrm{Vcm} \pm 1 \mathrm{~V}, \mathrm{Vin}=0 \mathrm{~V}$. Full-scale $=409.6 \mathrm{mV}$. |  |
| 14. Not exceeded $95 \%$ of the time. |  |
| 15. Vin $=408.9 \mathrm{mV}$. External reference tempco $=0 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. |  |
| 16. $25 \mathrm{k} \Omega$ between $+\mathrm{V}_{\mathrm{s}}$ and reference output. |  |
| 17. Vin $=0$. Crystal oscillator 3.58 MHz . Pins 2-21, 25 | , 27, 29, open. |


| POWER REQUIREMENTS |  |
| :---: | :---: |
| Supply Voltage | $\pm 5 \mathrm{~V} \mathrm{dc}$ |
| Supply Current ( + $\mathrm{V}_{\text {s }}$ to GND.) max. ${ }^{17}$ | 1.5 mA |
| Supply Current ( $+\mathrm{V}_{\text {s }}$ to $-\mathrm{V}_{\text {s }}$ ) max. ${ }^{17}$. | 1.5 mA |
| PHYSICAL/ENVIRONMENTAL |  |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering 60 sec .) | $3^{300}{ }^{\circ} \mathrm{C}$ |
| Package.. | 40 Pin Plastic DIP |

## TECHNICAL NOTES

1. Differential voltages from 1.0 V below the positive supply to 1.5 V above the negative supply can be applied to the device's input. In this range, the system has a typical CMRR of 86 dB . However, since the integrator also swings with the common mode voltage, care must be taken to assure that the integrator output does not saturate. To avoid this, the integrator swing can be reduced to less than the recommended 4 V full scale with some loss of accuracy. The integrator output can swing to within 0.3 V of either supply without loss of linearity.
2. The buffer amplifier and integrator have a Class $A$ output stage with $100 \mu \mathrm{~A}$ of quiescent current. They supply $20 \mu \mathrm{~A}$ of drive current with negligible non-linearity. The integrating resistor should be large enough to remain in this very linear region over the input voltage range, but small enough that undue leakage requirements are not placed on the PC board. For a full-scale range of $4.096 \mathrm{~V}, 200 \mathrm{k} \Omega$ is optimum; for $409.6 \mathrm{mV}, 20 \mathrm{k} \Omega$ should be used. For other values of fullscale: $\mathrm{R}_{\mathrm{INT}}=\mathrm{V}_{\mathrm{FS}} / 20 \mu \mathrm{~A}$.
3. The integrating capacitor should be selected to give the maximum integrator output voltage swing without saturating the integrator (approximately 0.3 V from either supply). The value for the integrating capacitor is given by the following equation: $\mathrm{C}_{\text {INT }}=\left(2048 \times \mathrm{T}_{\text {CLOCK }}\right)(20 \mu \mathrm{~A}) /$ Integrator $\mathrm{V}_{\text {OUT }}$ Swing. The integrating capacitor should be selected to have low dielectric absorption to prevent roll-over errors. Many types of capacitors are adequate for this application, however, polypropylene capacitors will give undetectable errors up to $+70^{\circ} \mathrm{C}$.
4. The value of the auto zero capacitors depends upon the requirements of the applications. For example, for a full-scale voltage range of 409.6 mV , where noise is a major consideration and the integrating resistor is very small, a value of $\mathrm{C}_{\mathrm{AZ}}$ twice $\mathrm{C}_{\mathbb{I N T}}$ is optimum. Similarly, for a full-scale range of 4.096 V , where recovery is more important than noise, a value of $C_{A Z}$ equal to half $C_{I N T}$ is recommended.
5. The analog input required to generate a full-scale output of 4096 counts is $\mathrm{V}_{\mathbb{I N}}=2 \mathrm{~V}_{\text {REFF }}$. Thus, for a normalized scale, a reference of 2.048 V should be used for a 4.096 V full-scale, and 204.8 mV for a 0.4096 V full-scale. However, in many applications where the A/D is sensing the output from a transducer, a scale factor other than the unity between the absolute output voltage to be measured and a desired digital output will exist. For example, in a weighing system, a fullscale reading may be desired with 0.682 V from the transducer. In this case, rather than dividing the input down to 409.6 mV , it should be applied directly and a reference voltage of 0.341 V should be used. Values for $\mathrm{R}_{\text {INT }}$ and $\mathrm{C}_{\text {INT }}$ would be 34 K and $0.15 \mu \mathrm{~F}$.
6. The stability of the reference is a major factor in the overall absolute accuracy of the converter. It is recommended that an external high quality reference be used where the ambient temperature is not controlled or where high-accuracy absolute measurements are being made.

If using the internal reference, REF OUT (Pin 29) should be connected to - REF IN (Pin 39), and + REF IN should be connected to the wiper of a precision trimpot between REF OUT and $+V_{\text {S }}$. (See typical connections.)

## PIN DESCRIPTION

## INPUT/OUTPUT CONNECTION AND DESCRIPTION

| PIN | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | DIGITAL GROUND | Ground return for all digital logic. |
| 2 | STATUS | Output - High during integrate and deintegrate until data is latched. <br> - Low when analog section is in AutoZero configuration. |
| 3 | POLARITY | High for Positive Input |
| 4 | OVER-RANGE | High if Overranged |
| 5 | Bit 12 (MSB) |  |
| 6 | Bit 11 |  |
| 7 | Bit 10 |  |
| 8 | Bit 9 |  |
| 9 | Bit 8 |  |
| 10 | Bit 7 | Data Bits. Three-State Output |
| 11 | Bit 6 |  |
| 12 | Bit 5 |  |
| 13 | Bit 4 |  |
| 14 | Bit 3 |  |
| 15 | Bit 2 |  |
| 16 | Bit 1 (LSB) |  |
| 17 | TEST | Input High - Normal Operation. Input Low - Forces all bit outputs high, and disables internal clock. When returned high and 1 clock pulse is input, the counter outputs will enter negative state. Must be tied high if not used. Note: This input is used for test purposes only. |
| 18 | LBEN | Low Byte Enable - With Mode (Pin 21) low, and CE/LOAD (Pin 20) low, taking this pin low activates low order byte outputs B1-B8. |
| 19 | HBEN | High Byte Enable - With Mode (Pin 21) low, and CE/LOAD (Pin 20) low, taking this pin low activates high order byte outputs B9-B12, polarity and overrange outputs. |
| 20 | $\overline{C E / L O A D}$ | Chip Enable Load - With Mode (Pin 21) low, $\overline{C E / L O A D}$ serves as a master output enable. When high, B1-B12, polarity and overrange outputs are disabled. <br> - With Mode (Pin 21) high, this pin serves as a load strobe used in handshake mode. |


| PIN | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: |
| 21 | MODE | Input Low - Direct output mode where CE/LOAD (Pin 20), HBEN (Pin 19) and LBEN (Pin 18) act as inputs directly controlling byte outputs. Input Pulsed High - Causes immediate entry into handshake mode. Input High - Enables CE/LOAD (Pin 20), $\overline{\text { HBEN (Pin 19) and LBEN (Pin 18) }}$ as outputs, handshake mode will be entered and will be valid at the end of conversion. |
| 22 | OSC IN | Oscillator Input |
| 23 | OSC OUT | Oscillator Output |
| 24 | OSC SELECT | Oscillator Select - Input high configures OSC IN, OSC OUT, BUF OSC OUT as RC oscillator - clock will be same phase and duty cycle as BUF OSC OUT. <br> - Input low configures OSC IN, OSC OUT for crystal oscillator - clock frequency will be $1 / 58$ of frequency at BUF OSC OUT. |
| 25 | BUF OSC OUT | Buffered Oscillator Output |
| 26 | RUN/ $\overline{H O L D}$ | Input High - Conversions continuously performed every 8192 clock pulses. Input Low - Conversion in progress completed, converter will stop in AutoZero 7 counts before integrate. |
| 27 | SEND | Input - Used in handshake mode to indicate ability of an external device to accept data. <br> Must be tied high if not used. |
| 28 | $-V_{S}$ | Negative Supply Voltage - Nominally -5 V with respect to GND (Pin 1). |
| 29 | REF OUT | Reference Voltage Output - Nominally, 2.8 V down from $+\mathrm{V}_{\mathrm{S}}$ (Pin 40). |
| 30 | BUFFER | Buffer Amplifier Output |
| 31 | AUTO-ZERO | Auto-Zero Mode Select |
| 32 | INTEGRATOR | Integrator Output |
| 33 | COMMON | Analog Common - System is autozeroed to COMMON. |
| 34 | - ANALOG IN | Negative Differential Analog Input |
| 35 | + ANALOG IN | Positive Differential Analog Input |
| 36 | + REF IN | Positive-Differential Reference Input |
| 37 | + REF CAP | Positive Reference Capacitor Connection |
| 38 | - REF CAP | Negative Reference Capacitor Connection |
| 39 | - REF IN | Negative Differential Reference Input |
| 40 | $+V_{S}$ | Positive Supply Voltage - Nominally +5 V with respect to GND (Pin 1). |

## TIMING AND CONNECTION

TYPICAL CONNECTION
(TEST CIRCUIT)

$* R_{\text {INT }}=20 \mathrm{~K}$ FOR 0.2 V REF
200K FOR 2.0V REF

NOTES: INPUTS SHOULD SWING FROM GND TO $+V_{S}$ FOR MINIMUM POWER CONSUMPTION. TTL DRIVEN INPUT SHOULD HAVE 3-5K』2 PULL-UP RE. SISTORS ADDED FOR MAXIMUM NOISE IMMUNITY.


## THE CONVERSION PROCESS

There are three steps in the conversion process for the ADC-7109:

1. Auto Zero
2. Signal Integrate
3. Deintegrate

In the auto zero step, the high and low inputs are internally disconnected from the pins and shorted to analog common. At this point, the reference capacitor is charged to the reference voltage. Then a feedback loop is closed to charge the autozero capacitor ( $C_{A Z}$ ) which compensates for offset voltages in the buffer amplifier, integrator and comparator. The offset referred to the input is less than $10 \mu \mathrm{~V}$.
In the signal integrate step, the auto-zero loop is opened and the inputs are connected (internally) back to the external pins. At this point, the differential signal between the inputs is integrated for a fixed time of 2048 clock periods. Upon completion of this phase, the polarity of the integrated signal is determined.
The deintegrate step is the final phase. Here, the negative input is connected to analog common and the positive input is connected across the previously charged reference capacitor, which returns the integrator output to the zero crossing (from auto-zero step) with a fixed slope. Thus, the time for the output to return to zero is proportional to the input signal.


## NOTE

The conversion rate is determined by the clock rate ( 8192 clock periods per cycle) with the RUN/HOLD input left open or connected to $+V_{S}$.

If RUN/TMOLD goes low any time during the Deintegrate phase after zero crossing has occurred, the deintegrate phase will terminate and the converter will go to auto zero. This feature can be used to save time in deintegrate after zero crossing.

# TIMING AND OPERATION 

## DIRECT MODE OUTPUT



DOTTED LINE INDICATES HIGH IMPEDANCE STATE.

With MODE input low, the data outputs (bits 1-8 low order byte, bits 9-12, polarity and overrange high order byte) are accessible under control of the byte and chip enable terminals as inputs. These three inputs are active low, and are provided with pullup resistors to ensure an active high level when left open.
Note that the control inputs are asynchronous with respect to the internal clock-the data may be accessed at any time. Therefore it is possible to access the data while it is being updated which could result in scrambled output data. To prevent this, the access of data should be synchronized with the conversion cycle by monitoring the STATUS output. Data is never updated while STATUS is low.

## HANDSHAKE MODE

The handshake mode is an alternative means of interfacing the ADC-7109 to digital systems. In this mode, the A/D actively controls the flow of data rather than passively responding to chip and byte enable inputs and can be interfaced directly to industry standard UART's with no external logic.

The device enters the handshake mode when the MODE input is held high after new data has entered the output latches at the end of every conversion performed. (See timing diagrams.) The MODE input may also be used to trigger entry into the handshake mode on demand. Any time during the conversion cycle,


## TIMING AND OPERATION (CONT)

the MODE input can be pulsed from low to high and the device will immediately enter the handshake mode. If the pulse occurs while new data is being stored, entry into handshake mode will be delayed until the data is stable. While in the handshake mode, the MODE Input will be ignored, and although conversions will still be performed, data updating will be inhibited until the output cycle is completed and clears the handshake mode.
The timing diagram (Handshake With SEND Held High) shows the sequence of the output cycle with the SEND input held high. The handshake mode is entered after the data latch pulse (generated internally). The SEND input (held high) is sensed on the same high to low internal clock edge. On the next low to high clock edge, the $\overline{C E / L O A D}$ and HBEN terminals go low
enabling the high-order byte (bits 9 through 12, polarity and overrange). The CE/LOAD terminal remains low for one clock period only, the data outputs remain active for $11 / 2$ clock periods, and the high byte enable remains low for 2 clock periods. Note that the CE/LOAD terminals low level or low to high edge may be used as a synchronizing "OUTPUT"' signal to ensure valid data, and the byte enable terminal as an "OUTPUT" may be used as a byte identification flag (in the handshake mode only). With the SEND input remaining high, the converter completes the output cycle using CE/LOAD and LBEN while the low order byte outputs (bits 1 through 8) are activated. When both bytes are sent, the handshake mode is terminated.

## TYPICAL UART INTERFACE TIMING. (HANDSHAKE MODE)



## HANDSHAKE MODE (CONT)

The send input may be utilized in delaying portions of the output sequence, or handshake to ensure correct data transfer. The timing diagram (typical UART interface timing) shows the relationships when using the ADC-7109 with an industry standard UART to interface to serial data channels. In this type of interface, the SEND input of the ADC-7109 is driven from the TBRE (Transmitter Buffer Register Empty) output of the UART, and the CE/LOAD terminal drives the TBRL (Transmitter Buffer Register Load) input of the UART. The data outputs of the ADC-7109 are paralleled into the Transmitter Buffer Register inputs of the UART.
Assuming the UART Transmitter Buffer Register is empty, the SEND input will be high when the handshake mode is entered after new data is stored. After the SEND input is sensed, the CE/LOAD and HBEN terminals will go low, activating the high order byte outputs. At the end of 1 clock period, the CE/LOAD goes low and the high order byte data is clocked into the UART TBR. The UART TBR output will now go low, which stops the output cycle with the HBEN output low, and high order byte outputs active. After the output data has been transferred to the UART transmitter register and cleared the TBR, the TBRE output returns high. On the next clock high to low edge, the high order byte outputs are disabled, and $1 / 2$ clock pulse later, the HBEN terminal returns high, and the CE/LOAD and $\overline{\text { LBEN }}$ outputs go low, activating the low order byte outputs. The low order byte outputs are similarly clocked into the UART (when CE/LOAD returns high) transmitter buffer register and TBRE again goes low. When TBRE returns high, it is sensed on the next high to low clock edge, disabling the data outputs. One half clock pulse later, the handshake mode is cleared, and the $\overline{C E / L O A D}, \overline{H B E N}$ and $\overline{\text { LBEN }}$ terminals return high and stay active as long as the MODE input stays high.
While the MODE input is high, the ADC-7109 will output the results of every conversion except those completed during a handshake operation. A low to high pulse (edge triggered) on the MODE input will enter the handshake mode and handshake output sequence may be performed on demand.

*POSITIVE TRANSITION CAUSES ENTRY INTO HANDSHAKE MODE

## TIMING AND OPERATION (CONT)

The timing diagram (Handshake Triggered by Mode Input) shows a handshake output sequence triggered by such an edge. The SEND input is shown as being low when the converter enters the handshake mode. In this case, the entire output sequence is under the control of the SEND input, and the sequence for the high order byte is similar to the low order byte. This timing diagram also shows the output sequence taking longer than the conversion cycle. Note that conversions are still performed with the STATUS output and RUN/HOLD input functioning normally. The only difference is that new data will not be latched when in handshake mode and is therefore lost.

## OSCILLATOR ${ }^{1}$

## CRYSTAL OSCILLATOR

 CRYSTAL

## CRYSTAL OSCILLATOR

Using an inexpensive 3.58 MHz TV crystal provides an integration time given by:

$$
\mathrm{T}=(2048 \text { clock periods }) \times \frac{58}{3.58 \mathrm{MHz}}=33.18 \mathrm{msec} .
$$

Note this is very close to two 60 Hz periods or 33.33 milliseconds. The error is less than $1 \%$ which yields better than 40 dB 60 Hz rejection. The ADC-7109 will operate reliably at conversion speeds of up to $30 /$ second, which corresponds to a clock frequency of 245.8 kHz . See Crystal Oscillator Connection.
To overdrive the internal oscillator, the overdriving signal is applied to the OSCILLATOR INPUT and the OSCILLATOR OUTPUT is left open. The internal clock frequency will be of the same frequency, duty cycle and phase as the input when the OSCILLATOR SELECT input is left open. With the OSCILLATOR SELECT at ground, the clock will be a factor of 58 below the input frequency.

## APPLICATIONS

## DIRECT INTERFACE TO INTEL 8080/8055



The three-state output capability of the ADC-7109 enables it to be interfaced directly to most microprocessor busses. Note that system timing in this type of interface should be carefully considered to be sure that requirements for set-up and hold times,
and minimum pulse widths are met. Drive limitations on long busses should also be considered. This type of interface is favored if the memory peripheral address density is low so that simple address decoding can be used.

HANDSHAKE INTERFACE TO AN INTEL MICROPROCESSOR


The handshake mode allows ready interface with a wide variety of external devices. The byte enables may be used as byte identification flags or as load enables and external latches may be clocked by the rising edge of the $\overline{C E / L O A D}$.

This application shows a handshake interface to Intel microprocessors using an 8255 programmable peripheral interface. Handshake operation with the 8255 is controlled by inverting its Input Buffer Full (IBF) flag to drive the SEND input to the ADC-7109 and using the CE/LOAD to drive the 8255 strobe. The internal control register of the 8255 should be set in MODE 1 for the port used. If the 8255 IBF flag is low and the ADC-7109 is in handshake mode, the next word will be strobed into the port. The strobe will cause IBF (of the 8255) to go high (SEND
goes low), which will keep the enabled byte outputs active. Thi 8255 will generate an interrupt which when executed will resu in the data being read. The IBF will be reset low when the byte i read, causing the converter to sequence into the next byte. Th MODE input to the ADC-7109 is connected to a control line o the 8255 .

The data from every conversion will be sequenced in two byte in the system, if the output is left high, or tied high separatel Data access must take less time than a conversion. The outpi sequence can be obtained on demand if this output is force from low to high and the interrupt may be used to reset tr MODE bit. Conversions may be performed on command undi software control by driving the RUN/HOLD input to the co verter by a bit from the 8255 .

## MULTIPLEXING SEVERAL CONVERTERS TO A SINGLE UART



In this application, several ADC-7109's are multiplexed to one UART. The word received by the UART (at the UART's RBR outputs when DR is high) is used to select which converter will handshake with the UART. This configuration will allow up to eight ADC-7109's to interface with one UART with no external component requirements.

## ORDERING INFORMATION

ACCESSORIES
Part Number
ADC-7109 TP 1 k

## Description

Mating Sockets
Trimming Potentiometers with Microprocessor Interface

## FEATURES

- 15-Bits Plus Sign Bit
- Parallel or Serial Bus Interface
- Three State Outpuis
- High Impedance Differential Input
- UART Control Signals
- Low Noise


## GENERAL DESCRIPTION

DATEL's ADC-800 is a low power, 15-bit plus sign integrating A/D converter. Microprocessor interface signals allow 16-bit, single byte or 8 -bit, two byte parallel data transfer or data may be transmitted serially via industry standard UART in the "handshake"mode. Conversion time is typically 2.5 conv/sec with a maximum differential linearity error of $\pm 1 / 2$ LSB.
The ADC-800 uses an improved dual slope conversion technique which incorporates system zero and integrator output zero phases. Offset error sources are automatically zeroed. The externally adjustable clock allows integration periods which are integral multiples of 50 or 60 Hz for maximum power-line noise rejection. By using the 2.4576 MHz crystal oscillator mode, 50,60 and 400 Hz signals are rejected. A serial count output can be derived by gating the clock signal with data valid (DVD). The count output pulses may be used in serial fiber optic transmission systems.
Other important features of the ADC-800 include: high impedance differential inputs, 5 pA typical input bias current, $15 \mu \mathrm{~V}$ peak-to-peak typical input noise, 20 mW power dissipation and static discharge protected inputs. the combination of low cost, high accuracy and low power consumption make the ADC-800 an ideal choice for process control, data logging and intelligent measurement system applications.
The ADC-800 operates over the commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and is packaged in a 40 -pin plastic DIP.


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Positive Supply Voltage ( $+V_{S}$ to gnd) | $+6.2 \mathrm{~V}$ |
|  |  |
| Analog input Voltage Range ( + or - Vin) Reference Input Voltage Range (Vref) | $+v_{s}$ to $+v_{\text {sto }}$ co |
| Digital Input Voltage Range | $+\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ to gnd -0.3 V |
| Power Dissipation (package) | 0.5 W to $70^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 5 \mathrm{~V}$ supplies, 2.5 conv/sec. conversion speed, 2.4576 MHz crystal, 3.2768 V full-scale voltage uniess otherwise noted.


## TECHNICAL NOTES

1. The internal class $A$ output stage amplifiers will supply a $20 \mu \mathrm{~A}$ drive current with minimal linearity error. $\mathrm{R}_{\text {INT }}$ is calculated for a $20 \mu \mathrm{~A}$ full-scale current using the following expression: $\mathrm{R}_{\text {INT }}$ $(\mathrm{M} \Omega)=$ Full-Scale Input Voltage $(\mathrm{V}) / 20$.
2. The integrating capacitor should be selected to give the maximum integrator output voltage swing without saturating the integrator (approximately 0.4 V from either supply). With a $20 \mu \mathrm{~A}$ fullscale buffer output current, the integrating capacitor $\left(\mathrm{C}_{\text {INT }}\right)$ is calculated as follows: $\mathrm{C}_{\mathrm{INT}}(\mu \mathrm{F})=16.384$ (1/F $\mathrm{F}_{\text {CLK }}$ ( kHz ) $(20 \mu \mathrm{~A}) /$ Integrator Output Voltage Swing (V). With an external 2.4576 MHz crystal, the clock frequency will be 163.8 kHz and conversion time is 2.5 CONVISEC. A $0.47 \mu \mathrm{~F} \mathrm{C}_{\mathrm{INT}}$ is recommended with low dielectric absorption such as polypropylene to prevent rollover errors. The outer foil of $\mathrm{C}_{\mathrm{INT}}$ should be connected to Pin 31
3. A $1.0 \mu \mathrm{~F}$ polypropylene capacitor is recommended for $\mathrm{C}_{\text {SZ }}$. (System Zero Capacitor.) The inner foil should be connected to Pin 32.
4. For the reference capacitor, a $1.0 \mu \mathrm{~F}$ is recommended. Larger values may be used to limit roll-over errors. Low leakage capacitors, such as polypropylene should be used.
5. The analog input required to generate the 32,7688 full-scale count is $2 \mathrm{~V}_{\text {REF }}$. The reference voltage source should be selected for temperature stability. The ADC-800 will provide 30 ppm resolution. With a $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference, a $6^{\circ}$ change in temperature will introduce a 1-bit absolute error. A stable reference must be used where ambient temperature is controlled and accurate absolute measurements are needed. The reference voltage input must be a positive voltage with respect to analog common. A reference circuit is shown below.
6. The $R_{S}$ (delay resistor) in combination with $\mathrm{C}_{\mathrm{INT}}$ compensate for comparator delay time. With a $0.47 \mu \mathrm{~F}_{\mathrm{INT}}$, a $20 \Omega$ series resistor is recommended.

## REFERENCE VOLTAGE CIRCUIT



## PIN DESCRIPTION

| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | SGN | Sign Bit: Logic " 1 " indicates positive input. Input signal polarity is determined at the end of the signal integrate phase. |
| 2 | DB15 (MSB) | Data Bits. Three-State Outputs |
| 3 | DB14 |  |
| 4 | DB13 |  |
| 5 | DB12 |  |
| 6 | DB11 |  |
| 7 | DB10 |  |
| 8 | DB9 |  |
| 9 | DB8 |  |
| 10 | DB7 |  |
| 11 | DB6 |  |
| 12 | DB5 |  |
| 13 | DB4 |  |
| 14 | DB3 |  |
| 15 | DB2 |  |
| 16 | DB1 (LSB) |  |
| 17 | TEST | Test: Logic " 0 " forces data bits to Logic " 1 " and disables clock. Logic " 1 " enables counter latches. |
| 18 | $\overline{\text { LBEN } / L B F L G}$ (Input/Output) | Low data byte enable input or flag output depending on BUS/HAND (Pin 21) status. <br>  (Pin 20) low, DB8 through DB1 (low data byte) are output, when input LBEN is low. <br> With $\overline{B U S} /$ HAND high, valid data (DB8-DB1) is indicated by the flag output LBFLG when low. |
| 19 | HBEN// $\overline{\text { BBFLG }}$ (Input/Output) | High data byte enable input or flag output depending on BUS/HAND (Pin 21) status. With BUS/HAND (Pin 21) low and CE/LDSTRB low, the sign bit and DB15-DB9 (high data byte) are output, when input HBEN is low. <br> With BUS/HAND (Pin 21) high, valid data (sign and DB15-DB9) is indicated by the flag output HBFLG when low. |
| 20 | CE/LDSTRB (Input/Output) | With $\overline{B U S} /$ HAND (Pin 21) low, $\overline{C E}$ (Pin 20) is the master CHIP ENABLE. When CE input is high, the sign bit and DB15-DB1 are in the high impedance state. With CE low, data is transferred under control of LBEN and HBEN input signals as follows: <br> With $\overline{B U S} /$ HAND high (Pin 21), $\overline{\text { LDSTRB }}$ <br> Pin 20) is a load strobe output sign and a low output signal instructs the receiving device to accept data. |


| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 21 | BUS/HAND | Input low, yields parallel output data mode. The CE, HBEN and LBEN (Pins 20, 19, 18) are inputs and directly control the 16 data bits. <br> Input pulsed HIGH causes immediate entry into handshake data transfer mode for UART interfacing. $\overline{\text { LDSTRB }}$, $\overline{\text { LBFLG }}$ and HBFLG are TTL compatible outputs in this mode. |
| 22 | OSC IN | Oscillator Input |
| 23 | OSC OUT | Oscillator Output |
| 24 | OSC CON | Selects internal oscillator structure. Input high: RC oscillator. Internal clock frequency is same frequency and duty cycle as BUF OSC (Pin 25). <br> Input Low: Crystal oscillator. Internal clock frequency is frequency at BUS OSC $\div 15$. |
| 25 | BUF OSC | Buffered oscillator output |
| 26 | CONVERT/STOP | Input high: Performs continuous conversion. Input low: Stops conversion process 7 counts before entering signal integrate phase. Conversion in progress is completed. |
| 27 | DRQST | Data output request signal. Input used in the handshake mode to indicate an external device is ready to accept data. |
| 28 | $-V_{S}$ | Negative supply ( -5 V ) |
| 29 | $\mathrm{V}_{\text {REF }}$ | Voltage reference input |
| 30 | COM | Analog common. The device is auto-zeroed to the analog common potential. |
| 31 | $\mathrm{V}_{\text {INT }}$ | Integrator output |
| 32 | $\mathrm{C}_{\mathrm{Sz}}$ | System zero capacitor |
| 33 | $\mathrm{V}_{\text {BUF }}$ | Input signal buffer output |
| 34 | -CR | Negative reference capacitor connection |
| 35 | +CR | Positive reference capacitor connection |
| 36 | $-\mathrm{V}_{\text {IN }}$ | Negative differential analog input |
| 37 | $+\mathrm{V}_{\text {IN }}$ | Positive differential analog input |
| 38 | $+V_{S}$ | Positive supply ( +5 V ) |
| 39 | DIG GND | Ground return for all digital logic |
| 40 | DVD | Data valid signal: high during signal integrate and reference integrate phases until data is latched. Low when in auto zero phase. Data does not change when $\overline{D V D}=0$ |

## TIMING AND OPERATION

## THE CONVERSION PROCESS

The conventional dual-slope converter measurement cycle has two distinct phases: Input signal Integration, and Reference Voltage Integration (deintegration).
The analog input signal is integrated for a fixed time period which is measured by counting clock pulses. An opposite polarity constant reference voltage is then integrated until the integrator output returns to zero. The reference voltage integration time is directly proportional to the input signal. A complete conversion requires the integrator output to "rampup" and 'ramp-down".
The ADC-800's accuracy is unrelated to the integrating resistor and capacitor values as long as they are stable during a measurement cycle. An inherent advantage in the dual-slope converter is noise immunity. Noise spikes are integrated or averaged to zero during the integration periods.

The following equation relates the input signal, reference voltage and integration time:

$$
\frac{1}{R C} \int_{0}^{T S I} \operatorname{Vin}_{0}(t) d t=\frac{V_{R} T_{R 1}}{R C}
$$

Where: $\mathrm{V}_{\mathrm{R}}=$ Reference Voltage
$\mathrm{T}_{\mathrm{SI}}=$ Signal Integration Time (fixed)
$\mathrm{T}_{\mathrm{RI}}=$ Reference Voltage Integration Time (variable)

For a constant Vin: Vin $=\mathrm{V}_{\mathrm{R}}\left[\frac{T_{\mathrm{RI}}}{T_{\mathrm{SI}}}\right]$



## TIMING AND OPERATION (CONT.)

## PARALLEL MODE DATA TRANSFER

With BUS/HAND at logic " 0 ', the sign and data bits are controlled by the CE/LDSTRB (Pin 20), $\overline{\text { LBEN/LBFLG (Pin }}$ 18) and $\overline{\mathrm{HBEN}} / \overline{\mathrm{HBFLG}}$ (Pin 19) inputs. These inputs include internal pull-up resistors. Inactive data bits are in the high impedance state.
The $\overline{\text { HBEN }} / \overline{\mathrm{HBFLG}}$ signal controls the most significant data byte (SGN, DB15-DB9) and LBEN/LBFLG (Pin 18) controls the least significant data byte (DB8-DB1). See adjacent TRUTH TABLE.

These input signals are asynchronous with the internal clock. Output data is immediately available. To avoid accessing data as it is updated, the DATA VALID (Pin 40) can be used to control data access. Data will not change if DVD $=0$.

TRUTH TABLE

| CE/LDSTRB <br> (Pin 20) | HBEN/HBFLG <br> (Pin 19) | LBEN/LBFLG <br> (Pin 18) | HIGH DATA BYTE <br> (SGN,DB15-DB9) | LOW DATA BYTE <br> (DB8-DB1) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | Inactive | Inactive |
| 0 | 0 | 0 | Active | Active |
| 0 | 0 | 1 | Active | Inactive |
| 0 | 1 | 0 | Inactive | Active |
| 0 | 1 | 1 | Inactive | Inactive |

Inactive = High ' $Z$ '' state
" $X$ " $=1$ or 0

PARALLEL DATA TRANSFER

TWO 8-BIT BYTES


SINGLE 16-BIT BYTE


## HANDSHAKE MODE DATA TRANSFER

The ADC-800 actively controls the data transfer to peripherals through the handshake data transfer mode. In this mode LBEN/LBFLG, HBEN/HBFLG and $\overline{\mathrm{CE}} / \overline{\mathrm{LDSTRB}}$ (Pins 18, 19, 20) are TTL compatible outputs. The $\overline{\text { LDSTRB }}$ signal indicates valid data is available for the peripheral. The LBFLG and HBFLG signals indicate which data byte is being transferred. DRQST (Pin 27) informs the A/D that a peripheral is ready to accept data. A complete cycle transfers two 8-bit bytes.
A logic " 1 " on BUS/HAND (Pin 21) enters the handshake mode after data is stored in the output data latches. Once the handshake mode internal latch is set, the $\overline{B U S} / \mathrm{HAND}$ signal is ignored, the DRQST signal controls data transfer to the external requesting peripheral. (See adjacent diagram.)
This diagram shows the timing for the data transfer with $\overline{B U S} /$ HAND at logic " 1 " (throughout the transfer). Note that the DRQST is at logic " 1 " throughout the transfer. The transfer rate is set by the internal clock. A complete data transfer occurs in 4 clock periods after a DRQST logic " 1 " is detected on a high to low clock edge transition.


## TIMING AND OPERATION (CONT.)

## TYPICAL UART INTERFACE TIMING



For peripherals that are unable to accept data at the ADC-800 clock rate, the DRQST input signal can be used to delay the transmit sequence. This mode is useful in interfacing to UART's. (See above Timing Diagram.)
The UART data transfer sequence begins with a logic " 1 " on DRQST. This indicates the UART transmitter buffer register is empty (TBMT $=1$ ). $\overline{\text { LDSTRB }}$ and HBFLG become active when DRQST is sensed synchronously. The high order data byte is stored in the UART transmitter buffer register when LDSTRB is logic " 1 ". This occurs one clock period after DRQST is sensed. The DRQST signal (TBMT) goes low, stopping the cycle with the SGN and DB15-DB9 data bits active. After the UART transfers the received data to the transmitter register, the DRQST input (TBMT) again goes high. On the first high to low internal clock transition, the high data byte is disabled and onehalf clock period later HBFLG goes to logic " 1 ". Concurrently, LDSTRB is logic " 0 " and DB8-DB1 become active. One clock pulse later, LDSTRB is logic " 1 " and the low data byte is clocked into the UART transmitter buffer register. DRQST goes low.
When DRQST returns high, it will be sensed on the first internal clock high to low edge transition, thus causing all outputs to be disabled. One half clock period later, the internal handshake mode latch is cleared and LDSTRB $=$ HBFLG $=\overline{\text { LBFLG }}=$ logic " 1 ". The outputs remain active as long as the BUS/HAND (Pin 21) is high.

NOTES:
RDA $=$ Receiver Data Available. Set high when character received \& transferred to receiver buffer register.
TBMT $=$ Transmitter Buffer Empty. Set high when transmitter buffer register is available for loading with new data.
TDS = Transmitter Data Strobe. Low level input transfers data into transmitter register.
RDAR $=$ Receiver Data Available Reset. Low level resets RDA output to logic " 0 ".

## TYPICAL CONNECTION TO UART



## OSCILLATOR OPERATION



CRYSTAL OSCILLATOR


| OSC <br> TYP | OSC CON <br> (PIN 24) | INT. CLK <br> FREQUENCY | SIGNAL INTEG. <br> TIME | CONVERSION <br> TIME |
| :---: | :---: | :---: | :---: | :---: |
| RC | + Vs or open | $.45 / \mathrm{RC}$ | $16384(\mathrm{RC} / .45)$ | $65536(\mathrm{RC} / .45)$ |
| XTAL | GROUND | FXTAL/15 | $16384(15 / \mathrm{FXTAL})$ | $65536(15 / \mathrm{FXTAL})$ |

TIMING, CONNECTION AND APPLICATION
HANDSHAKE OUTPUT ON COMMAND


The ADC-800 will output every conversion with BUS/HAND at logic " 1 " (except those completed during a handshake transfer). Handshake output sequences on demand are possible by triggering the BUS/HAND control input with a low to high edge. The diagram, "HANDSHAKE OUTPUT ON COMMAND" shows a typical data transfer.

The output cycle is controlled by the DRQST input signal. The complete two byte data transfer can take any length of time. Conversions are performed and the $\overline{\mathrm{DVD}}$ and CONV/STOP inputs function normally but new data will not be latched until the handshake mode is ended.

PARALLEL INTERFACE TO 6522 VERSATILE INTERFACE ADAPTER


## APPLICATION

## INTERFACE TO 6520 PIA



HANDSHAKE TIMING DIAGRAM


Note: Data from every conversion is transmitted in two bytes (Data read cycle is less than conversion time)

HIGH "Z" STATE.--------

## ORDERING INFORMATION

MODEL NO.
ADC-800 Hybrid A/D Converter

## FEATURES

- 2 Microsecond maximum conversion time
- 12-Bit resolution
- Industry-standard pinout
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operation


## GENERAL DESCRIPTION

DATEL's ADC-810 and ADC-811 are high speed, high performance 12-bit analog-todigital converters manufactured with thickand thin-film hybrid technology. Utilizing the successive approximation conversion technique, the ADC-810 achieves a 12-bit conversion in a maximum of only 2 microseconds. Conversion time for the ADC-811 is 3 microseconds maximum, this being the only difference between the two units. Both models are pin-compatible with industry standard ADC-85/87 converters, offering increased speed, high accuracy and reliability over the full military temperature range.
These converters feature four pinprogrammable input voltage ranges: 0 to +10 V dc, 0 to +20 V dc, $\pm 5 \mathrm{~V}$ dc, and $\pm 10 \mathrm{~V}$ dc. A user selectable input buffer amplifier is included for applications where $100 \mathrm{M} \Omega$ input impedance is required. Other specifications include a maximum nonlinearity of $\pm 1 \mathrm{LSB}$, and a gain tempco of $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum. The differential nonlinearity tempco is $\pm 5$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.
Output data is available in parallel or serial form. Output coding is complementary binary, complementary offset binary or complementary two's complement. All digital outputs are TTL-compatible.
The ADC-810 and ADC-811 are a good choice for numerous commercial, industrial and military applications requiring high speed, hybrid reliability, low cost and small size. Such applications include FFT analysis, radar digitization, medical instrumentation, and high speed multiplexed data acquisition systems.
Power requirement for both converters is $\pm 15 \mathrm{~V}$ and +5 V . Models are available for operation over the commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. All devices are packaged in a 32-pin, hermetically sealed, ceramic case.

"NOTE: PINS HAVE 0.025 INCH STANDOFF FROM CASE, $\pm 0.01$ "

FUNCTIONAL SPECIFICATIONS, ADC-810, ADC-811
Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and +5 V supplies unless otherwise noted


## TECHNICAL NOTES

1. Use of good high frequency circuit board layout techniques is required for rated performance. Digital common (Pin 15) and analog common (Pin 26) are not connected internally and therefore must be connected as directly as possible externally. Also, it is recommended that the analog and digital supplies be externally bypassed with a $0.01 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $1 \mu \mathrm{~F}$ electrolytic capacitor. The $\pm 5 \mathrm{~V}$ dc supply should be bypassed to ground with a $10 \mu \mathrm{~F}$ electrolytic capacitor. Additionally, Pin 27 (Gain Adjust) should be bypassed to ground with a $0.01 \mu \mathrm{~F}$ ceramic capacitor.
2. External adjustment of zero or offset and gain are provided for by trimming potentiometers connected as shown in the connection diagrams. The potentiometer values can be between 10 k and 100 k ohms and should be 100 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ cermet types (such as DATEL's TP Series). The adjustment range is $\pm 0.2 \%$ of FSR for zero or offset and $\pm 0.3 \%$ for gain. The trimming pots should be located as close as possible to the converter to avoid noise.
3. Short cycled operation results in shorter conversion times where the conversion can be truncated to less than 12 bits. This is done by connecting Pin 14 to the output bit following the last bit desired. For example, for an 8 -bit conversion, Pin 14 is connected to bit 9 output. Maximum conversion times are given for short-cycled conversions of 8 or 10 bits. In these two cases, the clock rate is also speeded up by connecting the clock rate adjust (Pin 17) to +5 V ( 10 bits) or +15 V ( 8 bits). The clock rate should not be arbitrarily speeded up to exceed the maximum conversion rate at a given resolution, however, or missing codes will result.
4. These converters dissipate 2.8 watts of power. The case to ambient thermal resistance is approximately $20^{\circ} \mathrm{C}$ per watt. For ambient temperatures above $50^{\circ} \mathrm{C}$, care should be taken not to restrict air circulation in the vicinity of the converter. Also, it is recommended that the converter be mounted directly to the circuit board (without the use of a mounting socket) and that good thermal contact be established between the case bottom and the circuit board grounded plane by use of a silicone thermal joint compound such as Wakefield type 120 or equivalent. For operation in ambient temperatures exceeding $85^{\circ} \mathrm{C}$, air flow of at least 400 linear feet per minute is recommended.

TIMING DIAGRAM FOR ADC-810, ADC-811


CLOCK RATE ADJUSTMENT

clock rate vs. voltage

| PIN 17 <br> VOLTAGE | CLOCK RATE |  |
| :---: | :---: | :---: |
|  | ADC-811 | ADC-810 |
| 0 V | 4.3 MHz | 6.5 MHz |
| +5 V | 5.2 MHz | 7.8 MHz |
| +15 V | 5.4 MHz | 8.1 MHz |

## SHORT CYCLE OPERATION

Refer to Technical Note 3 for methods of reducing the overall ADC-810 or ADC-811 conversion time.

PIN 14 CONNECTION

| RES. (BITS) | PIN 14 TO |
| :---: | :---: |
| 1 | PIN 11 |
| 2 | PIN 10 |
| 3 | PIN 9 |
| 4 | PIN 8 |
| 4 | PIN 7 |
| 5 | PIN 6 |
| 6 | 7 |

## CLOCK RATE ADJUSTMENT RANGE

$5 \mathrm{~V}, 2 \mathrm{k} \Omega$ Trim Pot
6.5 MHz to 7.8 MHz (ADC-810)
3.2 MHz to 3.6 MHz (ADC-811)
$15 \mathrm{~V}, 5 \mathrm{~K} \Omega$ Trim Pot
6.5 MHz to 8.1 MHz (ADC-810)
3.2 MHz to 4 MHz (ADC-811)

## 8, 10, \& 12 BIT CONVERSION

| RESOLUTION | 12 BITS | 10 BITS | $\mathbf{8}$ BITS |
| :--- | :---: | :---: | :---: |
| ADC-810 CONV. TIME | $2 \mu \mathrm{sec}$ | $1.7 \mu \mathrm{sec}$ | $1.4 \mu \mathrm{sec}$ |
| ADC-811 CONV. TIME | $3 \mu \mathrm{sec}$ | $2.6 \mu \mathrm{sec}$ | $2.1 \mu \mathrm{sec}$ |
| CONNECT THESE | $17 \& 15$ | $17 \& 16$ | $17 \& 28$ |
| PINS TOGETHER | $14 \& 16$ | $14 \& 2$ | $14 \& 4$ |

## INPUT CONNECTIONS

| INPUT VOLT. RANGE | WITHOUT BUFFER |  |  | WITH BUFFER |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \hline \text { INPUT } \\ \text { PIN } \\ \hline \end{gathered}$ | CONNECT THESE PINS TOGETHER |  | $\begin{aligned} & \text { INPUT } \\ & \text { PIN } \end{aligned}$ | CONNECT THESE PINS TOGETHER |  |  |
| OV to + 10 V | 24 | - | 23 \& 26 | 30 | - | 23 \& 26 | 29 \& 24 |
| 0 V to +20 V | 25 | - | 23 \& 26 | 30 | - | NA | NA |
| $\pm 5 \mathrm{~V}$ | 24 |  | 23 \& 22 | 30 | - | 23 \& 22 | 29 \& 24 |
| $\pm 10 \mathrm{~V}$ | 25 | - | 23822 | 30 | - | 23 \& 22 | 29 \& 25 |

## OUTPUT CODING TABLES

BIPOLAR OPERATION

| INPUT VOLTAGE RANGE |  | COMPOFFSET BINARY |  |  | COMP. TWO'S COMPLEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | MSB |  | LSB | MSB |  | LSB |
| +9.9951V | $+4.9976 \mathrm{~V}$ | 0000 | 0000 | 0000 | 1000 | 0000 | 0000 |
| $+7.5000$ | + 3.7500 | 0001 | 1111 | 1111 | 1001 | 1111 | 1111 |
| +5.500 | + 2.5000 | 0011 | 1111 | 1111 | 1011 | 1111 | 1111 |
| 0.0000 | 0.0000 | 0111 | 1111 | 1111 | 1111 | 1111 | 1111 |
| -5.0000 | -2.5000 | 1011 | 1111 | 1111 | 0011 | 1111 | 1111 |
| -7.5000 | -3.7500 | 1101 | 1111 | 1111 | 0101 | 1111 | 1111 |
| -10.000 | -5.0000 | 1111 | 1111 | 1111 | 0111 | 1111 | 1111 |

UNIPOLAR OPERATION

| INPUT RANGE |  | COMP. |  |  |
| :---: | :---: | :---: | :---: | :---: |
| BINARY CODING |  |  |  |  |
| $\mathbf{0 ~ T O ~ + ~ 1 0 V ~ O T O ~ + ~ 2 0 V ~}$ | MSB | LSB |  |  |
| +9.9976 V | +19.9952 V | 0000 | 0000 | 0000 |
| +8.7500 | +17.5000 V | 0001 | 1111 | 1111 |
| +7.5000 | +15.0000 V | 0011 | 1111 | 1111 |
| +5.0000 | +10.0000 V | 0111 | 1111 | 1111 |
| +2.50000 | +5.0000 V | 1011 | 1111 | 1111 |
| +0.0024 | +0.0049 V | 1111 | 1111 | 1110 |
| 0.0000 | +0.0000 V | 1111 | 1111 | 1111 |

## TYPICAL CONNECTIONS



## CALIBRATION PROCEDURE

1. Connect the converter as shown in the applicable connections diagram. A trigger pulse of 50 nanoseconds minimum is applied to the start conversion input (pin 21) at a rate of 200 kHz.
2. Zero and Offset Adjustments

Apply a precision voltage reference source between the appropriate input for the selected full scale range and ground. Adjust the output of the reference source to the value shown in the Calibration Table for the unipolar zero adjustment $(0+$ $1 / 2$ LSB) or the bipolar offset adjustment ( $0-1 / 2$ LSB). Adjust the offset trimming potentiometer so that the output code flickers equally between 111111111111 and 11111111 1110 for the unipolar range and between 011111111111 and 100000000000 for the bipolar range.
3. Full Scale Adjustment

Set the output of the voltage reference source used in step 2 to the value shown in the Calibration Table for the unipolar or bipolar gain adjustment ( + FS $-11 / 2$ LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between 000000000000 and 000000000001.

| UNIPOLAR RANGE | $+1 / 2 \mathrm{LSB}$ | + F.S. $-11 / 2 \mathrm{LSB}$ |
| :---: | :---: | :---: |
| 0 to +10 V | +1.22 mV | +9.9963 V |
| 0 to +20 V | +2.44 mV | +19.9927 V |
| BIPOLAR RANGE | $-1 / 2 \mathrm{LSB}$ | + F.S. $-11 / 2 \mathrm{LSB}$ |
|  |  |  |
| 5 V | -1.22 mV | +4.9963 V |
| $\pm 10 \mathrm{~V}$ | -2.44 mV | +9.9927 V |

For information on models with 0 to +5 V and $\pm 2.5 \mathrm{~V}$ input voltage ranges please contact the factory.

## NOTE

In any application using the ADC-810 or the ADC-811, signal integrity and noise isolation are a function of grounding. The suggested ground plane shown should be used whenever possible.

## Providing Three-State Outputs

For applications where the coverted input must interface to tri-state TTL or CMOS logic, the ADC-810 or ADC-811 outputs are easily converted using buffers such as the DM8095's shown in the diagram. Signal length must be less than one inch between devices to ensure signal integrity. Also note that two's complement outputs are available from the ADC-810 and ADC-811 by using pin 13 instead of Pin 12 as the MSB output. The timing diagram shows the delays incurred as the signal passes through the buffers.


HIGH SPEED THREE-STATE OUTPUT BUFFER

-FOR TWO'S COMPLEMENT OUTPUT CODING THIS CONNECTION IS PIN 13 ( $\overline{M S B})$


HIGH SPEED DATA ACQUISITION SYSTEM


The four DATEL components shown in the diagram make up a 12-bit, high-speed data acquisition system capable of throughput rates of 200 kHz . The system can accept up to 16 single-ended input channels using DATEL's MX-1616 CMOS multiplexer or up to eight differential channels using the MX-808.
Other DATEL components in the system are the AM-551, a hybrid precision programmable gain instrumentation amplifier and the SHM-4860, a 200 nanosecond, $0.01 \%$ hybrid sample-and-hold device.

## ORDERING INFORMATION

| MODEL | TEMP. RANGE |
| :---: | :---: |
| ADC-810MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ADC-810MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ADC-811MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ADC-811MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

ACCESSORIES

## Part Number <br> Description

TP10K or TP100K Trimming Potentiometers

## FEATURES

- 8-Bit resolution
- 700 Nanoseconds or 1 microsecond conversion time
- 6 Input ranges
- Parallel or serial outputs
- No calibration required


## GENERAL DESCRIPTION

DATEL's ADC-815 and ADC-825 are very-high-speed-8-bit successive approximation A/D converters in miniature hybrid form. Both models have identical specifications except for conversion time. The ADC-825 has a maximum conversion time of 1 microsecond while the ultra-fast ADC-815 accomplishes an 8-bit conversion in only 700 nanoseconds, maximum.
These converters feature six analog input voltage ranges: 0 to $+5 \mathrm{~V} \mathrm{dc}, 0$ to +10 V $\mathrm{dc}, 0$ to $+20 \mathrm{~V} \mathrm{dc}, \pm 2.5 \mathrm{~V}$ dc, $\pm 5 \mathrm{~V}$ dc and $\pm 10 \mathrm{~V}$ dc. Selection of input ranges is accomplished by simple external pin connection.
Operation of these devices is further simplified by complete functional laser trimming, resulting in a factory-trimmed converter that requires no external adjustments.
Each converter is a functionally complete unit requiring a minimum of passive external components for operation, and is packaged in a miniature, hermetically sealed 24-pin ceramic DIP.
Output data is available in parallel or serial form by external pin connection. Parallel output coding is straight binary for unipolar operation and offset binary or two's complement for bipolar operation. Output coding in the parallel mode is accomplished by connection to either the MSB output or the MSB output. Serial output data is coded as straight binary for unipolar operation or offset binary for bipolar operation.
Both models have max. integral nonlinearity of $\pm 1 / 2$ LSB, differential nonlinearity of $\pm 1 / 2$ LSB max., gain tempco of $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max., power supply rejection of $\pm 0.06 \% / \%$ supply max., and long-term stability of $\pm 0.02 \% /$ year. Both models require $\pm 15 \mathrm{~V}$ and 5 V supplies, and are available in different versions for operating temperature ranges of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, or $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


| ABSOLUTE MAXIMUM RATINGS | ADC-815 | ADC-825 |
| :--- | :---: | :---: |
|  | Positive Supply $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$ | +18 V |
| Negative Supply $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$ | -18 V |  |
| Logic Supply $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$ | +7 V |  |
| Digital Inputs $\ldots \ldots \ldots \ldots \ldots \ldots$ |  |  |
| Analog Inputs $\ldots \ldots \ldots \ldots$ | +5.5 V |  |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V} d c$ and +5 V dc supplies, unless otherwise noted.


| POWER REQUIREMENTS |  |
| :---: | :---: |
| Analog Supply <br> Logic Supply Power Dissipation | $\begin{aligned} & \pm 15 \mathrm{~V} \pm 0.5 \mathrm{~V} \text { at } 35 \mathrm{~mA} \max . \\ & -15 \mathrm{~V} \pm 0.5 \mathrm{~V} \text { at } 15 \mathrm{~mA} \text { max. } \\ & +5 \mathrm{~V} \pm 0.25 \mathrm{~V} \text { at } 100 \mathrm{~mA} \text { max. } \\ & 1.25 \mathrm{~W} \text { max. } \end{aligned}$ |
| PHYSICAL/ENVIRONMENTAL |  |
| Operating Temp. Range, MC MR <br> Storage Temp. Range <br> Package Type <br> Pins <br> Weight | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ <br> 24 pin Ceramic DIP <br> $0.010 \times 0.018$ inch Kovar <br> 0.2 ounces ( 6 grams) |
| FOOTNOTES: <br> 1. Unused analog inputs must be grounded. <br> 2. At 15.9 MHz for the ADC-815, 9.52 MHz for the ADC-825. <br> 3. The conversion time temperature coefficient for these converters is $0.15 \% /{ }^{\circ} \mathrm{C}$. This tempco is positive. <br> 4. Doubles outside this temperature range. <br> 5. FSR is Full Scale Range. |  |

## TECHNICAL NOTES

1. The high operating speed of these converters requires that good high frequency board layout techniques be used. Leads from data outputs should be kept as short as possible, output leads longer than 1 inch $(2.5 \mathrm{~cm})$ require the use of an output register. Use of a ground plane is particularly important with high-speed data converters as it reduces high frequency noise and aids in decoupling analog signals from digital signals. Ground loop problems are avoided by connecting all grounds on the board to the ground plane. The basic configuration of the ground plane directly below the ADC-815 or ADC-825 is shown in the ground plane layout diagram. This layout should be modified after selection of analog input range to include unused analog inputs.
2. Analog input leads should be as short and direct as possible. The use of shielded cable as an analog input lead will ensure isolation of analog signals from environmental interference. Unused analog inputs should be grounded.
3. Applications of the ADC-815 and ADC-825 that require an input buffer amplifier may be satisfied by the use of DATEL's AM-1435, an ultra fast hybrid device featuring a maximum settling time of 85 nanoseconds.
4. Analog and digital supplies are internally bypassed to ground with $0.01 \mu \mathrm{~F}$ capacitors; however, it is recommended that the $+15 \mathrm{~V},-15 \mathrm{~V}$ and +5 V supplies be additionally bypassed externally with $1 \mu \mathrm{~F}$ electrolytic capacitors as shown in the connection diagrams.
5. In the bipolar mode, two's complement output coding is available by using the $\overline{\text { MSB }}$ output (pin 16); offset binary coding is obtained by using the MSB output (pin 17). Unipolar operation requires use of the MSB output (pin 17) to achieve straight binary output coding.
6. Serial output data is available at pin 1 in standard NRZ format with the MSB appearing first. Coding is straight binary for unipolar operation or offset binary for bipolar operation. Synchronization of serial output data is achieved by use of the clock output (pin 13). Each data bit is valid when the clock output is high and appears in succession from the MSB at the second clock low to high transition to the LSB at the ninth clock low to high transition.
7. Applications of these converters that require the use of a sample-hold may be satisfied by DATEL's model SHM-40, an ultra-fast hybrid unit featuring 40 nanosecond acquisition time and a $\pm 2.5 \mathrm{~V}$ input range.
8. These converters have a maximum power dissipation of 1.25 W . The case-to-ambient thermal resistance for this package is approximately $33^{\circ} \mathrm{C}$ per watt. For operation in ambient temperatures exceeding $+83^{\circ} \mathrm{C}$, airflow of at least 400 linear feet per minute is recommended.


THIS BASIC GROUND PLANE LAYOUT SHOULD BE MODIFIED BEFORE IMPLEMENTATION TO INCLUDE UNUSED ANALOG INPUTS

TIMING DIAGRAM FOR ADC-815, ADC-825 OUTPUT: 10100001


## CODING TABLES

## UNIPOLAR OPERATION

| UNIPOLAR <br> SCALE | OUTPUT CODING* <br> STRAIGHT BINARY | A to +5V |  | 0 to +10V |
| :--- | :---: | :---: | :---: | :---: |
| STA to +20V |  |  |  |  |
| F.S. -1 LSB | 11111111 | +4.980 V | +9.961 V | +19.922 V |
| $3 / 4 \mathrm{~F} . \mathrm{S}$. | 11000000 | +3.750 V | +7.500 V | +15.000 V |
| $1 / 2$ F.S. | 10000000 | +2.500 V | +5.000 V | +10.000 V |
| $1 / 4 \mathrm{~F}$. S. | 01000000 | +1.250 V | +2.500 V | +5.000 V |
| 1 LSB | 00000001 | +0.020 V | +0.039 V | +0.078 V |
| 0 | 00000000 | 0.000 V | 0.000 V | 0.000 V |

*FOR PARALLEL OR SERIAL OUTPUT DATA

BIPOLAR OPERATION

| BIPOLAR SCALE | OUTPUT CODING |  | INPUT VOLTAGE RANGE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | OFFSET BINARY ${ }^{1}$ | $\begin{gathered} \text { TWO'S } \\ \text { COMPLEMENT² } \end{gathered}$ | $\pm 2.5 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ |
| +F.S. - 1 LSB | 11111111 | 01111111 | +2.480V | +4.961V | +9.922V |
| + $1 / 2$ F.S. | 11000000 | 01000000 | +1.250V | $+2.500 \mathrm{~V}$ | $+5.000 \mathrm{~V}$ |
| +1 LSB | 10000001 | 00000001 | +0.020V | $+0.039 \mathrm{~V}$ | +0.078V |
|  | 10000000 | 00000000 | 0.000 V | 0.000 V | 0.000V |
| $-1 / 2$ F.S. | 01000000 | 11000000 | $-1.250 \mathrm{~V}$ | -2.500V | -5.000V |
| -F.S. +1 LSB | 00000001 | 10000001 | -2.480V | -4.961V | +9.922V |
| -F.S. | 00000000 | 10000000 | -2.500V | $-5.000 \mathrm{~V}$ | +10.000V |

NOTES: 1. FOR PARALLEL OR SERIAL OUTPUT DATA
2. FOR PARALLEL OUTPUT DATA ONLY

## HIGH SPEED DATA SYSTEM



This diagram represents a high speed data system using DATEL's SHM-40 and ADC-815, with an output register, to drive a data bus. The Start Command is a 60 nsec wide, TTL-compatible pulse with a maximum frequency of 1.5 MHz . Upon receipt of a start command, the SHM-40 will track the input voltage and the ADC-815 will reset. On the trailing edge of the start command, the SHM-40 will hold the input and the ADC-815 will begin its conversion. On the leading edge of the next start command, the output data will be clocked out of the output three-state register. The ADC-815 is an 8 -bit, 700 nsec, analog-to-digital converter. With this system, a $\pm 2.5 \mathrm{~V}$ input step can be acquired to $0.1 \%$ accuracy in 40 nsec and held to within $80 \mu \mathrm{~V}$ while the A/D conversion takes place. The SHM-40 can also be used with the DATEL's ADC-816, which will yield 10 bits of resolution.

## ORDERING INFORMATION

MODEL NO.
ADC-815MC ADC-815MM

ADC-825MC
ADC-825MM
ACCESSORIES
Part Number
DILS-3

## Description

Mating Socket, 24-pin socket

For military devices compliant with MLL-STD-883, contact DATEL.

# ADC-816, ADC-826 <br> Ultra-Fast 10-Bit A/D <br> Converters 

## FEATURES

- 10-Bit resolution
- 800 Nanoseconds or 1.25 microseconds conversion time
- 6 Input ranges
- Unipolar and bipolar operation
- Programmable output coding


## GENERAL DESCRIPTION

DATEL's ADC-816 and ADC-826 are very high speed 10-bit successive approximation A/D converters, realized as miniature thick and thin-film hybrids. Both models have identical specifications except for conversion time. The ADC-826 has a maximum conversion time of 1.4 microseconds. The ultra-fast ADC-816 offers a maximum conversion time of only 800 nanoseconds.

These converters feature six analog input voltage ranges: 0 to -5 V dc, 0 to -10 V $\mathrm{dc}, 0$ to -20 V dc, $\pm 2.5 \mathrm{~V}$ dc, $\pm 5 \mathrm{~V}$ dc and $\pm 10 \mathrm{~V}$ dc. Selection of input range is accomplished by simple external pin connection.
Output data is available in parallel or serial form by external connection. Data is coded as straight binary for unipolar operation and as either offset binary or two's complement for bipolar operation. Two's complement is available in the parallel output mode only and is selected by pin connection.

Specifications shared by both models include maximum nonlinearity of $\pm 1 / 2$ LSB and differential nonlinearity of $\pm 1 / 2$ LSB maximum.

These converters are functionally complete units requiring a minimum of passive external components for operation. Each unit is composed of a high-speed comparator, an ultra-fast settling D/A converter, a precision voltage reference, successive approximation register, clock generator and control logic circuits. The combination of unique design and the latest hybrid fabrication technology allows this level of performance to be achieved in a miniature hermetically sealed 32 -pin ceramic DIP package.

Both models require $\pm 15 \mathrm{~V}$ dc and +5 V dc supplies, and are available in versions for the 0 to $+70^{\circ} \mathrm{C}$ or -55 to $+125^{\circ} \mathrm{C}$ operating temperature ranges.
"NOTE: PINS HAVE 0.025 INCH STANDOFF FROM CASE, $\pm 0.01$ "

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | POWER COM | 17 | $+5 V$ POWER |
| 2 | REF OUT | 18 | $\overline{\text { MSB } ~ 1 ~}$ |
| 3 | REF POWER | 19 | MSB 1 |
| 4 | $-15 V ~ P O W E R ~$ | 20 | BIT 2 |
| 5 | REF IN | 21 | BIT 3 |
| 6 | SIG COM | 22 | BIT 4 |
| 7 | COMPARATOR COM | 23 | BIT 5 |
| 8 | BIP $\mathbb{N}$ | 24 | BIT 6 |
| 9 | $5 V ~ I N$ | 25 | BIT 7 |
| 10 | 10 V IN | 26 | BIT 8 |
| 11 | 20 V IN | 27 | BIT 9 |
| 12 | $+15 V$ POWER | 28 | LSB 10 |
| 13 | NC | 29 | SERIAL DATA OUT |
| 14 | NC | 30 | CLOCK OUT |
| 15 | NC | 31 | START |
| 16 | NC | 32 | EOC |


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Positive Supply, pin 12 | +16V dc |
| Negative Supply, pin 4 | -16V dc |
| Logic Supply, pin 17 | +7V dc |
| Logic Inputs. | + 7 V dc |
| Analog Inputs | $\pm$ Twice selected analog input range |

FUNCTIONAL SPECIFICATIONS
Typical at $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc and +5 V dc supplies, unless otherwise noted.



## TECHNICAL NOTES

1. Use of good high frequency circuit board layout techniques is required for rated performance. The power common (pin 1), comparator common (pin 7), and signal common (pin6) are not connected internally, and therefore must be connected externally as directly as possible, through a low resistance, low inductance path. The extensive use of a ground plane for all common connections is highly recommended. Also, it is recommended that the analog and digital supplies, although they are internally bypassed with $0.033 \mu \mathrm{~F}$ capacitors, be additionally bypassed externally at the supply pins with $1 \mu \mathrm{~F}$ electrolytic capacitors.
2. The digital outputs are not buffered from their internal application and so are sensitive to unusual loading or long lines. Terminate these outputs with normal TTL inputs not more than 3 inches from the data output pin. Analog inputs must be non-reactive such that leads should be short and purely resistive. The reactive component of any analog input source, as seen at the analog input pin, should be less than $0.3 \%$ of the analog input resistance at that pin, for frequencies below 20 MHz .
3. Conversion time is measured from the rising edge of a 40 nanosecond start input pulse to the falling edge of the EOC output. The conversion time is factory set at $+25^{\circ} \mathrm{C}$ for the ADC-816MC/MM at 750 nanoseconds and 1.25 microseconds for the ADC-826MC/MM. The worst case conversion time at the maximum rated operating temperature is given as a maximum specification.
4. To use the internal reference, the reference supply pin (pin 3) must be connected to the -15 V supply. If the reference supply pin (pin 3) is disconnected or grounded, the internal reference will be disabled at a power saving of approximately 200 mW .
5. Serial output data is available in NRZ format successive decision pulses, MSB first, in straight binary or offset binary coding. Synchronization of the serial output data is achieved through the use of the clock output (pin 30). This same clock output also controls the output register such that at the rising edge of the output clock the previous data bit may be clocked out. However, there will be no clock edge to clock out the LSB. A Serial DATA Recovery circuit is diagrammed on the applications page that will correct this.
6. These converters have a case-to-ambient thermal resistance of $22^{\circ} \mathrm{C}$ per watt. At temperatures above $+70^{\circ} \mathrm{C}$, an air flow of at least 400 linear feet per minute is recommended. To
operate at elevated temperatures it is recommended that the converter be mounted directly to the circuit board (without the use of a mounting socket) and that good thermal contact be established between the case bottom and the circuit board ground plane by use of a silicone thermal joint compound such as Wakefield Type 120 or equivalent.
7. Applications of these converters that require the use of a sample-hold may be satisfied by DATEL's model SHM-HU, an ultra-fast hybrid unit featuring 25 nanoseconds acquisition time and a $\pm 2.5 \mathrm{~V}$ input range.

## APPLICATIONS

## CALIBRATION PROCEDURE

1. Connect the converter as shown in the applicable connections diagram. A trigger pulse of between 40 nanoseconds and 100 nanoseconds is applied to the start conversion input (pin 31) at the rate of 200 kHz .
2. Zero and Offset Adjustments

Apply a precision voltage reference source between the appropriate input for the selected full scale range and ground. Adjust the output of the reference source to the value shown in the Calibration Table for the unipolar zero adjustment ( $0-1 / 2$ LSB) or the bipolar offset adjustment ( + FS $-1 / 2$ LSB). Adjust the appropriate timing potentiometer so that the output code flickers equally between X0000 00000 and X0000 00001. The MSB indicated by X will be 0 for straight binary and offset binary coding or 1 for two's complement output coding.

## 3. Full Scale Adjustment

Set the output of the voltage reference source used in step 2 to the value shown in the Calibration Table for the unipolar or bipolar gain adjustment ( $-\mathrm{FS}+11 / 2$ LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between X1111 11111 and X1111 11110. The MSB indicated by $X$, will be 1 for straight binary and offset binary coding or coding or 0 for two's complement output coding.

| UNIPOLAR RANGE | ADJUST. | $\begin{array}{\|c\|} \hline \text { INPUT } \\ \text { VOLTAGE } \end{array}$ |
| :---: | :---: | :---: |
| 0 To -5V | Zero <br> Gain | $\begin{aligned} & -2.4 \mathrm{mV} \\ & -4.9927 \mathrm{~V} \end{aligned}$ |
| 0 To -10V | Zero Gain | $\begin{gathered} -4.9 \mathrm{mV} \\ -9.9854 \mathrm{~V} \end{gathered}$ |
| 0 To -20V | Zero Gain | $\begin{gathered} -9.8 \mathrm{mV} \\ -19.9707 \mathrm{~V} \end{gathered}$ |


| BIPOLAR <br> RANGE | ADJUST. | INPUT <br> VOLTAGE |
| :---: | :---: | :---: |
| $\pm 2.5 \mathrm{~V}$ | Offset <br> Gain | $\pm 2.4975 \mathrm{~V}$ <br> -2.4927 V |
| $\pm 5 \mathrm{~V}$ | Offset <br> Gain | $\pm 4.9951 \mathrm{~V}$ <br> -4.9854 V |
| $\pm 10 \mathrm{~V}$ | Offset <br> Gain | $\pm 9.9902 \mathrm{~V}$ <br> -9.9707 V |

TIMING DIAGRAM FOR ADC-816, ADC-826


CODING TABLES
UNIPOLAR OPERATION

| INPUT RANGE |  |  |  | STRAIGHT BINARY |  |  |
| :---: | :--- | ---: | :--- | :--- | :--- | :---: |
| $\mathbf{0}$ to -20V | $\mathbf{0}$ to -10V | $\mathbf{0}$ to $\mathbf{- 5 V}$ | MSB | LSB |  |  |
| -19.9805 | -9.9902 V | -4.9951 | 1111 | 11 | 1111 |  |
| -17.5000 | -8.7500 | -4.3750 | 1110 | 00 | 0000 |  |
| -15.0000 | -7.5000 | -3.7500 | 1100 | 00 | 0000 |  |
| -10.0000 | -5.0000 | -2.5000 | 1000 | 00 | 0000 |  |
| -5.0000 | -2.5000 | -1.2500 | 0100 | 00 | 0000 |  |
| -2.5000 | -1.2500 | -0.6250 | 0010 | 00 | 0000 |  |
| -0.0198 | -0.0098 | -0.0049 | 0000 | 00 | 0001 |  |
| 0.0000 | 0.0000 | 0.0000 | 0000 | 00 | 0000 |  |

BINARY OPERATION

| INPUT RANGE |  |  | OFFSET BINARY |  |  | TWO'S COMPLEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ | MSB |  | LSB | $\overline{\text { MSB }}$ |  | LSB |
| -9.9805 | -4.9902 | -2.4951 | 1111 | 11 | 1111 | 0111 | 11 | 1111 |
| -7.5000 | -3.7500 | -1.8750 | 1110 | 00 | 0000 | 0110 | 00 | 0000 |
| -5.0000 | -2.5000 | -1.2500 | 1100 | 00 | 0000 | 0100 | 00 | 0000 |
| 0.0000 | 0.0000 | 0.0000 | 1000 | 00 | 0000 | 0000 | 00 | 0000 |
| +5.0000 | +2.5000 | + 1.2500 | 0100 | 00 | 0000 | 1100 | 00 | 0000 |
| +7.5000 | +3.7500 | + 1.8750 | 0010 | 00 | 0000 | 1010 | 00 | 0000 |
| +9.9805 | +4.9902 | +2.4951 | 0000 | 00 | 0001 | 1000 | 00 | 0001 |
| +10.0000 | +5.0000 | +2.5000 | 0000 | 00 | 0000 | 1000 | 00 | 0000 |



UNCONDITIONAL/START CIRCUIT



HIGH SPEED THREE-STATE OUTPUT BUFFER GROUND PLANE LAYOUT


The Unconditional Start Circuit, shown for the ADC-816/826 insures the initiation of a conversion cycle upon the application of one start pulse of 40 nanoseconds minimum pulse width regardless of converter status.
The serial data output of the ADC-816/826 is converted into parallel form, with the addition of an $\overline{\mathrm{MSB}}$ output, by the Serial Data Recovery circuit. Users should refer to technical note No. 2 on the loading of the ADC-816/826 digital outputs when using these circuits.


GROUND PLANE LAYOUT


When the ADC-816 or ADC-826 is configured as shown here with DATEL's SHM-HU hybrid sample-hold, a $\pm 2.5 \mathrm{~V}$ input step can be acquired to $0.1 \%$ accuracy in 30 nanoseconds and held to within $40 \mu \mathrm{~V}$ while the A/D conversion takes place. Use of the SHM-HU reduces the time over which the input signal is averaged to a few nanoseconds (an A/D converter without a sample-hold averages the analog input signal over the total conversion time of the $A / D)$.

## ORDERING INFORMATION

|  | OPERATING |
| :--- | :---: |
| MODEL NO. | TEMP. RANGE |
| ADC-816MC | $0^{\circ} \mathrm{C}$ To $+70^{\circ} \mathrm{C}$ |
| ADC-816MM | $-55^{\circ} \mathrm{C}$ To $+125^{\circ} \mathrm{C}$ |
|  |  |
| ADC-826MC | $-0^{\circ} \mathrm{C}$ To $+70^{\circ} \mathrm{C}$ |
| ADC-826MM | $-55^{\circ} \mathrm{C}$ To $+125^{\circ} \mathrm{C}$ |

## ACCESSORIES

## Part Number

DILS-2
TP20K, TP100,
TP50

## Description

Mating Socket (2 per converter) Trimming Potentiometers

For military devices compliant to MIL-STD-883, consult DATEL.
$\square \sqrt{\Delta 0}$
L

## FEATURES

- 12-Bit resolution
- 2 Microseconds or 3 microseconds conversion times
- Unipolar and bipolar operation
- 6 Programmable input ranges
- Parallel data output


## GENERAL DESCRIPTION

The ADC-817A and ADC-827A are highspeed two-pass A/D converters in miniature hybrid from using thick-and thin-film hybrid technology. Both models have identical specifications except for conversion times. The ADC-827 has a maximum conversion time of 3.0 microseconds, while the ADC817A accomplishes a 12-bit conversion in only 2.0 microseconds, maximum.

These converters feature six analog input voltage ranges: 0 to -5 V dc, 0 to $-10 \mathrm{~V} \mathrm{dc}, 0$ to $-20 \mathrm{~V} \mathrm{dc}, \pm 2.5 \mathrm{~V} \mathrm{dc}, \pm 5 \mathrm{~V} \mathrm{dc}$, and $\pm 10 \mathrm{~V}$ dc. Selection of input range is accomplished by simple external pin connection. Both devices provide a user-selectable, fast settling precision input buffer with input impedance of $100 \mathrm{M} \Omega$, allowing them to be driven directly from a high impedance source. The input buffer may be bypassed.

Output data is coded as straight binary for unipolar operation and as either offset binary or two's complement for bipolar operation.

Specifications shared by both models include maximum nonlinearity of $\pm 1$ LSB maximum and a gain tempco of $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.

These converters are functionally complete units requiring a minimum of passive external components for operation. Each unit is composed of a fast settling precision input buffer, an ultrafast settling D/A converter, a precision voltage reference, clock generator and control logic circuits. The combination of unique design and the latest hybrid fabrication technology allows this level of performance to be achieved in a minature, hermetically sealed 32-pin ceramic DIP package.

Both models require $\pm 15 \mathrm{~V}$ dc and +5 V supplies, and are available in versions for the 0 to $70^{\circ} \mathrm{C}$ or -55 to $+125^{\circ} \mathrm{C}$ operating temperature ranges.


Figure 1. ADC-817A,-827A Simplified Block Diagram

## MECHANICAL DIMENSIONS INCHES (mm)




NOTE: Pins have a 0.025 inch, $\pm 0.01$ stand-off from case.

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ supplies, unless otherwise noted.


## POWER REQUIREMENTS



## PHYSICAL/ENVIRONMENTAL



## FOOTNOTES

1. 10 V step to $0.01 \%, 5 \mathrm{~V}$ and 20 V steps settle to $0.01 \%$ in 150 nanoseconds and 800 nanoseconds, respectively.
2. These converters operate with inverted analog, that is F.S. +1 LSB is encoded as 111111111111 and +FS is encoded as 000000000000 (examples given are for offset binary coding).
3. Parallel output data only is available in offset binary (uses MSB out) or two's complement coding (uses MSB out).
4. For $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operation, these values double outside of this temperature range.
5. FSR is Full Scale Range.

## TECHNICAL NOTES

1. The high operating speed of these converters requires that good high frequency board layout techniques be used. Capacitance from long leads on the data outputs can prevent the internal DAC from turning on in time, creating linearity errors. Leads from data outputs should be kept as short as possible, output leads longer than 1 inch $(2.5 \mathrm{~cm})$ require the use of an output register. Ground loop problems are avoided by connecting all grounds on the board to the ground plane. Analog and digital grounds are connected internally.
2. Analog input leads should be as short and direct as possible. The use of shielded cable as an analog input lead will ensure isolation of analog signals from environmental interference.
3. The ADC-817A/827A provides an internal buffer amplifier. Use of this buffer provides an input impedance greater than $100 \mathrm{M} \Omega$, allowing the $\mathrm{A} / \mathrm{D}$ to be driven from a high impedance source or directly from an analog multiplexer. When using the input buffer, a delay equal to its setting time must be allowed between input level change and the negative going edge of the start conversion pulse. If the buffer is not required, its input should be connected to analog ground to avoid introducing noise in to the converter.
4. Both analog and digital supplies should be bypassed to ground with $1 \mu \mathrm{~F}$ electrolytic capacitors in parallel with $0.1 \mu \mathrm{~F}$ ceramic capacitors as shown in the connections diagrams. Bypass capacitors should be located directly
adjacent to, or on, each supply pin. The -10 V reference output (pin 18) should be bypassed to ground with a $2.2 \mu \mathrm{~F}$ electrolytic capacitor mounted as previously indicated.
5. In the bipolar mode, two's complement output coding is available by using the MSB output (pin 13); offset binary coding is obtained by using the MSB output (pin 12). Unipolar operation requires use of the MSB output (pin 12) to achieve straight binary output coding.
6. Applications of these converters that require the use of a sample-hold may be satisfied by DATEL's model SHM-45 or SHM-4860 featuring 200 nanosecond acquisition time and $0.01 \%$ accuracy. The SHM-45 offers gains of -1 or -2 .
7. These converters have a maximum power dissipation of 2.2 W . The case-to-ambient thermal resistance for this package is approximately $28^{\circ} \mathrm{C}$ per watt. For operation in ambient temperatures exceeding $+70^{\circ} \mathrm{C}$, care must be taken to ensure free air circulation in the vicinity of the converter.

## TIMING DIAGRAM OPERATING PERIODS

ADC-817A
T1 $2.0 \mu \mathrm{SEC}$.

ADC-827A
$3.0 \mu \mathrm{SEC}$.

## NOTE

In any application using the ADC-817A or the ADC827A, signal integrity and noise isolation are a function of grounding. The suggested ground plane shown should be used whenever possible.


Figure 3. Ground Plane Layout


Figure 2. Timing Diagram for ADC-817A, ADC-827A

## OUTPUT CODING

| UNIPOLAR SCALE | UNIPOLAR ANALOG INPUT |  |  | STRAIGHTOUTPUT | $\begin{aligned} & \text { BINARY } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | -20V RANGE | -10V RANGE | -5V RANGE |  |  |
| -FS + 1 LSB | -19.9952V | -9.9976V | -4.9988V | 11111111 | 1111 |
| -7/8 FS | -17.5000V | -8.7500V | -4.3750V | 11100000 | 0000 |
| -3/4 FS | -15.0000V | -7.5000V | -3.7500V | 11000000 | 0000 |
| -1/2 FS | -10.0000V | -5.0000V | -2.5000V | 10000000 | 0000 |
| -1/4 FS | -5.0000V | -2.5000V | -1.2500V | 01000000 | 0000 |
| -1 LSB | -0.0049V | -0.0024V | -0.0012V | 00000000 | 0001 |
| 0 | -0.0000V | -0.0000V | -0.0000V | 00000000 | 0000 |


| BIPOLAR SCALE | ANALOG INPUT |  |  | DATA OUTPUT CODING |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | OFFSET BINARY |  | TWO's COMPLEMENT |  |  |
|  | $\pm 10 \mathrm{~V}$ RANGE | $\pm 5 \mathrm{~V}$ RANGE | $\pm 2.5 \mathrm{~V}$ RANGE |  |  |  |  |  |
| -FS + 1 LSB | -9.9951V | -4.9976V | -2.4988V | 1111 | 11111111 | 0111 | 1111 | 1111 |
| -1/2 FS | -5.0000V | -2.5000V | -1.2500V | 1100 | 00000000 | 0100 | 0000 | 0000 |
| -1 LSB | -0.0049V | -0.0024V | -0.0012V | 1000 | 00000001 | 0000 | 0000 | 0001 |
| 0 | 0.0000 V | 0.0000 V | 0.0000 V | 1000 | 00000000 | 0000 | 0000 | 0000 |
| +1 LSB | +0.0049V | +0.0024V | +0.0012V | 0111 | 11111111 | 1111 | 1111 | 1111 |
| +1/2 FS | +5.0000V | +2.5000V | +1.2500V | 0100 | 00000000 | 1100 | 0000 | 0000 |
| +FS -1 LSB | +9.9951V | +4.9976V | +2.4988V | 0000 | 00000001 | 1000 | 0000 | 0001 |
| +FS | +10.0000V | +5.0000V | +2.5000V | 0000 | 00000000 | 1000 | 0000 | 0000 |

## Providing Three-State Outputs

For applications where the converted input must interface to tristate TTL or CMOS logic, the ADC-817A OR ADC-827A outputs are easily converted using buffers such as the DM8095's shown in the diagram. Signal length must be less than one inch between devices to ensure signal integrity. Also note that two's complement outputs are available from the ADC-817A and ADC-827A by using pin 13 instead of pin 12 as the MSB output. The timing diagram shows the delays incurred as the signal passes through the buffers.


'FOR TWO'S COMPLEMENT OUTPUT CODING THIS CONNECTION IS PIN 13 (MSB)

Figure 4. High Speed Three-State Output Buffer

## TYPICAL CONNECTIONS


-FOR GREATER UNIPOLAR ZERO GAIN ADJUSTMENT THE 2 MEG OHM RESISTOR MAY BE REDUCED TO A VALUE OF $500 \mathrm{~K} \Omega$

## CALIBRATION PROCEDURE

1. Connect the converter as shown in the applicable connections diagram. A trigger pulse of 50 nanoseconds minimum is applied to the start conversion input (pin 21) at a rate of 200 kHz .
2. Zero and Offset Adjustments

Apply a precision voltage reference source between the appropriate input for the selected full scale range and ground. Adjust the output of the reference source to the value shown in the Calibration Table for the unipolar zero adjustment ( $0-1 / 2$ LSB) or the bipolar offset adjustment ( + FS -1/2 LSB). Adjust the appropriate trimming potentiometer so that the output code flickers equally between X000 00000000 and X000 0000 0001 . The MSB, indicated by $X$, will be 0 for straight binary and offset binary output coding, or 1 for two's complement output coding.

## 3. Full Scale Adjustment

Set the output of the voltage reference source used in step 2 to the value shown in the Calibration Table for the unipolar or bipolar gain adjustment (-FS +1 1/2 LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between X1111 11111111 and X111 1111 1110. The MSB, indicated by $X$, will be 1 for straight binary and offset binary output coding, or 0 for two's complement output coding.


CALIBRATION TABLE

| UNIPOLAR <br> RANGE | ADJUST | INPUT VOLTAGE |
| :--- | :---: | :---: |
| 0 TO -5V | ZERO | -0.6 mV |
| 0 | GAIN | -4.9982 V |
|  | TO -10V | ZERO |
| 0 TO -20V | GAIN | $-1.2 m \mathrm{~V}$ |
|  | ZERO | -9.9963 V |
|  | GAIN | -2.44 mV |
| BIPOLAR RANGE | -19.9925 V |  |
| $\pm 2.5 \mathrm{~V}$ | OFFSET | +2.4994 V |
|  | GAIN | -2.4982 V |
| $\pm 5 \mathrm{~V}$ | OFFSET | +4.9988 V |
|  | GAIN | -4.9963 V |
|  | OFFSET | +9.9976 V |
|  | GAIN | -9.9927 V |



Figure 5. High Speed Data Acquisition System
The ADC-817A/827A configured as shown with DATEL's MX1616, a high speed CMOS multiplexer, AM-551, a hybrid precision programmable gain instrumentation amplifier, and SHM4860, a 200 nanosecond, $0.01 \%$ hybrid sample hold forms an 8 -channel (differential), 12-bit, hight speed data acquisition system capable of throughput rates of 200 kHz .

INPUT CONNECTIONS

| INPUT VOLTAGE RANGE | *WITH INPUT BUFFER |  |  | WITHOUT INPUT BUFFER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TNPUT } \\ & \text { PIN } \end{aligned}$ | $\begin{aligned} & \text { CONNEC } \\ & \text { PINS T } \end{aligned}$ | THESE ETHER | $\begin{aligned} & \text { TNPUT } \\ & \text { PIN } \end{aligned}$ | $\begin{aligned} & \text { CONNECT } \\ & \text { PINS TO } \end{aligned}$ | THESE GETHER |
| 0 to -5V | 30 | 29 to 24 | 22 to 25 | 24 | 22 to 25 | 30 to 26 |
| 0 to -10V | 30 | 29 to 24 | - | 24 | - | 30 to 26 |
| $\pm 2.5 \mathrm{~V}$ | 30 | 29 to 24 | 22 to 25 | 24 | 22 to 25 | 30 to 26 |
| $\pm 5 \mathrm{~V}$ | 30 | 29 to 24 | - | 24 | - | 30 to 26 |
| $\pm 10 \mathrm{~V}$ | 30 | 29 to 25 | - | 25 | - | 30 to 26 |


| ORDERING | INFORMATION |
| :---: | :---: |
| MODEL | TEMP. RANGE |
|  |  |
| ADC-817A MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ADC-817A MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ADC-827A MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ADC-827A MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ACCESSORIES |  |
| Part Number | Description |
| TP25K or TP100K | Trimming Potentiometers |
| For military devices compliant to MIL-STD-883, consult the factory. |  |

$\square$

## FEATURES

- Microprocessor-compatible
- $\pm 1 / 2$ LSB total adjustment error
- 100 Microseconds conversion time
- Differential analog inputs
- Ratiometric operation
- Single-supply operation


## GENERAL DESCRIPTION

DATEL's ADC-830 is a low cost, 8 -bit, CMOS A/D converter designed to operate directly with the 8080A control bus via three-state outputs. The device appears as a memory location or I/O port to the microprocessor and thus does not require interfacing logic. The ADC-830's digital control inputs, $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$, are active low, and are available in all microprocessor memory systems. Upon completion of a conversion, an Interrupt signal is generated at the converter's output. The ADC-830 will operate as a normal A/D for non-microprocessor based applications.
Using the successive approximation technique and a modified potentiometric resistor ladder, the ADC-830 achieves an 8 -bit conversion in 100 microseconds with a maximum total adjusted error of only $\pm 1 / 2$ LSB. No zero adjust is required. Also, the differential analog input allows the user to increase the common mode rejection and offset the zero value of the analog input.
Other features include single supply operation and an internal clock generator. The clock generator requires only an external RC network or, it may be driven by an external clock. The clock frequency range is 100 kHz to 1.2 MHz . In addition, the ADC-830 operates ratiometrically or with a $2,5 \mathrm{~V} \mathrm{dc}, 5 \mathrm{~V} \mathrm{dc}$, or, to allow the encoding of smaller analog input voltage ranges, an analog-span-adjusted reference.
The ADC-830 is packaged in 20-pin plastic DIP and operates over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial temperature range. Power requirement is +5 V dc. With it's combination of low cost, small size, ease of digital interfacing, and versatility of analog interfacing, the ADC-830 is the ideal choice for many process control and instrumentation applications.


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +6.5V |
| :---: | :---: |
| Digital Input Voltage. | -0.3 V to +18 V |
| Analog Input Voltage | -0.3 V to ( $\left.\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}\right)$ |
| Package Dissipation | 875 mW |

## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C},+5 \mathrm{~V}$ dc supply voltage, unless otherwise noted.


## PHYSICAL/ENVIRONMENTAL

```
Operating Temperature Range ... 00}\textrm{C}\mathrm{ to }7\mp@subsup{0}{}{\circ}\textrm{C
Storage Temperature Range .....-65 - 年 to +150 %
Package Type................. . 20 pin plastic DIP
```


## FOOTNOTES

1. When - Analog IN (Pin 7) is $\geq+$ Analog IN (Pin 6), the digital output code will be 00000000 . Two internal diodes are connected to each analog input which will forward conduct for input voltages one diode drop below ground or above $V_{s}$.
2. $\mathrm{V}_{\mathrm{S}}=+5.25 \mathrm{~V} \mathrm{dc}$, at $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$ dc, high level input current $=1 \mu \mathrm{~A}$ maximum.
3. $\mathrm{V}_{\mathrm{S}}=+4.75 \mathrm{~V}$ dc, at $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$ dc, low level input current $=1 \mu \mathrm{~A}$ maximum.
4. Clock IN (Pin 4) is the input of a Schmitt Trigger circuit.
5. $\mathrm{V}_{\mathrm{S}}=+4.75 \mathrm{~V}$. For Vout (" 1 ") $=4.5 \mathrm{~V}$ high level output current $=-10 \mu \mathrm{~A}$.
6. $\mathrm{V}_{\mathrm{S}}=+4.75 \mathrm{~V}$. Low level output current for the Interrupt Output is 1.0 mA .
7. Specified after full-scale adjustment.
8. With an asynchronous start pulse, up to 8 clock periods may be required before conversion starts.
9. Conversion rate in free-running mode; $\overline{\operatorname{INTR}}$ (Pin 5) connected to $\overline{\mathrm{WR}}(\operatorname{Pin} 3)$, $C S\left(\right.$ Pin 1) $=O V$, and $f_{c l k}=740 \mathrm{kHz}$.
10. $\mathrm{V}_{\mathrm{S}}=+6 \mathrm{~V}$. Clock frequency range at $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$ is 100 kHz to 800 kHz .
11. $C_{L}=100 \mathrm{pf}$, use bus driver for large $C_{L}$.
12. $C_{L}=10 \mathrm{pf}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$.
13. $V_{S}=+5 V \pm 10 \%$ over full analog input range.

## TECHNICAL NOTES

1. The digital control inputs ( $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ ) are active low to allow easy interface to microprocessor control busses. For non-microprocessor based applications, the CS input (Pin 1) can be grounded and the standard A/D START function is obtained by an active low pulse on the $\overline{W R}$ input (Pin 3) and the Output ENABLE function is obtained by an active low pulse on the $\overline{\mathrm{RD}}$ input (Pin 2).
2. The ADC-830 has a differential analog voltage input (Pins 6 \& 7 ). The switching time between the inputs is 4.5 clock periods. The maximum error voltage due to this sampling delay is $\Delta \mathrm{V}_{\mathrm{e}}$ (maximum) $=\left(\mathrm{V}_{\mathrm{P}}\right)\left(2 \pi \mathrm{f}_{\mathrm{cm}}\right)\left(4.5 / \mathrm{f}_{\mathrm{clk}}\right)$ where: $\Delta \mathrm{V}_{\mathrm{e}}$ is the error voltage due to sampling delay, $\mathrm{V}_{\mathrm{P}}$ is the peak value of the common-mode voltage, and $\mathrm{f}_{\mathrm{cm}}$ is the commonmode frequency. Because of this internal switching action, displacement currents will flow at the analog inputs. These current transients occur at the leading edge of the internal clock, rapidly decay, and do not cause errors as the comparator is strobed at the end of the clock period. However, if the voltage source applied to Ana. $\operatorname{IN}+(\operatorname{Pin} 6)$ exceeds $\mathrm{V}_{\mathrm{S}}$ by more than 50 mV , a large current may flow through a parasitic diode to $\mathrm{V}_{\mathrm{S}}$. If these currents could exceed 1 mA , an external diode should be connected between Ana. IN + (Pin 6) and $\mathrm{V}_{\mathrm{S}}(\mathrm{Pin} 20)$.
3. The leads to the analog inputs should be kept as short as possible to prevent noise pickup. The source resistance for these inputs should be kept below $5 \mathrm{k} \Omega$. Input bypass capacitors should not be used as they will average the transient input switching currents of the converter causing scale errors.
4. The ADC-830 may be used with a $5 \mathrm{~V}, 2.5 \mathrm{~V}$ or adjusted voltage reference. The reference is either $1 / 2$ the value of $\mathrm{V}_{\mathrm{S}}$ or equal to a voltage applied to the span adjust pin (Pin 9). This allows for operation in either a ratiometric mode or an absolute mode. The internal gain for the span adjust input is 2.
5. The clock for the ADC-830 may be derived from the CPU or an external RC can be added to provide self clocking. A resistor ( $\approx 10 \mathrm{k} \Omega$ ) is connected between CLK Return (Pin 19) and CLOCK IN (Pin 4) and a capacitor is connected between CLOCK IN and ground. The resultant clock frequency is $\mathrm{f}_{\mathrm{clk}}$ $=1 / 1.1$ RC. Heavy capacitive or dc loading of the Clock Return pin should be avoided, a CMOS or low power TTL Buffer should be used to drive loads greater than 50 pF .
6. For continuous conversion operation, the $\overline{\mathrm{CS}}$ input ( $\operatorname{Pin} 1$ ) is grounded and the $\overline{W R}$ input (Pin 3) is connected to the INTR output (Pin 5). $\overline{\text { WR }}$ and INTR should be momentarily forced low following a power-up cycle to guarantee operation.
7. The ADC-830 will require a bus driver when the total capacitance of the data bus gets large. For systems with a slow CPU clock frequency, higher capacitive loads may be driven. Low power Schottky or high current bipolar bus drivers with PNP inputs are recommended.
8. The use of good circuit board layout techniques is required for rated performance. Sockets on a PC board should be used, all logic signal leads should be grouped and kept as far as possible from the analog inputs, and the analog inputs should be shielded. A single point analog ground should be used that is separate from the digital ground. $\mathrm{V}_{\mathrm{S}}$ should be bypassed, as close to the $\mathrm{V}_{\mathrm{S}}$ pin as possible, with a low inductance $1 \mu \mathrm{~F}$ tantalum capacitor. The $\mathrm{V}_{\mathrm{S}}$ bypass capacitor and self-clocking capacitor (if used) should be returned to digital ground.


## TYPICAL PERFORMANCE CHARACTERISTICS




## TYPICAL APPLICATIONS

ABSOLUTE WITH A + 5V REFERENCE


SELF-CLOCKING IN FREE-RUNNING MODE

after power.up, a momentary grounding OFTHENRINUTISNEEDED TO GUARANTEE OPERATION.

HANDLING $\pm 10 \mathrm{~V}$ ANALOG INPUTS



TIMING AND PERFORMANCE


MICROPROCESSOR INTERFACING
INS 8080A CPU INTERFACE


NOTE 1: •PIN NUMBERS FOR THE INS8228 SYSTEM CONTROLLER, OTHERS ARE INS8080A.
NOTE 2: PIN 23 OF THE INS 8228 MUST BE TIED TO +12 V THROUGH A 1KII RESISTOR TO GENERATE THE ACKNOWLEDGED AS REQUIRED BY THE ACCOMPANYING SAMPLE PROGRAM

The ADC-830 is designed to interface directly with derivatives of the $8080 \mu \mathrm{P}$. The converter can be mapped into memory space using standard memory address decoding, or it can be controlled as an I/O device by using the $\overline{/ / O ~} R$ and $\overline{1 / O ~ W}$ strobes and decoding address bits $\mathrm{A} 0 \rightarrow \mathrm{~A} 7$ (or A8 $\rightarrow \mathrm{A} 15$ ) to obtain the $\overline{C S}$ input. Using the I/O space provides 256 additional addresses and may allow a simpler 8-bit address decoder but the data can only be input to the accumulator. In systems where the A/D converter is 1 of 8 or less I/O mapped devices, no address decoding circuitry is required. Each of the 8 address bits (AO to A7) can be directly used as $\overline{C S}$ inputs, one for each I/O device.

MC 6800 CPU INTERFACE


The control bus for the $6800 \mu \mathrm{P}$ derivatives does not use the $\overline{R D}$ and $\overline{W R}$ strobe signals. Instead it employs a single $R / \bar{W}$ line and additional timing, if needed, can be derived from the $\emptyset 2$ clock. All I/O devices are memory mapped in the 6800 system and a special signal, VMA, indicates that the current address is valid. In many 6800 systems an already decoded $\overline{4 / 5}$ line is brought out to the common bus at pin 21. This can be tied directly to the ADC-830's CS pin if no other devices are addressed at Hex ADDR: 4XXX or 5XXX.

## MICROPROCESSOR INTERFACING

## MULTIPLE ADC-830's IN A MC6800 SYSTEM



When transferring analog data from several channels to a single $\mu \mathrm{P}$ system, a multiple converter scheme presents several advantages over the conventional multiplexer single converter approach. With the ADC-830, the differential inputs allow individual span adjust for each channel. Also, the channels are sensed simultaneously, reducing the microprocessor's total system servicing time.
In the system shown; the ADC-830's have been arbitrarily located at HEX address 5000 in the MC6800 memory space. To save components, the clock signal is derived from just one RC pair on the first converter. The system can easily be extended to allow the interfacing of more converters.

MULTIPLE ADC-830'S IN A Z-80 INTERRUPT DRIVE MODE


NOTE 2. NUMBERS OR LETTERS IN BRACKETS REFER TO STANDARO M6BCO
SYSTEM COMMON BUS CODE
In data acquisition systems where more than one peripheral device will be interrupting program execution of a microprocessor, the CPU must determine which device requires servicing. The circuit shown allows the ADC-830's to be started in any sequence, but will input and store valid data with a priority sequence of A/D \#1 through A/D \#7. Only the converters whose INT is asserted will be read.


## FEATURES

- Microprocessor compatible
- 9 Microseconds conversion time
- 8-Bit resolution
- $\pm 1 / 4$ LSB linearity error
- Ratiometric operation


## GENERAL DESCRIPTION

DATEL ADC-847 is a low cost, monolithic, 8-bit A/D converter designed to interface directly with a microprocessor via threestate outputs. The device appears as a memory location or I/O port to the microprocessor and thus requires a minimum of interfacing logic. Using the successive approximation technique, the ADC-847 completes an 8-bit conversion in 9 microseconds with a maximum linearity error as low as $\pm 1 / 4$ LSB

The data outputs of the ADC-847 are provided with three-state buffers to allow connection to a common data bus. The digital control lines; WR, RD and BUSY are active low and are available in most microprocessor memory systems. The BUSY output uses a passive pull-up for CMOS/TTL compatibility which also allows up to four BUSY outputs to be connected together to form a common interrupt line. The ADC-847 will operate as a normal A/D converter for non-microprocessor applications.
Other important features include single supply operation capability, ratiometric operation, internal reference circuit and internal clock generator. The clock generator requires only an external capacitor or the device may be driven with an external clock. The reference circuit only requires an external resistor and capacitor or an external reference voltage can be connected to the reference input (Pin 7) if required. The ADC-847 is an ideal choice for many process control and instrumentation applications.
The ADC-847 is available for operation over the commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and military, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges and is packaged in either an 18 pin plastic or ceramic DIP.


MECHANICAL DIMENSIONS INCHES (MM)


INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| ---: | :--- |
| 1 | $\overline{\text { BUSY }}$ (STATUS) |
| 2 | $\overline{\text { RD }}$ (OUTPUT ENABLE) |
| 3 | CLOCK |
| 4 | WR (START CONVERSION) |
| 5 | EXTERNAL RESISTOR |
| 6 | ANALOG INPUT |
| 7 | REFERENCE INPUT |
| 8 | REFERENCE OUTPUT |
| 9 | GROUND |
| 10 | + V SUPPLY |
| 11 | DB7 (MSB) |
| 12 | DB6 |
| 13 | DB5 |
| 14 | DB4 |
| 15 | DB3 |
| 16 | DB2 |
| 17 | DB1 |
| 18 | DBO (LSB) |


| ABSOLUTE MAXIMUM RATINGS, ALL MODELS | ADC-847A | ADC-847B | ADC-847M |
| :---: | :---: | :---: | :---: |
| Supply Voltage |  | +7.0V |  |
| Digital Input Voltage |  | $\mathrm{V}_{\text {S }}$ |  |
| Analog Input Voltage |  | $V_{S}$ |  |

## FUNCTIONAL SPECIFICATIONS, ALL MODELS

Typical at $+25^{\circ} \mathrm{C},+5 \mathrm{~V}$ dc supply voltage, 900 kHz clock frequency, unless otherwise noted.

| ANALOG INPUTS | ADC-847A | ADC-847B | ADC-847M |
| :---: | :---: | :---: | :---: |
| Analog Input Ranges Input Resistance Reference Input Range Input Current ${ }^{1}$ | $\begin{gathered} 0 \text { to }+5 \mathrm{~V}, 0 \text { to }+10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \\ 100 \mathrm{k} \Omega \\ +1 \mathrm{~V} \text { to }+3 \mathrm{~V} \\ 1 \mu \mathrm{~A} \end{gathered}$ |  |  |
| DIGITAL INPUTS |  |  |  |
| Input Logic Level, Vin (' 1 '"), minimum Input Logic Level, Vin (' 0 '"), maximum Input Logic Level, lin (" 1 '’) ${ }^{2}$ <br> Input Logic Level, lin (' 0 ' ') ${ }^{3}$ <br> Clock Input Voltage (pin 3) <br> high level, minimum <br> low level, maximum <br> Clock Input Current, high level, maximum low level, maximum <br> Clock Pulse Width, minimum WR (Write) <br> $\overline{\mathrm{RD}}$ (Read) Input Clamp Diode Voltage, maximum | 4.0 V0.8 V$800 \mu \mathrm{~A}$$-500 \mu \mathrm{~A}$500 nsec .200 nsec.Start conversion pulse. 20 .minimum pulse width. Active low input.Active low state enables 3-state outputs.-1.5 V |  |  |
| DIGITAL OUTPUTS |  |  |  |
| Parallel Output Data <br> Output Coding, Unipolar Bipolar. $\qquad$ <br> $\overline{B U S Y}$ $\qquad$ <br> Output Logic Level, Vout ('‘'’), minimum Vout (' ' 0 '"), maximum Output Logic Level, lout (' 1 ''), maximum lout ('"0'), maximum Off-state output leakage current, maximum | 8 parallel lines of three-state, gateableoutput data.BinaryOffset BinaryActive low output. High when conversioncomplete. Low when conversion inprogress.2.4 V0.4 V$100 \mu \mathrm{~A}$1.6 mA$2 \mu \mathrm{~A}$ |  |  |
| PERFORMANCE |  |  |  |
| Resolution <br> Linearity Error, maximum <br> Differential Linearity Error, maximum <br> Conversion Time <br> Internal Clock Frequency, maximum <br> External Clock Frequency, maximum <br> Reference Output Voltage, maximum ${ }^{4}$. <br> Reference Slope Resistance, maximum <br> Reference Voltage Tempco. <br> Reference Current, maximum minimum <br> Linearity Tempco <br> Zero Tempco <br> Full-Scale Tempco | $\begin{aligned} & \pm 1 \mathrm{LSB} \\ & \pm 1 \mathrm{LSB} \\ & 2.600 \mathrm{~V} \end{aligned}$ | 8 binary bits $\pm 1 / 4$ LSB $\pm 1 / 2$ LSB $9 \mu \mathrm{sec}$. 1 MHz 1 MHz 2.570 V $2 \Omega$ <br> $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ 15 mA 4 mA <br> $\pm 3.0 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\pm 8.0 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\pm 2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \pm 1 / 4 \mathrm{LSB} \\ & \pm 1 / 2 \mathrm{LSB} \end{aligned}$ $2.570 \mathrm{~V}$ |
| POWER REQUIREMENTS |  |  |  |
| Supply Voltage Range <br> Supply Current, maximum <br> Power Consumption | $\begin{gathered} +4.5 \mathrm{~V} \mathrm{dc} \text { to }+5.5 \mathrm{~V} \mathrm{dc} \\ 40 \mathrm{~mA} \\ 125 \mathrm{~mW} \end{gathered}$ |  |  |


| PHYSICAL/ENVIRONMENTAL |  |
| :---: | :---: |
| Operating Temp. |  |
| Range $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
|  |  |
| ADC-847 B | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ADC-847 M $\cdots$. $-55^{\circ} \mathrm{C}$ to +1 |  |
| Storage Temp. |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Package Type, 18-Pin DIP.... Plastic Plastic Ceramic |  |
|  |  |
| FOOTNOTES: |  |
| 1. Input voltage $=+3 \mathrm{~V}$ and Rext $=82 \mathrm{k} \Omega$. |  |
| 2. Input voltage $=2.4 \mathrm{~V}$, supply voltage $=5.5 \mathrm{~V}$. |  |
| For RD input, lin (' | $\left.1^{\prime \prime}\right)=-150 \mu \mathrm{~A}$. |
| 3. Input voltage $=+0.4 \mathrm{~V}$, supply voltage $=5.5 \mathrm{~V}$. |  |
| For $\overline{\mathrm{RD}}$ input, lin (" 0 ") $=-300 \mu \mathrm{~A}$. |  |
| 4. Rref $=390 \Omega$, Cref $=4.7 \mu \mathrm{~F}$. |  |

## TECHNICAL NOTES

1. The internal clock generator requires an external capacitor ( 100 pf for 1 MHz ) connected between Pin 3 and ground. The oscillator frequency may be trimmed with an external trim resistor (2 $\mathrm{K} \Omega$ maximum) connected in series with the capacitor. For optimum accuracy and stability of the oscillator frequency without trimming, the use of a crystal or ceramic resonator connected between Pins 3 and 9 is recommended.
An external clock signal from a TTL or CMOS gate to Pin 3 may be used if the application requires.
2. A $390 \Omega$ reference resistor (Rref) should be connected between Pins 8 and 10. This will supply a nominal reference current of 6.4 mA . Also, a $4.7 \mu \mathrm{~F}$ stabilizing/decoupling capacitor (Cref) should be connected between Pins 8 and 9 . For internal reference operation, Vref OUT (Pin 8) is connected to Vref IN (Pin 7).
3. An external reference may be used if required. Voltage should be in the range of +1.5 to +3.0 volts and may be connected to Vref IN. The slope of such a reference source should be less than $2.5 \Omega / n$, where $n$ is the number of converters supplied.
4. A continuous conversion can be accomplished by inverting the BUSY and feeding it to the convert ( $\overline{W R}$ ) input. To ensure reliable operation, an initial start pulse is required. This can be accomplished by using a NOR gate instead of an inverter and feeding it with a positive going pulse. The pulse can be derived from a simple R.C. network that gives a single pulse when power is applied.
5. For ratiometric operation, if the output from a transducer varies with its supply, then an external reference for the $A / D$ should be derived from the same supply. The external reference can vary
from +1.5 V to +3.0 V . Operation with a reference voltage less than +1.5 V is possible but reduced overdrive to the comparator will increase its delay and the conversion time will need to be increased.
6. The $\overline{W R}$ (start conversion pulse) can be completely asynchronous with respect to the clock, and will produce valid data between $71 / 2$ and $81 / 2$ clock pulses later depending on the timing of the clock and CONVERT signals.
7. Upon receiving a convert pulse, the $A / D$ is reset. (The MSB is set to ' 1 '" all other bits are set to " 0 " and the BUSY output goes low.) The A/D will remain in this state until the convert pulse returns high. After the start conversion input goes high, the MSB decision will be made on the falling clock edge after a rising clock edge (See timing diagram). This will insure that the MSB is allowed to settle for at least half a clock period or 550 nanoseconds at maximum clock frequency.
The START CONVERSION ( $\overline{\mathrm{WR}}$ ) input is not locked out during a conversion. Therefore, if pulsed low at any time, the conversion will restart.
8. The ADC-847 can be operated with a single supply. However, a negative supply voltage is required to supply the tail current of the comparator. Since this current is only 25 to 150 $\mu \mathrm{A}$ and does not have to be well stabilized, it can be supplied by a simple diode pump circuit driven from the $\overline{B U S Y}$ output. (See single supply operation.)

## CALIBRATION PROCEDURE

For calibration procedure, unipolar and bipolar, apply continuous convert pulses to start conversion ( $\overline{\mathrm{WR} \text { ) input long enough to }}$ allow a complete conversion and monitor the digital outputs.

## CALIBRATION

## UNIPOLAR

Zero Adjust Apply 0.5 LSB to the analog input and adjust the ZERO ADJUST pot until the LSB (Bit 8) just flickers between 0 and 1 with all other bits at 0 .
Gain Adjust Apply FS - 1.5 LSB to the analog input and adjust the GAIN ADJUST pot until the LSB (Bit 8) output just flickers between 0 and 1 with all other bits at 1.

| COMPONENT VALUES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT RANGE | $\mathrm{TP}_{1}$ | $\mathrm{TP}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ |
| +5 V | 5 k | 1 M | 5.6 k | 8.2 k | 680 k |
| +10 V | 10 k | 1 M | 11 k | 5.6 k | 680 k |

## BIPOLAR

Offset Adjust Apply - (FS - 0.5 LSB) to the analog input and adjust the OFFSET ADJUST pot until the LSB (Bit 8) output just flickers between 0 and 1 with all other bits at 0 .

Gain Adjust Apply + (FS-1.5 LSB) to the analog input and adjust the GAIN ADJUST pot until the LSB (Bit 8) just flickers between 0 and 1 with all other bits at 1 .
After gain adjust, repeat offset adjust procedure.

| COMPONENT VALUES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT RANGE | $\mathrm{TP}_{1}$ | $\mathrm{TP}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ |
| $\pm 5 \mathrm{~V}$ | 5 k | 5 k | 13 k | 13 k | 7.5 k |
| $\pm 10 \mathrm{~V}$ | 10 k | 5 k | 27 k | 8.2 k | 8.2 k |



## CONNECTION FOR UNIPOLAR OPERATION



CONNECTIONS FOR BIPOLAR OPERATION

CODING TABLES
UNIPOLAR

| DIGITAL <br> OUTPUT | ANALOG INPUT |
| :---: | :---: |
| 1111111 | FS-1 LSB |
| 11000000 | 0.75 FS |
| 10000000 | 0.5 FS |
| 01000000 | 0.25 FS |
| 00000000 | 0 |

1 LSB $=\frac{F S}{256}$

BIPOLAR

| DIGITAL <br> OUTPUT | ANALOG INPUT |
| :---: | :---: |
| 1111111 | + (FS-1 LSB) |
| 11000000 | +0.5 FS |
| 10000000 | 0 |
| 01000000 | -0.5 FS |
| $1 \mathrm{LSB}=\frac{2 \mathrm{FS}}{256}$ |  |

## TIMING AND CONNECTION



## TYPICAL CONNECTION



SINGLE SUPPLY OPERATION


DIODE PUMP CIRCUIT TO SUPPLY COMPARATOR TAIL CURRENT. SEE TECHNICAL NOTE 8 .

TYPICAL CONNECTION TO MICROPROCESSOR DATABASE


The ADC-847 is primarily designed to interface directly to a microprocessor via three-state outputs. The device appears as a memory location or I/O peripheral to the microprocessor thus requiring a minimum of external interface logic.

|  | ORDERING INFORMATION |  |
| :---: | :---: | :---: |
|  | LINEARITY | OPERATING |
| MODEL NO. | ERROR | TEMP. RANGE |
| ADC-847A | $\pm 1 \mathrm{LSB}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ADC-847B | $\pm 1 / \mathrm{LSB}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ADC-847M | $\pm 1 / 4 \mathrm{LSB}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## FEATURES

- Continuous tracking operation
- $10^{6}$ conversions/second
- 10-Bit resolution
- Monotonic over temperature
- Controllable outputs
- TTL/CMOS compatible


## GENERAL DESCRIPTION

The ADC-856 is a 10 -bit tracking A/D converter, capable of supplying continuously updated conversion data on full-scale sinusoidal signals up to 300 Hz without the need for a sample and hold. This converter is linear to $\pm 1 / 2$ LSB minimum and is monotonic over its operating temperature range. A number of innovative features give this device the flexibility for a wide range of applications.
The circuit is implemented in bipolar, monolithic form. The chip contains a fast window comparator, tracking logic, an up/down counter, a D/A converter, a precision voltage reference with amplifier, data transfer gates, and a data latch/shift register. The external parts required for operation have been held to a few passive components, and allow external programming of the analog input voltage range. Gain temperature coefficient of the circuit is $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, exclusive of reference.
The ADC-856 is optimized for operation in a continuous tracking mode. In this conversion technique each conversion of an analog signal is based on the last converted value of that signal. For signals that do not vary faster than the converter can track, or $1 \mathrm{LSB} /$ microsecond, continuous tracking will provide a valid, updated conversion result every microsecond.
Logic control inputs contribute to this device's usefulness in many different applications. The data transfer gates allow selection of the rate at which the output latch/shift register is updated. The rate may vary from once every microsecond to updating only upon receipt of a command from an external controller. External control also allows selection of output data form, which may be parallel or serial (by supplying an optional clock input). The outputs may be disabled completely in either mode by holding the output enable input low.
The ADC-856 operates on $\pm 5 \mathrm{~V}$ dc power at 50 mA with a power supply rejection of $0.1 \% / \mathrm{V}$. The device is packaged in a 28 ceramic DIP and is available in two operating temperature ranges: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

MECHANICAL DIMENSIONS INCHES (MM)


INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :--- | :--- | :--- | :--- |
| 1 | POWER GROUND | 15 | CLOCK |
| 2 | $-5 V D C$ | 16 | DATA CLOCK |
| 3 | COMPENSATION | 17 | OUTPUT ENABLE |
| 4 | REF. AMP. GND. | 18 | BIT 10 OUT (LSB) |
| 5 | REF. AMP. IN | 19 | BIT 9 OUT |
| 6 | REF. OUT | 20 | BIT 8 OUT |
| 7 | REF GND. | 21 | BIT 7 OUT |
| 8 | D/A GND. | 22 | BIT 6 OUT |
| 9 | IREF | 23 | BIT 5 OUT |
| 10 | IOUT | 24 | BIT 4 OUT |
| 11 | COMPARATOR IN | 25 | BIT 3 OUT |
| 12 | COMPARATOR GND. | 26 | BIT 2 OUT |
| 13 | +5VDC | 27 | BIT 1 OUT* (MSB) |
| 14 | N.C | 28 | TRANSFER DATA |

*Serial data output when in serial data mode

ABSOLUTE MAXIMUM RATINGS
Supply Voltage . . . . . . . . . . . . . . . . $\pm 7$ Volts
Logic Input Voltage .............. . OV to $+\mathrm{V}_{\mathrm{cc}}$

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm \mathbf{5 V}$ Supply and Internal Reference, unless otherwise noted.


## TECHNICAL NOTES

1. The transfer of conversion data to the outputs is controlled by the transfer gates. When TRANSFER DATA is held high the outputs update with each conversion. To update the outputs upon command. TRANSFER DATA is taken high for a minimum of 50 nanoseconds, no sooner than 150 nanoseconds after the active (negative going) edge of the main clock. TRANSFER DATA must go low before the next main clock edge. When TRANSFER DATA is low, the data is held in the output register.
2. Conversion data appears at the outputs in parallel form. Data may be obtained in serial form by clocking DATA CLOCK at up to 1 MHz , with a minimum pulse width of 100 nanoseconds and TRANSFER DATA low. Serial output data (MSB first) is then available at pin 27.
3. When OUTPUT ENABLE is taken low DATA CLOCK is disabled and all output transistors are turned off (all bit outputs go high).
4. The converter tracks the input signal level at a speed of 1 LSB/microsecond; thus the conversion time for any input signal change is given by

$$
\frac{\Delta \mathrm{V}_{\mathrm{IN}}}{1 \mathrm{LSB}}=\text { conversion time in microseconds. }
$$

5. Full Scale D/A output current is four times the reference current; for optimum performance the reference current should be 1 mA . An external reference can be used which can range from 0.8 mA to 1.2 mA .
6. The tracking bandwidth is inversely proportional to the amplitude of the input signal, e.g., at half scale the bandwidth is 600 Hz .
7. The window comparator and tracking logic determine whether the up/down counter will count up/count down or retain the same value on the negative going edge of the clock pulse.
8. Since the gain tempco of the converter is typically 10 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$, it is recommended that $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ metal film resistors be used for $\mathrm{R}_{3}, \mathrm{R}_{4}$ and $\mathrm{R}_{5}$ for best performance over temperature. The internal reference will typically add 40 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ to the gain tempco. For improved performance a high quality external reference should be used.
9. $R_{1}$ and $R_{2}$ compensate for the input bias currents of the reference amplifier and comparator whose inputs are at virtual ground. Thus $R_{1}=R_{3}$ and $R_{2}=$ the parallel combination of $R_{4}, R_{5}$ and $R_{6}$. The parallel combination of $R_{4}, R_{5}$ and $R_{6}$ should be as close to $625 \Omega$ as possible as this determines the D/A setting time and therefore the conversion time. Refer to the resistor tables for a list of typical values for these resistors.

ADC-856

## THEORY OF OPERATION

The ADC-856 converters employ a tracking conversion technique. Tracking converters are most effectively used in singlechannel operations on a continuous signal. In this technique each conversion is based on the previous conversion value. A fast window comparator determines whether an up/down counter increments by 1 LSB, decrements by 1 LSB or remains at its last value. The digital word in the counter controls a D/A converter with a precision reference; the analog output goes to the comparator and is compared with the analog input signal.
For signals with a rate of change less than the converter's maximum rate of change (tracking speed), each comparison represents a valid conversion and the converter is therefore tracking the signal. Tracking is not possible when the input signal varies at a rate greater than the converter's maximum or is discontinuous, as in multiplexed applications. In these cases the converter will change at its maximum rate ( 1 LSB /microsecond) until it attains the new signal level. While this acquisition is in progress, each converter step is available to the output as data, even though it does not yet represent the input signal level. The time required to acquire a new signal level is directly proportional to its difference from the previous level; for a full scale change this period is over 1 microsecond. Allowance should be made for the acquisition time when a rapid signal change is introduced.

## UNIPOLAR OPERATION

## Zero and Gain Adjustments

1. Apply an analog input voltage of zero + $1 / 2$ LSB.
2. Adjust the zero adjustment so that the ouput code flickers between 000 . . 000 and 000 . . . 001.
3. Apply an analog input voltage of +F.S. $-1 \frac{1}{2}$ LSB.
4. Adjust the gain adjustment $\left(R_{3}\right)$ so that the output code flickers between 111. . . 110 and 111 . . 111.

## BIPOLAR OPERATION

## Offset and Gain Adjustments

1. Apply an analog input voltage of - full-scale $+1 / 2$ LSB.
2. Adjust the offset adjustment $\left(R_{4}\right)$ so that the output code flickers between 000 . . . 000 and 000 . . 001.
3. Apply an analog input voltage of + full-scale - $11 / 2$ LSB.
4. Adjust the gain adjustment $\left(\mathrm{R}_{3}\right)$ so that the output code flickers between 111. . 110 and 111 . . 111.

TIMING DIAGRAM



## CODING TABLES

UNIPOLAR OPERATION
STRAIGHT BINARY

| SCALE | CODE |
| :---: | :---: |
| $+\mathrm{FS}-1 \mathrm{LSB}$ | 1111111111 |
| $+3 / 4 \mathrm{FS}$ | 1100000000 |
| $+1 / 2 \mathrm{FS}$ | 1000000000 |
| $+1 / 4 \mathrm{FS}$ | 0100000000 |
| +1 LSB | 0000000001 |
| 0 | 0000000000 |

BIPOLAR OPERATION
OFFSET BINARY

| SCALE | CODE |
| :--- | :---: |
| + FS -1 LSB | 1111111111 |
| $+1 / 2$ FS | 1100000000 |
| +1 LSB | 1000000001 |
| 0 | 1000000000 |
| -1 LSB | 011111111 |
| - $1 / 2$ FS | 0100000000 |
| - FS +1 LSB | 0000000001 |
| -FS | 0000000000 |

OUTPUT LOGIC CONTROL


TRANSFER DATA (PIN 28)

HI: Min. 50 nsec pulse transfers parallel data from the up/ down counter to the data latch/shift register. May be held high for continuous data transfer

LO: Data in latches held, new data from counter not transferred to data latches

DATA CLOCK (PIN 16) OUTPUT ENABLE (PIN 17)

$$
\begin{array}{ll}
\text { HI: Clocked at up to } 1 \mathrm{MHz} \\
\text { for serial data output } \\
\text { at Pin 27, MSB first }
\end{array} \quad \begin{gathered}
\text { HI: Data available at } \\
\text { outputs (parallel } \\
\text { or serial) }
\end{gathered}
$$

## CALIBRATION PROCEDURE

1. Connect the converter as shown in the connection diagram. Note that Pin 6 is connected to $\mathrm{R}_{3}$ and $\mathrm{R}_{4}$ only when the internal reference is used (dotted line on diagram).
2. Select $R_{1}$ through $R_{6}$ from values given in the resistor table or calculate from the equations that accompany it.
3. Drive the MAIN CLOCK input (Pin 15) with a compatible clock signal at up to 1 MHz and apply a logic high to TRANSFER DATA (Pin 28).

## CALIBRATION RESISTOR VALUES

$\mathrm{R}_{4}$ adjusts the offset for bipolar operations; in unipolar operations $R_{4}$ is replaced with a zero adjustment circuit shown in applications. In either mode $\mathrm{R}_{3}$ adjusts the gain. If the predicted values of these resistors do not supply the transition points expected, their values should be recalculated. Each may be trimmed with a $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ trimming pot used in series with the resistor. The trim pots should be constrained to approximately $1 \%$ of the nominal value calculated.

The values of $R_{1}$ through $R_{6}$ are calculated from the following:
${ }^{*} R_{1}=R_{3} \quad{ }^{*} R_{2}=$ the parallel combination of $R_{4}, R_{5}$ and $R_{6}$.
$R_{3}=\frac{V_{\text {REF }}}{1.0 \mathrm{~mA}} \quad R_{4}=\frac{-V_{\text {REF }} R_{5}}{V_{\text {IN }} \min }$
$R_{5}=\frac{\text { FSR }^{* *}}{\text { lout }(\mathrm{max})}$
${ }^{*} R_{6}$ is chosen so that the parallel combination of $R_{4}, R_{5}$ and $R_{6}$ is approximately $625 \Omega$. This determines the D/A time constant and conversion time.
*The nearest preferred value may be used for these resistors.
**F.S.R. is the Full Scale Range, the difference between maximum input voltage and minimum input voltage.

## CONNECTION AND CALIBRATION

 FOR UNIPOLAR OPERATION WHERE R ${ }_{4}$ APPROACHES $\infty$ AND A ZERO ADJUSTMENT IS REQUIRED, THIS CIRCUIT MAY BE USED TO REPLACE R R $_{4}$.

## RESISTOR TABLES

| ANALOG INPUT | V $_{\text {REF }}{ }^{2}$ | $R_{1}{ }^{1}$ | $\mathrm{R}_{2}{ }^{1}$ | $\mathrm{R}_{3}$ | $\mathrm{R}_{4}$ | $\mathrm{R}_{5}$ | $\mathrm{R}_{6}{ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RANGE | 2.5 V | 2.5 K | $625 \Omega$ | 2.5 K | $\infty$ | $625 \Omega$ | $\infty$ |
| 0 to +2.5 V | 2.5 V | 2.5 K | $625 \Omega 2$ | 2.5 K | $\infty$ | 1.25 K | 1.25 K |
| 0 to +5.0 V | 2.5 V | 2.5 K | $625 \Omega 2$ | 2.5 K | 1.25 K | 1.25 K | $\infty$ |
| $\pm 2.5 \mathrm{~V}$ | 2.5 V | 2.5 K | $625 \Omega 2$ | 2.5 K | $\infty$ | 2.5 K | $835 \Omega$ |
| 0 to +10 V | 2.5 V | 2.5 K | $625 \Omega$ | 2.5 K | 1.25 K | 2.5 K | 2.5 K |
| $\pm 5 \mathrm{~V}$ | 2.5 V | 2.5 K | $625 \Omega$ | 2.5 K | 1.25 K | 5 K | 1.67 K |

NOTES: 1. The nearest preferred value may be used for $R_{1}, R_{2}$ and $R_{6}$.
2. For external reference set $R_{1}=V_{\text {REF }}$ (Kohms)

| ORDERING INFORMATION |
| :--- |
| MODEL |
| OPER. TEMP. RANGE |
| ADC-856C |
| ADC-856M |
| THESE CONVERTERS ARE COVERED BY |
| GSA CONTRACT |

## ORDERING INFORMATION

ADC-856C ADC-856M

OPER. TEMP. RANGE
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
THESE CONVERTERS ARE COVERED BY GSA CONTRACT

## FEATURES

- 12-Bit resolution
- 500 Nanoseconds (maximum) conversion time
- 3-State output
- $\pm 1 / 2$ LSB linearity
- On board offset \& gain adjustments
- No missing codes guaranteed


## GENERAL DESCRIPTION

DATEL's ADC-868 is an ultra high speed, 12-bit, modular A/D converter. Providing a maximum conversion time of 500 nanoseconds, this converter guarantees no missing codes over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.

Standard input ranges are 0 V to +5 V for unipolar operation and $\pm 2.5 \mathrm{~V}$ for bipolar operation. Extended input ranges of OV to +10 V and $\pm 5 \mathrm{~V}$ can be implemented by the addition of 2 external resistors. A low input impedance of 1 K allows for maximum speed applications with low impedance sources such as a sample and hold amplifier.

Output data is available through a 3-state output register, as 12 parallel lines with 2 enable inputs providing accurate data transferal. Data is coded as straight binary for unipolar operation and offset binary for bipolar operation.
The ADC-868 is comprised of a fast settling precision input buffer, flash converter, high-speed DAC, high-speed comparator, precision voltage reference, clock generator and control logic circuits. Complete with on-board offset and gain adjustments, no external components are required.
Excellent specifications include a maximum gain tempco of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, and $\pm 1 / 2$ LSB maximum differential nonlinearity.
The combined use of a high-speed A/D with "state-of-the-art" flash conversion techniques, makes the ADC-868 an ideal selection for high speed data acquisition, real time waveform analysis, radar signal processing and analytic instrumentation.
This module is packaged in a $4 \times 6 \times 0.375$ inch black enameled CR steel case with a 34 pin male connector located at one end.

Jower requirements are $\pm 15 \mathrm{~V}$ dc and $\pm 5 \mathrm{~V}$ dc with a total current drain of 1070 nA , maximum.



FUNCTIONAL SPECIFICATIONS
Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ supplies, unless otherwise noted.

| DESCRIPTION | MINIMUM | TYPICAL | MAXIMUM |
| :---: | :---: | :---: | :---: |
| ANALOG INPUTS (See Technical Note \#2 for extended input ranges.) |  |  |  |
| Unipolar <br> Bipolar. <br> Impedance, Unipolar. <br> (with Pin 26 grounded) | 二 | $\begin{gathered} 0 \mathrm{~V} \text { to }+5 \mathrm{~V} \\ \pm 2.5 \mathrm{~V} \\ 1 \mathrm{~K} \Omega \end{gathered}$ | $\overline{\bar{Z}}$ |
| DIGITAL INPUTS |  |  |  |
| Start Conversion | A 2 V (minimum to 5 V (maximum) positive pulse with a 50 nsec . (minimum) duration. Positive going edge initiates conversion 2 TTL Loads <br> Logic low "0" enables bits 1 (MSB) thru 4 Logic low " 0 " enables bits 5 thru 12 (LSB) 1 TTL Load |  |  |
| OUTPUTS |  |  |  |
| Unlipolar Coding <br> Bipolar Coding. <br> Output Data <br> End of Conversion <br> Loading | Straight Binary Offset Binary 12 Parallel lines <br> 2 V (minimum) to 5 V (maximum) positive going pulse, 500 nsec . (maximum) width. Negative going edge indicates conversion complete. 10 TTL Loads |  |  |
| $\begin{aligned} & \text { Output Logic Levels (enable lines low) } \\ & \mathbf{V}_{\text {out }} \text { " } 0 \text { ". } \\ & \mathbf{V}_{\text {out }} 11 " \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } \end{aligned}$ | $+2.4 \mathrm{~V}$ | $\begin{aligned} & +0.25 \mathrm{~V} \\ & +3.1 \mathrm{~V} \\ & \hline \end{aligned}$ | +0.4 V <br> - |
| Loading | 7 TTL Loads |  |  |
| PERFORMANCE |  |  |  |
| Resolution <br> Conversion Time Differential Linearity Error Integral Linearity Error No Missing Codes Gain Tempco Zero Drift Offset Tempco Long Term Stability Output Enable Delay | 二 | 450 nsec. <br> $\pm 1 / 4$ LSB <br> $\pm 1 / 2$ LSB $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> 20 nsec. | 12 bits 500 nsec . $\pm 1 / 2$ LSB $\pm 1$ LSB <br> $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\pm 0.25 \% /$ year <br> 28 nsec . |
| POWER SUPPLY SENSITIVITY, \%/\% Supply |  |  |  |
| $\pm 15 \mathrm{~V}$ dc $\ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . ~$ | - | - | $\begin{aligned} & \pm 0.03 \\ & \pm 0.01 \end{aligned}$ |
| POWER REQUIREMENTS |  |  |  |
| $\left.\begin{array}{rl}\text { Supply Voltage: Analog } \ldots \ldots \ldots \ldots \ldots \\ \text { Logic } \ldots \ldots \ldots \ldots \\ \text { Supply Current: } & \pm 15 \mathrm{~V}, \ldots \ldots \ldots \ldots \\ & -15 \mathrm{~V} \ldots \ldots \ldots \ldots \ldots\end{array}\right\}$. <br> Power Dissipation | $\begin{gathered} \pm 14.5 \mathrm{~V} \mathrm{dc} \\ \pm 4.75 \mathrm{~V} \mathrm{dc} \\ = \\ = \\ - \\ = \end{gathered}$ | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm 5 \mathrm{Vcc} \\ 150 \mathrm{~mA} \\ 100 \mathrm{~mA} \\ 450 \mathrm{~mA} \\ 225 \mathrm{~mA} \\ 7.1 \mathrm{watts} \end{gathered}$ | $\begin{gathered} \pm 15.5 \mathrm{~V} \mathrm{dc} \\ \pm 5.25 \mathrm{~V} \mathrm{dc} \\ 200 \mathrm{~mA} \\ 120 \mathrm{~mA} \\ 500 \mathrm{~mA} \\ 250 \mathrm{~mA} \\ 8.6 \text { watts } \end{gathered}$ |
| PHYSICAL/ENVIRONMENTAL |  |  |  |
| Operating Temperature <br> Storage Temperature <br> M.T.B.F. <br> Package Type | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ 125,000 \mathrm{hrs} . \end{gathered}$ <br> $4 \times 6 \times 0.375$ inch black enameled 25 gauge CR steel, with a 34 pin male connector at one end. |  |  |

## TECHNICAL NOTES

1. Configuration for unipolar or bipolar operation is as follows:
Unipolar operation-ground pin 26 leaving pin 24 open.
Bipolar operation-strap pin 24 to pin 26.
2. Analog input ranges may be extended to 0 V to +10 V unipolar and $\pm 5 \mathrm{~V}$ bipolar by the addition of two precision resistors. See Extended Input Configuration.
3. The high operating speed of these converters requires that good high frequency board layout techniques be used.

Analog input leads should be as short and direct as possible. The use of shielded cable as an analog input lead will ensure isolation of analog signals from environmental interference and digital crosstalk.
4. Applications of these converters that require the use of a sample-hold may be satisfied by DATEL's model SHM-4860, a high-speed hybrid unit featuring 200 nanoseconds acquisition time to $0.01 \%$ accuracy. See SampleHold Diagram.
5. These converters have a maximum power dissipation of 8.6 W . The case-toambient thermal resistance for this package is approximately $40^{\circ} \mathrm{C}$ maximum.
6. For TTL operation, tie both enable inputs to digital ground.
7. Logic and analog supply lines are internally bypassed so that external bypass capacitors are not necessary.

## EXTENDED INPUT CONFIGURATION

## Unipolar

An extended unipolar input range of 0 to 10 V can be achieved by the termination of the bipolar OFFSET IN (pin 26) to ground through a $1.02 \mathrm{k} \Omega, .1 \%$ resistor and connecting a $1.10 \mathrm{k} \Omega, .1 \%$ resistor in series with the ANALOG $\operatorname{IN}$ (pin 28).


Extended Input, Unipolar Configuration

## Bipolar

An extended bipolar input range of $\pm 5 \mathrm{~V}$ can be attained by strapping the bipolar OFFSET OUT (pin 24) to the bipolar OFFSET in (pin 26) through a $1.02 \mathrm{k} \Omega, .1 \%$ resistor and connecting a $1.10 \mathrm{k} \Omega, 1 \%$ resistor in series with the ANALOG IN (pin 28).


Extended Input, Bipolar Configuration

## GAIN AND OFFSET ADJUSTMENTS

## Unipolar Operation

For extended input range operation, see Extended nput Configuration.

1. Apply start convert pulses to pin 27. (Pin 26 grounded)
?. Connect a precision voltage reference of $+1 / 2$ LSB $(+0.61$ mV or +1.22 mV for extended input range operation) to the analog input. Adjust the offset potentiometer so that the LSB is flickering at 00000000000 X .
2. Connect a precision voltage reference of + full-scale $-11 / 2$ LSB ( +4.9982 V or +6.34 V for extended range input operation) to the analog input. Adjust the gain potentiometer so that the LSB is flickering at 11111111 111X.

## Bipolar Operation

For extended input range operation, see Extended Input Configuration.

1. Apply START CONVERT PULSES to Pin 27. (Pin 26 connected to Pin 24.)
2. Connect a precision voltage reference of -full-scale $+1 / 2$ LSB $(-2.4994 \mathrm{~V}$ or -4.9988 V for extended input range operation) to the analog input. Adjust the offset potentiometer so that the LSB is flickering at 00000000 000X.
3. Connect a precision voltage reference of + F.S. $-1 \frac{1}{2}$ LSB $(+2.4982 \mathrm{~V}$ or +4.9963 V for extended input range operation) to the analog input. Adjust the gain potentiometer so that the LSB is flickering at 11111111 111X.

## OUTPUT CODING

| UNIPOLAR <br> SCALE | 10V <br> RANGE | SV <br> RANGE | STRAIGHT <br> BINARY |
| :---: | :---: | :---: | :---: |
| + F.S. -1 LSB | +9.9976 V | +4.9988 V | 111111111111 |
| $+7 / 3$ F.S. | +8.7500 V | +4.3750 V | 111000000000 |
| $+3 / 4$ F.S. | +7.5000 V | +3.7500 V | 110000000000 |
| $+1 / 2$ F.S. | +5.0000 V | +2.5000 V | 100000000000 |
| $+1 / 4$ F.S. | +2.5000 V | +1.2500 V | 010000000000 |
| +1 LSB | +0.0024 V | +0.0012 V | 000000000001 |
| $\mathbf{0}$ | 0.0000 V | 0.0000 V | 000000000000 |


| BIPOLAR <br> SCALE | п 5V <br> RANGE | $\mathbf{+ 2 . 5 V}$ <br> RANGE | OFFSET <br> BINARY |
| :---: | :---: | :---: | :---: |
| + F.S. -1 LSB | +4.9976 V | +2.4988 V | 111111111111 |
| $+3 / 4$ F.S. | +3.7500 V | +1.8750 V | 111000000000 |
| $+1 / 2$ F.S. | +2.5000 V | +1.2500 V | 110000000000 |
| 0 | 0.0000 V | 0.0000 V | 100000000000 |
| $-1 / 2$ F.S. | -2.5000 V | -1.2500 V | 010000000000 |
| $-3 / 4$ F.S. | -3.7500 V | -1.8750 V | 001000000000 |
| - F.S. +1 LSB | -4.9976 V | -2.4988 V | 000000000001 |
| - F.S. | -5.0000 V | -2.5000 V | 000000000000 |



ADC-868 TIMING DIAGRAM

## ULTRA HIGH SPEED ADD WITH SAMPLE/HOLD



[^1]
## ORDERING INFORMATION

MODEL
ADC-868

Mating Connector

DESCRIPTION
500 nanoseconds, 12-bit A/D Converter
34-Pin AMP \#1-86063-3

## FEATURES

- 8-Bit resolution
- Statistically linearized conversion
- 14-Bit linearity
- $\pm 5 \mathrm{~V}$ dc Input range
- 1.5 Microseconds conversion time
- Out-of-range indication


## GENERAL DESCRIPTION

The ADC-881 is an 8-bit analog-to-digital converter with an internal sample-hold. This converter employs a stochastic distributional technique to enhance the statistical (average) linearity by a factor of 11.2, thus achieving a linearity error of only $0.005 \%$. Systematic nonlinearities are scattered in a pseudorandom fashion over the range of the converter, thus appearing as noise rather than nonlinearities. This result is particularly desirable in applications that use the digital output of an A/D converter to compile a histogram. The fundamental properties of any nondistributive A/D converter cause class widths within the histogram to vary from the ideal, thereby artificially increasing or decreasing the frequency within discrete class widths.

The ultra-linear A/D has a wide range of applications in spectrum analysis, nuclear research, vibration analysis, geological research, sonar digitizing, medical imaging systems, industrial testing and other signal analysis applications.
The ADC-881 has an analog input range of $\pm 5 \mathrm{~V}$ dc and will accomplish an eight-bit sample and conversion in 1.5 microseconds maximum. Output data is coded as offset binary with an over range output to indicate analog values out of the converter's range.
Additional specifications include a gain tempco of $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum, offset tempco of $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum, zero crossing tempco of $8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and long term stability of $\pm 0.02 \% /$ year.
Each converter is a functionally complete unit requiring only $\pm 15 \mathrm{~V}$ dc and +5 V power supplies for operation. The device is packaged in a compact $5^{\prime \prime} \times 3^{\prime \prime} \times 0.375^{\prime \prime}$ black enameled steel module. For information on extended temperature range versions contact the factory.


## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc and +5 V dc supplies, unless otherwise noted.

| INPUTS |
| :---: |
|  |
| OUTPUTS |
|  |
| PERFORMANCE |
|  |
| POWER REQUIREMENTS |
|  |
| PHYSICAL/ENVIRONMENTAL |
| Operating Temperature Range <br> ADC-881 . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> ADC-881-EX . . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> ADC-881-EXX-HS . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Hermetic Sealed Semiconductors <br> Storage Temperature Range ... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Package Type . . . . . . . . . . . . . . . Black enameled 25 gauge CR steel. $5 \times 3 \times 0.375$ in. (127 $\times 76 \times 10 \mathrm{~mm}$ ) <br> Weight . . . . . . . . . . . . . . . . . . . . . 6.5 ounces ( 184 grams) <br> Connector . . . . . . . . . . . . . . . $0.25^{\prime \prime}$ square pins, gold plated phosphor bronze. Mating connector-supplied-is similar to AMP \#1-85930-1. |
| FOOTNOTES: <br> 1. An alternate method for generating Start Input pulses is to drive the Start Input with a rising edge and the Start Select with a falling edge delayed 20 nanoseconds to 80 nanoseconds. <br> 2. After power-up, pin 11 (RANDOMIZER ENABLE) must remain low for at least 25 nanoseconds to reset the pseudo-random signal generator and to clear other gating circuitry. <br> 3. When the Signal Input is less than -5 V , the Data Output lines are all " 0 ". When the Signal Input is greater than +5 V , the Data Output lines are all " 1 ". <br> 4. Conversion Time is measured from the leading edge of the Start Conversion input to the trailing edge of the EOC output. <br> 5. The Linearity Error is the systematic error which remains after a sufficient number of samples have been averaged to suppress the noise. <br> 6. The RMS noise value is reduced by the second root of the number of samples that have been averaged. |

## ABSOLUTE MAXIMUM RATINGS

| Positive Supply . . . . . . . . . . . . . . . +18 V dc <br> Negative Supply ............... +18 V dc <br> Logic Supply ................... +7 V dc |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |

## THEORY OF OPERATION

The ADC-881 employs a statistically linearized conversion technique that yields unique advantages in many applications. This technique uses a fundamental property of all A/D converters, differential nonlinearity, in a pseudo-random distributional technique to yield a converter with an "ideal" transfer function. This technique scatters the effects of systematic nonlinearities over the full range of the $A / D$ in pseudo-random (a random sequence of finite length) fashion. The average transfer function, taken over the full range of the pseudo-random sequence, has extremely good integral linearity and minimal differential non-linearity. The trade-off appears here as "noisy" codes, this is the result of distributing systemic nonlinearities over a wide range. Noise may be suppressed by repeated sampling of the data since the average value of true random noise is zero. The RMS noise value of the data is reduced by the second root of the number of samples less one that have been averaged.
Since this converter's extreme linearity is realized in an average transfer function, it follows that averaging a larger number of conversions will improve linearity. This is true, with maximal linearity resulting as an average of all values within the pseudorandom sequence ( 127 random values). Since the ADC-881 has conversion times of 1.2 microseconds typical and 1.5 microseconds maximum, this averaging procedure will require between 165 and 191 microseconds ( 127 conversions x conversion time). In applications where repeated sampling is employed to reduce noise, this converter yields optimal linearity when the number of samples averaged is an integral multiple of 127 (this is inherent in the stochastic distributional technique used).

## OFFSET AND GAIN CALIBRATION PROCEDURE

1. Connect the A/D converter to external test circuitry shown in "Calibration Connection" diagram with no power applied.
2. Apply power to the A/D converter and test circuitry and allow them to reach operating temperature.
3. Observe the A/D output as a crossplot on the oscilloscope. Calibrate the axis gain for one cm per step and adjust the crossplot dither amplitude for 10 cm . Calibrate the Y axis for an easily read crossplot.
4. Apply a precision voltage reference set to -5 V dc to the analog input (pin 33). Observe the crossplot as shown in Figure 1. The last step should be centered on the vertical grid line one cm to the left of center. Adjust the offset potentiometer as necessary to achieve this positioning.
5. Set the precision voltage reference to +5 V dc. Observe the crossplot as shown in Figure 2. The last step should be


Figure 1. Negative Voltage Display
centered on the vertical grid line two cm . to the right of center. Adjust the gain potentiometer as necessary to achieve this position.
6. Repeat steps 4 and 5 until no further adjustment is required. Repetition is necessary, as the offset and gain adjustments interact. The following technique will minimize the number of adjustments. After the initial adjustment outlined in steps 4 and 5, repeat step 4. At this point repeat step 5, overadjusting the gain potentiometer so that the error displayed maintains its initial magnitude but occurs in a direction opposite from its original one. For instance, if the crossplot is 1.5 cm to the left of its desired position, adjust the gain potentiometer so that the crossplot is 1.5 cm to the right of its desired position. Repeat steps 4 and 5; the crossplot should now show optimum position.


Figure 2. Positive Voltage Display


## APPLICATION NOTE

The largest group of applications for this class of converters is in areas in which recurring systematic nonlinearities have an adverse effect on the distribution of acquired data values. This is particularly of interest in situations where data is required to compile a histogram (a frequency distribution of sample data into discrete categories). The effects of converter nonlinearities cause some categories to be artificially "widened" while others are "narrowed", thus increasing and decreasing, respectively, the frequence of occurrence of data values within these categories.


Figure 3. The output of a non-linearized 8 bit A/D converter is shown above. The display shows the 4 least significant bits at the major carry transition demonstrating differential nonlinearity. This is a property of all nonlinearized A/D converters. (The unit used for this example is a typical non-linearized A/D with $\pm 1 / 2$ LSB of integral linearity and $\pm 1 / 2$ LSB of differential nonlinearity).

This effect causes a non-linearized converter to yield a "converter distorted" histogram. Until now many users had to resort to extensive computational processing of digitized data simply to minimize the effects of "converter distortion." The architecture of the ADC-881 obviates the need for this, allowing statistically valid processing of analog data in real-time. Thus we see that the ADC-881 is ideally suited for applications in spectrum analysis, particle event monitors, fast signal processing, vibration analysis, sonar digitizing, and a whole spectrum of imaging applications, from medical imaging to industrial nondestructive testing.


Figure 4. The output of a linearized 8 bit A/D shown for the 4 least significant bits at the major carry. Notice the improvement in differential nonlinearity. This photo shows the effect of averaging multiple conversions performed with the linearizing technique employed in the ADC-881.

ORDERING INFORMATION
OPERATING TEMP. RANGE $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

For information on extended temperature range and high reliability versions of this product, contact factory.

THIS PRODUCT IS COVERED BY GSA CONTRACT.

## FEATURES

- 16 Bits of resolution
- $2.5 \mu$ Sec. conversion time
- 14 Bits of linearity
- $\pm 5 \mathrm{~V}$ Analog input range
- $6^{\prime \prime} \times 4^{\prime \prime} \times 0.375^{\prime \prime}$ module


## GENERAL DESCRIPTION

The ADC-974 is a 16 -bit A/D converter with $\pm 1 / 2$ LSB linearity to 14 bits. This ultra-fast, high-resolution converter uses a two-pass, or sub-ranging, architecture to obtain conversion times of 2.5 microseconds.
The ADC-974 achieves this level of performance by implementing key functions using a number of high-performance hybrid components as part of a modular design.
The ADC-974 accepts analog inputs over a $\pm 5 \mathrm{~V}$ range and completes a full conversion in 2.5 microseconds maximum, including all set-up, settling and delay times. The device codes the conversion result as complementary two's complement, sending the result into the TTL-compatible output latches.
The ADC-974 features $\pm 1 / 2$ LSB maximum nonlinearity and $+1 / 2$ LSB maximum differential nonlinearity to 14 bits. Offset drift is only $\pm 1$ LSB at 14 bits over the rated operating temperature range and the reference output tempco is $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
The converter measures $6^{\prime \prime} \times 4^{\prime \prime} \times 0.375^{\prime \prime}$, housed in a black enameled steel module. A 34-pin AMP connector mounted at one end supplies all interconnect points without extending case size. Each module is functionally complete, requiring only $\pm 15 \mathrm{~V}$ dc and +5 V supplies for operation, and has an operating temperature range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.
Applications include analytical and automatic test equipment, imaging, seismic, communications, sonar, radar, and robotics.


Figure 1. ADC-974 Simplified Block Diagram


## FUNCTIONAL SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc and +5 V dc supplies unless otherwise noted.)


## TECHNICAL NOTES

1. EOC may be high or low on power-up. The first conversion needs a 125 nSec . minimum start convert pulse if EOC is high. The first conversion should be ignored if continuous 25 nSec . start convert pulses are used. The EOC falls 15 nSec . maximum after the new data has been strobed into the data output storage registers. Typically, it takes 3 nSec . before data is available at the outputs after EOC goes low. Refer to Figure 3.
2. There are two enable inputs, one for bits 1 through 8 and one for bits 9 through 16. These inputs control the state of the threestate data output registers to allow for 8 - or 16 -bit data bussing.
3. The bottom of the case has four $4-40$ threaded holes. DATEL recommends securing the case to a .032 glass epoxy board or equivalent to reduce the case temperature resulting from internal power dissipation. Attain good thermal contact between the case bottom and the circuit board by using a silicone thermal joint compound such as Wakefield type 120 or equivalent.

Table 1. Input/Output Connections

| PIN | FUNCTION |
| :---: | :--- |
| 1 | Bit 13 |
| 2 | Bit 12 |
| 3 | Bit 14 |
| 4 | Bit 11 |
| 5 | Bit 15 |
| 6 | Bit 10 |
| 7 | Bit 16 (LSB) |
| 8 | Bit 9 |
| 9 | EOC |
| 10 | Enable 9-16 |
| 11 | Digital GND |
| 12 | +15V |
| 13 | Analog GND |
| 14 | Analog GND |
| 15 | Signal Input |
| 16 | Analog GND |
| 17 | Signal GND |
| 18 | Analog GND |
| 19 | Analog GND |
| 20 | Analog GND |
| 21 | Reference Output |
| 22 | -15V |
| 23 | Start Convert |
| 24 | +5V |
| 25 | Enable 1-8 |
| 26 | Do not connect |
| 27 | Bit 8 |
| 28 | Bit 1 |
| 29 | Bit 7 |
| 30 | Bit 2 |
| 31 | Bit 6 |
| 32 | Bit 3 |
| 33 | Bit 5 |
| 34 | Bit 4 |
|  |  |




ENABLE BITS

invalid data
Figure 3. ADC-974 Timing Diagram

## Offset and Gain Adjustments

Offset and gain error are calibrated at the factory prior to shipment. The ADC-974 has offset and gain error adjustment potentiometers should adjustment be required.


Figure 4. Typical Connection Drawing


Figure 5. A/D Application with Simultaneous
Sample-and-Hold
In the application depicted in Figure 5, the input circuitry shown samples all analog inputs at the same time, holding the samples for conversion by the ADC-974.


Figure 6. Ultra-Fast A/D Conversion Application

Acquisition time of a sample-and-hold sometimes takes up a sizeable part of the analog-to-digital conversion cycle. As shown in Figure 6, interleaving two sample-and-hold devices (using DATEL's SHM-91) lets one device acquire the signal while the ADC-974 converts the other device's output.

## ORDERING INFORMATION

## MODEL DESCRIPTION

ADC-974 16-bit resolution (14-bit linearity) $2.5 \mu \mathrm{Sec}$. conversion time A/D Converter

## FEATURES

- 10 MHz Input bandwidth
- High-speed sampling rate of 40 MHz
- 8-Bit resolution across entire bandwidth
- TTL logic compatible
- Eurocard size, DIN connector


## APPLICATIONS

- Video signal processing
- High speed voice signal analysis
- Radar system
- Transient analysis
- Atomic energy-related instrument control


DATEL's ADC-B301E is a stand-alone Eurocard-sized sampling A/D board offering true 8 -bit accuracy across the entire dc to 10 MHz bandwidth. Also, the ADC-B301E eliminates the need for custom test equipment when evaluating DATEL's ADC-301 Flash Converter.

## GENERAL DESCRIPTION

The ADC-B301E is a complete sampling A/D conversion board designed around DATEL's ADC-301 flash A/D converter. The ADC-B301E is functionally complete containing a buffer amplifier, offset and gain adjustment circuitry, filtering and timing circuitry.

DATEL's ADC-301 flash A/D converter.

DATEL's design takes into consideration crucial factors such as board layout, impedance matching, input buffering, filtering and timing.

DATEL designed the ADC-B301E with two purposes in mind; first, as a self-supporting, high-speed sampling analog-todigital converter board. Secondly, as a means to evaluate


Figure 1. ADC-B301E Simplified Block Diagram

The ADC-B301E performs A/D conversions at sampling rates up to 40 MHz . Using a four-layer printed circuit board and high frequency noise filtering techniques assures perfect conversions free from noise problems. Linearity error and differential linearity error are guaranteed to be less than one half LSB.

The ADC-B301E sampling board provides true 8-bit accuracy across the entire 10 MHz input bandwidth. Video signal digitizing, radar signal processing, and transient signal analysis are ideal applications for this wide-bandwidth, highly-accurate front-end board.

As a design tool, the board relieves the design engineer of the labor- and time-intensive task of constructing an evaluation circuit to test the applicability of the DATEL's ADC-301 flash converter in their design. The board allows fast hook-up and prototype evaluation, shortening the design cycle. The ADC-B301E also makes an ideal test fixture for incoming inspection and component qualification.

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V},-5.2 \mathrm{~V},+5 \mathrm{~V}$ dc power unless otherwise specified.

## INPUTS

Analog Input Range
(See Technical Note 2) Input Impedance (See Technical Note 4) Input Signal Bandwidth
Digital Input
Logic Level 0 1
Convert Pulse Width

0 to $+1 \mathrm{~V}, \pm 0.5 \mathrm{~V}$
50 ohms
10 MHz
TTL-compatible
0 V to +0.8 V dc
+2 V to +5.5 V dc
10 nSec . minimum

## OUTPUTS

(See Technical Note 7)
PERFORMANCE
Conversion Rate
Non-Linearity
Differential Non-Linearity
Missing Codes
Differential Gain Error
Differential Phase Error

30 MHz minimum, 40 MHz typical $\pm 1 / 2$ LSB maximum $\pm 1 / 2$ LSB maximum None
1.5\% 0.5 degrees

## POWER REQUIREMENTS

$+\mathbf{V}_{\mathbf{s}} /+\mathbf{l}_{\mathbf{s}} \quad+14.5$ to $+15.5 \mathrm{~V} /+45 \mathrm{~mA}$
$-\mathrm{V}_{\mathbf{S}} /-\mathbf{I}_{\mathbf{S}} \quad-14.5$ to $-15.5 \mathrm{~V} /-150 \mathrm{~mA}$
Veelle e $\quad-5.7$ to $-4.7 \mathrm{~V} / 480 \mathrm{~mA}$
$\mathrm{V}_{\mathrm{cc}} / \mathrm{l}_{\mathrm{cc}}$
+4.5 to $+5.5 \mathrm{~V} / 110 \mathrm{~mA}$
PHYSICAL-ENVIRONMENTAL
Operating Temperature Range
Storage Temperature Range
Mechanical Dimensions

0 to $+70^{\circ} \mathrm{C}$
-25 to $+85^{\circ} \mathrm{C}$
$100(\mathrm{~W}) \times 160$ (D) $\times 19$
(H) mm Eurocard Size

```
ABSOLUTE MAXIMUM RATINGS
    Power Supply Voltages
            \pmVs (Pins A30, A32) . . }\pm17.5\textrm{V
            Vee (Pins A18, B18) . . . -8V to 0V
            Vcc (Pin A26) . . . . . + +7V
Digital Input (A21) . . . . . . . . . . +7V
Analog Inputs
    (Pins A28, B28) . . . . . . . . . . . }\pm5\textrm{V
```


## TECHNICAL NOTES

Refer to the Simplified Block Diagram (Figure 1) and the Schematic Diagram (Figure 2) for further information.

1. The $\pm 15 \mathrm{~V}$ dc analog power supply commons and the $\pm 5 \mathrm{~V}$ dc digital power supply common are grounded to one point at J 1 on the board. DATEL does not recommend having this common ground outside the board; noise problems may result from ground loops. If it is, however, required to have a common point outside the board, cut the etch to J . In this case, avoid creating different potentials between digital and analog grounds.
2. The analog input voltage signal range is adjusted at $\pm 0.5 \mathrm{~V}$ dc at the time of the shipment from the factory. An offset adjustment trimpot, labeled 'OFFSET' on the board, allows shifting the input level to, for instance, a 0 to +1 V dc range. Input voltage amplitude to the ADC-301 is always 1V peak-to-peak.
3. Supply the analog input signal to the coaxial cable input terminal (CN1). This input signal can be also supplied via the DIN connector. In this case, connect the two sets of feedthrough holes labeled 'SIG' in Figure 3 with a short coaxial cable and then supply the signal to the A28 (signal) and B28 (signal GND) terminals.
4. Resistor R1 is not installed, but is short-circuited with a jumper wire at the time of shipment from the factory; this sets the input impedance at 50 ohms . Replace this jumper wire with a 24 ohm resistor when 75 ohms of input impedance is required.
5. A gain adjustment trimpot, labeled 'GAIN', is installed on the board to adjust the -2 V reference voltage required for the A/D converter. This trimpot is adjusted at the time of shipment. If necessary, fine tune the gain while taking the input from test point TP1 into a high-impedance digital multimeter.
6. A trimpot, labeled 'LIN', is installed on the board to fine tune the board's linearity. This trimmer is strictly fine tuned at the time of shipment. When linearity is suspect, use this trimpot to maintain one-half the reference voltage present on TP1. Use a high-impedance multimeter to measure the linearity voltage at pin 22 of the ADC-301.
7. Digital output coding is factory-set to positive true, offset binary coding. There are LINV and MINV etch pads on the board. These are used to change the output code to 2's complement, or negative true, logic. These points connect to analog ground through 3.9 K ohm resistors (R48, R49) at the time of shipment to keep both points at logic " 1 " level. To obtain a logic " 0 " level, cut the etch, leaving LINV and MINV open. Refer to Table 1 for output coding information. To re-establish logic " 1 " levels, solder jumper wires between the feedthrough holes provided.


Figure 2. ADC-B301E Schematic Diagram


Figure 3. Component Layout Diagram

## TECHNICAL NOTES (cont.)

8. Output digital data is valid after three START CONVERT pulses. Output data is then available on the falling edge of the EOC pulse. Refer to Figure 4, the ADC-B301E timing diagram.
9. There are several test points (TP2, TP3, TP4) for checking the performance of the board. While these points are available, the user should check the signals with highimpedance test probes only.
Performance of the board deteriorates if large external loads are applied to these points. The following signals are present on the indicated test points:

| TEST POINT | SIGNAL |
| :---: | :--- |
| TP2 | ANALOG INPUT signal |
|  | to the ADC-301 |
| TP3 | CLOCK |
| TP4 | START CONVERT pulse |

10. Digital input and output signals are all TTL-compatible. The START CONVERT pulse width should be 10 nanoseconds minimum and should be supplied through a buffer such as an 74LS240. Logic circuits on the board are driven on the rising edge of the START CONVERT pulse with a minimum 10 nanoseconds pulse width.
11. An EOC signal output is available through a delay circuit in order to optimize timing with any external circuits. Four delay steps of 6 nanoseconds each are available. The delay time is set at zero nanoseconds at the time of shipment. Figure 5 shows jumper positions to set the EOC delay time.
12. The ADC-B301E's design allows it to convert analog input signals from dc up to 10 MHz . A capacitor in the feedback loop of the buffer amplifier regulates this analog input signal bandwidth.

## Table 1. Output Coding

| INPUT/OUTPUT CODE |  |  |
| :---: | :---: | :---: |
| Input Voltage | Step | Output Code |
| 0 V | 0 | 00000000 |
| 3.9 mV | 0 | 00000001 |
| 7.7 mV | 2 | 00000010 |
| 15.6 mV | 4 | 00000100 |
| 35.25 mV | 8 | 00001000 |
| 62.5 mV | 16 | 00010000 |
| 125.0 mV | 32 | 00100000 |
| 250.0 mV | 64 | 01000000 |
| 500.0 mV | 128 | 10000000 |
| 750.0 mV | 192 | 11000000 |
| 996.1 mV | 255 | 11111111 |
| BIPOLAR INPUT/OUTPUT CODE |  |  |
| Input Voltage | Step | Output Code |
| -0.500 V | 0 | 00000000 |
| -0.496 V | 1 | 00000001 |
| -0.492 V | 2 | 00000010 |
| -0.484 V | 4 | 00000100 |
| -0.469 V | 8 | 00001000 |
| -0.438 V | 16 | 00010000 |
| -0.375 V | 32 | 00100000 |
| -0.250 V | 64 | 01000000 |
| 0.000 V | 128 | 10000000 |
| +0.250 V | 192 | 11000000 |
| +0.496 V | 255 | 11111111 |



Figure 4. ADC-B301E Timing Diagram (not drawn to scale)


Figure 5. EOC Selection Chart

Table 2. ADC-B301E Pin Connections

| FUNCTION | CONNEC A | OR PINS B | FUNCTION |
| :---: | :---: | :---: | :---: |
| NC | 1 | 1 | Digital Ground |
| NC | 2 | 2 |  |
| NC | 3 | 3 | " |
| Bit 1 (MSB) | 4 | 4 | " |
| 2 | 5 | 5 | " |
| 3 | 6 | 6 | " |
| 4 | 7 | 7 | " |
| 5 | 8 | 8 | , |
| 6 | 9 | 9 | " |
| 7 | 10 | 10 | " |
| 8 (LSB) | 11 | 11 |  |
| NC | 12 | 12 | " |
| NC | 13 | 13 | " " |
| NC | 14 | 14 | Digital Common |
| NC | 15 | 15 |  |
| NC | 16 | 16 | NC |
| NC | 17 | 17 | NC |
| -5.2V (Vee) | 18 | 18 | -5.2V (Vee) |
| NC | 19 | 19 | DIG COM |
| NC | 20 | 20 |  |
| Start Convert Input | 21 | 21 | Digital Gnd |
| EOC | 22 | 22 | NC |
| NC | 23 | 23 | Digital Gnd |
| NC | 24 | 24 | " |
| NC | 25 | 25 | NC |
| +5 V (Vcc) | 26 | 26 | Analog Gnd |
| NC | 27 | 27 |  |
| Analog Input Signal | l 28 | 28Analog Input Signal Gnd |  |
| NC | 29 | 29 | Analog Common |
| +15V (+Vs) | 30 | 30 | " |
| NC | 31 | 31 | " |
| -15V (-Vs) | 32 | 32 | " |

## Dynamically Testing The ADC-301

Using basic lab equipment and popular software, the design engineer can perform advanced, dynamic tests of the ADCB301E board, and the ADC-301, with relative ease.
The user may wish to dynamically test the ADC-301 using the equipment configuration shown in Figure 6. A sine wave generator, with a low noise floor (below 8 bits), feeds an input signal to the ADC-B301E board to provide a clean signal source. A clock generator then provides a clock signal to the START CONVERT input at the specified conversion rate.
Once power is applied, the ADC-B301E produces a digitized version of the input signal. This output is then stored in RAM, sampled over a period of time to ensure an adequate sample base. Using widely-available Fast Fourier Transform programs, the data in RAM provides the basis for total system response analysis. Parameters such as second harmonic distortion, total harmonic distortion, and signal-to-noise ratios can be derived from this information.


Figure 6. Dynamically Testing the ADC-301

| ORDERING INFORMATION |  |
| :---: | :---: |
| ADC-B301E | SAMPLING A/D BOARD |

## FEATURES

- 15 MHz Input bandwidth
- High-speed sampling rate of 60 MHz
- 8-Bit resolution across entire bandwidth
- ECL logic compatible
- Eurocard size, DIN connector


## APPLICATIONS

- Video signal processing
- High speed voice signal analysis
- Radar system
- Transient analysis

- Atomic energy-related instrument control

DATEL's ADC-B302E is a stand-alone Eurocard-sized sampling A/D board offering true 8-bit accuracy across the entire dc to 15 MHz bandwidth. Also, the ADC-B302E eliminates the need for custom test equipment when evaluating DATEL's ADC-302 Flash Converter.

## GENERAL DESCRIPTION

The ADC-B302E is a complete sampling A/D conversion board designed around DATEL's ADC-302 flash A/D converter. The ADC-B302E is functionally complete containing a buffer amplifier, offset and gain adjustment circuitry, filtering and timing circuitry.

DATEL's design takes into consideration crucial factors such as board layout, impedance matching, input buffering, filtering and timing

DATEL designed the ADC-B302E with two purposes in mind; first as a self-supporting, high-speed sampling analog-todigital converter board. Secondly as a means to evaluate DATEL's ADC-302 flash A/D converter.


Figure 1. ADC-B302E Simplified Block Diagram

The ADC-B302E performs A/D conversions at sampling rates up to 60 MHz . Using a four-layer printed circuit board and high frequency noise filtering techniques assures perfect conversions free from noise problems. Linearity error and differential linearity error are guaranteed to be less than one half LSB.

The ADC-B302E sampling board provides true 8-bit accuracy across the entire 15 MHz input bandwidth. Video signal digitizing, radar signal processing, and transient signal analysis are ideal applications for this wide-bandwidth, highly-accurate front-end board.

As a design tool, the board relieves the design engineer of the labor- and time-intensive task of constructing an evaluation circuit to test the applicablilty of the DATEL's ADC-302 flash conerter in their design. The board allows fast hook-up and prototype evaluation, shortening the design cycle. The ADC-B302E also makes an ideal test fixture for incoming inspection and component qualification.

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V},-5.2 \mathrm{~V}$ dc power unless otherwise specified.

| INPUTS |  |
| :---: | :---: |
| Analog Input Range <br> (See Technical Note 2) <br> Input Impedance <br> (See Technical Note 4) <br> Input Signal Bandwidth <br> Digital Input <br> Logic Level 0 $1$ <br> Convert Pulse Width | $\begin{aligned} & 0 \text { to }+1 \mathrm{~V}, \pm 0.5 \mathrm{~V} \\ & 50 \text { ohms } \\ & \\ & 15 \mathrm{MHz} \\ & \mathrm{ECL}-\mathrm{compatible} \\ & -1.85 \mathrm{~V} \text { to }-1.65 \mathrm{~V} \text { dc } \\ & -0.96 \mathrm{~V} \text { to }-0.81 \mathrm{~V} \text { dc } \\ & 8 \mathrm{nSec} . \text { minimum } \end{aligned}$ |
| OUTPUTS <br> (See Technical Note 7) |  |
| PERFORMANCE |  |
| Conversion Rate <br> Nonlinearity <br> Differential Nonlinearity <br> Missing Codes <br> Differential Gain Error <br> Differential Phase Error | 50 MHz minumum, 60 MHz typical $\pm 1 / 2$ LSB maximum $\pm 1 / 2$ LSB maximum None 1.5\% 0.5 degrees |
| POWER REQUIREMENTS |  |
| $+\mathbf{V}_{\mathbf{s}} /+\mathbf{l}_{\mathbf{s}}$ +14.5 to +15.5 V <br> $-\mathbf{V}_{\mathbf{s}} /-\mathbf{I}_{\mathbf{s}}$ -14.5 to -15.5 V <br> $\mathbf{V}_{\mathbf{e}} / \mathrm{l}_{\mathbf{e}}$ -5.7 to $-4.7 \mathrm{~V} / 780$ | 30 mA 210 mA mA |
| PHYSICAL-ENVIRONMENTAL |  |
| Operating Temperature Range Storage Temperature Range Mechanical Dimensions | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25 \text { to }+85^{\circ} \mathrm{C} \\ & 100(\mathrm{~W}) \times 160(\mathrm{D}) \times 19 \\ & \text { (H) mm Eurocard Size } \end{aligned}$ |

## ABSOLUTE MAXIMUM RATINGS

Power Supply Voltages
$\quad+\mathrm{Vs}$ (Pins A30, A32) $\ldots \pm 16 \mathrm{~V}$
$\quad$ Vee (Pins A18, B18) $\ldots-8 \mathrm{~V}$ to 0 V
Digital Inputs
(Pins A4 through A11) $\ldots \ldots .8 \mathrm{~V}$ to 0 V
Analog Inputs
(Pins A28, B28) $\ldots \ldots \ldots \ldots . \ldots 5 \mathrm{~V}$

## TECHNICAL NOTES

Refer to the Simplified Block Diagram (Figure 1) and the Schematic Diagram (Figure 2) for further information.

1. The $\pm 15 \mathrm{~V}$ dc analog power supply commons and the +5 V dc digital power supply common are grounded to one point at J 1 on the board. DATEL does not recommend having this common ground outside the board; noise problems may result from ground loops. If it is, however, required to have a common point outside the board, cut the etch to J . In this case, avoid creating different potentials between digital and analog grounds.
2. The analog input voltage signal range is adjusted at $\pm 0.5 \mathrm{~V}$ dc at the time of the shipment from the factory. An offset adjustment trimpot, labeled 'OFFSET' on the board, allows shifting the input level to, for instance, a 0 to +1 V dc range. Input voltage amplitude to the ADC-302 is always 1 V peak-to-peak.
3. Supply the analog input signal to the coaxial cable input terminal (CN1). This input signal can be also supplied via the DIN connector. In this case, connect the two sets of feedthrough holes labeled 'SIG' in Figure 3 with a short coaxial cable and then supply the signal to the A28 (signal) and B28 (signal GND) terminals.
4. Resistor R1 is not installed, but is short-circuited with a jumper wire at the time of shipment from the factory; this sets the input impedance at 50 ohms. Replace this jumper wire with a 24 ohm resistor when 75 ohms of input impedance is required.
5. A gain adjustment trimpot, labeled 'GAIN', is installed on the board to adjust the -2 V reference voltage required for the $A / D$ converter. This trimpot is adjusted at the time of shipment. If necessary, fine tune the gain while taking the input from test point TP1 into a high-impedance digital multimeter.
6. A trimpot, labeled 'LIN', is installed on the board to fine tune the board's linearity. This trimmer is strictly fine tuned at the time of shipment. When linearity is suspect, use this trimpot to maintain one-half the reference voltage present on TP1. Use a high-impedance multimeter to measure the linearity voltage at pin 22 of the ADC-302.
7. Digital output coding is factory-set to positive true, offset binary coding. There are LINV and MINV etch pads on the board. These are used to change the output code to 2's complement, or negative true, logic. These points connect to analog ground through 3.9 K ohm resistors (R48, R49) at the time of shipment to keep both points at logic " 1 " level. To obtain a logic " 0 " level, cut the etch, leaving LINV and MINV open. Refer to Table 1 for output coding information. To re-establish logic " 1 " levels, solder jumper wires between the feedthrough holes provided.


Figure 2. ADC-B302E Schematic Diagram


Figure 3. Component Layout Diagram
8. Output digital data is valid after three START CONVERT pulses. Output data is then available on the falling edge of the EOC pulse. Refer to Figure 4, the ADC-B302E timing diagram.
9. There are several test points (TP2, TP3, TP4) for checking the performance of the board. While these points are available, the user should check the signals with highimpedance test probes only.
Performance of the board deteriorates if large external loads are applied to these points. The following signals are present on the indicated test points:

| TEST POINT | SIGNAL |
| :---: | :--- |
| TP2 | ANALOG INPUT signal |
|  | to the ADC-302 |
| TP3 | CLOCK |
| TP4 | START CONVERT pulse |

10. Digital input and output signals are all differential ECLcompatible except the START CONVERT pulse which is an ECL-compatible, positive true input. This start convert pulse is pulled up to ground with 220 ohms and pulled down to the -5.2 V power supply with a 300 ohm resistor.
11. Output data lines and the EOC signal are differential. The pull-up and pull-down resistors can be removed at the board side, then installed at the signal receiver side in applications requiring long signal transfer distances.
12. An EOC signal output is available through a delay circuit in order to optimize timing with any external circuits. Four delay steps of 3 nanoseconds each are available. The delay time is set at zero nanoseconds at the time of shipment. Figure 5 shows jumper positions to set the EOC delay time

Table 1. Output Coding

| INPUT/OUTPUT CODE |  |  |
| :---: | :---: | :---: |
| Input Voltage | Step | Output Code |
| $0 \mathrm{~V} V$ | 0 | 000000000 |
| 3.9 mV | 0 | 00000001 |
| 7.7 mV | 2 | 00000010 |
| 15.6 mV | 4 | 00000100 |
| 35.25 mV | 8 | 00001000 |
| 62.5 mV | 16 | 00010000 |
| 125.0 mV | 32 | 00100000 |
| 250.0 mV | 64 | 01000000 |
| 500.0 mV | 128 | 10000000 |
| 750.0 mV | 192 | 11000000 |
| 996.1 mV | 255 | 1111111 |
| BIPOLAR INPUT/OUTPUT CODE |  |  |
| Input VoItage | Step | Output Code |
| -0.500 V | 0 | 00000000 |
| -0.496 V | 1 | 00000001 |
| -0.492 V | 2 | 00000010 |
| -0.484 V | 4 | 00000100 |
| -0.469 V | 8 | 00001000 |
| -0.438 V | 16 | 00010000 |
| -0.375 V | 32 | 00100000 |
| -0.250 V | 64 | 01000000 |
| 0.000 V | 128 | 10000000 |
| +0.250 V | 192 | 11000000 |
| +0.496 V | 255 | 1111111 |



Figure 4. ADC-B302E Timing Diagram (not drawn to scale)


Figure 5. EOC Selection Chart

Table 2. Pin Connections

| FUNCTION CON |  |  | S FUNCTION |
| :---: | :---: | :---: | :---: |
| NC | 1 | 1 Dig | Digital Ground |
| NC | 2 | 2 Dig | Digital Ground |
| NC | 3 | 3 Dig | Digital Ground |
| Bit 1 (MSB) | 4 | 4 B | Bit 1 (MSB) |
| Bit 2 | 5 | 5 | Bit 2 |
| Bit 3 | 6 | 6 | Bit 3 |
| Bit 4 | 7 | 7 | $\overline{\text { Bit } 4}$ |
| Bit 5 | 8 | 8 | Bit 5 |
| Bit 6 | 9 | 9 | Bit 6 |
| Bit 7 | 10 | 10 | Bit 7 |
| Bit 8 (LSB) | 11 | 11 B | Bit 8 (LSB) |
| NC | 12 | 12 Dig | Digital Ground |
| NC | 13 | 13 Dig | Digital Ground |
| NC | 14 | 14 Digit | gital Common |
| NC | 15 | 15 Digit | igital Common |
| NC | 16 | 16 | NC |
| NC | 17 | 17 | NC |
| -5.2V (Vee) | 18 | 18 - | -5.2V (Vee) |
| NC | 19 | 19 | NC |
| NC | 20 | 20 | NC |
| Start Convert Input | t 21 | 21 D | Digital Gnd |
| EOC | 22 | 22 | EOC |
| NC | 23 | 23 D | Digital Gnd |
| NC | 24 | 24 Dig | Digital Ground |
| NC | 25 | 25 | NC |
| NC | 26 | 26 A | Analog Gnd |
| NC | 27 | 27 A | Analog Gnd |
| Analog Input Signal | I 28 | 28 Analog | log Input Signal Gnd |
| NC | 29 | 29 Ana | Analog Common |
| +15V (+Vs) | 30 | 30 Ana | arog Common |
| NC | 31 | 31 Ana | alog Common |
| -15V (-Vs) | 32 | 32 Ana | alog Common |

## Dynamically Testing The ADC-302

Using basic lab equipment and popular software, the design engineer can perform advanced, dynamic tests of the ADCB302E board, and the ADC-302, with relative ease.
The user may wish to dynamically test the ADC-302 using the equipment configuration shown in Figure 6. A sine wave generator, with a low noise floor (below 8 bits), feeds an input signal to the ADC-B302E board to provide a clean signal source. A clock generator then provides a clock signal to the START CONVERT input at the specified conversion rate.
Once power is applied, the ADC-B302E produces a digitized version of the input signal. This output is then stored in RAM, sampled over a period of time to ensure an adequate sample base. Using widely-available Fast Fourier Transform programs, the data in RAM provides the basis for total system response analysis. Parameters such as second harmonic distortion, total harmonic distortion, and signal-to-noise ratios can be derived from this information.

| ORDERING INFORMATION |  |
| :---: | ---: |
| ADC-B302E | SAMPLING A/D BOARD |



Figure 6. Dynamically Testing the ADC-302

## FEATURES

- 8-Bit Resolution
- 40 MHz (-3dB) Input Bandwidth
- 100 MHz Sampling Rate
- ECL Logic Compatible
- Eurocard Size, Din Connector


## APPLICATIONS

- Video signal processing
- High-speed voice signal analysis
- Transient analysis
- Atomic energy-related instrument control


DATEL's ADC-B303E is an 8-bit, 100 MHz Sampling A/D board, offering an input bandwith of dc to 40 MHz . Also, the ADC-B303E eliminates the need for developing a test board when evaluating DATEL's ADC-303 flash converter.

## GENERAL DESCRIPTION

The ADC-B303E is a complete video A/D converter board designed around DATEL's ADC-303, 8 -bit, 100 MHz flash converter. Contained on the board are local power supplies, timing circuitry, input buffer amplifier, linearity adjustment circuitry, filtering, timing and an output buffer register.

The ADC-B303E performs analog-to-digital conversions with linearity and differential linearity errors less than $1 / 2$ LSB for input signal bandwidths up to $40 \mathrm{MHz}(-3 \mathrm{~dB})$.

The Eurocard board also contains offset and gain circuitry, is ECL logic compatible and can perform ultra high-speed con-
versions up to 100 MHz . The board serves as a selfsupporting high-speed analog-to-digital converter board. The four-layer printed circuit board and high frequency noise filtering construction techniques by DATEL, assure perfect conversions free from noise problems.


Figure 1. ADC-B303E Simplified Block Diagram

| ABSOLUTE MAXIMUM RATINGS |  |
| :--- | ---: |
| Power Supply Voltages: |  |
| +15 V Supply (Pin A30) | +18 V |
| -15V Supply (Pin A32) | -18 V |
| -5.2V Supply (Pin A18, B18) | -8 V |
| Clock Pulse Input Voltage (Pin A21) | -8 V |
| Analog Input Volgate (ANA IN) (Pin A28) | $\pm 5 \mathrm{~V}$ |

## FUNCTIONAL SPECIFICATIONS

Typical at 25 degrees $\mathrm{C}, \pm 15 \mathrm{~V},-5.2 \mathrm{~V}$ power unless otherwise stated.

| DESCRIPTION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS |  |  |  |  |
| Input Ranges | 二 | 0 to +1 $\pm 0.5$ | - | Volts Volts |
| Input Impedance |  |  |  |  |
| R1 $=0 \Omega$ (standard) | - | 50 | - | Ohms |
| R2 $=24 \Omega$ (user-supplied) | - | 75 | - | Ohms |
| Input Signal Bandwidth ( -3 dB ) | 40 | - | - | MHz |
| DIGITAL INPUT |  |  |  |  |
| Start Convert Pulse Width | 5 | - | - | nS |
| OUTPUTS |  |  |  |  |
| Resolution | 8 | - | - | Bits |
| Digital Output Logic Levels: |  |  |  |  |
| Logic 1 | -0.81 | - | -0.96 | Volts |
| Logic 0 | -1.65 | -1.75 | -1.85 | Volts |
| Logic Loading 1 | - | - | 265 | $\mu \mathrm{A}$ |
| Logic Loading 0 | 0.5 | - | - | $\mu \mathrm{A}$ |
| PERFORMANCE |  |  |  |  |
| Conversion Rate | 100 | - | - | MHz |
| Non-Linearity | - | - | $\pm 1 / 2$ | LSB |
| Differential Non-Linearity | - | - | $\pm 1 / 2$ | LSB |
| Differential Gain Error | - | 1.5 | - | \% |
| Differential Phase Error | - | 0.5 | - | Deg. |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| Power Supply Range: |  |  |  |  |
| -15V Supply | +14.5 | -15.0 | +15.5 | Volts |
| -5.2V Supply | -4.7 | -5.2 | -5.7 | Volts |
| Power Supply Current: |  |  |  |  |
| +15V Supply | - | +40 | - | mA |
| -15V Supply | - | -350 | - | mA |
| -5.2V Supply | - | -750 | - | mA |
| PHYSICAL-ENVIRONMENTAL |  |  |  |  |
| Operating Temperature Range | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -25 | - | +85 | ${ }^{\circ} \mathrm{C}$ |
| Mechanical Dimensions | 3.94" | V) $\times 6.3$ " | x 0.67 " |  |
|  | 100 | ) 160 (D) | $\times 17$ (H) |  |
| Weight |  | 31 Lbs. (1) | 5 Grams |  |

## GENERAL DESCRIPTION (cont.)

The board also offers the design engineer fast hook-up for prototype evaluation. The labor-andtime intensive task of constructing an evaluation circuit to test the applicability of the ADC-303 flash converter is virtually elimintated. The ADC-B303E also makes an ideal test fixture for incoming inspection and component qualification.

## TECHNICAL NOTES

Refer to the Simplified Block Diagram and the Schematic Diagram for more information.

1. The $\pm 15 \mathrm{~V}$ dc analog power supply commons and the -5.2 V dc digital power supply common are grounded to one point on the board. The analog and digital grounds should not be connected externally as the ground loop created may result in unwanted noise. If a common ground is outside the board, cut the etch to J1. In this case, avoid creating potentials between digital and analog grounds on the ADC-B303E Sampling A/D board.
2. The digital input and output signals are differential ECL-compatible except the START CONVERT pulse. It is supplied from the coaxial cable connector labled "CONV" on the board or the terminals of the DIN connector, A21 (START CONVERT) and B21 (START CONVERT signal GND).

The START CONVERT pulse is pulled up to ground with an 82 ohm resistor and pulled down to the -5.2 V dc power supply with an 130 ohm resistor. As a result, input impedance of the START CONVERT pulse is 50 ohms.
4. The START CONVERT pulse width must be a minimum of 5 nanoseconds. Care should be taken to match the impedance of the START CONVERT pulse signal to the characteristic impedance of the START CONVERT input on the ADC-B303E board.
5. The pull-up and pull-down resistors of the output data lines and EOC can be removed from the board and installed on the receiver side of the digital outputs for applications requiring a long signal transfer distance.
6. Approximately 15 minutes of warm-up time is required for maximum accuracy and stable performance.
7. The surface temperature of some components on the board reach $70^{\circ} \mathrm{C}$ when the board is operated at room temperature $\left(25^{\circ} \mathrm{C}\right)$. It is recommended to operate the board with adequate air circulation.


Figure 2. ADC-B303E Schematic Diagram

## THEORY OF OPERATION

Refer to the timing diagram, schematic and board layout of the ADC-B303E board as necessary. The ADC-B303E Sampling A/D board has built-in offset, gain and reference adjustment trimpots plus an analog input signal amplifier which accepts $1 \mathrm{Vp}-\mathrm{p}$ input signals. The board also contains regulated, onboard power supplies which adds stability to the board's functions. Supporting timing circuitry, and easy signal and power connections make the board easy to use.

The analog input signal can be applied to either the analog input connection (AIN) or to the pins on the DIN card edge connector ANA IN. If the signal is to be applied to AIN, insert a piece of coax of the same characteristic impedance as the input impedance of the ADC-B303E. Connect one end of the coax to the feed-through holes labled "SIG" and the other end to terminals A28 (ANA IN) and B28 (SIG GND).

Analog input impedance matching of 50 or 75 ohms is obtained by placing a jumper wire in resistor R1's mounting feedthrough holes for 50 ohms impedance, or a 24 ohm resistor if 75 ohms of input impedance is required. Other input impedances are calculated by subtracting 50 ohms from the desired input impedance, and placing the difference value in the feed through holes to resistor R1.

After the analog input signal is offset adjusted on the board, it is fed to the input terminals of the ADC-303 Flash A/D.

Table 1. ADC-B303E Pin Connections

| FUNCTION | PIN | PIN | FUNCTION |
| :--- | :--- | :--- | :--- |
| NC | A1 | B1 | DIG. GND. |
| NC | A2 | B2 | DIG. GND. |
| NC | A3 | B3 | DIG. GND. |
| BIT 1 (MSB) | A4 | B4 | $\overline{\text { BIT 1 (MSB) }}$ |
| BIT 2 | A5 | B5 | $\overline{\text { BIT } 2}$ |
| BIT 3 | A6 | B6 | $\overline{\text { BIT 3 }}$ |
| BIT 4 | A7 | B7 | $\overline{\text { BIT 4 }}$ |
| BIT 5 | A8 | B8 | BIT5 |
| BIT 6 | A9 | B9 | $\overline{\text { BIT 6 }}$ |
| BIT 7 | A10 | B10 | BIT7 |
| BIT 8 (LSB) | A11 | B11 | $\overline{\text { BIT 8(LSB) }}$ |
| NC | A12 | B12 | DIG. GND. |
| NC | A13 | B13 | DIB. GND. |
| NC | A14 | B14 | DIG. COM. |
| NC | A15 | B15 | DIG. COM. |
| NC | A16 | B16 | NC |
| NC | A17 | B17 | NC |
| -5.2V | A18 | B18 | -5.2V |
| NC | A19 | B19 | NC |
| NC | A20 | B20 | NC |
| START CONVERT | A21 | B21 | DIG. GND. |
| EOC | A22 | B22 | EOC |
| NC | A23 | B23 | DIG. GND. |
| NC | A24 | B24 | DIG. GND. |
| NC | A25 | B25 | NC |
| NC | A26 | B26 | ANA. GND. |
| NC | A27 | B27 | ANA. GND. |
| ANA. IN | A28 | B28 | SIG. GND. |
| NC | A29 | B29 | ANA. COM. |
| +15V | A30 | B30 | ANA. COM. |
| -15V | A31 | B31 | ANA. COM. |
|  | A32 | B32 | ANA. COM. |



Figure 3. ADC-B303E Timing Diagram

The input of the ADC-303 has two series resistors that inhibit parasitic oscillations, thus imporving the overall performance of the board. Supporting gain and reference circuitry adjusts the input range of the ADC-303.

The gain and offset adjustments are described in detail in the calibration section of this data sheet. The output of the ADC-B303E is ECL compatible, and its timing is described as follows:

The START CONVERT pulse is applied to pin A21 and B21 or to the connector located on the board. Seven (7) nanoseconds later, the ADC-303 and the "10176" Mas-ter-Slave D-type latch are clocked simultaneously. Data that was at the output of the ADC-303 is now clocked into the "10176" latch, and the data that was in the "10176" master-slave latch goes to the slave and proceeds through an output buffer.

The data from the two previous $A / D$ conversions is now at the output of the 4DC-B303E board. It takes a total of three A/D clock pulses before the data is displayed at the output of the ADC-B303E board. The A/D clock signal from the delay circuitry gives a positive pulse 7.5 nanoseconds in duration and returns to a "low" state for the remainder of 2.5 nanoseconds for a total of ten (10) nanoseconds between the rising edge of each CLK pulse. Consequently, the data at the output of the ADC-B303E
board changes every 10 nanoseconds. It is from this data change time duration that the 100 MHz Sampling rate is derived.

An $\overline{\text { EOC }}$ signal is available to the user which indicates when the data is valid after the rising edge of the A/D clock pulse to the ADC-303. There is another delay line_(DL2) which adds a delay of 0 to 3 nanoseconds to where the EOC pulse will go high. Therefore, a minimum of four (4) nanoseconds to a maximum of 7 nanoseconds after the rising edge of the A/D CLK pulse the EOC signal goes high.

The $\overline{\text { EOC }}$ pulse train is shifted (delayed) a minimum of 4 nanoseconds from the A/D CLK pulse train, and it takes a total of three (3) A/D CLK pulses before the first A/D conversion that was taken can be read. There is an elapsed time of 25 nanoseconds that exists between the rising edge pulse of the "first" A/D conversion when this "first" data can be outputted from the ADC-B303E board.



Figure 4. ADC-B303E Component Layout Drawing

## CALIBRATION

There are three trimpots on the board, labeled "Offset", "Gain" and "LIN". Each function of these trimpots is described as follows:

## 1. OFFSET TRIMMER

The analog input signal voltage range is 1 V peak-to-peak. This trimpot permits the user to match the output of their application to the input of the ADC-B303E board. For example, input voltage ranges may be adjusted from 0 to $+1 \mathrm{~V}, \pm 0.5 \mathrm{~V}$, -0.4 V to +0.6 V , etc. This trimpot permits the offset adjustment range from 0 to -2.000 V dc.

Unipolar Operation ( 0 to +1 V )
Adjust the Offset trimpot with $+1.9531 \mathrm{mV}(+1 / 2$ LSB) applied to ANA IN so the straight binary output code flickers between 00000000 and 00000001.

Bipolar Operation $( \pm 0.5 \mathrm{~V})$
Adjust the Offset trimpot with +0.4980 mV (-FS $+1 / 2 \mathrm{LSB}$ ) applied to ANA IN so the offset binary output code flickers between 00000000 and 00000001.
2. GAIN TRIMMER ( 0 to $+1 \mathrm{~V}, \pm 5 \mathrm{~V}$ )

This trimpot is installed to adjust the -2 V reference voltage required for the ADC-303. Adjust the Gain adjust trimpot with + FS $-11 / 2$ LSB applied to ANA IN $(+0.99414 \mathrm{~V}$ for Unipolar or +0.49414 V for Bipolar operation) so the straight binary or offset binary output code flickers between 1111 1110 and 11111111.

## 3. LINEARITY TRIMMER

This trimpot is used to fine tune the linearity of the board. Connect a high-impedance digital multimeter to test point TP1 and ANA GND and measure this voltage. Reconnect the multimeter to pin 32 (VRM of the ADC-303 and ANA GND and adjust the Linearity trimpot to one-half ( $1 / 2$ ) of the voltage indicated on test point TP1.

The following test points are provided on the board for calibration purposes. Care must be taken to minimize the loading of these test points when performing calibration and warranted adjustments.

TEST POINT DESCRIPTION

[^2]Table 2. Output Coding for Unipolar and Bipolar Operation

| UNIPOLAR OPERATION |  |  | STRAIGHT BINARY | COMP. BINARY |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UNIPOLAR SCALE | INPUT <br> VOLTAGE | MINV | 1 | 0 |  |  |
|  |  | LINV | 1 | 0 |  |  |
| + FS - 1 LSB | $+.9961 \mathrm{~V}$ |  | 11111111 | 00000000 |  |  |
| + 7/8 FS | $+875 \mathrm{mV}$ |  | 11100000 | 00011111 |  |  |
| + 3/4 FS | $+750 \mathrm{mV}$ |  | 11000000 | 00111111 |  |  |
| + 1/2 FS | $+500 \mathrm{mV}$ |  | 10000000 | 01111111 |  |  |
| + 1/4 FS | + 250 mV |  | 01000000 | 10111111 |  |  |
| + 1 LSB | +3.906 mV |  | 00000001 | 11111110 |  |  |
| 0 |  |  | 00000000 | 11111111 |  |  |
| BIPOLAR OPERATION |  |  | OFFSET BINARY | COMP. OFFSET BINARY | $\begin{gathered} \text { 2's } \\ \text { COMP. } \end{gathered}$ | COMP. 2's COMP. |
| BIPOLAR SCALE | INPUT <br> VOLTAGE | MINV | 1 | 0 | 0 | 1 |
|  |  | LINV | 1 | 0 | 1 | 0 |
| + FS - 1 LSB | + 496.1 mV |  | 11111111 | 00000000 | 01111111 | 10000000 |
| $+3 / 4 \mathrm{FS}$ | $+375 \mathrm{mV}$ |  | 11100000 | 00011111 | 01100000 | 10011111 |
| + 1/2 FS | $+250 \mathrm{mV}$ |  | 11000000 | 00111111 | 01000000 | 10111111 |
| + 0 | $+0 \mathrm{mV}$ |  | 10000000 | 01111111 | . 00000000 | 11111111 |
| - 1/2 FS | - 250 mV |  | 01000000 | 10111111 | 11000000 | 00111111 |
| - 3/4 FS | - 375 mV |  | 00100000 | 11011111 | 10100000 | 01011111 |
| - FS + 1 LSB | - 496.1 mV |  | 00000001 | 11111110 | 10000001 | 01111110 |
| - FS | - 500 mV |  | 00000000 | 11111111 | 10000000 | 01111111 |

NOTES: MINV is the output control pin for data bit 1 (MSB).
LINV controls output data bits 2 through 8.

| ORDERING INFORMATION |  |
| :---: | :---: |
| ADC-B303E$100 \mathrm{MHz}, 8$-Bit <br> Sampling AD Board |  |

## FEATURES

- 8-Bit resolution
- 20 MHz sampling rate
- 8 MHz Input bandwidth
- TTL logic compatible
- Eurocard size, DIN connector


## APPLICATIONS

- Video signal processing
- High-speed voice signal analysis
- Radar systems
- Transient analysis
- Atomic energy-related instrument control



## GENERAL DESCRIPTION

The ADC-B304E Sampling A/D board is a complete A/D conversion board designed around DATEL's ADC-304 flash converter. The ADC-B304E is TTL logic compatible and offers built-in offset and gain adjustment circuitry. The board contains a buffer amplifier as well as filtering and timing circuitry.
DATEL designed the ADC-B304E sampling A/D board with two purposes in mind; first, to serve as a self-supporting, high-speed analog-to-digital converter board and secondly, as a means of evaluating DATEL's ADC-304 flash converter.

DATEL's design takes into consideration crucial factors
such as board layout, impedance matching, input buffering and filtering. Design engineers must consider these factors when evaluating high-speed flash converters.
As a design tool, the board relieves the design engineer of the labor- and time-intensive task of constructing an evaluation circuit to test the applicability of the ADC-304 flash converter in their design. The board allows fast hook-up and prototype evaluation, shortening the design cycle.


Figure 1. ADC-304 Simplified Block Diagram

| ABSOLUTE MAXIMUM RATINGS |  |
| :--- | :--- |
| Power Supply Voltages: | +18 V |
| +15 V Supply (Pin A30) | -18 V |
| -15 V Supply (Pin A32) | +7 V |
| +5 V Supply (Pin A26) | +7 V |
| Clock Pulse Input Voltage (Pin A21) |  |
| Analog Input Voltage (ANA IN) (Pin A28) |  |

## FUNCTIONAL SPECIFICATIONS

Typical at 25 degrees $\mathrm{C}, \pm 15 \mathrm{~V},+5 \mathrm{~V}$ power unless otherwise stated.

| DESCRIPTION | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS |  |  |  |  |
| Input Ranges | - | $\begin{aligned} & 0 \text { to }+1 \\ & \pm 0.5 \end{aligned}$ | - | Volts Volts |
| Input Impedance |  |  |  |  |
| R1 $=0$ ohms (standard) | - | 50 | - | Ohms |
| R1 = 24 ohms (user-supplied) | - | 75 | - | Ohms |
| Input Signal Bandwidth (-3dB) | - | 8 | - | MHz |
| DIGITAL INPUTS |  |  |  |  |
| Digital Input Logic Levels: |  |  |  |  |
| Logic "1" | + 2 | - | + 5.5 | Volts |
| Logic "0" | 0 | - | + 0.8 | Volts |
| Logic Loading "1" | - | _ | 20 | $\mu \mathrm{A}$ |
| Logic Loading " 0 " | - | - | 24 | mA |
| OUTPUTS |  |  |  |  |
| Resolution | 8 | - | - | Bits |
| Digital Output Logic Levels: |  |  |  |  |
| Logic "1" | + 2.4 | - |  | Volts |
| Logic "0" | 0 | - | + 0.4 | Volts |
| Logic Loading "1" | - | - | 2.6 | mA |
| Logic Loading " 0 " | - | - | 24 | mA |
| EOC Output Logic Levels: |  |  |  |  |
| Logic "1" | + 2.4 | - | + 5.5 | Volts |
| Logic "0" | 0 | - | + 0.4 | Volts |
| Logic Loading " 1 " | - | - | 2.5 | mA |
| Logic Loading " 0 " | - | - |  | mA |
| PERFORMANCE |  |  |  |  |
| Conversion Rate | 20 | - | - | MHz |
| Non-Linearity | - | - | $\pm 1 / 2$ | LSB |
| Differential Non-Linearity | - | - | $\pm 1 / 2$ | LSB |
| Differential Gain Error | - | 1.5 | - |  |
| Differential Phase Error | - | 0.5 | - | Degrees |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| Power Supply Range: |  |  |  |  |
| +15V Supply | + 14.5 | +15.0 | + 15.5 | Volts |
| -15V Supply | -14.5 | -15.0 | -15.5 | Volts |
| +5V Supply | + 4.5 | $+5.0$ | + 5.5 | Volts |
| Power Supply Current: |  |  |  |  |
| +15V Supply | - | - | +65 | mA |
| -15V Supply | - | - | -140 | mA |
| +5V Supply | - | - | +200 | mA |
| PHYSICAL-ENVIRONMENTAL |  |  |  |  |
| Operating Temperature Range | 0 | - | + 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -25 | - | +85 | ${ }^{\circ} \mathrm{C}$ |
| Mechanical Dimensions <br> Weight | $\begin{aligned} & 3.93^{\prime \prime}(\mathrm{W}) \times 6.3^{\prime \prime}(\mathrm{D}) \times 0.55^{\prime \prime}(\mathrm{H}) \\ & 100(\mathrm{~W}) \times 160(\mathrm{D}) \times 14(\mathrm{H}) \mathrm{mm} \\ & 0.308 \text { Lbs. }(140 \text { Grams }) \\ & \hline \end{aligned}$ |  |  |  |

As a stand-alone analog-to-digital converter board, the wide 8 MHz input bandwidth makes the ADC-B304E adaptable to many advanced design-in applications.

The ADC-B304E sampling A/D board provides true 8-bit accuracy across the entire 8 MHz input bandwidth. Video signal digitization, radar signal processing, and transient signal analysis are ideal applications for this wide-bandwidth, highly-accurate front-end board.
The ADC-B304E sampling A/D board also makes an ideal test fixture for incoming inspection and component qualification.
The ADC-B304E performs A/D conversions at sampling rates up to 20 MHz . Using a four-layer printed circuit board and high frequency noise filtering assures perfect conversions free from noise problems. Linearity error and differential linearity error are guaranteed to be less than one half LSB.

## TECHNICAL NOTES

Refer to the ADC-B304E's Block Diagram (Figure 1) and Schematic Drawing (Figure
2) for further information.

1. The on-board $\pm 15 \mathrm{~V}$ dc analog power grounds and the +5 V dc digital power grounds are joined at a point labeled J1 on the board. DATEL does not recommend having this common ground outside the board, otherwise noise problems may result from ground loops. If it is required to have a common point outside the board, cut the etch between the J1 pins. In every case, avoid creating different potentials between the digital and analog grounds on the board.
2. Supply the analog input signal to the coaxial cable input terminal labeled AIN. This input signal can be also supplied via the DIN connector. In this case, connect two sets of feedthrough holes labeled "SIG" in Figure 4 with a short coaxial cable and then supply the signal to the A28 (ANA IN) and B28 (SIG GND) terminals. The short coaxial cable should have a characteristic impedance matching the ADC-B304E's input impedance.
Analog input impedance matching of 50 or 75 ohms is available. As shipped from the factory, the ADC-B304E has an input impedance of 50 ohms. A jumper wire in resistor R1's mounting feedthrough holes selects this value. Replacing the jumper wire with a 24 ohm resistor provides an input impedance of 75 ohms. Refer to the Functional Specifications section for more information.


Figure 2. ADC-B304E Schematic Diagram

## TECHNICAL NOTES (cont.)

3. Output digital data is obtained at the falling edge of EOC. Refer to the timing diagram of the ADC-B304E.
4. Digital input and output signals are all TTL-compatible. The START CONVERT pulse width should be a minimum of 15 nanoseconds and Ts-15 nanoseconds maximum. Ts is the sampling period. The START CONVERT pulse should also be supplied through a buffer such as the 74LS240.

Table 1. ADC-B304E Pin Connections

| FUNCTION | PIN | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| DIG GND | A1 | B1 | DIG GND |
| DIG GND | A2 | B2 | DIG GND |
| DIG GND | A3 | B3 | DIG GND |
| BIT 1 (MSB) | A4 | B4 | DIG GND |
| BIT 2 | A5 | B5 | DIG GND |
| BIT 3 | A6 | B6 | DIG GND |
| BIT 4 | A7 | B7 | DIG GND |
| BIT 5 | A8 | B8 | DIG GND |
| BIT 6 | A9 | B9 | DIG GND |
| BIT 7 | A10 | B10 | DIG GND |
| BIT 8 (LSB) | A11 | B11 | DIG GND |
| NC | A12 | B12 | DIG GND |
| NC | A13 | B13 | DIG GND |
| NC | A14 | B14 | NC |
| NC | A15 | B15 | NC |
| NC | A16 | B16 | NC |
| NC | A17 | B17 | NC |
| NC | A18 | B18 | NC |
| NC | A19 | B19 | DIG COM |
| NC | A20 | B20 | DIG COM |
| START CONVERT | A21 | B21 | DIG GND |
| EOC | A22 | B22 | NC |
| NC | A23 | B23 | DIG GND |
| NC | A24 | B24 | DIG GND |
| NC | A25 | B25 |  |
| $+5 \mathrm{~V}$ | A26 | B26 | ANA GND |
| NC | A27 | B27 | ANA GND |
| ANA IN | A28 | B28 | SIG GND |
| NC | A29 | B29 | ANA COM |
| +15V | A30 | B30 | ANA COM |
| NC | A31 | B31 | ANA COM |
| -15V | A32 | B32 | ANA COM |



Figure 3. ADC-B304E Timing Diagram

## THEORY OF OPERATION

The ADC-B304E is a fully functional sampling A/D board with on-board offset, gain, and linearity adjustments. The buffered analog input provides for 0 to +1 V and $\pm 0.5 \mathrm{~V}$ full scale input ranges. The ADC-B304E also contains regulated on-board power supplies to assure stable operation. Refer to the block diagram and timing diagram as needed.
Figure 3 shows the timing relationships between the START CONVERT pulse, clocks, EOC, and the output data.
The START CONVERT pulse must be at least 15 nanoseconds long and can be no longer than the sampling period minus 15 nanoseconds. The rising edge of the START CONVERT pulse generates an internal clock command to the ADC-304. This A/D clock typically goes high after a delay of 13 nanoseconds. This signal causes the ADC-304's comparators to latch the comparison between the internal reference ladder taps and the input voltage.

## NOTE

In the following discussion, the present conversion, and its associated data, is called the ' N conversion' while the previous conversion is called the ' N -1 conversion'.
During the time the clock to the ADC-304 is high, the N-1
conversion is latched at the output of the ADC-304. The output latch of the ADC-B304E is enabled while this internal A/D clock pulse is high, allowing the $\mathrm{N}-1$ conversion to become present at the output of the ADC-B304E. The internal A/D clock is typically high for 37 nanoseconds.
When the internal A/D clock pulse goes low, the $\mathrm{N}-1$ conversion is now latched at the output of the ADC-B304E. The N conversion now becomes available at the output of the ADC-304. This N conversion becomes available at the output of the ADC-B304E upon the next START CONVERT (and consequently A/D clock going high), and becomes latched on the next A/D clock low cycle. Upon the A/D clock pulse going low, the comparators of the ADC-304 go back into the sampling mode in preparation for the next conversion. Output data becomes valid typically 6 nanoseconds after the A/D clock goes low and stays valid for the duration of the A/D clock pulse. The EOC signal, when low, indicates that the data at the output of the ADC-B304E is valid. EOC goes low 20 nanoseconds after the A/D clock goes low to assure data stability. The 20 nanosecond delay (factory setting) can be jumper-selectable to 16 nanoseconds if shorter set-up time requirements of external gates allow.


Figure 4. ADC-B304E Component Layout Drawing

## CALIBRATION

There are three trimpots on the board labeled "Offset," "Gain" and "LIN." The following information describes the functions of each of these trimpots.

1. Offset Adjust

The analog signal voltage range is adjusted to $\pm 0.5 \mathrm{~V}$ dc at the time of shipment from the factory. The input voltage amplitude to the ADC-B304E is always 1 V peak-to-peak. The offset range can be adjusted between -2.3 V and +2.3 V . To measure this offset voltage, connect the two leads of a high-impedance digital multimeter to test point TP1 and ANA GND.
Unipolar Operation
Adjust the Offset trimpot with +1.953 mV ( $+1 / 2$ LSB) applied to ANA IN (pin A28) so that the straight binary output code flickers between 00000000 and 00000001.
Bipolar Operation
Adjust the Offset trimpot with -498.05 mV (-FS + $1 / 2$ LSB) applied to AIN IN (pin A28) so that the offset binary output code flickers between 00000000 and 0000 0001.
2. Gain Adjust

This trimmer adjusts the -2 V reference voltage required for the ADC-304. Vary this trimpot with +FS - 1-1/2 LSB applied to ANA IN (pin A28). This value should be +0.9941 V for unipolar operation or +0.4941 V
for bipolar operation. Adjust the trimpot so that the straight or offset binary output code flickers between 11111110 and 11111111.
3. Linearity Trimmer

This trimpot fine tunes the linearity of the board. Connect a high-impedance digital multimeter to test point TP2 and ANA GND (pins B26 or B27) and measure the reference voltage. Reconnect the multimeter to Pin 27 (VRM) of the ADC-304 and ANA GND (pins B26 or B27) and adjust the "LIN" trimpot to one-half (1/2) of the reference voltage measured on TP2.

To confirm the operation of the ADC-B304E, vary the input voltage with a precise reference voltage source to obtain the output coding listed in Table 2. Repeat the previous steps, if necessary, to achieve the desired operation of the ADC-B304E.
The following Test Points are available to the user of the ADCB304E. Refer to Figure 4 for the exact location of these test points on the board.

| TEST POINT | DESCRIPTION |
| ---: | :--- |
| TP1 | Buffered, Offset, Analog Input Voltage |
| TP2 | Reference Voltage |
| TP3 | Start Convert Pulse |
| TP4 | A/D Clock Input |
| TP5 | EOC |



Figure 5. $\overline{\text { EOC }}$ Selection

## OUTPUT CODING

Digital output coding is factory-set to positive true offset binary coding. There are LINV and MINV etch pads on the board. These are used to change the output code to 2's complement or negative true logic. These points connect to +5 V through a 1 K ohm pull-up resistor on the board, making these points a "logic 1."


Figure 6. Output Ińversion Control Pins

- 6 .

To obtain a "logic 0" on either or both of these points, short the selected point to ground with a jumper(s). Refer to Table 2 and Figure 6 for coding information and "LINV/MINV Selection." Figure 4 shows the locations of these jumpers and etch.

Table 2. Output Coding for Unipolar and Bipolar Operation

| UNIPOLAR OPERATION |  |  | STRAIGHT BINARY | COMP. BINARY | $\begin{gathered} \text { 2's } \\ \text { COMP. } \end{gathered}$ | $\begin{aligned} & \text { COMP. } \\ & \text { 2's COMP. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UNIPOLAR SCALE | INPUT VOLTAGE | MINV LINV | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |
| + FS - 1 LSB | + 996.1 mV |  | 11111111 | 00000000 | 01111111 | 10000000 |
| + 7/8 FS | + 875 mV |  | 11100000 | 00011111 | 00100000 | 11011111 |
| + 3/4 FS | $+750 \mathrm{mV}$ |  | 11000000 | 00111111 | 01000000 | 10111111 |
| + 1/2 FS | + 500 mV |  | 10000000 | 01111111 | 00000000 | 11111111 |
| + 1/4 FS | $+250 \mathrm{mV}$ |  | 01000000 | 10111111 | 11000000 | 00111111 |
| + 1/8 FS | $+125 \mathrm{mV}$ |  | 00100000 | 11011111 | 10100000 | 01011111 |
| + 1 LSB | + 3.906 mV |  | 00000001 | 11111110 | 10000001 | 01111110 |
| 0 | 0 mV |  | 00000000 | 11111111 | 10000000 | 01111111 |
| BIPOLAR OPERATION |  |  | OFFSET BINARY | COMP. OFFSET BINARY | $\begin{aligned} & \text { 2's } \\ & \text { COMP. } \end{aligned}$ | $\begin{aligned} & \text { COMP. } \\ & \text { 2's COMP. } \end{aligned}$ |
| BIPOLAR SCALE | INPUT VOLTAGE | MINV LINV | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |
| + FS - 1 LSB | + 496.1 mV |  | 11111111 | 00000000 | 01111111 | 10000000 |
| + 3/4 FS | + 375 mV |  | 11100000 | 00011111 | 01100000 | 10111111 |
| + 1/2 FS | $+250 \mathrm{mV}$ |  | 11000000 | 00111111 | 01000000 | 10111111 |
| + 0 | 0 mV |  | 10000000 | 01111111 | 00000000 | 11111111 |
| - 1/2 FS | - 250 mV |  | 01000000 | 10111111 | 11000000 | 00111111 |
| - 3/4 FS | - 375 mV |  | 00100000 | 11011111 | 10100000 | 01011111 |
| - FS + 1 LSB | - 496.1 mV |  | 00000001 | 11111110 | 10000001 | 01111110 |
| - FS | - 500 mV |  | 00000000 | 11111111 | 10000000 | 01111111 |

NOTES: MINV is the output control pin for data bit 1 (MSB).
LINV controls output data bits 2 through 8.

| ORDERING INFORMATION |  |
| :---: | :---: |
| ADC-B304E | ADC-304 Sampling A/D Board |

## FEATURES

－10－Bit resolution
－ 12 MHz sampling rate
－ 10 MHz input bandwidth
－TTL logic compatible
－Eurocard size，DIN connector

## APPLICATIONS

－Video signal processing
－High－speed voice signal analysis
－Radar systems
－Transient analysis
－Atomic energy－related instrument control
DATEL＇s ADC－B310E is a $10-$ bit， 12 MHz sampling A／D board，offering an input bandwidth of dc to 10 MHz ．The ADC －B310E eliminates the need for custom test equipment when evaluating DATEL＇s ADC－310 flash converter．

## GENERAL DESCRIPTION

The ADC－B310E is a complete sampling A／D conversion board designed around DATEL＇s ADC－310 flash converter．The ADC－ B310E is functionally complete containing a sample－hold ampli－ fier，offset and gain adjustments，filtering and timing circuitry． DATEL designed the ADC－B310E with two purposes in mind； first，as a self－supporting，high－speed sampling analog－to－ digital converter board．Secondly，as a means of evaluating DATEL＇s ADC－310 flash converter．The ADC－B310E also makes an ideal test fixture for incoming inspection and component evaluation．

DATEL＇s design takes into consideration crucial factors such as board layout，impedance matching，input buffering，filter－ ing and timing．

The ADC－B310E performs A／D conversions at sampling rates up to 12 MHz ．Using a four－layer printed circuit board and high frequency noise filtering techniques permits perfect conver－ sions，free of noise problems．

Video signal digitizing，radar signal processing，and transient signal analysis are ideal applications for this wide－bandwidth， highly－accurate front－end board．

| ABSOLUTE MAXIMUM RATINGS |  |
| :--- | :--- |
| Power Supply Voltages: |  |
| +15 V Supply (Pin A30) | +17 V dc |
| -15 V Supply (Pin A32) | -17 V dc |
| -5.2 V Supply (Pins A18, B18) | -7 V dc |
| +5.2 V Supply (Pin A26) | +7 Vdc |
| Clock Pulse Input Voltage (Pin A21) | +7 Vdc |
| Analog Input Voltage (Pin A28) | $\pm 2.5 \mathrm{~V} \mathrm{dc}$ |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V},-5.2 \mathrm{~V},+5 \mathrm{~V}$ dc power unless otherwise specified.

|  | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS |  |  |  |  |
| Analog Input Range |  | $\begin{aligned} & 0 \text { to }+1 \\ & \pm 0.5 \end{aligned}$ |  | Volts Volts |
| Input Impedance |  |  |  |  |
| R54 $=0 \Omega$ (standard) | - | 50 | - | Ohms |
| R54 = $24 \Omega$ (user supplied) | - | 75 | - | Ohms |
| Input Signal Bandwidth | - | 10 | - | MHz |
| DIGITAL INPUTS |  |  |  |  |
| Digital Input (START CONVERT) |  |  |  |  |
| Logic "1", | +2 | - | + 5.5 | $V$ dc |
| Logic "0' | 0 | - | + 0.8 | $V$ dc |
| Logic Loading " 1 ", | - | - | 40 | $\mu \mathrm{A}$ |
| Logic Loading ' 0 '" | - | - | 1.6 | mA |
| OUTPUTS |  |  |  |  |
| Resolution | 8 | - | - | Bits |
| EOC, Data Outputs |  |  |  |  |
| Logic '1", | +2.4 | - | +5.5 | $V$ dc |
| Logic ' 0 ', | 0 | - | $+0.4$ | V dc |
| Logic Loading " 1 ", | 0 | _ | 0.4 | mA |
| Logic loading ' 0 ", | - | - | 16 | mA |
| PERFORMANCE |  |  |  |  |
| Resolution | 10 | - | - | Bits |
| Convert Pulse Width | 25 | - | - | nSec . |
| Conversion Rate | 12 | - | - | MHz |
| Non-Linearity | - | - | $\pm 1.75$ | LSB |
| Differential Non-Linearity | - | - | $\pm 1.75$ | LSB |
| Warm-Up Time for Stable Operation | - | 15 | $\pm$ | Minutes |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| Power Supply Range: |  |  |  |  |
| +15V Supply | + 14.5 | + 15.0 | + 15.5 |  |
| -15V Supply | -14.5 | - 15.0 | -15.5 | $\checkmark$ dc |
| -5.2V Supply | -4.7 | -5.2 | -5.7 | $V$ dc |
| +5V Supply | +4.5 | +5.0 | +5.5 | V dc |
| Power Supply Current: |  |  |  |  |
| +15V Supply | - | + 140 | - | mA |
| -15V Supply | - | -210 | - | mA |
| -5.2V Supply | - | -500 | - | mA |
| + 5V Supply | - | + 140 | - | mA |
| PHYSICAL-ENVIRONMENTAL |  |  |  |  |
| Operating Temp. Range Storage Temp. Range | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
|  | -25 | - | +85 | ${ }^{\circ} \mathrm{C}$ |
| Mechanical Dimensions | $\begin{aligned} & 3.93^{\prime \prime}(\mathrm{W}) \times 6.3^{\prime \prime}(\mathrm{D}) \times 0.67^{\prime \prime}(\mathrm{H}) \\ & 100(\mathrm{~W}) \times 160(\mathrm{D}) \times 17(\mathrm{H}) \mathrm{mm} \\ & \text { Eurocard Size } \end{aligned}$ |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| Weight |  |  |  |  |

As a design tool, the board relieves the design engineer of the labor-and-timeintensive task of constructing an evaluation cir-cuit to test the applicability of the ADC-310 flash converter in their design. The board allows fast hook-up and prototype evaluation, shortening the design cycle.

## TECHNICAL NOTES

Refer to the Simplified Block Diagram and the Schematic Diagram for further information. Also refer to Table 1 for complete signal pinout information.

1. The $\pm 15 \mathrm{~V}$ dc analog power supply commons labeled "ANA COM" and the $+5 \mathrm{~V},-5.2 \mathrm{~V}$ dc digital power supply commons labeled "DIG COM" are grounded to one point at J1 on the board. DATEL does not recommend having this common ground outside the board; noise problems may result from ground loops.
If it is, however, required to have a common point outside the board, cut the etch to J1. In this case, avoid creating different potentials between digital and ana$\log$ grounds on the board. Points labeled 'DIG GND" on the ADC-B310E board are used for the digital signal grounds. Likewise, points labeled "ANA GND" refer to the analog circuitry grounds.
2. Supply the analog input signal to the coaxial cable input terminal (AIN). This input signal can be also applied via the DIN connector. In this case, connect the two sets of feedthrough holes labeled "SIG" in Figure 4 with a short coaxial cable and then supply the signal to the A28 (ANA IN) and B28 (SIG GND) terminals.
The short coax cable should be of the same characteristic impedance as the input of the ADC-B310E. Refer to "INPUTS" of the Functional Specifications section for more information.
3. Some components on the board operate at high temperatures. The ADC-310 operates at $60^{\circ} \mathrm{C}$ when the board is at room temperature. DATEL recommends using the board in a free air circulation environment.
4. There are several test points (TP1 through TP8) for checking the performance of the board. When using these test points, only use high-impedance test probes to check the signals.


Figure 2. ADC-B310E Schematic Diagram

Performance of the board deteriorates if large external loads are applied to these points. The following signals are present on the indicated test points:

## TEST POINT SIGNAL

TP1 Analog input signal before the $\mathrm{S} / \mathrm{H}$ with offset adjustment.
TP2 Analog input signal to the ADC-310
TP3 Vref B
TP4 Vcc
TP5 $\quad$ S/ $\bar{H}$ Signal
TP6 Clock to the ADC-310
TP7 START CONVERT pulse
TP8 EOC Signal
Digital input and output signals are TTL-compatible. The width of the START CONVERT pulse should be a minimum of 25 nanoseconds and should be supplied through a buffer such as a 74LS240. Logic circuits on the board are driven by the rising edge of the START CONVERT pulse.
5. The ADC-B310E's design allows it to convert analog input signals from dc up to 10 MHz . A capacitor in the feedback loop of the buffer amplifier regulates this analog input signal bandwidth.

Table 1. ADC-B310E Pin Connections

| FUNCTION | PIN | PIN | FUNCTION |
| :--- | :--- | :--- | :--- |
| DIG GND | A1 | B1 | DIG GND |
| DIG GND | A2 | B2 | DIG GND |
| DIG GND | A3 | B3 | DIG GND |
| BIT 1 (MSB) | A4 | B4 | DIG GND |
| BIT 2 | A5 | B5 | DIG GND |
| BIT 3 | A6 | B6 | DIG GND |
| BIT 4 | A7 | B7 | DIG GND |
| BIT 5 | A8 | B8 | DIG GND |
| BIT 6 | A9 | B9 | DIG GND |
| BIT 7 | A10 | B10 | DIG GND |
| BIT 8 | A11 | B11 | DIG GND |
| BIT 9 | A12 | B12 | DIG GND |
| BIT 10 (LSB) | A13 | B13 | DIG GND |
| NC | A14 | B14 | DIG COM |
| NC | A15 | B15 | DIG COM |
| NC | A16 | B16 | NC |
| NC | A17 | B17 | NC |
| -5.2V | A18 | B18 | -5.2V |
| NC | A19 | B19 | DIG COM |
| NC | A20 | B20 | DIG COM |
| START CONVERT | A21 | B21 | DIG GND |
| EOC | A22 | B22 | DIG GND |
| NC | A23 | B23 | DIG GND |
| NC | A24 | B24 | DIG GND |
| NC | A25 | B25 | NC |
| +5V | A26 | B26 | ANA GND |
| NC | ANA IN | A27 | B27 |
| NC | ANA GND |  |  |
| +15V | NC | A29 | B28 |
| -15V | SIG GND |  |  |
|  | A30 | B30 | ANA COM |
|  | AN31 COM | B31 | ANA COM |
|  | A32 | B32 | ANA COM |



Ts and Td can be varied.
Figure 3. ADC-B310E Timing Diagram

## THEORY OF OPERATION

The following describes the operation of the ADC-B310E Sampling A/D board as configured from the factory. Refer to the ADC-B310E schematic diagram (Figure 2) and timing diagram (Figure 3) as needed.
The ADC-B310E receives the analog input signal through either the board-edge pin (pin A28) or the coaxial analog input connector (refer to Technical Note 2). The signal is offset adjusted and sent to the sample-and-hold amplifier. The next START CONVERT pulse "locks-in" the sampled signal to the gaincompensated amplifier.
There are two resistors connected between this amplifier output and the input to the ADC-310. These resistors are adjustable and designed to prevent parasitic oscillations. There are two on-board power supplies/regulators providing the voltages necessary for stable operation of the ADC-310 and its supporting circuitry.
The ADC-310 analog-to-digital conversion is done in two steps. The ADC-310 contains two 5-bit flash A/D's consisting of comparators. These two stages are done sequentially. The analog input to the ADC-310 must be stable throughout the conversion, a requirement satisfied by the on-board sample-and-hold (S/H) device.

The rising edge of the START CONVERT pulse (for conversion N ), changes the $\mathrm{S} / \mathrm{H}$ device from the hold mode into the sample (or acquisition) mode. The acquisition mode lasts for 25 nanoseconds (factory setting) and is determined by the internal gate delays and delay line 1 (DL1). To lengthen the acquisition time, vary the setting of DL1 (see Figure 5).
Upon going into the hold mode, a delay time occurs, allowing the signal to settle at the output buffer of the $\mathrm{S} / \mathrm{H}$. This delay is approximately 37 nanoseconds, determined by the internal gate delays as well as DL1 and DL2. DL1 can be varied per Figure 5 to lengthen the duration of the hold mode.
Upon the internal clock pin going low (Pin 1 of the ADC-310), the internal comparators of the ADC-310 latch the analog input. When the CLK goes high, the previous conversion, $\mathrm{N}-1$, is present at the 10176 output latch of the ADC-310. The N-2 data is now available at the output of the 10125 buffer, thus at the output of the ADC-B310E.
Data from conversion " N " will become available at the output of the ADC-B310E after three START CONVERT pulses have been issued. An EOC signal is given after the START CONVERT pulse for conversion " N " is given, indicating data from conversion " $\mathrm{N}-2$ " is now valid to be read.


Figure 4. ADC-B310E Component Layout Diagram

## CALIBRATION

Following are descriptions of the six trimpots on the ADC-B310E board. All of the six trimpots are adjusted for optimum performance at the time of shipment. Should adjustment be required, use the following procedures. Refer to Figure 4 for the locations of these components.

## Vcc Trimmer

It is necessary to supply +1.6 V to the Vcc pin of the ADC-310. This supply voltage is generated from a +5 V regulator ( +5 VA ) on the ADC-B310E board and adjusted by the trimpot labeled "VCC ADJ". Connect a high-impedance digital multimeter to test point TP4 and adjust the VCC trimpot for +1.600 V .
Adjust this trimpot correctly since the overall linearity of the device is sensitive to this adjustment. Repeat this adjustment whenever replacing the ADC-310 on the ADC-B310E Sampling A/D board.

## Offset Trimmer

Using this trimpot allows an offset range adjustment between -2.4 V to +2.4 V dc.

1. Unipolar Operation

Adjust the Offset trimpot with $+0.4883 \mathrm{mV}(+1 / 2 \mathrm{LSB})$ applied to ANA IN so the straight binary output code flickers between 0000000000 and 0000000001.
2. Bipolar Operation

Adjust the Offset trimpot with -499.51 mV ( $-\mathrm{FS}+1 / 2 \mathrm{LSB}$ ) applied to ANA IN so the offset binary output code flickers between 0000000000 and 0000000001.

## Gain Trimmer

This trimmer adjusts the -2 V reference voltage required for the ADC-310. Adjust the Gain adjust trimpot with + FS $-11 / 2$ LSB applied to ANA IN $(+0.99853 \mathrm{~V}$ for Unipolar or +0.49853 V for Bipolar operation) so that the straight or offset binary output code flickers between 1111111110 and 1111111111.

## Linearity Trimmer

This trimpot fine tunes the linearity of the board. Connect a highimpedance digital multimeter to test point TP3 and ANA GND and measure this voltage. Reconnect the multimeter to pin 21 (VREF ADJ 2) of the ADC-310 and ANA GND, and adjust the Linearity trimpot to one half $(1 / 2)$ of the voltage indicated on test point TP3.

## Damping Trimmers "DAMP H" and "DAMP L"

The differential linearity of the board is sensitive to the frequency of the analog input signal. At the time of shipment, the differential linearity of the board is fine tuned under conditions of Vin $= \pm 0.5 \mathrm{~V}$, Fin $=5 \mathrm{MHz}$ and $\mathrm{Fs}=10 \mathrm{MHz}$ using the envelope method. When the differential linearity is suspect, use these two trimmers to re-adjust the differential linearity.
Differential linearity is most sensitive to changes in the setting of the DAMP L potentiometer. Adjust the DAMP L potentiometer first without moving DAMP H.
The value of DAMP H will be around zero ohms at the time of shipment. When the differential linearity is not adjustable with DAMP L, increase the value of DAMP H by a small amount and then adjust the differential linearity with DAMP L. Repeat these two adjustments until proper operation is attained. When the values of DAMP H and DAMP L are varied, gain error is introduced into the ADC-B310E. It will be necessary to adjust the gain at this time.

To confirm the operation of the ADC-B310E, vary the input voltage with a precision reference voltage source to obtain the output coding listed in Tables 2 and 3. Repeat the previous steps if necessary to achieve the desired operation of the ADC-B310E.

Table 2. Unipolar Output Coding

| UNIPOLAR SCALE | INPUT VOLTAGE |  | STRAIGHT BINARY |
| :---: | :---: | :---: | :---: |
| 0 | +0.0000 | V | 0000000000 |
| + 1 LSB | +0.9766 | mV | 0000000001 |
| $+1 / 4 \mathrm{FS}$ | +250 | mV | 0100000000 |
| $+3 / 8 \mathrm{FS}$ | + 375 | mV | 0110000000 |
| + $1 / 2 \mathrm{FS}$ | +500 | mV | 1000000000 |
| $+3 / 4 \mathrm{FS}$ | + 750 | mV | 1100000000 |
| + $7 / 8 \mathrm{FS}$ | + 875 | mV | 1110000000 |
| +FS - 1 LSB | +999.02 | mV | 1111111111 |

Table 3. Bipolar Output Coding

| BIPOLAR INPUT SCALE | $\begin{gathered} \text { INPUT } \\ \text { vOLTAGE } \end{gathered}$ |  | OFFSET BINARY |
| :---: | :---: | :---: | :---: |
| - FS | -500 | mV | 0000000000 |
| - FS + 1 LSB | -499.02 | mV | 0000000001 |
| $-3 / 4$ FS | -375 | mV | 0110000000 |
| $-1 / 2 \mathrm{FS}$ | -250 | mV | 0100000000 |
| +0 | +0 | mV | 1000000000 |
| + $1 / 2 \mathrm{FS}$ | +250 | mV | 1100000000 |
| $+3 / 4 \mathrm{FS}$ | +375 | mV | 1110000000 |
| +FS - 1 LSB | +499.02 | mV | 1111111111 |

## TIMING SETTING

1. There are feedthrough holes labeled as " $12,15, \ldots .30$ " close to the DL1 delay line component and two more holes labeled as "DELAY" and "S/H" close to these holes. Refer to Figure 5 for the specific locations of these holes.
2. At the time of shipment from the factory, DELAY is connected to 21 yielding a Td of 42 nanoseconds and $S / \bar{H}$ is connected to Tap 9 of DL1 yielding a Ts of 18 nanoseconds.
3. Delay time increases by 6 nanoseconds by connecting to a higher order tap. For example, Td is increased from 42 to 48 nanoseconds by changing the DELAY jumper wire connection from tap 21 to 24. Likewise, Ts increases from 18 nanoseconds to 24 nanoseconds once the jumper wire connection is changed from tap 9 of DL1 to tap 12.


Figure 5. S/ $\bar{H}$ and Delay Selection Settings

The time delays for DL1 are listed in the following table:

## ACQUISITION MODE TIME SETTING

## TAP S/H SETTING (Ts)

$15 \quad 30 \mathrm{nSec}$.
1224 nSec .
$9 \quad 18 \mathrm{nSec}$. " $\mathrm{S} / \mathrm{H}$ " (Factory Setting)
HOLD MODE SETTLING TIME DELAY
TAP TIME DELAY (Td)
$30 \quad 60 \mathrm{nSec}$.
$27 \quad 54 \mathrm{nSec}$.
2448 nSec .
2142 nSec. "Delay" (Factory Setting)
$18 \quad 36 \mathrm{nSec}$.

## TIMING CHANGE

It is possible to change the timing relation of S/H CLK and ADC CLK. If the analog input signal frequency is lower than 100 KHz or it is not necessary to obtain $\pm 1.75$ LSB bit accuracy, then the conversion rate can be increased to a value greater than 12 MHZ . The values of Ts and Td depend on the jumper setting of delay line DL1 on the board.

| ORDERING INFORMATION |  |
| :--- | ---: |
| ADC-B310E | ADC-310 Sampling A/D Board |

## FEATURES

- 12-Bit, 1.25 MHz/1.1 MHz conversion rates
- Includes ADC-500/505MC
- Includes SHM-45MC
- Jumper-plug selectable input ranges
- On-board offset and gain adjustments
- On-board -5V supply
- BNC connectors for start convert/analog inputs
- Connectors provided with 2 foot flat ribbon cables using interwoven grounds.


DESIGNED FOR PERFORMANCE EVALUATION OF DATEL'S ADC-500/505 AND SHM-45, THE ADC-B500 AND ADCB505 EVALUATION BOARDS ARE COMPLETE 12-BIT A/D SYSTEMS WITH 1.25 MHz AND 1.1 MHz CONVERSION RATES RESPECTIVELY.

## GENERAL DESCRIPTION

DATEL offers three models of its ADC-B500 Series highspeed evaluation boards. The ADC-B500 includes the ADC-500BMC and SHM-45MC while the ADC-B505 includes the ADC-505BMC and SHM-45MC. The final version offered is the ADC-B500-1 which is an evaluation board without the A/D and SHM hybrid converters. The ADC-B500-1 is usable as an incoming inspection test fixture. Additionally, users purchasing military temperature grades of the ADC-505 and SHM-45 would be able to evaluate these converters over the commercial temperature range using the ADC-B500-1 for initial system prototyping.


Figure 1. ADC-B500/B505 Evaluation Board Schematic

## GENERAL DESCRIPTION (cont.)

The ADC-B500's conversion rate is 1.25 MHz while the ADCB505 offers a 1.1 MHz conversion rate. The evaluation boards feature selection of six full scale input ranges: 0 to $-5 \mathrm{~V}, 0$ to $-10 \mathrm{~V}, 0$ to $-20 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{Vdc}$. Jumper-plugs are used for ease of range selection.

The functionality of the evaluation boards includes adjustments for calibration of the offset and gain errors. A minus 5 V supply required for the ADC-500/505 is generated by the evaluation boards to aid in quick prototype set-up. BNC inputs are provided for easy interface to start convert and analog input signal generators. Connectors for power supply and digital outputs are provided with 2 feet of flat ribbon cables for ease of use. The flat ribbon cables use interwoven grounds to assure good ground connections.

## FUNCTIONAL SPECIFICATIONS

Apply over the operating temperature range and over the power supply range unless otherwise specified.

| DESCRIPTION | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS | $\begin{aligned} & 0 \text { to }-5 \\ & 0 \text { to }-10 \end{aligned}$ |  |  |  |
| Input Voltage Ranges . . . . . |  | 0 to +10 |  | Volts dc Volts dc |
|  | - | $\begin{gathered} 0 \text { to }-20 \\ \pm 10, \pm 5 \end{gathered}$ | - |  |
|  | - |  |  | Volts dc |
| Input, Impedance |  |  |  |  |
| 20V FSR | - | 1 K | - | ohm ohm ohm |
| 10V FSR |  |  |  |  |
| 5 V FSR | - | 500 | - |  |
| Logic Levels: Logic 1. | 2.0 |  | $\overline{0.8}$ | Volts dc |
| Logic 0 . | - | - |  | Volts dc |
| Logic Loading: Logic 1 | - | - | $\begin{gathered} 2.5 \\ -100 \end{gathered}$ | $\mu \mathrm{A}$$\mu \mathrm{A}$ |
| Logic 0.... |  |  |  |  |
| OUTPUTS |  |  |  |  |
| Output Coding: | straight binary/offset binary complementary binary complementary offset binary |  |  |  |
| Logic Levels: Logic 1 <br> Logic 0 | 2.4 | - | $\overline{0.4}$ | Volts dc |
|  | - |  |  | Volts dc $\mu \mathrm{A}$ mA |
| Logic Loading: Logic 1 | - | - | -160 |  |
| Logic 0 | - | -- | 6.4 |  |
| Internal Reference |  |  |  |  |
| Voltage, $+25^{\circ} \mathrm{C}$ | 9.98 | $\pm 5$ | 10.02+30 | Volts dcppm/ $/{ }^{\circ} \mathrm{C}$ |
| Drift |  |  |  |  |
| External Current | - | - | 1.5 | mA |
| TRACK MODE DYNAMICS |  |  |  |  |
| Frequency Response: Small Signal (-3dB) Slew Rate | - | $\begin{gathered} 16 \\ 300 \\ \hline \end{gathered}$ | - | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~V} / \mu \mathrm{S} \end{aligned}$ |
|  |  |  |  |  |
| TRACK TO HOLD SWITCHING |  |  |  |  |
| Aperture Delay Time Aperture Uncertainty (Jitter) | - | 6 | - | nS |
|  | - | $\pm 50$ | - | pS |
| Setting Time: 10 V to $\pm 0.1 \% \mathrm{FS}$ |  |  |  |  |
| ( $\pm 1 \mathrm{mV}$ ) $\ldots \ldots$. | - | 60 | 100 | nS |
| $\begin{aligned} & 10 \mathrm{~V} \text { to } \pm .1 \% \mathrm{FS} \\ & ( \pm 10 \mathrm{mV}) \ldots \end{aligned}$ | - | 40 | - |  |
| HOLD TO TRACK DYNAMICS |  |  |  |  |
| ```Acquisition Time: 10 V step to \(\pm 1.0 \mathrm{mV}\) (.01\% FS) 10 V step to \(\pm 10 \mathrm{mV}\) (.1\% FS)``` | - | 160 | 200 | $n S$ |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  | 100 | 170 | nS |

## ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | MINIMUM | MAXIMUM | UNITS |
| :---: | :---: | :---: | :---: |
| +15V Supply $\ldots \ldots \ldots \ldots$ | 0 | +18 | Volts dc |
| -15V Supply $\ldots \ldots \ldots \ldots$ | 0 | -18 | Volts dc |
| +5V Supply $\ldots \ldots \ldots \ldots$ | -0.5 | +7 | Volts dc |
| Digital Inputs $\ldots \ldots \ldots \ldots$ | -0.3 | +5.5 | Volts dc |
| Analog Input $\ldots \ldots \ldots \ldots$ | -15 | +15 | Volts dc |

## FUNCTIONAL SPECIFICATIONS (cont.)

| DESCRIPTION | MiN. | TYP. | MAX. | UNITS |
| :--- | :--- | :--- | :--- | :---: |

*The ADC-500/505 and SHM-45 combined maximum power dissipation is 2.7 W .


Figure 2. ADC-B500/B505 Evaluation Board Timing Diagram

## THEORY OF OPERATION (ADC-B500)

The ADC-B500's operation is as follows. The sample and hold captures fast signals for the ADC to then digitize. Figure 1 shows the ADC-SHM schematic circuit. The ADC-500 used in the ADC-B500 employs a subranging architecture with digital error correction. Also known as a two-step method of conversion, this technique uses a single 7 -bit flash converter twice in the conversion process to yield a final resolution of 12 bits. Refer to the Timing Diagram shown in Figure 2 for further clarification.

The SHM-45 used in the ADC-B500 acquires the input signal on the internal hold capacitor ( 200 nanoseconds maximum acquisition time to $0.01 \%$ ). The SHM-45 is then put into the hold mode prior to the analog-to-digital conversion. In the hold mode, the SHM-45 requires a maximum of 100 nanoseconds to have its output buffer settle to $0.01 \%$ accuracy. The ADC-500 requires a maximum of 150 nanoseconds since the previous conversion for the input signal to settle before initiating a conversion. The input of the ADC-500 starts settling to its final value while the SHM-45 is in the acquisition mode. The missing 50 nanoseconds of the required maximum analog input settling time is made up by the time the sample/hold is in the acquisition mode. Thus, the end of the SHM-45's hold mode settling time, the ADC-500's input is fully settled.

The SHM-45 is in the sample mode when the ADC-500's S/H control (Pin 17) is high. The S/H control pin is high and thus in the sample mode when the A/D is not performing a conversion.

The S/ $\bar{H}$ control pin goes low after the rising edge of the start convert pulse a minimum of 10 nanoseconds and a maximum of 25 nanoseconds later. Thus to assure the SHM has 200 nSec maximum acquisition time, the start convert pulse should be given a minimum of 190 nanoseconds after the desired start of the acquisition time. The width of the start convert pulse should be 105 nsec minimum to assure the hold mode settling time of 100 nanoseconds is observed. The 105 nanoseconds takes into account the min-max propagation delays of the start convert high to S/H control low propagation delays and the start convert low to EOC high propagation delays.

The analog input, having been configured for the appropriate range, is buffered and then digitized by the 7 bit flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7 -bit digital-to-analog converter. This DAC has 13 bits of linearity.

## THEORY OF OPERATION (cont.)

The first pass finished, internal switching occurs effectively subtracting the output of the DAC from the analog input. The result is a voltage difference between the first 7-bit digitization and the analog input. This voltage difference is amplified and converted by the 7-bit ADC. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then added by the digital correction logic to produce a 12 -bit word. EOC goes low, indicating the conversion is complete, and the output is present at the threestate output buffers.

Once the second step of the flash ADC is finished, the analog input can change even though the conversion cycle has not been completed (EOC going low). The internal Sample/Hold control signal line goes low a minimum of 30 nanoseconds before EOC goes low, indicating that the SHM-45 can be put back into the sample mode. This feature improves the overall throughput of the ADC-SHM system.

Data from the previous conversion would be valid up to 350 nanoseconds after the falling edge of the start convert pulse. Data from the new conversion is valid a minimum of 25 nanoseconds before EOC goes low and valid up to 350 nanoseconds after the falling edge of the next start convert pulse. There is a 10 nanosecond maximum delay after the threestate output buffers are enabled before the data is valid at the evaluation board's output.

The overall throughput of the ADC-B500 using the ADC-500 and the SHM-45 internally consists of 200 nanoseconds for the sample time, 100 nanoseconds for the hold and input settling time, 15 nanoseconds for observance of min-max propagation delays and 470 nanoseconds for the conversion process ( $\mathrm{S} / \overline{\mathrm{H}}$ control pin saves 30 nanoseconds). Total throughput is a maximum of 785 nanoseconds for the system for a guaranteed throughput rate of 1.25 MHz . Retriggering of the start convert pulse before $\overline{\mathrm{EOC}}$ goes low will not initiate a new A/D conversion.

## Table 1. Performance Characteristics At Different Temperatures

| CHARACTERISTICS | VALUE |
| :---: | :---: |
| Conversion Rate (Changing Inputs): ADC-B500: |  |
| $\begin{aligned} & +25^{\circ} \mathrm{C} \ldots \ldots \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | 1.25 MHz minimum <br> 1.2 MHz minimum |
| $\begin{aligned} & \text { ADC-B505: } \\ & +25^{\circ} \mathrm{C} \ldots . \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | 1.19 MHz minimum 1.14 MHz, minimum |
| Harmonic Distortion (Below FS): |  |
| $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | -72 dB minimum <br> -72 dB minimum |

CAUTION
Note: The connectors used for P1 and P2 do not have a shell surrounding the pins. This allows maximum flexibility in making connections, but it also makes it physically possible to insert the mating connectors backwards or offset from their correct positions. Use care in making these connections (Pin 1 connects to a brown wire in each of the supplied cables.)

The performance characteristics shown in Table 1 apply over the operating temperature range and over the operating power supply range unless otherwise specified. Figure 7 demonstrates the total harmonic distortion performance.

Table 2. ADC-B500/B505 Evaluation Board Cable Pin-Outs

| P1-POWER SUPPLY CONNECTOR |  |  |
| :---: | :---: | :---: |
| PIN | COLOR | FUNCTION |
| 1 | Brown | +5 Volts Input |
| 2 | Red | Digital Ground |
| 3 | Orange | +5 Volts Input |
| 4 | Yellow | Digital Ground |
| 5 | Green | +5 Volts Input |
| 6 | Blue | Digital Ground |
| 7 | Violet | +5 Volts Input |
| 8 | Gray | Digital Ground |
| 9 | White | -15 Volts Input |
| 10 | Black | Analog Ground |
| 11 | Brown | -15 Volts Input |
| 12 | Red | Analog Ground |
| 13 | Orange | -15 Volts Input |
| 14 | Yellow | Analog Ground |
| 15 | Green | -15 Volts Input |
| 16 | Blue | Analog Ground |
| 17 | Violet | +15 Volts Input |
| 18 | Grey | Analog Ground |
| 19 | White | +15 Volts Input |
| 20 | Black | Analog Ground |
| 21 | Brown | +15 Volts Input |
| 22 | Red | Analog Ground |
| 23 | Orange | +15 Volts Input |
| 24 | Yellow | Analog Ground |
| 25 | Green | Analog Ground |
| 26 | Blue | Analog Ground |


| P2-SIGNAL CONNECTOR |  |  |
| :---: | :--- | :--- |
| PIN | COLOR | FUNCTION |
| 1 | Brown | Digital Ground |
| 2 | Red | Overflow |
| 3 | Orange | Digital Ground |
| 4 | Yellow | EOC |
| 5 | Green | Digital Ground |
| 6 | Blue | Bit 12 |
| 7 | Violet | Digital Ground |
| 8 | Gray | Bit 11 |
| 9 | White | Digital Ground |
| 10 | Black | Bit 10 |
| 11 | Brown | Digital Ground |
| 12 | Red | Bit 9 |
| 13 | Orange | Digital Ground |
| 14 | Yellow | Bit 8 |
| 15 | Green | Digital Ground |
| 16 | Blue | Bit 7 |
| 17 | Violet | Digital Ground |
| 18 | Grey | Bit 6 |
| 19 | White | Digital Ground |
| 20 | Black | Bit 5 |
| 21 | Brown | Digital Ground |
| 22 | Red | Bit 4 |
| 23 | Orange | Digital Ground |
| 24 | Yellow | Bit 3 |
| 25 | Green | Digital Ground |
| 26 | Blue | Bit 2 |
| 27 | Violet | Digital Ground |
| 28 | Grey | Bit 1 |
| 29 | White | Digital Ground |
| 30 | Back | Digital Ground |
| 31 | Brown | Digital Ground |
| 32 | Red | Digital Ground |
| 33 | Orange | Digital Ground |
| 34 | Yellow | Digital Ground |
|  |  |  |

## CALIBRATION PROCEDURE

Removal of system errors is accomplished as follows:

1. Connect the converter per Figure 1 and refer to Tables 3 and 4 to establish the appropriate full-scale range (FSR). Apply a pulse of 105 nanoseconds minimum to the START CONVERT input at a rate of 500 KHz . This rate is chosen to reduce flicker if LED's are used on the outputs for calibration purposes.
2. Apply a precision reference source to the analog input through the BNC connector. Adjust the output of the reference source per Tables 3 and 4 for the unipolar zero adjustment ( $+1 / 2$ LSB) or the bipolar zero adjustment (zero $+1 / 2$ LSB) for the appropriate FSR. For unipolar, adjust the zero/offset trimming potentiometer (R1) so that the output code flickers equally between 000000000000 and 000000000001 or between 111111111111 and 111111111110 depending upon the coding selected per Table 6.

For bipolar operation, adjust the potentiometer such that the code flickers equally between 100000000000 and 10000000 0001 with COMP BIN tied high or between 011111111111 and 011111111110 with COMP BIN tied low per Table 7.
3. Full-Scale Adjustment.

Set the output of the voltage reference used in step 2 to the value shown in Tables 3 and 4 for the unipolar or bipolar gain adjustment ( + FS-1 $1 / 2$ LSB) for the appropriate FSR. Adjust the gain trimming potentiometer (R2) so that the output code flickers between 111111111110 and 111111111111 or between 000000000001 and 0000 00000000 depending upon the coding selected per Tables 6 and 7.
4. To confirm proper operation, vary the precision reference voltage source to obtain the output coding listed in the tables.

Table 3. Zero and Gain Adjust for Unipolar Use

| UNIPOLAR FSR | ZERO ADJUST(R1) <br> $+1 / 2$ <br> LSB | GAIN ADJUST(R2) <br> + FS-1 $1 / 2$ LSB |
| :---: | :---: | :---: |
| 0 to -5 V | -0.61 mV | -4.9982 V |
| 0 to -10 V | -1.22 mV | -9.9963 V |
| 0 to -20 V | -2.44 mV | -19.9927 V |
| 0 to +10 V | +1.22 mV | +9.9963 V |

Table 4. Offset and Gain Adjust for Bipolar Use

|  | OFFSET ADJUST(R1) | GAIN ADJUST(R2) |
| :---: | :---: | :---: |
| BIPOLAR FSR | - FS $+1 / 2$ LSB | + FS-1 $1 / 2$ LSB |
| $\pm 10 \mathrm{~V}$ | -9.9976 V | +9.9927 V |
| $\pm 5 \mathrm{~V}$ | -4.9988 V | +4.9963 V |

## EVALUATION BOARD CONSTRUCTION

Figures 3, 4, 6, 7 and 8 present printed circuit board layouts and construction information for the evaluation boards.


NOTE: Jumpers shown as set from factory for 0 to +10 V input, complementary binary/complementary offset binary outputs.

Figure 3. ADC-B500/B505 Evaluation Board Component Layout and Jumper Locations

Table 5. Jumper Selections for Vin Ranges, Coding and Output Enables

| Vin RANGE | INSTALL <br> JUMPERS | BINARY/ <br> COMP. OFFSET | COMP. BINARY/ <br> COMP. OFFSET BINARY <br> INSTALL JUMPERS | OUTPUTS <br> ENABLED |
| :--- | :--- | :---: | :---: | :---: |
| 0 to -5 V | $\mathrm{~J} 2, \mathrm{~J} 4$ | - | J 6 | $\mathrm{~J}, \mathrm{~J} 8$ |
| 0 to -10 | J 2 | - | J 6 | $\mathrm{~J}, \mathrm{~J} 8$ |
| 0 to -20 V | $\mathrm{~J} 1, \mathrm{~J} 5$ | - | J 6 | $\mathrm{~J}, \mathrm{~J} 8$ |
| 0 to +10 V | $\mathrm{~J} 2, \mathrm{~J} 3$ | J 6 | - | $\mathrm{J}, \mathrm{J} 8$ |
| $\pm 5 \mathrm{~V}$ | $\mathrm{~J} 1, \mathrm{~J} 4$ | J 6 | - | $\mathrm{J} 7, \mathrm{~J} 8$ |
| $\pm 10 \mathrm{~V}$ | J 1 | J 6 | - | $\mathrm{J} 7, \mathrm{~J} 8$ |



Figure 4. ADC-B500/B505 Board, Component Side (Black=Copper)

Table 6. Output Coding for Unipolar Operation

| UNIPOLAR SCALE | INPUT RANGES VOLTS dc |  |  |  | OUTPUT CODING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | SEE TABLE |  |  |  |  |  |
|  | 0 to -5V | 0 to -10 V | 0 to +10 V | 0 to -20V | MSB |  | LSB | MSB |  | LSB |
| +FS - 1 LSB | -4.998V | $-9.9976 \mathrm{~V}$ | $+9.9976 \mathrm{~V}$ | -19.9951V | 1111 | 1111 | 1111 | 0000 | 0000 | 0000 |
| $7 / 8 \mathrm{FS}$ | -4.375V | $-9.740 \mathrm{~V}$ | $+8.750 \mathrm{~V}$ | -17.500V | 1110 | 0000 | 0000 | 0001 | 1111 | 1111 |
| $3 / 4 \mathrm{FS}$ | -3.750V | $-7.500 \mathrm{~V}$ | $+7.500 \mathrm{~V}$ | -15.00V | 1100 | 0000 | 0000 | 0011 | 1111 | 1111 |
| $1 / 2 \mathrm{FS}$ | -2.500V | $-5.00 \mathrm{~V}$ | $+5.00 \mathrm{~V}$ | -10.00V | 1000 | 0000 | 0000 | 0111 | 1111 | 1111 |
| $1 / 4 \mathrm{FS}$ | -1.250V | -2.500V | $+2.500 \mathrm{~V}$ | $-5.000 \mathrm{~V}$ | 0100 | 0000 | 0000 | 1011 | 1111 | 1111 |
| $1 / 8$ FS | -0.625V | $-1.250 \mathrm{~V}$ | $+1.250 \mathrm{~V}$ | -2.500V | 0010 | 0000 | 0000 | 1101 | 1111 | 1111 |
| 1 LSB | $-0.0012 \mathrm{~V}$ | $-0.0024 \mathrm{~V}$ | $+0.0024 \mathrm{~V}$ | $-0.0048 \mathrm{~V}$ | 0000 | 0000 | 0001 | 1111 | 1111 | 1110 |
| 0 | 0.0000 V | 0.0000 V | 0.0000 V | 0.0000 V | 0000 | 0000 | 0000 | 1111 | 1111 | 1111 |

Table 7. Output Coding for Bipolar Operation

| UNIPOLAR SCALE | INPUT RANGES VOLTS dc |  | OUTPUT CODING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SEE TABLE |  |  |  |  |  |
|  | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | MSB |  | LSB | MSB |  | LSB |
| + FS-1 LSB | $+4.9976 \mathrm{~V}$ | $+9.9951 \mathrm{~V}$ | 1111 | 1111 | 1111 | 0000 | 0000 | 0000 |
| $+3 / 4 \mathrm{FS}$ | +3.7500V | $+7.5000 \mathrm{~V}$ | 1110 | 0000 | 0000 | 0001 | 1111 | 1111 |
| $+1 / 2 \mathrm{FS}$ | $+2.5000 \mathrm{~V}$ | $+5.0000 \mathrm{~V}$ | 1100 | 0000 | 0000 | 0011 | 1111 | 1111 |
| 0 | 0.0000 V | 0.0000 V | 1000 | 0000 | 0000 | 0111 | 1111 | 1111 |
| $-1 / 2 \mathrm{FS}$ | -2.5000V | $-5.0000 \mathrm{~V}$ | 0100 | 0000 | 0000 | 1011 | 1111 | 1111 |
| $-3 / 4 \mathrm{FS}$ | -3.7500V | $-7.5000 \mathrm{~V}$ | 0010 | 0000 | 0000 | 1101 | 1111 | 1111 |
| -FS +1 LSB | -4.9976V | $-9.9951 \mathrm{~V}$ | 0000 | 0000 | 0001 | 1111 | 1111 | 1110 |
| -FS | -5.0000V | $-10.0000 \mathrm{~V}$ | 0000 | 0000 | 0000 | 1111 | 1111 | 1111 |


| RESISTORS |  |
| :---: | :---: |
| R1, R2 20K TRIMPOT | MISCELLANEOUS |
| R3, R4 10K, 0.1\% | 1 - PC Board |
| R5, R6 $\quad 4.7 \mathrm{~K}$ | 2 - BNC Female Connectors |
| CAPACITORS | 13 - Terminal Pins |
|  | 4 - Jumper Plugs |
| C1, C2, C3 100 F @ 25V | 1 - 25-Pin Connector w/Flat Cable |
| C4, C6, C8, C10, C12, C16, C18 4.7 F @ 25 V | 1 - 34-Pin Connector w/Flat Cable |
| C5, C7, C9, C11, C13, C15, C17, C19 0.1 ${ }^{\text {F }}$ | 1 - 26-Pin Terminal Strip Dip |
|  | 1 - 34-Pin Terminal Strip Dip |
| SEMICONDUCTORS | 1 - 24-Pin IC Socket |
|  | 1 - 32-Pin IC Socket |
| U1 SHM-45MC | 4 - Standoffs |
| U2 ADC-500MC/ | 1 - 4-40 x 1/4" Screws |
| ADC-505MC | 1 - Heat Sink |
| U3 LP411 OP. AMP. | 1 - 4-40 x $3 / 8^{\prime \prime}$ Nylon Screw |
| U4 $7905-5 \mathrm{~V}$ Regulator | 1 - 4-40 Nylon Nut |

Figure 5. ADC-B500/B505 Evaluation Board Components


Figure 6. ADC-B500/B505 Board, Underside
(Black = Copper) with Hole Dimensions

Figure 6 shows the etch for the underside of the ADC-B500, B505 Evaluation Board. Hole dimensions are given in Table 8. This drawing shows actual dimensions for Figures 3 and 4 as well.

Table 8. Hole Dimensions

| HOLE LEGEND |  |  |
| :---: | :---: | :---: |
| UNLESS OTHERWISE SPECIFIED |  |  |
| ALL HOLES ARE PLATED-THRU |  |  |\(\left|\begin{array}{c|c|}\hline REF <br>


SYM \& DESCRIPTION\end{array}\right|\)| NONE | $.028-.034$ DIA |
| :---: | :---: |
| A | $.039-.034$ DIA |
| B | $.060-.066$ DIA |
| C | $.125-.131$ DIA |



Figure 7. Harmonic Distortion Performance

| ORDERING INFORMATION |  |
| :--- | :---: |
| MODEL | CONVERSION RATE |
| ADC-B500 | 1.25 MHz |
| ADC-B505 | 1.1 MHz |
| ADC-B500-1 | Evaluation Board Without ADC-SHM |
| For information on the ADC-500/505 and SHM-45, <br> contact the factory or a local sales office. |  |

## FEATURES

- 2.0 Microseconds conversion-ADC-EH10B2
- 4.0 Microseconds conversion-ADC-EH10B1
- 10-Bit resolution
- Compact $3^{\prime \prime} \times 2^{\prime \prime} \times 0.375^{\prime \prime}$ module
- $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum tempco


## GENERAL DESCRIPTION

Model ADC-EH10B is a very fast 10 -bit successive approximation type A/D converter in a compact low profile package. Low pricing makes this converter an ideal choice for many applications including fast scanning data acquisition systems, PCM systems, and fast pulse analysis. This converter is available in two versions based on conversion speed: ADC-EH10B1 with 4.0 microseconds ( 250 kHz rate) and ADCEH10B2 with 2.0 microseconds ( 500 kHz rate).
High speed and moderate power consumption ( 1.7 watts) in a compact size ( $3^{\prime \prime}$ $\times 2^{\prime \prime} \times 0.375^{\prime \prime}$ ) are made possible by use of an MSI integrated circuit successive approximation programmer/register used with 10 fast switching current sources driving a low impedance R-2R ladder network. A fast precision comparator and precision voltage reference circuit are also used.
Operating features include unipolar ( 0 to +10 V ) or bipolar ( $\pm 5 \mathrm{~V}$ ) operation by external pin connection. The converter has a maximum full scale temperature coefficient of $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and is monotonic over the full operating temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. External offset and gain adjustments are provided for precise calibration of zero and full scale. Parallel output coding is straight binary for unipolar operation and offset binary or two's complement for bipolar operation. A serial output gives successive decision pulses in NRZ format with straight binary or offset binary coding. Other outputs include clock output for synchronizing serial data, MSB output for two's complement coding, and end of conversion (status) signal. All outputs are DTL/TTL compatible. Power requirement is $\pm 15 \mathrm{~V}$ dc and +5 V dc. The ADC-EH10B is also available in extended temperature range versions.

INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :---: | :--- |
| 1 | E.O.C. (STATUS) |
| 2 | NO CONNECTION |
| 3 | START CONVERT |
| 4 | BIT 1 OUT (MSB) |
| 5 | BIT 1 OUT (MSB) |
| 6 | BIT 2 OUT |
| 7 | BIT 3 OUT |
| 8 | BIT 4 OUT |
| 9 | BIT 5 OUT |
| 10 | BIT 6 OUT |
| 11 | BIT 7 OUT |
| 12 | BIT 8 OUT |
| 13 | BIT 9 OUT |
| 14 | BIT 10 OUT (LSB) |
| 15 | SERIAL DATA OUT |
| 16 | CLOCK OUT |
| 17 | +5V POWER IN |
| 18 | +15V POWER IN |
| 19 | -15V POWER IN |
| 20 | POWER GROUND |
| 21 | UNIPOLAR ZERO |
| 22 | BIPOLAR OFFSET |
| 23 | GAIN ADJUST. |
| 31 | ANALOG GROUND |
| 32 | ANALOG IN |

## NOTES:

1. OPEN DOTS DESIGNATE OMITTED PINS
2. $0.100 \mathrm{INCH}=2,5 \mathrm{~mm}$

1

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and +5 V Supplies, unless otherwise indicated.

| INPUTS |  |
| :---: | :---: |
| Analog Input Range <br> Input Impedance $\qquad$ <br> Input Overvoltage $\qquad$ <br> Start Conversion $\qquad$ | $\begin{aligned} & 0 \mathrm{~V} \text { to }+10 \mathrm{~V} \text { FS or } \pm 5 \mathrm{~V} \text { FS } \\ & 2.3 \mathrm{~K} \pm 0.1 \% \\ & \pm 20 \mathrm{~V}, \text { no damage } \end{aligned}$ <br> 2 V minimum to 5.5 V maximum positive pulse with duration of 50 nanoseconds minimum. Rise and fall times $<500$ nanoseconds. <br> Logic " '1", resets converter <br> Logic " 0 "' initiates conversion <br> Loading: 1 TL load |
| OUTPUTS |  |
| Parallel Output Data <br> Coding, Unipolar operation. Bipolar operation .. <br> Serial Output Data $\qquad$ <br> End of Conversion (EOC) . . . <br> Clock Output $\qquad$ | 10 parallel lines of data held until next conversion command. <br> V out (" 0 ") $\leq+0.4 \mathrm{~V}$ <br> $V$ out (" 1 ') $\geq+2.4 \mathrm{~V}$ <br> Each output capable of driving up to 4 <br> TTL loads. <br> Straight Binary, positive true <br> Offset Binary, positive true <br> Two's complement, positive true <br> NRZ successive decision pulse output <br> generated during conversion with MSB first. <br> Straight binary or offset binary, positive true coding. <br> Loading: 4 TTL loads <br> Conversion Status Signal. <br> V out (" 0 ") $\leq+0.4 \mathrm{~V}$ indicates conver- <br> sion completed. <br> V out (" 1 ") $\geq+2.4 \mathrm{~V}$ during reset and conversion. <br> Loading: 4 TTL loads. <br> Internal clock pulse train of negative going pulses from +5 V to OV gated <br> ON during conversion time. <br> Loading: 6 TLL loads |



Output: 1010101010


TIMING DIAGRAM FOR ADC-EH10B

## GAIN \& OFFSET ADJUSTMENTS



## UNIPOLAR OPERATION

1. Apply START CONVERT pulses to pin 3 (see specifications and timing diagram).
2. Apply a precision reference voltage source to ANLOG IN (pin 32) and ANALOG GROUND (pin 31). Adjust the output of the voltage reference to Zero $+1 / 2$ LSB $(+4.9 \mathrm{mV}$ ). Adjust the zero trimming potentiometer so that the output code flickers equally between 0000 000000 and 0000000001.
3. Adjust the output of the voltage reference to + F.S. $-11 / 2$ LSB (+9.9854V). Adjust the GAIN trimming potentiometer so that the output code flickers equally between 11111111 10 and 1111111111.


## BIPOLAR OPERATION

1. Apply START CONVERT pulses to pin 3 (see specifications and timing diagram).
2. Apply a precision reference voltage source to ANALOG IN (pin 32) and ANALOG GROUND (pin 31). Adjust the output of the voltage reference to 0.0000 V . Adjust the offset trimming potentiometer so that the output code is 1000000000.
3. Adjust the output of the voltage reference to + F.S. $-11 / 2 \operatorname{LSB}(+4.9854 \mathrm{~V})$. Adjust the GAIN trimming potentiometer so that the output code flickers equally between 1111111110 and 1111111111.

## OUTPUT CODING

UNIPOLAR (0V TO + 10V)

| SCALE | INPUT VOLTAGE | STRAIGHT BINARY |
| :---: | :---: | :---: |
| + FS -1 LSB | +9.9902 V | 1111111111 |
| + $7 / 8 \mathrm{FS}$ | +8.7500 V | 1110000000 |
| +3/4 FS | +7.5000 V | 1100000000 |
| + $1 / 2 \mathrm{FS}$ | +5.0000 V | 1000000000 |
| + $1 / 4 \mathrm{FS}$ | +2.5000 V | 0100000000 |
| +1 LSB | +0.0098 V | 0000000001 |
| 0 | 0.0000 V | 0000000000 |

BIPOLAR $\mathbf{( - 5 V}$ TO $\mathbf{+ 5 V}$ )

| SCALE | INPUT VOLTAGE | OFFSET BINARY | TWO'S COMPLEMENT* |
| :--- | :---: | :---: | :---: | :---: |
| + FS - $\mathbf{1}$ LSB | +4.9902 V | 1111111111 | 0111111111 |
| $+3 / 4 \mathrm{FS}$ | +3.7500 V | 1110000000 | 0110000000 |
| $+1 / 2 \mathrm{FS}$ | +2.5000 V | 1100000000 | 0100000000 |
| 0 | 0.0000 V | 1000000000 | 0000000000 |
| $-1 / 2 \mathrm{FS}$ | -2.5000 V | 0100000000 | 1100000000 |
| $-3 / 4 \mathrm{FS}$ | -3.7500 V | 0010000000 | 1010000000 |
| -FS +1 LSB | -4.9902 V | 0000000001 | 1000000001 |
| -FS | -5.0000 V | 0000000000 | 1000000000 |

*Using $\overline{\text { MSB }}$ output for Bit 1

## ORDERING INFORMATION

## ADC-EH10B



ACCESSORIES
Part Number Description
DILS-2 Mating Sockets: (2 per module)
TP20, TP200, Trimming Potentiometers
TP20K

## FEATURES

- 4.0 Microseconds conversion time-ADC-EH12B2
- 8.0 Microseconds conversion time-ADC-EH12B1
- 12-Bit resolution
- $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ tempco
- Low profile-0.4 inches high


## GENERAL DESCRIPTION

Model ADC-EH12B2 is a 4 microsecond, 12-bit successive approximation type A/D converter in a low profile $4 \times 2 \times 0.4$ inch module. This high performance converter is priced at about half that of other competing models; in addition, it consumes only 2.0 watts of power, much less than competing devices. It is ideal for application in PCM systems, data acquisition systems, and other instrumentation and control systems requiring very fast data conversion rates up to 250,000 per second. The ADC-EH12B1 is also available in an even lower cost 8.0 microseconds version.
The ADC-EH12B design utilizes an MSI integrated circuit successive approximation programmer/register, 12 fast switching current sources, a low impedance R-2R resistor network, a precision voltage reference circuit, and a fast precision comparator to achieve its very fast conversion rate.
Operating features include unipolar ( 0 to +10 V ) or bipolar ( $\pm 5 \mathrm{~V}$ ) operation by external pin connection. Full scale temperature coefficient is $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and the converter is monotonic over its full operating temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. External offset and gain adjustments are provided for precise calibration of zero and full scale. Parallel output coding is straight binary for unipolar operation and offset binary or two's complement for bipolar operation. A serial output gives successive decision pulses in NRZ format with straight binary or offset binary coding. Other outputs include clock output for synchronization with serial data, $\overline{M S B}$ output for use in two's complement coding, and end of conversion (status) signal. All outputs are DTLTTL compatible.
Power requirement is $\pm 15 \mathrm{~V}$ dc and +5 V dc. Extended temperature range versions are also available.


NOTES:

1. OPEN DOTS DESIGNATE OMITTED PINS
2. $0.100 \mid \mathrm{NCH}=2,5 \mathrm{~mm}$

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V} \&+5 \mathrm{~V}$ Supplies, unless otherwise indicated.

| INPUTS |  |
| :---: | :---: |
| Analog Input Range Input Impedance Input Overvoltage Start Conversion | 0 V to +10 V FS or $\pm 5 \mathrm{~V}$ FS <br> 2.3 K ohms $\pm 0.1 \%$ <br> $\pm 20 \mathrm{~V}$, no damage <br> 2 V minimum to 5.5 V maximum <br> positive pulse with duration of 100 <br> nanoseconds minimum. Rise and fall <br> times <500 nanoseconds <br> Logic " 1 ", resets converter <br> Logic " 0 " initiates conversion <br> Loading: 1 TTL load |
| OUTPUTS |  |
| Parallel Ouput Data <br> Coding, Unipolar operation Bipolar operation <br> Serial Output Data $\qquad$ <br> End of Conversion (EOC) . <br> Clock Output $\qquad$ | 12 parallel lines of data held until next conversion command. <br> V out (" 0 ") $\leq+0.4 \mathrm{~V}$ <br> V out (" 1 ") $\geq+2.4 \mathrm{~V}$ <br> Each output capable of driving up to 4 <br> TTL loads. <br> Straight Binary, positive true <br> Offset Binary, positive true Two's complement, positive true <br> NRZ successive decision pulse output generated during conversion with MSB first. <br> Straight binary or offset binary, positive true coding. <br> Loading: 4 TTL loads <br> Conversion Status Signal. <br> $V$ out (' 0 ") $\leq+0.4 \mathrm{~V}$ indicates conversion completed. <br> V out (" 1 ") $\geq+2.4 \mathrm{~V}$ during reset and conversion. <br> Loading: 4 TTL loads <br> Internal clock pulse train or negative going pulses from +5 V to 0 V gated on during conversion time. <br> Loading: 6 TL loads |



## Output: 101010101010



TIMING DIAGRAM FOR ADC-EH12B

## GAIN AND OFFSET ADJUSTMENTS



## UNIPOLAR OPERATION

1. Apply START CONVERT pulses to pin 24 (see specifications and timing diagram).
2. Apply a precision reference voltage source to ANALOG IN (pin 32) and ANALOG GROUND (pin 31). Adjust the output of the voltage reference to Zero $+1 / 2$ LSB ( +1.2 mV ). Adjust the zero trimming potentiometer so that the output code flickers equally between 0000 00000000 and 000000000001.
3. Adjust the output of the voltage reference to + FS $-11 / 2$ LSB (+9.9963V). Adjust the GAIN trimming potentiometer so that the output code flickers equally between 11111111 1110 and 111111111111.


BIPOLAR OPERATION

1. Apply START CONVERT pulses to pin 24 (see specifications and timing diagram).
2. Apply a precision reference voltage source to ANALOG IN (pin 32) and ANALOG GROUND (pin 31). Adjust the output of the voltage reference to 0.0000 V . Adjust the offset trimming potentiometer so that the output code is 100000000000.
3. Adjust the output of the voltage reference to +FS - $11 / 2$ LSB (+4.9963V). Adjust the Gain trimming potentiometer so that the output code flickers equally between 111111111110 and 111111111111.

## OUTPUT CODING

UNIPOLAR (OV TO + 10V)

| SCALE | INPUT VOLTAGE | STRAIGHT BINARY |
| :---: | :---: | :---: |
| + FS -1 LSB | +9.9976 V | 111111111111 |
| $+7 / \mathrm{FS}$ | +8.7500 V | 111000000000 |
| $+3 / 4 \mathrm{FS}$ | +7.5000 V | 110000000000 |
| $+1 / 2 \mathrm{FS}$ | +5.0000 V | 100000000000 |
| $+1 / 4$ | +2.5000 V | 010000000000 |
| +1 LSB | +0.0024 V | 000000000001 |
| 0 | 0.0000 V | 000000000000 |


| SCALE | INPUT VOLTAGE | OFFSET BINARY | TWO'S COMPLEMENT* |
| :---: | :---: | :---: | :---: |
| +FS -1 LSB | +4.9976V | 111111111111 | 011111111111 |
| $+3 / 4 \mathrm{FS}$ | +3.7500V | 111000000000 | 011000000000 |
| $+1 / 2 \mathrm{FS}$ | $+2.5000 \mathrm{~V}$ | 110000000000 | 010000000000 |
| 0 | 0.0000 V | 100000000000 | 000000000000 |
| $-1 / 2 \mathrm{FS}$ | -2.5000V | 010000000000 | 110000000000 |
| $-3 / 4 \mathrm{FS}$ | $-3.7500 \mathrm{~V}$ | 001000000000 | 101000000000 |
| $-\mathrm{FS}+1$ LSB | -4.9976V | 000000000001 | 100000000001 |
| -FS | -5.0000V | 000000000000 | 100000000000 |

*Using $\overline{\text { MSB }}$ output for Bit 1

## ORDERING INFORMATION

ADC-EH12B


ACCESSORIES
Part Number

## Description

DILS-2
TP20, TP200, TP20K

## FEATURES

- 2.0 Microseconds conversion time
- 12-Bit resolution
- Low power consumption-2.25W
- Low profile case-0.4 inches high
- Low cost


## GENERAL DESCRIPTION

Model ADC-EH12B3 is a new, ultra-fast, 12-bit successive approximation A/D converter with a 2.0 microsecond maximum conversion time. This converter utilizes 12 very fast switched current sources with a low impedance R-2R ladder network, a fast precision comparator, a precision zener reference source, and an MSI integrated circuit successive approximation register to achieve its state of the art performance. It is encapsuiated in a low profile $2 \times 4 \times 0.4$ inch module and consumes only 2.25 watts of power. The ADCEH12B3 opens up a broad range of fast data conversion applications where conversion rates up to 500,000 per second are required.

Input voltage ranges are 0 to +10 V unipolar or $\pm 5 \mathrm{~V}$ bipolar by external pin connection; input impedance is 1.15 K ohms. The parallel output is in straight binary, offset binary, or two's complement coding. Serial output data is also brought out in the form of an NRZ format MSB first pulse train. Full scale temperature coefficient is $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and zero temperature coefficient is $\pm 150 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ maximum. Due to its low differential linearity temperature coefficient there are no missing codes over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operating temperature range. Provision is made for precise alignment in a given application.
Other DTLTTL compatible outputs include clock, $\overline{M S B}$ output (for two's complement coding), and end of conversion (status) output. Power supply requirement is $\pm 15 \mathrm{~V}$ dc and +5 V dc.

## MECHANICAL DIMENSIONS INCHES (MM)




NOTES:

1. OPEN DOTS DESIGNATED OMITTED PINS
2. 0.100 INCH $=2.5 \mathrm{~mm}$

INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :--- | :--- |
|  | E.O.C. (STATUS) |
| 1 | CLOCK OUT |
| 2 | BIT 1 OUT (MSB) |
| 3 | SERIAL DATA OUT |
| 4 | BIT 1 OUT (MSB) |
| 5 | BIT 2 OUT |
| 6 | BIT 3 OUT |
| 7 | BIT 4 OUT |
| 8 | BIT 5 OUT |
| 9 | BIT 6 OUT |
| 10 | BIT 7 OUT |
| 11 | BIT 8 OUT |
| 12 | BIT 9 OUT |
| 13 | BIT 10 OUT |
| 14 | BIT 11 OUT |
| 15 | BIT 12 OUT (LSB) |
| 16 | $+5 V$ POWER IN |
| 17 | +15V POWER IN |
| 18 | -15V POWER IN |
| 19 | POWER GROUND |
| 20 | UNIPOLAR ZERO |
| 21 | BIPOLAR OFFSET |
| 22 | GAIN ADJUST |
| 23 | START CONVERT IN |
| 24 | ANALOG GROUND |
| 31 | ANALOG IN |
| 32 |  |

FUNCTIONAL SPECIFICATIONS
Typical at $25^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ \& $+\mathbf{5 V}$ Supplies, unless otherwise indicated.

| INPUTS |  |
| :---: | :---: |
| Analog Input Range Input Impedance Input Overvoltage Start Conversion | $0 \mathrm{~V} \text { to }+10 \mathrm{VFS} \text { or } \pm 5 \mathrm{~V} \mathrm{FS}$ <br> 1.15 K ohms $\pm 0.1 \%$ <br> $\pm 20 \mathrm{~V}$, no damage <br> 2 V minimum to 5.5 V maximum positive pulse with duration of 100 nanoseconds minimum. Rise and fall times < 5000 nanoseconds. <br> Logic " "1" resets converter <br> Logic " 0 " initiates conversion <br> Loading: 3 TTL loads |
| OUTPUTS |  |
| Parallel Output Data $\qquad$ 12 parallel lines of data held until next conversion command. <br> V out (" 0 '") $\leq+0.4 \mathrm{~V}$ <br> V out ('" 1 ') $\geq+2.4 \mathrm{~V}$ <br> Each output capable of driving up to 4 TKL loads. |  |
| Coding, Unipolar operation Bipolar operation ....... . | Straight Binary, positive true Offset Binary, positive true <br> Two's complement, positive true |
| Serial Output Data ..... | NRZ successive decision pulse output generated during conversion with MSB first. <br> Straight binary or offset binary, positive true coding. <br> Loading: 4 TTL loads |
| End of Conversion (EOC) | Conversion Status Signal. <br> V out (' 0 ') $\leq+0.4 \mathrm{~V}$ indicates conversion completed. <br> V out (" 1 ') $\geq+2.4 \mathrm{~V}$ during reset and conversion. <br> Loading: 4 TTL loads |
| Clock Output | Internal clock pulse train of negative going pulses from +5 V to 0 V gated ON during conversion time. Loading: 6 TL loads |



## Output 101010101010



TIMING DIAGRAM FOR ADC-EH12B

## GAIN AND OFFSET ADJUSTMENTS



## UNIPOLAR OPERATION

1. Apply START CONVERT pulses to pin 24.
2. Apply a precision reference voltage source to ANALOG IN (pin 32) and ANALOG GROUND (pin 31). Adjust the output of the voltage reference to Zero $+1 / 2$ LSB ( +1.2 mV ). Adjust the zero trim for an output code of between 000000000000 and 000000000001.
3. Adjust the output of the voltage reference to + F.S. $-11 / 2$ LSB $(+9.9963$ V). Adjust the GAIN trim for an output code of between 1111 11111110 and 111111111111.

4. Apply START CONVERT pulses to pin 24.
5. Apply a precision reference voltage source to ANALOG IN (pin 32) and ANALOG GROUND (pin 31). Adjust the output of the voltage reference to 0.0000 V . Adjust the offset trim for an output code of 100000000000.
6. Adjust the output of the voltage reference to + F.S. $-11 / 2$ LSB $(+4.9963$ V). Adjust the GAIN trim for an output code of 11111111 1110 and 111111111111.

OUTPUT CODING
UNIPOLAR (0V TO +10V)

| SCALE | INPUT VOLTAGE | STRAIGHT BINARY |
| :---: | :---: | :---: |
| $+\mathrm{FS}-1 \mathrm{LSB}$ | +9.9976 V | 111111111111 |
| $+7 / 8 \mathrm{FS}$ | +8.7500 V | 111000000000 |
| $+3 / 4 \mathrm{FS}$ | +7.5000 V | 110000000000 |
| $+1 / 2 \mathrm{FS}$ | +5.0000 V | 100000000000 |
| $+1 / 4$ | +2.5000 V | 010000000000 |
| +1 LSB | +0.0024 V | 000000000001 |
| 0 | 0.0000 V | 000000000000 |

BIPOLAR ( -5 V TO +5 V )

| SCALE | INPUT VOLTAGE | OFFSET BINARY | TWO'S COMPLEMENT* |
| :--- | :---: | :---: | :---: |
| + FS -1 LSB | +4.9976 V | 111111111111 | 011111111111 |
| $+3 / 4 \mathrm{FS}$ | +3.7500 V | 111000000000 | 011000000000 |
| $+1 / 2 \mathrm{FS}$ | +2.5000 V | 110000000000 | 010000000000 |
| 0 | 0.0000 V | 100000000000 | 000000000000 |
| $-1 / 2 \mathrm{FS}$ | -2.5000 V | 010000000000 | 110000000000 |
| $-3 / 4 \mathrm{FS}$ | -3.7500 V | 001000000000 | 101000000000 |
| $-\mathrm{FS}+1 \mathrm{LSB}$ | -4.9976 V | 000000000001 | 100000000001 |
| -FS | -5.0000 V | 000000000000 | $1000000000 \cdot 30$ |

*Using $\overline{\text { MSB }}$ output for Bit 1

## ORDERING INFORMATION

## ADC-EH12B3

ACCESSORIES
Part Number

## Description

DILS-2
Mating Sockets: (2 per module) TP20, TP200, Trimming Potentiometers TP20K

## FEATURES

- 8-Bit resolution
- 4.0 and 2.0 microseconds conversion time
- Unipolar or bipolar operation
- Parallel and serial outputs
- Low cost


## GENERAL DESCRIPTION

The model ADC-EH8B is a fast, 8 -bit successive approximation type analog-todigital converter in a compact $2 \times 2 \times 0.375$ inch module. These converters are low cost devices with application in pulse code modulation systems and instrumentation and control systems requiring fast data conversion rates up to 500,000 per second. There are two models to choose from based on conversion speed: ADC-EH8B1 with a conversion time of 4.0 microseconds ( 250 kHz rate), and ADC-EH8B2 with a conversion time of 2.0 microseconds ( 500 kHz rate).
The high speed in a small size is made possible by the use of an MSI integrated circuit which provides all the necessary successive approximation logic, along with other new integrated circuit components. The analog input range is either unipolar 0 to +10 V or bipolar -5 V to +5 V , determined by external pin connection. For unipolar operation no external adjustments are necessary; for bipolar operation only a bipolar offset adjustment must be made externally. Parallel output coding is straight binary for unipolar operation and offset binary or two's complement for bipolar operation. A serial output gives successive decision pulses in NRZ format with straight or offset binary coding. Other outputs are clock output for synchronization with serial data, and MSB output for two's complement coding.
Other specifications include full scale temperature coefficient of $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum, long term stability of $0.05 \% /$ year, and linearity of $\pm 1 / 2$ LSB. Power requirement is $\pm 15 \mathrm{~V}$ dc and +5 V dc.


FUNCTIONAL SPECIFICATIONS
Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and +5 V supplies, unless otherwise indicated.

| INPUTS |  |
| :---: | :---: |
| Analog Input Range <br> Input Impedance . $\qquad$ <br> Input Overvoltage $\qquad$ <br> Start Conversion. | 0 V to +10 V Full-Scale or $\pm 5 \mathrm{~V}$ FullScale <br> 4.45 K ohms $\pm 50$ ohms $\pm 20 \mathrm{~V}$ (no damage) 2 V minimum to 5.5 V maximum positive pulse with duration of 100 nanoseconds minimum. Rise and fall times < 50 nanoseconds. <br> Logic " 1 ", resets converter. <br> Logic " 0 " initiates conversion. <br> Loading: 1 TLL load |
| OUTPUTS |  |
| Parallel Output Data <br> Coding, Unipolar Operation Bipolar Operation <br> Serial Output Data . $\qquad$ <br> End of Conversion (EOC) <br> Clock Output $\qquad$ | 8 parallel lines of data held until next conversion command. <br> V out (" 0 ") $\leq+0.4 \mathrm{~V}$ <br> V out (" 1 ') $\geq+2.4 \mathrm{~V}$ <br> Each output capable of driving up to 4 TTL loads. <br> Straight Binary, positive true. <br> Offset Binary, positive true. <br> Two's Complement, positive true. <br> NRZ successive decision pulse output generated during conversion, with <br> MSB first. Straight binary or offset binary coding. <br> Loading: 4 TTL loads. <br> Conversion Status Signal. <br> V out (' 0 ') $\leq 0.4 \mathrm{~V}$ indicates <br> conversion time completed. <br> V out (" 1 ') $\geq+2.4 \mathrm{~V}$ during reset and conversion periods. <br> Loading: 4 TLL loads. <br> Internal clock pulse train of negative going pulses from +5 V to 0 V gated on during conversion time. <br> Loading: 6 TTL loads. |



## Output: 10101010



TIMING DIAGRAM FOR ADC-EH8B

## ADC-EH8B CALIBRATION



## UNIPOLAR OPERATION

1. UNIPOLAR - No adjustments are necessary and $100 \Omega$ trimming pot is not used. Full scale and zero are internally set to better than $1 / 2$ LSB. Pin 21 is left open.

## BIPOLAR OPERATION

2. BIPOLAR - Connect pin $18(+15 \mathrm{~V}$ dc) to pin 21 through a $100 \Omega$ trimming potentiometer as shown. Connect a precision voltage source to pin 32 and set the input voltage to $+1 / 2$ LSB or +0.020 V . Adjust the trimming potentiometer so that the output code flickers equally between 10000000 and 10000001.

## OUTPUT CODING

UNIPOLAR $(0$ TO $+\mathbf{1 0 V})$

| SCALE | INPUT VOLTAGE | STRAIGHT BINARY |
| :---: | :---: | :---: |
| $+\mathrm{FS}-1 \mathrm{LSB}$ | +9.96 V | 11111111 |
| $+7 / 8 \mathrm{FS}$ | +8.75 V | 11100000 |
| $+3 / 4 \mathrm{FS}$ | +7.50 V | 11000000 |
| $+1 / 2 \mathrm{FS}$ | +5.00 V | 10000000 |
| + $1 / 4 \mathrm{FS}$ | +2.50 V | 01000000 |
| +1 LSB | +0.04 V | 00000001 |
| 0 | 0.00 V | 00000000 |

BIPOLAR $(-5 V$ TO $+\mathbf{5 V})$

| SCALE | INPUT VOLTAGE | OFFSET BIN | 2'S COMPLEMENT |
| :---: | :---: | :---: | :---: |
| + FS -1 LSB | +4.96 V | 111111111 | 01111111 |
| $+3 / 4 \mathrm{FS}$ | +3.75 V | 11100000 | 01100000 |
| $+1 / 2 \mathrm{FS}$ | +2.50 V | 11000000 | 01000000 |
| 0 | 0.00 V | 10000000 | 00000000 |
| $-1 / 2 \mathrm{FS}$ | -2.50 V | 01000000 | 11000000 |
| $-3 / 4 \mathrm{FS}$ | -3.75 V | 00100000 | 10100000 |
| $-\mathrm{FS}+1$ LSB | -4.96 V | 00000001 | 10000001 |
| - FS | -5.00 V | 00000000 | 10000000 |

ORDERING INFORMATION
ADC-EH8B $\qquad$


ACCESSORIES
Part Number
DILS-2
TP100
Mating Sockets: (2 per module)
Trimming Potentiometers

## FEATURES

- Monolithic CMOS
- Binary or BCD models
- 20 mW power consumption
- To 12-bit accuracy
- No missing codes
- Low cost


## GENERAL DESCRIPTION

The ADC-EK series are low power, integrating A/D converters fabricated on a single monolithic chip using CMOS technology. The circuit employs a charge balancing integrator, current switch comparator, clock counter, data counter, and control logic circuitry to implement conversion. The charge balancing integration technique gives high linearity and noise immunity along with inherent monotonicity resulting in no missing codes. Output data appears in parallel form on latched outputs which are CMOS, low power TTL, or low power Schottky TTL compatible. The ADC-EK series consists of 5 different models with 8 -, 10 -, and 12-bit binary coding and $31 / 2$ digit $B C D$ coding.

Conversion time is 1.8 to 24 milliseconds maximum depending on model. Nonlinearity is $\pm 1 / 2$ LSB maximum while differential nonlinearity is $\pm 1 / 4$ LSB typical. Other specifications include gain tempco of $\pm 25$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typical and zero drift of $\pm 50$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ maximum. An external reference, integrating capacitor, and several other components are required for operation. The analog input voltage range is programmable by means of an external resistor which sets the current into the integrator at $10 \mu \mathrm{~A}$ full scale. Standard operating mode is unipolar but bipolar operation is accomplished using an external op amp to provide an offset current from the reference.

Power requirement is $\pm 5 \mathrm{~V}$ dc at 2 mA , giving a power consumption of only 20 mW . The units are packaged in 24 pin ceramic or plastic DIP's.
CAUTION: The ADC-EK Series are CMOS devices and should be handled carefully to prevent static charge pickup which might damage the devices. The devices should be kept in the shipping containers until ready for installation.


## INPUT/OUTPUT CONNECTORS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
|  | BIT 1 OUT (MSB - 12 BITS) | 13 | REFERENCE |
| 2 | BIT 2 OUT | 14 | ANALOG INPUT |
| 3 | BIT 3 OUT (MSB) - 10 BITS | 15 | AMPLIFIER OUT |
| 4 | BIT 4 OUT | 16 | ZERO ADJUST |
| 5 | BIT 5 OUT (MSB - 8 BITS) | 17 | BIAS |
| 6 | BIT 6 OUT | 18 | -5V POWER |
| 7 | BIT 7 OUT | 19 | +5V POWER |
| 8 | BIT 8 OUT | 20 | GROUND |
| 9 | BIT 9 OUT | 21 | START CONVERT |
| 10 | BIT 10 OUT |  | E.O.C. (STATUS) |
| 11 | BIT 11 OUT | 23 | DATA VALID |
| 12 | BIT 12 OUT (LSB-ALL) | 24 | BCD OVERRANGE* |

*NO CONNECTION FOR OTHER MODELS

## NOTE:

For 8 - and 10 -bit models, do not connect to unused data output terminals since they have internal connections.

| ABSOLUTE MAXIMUM RATINGS | $\begin{gathered} \text { ADC-EK8B/ } \\ \text { 10B/12B } \end{gathered}$ | $\begin{gathered} \text { ADC-EK12DC/ } \\ \text { DR/DM } \end{gathered}$ |
| :---: | :---: | :---: |
| In | $\begin{gathered} \pm 10 \mathrm{~mA} \\ \pm 10 \mathrm{~mA} \\ -0.3 \mathrm{~V} \mathrm{VO} \mathrm{VD}+0.3 \mathrm{~V} \\ 18 \mathrm{~V} \\ 500 \mathrm{~mW} \end{gathered}$ |  |
| ReF |  |  |
| Digital Input Voltage |  |  |
| Vod - Vss......... |  |  |
| Package Dissipation |  |  |

## PHYSICAL/ENVIRONMENTAL



Storage Temp. Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## FOOTNOTES:

1. For the ADC-EK $12 D M$ only. Initial gain error is $\pm 5 \%$. Gain. Tempco is $\pm 40$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typical, $\pm 80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and Zero Drift Tempco is $80 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$.
2. ADC-EK 12DM outputs can sink and source $500 \mu \mathrm{~A}$.
3. Supply Sensitivity given for $V_{D D}=V_{S S}=5 \mathrm{~V} \pm 1 \mathrm{~V}$.

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm \mathbf{5 V}$ Supplies, $\mathrm{R}_{\mathrm{BIAS}}=100 \mathrm{~K}$, unless otherwise noted.

| ANALOG INPUTS |  |
| :---: | :---: |
| Type Analog Input Full Scale Input Current. Reference Current | $\begin{aligned} & \text { Single Ended } \\ & +10 \mu \mathrm{~A} \\ & -20 \mu \mathrm{~A} \end{aligned}$ |
| DIGITAL INPUTS |  |
| Logical " 1 " $V_{\text {IN }}$ Logical " 0 " $V_{\text {IN }}$. Start Convert Puise | 3.5 V minimum 1.5 V maximum $>3.5 \mathrm{~V}$ for 500 nanoseconds minimum |
| OUTPUTS |  |
| Parallel Output Data <br> Logic "1" Output Voltage <br> Logic ' '0'’ Output Voltage <br> E.O.C. (Status) <br> Data Valid. | 8, 10, 12 Lines $\begin{aligned} & 12 \text { Lines and } \\ & \text { Overrange }\end{aligned}$ <br> +4.5 V minimum at $-10 \mu \mathrm{~A}$. +2.4 V minimum at $-360 \mu \mathrm{~A}^{2}$ $+{ }^{+0.4}$ maximum at $-360 \mu \mathrm{~A}^{2}$ When Completed High When Data Valid. Low When Data Changing |
| PERFORMANCE |  |
| Resolution Coding <br> Nonlinearity <br> Differential Nonlinearity <br> Diff. Nonlinearity Tempco <br> No Missing Codes <br> Initial Gain Error, Adj. to Zero Gain Temperature Coefficient. <br> Initial Zero Error, Adj. to Zero Zero Drift Tempco Conversion Time, maximum . . . . |  |
| POWER REQUIREMENTS |  |
| Voltage, Rated Performance <br> Voltage Range, Operating. <br> Supply Quiescent Current ADC-EK8B, EK12DC EK12DR <br> ADC-EK12DM | $\begin{gathered} \pm 3.5 \mathrm{~V}=\frac{5 \mathrm{Vc} \mathrm{dc}}{\mathrm{dc}} \pm 7 \mathrm{~V} \mathrm{dc} \\ \pm 5.0 \mathrm{~mA} \end{gathered}$ <br> $\pm 2.5 \mathrm{~mA}$ maximum <br> $\pm 3.5 \mathrm{~mA}$ maximum |

## TECHNICAL NOTES

1. The ADC-EK series are CMOS devices and must be properly handled to prevent damage from static pick-up. Proper anti-static handling procedures should be observed including storage in conductive form or shorting all pins together with aluminum foil. Do not connect in circuits under "power on" conditions. The input voltage should be applied after power is on. Do not open circuits the zero adjust, reference, or start convert pins while power is on. It should also be noted that the top and bottom of the ceramic package are connected to the positive supply.
2. Nominal values of input, reference, and offset resistors are given in the resistor table. Due to the possible $\pm 5 \%$ tolerance of the external reference and $+5 \%-3 \%$ tolerance on the converter scale factor, the actual resistor value can vary by almost $\pm 10 \% R_{G}$ and $R_{T}$ in the diagrams are for trimming gain and bipolar offset during calibration. It is recommended that $R_{G}$ be $1 \%$ of $R_{I N}$ (nominal) and $R_{T}$ be $1 \%$ of R cermet trimming pots. The recommended procedure for selecting $R_{I N}$ and $R_{\text {OFF }}$ is to set the $R_{G}$ and $R_{T}$ to center of range and then choose $1 \%$ metal film resistor which gives the nearest fit at the full scale point $1111 \ldots 111$ for $\mathrm{R}_{\text {IN }}$ and one that gives the nearest fit to zero scale point 1000. . . 000 for $\mathrm{R}_{\mathrm{T}}$.
3. To choose any intermediate scale values for $R_{I N}$ and $R_{T}$ or values of $R_{\text {REF }}$ for other reference voltages, use the following formulas:
$\mathrm{R}_{\mathrm{IN}}($ nominal $)=\frac{\mathrm{FSR}}{10 \mu \mathrm{~A}}$
FSR is the full scale range or total input voltage span for the converter.
$\mathrm{R}_{\mathrm{OFF}}$ (nominal) $=\frac{\mathrm{V}_{\text {REF }}}{5 \mu \mathrm{~A}}$
$\mathrm{R}_{\text {REF }}$ (nominal) $=\frac{\mathrm{V}_{\text {REF }}}{20 \mu \mathrm{~A}}$
It is recommended that large full-scale voltage ranges be chosen such as 0 to $+10 \mathrm{~V}, 0$ to +5 V etc., in order to keep the error due to input offset voltage drift to a minimum.
4. The temperature stability of the ADC-EK converters depends directly on the converter itself, $\mathrm{R}_{\text {IN }}, \mathrm{R}_{\text {REF }}, \mathrm{R}_{\mathrm{OFF}}$, and $\mathrm{V}_{\text {REF }}$. Since the converter is typically $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ it is recommended that a $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference be used along with $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ metal film resistors for $\mathrm{R}_{\text {IN }}, R_{\text {REF }}$, and $\mathrm{R}_{\text {OFF }}$ for best performance over temperature. On a statistical basis this would give about $28 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ stability for the complete converter.

## TECHNICAL NOTES (Cont'd)

5. Other passive components used with the converter may have tolerances as indicated here: $R_{C}$ is a $\pm 10 \%$ carbon composition resistor; $\mathrm{C}_{\mathrm{C}}$ is a $\pm 20 \%$ ceramic capacitor; $\mathrm{C}_{\text {INT }}$ is a $\pm 10 \%$ glass or ceramic capacitor; $R_{\text {BIAS }}$ is a $\pm 10 \%$ carbon composition resistor; and the two zero adjust resistors are $\pm 10 \%$ carbon composition type. It is recommended that two $0.1 \mu \mathrm{~F}$ bypass capacitors be used right at the power supply pins. $\mathrm{C}_{\text {INT }}$ should be connected as close as possible to pins 14 and 15 away from any noisy lines.
6. The start convert pulse initiates conversion on the low to high transition after which the conversion cycle cannot be interrupted and must run to completion.
7. Logic signals should not be routed under these devices or near the input reference, or zero adjust pins.
8. The unused data output pins on the 8and 10 -bit models should not be used for external connection points since they have internal connections to the converter.
9. All digital outputs will drive 2 low power TTL loads or 1 low power Schottky TTL load. They should not be overloaded as this will affect the performance of the converter.
10. Conversion accuracy is directly dependent on $\mathrm{V}_{\text {REF }}$. In order to avoid degrading accuracy, $V_{\text {REF }}$ voltage regulation must be $\pm 0.04 \%$ for 8 bit models, $\pm 0.01 \%$ for 10 -bit models and $\pm 0.0025 \%$ for 12 -bit models.

CLOCKED OPERATION


FREE RUNNING OPERATION


## CONNECTION FOR UNIPOLAR OPERATION

RIN,$R_{\text {REF }}$ ARE 1\% METAL FILM RESISTORS. $R_{\text {BIAS }}, R_{C}$ ARE $10 \%$ CARBON COMP RESISTORS $\mathrm{C}_{\mathrm{c}}$ is $20 \%$ CERAMIC CAPACITOR.
ZERO ADJUSTMENT RESISTORS ARE 10\% CARBON COMP
ALL TRIMMING POTS ARE $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ CERMET
UPP
SUPPLY BYPASS CAPACITORS ARE CERAMIC OR TANTALUM.
$\mathrm{C}_{\text {INT }}$ IS $10 \%$ GLASS OR CERAMIC CAPACITATOR.


RESISTOR TABLES

| UNIPOLAR <br> RANGE | BIPOLAR <br> RANGE | $\mathbf{R}_{\text {IN }}$ <br> (NOMINAL) |
| :--- | :---: | :---: |
| $0 \mathrm{TO}+2 \mathrm{~V}$ | $\pm 1 \mathrm{~V}$ | 200 K |
| $0 \mathrm{TO}+5 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ | 500 K |
| $0 \mathrm{TO}+10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | 1 MEG. |
| $0 \mathrm{TO}+20 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | 2 MEG. |


| $\mathbf{V}_{\text {REF }}$ | $\mathbf{R}_{\text {REF }}$ <br> (NOMINAL) | $\mathbf{R}_{\text {OFF }}$ <br> (NOMINAL) |
| :---: | :---: | :---: |
| -1.22 V | 61 K | 244 K |
| -2.5 V | 125 K | 500 K |
| -6.4 V | 320 K | 1.28 MEG. |

## CONNECTIONS

## CONNECTION OF BIPOLAR OPERATION


-33 pF FOR ADC-EK8B

REFERENCE CIRCUITS
1.22V BAND GAP REFERENCE
USES EXISTING $-5 V$ SUPPLY

6.4V ZENER REFERENCE

REQUIRES - 15 V SUPPLY


## CALIBRATION PROCEDURE

1. Connect the converter as shown in the connection diagrams for either unipolar or bipolar operation. Determine the input voltage range and select the required input resistors. Apply a logic high to the start convert input (pin 21) to give free-running operation.
2. Zero and Offset Adjustments. Apply a precision voltage reference source from the analog input resistor to ground. Adjust the reference source to zero $+1 / 2$ LSB for unipolar operation or -FS $+1 / 2$ LSB for bipolar operation. Adjust the zero or offset potentiometer so that the output code flickers between 000...000 and 000 . . . . 001.
3. Gain Adjustment. Set the output of the reference source to $+\mathrm{FS}-1 \frac{1}{2}$ LSB and adjust the gain trimming potentiometer so that the output code just flickers between 111 . . . . 110 and 111.... 111.

For BCD coding the output code should flicker between 10011001 1000 and 100110011001.

## REDUCTION OF STAND-BY POWER



THIS REDUCES POWER CONSUMPTION TO ABOUT $200 \mu$ A DURING STANDBY

CODING TABLES

Straight binary

| SCALE | 8 -BIT |  | 10-BIT |  | 12-BIT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 TO +10 V | CODE | 0 TO +10V | CODE | 0 TO +10V | CODE |
| FS - 1 LSB | $+9.96 \mathrm{~V}$ | 11111111 | +9.990V | 1111111111 | $+9.9976 \mathrm{~V}$ | 111111111111 |
| $1 / 2 \mathrm{FS}$ | +5.00 | 10000000 | +5.000 | 1000000000 | +5.0000 | 100000000000 |
| 1 LSB | +0.04 | 00000001 | +0.010 | 0000000001 | +0.0024 | 000000000001 |
| 0 | 0.00 | 00000000 | 0.000 | 0000000000 | 0.0000 | 000000000000 |


| SCALE | 8-BIT |  | 10-BIT |  | 12-BIT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\pm 5 \mathrm{~V}$ | CODE | $\pm 5 \mathrm{~V}$ | CODE | $\pm 5 \mathrm{~V}$ |  | COD |  |
| +FS-1 LSB | $+4.96 \mathrm{~V}$ | 11111111 | +4.990V | 1111111111 | +4.9976V | 1111 | 1111 | 1111 |
| 0 | 0.00 | 10000000 | 0.000 | 1000000000 | 0.0000 | 1000 | 0000 | 0000 |
| $-\mathrm{FS}+1$ LSB | -4.96 | 00000001 | -4.990 | 0000000001 | -4.9976 | 0000 | 0000 | 0001 |
| -FS | $-5.00$ | 00000000 | -5.000 | 0000000000 | -5.0000 | 0000 | 0000 | 0000 |


| SCALE | FULL SCALE RANGE |  |  | CODE |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 TO +2V | 0 TO +10V | 0 TO +20V |  |
| FS - 1 LSB | +1.999V | +9.995V | + 19.990 V | 1100110011001 |
| $1 / 2 \mathrm{FS}$ | +1.000 | +5.000 | + 10.000 | 1000000000000 |
| 1 LSB | +0.001 | +0.005 | + 0.010 | 0000000000001 |
| 0 | 0.000 | 0.000 | 0.000 | 0000000000000 |

## ORDERING INFORMATION

model No.

## OPER. TEMP.

 RANGE PACKAGEBINARY
ADC-EK8B
ADC-EK10B
ADC-EK12B

$$
\begin{array}{rll}
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & \text { Plastic } \\
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} & \text { Cerdip } \\
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} & \text { Coras }
\end{array}
$$

Plastic

BCD
ADC-EK12DC $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad$ Plastic
ADC-EK12DR $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Ceramic ADC-EK12DM $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Ceramic

THESE CONVERTERS ARE COVERED UNDER GSA CONTRACT

## FEATURES

- Monolithic CMOS
- Three-state outputs
- 12-Bit accuracy
- No missing codes
- Low cost
- Microprocessor-compatible


## GENERAL DESCRIPTION

The ADC-ET series devices are low cost integrating A/D converters optimized for high accuracy, linearity and noise immunity. They operate at low power consumption, with sufficient speed to handle most industrial and instrumentation requirements. Discretely controllable three state outputs allow bus organized output connections making these units ideal for microprocessor interfacing.
Fabricated with monolithic CMOS techniques, each device is housed in a single 24 pin dual in-line package. The converter consists of an integrating operational amplifier, comparator, current switch, internal clock, two counters, latching output buffers and control logic circuitry. Operation of the circuit requires only a few external passive components and connection to external reference and power supplies. Conversion is accomplished by an incremental charge balancing technique which assures high linearity and noise immunity, along with inherent monotonicity resulting in no missing codes. At the completion of a conversion, the binary coded result appears in parallel form on discretely controlled latched outputs which are CMOS, low power TTL, or low power Schottky TTL compatible. The controllable outputs may be switched to a high impedance or off state by holding the ENABLE high.
Conversion times are $1.8,6$, and 24 milliseconds for the 8 -, 10 - and 12 -bit units respectively. Other typical specifications include linearity to $1 / 4$ LSB and a gain tempco of $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The analog input voltage range is programmable by means of an external resistor which sets the current into the integrator at $10 \mu \mathrm{~A}$ full scale. Standard operating mode is unipolar but bipolar operation can be implemented by using an external operational amplifier to provide an offset current from the reference. Power requirement is $\pm 5 \mathrm{~V}$ dc at 2 mA which, for intermittent duty applications, may be reduced to only $200 \mu \mathrm{~A}$ during standby periods without affecting data in the output latches.
 models, they are internally connected to the converter.

## ABSOLUTE MAXIMUM RATINGS



## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, 5 \mathrm{~V}$ Supplies, R BIAS 100K, unless otherwise noted.


## PHYSICAL/ENVIRONMENTAL <br> Operating Temperature Range <br> C Suffix $\ldots \ldots . . . . . . . . . . . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> . $\cdot \cdots \cdots \cdots \cdots \cdots-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Pack <br> C Suffix ......................... 24 Pin Plastic DIP R\&MSuffix . . . . . . . 24 Ceramic DIP <br> FOOTNOTES: <br> 1. Nonlinearity for model ADC-ET12BC only is typically $\pm 1 / 4$ LSB, $\pm 11 / 2$ LSB maximum. <br> 2. For M suffix units only gain tempco is typically $40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and zero drift tempco is $\pm 80 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ <br> 3. $V_{D D} \pm 1 V, V_{S S} \pm 1 V$. <br> 4. M suffix logic outputs can sink and source $500 \mu \mathrm{~A}$.

## TECHNICAL NOTES

1. The ADC-ET series are CMOS devices and must be properly handled to prevent damage due to static discharge. Proper anti-static precautions should be taken, including storage and transport in anti-static containers or conductive foam, and grounding of work stations, handling equipment and personnel. Do not connect in circuits under "power on' conditions. The input voltage should be applied after power is on. Do not open the circuitry for the zero adjust, reference or start convert pins while the power is on. It should be noted that the top and bottom of the ceramic package are connected to the positive supply.
2. Nominal values of input, reference and offset resistors are given in the resistor table. Due to the possible $\pm 5 \%$ tolerance of the external reference and the $+5 \%,-3 \%$ tolerance of the converter scale factor, the actual resistor value can vary by almost $\pm 10 \% . R_{G}$ and $R_{T}$ in the diagrams are for trimming gain and bipolar offset during calibration. It is recommended that $R_{G}$ be $1 \%$ of $R_{I N}$ (nominal) and that $R_{T}$ be $1 \%$ of $\mathrm{R}_{\text {OFF }}$ (nominal). They should both be $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ cermet trimming pots. The recommended procedure for selecting $R_{\mathbb{I N}}$ and $R_{\text {OFF }}$ is set to $R_{G}$ and $R_{T}$ to the center of their ranges and choose a $1 \%$ metal film resistor which gives the closest fit at the full scale point 1111 . . . . 111 for $\mathrm{R}_{\text {IN }}$ and one that gives the closest fit to the zero scale point 0000. . . 000 for $\mathrm{R}_{\mathrm{T}}$.
3. The temperature stability of the ADC-ET converters depends directly on the converter itself, $\mathrm{R}_{\mathrm{IN}}, \mathrm{R}_{\mathrm{REF}}, \mathrm{R}_{\mathrm{OFF}}$ and $V_{\text {REF }}$. Since the converter is typically $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. It is recommended that a $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference be used along with $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ metal film resistors for $\mathrm{R}_{\mathbb{I}}, \mathrm{R}_{\mathrm{REF}}$ and $\mathrm{R}_{\mathrm{OFF}}$ for best performance over temperature.
4. Passive components used with the converter may have tolerances as indicated here: $\mathrm{C}_{\mathrm{c}}$ is a $\pm 20 \%$ ceramic capacitor; $\mathrm{C}_{\mathrm{INT}}$ is a $\pm 10 \%$ glass or ceramic capacitor; $R_{\mathrm{C} 1}$, $R_{\text {BIAS }}$ and the two zero adjust resistors are $\pm 10 \%$ carbon composition type.
5. It is recommended that two $0.1 \mu \mathrm{~F}$ bypass capacitors be used at the power supply pins as shown in the connection diagram. $\mathrm{C}_{\text {INT }}$ should be connected as close as possible to pins 14 and 15 and as far as possible from any noisy lines.
6. Logic signals should not be routed under these devices or near the input, reference or zero adjust pins.
7. All digital outputs will drive two low power TTL loads or one low power Schottky TTL load. The outputs should not be overloaded as this will affect the performance of the converter.

## TECHNICAL NOTES（Cont＇d）

8．It should be noted that there is a propagation delay of ap－ proximately 500 nanoseconds between the time ENABLE changes state and the time that the outputs change state．
9．Two＇s complement coding can be implemented by inverting the MSB signal．
10．$I_{\text {IN }}$ and $I_{\text {REF }}$ ，pins 14 and 13 respectively，connect to the summing junction of an operational amplifier which requires a current input．Voltage sources cannot be attached di－ rectly to them，but must be buffered by external resistors． Refer to Test Circuit Diagrams．Analog input can be any positive voltage when applied through the proper scaling resistor．
11．Conversion accuracy is directly dependent on $\mathrm{V}_{\text {REF．}}$ ．In order to avoid degrading accuracy， $\mathrm{V}_{\text {REF }}$ voltage regulation must be $\pm 0.04 \%$ for 8 －bit models，$\pm 0.01 \%$ for 10 －bit models and $\pm 0.0025 \%$ for 12 －bit models．

## DESCRIPTION OF OPERATION

When the START CONVERT input is strobed with a positive pulse of at least 500 nanoseconds duration，the busy line latches high and a start up cycle of approximately 10 microseconds begins，during which the integrating capacitor is discharged and both counters are reset．Conversion begins at the end of an internal reset pulse．
During conversion，the sum of a continuous current，$I_{\mathbb{N}}$ and pulses of an inversely signed reference current $I_{\text {REF }}$ ，is inte－ grated．$I_{N}$ is proportional to the analog input voltage and $I_{\text {REF }}$ is proportional to the reference voltage．A pulse of $I_{\text {REF }}$ is applied as required to maintain the summing input of the integrating operational amplifier near zero．The total number of pulses of $I_{\text {ref }}$ required to maintain the summing input near zero is counted and the binary coded result is latched into the outputs at the end of conversion．
The end of conversion is signaled by a pulse generated by the clock counter or by the data counter when an overflow condition occurs；this pulse disables further inputs into both counters and begins a 10 microseconds shutdown cycle．During the shutdown cycle，Data Valid goes low for 5 microseconds，while the result of the latest conversion is being transferred to the outputs．Until transfer is complete，the data at the outputs is not valid．At the end of the shutdown cycle，Data Valid goes high indicating that the outputs are latched with the result of the last conversion， and the Busy Output goes low indicating the completion of the conversion cycle and the availability of the converter for the next conversion．
When the converter is employed in a free－running mode，the START CONVERT input is held high（simply connect pin 21 to pin 19），the Busy Output will go low for aproximately 2.5 microseconds to mark the completion and initiation of con－ secutive conversion cycles．It should be noted that once conver－ sion is initiated，the cycle cannot be interrupted；the START CONVERT pin is disabled when the Busy Output is high，and thus its logic state has no effect until completion of the conver－ sion cycle．After the completion of a conversion，the output data remains valid for as long as power is applied to the circuit，or un－ til Data Valid goes low at the end of a conversion．

## TIMING DIAGRAMS

CLOCKED OPERATION


FREE RUNNING OPERATION


START CONVERT（PIN 21）IS TIED TO +5 V dc（PIN 19）．

## CODING TABLES

Straight binary

| SCALE | B BIT |  | 10 BIT |  | 12 BIT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 TO +10 V | CODE | 0 TO +10 V | CODE | 0 TO＋10V | CODE |
|  | +9.96 V | 11111111 | +9.990 V | 1111111111 | +9.9976 V | 111111111111 |
| 1／2 FS | +5.00 | 10000000 | +5.000 | 1000000000 | +5.0000 | 100000000000 |
| 1LSB | +0.04 | 00000001 | +0.010 | 0000000001 | +0.0024 | 000000000001 |
| 0 | 0.00 | 00000000 | 0.000 | 0000000000 | 0.0000 | 000000000000 |

OFFSET BINARY

| SCALE | 8 BIT |  | $\mathbf{1 0 ~ B I T}$ |  | $\mathbf{1 2 ~ B I T ~}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\pm \mathbf{5 V}$ | CODE | $\pm 5 \mathrm{~V}$ | CODE | $\pm 5 \mathrm{~V}$ | CODE |
|  | +4.96 V | 11111111 | +4.990 V | 1111111111 | +4.9976 V | 111111111111 |
| 0 | 0.00 | 10000000 | 0.000 | 1000000000 | 0.0000 | 100000000000 |
| - FS +1 LSB | -4.96 | 00000001 | -4.990 | 0000000001 | -4.9976 | 000000000001 |
| - FS | -5.00 | 00000000 | -5.000 | 0000000000 | -5.0000 | 000000000000 |

## RESISTOR TABLES

| UNIPOLAR <br> RANGE | BIPOLAR <br> RANGE | $\mathbf{R}_{\text {IN }}$ <br> （NOMINAL） |
| :---: | :---: | :---: |
| 0 TO +2 V | $\pm 1 \mathrm{~V}$ | 200 K |
| 0 TO +5 V | $\pm 2.5 \mathrm{~V}$ | 500 K |
| 0 TO +10 V | $\pm 5 \mathrm{~V}$ | 1 MEG |
| 0 TO +20 V | $\pm 10 \mathrm{~V}$ | 2 MEG |


| $\mathbf{V}_{\text {REF }}$ | $\mathbf{R}_{\text {REF }}$ <br> （NOMINAL） | $\mathbf{R}_{\text {RIFF }}$ <br> （NOMINAL） |
| :---: | :---: | :---: |
| -1.22 V | 61 K | 244 K |
| -2.5 V | 125 K | 500 K |
| -6.4 V | 320 K | 1.28 MEG. |

## CONNECTIONS AND CALIBRATION

## CONNECTION FOR UNIPOLAR OPERATION

RIN, R REF $_{\text {REF }}$ ARE $1 \%$ METAL FILM RESISTORS.
$R_{\text {BIAS }}, R_{c}$ ARE 10\% CARBON COMP RESISTORS
$C_{c}$ is $20 \%$ CERAMIC CAPACITOR.
ZERO ADJUSTMENT RESISTORS ARE 10\% CAR
BON COMP. BON COMP.
ALL TRIMMING POTS ARE $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ CERMET
TYPE.
SUPPLY BYPASS CAPACITORS ARE CERAMIC
OR TANTALUM.
$\mathrm{C}_{\mathrm{INT}}$ IS $10 \%$ GLASS OR CERAMIC CAPACITATOR

*33 pF FOR ADC-ET8BC

## REDUCTION OF STAND-BY POWER

 ABOUT $200 \mu$ A DURING STANDBY

## CALIBRATION PROCEDURE

1. Connect the converter as shown in the connection diagrams for either unipolar or bipolar operation. Determine the input voltage range and select the required input resistors. Apply a logic high to the start convert input (pin 21) to give freerunning operation.
2. Zero and Offset Adjustments. Apply a precision voltage reference source from the analog input resistor to ground. Adjust the reference source to zero $+1 / 2$ LSB for unipolar operation or -FS + $1 / 2$ LSB for bipolar operation. Adjust the zero or offset potentiometer so that the output code flickers between $000 \ldots 000$ and $000 \ldots 001$.
3. Gain Adjustment. Set the output of the reference source to + FS $-11 / 2$ LSB and adjust the gain trimming potentiometer so that the output code just flickers between 111.... 110 and 111.... 111.

## CONNECTION FOR BIPOLAR OPERATION

$\mathrm{R}_{\mathbb{I N}}, \mathrm{f}_{\text {REF }}$ ARE $1 \%$ METAL FILM RESISTORS
$R_{\text {BIAS }} R_{c}$ ARE $10 \%$ CARBON COMP RESISTORS.
$\mathrm{C}_{\mathrm{c}}$ is $20 \%$ CERAMIC CAPACITOR.
ZERO ADJUSTMENT RESISTORS ARE $10 \%$ CAR-
ZERO ADJUS.
ALL TRIMMING POTS ARE 100 ppm/oc CERMET
${ }_{T}$ ALL TRE.
SUPPLY BYPASS CAPACITORS ARE CERAMIC


REFERENCE CIRCUITS


LOW COST MICROPROCESSOR A/D, D/A INTERFACE


TYPICAL PERFORMANCE CURVES








| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| MODEL | OPERATING |  |
| TEMP. RANGE | PACKAGE |  |
| ADC-ET8BC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic |
| ADC-ET8BM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Cerdip |
| ADC-ET10BC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic |
| ADC-ET10BM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Cerdip |
| ADC-ET12BC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic |
| ADC-ET12BR | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Ceramic |
| ADC-ET12BM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Ceramic |

ADC-HC12B
12-Bit, Low-Power A/D Converter

## FEATURES

- Single supply operation
- Automatic standby mode control
- Low power consumption
- Six input ranges
- MIL temperature ranges available


## GENERAL DESCRIPTION

The ADC-HC is a complete, 12-bit, lowpower, analog-to-digital converter utilizing CMOS technology. This hybrid IC incorporates active laser trimming of highly stable thin-film resistors to provide module performance with IC price, size and reliability.
The device is ideal for portable and remote applications such as seismology, oceanography, meteorology, and pollution monitoring. Other key applications include military and aerospace, requiring wide operating temperature ranges and high reliability.
The ADC-HC converter can operate from either a single +9 V dc to +15 V dc power source (interrupt power mode) or from a $\pm 9 \mathrm{~V}$ dc to $\pm 15 \mathrm{~V}$ dc power source (continuous power mode) at a maximum conversion rate of 3.3 kHz .
A key feature of this unit when operating in the interrupt power mode is the extremely low quiescent power consumption (less than $10 \mu \mathrm{~A}$ at $12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ).
Upon receipt of a convert command, the analog circuitry of the converter is energized and stabilizes in 50 microseconds. A complete conversion is performed at which time the EOC goes low, turning off the analog circuitry, and returns to its quiescent state. The digital data remains ralid until it is updated by the next zonversion.
${ }^{\text {Jower }}$ consumption is a function of conersion rate. For $100,1 \mathrm{~K}$ and 2 K converions per second, the average power drain ; approximately 3.5 , 26 and 50 milliwatts espectively.
;ix input voltage ranges are provided by xternal pin connection: 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, 0$ to $+20 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $=10 \mathrm{~V}$ dc. Nonlinearity is specified at $\pm 1 / 2$ SB maximum with a gain tempco of $\pm 30$ $\mathrm{pm} /{ }^{\circ} \mathrm{C}$. Output coding is straight binary, ffset binary or 2's complement. Serial ata is also brought out.
he converters are cased in 32-pin DIP ackages. Models are available for two ifferent operating temperature ranges: 0

to $+70^{\circ} \mathrm{C}$, and -55 to $+125^{\circ} \mathrm{C}$. High reliability versions of each temperature range are also available.
CAUTION: The ADC-HC Series are CMOS devices and should be handled carefully to prevent static charge pickup which might damage the devices. The devices should be kept in the shipping containers until ready for installation.

# CONNECTIONS AND CALIBRATION <br> ADC-HC TIMING DIAGRAM 



## CONNECTIONS DIAGRAM



OUTPUT CODING

| INPUT VOLTAGE RANGE |  |  | CODING |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| UNIPOLAR |  |  | STRAIGHT BINARY |  |  |
|  | $\mathbf{0}$ to +20V | $\mathbf{0}$ to $+\mathbf{1 0 V}$ | $\mathbf{0}$ to $+\mathbf{5 V}$ | MSB | LSB |
| + FS-1 LSB | +19.9951 | +9.9976 | +4.9988 | 1111 | 1111 |
| 1111 |  |  |  |  |  |
| +1/2FS | +10.0000 | +5.0000 | +2.5000 | 1000 | 0000 |
| +1LSB | +0.0049 | +0.0024 | +0.0012 | 0000 | 0000 |
| ZERO | 0.0000 | 0.0000 | 0.0000 | 0000 | 0000 |


|  | BIPOLAR |  |  | OFFSET BINARY* |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ | MSB |  | LSB |
| + FS-1 LSB | +9.9951 | +4.9976 | +2.4988 | 1111 | 1111 | 1111 |
| $+1 / 2 \mathrm{FS}$ | +5.0000 | +2.5000 | +1.2500 | 1100 | 0000 | 0000 |
| +1 LSB | +0.0049 | +0.0024 | +0.0012 | 1000 | 0000 | 0001 |
| ZERO | 0.0000 | 0.0000 | 0.0000 | 1000 | 0000 | 0000 |
| -FS-1 LSB | -9.9951 | -4.9976 | -2.4988 | 0000 | 0000 | 0001 |
| -FS | -10.0000 | -5.0000 | -2.5000 | 0000 | 0000 | 0000 |

*For 2's COMPLEMENT, MSB is inverted, use $\overline{M S B}$ (pin 1)
INPUT PIN CONNECTIONS

| INPUT VOLTAGE RANGE | INPUT PIN | CONNECT THESE <br> PINS TOGETHER |
| :---: | :---: | :---: |
| 0 to +5 V | 26 | 23 to 24,25 to 27 |
| 0 to +10 V | 26 | 23 to 24 |
| 0 to +20 V | 27 | 23 to 24 |
| $\pm 2.5 \mathrm{~V}$ | 26 | 24 to 25,25 to 27 |
| $\pm 5 \mathrm{~V}$ | 26 | 24 to 25 |
| $\pm 10 \mathrm{~V}$ | 27 | 24 to 25 |

## CALIBRATION PROCEDURE

1. Connect the converter as shown in the Connection Diagram Use the Input Pin Connections table for the desired inpu voltage range. Apply start conversion pulses to start pin.

## 2. Zero and Offset Adjustment

Apply a precision voltage reference source between the selected analog input range and ground. Adjust the output o the reference source to $+1 / 2$ LSB. Adjust the zero trimmin! potentiometer so that the output code flickers equally b $\epsilon$ tween 000000000000 and 000000000001 for unipolar an 100000000000 and 100000000001 for bipolar mode.
3. Full Scale Adjustment

Change the output of the precision reference source fc + FS $-11 / 2$ LSB. Adjust the gain trimming potentiometer s that the output code flickers equally between 1111111 1110 and 111111111111.
4. For bipolar operation, the offset and Full Scale Adjustme are interactive. Repeat the offset and Full Scale Adjustme procedure as necessary until both points are set.

## ABSOLUTE MAXIMUM RATINGS

| Positive Suppl | + 18V |
| :---: | :---: |
| Negative Supply (Vss) | 18 V |
| Analog Inputs | $\pm 25 \mathrm{~V}$ |
| Digital Inputs | 0 to $V_{D D}$ |

FUNCTIONAL SPECIFICATIONS
Typical at $25^{\circ} \mathrm{C}, \pm 12 \mathrm{~V}$, unless otherwise noted.

| INPUTS |  |
| :---: | :---: |
| Analog Input Ranges, unipolar ............. 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, 0$ to +20 V |  |
| Analog Input Ranges, bipolar | $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ |
| Input Impedance | $5 \mathrm{~K}(0$ to $+5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$ ) <br> $10 \mathrm{~K}(0$ to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ ) |
| Start Convert, | 20 K ( 0 to $+20 \mathrm{~V}, \pm 10 \mathrm{~V}$ ) |
| Mode | Positive Pulse with duration of 50 microseconds minimum |
| Start Convert, Continuous Mo | Positive Pulse with duration of |
|  | microseconds minimu |
| $\mathrm{V}_{\text {IL }}$ (Logic ' 0 '') | 0.3 $\mathrm{V}_{\text {DD }}$ maximum |
| $\mathrm{V}_{\mathrm{IH}}$ (Logic ' 1 ') | $0.7 \mathrm{~V}_{\mathrm{DD}}$ minimum |
| Input Current | 30 pA |
| Input Capacitance | 15 pF |

## OUTPUTS

| Parallel Output Data | 12 parallel lines of data, held until next conversion command |
| :---: | :---: |
| Vol (Logic ' 0 '') | $0 \mathrm{~V},-2.0 \mathrm{~mA}$ |
| $\mathrm{V}^{\text {OH }}$ (Logic ' 1 ') | $\mathrm{V}_{\mathrm{DD},}+4.0 \mathrm{~mA}$ |
| All Digital Outputs | CMOS Compatible |
| Coding, unipolar | Straight Binary |
| Coding, bipolar | Offset Binary, 2's Complement |
| Serial Output | NRZ successive decision pulses out MSB first, Straight Binary or Offset |
|  | Binary |
| Clock Output | Train of positive going (VDD) |
|  | 25 microseconds pulses, 40 |
| E.O.C. (Status) | Conversion Status Signal, Logic " 1 " during reset and conversion, Logic " 0 " |
| PERFORMANCE |  |
| Resolution | 12 Bits |
| Nonlinearity . . . . . . . | $\pm 1 / 2$ LSB maximum |
| Differential Nonlinearity | $\pm 1 / 2$ LSB maximum |
| Gain Error | Adjust to zero |
| Offset or Zero Error | Adjust to zero |
| Gain Tempco | $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum |
| Offset Tempco | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR maximum |
| Zero Tempco | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR |
| Diff. Nonlinearity Tempco | $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR |
| No Missing Codes | Guaranteed over operating temperature range |
| Conversion Time | 300 microseconds maximum |
| Throughput Time | 305 microseconds maximum continuous power mode |
|  | 350 microseconds maximum interrupt |
| Power Supply Rejection | 003\%/\% Supply |
| POWER REQUIREMENTS |  |
| Continuous Power Mode |  |
| VD | +9.0V to +15.0 V |
| Vss | -9.0 V to -15.0 V |
| nterrupt Power Mode VDD | +9 V to +15.0 V |
| ?ower Consumption, |  |
| Continuous Mode | 165 mW typical, 200 mW maximum |
| Quiescent Mode | $150 \mu \mathrm{~W}$ maximum, $15 \mu \mathrm{~W}$ typical |



## TECHNICAL NOTES

1. The ADC-HC contains CMOS components and must be properly handled to prevent damage from static pick-up. Proper anti-static handling procedures should be observed including storage in conductive foam or shorting all pins together with aluminum foil. Do not connect in circuit under "power on" conditions. Digital signals should be applied after the converter's power has been turned on.
2. For single supply ( +12 V nominal) or dual supply $( \pm 12 \mathrm{~V}$ nominal) operation, bypass the power input pins to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. It is not critical that the supplies be balanced.
3. Analog and digital grounds should be kept separate whenever possible to prevent digital signals from flowing in the analog ground circuit and inducing spurious analog signal noise. Analog Common (Pin 23) and Digital Ground (Pin 22) are not connected internally and must be tied together externally.
4. The ADC-HC can operate from either a single or dual supply. When using dual supplies, tie POWER MODE (Pin 17) to VDD (Pin 18). In this continuous power mode, an A/D conversion will take place when a 5 microseconds or greater positive going pulse is applied to START CONVERT (Pin 21). For single supply operation (interrupt power mode), tie Power Mode (Pin 17) to E.O.C. (Pin 16). When EOC goes low, the converter is switched to standby mode (power is disconnected to analog circuitry) and digital output data becomes valid and remains valid until next start pulse is applied. Upon receipt of a 50 microseconds minimum, 500 microseconds maximum pulse on START CONVERT (Pin 21), the converter will stabilize, make a complete conversion and return to standby mode.
5. Digital output codes are listed in coding tables. Parallel data is valid when EOC is in low state. This data can be transferred into latches during a logic " 1 " to logic " 0 '" transition of the EOC line. Serial data out (Pin 14) is in NRZ (non-return to zero) format. This data is guaranteed valid in a 50 nanoseconds to 300 nanoseconds time frame after the positive edge of the clock. All digital inputs and outputs are CMOS compatible. See application notes for CMOS-TTL interface.
6. REF OUT (Pin 20) is a $6.3 \mathrm{~V} \pm 5 \%$ internal reference pin connection.
7. For zero or offset and gain adjustment, refer to connections and calibration notes. The trim pots should be located as close as possible to the converter to avoid noise pickup. Zero point is always adjusted first, followed by gain, the adjustment with analog input at the most positive end of analog range. The range of the OFFSET (ZERO) ADJ. is $\pm 15 \mathrm{mV}$. The range of GAIN ADJ. is $0.1 \%$ of full scale range can also be increased by decreasing the value of the series resistor (3.9 M $\Omega$ nominal). Potentiometer values are 10 K and should be $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ceramic type (such as DATEL's TP series).

## APPLICATIONS

ADC-HC INTERRUPT POWER MODE


ADC-HC CONTINUOUS POWER MODE


## LOW POWER MICRO-PROCESSOR INTERFACE



TTL-CMOS INTERFACE


CMOS and TTL logic are not compatible due to different threshold levels. They can, however, be interfaced by simple techniques.

The START CONVERT (Pin 21) can be driven directly from an open collector, high voltage TTL gate. Resistor $R x$ is used to source current and bring the TTL output up to the CMOS threshold level. Typical values of Rx are 3.3 K to 10 K ohms.

CMOS to TTL interface requires sufficient sink current in the low state. The CD4049 (inverting) and CD4050 (noninverting) buffers, powered from +5 V logic supply can accept input voltage swings of +5 to +15 V from the CMOS system. Each buffer gate can drive at least one input from any TTL family.

|  | ORDERING INFORMATION |  |
| :--- | :---: | :---: |
| MODEL | TEMP. RANGE | SEAL |
| ADC-HC12BMC | 0 to $+70^{\circ} \mathrm{C}$ | Hermetir |
| ADC-HC12BMM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetii |
| ACCESSORIES |  |  |
| Part Number | Description |  |
| TPK 10K | Trimming Potentiometers |  |
| (10K ohms) |  |  |
| TP 100K |  |  |
| (100K ohms) |  |  |
| For military devices compliant with MIL-STD-883, contact DATEI |  |  |

ADC-HS12B
12-Bit Microelectronic A/D Converter With Sample-Hold

## FEATURES

- 12-Bit resolution
- Internal sample and hold
- 6 Microseconds acquisition time
- 9 Microseconds conversion time
- Programmable input ranges
- Parallel \& serial outputs


## GENERAL DESCRIPTION

The ADC-HS12B is a high performance 12-bit hybrid A/D converter with a selfcontained sample-hold. It is specifically designed for systems applications where the sample-hold is an integral part of the conversion process. The internal samplehold has a 6 microseconds acquisition time for a full 10 V dc input change; the A/D converter has a fast 9 microseconds conversion time. Five input voltage ranges are programmable by external pin connection: 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$. Input impedance to the samplehold is 100 megohms. Output coding is complementary binary for unipolar operation and complementary offset binary for bipolar operation, with both parallel and serial outputs brought out.
The ADC-HS12B uses a fast 12 -bit monolithic DAC which includes a precision zener reference source. The circuit also contains a fast monolithic comparator, a monolithic 12-bit successive approximation register, a clock and a monolithic sample-hold.
Other features include a gain tempco of $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and differential nonlinearity tempco of $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$; there are no missing codes over the operating temperature range. The package is a miniature 32 pin triple spaced DIP and different models are offered for each of the operating temperature ranges: 0 to $70^{\circ} \mathrm{C}$ and -55 to $+125^{\circ} \mathrm{C}$. Power supply requirement is $\pm 15 \mathrm{~V}$ dc and +5 V dc. High reliability versions are also available.


## MECHANICAL DIMENSIONS INCHES (MM)



NOTE: PINS HAVE 0.025 INCH STANDOFF FROM CASE, $\pm 0.01^{\prime \prime}$

## INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | BIT 12 OUT (LSB) | 17 | CH |
| 2 | BIT 11 OUT | 18 | REF OUT |
| 3 | BIT 10 OUT | 19 | CLOCK OUT |
| 4 | BIT 9 OUT | 20 | E.O.C. (STATUS) |
| 5 | BIT 8 OUT | 21 | START CONVERT |
| 6 | BIT 7 OUT | 22 | COMPAR INPUT |
| 7 | BIT 6 OUT | 23 | BIPOLAR OFFSET |
| 8 | BIT 5 OUT | 24 | 10V RANGE |
| 9 | BIT 4 OUT | 25 | 20V RANGE |
| 10 | BIT 3 OUT | 26 | ANALOG COM |
| 11 | BIT 2 OUT | 27 | GAIN ADJ. |
| 12 | BIT 1 OUT (MSB) | 28 | + 15V POWER |
| 13 | SERIAL DATA OUT | 29 | S.H OUTPUT |
| 14 | SHORT CYCLE | 30 | ANALOG IN |
| 15 | DIGITAL COM | 31 | -15V POWER |
| 16 | +5V POWER | 32 | SAMPLE CONTROL |

## ABSOLUTE MAXIMUM RATINGS

Positive Supply, pin $28 \ldots \ldots \ldots+18 \mathrm{~V}$
Negative Supply, pin $31 \ldots \ldots .+18 \mathrm{~V}$
Logic Supply Voltage, pin $16 \ldots .+5.5 \mathrm{~V}$
Digital Input Voltage,
pins 14, 21, $32 \ldots \ldots \ldots+5.5 \mathrm{~V}$
Analog Input Voltage, pin $30 \ldots .+15 \mathrm{~V}$

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ and +5 V supplies unless otherwise noted.



## TECHNICAL NOTES

1. It is recommended that the $\pm 15 \mathrm{~V}$ power input pins both be bypassed to ground with a $0.01 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $1 \mu \mathrm{~F}$ electrolytic capacitor and the +5 V power input pin be bypassed to ground with a $1 \mu \mathrm{~F}$ electrolytic capacitor as shown in the connection diagrams. In addition, pin 27 should be bypassed to ground with a $0.01 \mu \mathrm{~F}$ ceramic capacitor. These precautions will assure noise free operation of the converter.
2. Digital Common (pin 15) and Analog Common (pin 26) are not connected together internally, and therefore must be connected as directly as possible externally. It is recommended that a ground plane be run underneath the case between the two commons. Analog ground and $\pm 15 \mathrm{~V}$ power ground should be run to pin 26 whereas digital ground and +5 V dc ground should be run to pin 15.
3. External adjustment of zero or offset and gain are provided for by trimming potentiometers connected as shown in the connection diagrams. The potentiometer values can be between 10 k and 100 k ohms and should be $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ cermet types (such as DATEL's TP series). The adjustment range is $\pm 0.5 \%$ of FSR for zero or offset and $\pm 0.3 \%$ for gain. The trimming pots should be located as close as possible to the converter to avoid noise pickup. Calibration of the ADC-HS12B is performed with the sample-hold connected and operating dynamically. This results in adjusting out the sample-hold errors along with the A/D converter. For slow throughput applications it is recommended that a $0.01 \mu \mathrm{~F}$ hold capacitor be used for best accuracy. With this value the acquisition time becomes 25 microseconds and the externa timing must be adjusted accordingly.
4. The recommended timing shown in the Timing Diagran allows 6 microseconds for the sample-hold acquisition anc then 1 microsecond after the sample-hold goes into the hol mode to allow for output settling before the A/D begins it: conversion cycle.
5. Short cycled operation results in shorter conversion time where the conversion can be truncated to less than 12 bits This is done by connecting pin 14 to the output bit followin the last bit desired. For example, for an 8 -bit conversion, pi 14 is connected to bit 9 output. Maximum conversion time are given for short-cycled conversions in the Table.
6. Note that output coding is complementary coding. Fc unipolar operation it is complementary binary and for bipole operation it is complementary offset binary. In cases wher bipolar coding of offset binary is required, this can $b$ achieved by inverting the analog input to the converter (usin an operational amplifier connected for gain of -1.0000 ). Th
converter is then calibrated so that -FS analog input gives an output code of 000000000000 , and + FS -1 LSB gives 111111111111.
7. These converters dissipate 1.81 watts maximum of power. The case to ambient thermal resistance is approximately $25^{\circ} \mathrm{C}$ per watt. For ambient temperatures above $50^{\circ} \mathrm{C}$, care should be taken not to restrict air circulation in the vicinity of the converter.
8. These converters can be operated with an external clock. To accomplish this, a negative pulse train is applied to START

CONVERT (Pin 21). The rate of the external clock must be lower than the rate of the internal clock. The pulse width of the external clock should be between 100 nanoseconds and 300 nanoseconds. Each $N$ bit conversion cycle requires a pulse train of $N+1$ clock pulses for completion, e.g., an 8 -bit conversion requires 9 clock pulses for completion. A continuous pulse train may be used for consecutive conversions, resulting in an $N$ bit conversion every $N+1$ pulses, or the E.O.C. output may be used to gate a continuous pulse train for single conversions.

TIMING DIAGRAM FOR ADC-HS12B


## UNIPOLAR OPERATION, 0 TO +10V



BIPOLAR OPERATION, $\mathbf{\pm 5 V}$


CODING TABLES

UNIPOLAR OPERATION

| INPUT RANGE |  | COMP.BINARY CODING |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $0 \mathrm{TO}+10 \mathrm{~V}$ | 0 TO +5V | MSB |  | LSB |
| +9.9976V | +4.9988V | 0000 | 0000 | 0000 |
| +8.7500 | +4.3750 | 0001 | 1111 | 1111 |
| +7.5000 | +3.7500 | 0011 | 1111 | 1111 |
| +5.0000 | +2.5000 | 0111 | 1111 | 1111 |
| +2.5000 | + 1.2500 | 1011 | 1111 | 1111 |
| +1.2500 | +0.6250 | 1101 | 1111 | 1111 |
| +0.0024 | +0.0012 | 1111 | 1111 | 1110 |
| 0.0000 | 0.0000 | 1111 | 1111 | 1111 |

## CALIBRATION PROCEDURE

1. Connect the ADC-HS12B as shown in one of the connection diagrams. The sample-hold and A/D converter should be timed as shown in the timing diagram. The trigger pulse should be applied at a rate of 70 kHz or less and should be 100 nanoseconds minimum width.
2. Zero and Offset Adjustments

Apply a precision voltage reference source between the selected analog input and ground. Adjust the output of the reference source to the value shown in the Calibration Table for the unipolar zero adjustment (zero $+1 / 2$ LSB) or the bipolar offset adjustment ( $-\mathrm{FS}+1 / 2 \mathrm{LSB}$ ). Adjust the trimming potentiometer so that the output code flickers equally between 111111111111 and 111111111110.
3. Full Scale Adjustment

Change the output of the precision voltage reference source to the value shown in the Calibration Table for the unipolar or bipolar gain adjustment (+FS-11/2 LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between 000000000001 and 000000000000 .

## PIN 14 CONNECTION FOR SHORT CYCLE OPERATION

| RES. (BITS) | PIN 14 TO | CONV. TIME |
| :---: | :---: | :---: |
| 1 | PIN 11 | $0.7 \mu \mathrm{sec}$ |
| 2 | PIN 10 | 1.3 |
| 3 | PIN 9 | 2.0 |
| 4 | PIN 8 | 2.6 |
| 5 | PIN 7 | 3.3 |
| 6 | PIN 6 | 4.0 |
| 7 | PIN 5 | 4.6 |
| 8 | PIN 4 | 5.3 |
| 9 | PIN 3 | 6.0 |
| 10 | PIN 2 | 6.6 |
| 11 | PIN 1 | 7.3 |
| 12 | PIN 16 | 9.0 |

INPUT CONNECTIONS

| INPUT <br> VOLTAGE <br> RANGE | CONNECT THESE PINS <br> TOGETHER |  |  |
| :---: | :---: | :---: | :---: |
| 0 to +5 V | $29 \& 24$ | $22 \& 25$ | $23 \& 26$ |
| 0 to +10 V | $29 \& 24$ | - | $23 \& 26$ |
| $\pm 2.5 \mathrm{~V}$ | $29 \& 24$ | $22 \& 25$ | $23 \& 22$ |
| $\pm 5 \mathrm{~V}$ | $29 \& 24$ | - | $23 \& 22$ |
| $\pm 10 \mathrm{~V}$ | $29 \& 25$ | - | $23 \& 22$ |

BIPOLAR OPERATION

| INPUT VOLTAGE RANGE |  |  | COMP. <br> OFFSET BINARY |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ | MSB |  | LSB |
| +9.9951V | +4.9976V | +2.4988V | 0000 | 0000 | 0000 |
| + 7.5000 | +3.7500 | +1.8750 | 0001 | 1111 | 1111 |
| +5.0000 | +2.5000 | +1.2500 | 0011 | 1111 | 1111 |
| 0.0000 | 0.0000 | 0.0000 | 0111 | 1111 | 1111 |
| -5.0000 | -2.5000 | -1.2500 | 1011 | 1111 | 1111 |
| -7.5000 | -3.7500 | -1.8750 | 1101 | 1111 | 1111 |
| -9.9951 | -4.9976 | -2.4988 | 1111 | 1111 | 1110 |
| -10.0000 | -5.0000 | -2.5000 | 1111 | 1111 | 1111 |

CALIBRATION TABLE

| UNIPOLAR RANGE | ADJUST. | INPUT VOLTAGE |
| :---: | :---: | :---: |
| 0 to +5 V | ZERO | +0.6 mV |
|  | GAIN | +4.9982 V |
| 0 to +10 V | ZERO | +1.2 mV |
|  | GAIN | +9.9963 V |
| BIPOLAR RANGE |  |  |
| $\pm 2.5 \mathrm{~V}$ |  | OFFSET |
|  | GAIN | -2.4994 V |
| $\pm 5 \mathrm{~V}$ |  | OFFSET |
|  | GAIN | -4.4982 V |
| $\pm 10 \mathrm{~V}$ | OFFSET | -4.9963 V |
|  | GAIN | +9.9976 V |

## SHORT CYCLE OPERATION



## ORDERING INFORMATION

MODEL
ADC-HS12BMC
ADC-HS12BMM
TEMP. RANGE
0 to $+70^{\circ} \mathrm{C}$
-55 to $+125^{\circ} \mathrm{C}$

## ACCESSORIES

Part Number

## Description

DILS-2
Mating Sockets: (2 required per converter)
TP50K

For military devices compliant to MIL-STD-883, contact DATEL.


## FEATURES

- 12-Bit resolution
- 8- or 20-Microseconds conversions
- 5 Input ranges
- Internal high Z buffer
- Short-cycle operation


## GENERAL DESCRIPTION

The ADC-HX12B and ADC-HZ12B are self-contained, high performance, 12-bit A/D converters manufactured with thickand thin-film hybrid technology. They use the successive approximation conversion technique to achieve a 12-bit conversion in 20 and 8 microseconds respectively. Five input voltage ranges are programmable by external pin connection: 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$. An internal buffer amplifier is also provided for applications where 100 megohm input impedance is required.
These converters utilize a fast 12-bit monolithic DAC which includes a precision zener reference source. The circuit also contains a fast monolithic comparator, a monolithic 12-bit successive approximation register, a clock and a monolithic buffer amplifier. Nonlinearity is specified at $\pm 1 / 2$ LSB maximum. Other specifications include a differential nonlinearity tempco of $\pm 2$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a gain tempco of $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.

Both models have identical operation except for conversion speed. They can be short-cycled to give faster conversion in lower resolution applications. Use of the internal buffer amplifier increases conversion time by 3 microseconds, the settling time of the amplifier. Output coding is complementary binary, complementary offset binary, or complementary 2's complement. Serial data is also brought out. The package is a 32-pin ceramic case. Six different models are offered covering the operating temperature ranges of 0 to $+70^{\circ} \mathrm{C}$ and -55 to $+125^{\circ} \mathrm{C}$. For military devices compliant to MIL-STD-883, consult the factory.



## INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | Bit 12 OUT (LSB) | 17 | clock rate |
| 2 | BIT 11 OUT | 18 | REF OUT |
| 3 | Bit 10 OUT | 19 | CLOCK OUT |
| 4 | Bit 9 OUT | 20 | E.O.C. (STATUS) |
| 5 | Bit 8 OUT | 21 | Start convert |
| 6 | bit 7 OUt | 22 | COMPAR INPUT |
| 7 | Bit 6 OUT | 23 | BIPOLAR OFFSET |
| 8 | Bit 5 OUT | 24 | IOV RANGE |
| 9 | BIT 4 OUT | 25 | 20V RANGE |
| 10 | Bit 3 OUT | 26 | ANALOG COM |
| 11 | BIT 2 OUT | 27 | GAIN ADS. |
| 12 | BIT 1 OUT (MSE) | 28 | + 15V POWER |
| 13 | BIT 1 OUT (MSB) | 29 | BUFFER OUTPUT |
| 14 | SHORT CYCLE | 30 | BUFFER INPUT |
| 15 | digital Com | 31 | - 15V POWER |
| 16 | +5V POWER | 32 | SERIAL OUTPUT |

NOTE: PINS HAVE 0.025 INCH STANDOFF FROM CASE, $\pm 0.01^{\prime \prime}$

## FUNCTIONAL. SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and +5 V supplies unless otherwise noted.

| INPUTS |  | ADC-HX12B $\quad$ ADC-HZ12B |
| :--- | :--- | :--- |

## PHYSICAL/ENVIRONMENTAL

| Operating Temperature Range | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & \text { or }-55 \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Package Size | $1.700 \times 1.100 \times 0.160$ inches |
| Package Type | 32 pin ceramic |
| Pins | $0.010 \times 0.018$ inch Kovar |
| Weight | 0.5 ounces (14 grams) |

## FOOTNOTES:

1. All digital outputs can drive 2 TTL loads.
2. Without buffer amplifier used. ADC-HZ12B may require external adjustment of clock rate.
3. FSR is full scale range and is 10 V for 0 to +10 V or $\pm 5 \mathrm{~V}$ input and 20 V for $\pm 10 \mathrm{~V}$ input.
4. Short cycled operation.
5. For $\pm 12 \mathrm{~V},+5 \mathrm{~V}$ operation, contact the factory.

## TECHNICAL NOTES

1. It is recommended that the $\pm 15 \mathrm{~V}$ power input pins both be bypassed to ground with a $0.01 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $1 \mu \mathrm{~F}$ electrolytic capacitor and the +5 V power input pin be bypassed to ground with a $10 \mu \mathrm{~F}$ electrolytic capacitor as shown in the connection diagrams. In addition, pin 27 should be bypassed to ground with a $0.01 \mu$ F ceramic capacitor. These precautions will assure noise free operation of the converter.
2. Digital Common (pin 15) and Analog Common (pin 26) are not connected together internally, and therefore must be connected as directly as possible externally. It is recommended that a ground plane be run underneath the case between the two commons. Analog ground and $\pm 15 \mathrm{~V}$ power ground should be run to pin 26 whereas digital ground and +5 V dc ground should be run to pin 15.
3. External adjustment of zero or offset and gain are provided for by trimming potentiometers connected as shown in the connection diagrams. The potentiometer values can be between 10 K and 100 K ohms and should be $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ cermet types (such as DATEL TP series). The adjustment range is $\pm 0.2 \%$ of FSR for zero or offset and $\pm 0.3 \%$ for gain. The trimming pots should be located as close as possible to the converter to avoid noise pickup. In some cases, for example 8 bit short-cycled operation, external adjustment may not be necessary.
4. Short-cycled operation results in shorter conversion times where the conversion can be truncated to less than 12 bits. This is done by connecting pin 14 to the output bit following the last bit desired. For example, for an 8-bit conversion, pin 14 is connected to bit 9 output. Maximum conversion times are given for short-cycled conversions of 8 or 10 bits. In these two cases the clock rate is also speeded up by connecting the clock rate adjust (pin 17) to +5 V dc ( 10 bits) or +15 V dc ( 8 bits). The clock rate should not be arbitrarily speeded up to exceed the maximum conversion rate at a given resolution, however, or missing codes will result.
5. Note that output coding is complementary coding. For unipolar operation it is complementary binary and for bipolar operation it is complementary offset binary or complementary 2's complement. In cases where bipolar coding of offset binary or 2's complement is required, this can be achieved by inverting the analog input to the converter (using an op amp connected for gain of -1.0000 ). The converter is then calibrated so that -FS analog input gives an output code of 000000000000 , and + FS - 1 LSB gives 111111111111.
6 . These converters dissipate 1.7 watts maximum of power. The case to ambient thermal resistance is approximately $25^{\circ} \mathrm{C}$ per watt. For ambient temperatures above $50^{\circ} \mathrm{C}$, care should be taken not to restrict air circulation in the vicinity of the converter.
6. These converters can be operated with an external clock. To accomplish this, a negative pulse train is applied to START CONVERT (Pin 21). The rate of the external clock must be lower than the rate of the internal clock as adjusted (see clock rate adjustment diagram) for the converter resolution selected. The pulse width of the external clock should be between 100 nanoseconds and 300 nanoseconds. Each N-bit conversion cycle requires a pulse train of $N+1$ clock pulses for completion, e.g., an 8 -bit conversion requires 9 clock pulses for completion. A continuous pulse train may be used for consecutive conversions, resulting in an N -bit conversion every $N+1$ pulses, or the E.O.C. output may be used to gate a continuous pulse train for single conversions.
7. When the input buffer amplifier is used, a delay equal to its settling time must be allowed between the input level change, such as a multiplexer channel change, and the negativegoing edge of the START CONVERSION pulse. If the buffer is not required, its input (pin 30) should be tied to ANALOG GROUND (pin 26). This prevents the unused amplifier from introducing noise into the converter. For applications not using the internal buffer, the converter must be driven from a source with an extremely low input impedance.

## CONNECTIONS AND CALIBRATION

## Input Connections

| INPUT VOLT. RANGE | WITHOUT BUFFER |  |  | WITH BUFFER |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { INPUT } \\ \text { PIN } \end{gathered}$ | CONNECT THESE PINS TOGETHER |  | INPUT PIN | CONNECT THESE PINS TOGETHER |  |  |
| 0 to +5V | 24 | 22 \& 25 | 23 \& 26 | 30 | 22 \& 25 | 23 \& 26 | 29 \& 24 |
| 0 to +10 V | 24 | - | 23 \& 26 | 30 | - | 23 \& 26 | 29 \& 24 |
| $\pm 2.5 \mathrm{~V}$ | 24 | 22 \& 25 | 23 \& 22 | 30 | 22 \& 25 | 23 \& 22 | 29 \& 24 |
| $\pm 5 \mathrm{~V}$ | 24 |  | 23 \& 22 | 30 |  | 23 \& 22 | 29 \& 24 |
| $\pm 10 \mathrm{~V}$ | 25 | - | 23 \& 22 | 30 | - | 23 \& 22 | 29 \& 25 |

## CALIBRATION PROCEDURE

1. Connect the converter for bipolar or unipolar operation. Use the input connection table for the desired input voltage range and input impedance. Apply Start Convert pulses of 100 nanoseconds minimum duration to pin 21. The spacing of the pulses should be no less than the maximum conversion time.
2. Zero and Offset Adjustments

Apply a precision voltage reference source between the selected analog input and ground. Adjust the output of the reference source to the value shown in the Calibration Table for the unipolar zero adjustment (zero $+1 / 2$ LSB) or the bipolar offset adjustment ( $-\mathrm{FS}+1 / 2$ LSB). Adjust the trimming potentiometer so that the output code flickers equally between 111111111111 and 111111111110.
3. Full Scale Adjustment

Change the output of the precision voltage reference source to the value shown in the Calibration Table for the unipolar or bipolar gain adjustment ( $+\mathrm{FS}-11 / 2$ LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between 000000000001 and 000000000000 .

TIMING DIAGRAM OPERATING PERIODS ADC-HX12B ADC-HZ12B
$\mathrm{T}_{1} \quad 20 \mu \mathrm{sec} . \quad 8.0 \mu \mathrm{sec}$.
$\mathrm{T}_{2} \quad 1.56 \mu \mathrm{sec}$. $0.56 \mu \mathrm{sec}$.

TIMING DIAGRAM FOR ADC-HX12B, ADC-HZ12B OUTPUT: 101010101010


| UNIPOLAR RANGE | ADJUST. | INPUT VOLTAGE |
| :---: | :---: | :---: |
| 0 to +5 V | $\begin{aligned} & \text { ZERO } \\ & \text { GAIN } \end{aligned}$ | $\begin{aligned} & +0.6 \mathrm{mV} \\ & +4.9982 \mathrm{~V} \end{aligned}$ |
| 0 to + 10 V | $\begin{aligned} & \text { ZERO } \\ & \text { GAIN } \end{aligned}$ | $\begin{aligned} & +1.2 \mathrm{mV} \\ & +9.9963 \mathrm{~V} \\ & \hline \end{aligned}$ |
| BIPOLAR RANGE |  |  |
| $\pm 2.5 \mathrm{~V}$ | $\begin{aligned} & \text { OFFSET } \\ & \text { GAIN } \end{aligned}$ | $\begin{aligned} & -2.4994 \mathrm{~V} \\ & +2.4982 \mathrm{~V} \\ & \hline \end{aligned}$ |
| $\pm 5 \mathrm{~V}$ | $\begin{aligned} & \text { OFFSET } \\ & \text { GAIN } \\ & \hline \end{aligned}$ | $\begin{array}{r} -4.9988 \mathrm{~V} \\ +4.9963 \mathrm{~V} \\ \hline \end{array}$ |
| $\pm 10 \mathrm{~V}$. | OFFSET GAIN | $\begin{aligned} & \hline-9.9976 \mathrm{~V} \\ & +9.9927 \mathrm{~V} \end{aligned}$ |

Coding Table, Unipolar Operation

| INPUT RANGE |  | COMP BINARY CODING |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 TO +10V | 0 TO +5V | MSB |  | LSB |
| $+9.9976 \mathrm{~V}$ | +4.9988V | 0000 | 0000 | 0000 |
| +8.7500 | +4.3750 | 0001 | 1111 | 1111 |
| + 7.5000 | +3.7500 | 0011 | 1111 | 1111 |
| +5.0000 | + 2.5000 | 0111 | 1111 | 1111 |
| +2.5000 | +1.2500 | 1011 | 1111 | 1111 |
| + 1.2500 | +0.6250 | 1101 | 1111 | 1111 |
| +0.0024 | +0.0012 | 1111 | 1111 | 1110 |
| 0.0000 | 0.0000 | 1111 | 1111 | 1111 |

Coding Table, Bipolar Operation

| input voltage range |  |  | $\underset{\text { OFFSET Binary }}{\text { COMP }}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | 2.5 | MSB | LSB | MSB | LSB |
| +99951V | +4.9976V | +24988V | Ono 0000 00000 0000 1111 |  | 1000 1001 | 0000 1111 1111 1111 |
| +50000 |  | a +1.8575 +12500 0 0 | Ool1 1111 |  |  | 1111 11111 |
| 0000 -5000 -75000 |  | - $\begin{array}{r}0.0000 \\ -15000 \\ -18750\end{array}$ | O111111 |  | 111 | 1111 11111 |
|  | -37500 -49976 | -18750 -24988 |  |  | 0101 0111 | 11111111 |
| -100000 | -50000 | -25000 | 11111111 | 1111 |  | 11111111 |


| SHORT CYCLE OPERATION Refer to Technical Note 4 for methods of reducing the ADC-HX or ADC-HZ conversion times. CONNECTIONS <br> 8, 10, \& 12 BIT CONVERSION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RESOLUTION |  | 12 BITS | 10 BITS | 8 BITS |
|  |  |  | ADC-HX12B CONV. TIME |  | $20 \mu \mathrm{sec}$. | $15 \mu \mathrm{sec}$. | $10 \mu \mathrm{sec}$. |
|  |  |  | ADC-HZ12B CONV. TIME |  | $8 \mu \mathrm{sec}$. | $6 \mu \mathrm{sec}$. | $4 \mu \mathrm{sec}$. |
| -0 14 |  |  | CONNECT THESE PINS TOGETHER |  | 17 \& 15 | 17 \& 16 | 17 \& 28 |
|  |  |  |  |  | 14 \& 16 | 14 \& 2 | 14 \& 4 |
| TO SELECTED dATA OUTPUT PIN |  |  | PIN 14 CONNECTION |  |  |  |  |
|  |  |  | RES. (BITS) | PIN 14 TO |  | RES. (BITS) | PIN 14 TO |
| PIN 17 VOLTAGE | CLOCK RATE |  | 1 | PIN 11 |  | 7 | PIN 5 |
|  | ADC.HX12B | ADC-HZ12B | 3 | PIN 10 | PIN 9 | 9 | PIN 3 |
| OV | 600 kHz | 1.5 MHz | 4 | PIN 8 |  | 10 | PIN 2 |
| +5V | 720 kHz | 1.8 MHz | 5 | PIN 7 |  | 11 | PIN 1 |
| +15V | 880 kHz | 2.2MHz | 6 | PIN 6 |  | 12 | PIN 16 |

BIPOLAR OPERATION, $-5 V$ TO $+5 V$


UNIPOLAR OPERATION, 0 TO +10V


## ORDERING INFORMATION

| TEMPERATURE |  |  |  |  |
| :---: | :---: | :---: | :--- | :--- |
| MODEL | RANGE | SEAL | ACCESSORIES |  |
| ADC-HX12BGC | 0 to $+70^{\circ} \mathrm{C}$ | EPOXY | Part Number | Description |
| ADC-HX12BMC | 0 to $+70^{\circ} \mathrm{C}$ | HERM. | DILS-2 | Mating Socket (2 per converter) |
| ADCHX12BMM | -55 to $+125^{\circ} \mathrm{C}$ | HERM. | ERM |  |
| ADC-HZ12BGC | 0 to $+70^{\circ} \mathrm{C}$ | EPOXY | TP10K, or | Trimming Potentiometers |
| ADC-HZ12BMC | 0 to $+70^{\circ} \mathrm{C}$ | HERM. | TP100K |  |
| ADC-HZ12BMM | -55 to $+125^{\circ} \mathrm{C}$ | HERM. |  |  |

## FEATURES

## - 12-Bit resolution

- 1 MHz throughput
- 15 Megohm input impedance
- Includes fast Sample/Hold amplifier
- 3-State output, TTL and CMOS compatible


## GENERAL DESCRIPTION

The ADS-105 and ADS-106 provide high-speed, highly accurate, multiple sample digitization of sinusoidal signals. These devices use a two-pass, digitally correcting subranging architecture. Both models have an analog-to-digital (A/D) converter and a sample-and-hold amplifier $(S / H)$. Combining both the A/D and S/H in one device eliminates critical layout problems assuring stable, high-bandwidth operation.

The ADS-105 accepts unipolar analog inputs ( 0 to +10 V ) while the ADS-106 accepts full scale bipolar inputs ( $\pm 10 \mathrm{~V}$ ).

The ADS-105/-106 offer outstanding high speed analog performance. Maximum differential linearity error is $0.025 \%$ FSR $\pm 1 / 2 \mathrm{LSB}$ of full scale $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$. The maximum gain temperature coefficient is $\pm 35 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$. Both models guarantee no missing codes over the full $-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ operating temperature range.

Dynamic specifications include a total sampling rate of 1 MHz for sinusoidal signals which do not exceed the internal bandwidth, settling, and slew rate specifications. The input bandwidth of the S/H accepts sinusoidal signals up to 40 KHz (10V peak to peak) with -70 dB typical harmonic distortion.

Applications for the ADS-105/106 include data acquisition and control systems, array processing, vibration and resonance analysis, medical imaging and scanning, communications signal processing, noise and spectrum analyzers, and video processing.

For high-reliability versions of either the ADS-105 or the ADS-106, contact the factory.


Figure 1. ADS-105, ADS-106 Simplified Block Diagram

| MECHANICAL DIMENSIONS | INPUT/OUTPUT |
| :---: | :--- |
| INCHES $(\mathrm{mm})$ | CONNECTIONS |


NOTE: Pins have a 0.025 inch, $\pm 0.01$ stand-off from case.

| PIN | SIGNAL NAME |
| :---: | :--- |
| 1 | +10V REF OUT |
| 2 | RANGE IN |
| 3 | INPUT HIGH |
| 4 | INPUT LOW |
| 5 | OFFSET ADJUST IN |
| 6 | NO CONNECTION |
| 7 | COMP BIN IN |
| 8 | OVERFLOW OUT |
| 9 | ENABLE (6-12) IN |
| 10 | ENABLE (1-5 O.F.) IN |
| 11 | +5V POWER IN |
| 12 | DIGITAL GROUND |
| 13 | +15V POWER IN |
| 14 | -15V POWER IN |
| 15 | -5V POWER IN |
| 16 | ANALOG GROUND |
| 17 | S/H CONTROL OUT |
| 18 | EOC OUT |
| 19 | BIT 12 (LSB) OUT |
| 20 | BIT 11 OUT |
| 21 | BIT 10 OUT |
| 22 | BIT 9 OUT |
| 23 | BIT 8 OUT |
| 24 | BIT 7 OUT |
| 25 | BIT 6 OUT |
| 26 | BIT 5 OUT |
| 27 | BIT 4 OUT |
| 28 | BIT 3 OUT |
| 29 | BIT 2 OUT |
| 30 | BIT 1 (MSB) OUT |
| 31 | START CONVERT IN |
| 32 | GAIN ADJUST IN |

## ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | LIMITS | UNITS |
| :--- | :---: | :--- |
| $\mathbf{+ 1 5 V}$ Supply（Pin 13） | 0 to +18 | Volts dc |
| －15V Supply（Pin 14） | 0 to -18 | Volts dc |
| ＋5V Supply（Pin 11） | -0.5 to +7 | Volts dc |
| －5V Supply（Pin 15） | +0.5 to -7 | Volts dc |
| Digital inputs | -0.3 to +5.5 | Volts dc |
| （Pins 7，9，10，and 31） <br> Analog input <br> Lead temp．（10 sec．） | -15 to +15 | Volts dc |
|  | 300 | ${ }^{\circ} \mathrm{C}$ max． |

## FUNCTIONAL SPECIFICATIONS

The following specifications apply over the operating tempera－ ture range and power supply range unless otherwise indicated．

| INPUTS | MIN． | TYP． | MAX． | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Analog Signal Range } \\ & \text { ADS-105 } \\ & \text { ADS-106 } \end{aligned}$ | － | 0 to +10 $\pm 10$ | － | Volts Volts |
| Input Impedance Resistance Capacitance | 5 | 15 5 | $\overline{7}$ | M Ohms pF |
| Input Bias Current | － | $\pm 20$ | $\pm 500$ | nA |
| Logic Levels： Logic 1 Logic 0 | 2.0 | － | － 0.8 | Volts Volts |
| Logic Loading： Logic 1 Logic 0 |  | － | $\begin{gathered} 2.5 \\ -100 \end{gathered}$ | $\underset{\mu \mathrm{A}}{\mu \mathrm{~A}}$ |
| SAMPLE／HOLD SPECIFICATIONS | MIN． | TYP． | MAX． | UNITS |
| Slew Rate Aperture Delay Time Aperture Uncertainty （Jitter） | － | 90 20 $\pm 100$ | - - - | V／uSec． nSec． pSec． |
| S／H Acquisition Time to $0.01 \%$（ 10 V step） $+25^{\circ} \mathrm{C}$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | －－ | － | $\begin{aligned} & 715 \\ & 765 \\ & 900 \end{aligned}$ | nSec． nSec． nSec． |
| Sinusoidal Input | － | － | 395 | nSec． |

## APPLICATIONS

－High－speed Data Acquisition and Control
－Array Processing，Vibration and Resonance／ transient Analysis
－Medical Imaging and Scanning
－Communications Signal Processing
－Spectrum and Noise Analyzers

| PERFORMANCE | MIN． | T．YP． | MAX． | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Integral Nonlinearity } \\ & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | － | － | $\begin{aligned} & \pm 0.0125 \\ & \pm 0.0125 \\ & \pm 0.0125 \end{aligned}$ | \％FSR $\pm 1 / 2$ LSB <br> $\%$ FSR $\pm 1 / 2$ LSB <br> $\% F S R \pm 3 L S B$ |
| Integral Nonlinearity Tempco | － | － | $\pm 8.5$ | ppm／$/{ }^{\circ} \mathrm{C}$ |
| ```Differential Nonlinearity +25 呂 0 % C to +70 % -55 呂 to +125 钅``` | － | － | $\begin{aligned} & \pm 0.0125 \\ & \pm 0.0125 \\ & \pm 0.0125 \end{aligned}$ | $\%$ FSR $\pm 1 / 2$ LSB <br> $\% F S R \pm 1 / 2 L S B$ <br> $\% F S R \pm 1$ LSB |
| Differential Nonlinearity Tempco | － | － | $\pm 6.1$ | ppm／$/{ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { Full-Scale Absolute } \\ & \text { Accuracy } \\ & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | － | $\pm 3$ $\pm 4$ $\pm 8$ | $\pm 8$ $\pm 14$ $\pm 29$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| ADS－105 <br> Unipolar Zero Error，$+25^{\circ} \mathrm{C}$ Unipolar Zero Error Tempco | － | $\pm 1$ $\pm 13$ | $\pm 3$ $\pm 25$ | LSB $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| ADS－106 <br> Bipolar Offset |  |  |  |  |
| $\text { Error, }+25^{\circ} \mathrm{C}$ | － | $\pm 2$ | $\pm 5$ | LSB |
| Error Tempco | － | $\pm 17.5$ | $\pm 35$ | ppm／$/{ }^{\circ} \mathrm{C}$ |
| Bipolar Zero Error， $+25^{\circ} \mathrm{C}$ | － | $\pm 1$ | $\pm 3$ | LSB |
| Bipolar Zero Error Tempco | － | $\pm 13$ | $\pm 25$ | ppm／${ }^{\circ} \mathrm{C}$ |
| Gain Error | － | $\pm 2$ | $\pm 5$ | LSB |
| Gain Error Tempco | － | $\pm 17.5$ | $\pm 35$ | ppm／${ }^{\circ} \mathrm{C}$ |
| No miss （For 12 binary bits） | Guaranteed over operating temperature range． |  |  |  |
| OUTPUTS | MIN． | TYP． | MAX． | UNITS |
| Logic Levels： Logic 1 Logic 0 | 2.4 | － | $\stackrel{-}{-}$ | Volts <br> Volts |
| Logic Loading： Logic 1 Logic 0 | － | － | $\begin{gathered} -160 \\ 6.4 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |
| Internal Reference： <br> + Voltage，$+25^{\circ} \mathrm{C}$ <br> Tempco <br> External current | 9.98 | 10 $\pm 5$ | $\begin{gathered} 10.02 \\ \pm 30 \\ 1.5 \end{gathered}$ | Volts dc $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ mA |
| Output Coding： ADS－105 （Pin 7 High） （Pin 7 Low） | Straight binary Complementary binary |  |  |  |
| ADS－106 （Pin 7 High） （Pin 7 Low） | Offset binary Complementary offset binary |  |  |  |

－Video Processing Systems


## TECHNICAL NOTES

1. Use external potentiometers to remove system errors or to reduce any small initial errors to zero. Use a 20 K trimming potentiometer for gain adjustment with the wiper tied to pin 32 (ground pin 32 for operation without adjustments). Use a 20 K trimming potentiometer with the wiper tied to pin 5 for zero/offset adjustment (leave pin 5 open for operation without adjustment).
2. Rated performance requires using good high frequency circuit board layout techniques. The analog and digital grounds are not connected internally. Avoid groundrelated problems by connecting the digital and analog grounds to one point, the ground plane beneath the converter.
Do not connect these grounds together at the power supply terminals when the power supplies are located some distance from the ground plane. Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. This prevents contamination of the analog ground by noisy digital ground currents.
3. Bypass all the analog and digital supplies to ground with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantalum electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Bypass the +10 V reference (pin 1) to ground (pin 16) also using a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ capacitor. The -5 V dc supply is treated as an analog supply and analog ground (pin 16) should be treated as its return path for decoupling purposes.
4. Obtain straight binary/offset binary output coding by tying the COMP BIN signal (pin 7) to +5 V dc or leaving it open. The device has an internal pull-up resistor on this pin. To obtain complementary binary or complementary offset binary output coding, tie the COMP BIN pin to ground. The COMP BIN signal is compatible to CMOS/ TTL logic levels for those users desiring logic control of this function.

| POWER REQUIREMENTS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Range <br> +15 V dc Supply <br> -15 V dc Supply <br> +5 V dc Supply <br> -5 V dc Supply | $\begin{array}{r} +14.25 \\ -14.25 \\ +4.75 \\ -4.75 \end{array}$ | $\begin{aligned} & +15 \\ & -15 \\ & +5 \\ & +5 \\ & -5 \end{aligned}$ | $\begin{aligned} & +15.75 \\ & -15.75 \\ & +5.25 \\ & -5.25 \end{aligned}$ | Volts dc <br> Volts dc <br> Volts dc <br> Volts dc |
| Supply Current <br> +15 V Supply <br> -15V Supply <br> +5 V Supply * <br> -5V Supply | - - - | +40 -30 +56 -173 | +54 -40 +90 -210 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power Dissipation Supply Rejection | - | 2.2 | $\begin{gathered} 2.7 \\ \pm 0.01 \end{gathered}$ | Watts \%FSR/\%V |
| PHYSICAL/ <br> ENVIRONMENTAL | MIN. | TYP. | MAX. | UNITS |
| Operating Temperature Range MC Models MM Models Storage Temperature Range Weight | 0 -55 -65 | - - - - | $\begin{gathered} +70 \\ +125 \\ \\ +150 \\ 0.42(12) \\ \hline \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ oz.(gram) |
| Package Type <br> Pin Type | 32-pin hermetically sealed ceramic DIP $0.010 \times 0.018$ inch Kovar |  |  |  |

* +5 V power usage at 1 TTL logic loading per data output bit.

5. An overflow signal, pin 8 , indicates when analog input signals are below or above the desired full-scale range. The overflow pin also has a three-state output andi is enabled by pin 10 (Enable bits $1-5$ \& O.F.).
6. The $\mathrm{S} / \overline{\mathrm{H}}$ Control signal, pin 17 , goes low following the rising edge of a start convert pulse and high 30 nanoseconds minimum before EOC goes low. This indicates that the converter can accept a new analog input.
7. Full-scale absolute accuracy refers to the unadjusted performance of the ADS-105/106. These figures may be improved substantially using external trim circuits.

## THEORY OF OPERATION

This theory of operation describes the ADS-105/106's function in conjunction with its internal Sample/Hold amplifer for digitizing sinusoidal signals. The ADS-105/106 employs a subranging A/D conversion architecture with digital error correction. Also known as a two-step conversion method, this technique uses a single 7-bit flash A/D converter twice in the conversion process to yield a final resolution of 12 bits. Refer to the connection diagram, the block diagram, and the timing diagram as needed.
The ADS-105/106 guarantees a 1 MHz throughput rate when the START CONVERT pulse of 50 nanoseconds is provided at a 1 MHz rate. The 1 MHz rate is based upon sinusoidal input frequencies up to those specified in the harmonic distortion specifications. The acquisition time for pulse or level signals is longer and listed under the acquisition specifications ( 10 V step).
The ADS-105/106 is in the sample mode when the S/ $\overline{\mathrm{H}}$ CONTROL pin is high ( $\mathrm{S} / \overline{\mathrm{H}}$ is in high-state on power-up). The START CONVERT pulse should be given at a time delay equal to the desired acquisition time minus the 10 nanosecond delay from START CONVERT high to S/H CONTROL low. This as

## THEORY OF OPERATION (Cont.)

sures the sample-hold has the minumum required acquisition time for the particular application mode. Sinusoidal inputs being digitized by using a repetitive START CONVERT pulse will automatically give the appropriate acquisition time when continuously sampling.

Upon going into the hold mode, there will be a 75 nanosecond delay before EOC goes high and the A/D conversion begins. This consists of the remaining 40 nanoseconds of the START CONVERT (10 nanoseconds is part of the acquisition time) and a 35 nanosecond maximum delay from START CONVERT low to EOC high. The hold mode settling time and input settling time requirements required are met by observing this timing.

After conversion is initiated, switch S1 of the ADC closes and S2 opens. The analog input, having been configured for the appropriate input range, is buffered and then digitized by the 7-bit flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7 -bit digital-to-analog converter. This DAC has 13 bits of linearity.

When the first pass finishes, S2 closes and S1 opens. The output of the DAC is then subtracted from the analog input. The result is a voltage difference between the first 7-bit digitization and the analog input. This voltage difference is amplified and converted by the 7-bit ADC. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then combined by the digital correction logic to produce a 12-bit word. EOC goes low indicating the conversion is complete, and the output passes to three-state output buffers.

Once the second step of the flash ADC is finished, the analog input can change even though the conversion cycle has not been completed (EOC going low). The S/H Control output goes high shortly before EOC goes low; indicating that the Sample/Hold is back sampling the input. This feature improves the overall throughput of the ADS-105/106.

Data from the previous conversion is valid up to 350 nanoseconds after the falling edge of the START CONVERT pulse. Data from the new conversion is valid a minimum of 25 nanoseconds before the EOC goes low and valid up to 350 nanoseconds after the falling edge of the next START CONVERT pulse. There is a 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid at the device output.

The overall throughput of the ADS-105/106 for sinusoidal in-


Figure 2. ADC-105, ADC-106 Timing Diagram


Figure 3. ADS-106 Typical External Connections, $\pm 10 \mathrm{~V}$ dc

## SYSTEM CALIBRATION PROCEDURE

Remove system errors or the small initial errors as follows:

1. Connect the converter per Figure 3 and Table 2 for the appropriate full-scale input range (FSR). The data outputs should be connected to LED's to observe the resulting data values.

Table 2. Input Connections

| INPUT VOLTAGE <br> RANGE | INPUT <br> PIN | JUMP PIN 2 <br> TO PIN: |
| :---: | :---: | :---: |
| 0 to +10 V dc <br> $\pm 10 \mathrm{Vdc}$ | 3 | No connection <br> 1 (+10V Ref.) |

Apply a pulse of 50 nanoseconds minimum to the START CONVERT input (pin 31) at a rate of 500 KHz . This rate is chosen to reduce flicker if LED's are used on the outputs for calibration purposes.
2. Zero Adjustments:

Apply a precision voltage reference source between the analog input (pin 3) and analog ground (pin 16). Use a very lownoise signal source for accurate calibration.

Adjust the output of the reference source per Tables 3 and 4 for the unipolar zero adjustment ( $+1 / 2$ LSB) or the bipolar zero adjustment (zero $+1 / 2$ LSB) for the appropriate full scale range. For unipolar operation, adjust the zero trimming potentiometer so that the output code flickers equally between 000000000000 and 000000000001 with the COMP BIN (pin 7) tied high or between 111111111111 and 1111 11111110 with COMP BIN tied low.

For bipolar operation, adjust the potentiometer such that the code flickers equally between 100000000000 and 100000000001 with the COMP BIN tied high or between 011111111111 and 011111111110 with COMP BIN tied low.

## 3. Full Scale Adjustment:

Set the output of the voltage reference used in step 2 to the value shown in the Tables 3 and 4 for the unipolar or bipolar gain adjustment (+F.S. -1 $1 / 2$ LSB) for the appropriate FSR. Adjust the gain trimming potentiometer so that the output code flickers equally between $1111 \quad 1111 \quad 1110$ and 1111 11111111 for COMP BIN (pin 7) tied high or between 0000 00000001 and 000000000000 for COMP BIN tied low.

To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in the Tables 5 and 6.

Table 3. Zero and Gain Adjust for Unipolar Use

| RANGE | ZERO ADJUST | GAIN ADJUST |
| :--- | :---: | :---: |
| UNIPOLAR FSR <br> 0 to +10 V | $(+1 / 2 \mathrm{LSB})$ <br> +1.22 mV dc | $(+\mathrm{FS}-1 \mathrm{l} 1 / 2 \mathrm{LSB})$ <br> +9.9963 V dc |

Table 4. Zero and Gain Adjust for Bipolar Use

| RANGE | ZERO ADJUST | GAIN ADJUST |
| :---: | :---: | :---: |
| BIPOLARFSR <br> $\pm 10 \mathrm{~V}$ | $(+1 / 2 \mathrm{LSB})$ <br> +2.44 mV | $(+\mathrm{FS}-11 / 2 \mathrm{LSB})$ <br> +9.9927 V |

Table 5. Output Coding for Unipolar Operation

| UNIPOLAR SCALE | INPUT RANGE | Straight | inary | DING Com Straig | $\begin{aligned} & \text { plem } \\ & \text { light } \end{aligned}$ | entary Binary |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 to +10V | MSB | LSB | MSB |  | LSB |
| +FS - 1 LSB | +9.9976V | 11111111 | 1111 | 0000 | 0000 | 0000 |
| $7 / 8$ FS | +8.750V | 11100000 | 0000 | 0001 | 1111 | 1111 |
| 3/4 FS | +7.500V | 11000000 | 0000 | 0011 | 1111 | 1111 |
| 1/2 FS | +5.000V | 10000000 | 0000 | 0111 | 1111 | 1111 |
| 1/4 FS | $+2.500 \mathrm{~V}$ | 01000000 | 0000 | 1011 | 1111 | 1111 |
| 1/8 FS | +1.250V | 00100000 | 0000 | 1101 | 1111 | 1111 |
| 1 LSB | +0.0024V | 00000000 | 0001 | 1111 | 1111 | 1110 |
| 0 | 0.0000 V | 00000000 | 0000 | 1111 | 1111 | 1111 |

Table 6. Output Coding for Bipolar Operation

| BIPOLAR SCALE | INPUT RANGE | OUTPUT Straight Binary | ODING Complementary Straight Binary |
| :---: | :---: | :---: | :---: |
|  | $\pm 10 \mathrm{~V}$ | MSB LSB | MSB LSB |
| +FS - 1 LSB | +9.9951V | 111111111111 | 000000000000 |
| +3/4 FS | +7.5000V | 111000000000 | 000111111111 |
| +1/2 FS | $+5.0000 \mathrm{~V}$ | 110000000000 | 001111111111 |
| 0 | 0.00000 V | 100000000000 | 011111111111 |
| -1/2 FS | -5.0000V | 010000000000 | 101111111111 |
| -3/4 FS | -7.5000V | 001000000000 | 110111111111 |
| -FS + 1 LSB | -9.9951V | 000000000001 | 111111111110 |
| -FS | -10.000V | 000000000000 | 111111111111 |

ORDERING INFORMATION

| $\begin{aligned} & \text { ADS-105 } \\ & \text { ADS-106 } \end{aligned}$ | 12-Bit, 1 MHz <br> Sampling A/D Converters |  |
| :---: | :---: | :---: |
| MODEL | TEMPERATURE RANGE | input voltage RANGE |
| ADS-105MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 to +10 V |
| ADS-106MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -10 to +10 V |
| ADS-105MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | C 0 to +10 V |
| ADS-106MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - -10 to +10 V |
| Trimming Potent | meter: | TP 20K (2 required) |
| A receptacle for PC board mounting can be ordered through AMP Incorporated, \#3-331272-8 (Component Lead Socket), 32 required. |  |  |
|  |  |  |
| For high-reliability versions of the ADS-105/-106, contact the factory. |  |  |

## FEATURES

- 12-Bit resolution
- Internal Sample/Hold
- 500 KHz minimum throughput
- Functionally complete
- Small 24-pin DIP
- Low-power, 1.4 Watts
- Three-state output buffers


## GENERAL DESCRIPTION

DATEL's ADS-111 is a 12-bit, functionally complete, sampling A/D converter that is packaged in a space-saving 24-pin ceramic DIP. A minimum throughput rate of 500 KHz is achieved while only dissipating 1.4 Watts.

Manufactured using thick-film and thinfilm hybrid technology, the ADS-111's exclusive performance is based upon a digi-tally-corrected subranging architecture.

DATEL further enhances this technology by using a proprietary chip and unique laser trimming schemes. Figure 1 is a simplified block diagram of the ADS-111.

The ADS-111 features two pinprogrammable analog input voltage ranges: 0 to +10 V and $\pm 5 \mathrm{~V}$. The input impedance is specified at 15 M Ohms. The ADS-111 is also guaranteed to have no missing codes over the operating temperature range.

All digital inputs and three-state outputs are TTL- and CMOS-compatible. Output coding can be in straight binary/offset binary or complementary binary/ complementary offset binary.

The power requirements are $\pm 15 \mathrm{~V}$ dc and +5 V dc. The ADS-111 is available in the commercial 0 degrees Celsius to +70 degrees Celsius and military - 55 degrees Celsius to +125 degrees Celsius operating temperature range.

Typical applications include spectrum, transient, vibration and waveform analysis. This device is also ideally suited for radar, sonar, video digitization, medical instrumentation and high-speed data acquisition systems. For information on high reliability screening, contact DATEL.


Figure 1. ADS-111 Simplified Block Diagram

| MECHANICAL DIMENSIONS INCHES (mm) | I/O | CONNECTIONS |
| :---: | :---: | :---: |
| 0.190 MAX | PIN | FUNCTION |
|  | 1 | BIT 12 OUT (LSB) |
| (4,9) | 2 | BIT 11 OUT |
| $\frac{(3,8)}{0.150 \mathrm{MIN}}$. | 3 | BIT 10 OUT |
|  | 4 | BIT 9 OUT |
|  | 5 | BIT 8 OUT |
|  | 6 | BIT 7 OUT |
|  | 7 | BIT 6 OUT |
| 1213 | 8 | BIT 5 OUT |
|  | 9 | BIT 4 OUT |
|  | 10 | BIT 3 OUT |
|  | 11 | BIT 2 OUT |
|  | 12 | BIT 1 OUT (MSB) |
|  | 13 | +5V |
| $\begin{gathered} \text { AT } 0.100 \\ (2,5) \end{gathered}$ | 14 | DIGITAL GROUND |
|  | 15 | EOC |
|  | 16 | START CONVERT |
|  | 17 | ENABLE (1-12) |
| 124 | 18 | COMP BIN |
| $124 \longrightarrow$ | 19 | ANALOG INPUT |
|  | 20 | BIPOLAR |
| $\left\lvert\,-\frac{0.600}{(15,2)}\right.$ | 21 | +10V REF |
|  | 22 | +15V |
|  | 23 | ANALOG GROUND |
| NOTE: Pins have a 0.025 inch, 0.01 | 24 | $-15 \mathrm{~V}$ |

## ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | LIMITS | UNITS |
| :--- | :---: | :---: |
| +15V Supply (Pin 22) | 0 to +18 | Volts dc |
| -15V Supply (Pin 24) | 0 to -18 | Volts dc |
| +5V Supply (Pin 13) | -0.5 to +7.0 | Volts dc |
| Digital Inputs |  |  |
| (Pins 16, 17, 18) | -0.3 to +6.0 | Volts dc |
| Analog Input (Pin 19) | -15 to +15 | Volts dc |
| Lead Temp.(10 Sec.) | 300 max | ${ }^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS

Apply over the operating temperature range and over the operating power supply range unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|}
\hline ANALOG INPUTS \& MIN. \& TYP. \& MAX. \& UNITS \\
\hline \begin{tabular}{l}
Input Voltage Range \\
ADS-111. \\
(See Table 4 also) \(\qquad\) \\
Input Impedance. \(\qquad\) \\
Input Capacitance.....
\end{tabular} \& \[
\begin{array}{r}
- \\
\overline{5.0}
\end{array}
\] \& \[
\begin{gathered}
\pm 5 \\
0 \text { to }+10 \\
15.0 \\
3
\end{gathered}
\] \& \[
\begin{aligned}
\& - \\
\& \overline{5}
\end{aligned}
\] \& Volts dc Volts dc M Ohms pf \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS} \\
\hline \begin{tabular}{l}
Logic Levels \\
Logic "1" \(\qquad\) \\
Logic "0". \(\qquad\) \\
Logic Loading "1". \(\qquad\) \\
Logic Loading " 0 ". \(\qquad\)
\end{tabular} \& \[
2.0
\] \& \[
\begin{aligned}
\& - \\
\& \text { } \\
\& \text { - }
\end{aligned}
\] \& \[
\begin{gathered}
-\overline{8} \\
0.8 \\
2.5 \\
-100
\end{gathered}
\] \& Volts dc Volts dc \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\hline \multicolumn{5}{|l|}{A/D PERFORMANCE} \\
\hline \begin{tabular}{l}
Integral Non-Linearity \(+25^{\circ} \mathrm{C}\). \\
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). \\
-55 C to \(+125^{\circ} \mathrm{C}\) \\
Integral Non-Lin. \\
Tempco. \\
Differential Non-Linearity
\[
\begin{aligned}
\& +25^{\circ} \mathrm{C} . . . . . . . . . . \\
\& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} .
\end{aligned}
\]
\[
-55 \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \text {. }
\] \\
Differential Non-Lin. \\
Tempco. \\
Full Scale Absolute \\
Accuracy
\[
\begin{aligned}
\& +25^{\circ} \mathrm{C} . . . . . . . . . . . . . . . . . ~ \\
\& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} . . . \\
\& -55^{\mathrm{C}} \text { to }+125^{\circ} \mathrm{C} \text {.. }
\end{aligned}
\] \\
Unipolar Zero Error, \(+25^{\circ} \mathrm{C}\) (See Tech Note 1) \\
Unipolar Zero Tempco. \\
Bipolar Zero Error, \\
\(+25^{\circ} \mathrm{C}\) (See Tech Note 1) \\
Bipolar Zero Tempco. \\
Bipolar Offset Error, \(+25^{\circ} \mathrm{C}\) (See Tech Note 1) \\
Bipolar Offset Tempco Gain Error, \(+25^{\circ} \mathrm{C}\).. \\
(See Tech Note 1) \\
Gain Tempco. \\
Conversion Times
\[
\begin{aligned}
\& +25{ }^{\circ} \mathrm{C} \ldots \\
\& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} . . . . \\
\& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} .
\end{aligned}
\]
\end{tabular} \& -
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- \& \(\pm 1 / 2\)
\(\pm 1 / 2\)
-
\(\pm 5\)
\(\pm 1 / 2\)
\(\pm 1 / 2\)
-
-

$\pm 5$
$\pm 6$
$\pm 10$
$\pm 3$
$\pm 15$

$\pm 3$
$\pm 5$

$\pm 4$
$\pm 20$

$\pm 4$ \& \[
$$
\begin{gathered}
\pm 3 / 4 \\
\pm 3 / 4 \\
\pm 3 \\
\pm 10 \\
\pm 3 / 4 \\
\pm 3 / 4 \\
\pm 1 \\
\pm 2.5 \\
\\
\pm 10 \\
\pm 18 \\
\pm 32 \\
\\
\pm 5 \\
\pm 30 \\
\\
\pm 5 \\
\pm 8 \\
\pm 8 \\
\pm 40 \\
\pm 8 \\
\pm 40 \\
\\
\hline
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\text { LSB } \\
\text { LSB } \\
\text { LSB } \\
\text { ppm } /{ }^{\circ} \mathrm{C} \\
\text { LSB } \\
\text { LSB } \\
\text { LSB } \\
\text { ppm } /{ }^{\circ} \mathrm{C} \\
\\
\text { LSB } \\
\text { LSB } \\
\text { LSB } \\
\text { LSB } \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\text { LSB } \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\text { LSB } \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{LSB} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\\
\mu \mathrm{Sec} . \\
\mu \mathrm{Sec} . \\
\mu \mathrm{Sec} .
\end{gathered}
$$
\] <br>

\hline (12 Bits) \& Over \& e Operati \& g Temp. \& Range. <br>
\hline
\end{tabular}

| OUTPUTS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Logic Levels |  |  |  |  |
| Logic "1".................... | 2.4 | - | - | Volts dc |
| Logic "0"..................... | - | - | 0.4 | Volts dc |
| Logic Loading "1".......... | - | - | -160 | $\mu \mathrm{A}$ |
| Logic Loading "0".......... | - | - | 6.4 | mA |
| Internal Reference |  |  |  |  |
| Voltage, $+25^{\circ} \mathrm{C}$.......... | +9.98 | +10.0 | +10.02 | Volts dc |
|  | - | $\pm 5$ | $\pm 30$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| External Current........... | - | - | 1.5 | mA |
| Resolution............ | 12 Bits |  |  |  |
| (Pin 18 Hi ) <br> (Pin 18 Low) | Straight binary/offset binary Complementary binary Complementary offset binary |  |  |  |
| SAMPLE/HOLD PERFORMANCE |  |  |  |  |
| Slew Rate. Aperture Delay Time.. Aperture Uncertainty.. S/H Acquisition Time to 0.01\% (10V step) | - | 90 | - | $\mathrm{V} / \mu \mathrm{Sec}$. |
|  | - | 20 | - | nSec. |
|  | - | $\pm 100$ | - | pSec. |
|  |  |  |  |  |
|  | - | - | 715 | nSec. |
|  | - | - | 765 | nSec . |
| $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \ldots . . . . . . . . . . \\ & \text { (Sinusoidal Input)......... } \end{aligned}$ | - | - | 900 | nSec. |
|  | - | - | 465 | nSec. |
| POWER REQUIREMENTS |  |  |  |  |
| Power Supply Range |  |  |  |  |
| +15V dc Supply...........-15 dc Supply........ | +14.25 | +15.0 | +15.75 | Volts dc |
|  | -14.25 | -15.0 | -15.75 | Volts dc |
| +5 V dc Supply Power Supply Current | +4.5 | +5.0 | +5.5 | Volts dc |
|  |  |  |  |  |
| +15V dc Supply.......... | - | +38 | +43 | mA |
| -15V dc Supply <br> +5 V dc Supply* $\qquad$ | - | -36 | -44 | mA |
|  | - | +66 | +75 | mA |
| Power Dissipation.... <br> Power Supply Rejection... | - | 1.4 | 1.75 | Watts |
|  |  | - | 0.01 | \%FSR/\%V |
| PHYSICAL/ENVIRONMENTAL |  |  |  |  |
| Operating Temp. Range <br> -MC. <br> -MM. <br> Storage Temperature <br> Range. |  |  |  |  |
|  | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
|  | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
|  | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| Package Type....... <br> Pins <br> Weight | 24-pin hermetic sealed, ceramic DIP $0.010 \times 0.018$ inch Kovar 0.42 ounces ( 12 grams) |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

* +5 V power usage at 1 TTL logic loading per data output bit.


## TECHNICAL NOTES

1. Applications which are unaffected by endpoint errors or remove them through software will use the typical connections shown in Figure 4. Remove system errors or adjust the small initial errors of the ADS-111 to zero using the optional external circuitry shown in Figure 3. The external adjustment circuit has no affect on the throughput rate.
2. When the optional external adjustment circuitry is used, additional input ranges are available. Refer to Figure 3 and Table 4.
3. Rated performance requires using good high-frequency circuit board layout techniques. The analog and digital grounds are not connected internally. Avoid groundrelated problems by connecting the digital and analog grounds to one point, the ground plane beneath the converter (versus at the power supply terminals when the power supplies are located some distance from the ground plane).

Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. This prevents contamination of the analog ground by noisy digital ground currents.
4. Bypass the analog and digital supplies and the +10 V reference (pin 21) to ground with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantalum electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Bypass the +10 V reference (pin 21) to analog ground (pin 23).
5. Obtain straight binary/offset binary output coding by tying COMP BIN (pin 18) to +5 V dc or leaving it open. The device has an internal pull-up resistor on this pin. To obtain complementary binary or complementary offset binary output coding, tie the COMP BIN pin to ground. The COMP $\overline{\mathrm{BIN}}$ signal is compatible to CMOS/TTL logic levels for those users desiring logic control of this function.
6. To obtain three-state outputs, connect ENABLE (pin 17) to a logic "0" (low). Otherwise, connect ENABLE (pin 17) to a logic "1" (high).

## THEORY OF OPERATION

This theory of operation describes the ADS-111's function in conjunction with its internal sample-and-hold amplifier for digitizing sinusoidal signals. The ADS-111 employs a subranging A/D conversion architecture with digital error correction. Also known as a two-step method of conversion, this technique uses a single 7-bit flash converter twice in the conversion process to yield a final resolution of 12 bits. Refer to the connection diagram, block diagram, and timing diagram as needed.

The ADS-111 guarantees a 500 KHz throughput rate over the temperature range when the START CONVERT pulse of 200 nanoseconds is provided at a 500 KHz rate. The 500 KHz rate is based upon sinusoidal input frequencies up to those specified in the harmonic distortion specifications. The acquisition time for pulse or DC level signals is longer and listed under the acquisition specifications (10V step).

The ADS-111 is in the sample mode when the internal $\mathrm{S} / \overline{\mathrm{H}}$ CONTROL is high ( $\mathrm{S} / \overline{\mathrm{H}}$ is in the high state on power-up). The START CONVERT pulse should be given at a time delay equal to the desired acquisition time minus the 10 nanosecond delay from START CONVERT high to S/M CONTROL low. This assures the sample-hold has the minimum required acquisition time for the particular application mode. Sinusoidal inputs being digitized by utilizing a repetitive START CONVERT pulse will automatically give the appropriate acquisition time when continuously sampling.

Upon going into the hold mode, there will be a 225 nanosecond delay before $\overline{E O C}$ goes high and the A/D conversion begins. This consists of the remaining 190 nanoseconds of the START CONVERT (10 nanoseconds is part of the acquisition time) and a 35 nanosecond maximum delay from START CONVERT low to EOC high. The hold mode settling time and input settling time requirements required for the first pass of the A D conversion are met when observing this time.

After conversion is initiated, switch S1 of the ADC closes and S2 opens. The analog input, having been configured for the appropriate input range, is buffered and then digitized by the 7-bit flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7-bit digital-to-analog converter. The DAC has 13 bits of linearity.

When the first pass finishes, S2 closes and S1 opens. The output of the DAC is then subtracted from the analog input. The result is a voltage difference between the first 7-bit digitization and the analog input. This voltage difference is amplified and converted by the 7 -bit ADC. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then combined by the digital correction logic to produce a 12 -bit word. EOC goes low, indicating the conversion is complete, and the output passes to the three-state output buffers.

Once the second step of the flash ADC is finished, the analog input can change even though the conversion cycle has not been completed (EOC going low). The sample/hold control output goes high shortly before EOC goes low, indicating that the $S / / H$ is back sampling the input. This feature improves the overall throughput rate of the ADS-111.

Data from the previous conversion is valid and capable of being latched 20 nanoseconds after the falling edge of $\overline{E O C}$ and remains valid for 1300 nanoseconds. Data from the new conversion is valid a minimum of 20 nanoseconds after the next EOC low transition. There is a 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid at the device output.

The overall throughput rate over temperature of the ADS-111 for sinusoidal inputs consists of 465 nanoseconds for the acquisition time, 225 nanoseconds for the START CONVERT and min-max propagation delays, and 1150 nanoseconds for the $A / D$ conversion. An internal function reduces this cumulative time by 30 nanoseconds by putting the sample/hold back into the sample mode 30 nanoseconds before EOC goes low. A throughput time of 1810 nanoseconds is obtained and the minimum throughput rate of 500 KHz is easily met.

Combining the A/D and S/H in one device allows the ADS-111 to guarantee a throughput rate of 500 KHz over the -55 degrees Celsius to +125 degrees Celsius temperature range for the complete system. Retriggering of the START CONVERT pulse before EOC goes low will not initiate a new conversion.


Figure 2. ADS-111 Timing Diagram

## TIMING

Figure 2 shows the relationship between the various input signals. The timing shown in Table 1 applies over the operating temperature range and over the operating power supply range. These times are guaranteed by design.

Table 1. Signal Timing Summary

| LINE | DURATION |
| :--- | :--- |
| START CONVERT <br> Pulse Width | 200 nSec. minimum |
| Analog Input Settling Time | 600 nSec. minimum |
| START CONVERT Low to $\overline{\text { EOC }}$ <br> High Propagation Delay | 35 nSec. maximum |
| EOC Low to Previous <br> Output Data Invalid <br> Data Valid After EOC <br> goes Low <br> ENABLE to Output Data Valid <br> Propagation Delay <br> EOC Low to START CONVERT High <br> (Sinusoidal Inputs) | 1320 nSec. minimum |

## INPUT CONNECTIONS

Table 2. ADS-111 Input Range Selection

| INPUT RANGE | INPUT PIN | TIE TOGETHER |
| :--- | :--- | :--- |
| $\pm 5 \mathrm{~V} \mathrm{dc}$ <br> 0 to +10 V dc | Pin 19 <br> Pin 19 | Pin 20 to PIN 21 <br> Pin 20 to GROUND |

Table 3a. Zero and Gain Adjust, Unipolar Opertion

| UNIPOLAR FSR | ZERO ADJUST <br> $+1 / 2$ | GSAIN ADJUST <br> + FS $-1 \quad 1 / 2 ~ L S B ~$ |
| :--- | :--- | :---: |
| 0 to +10 V dc | +1.22 mV dc | +9.9963 Vdc |

Table 3b. Zero and Gain Adjust, Bipolar Operation

| BIPOLAR FSR | ZERO ADJUST <br> $0+1 / 2 ~ L S B ~$ | GAIN ADJUST <br> + FS $-\mathbf{1} 1 / 2$ LSB |
| :--- | :---: | :---: |
| $\pm 5 \mathrm{Vdc}$ | +1.22 mV dc | +4.9963 Vdc |

## CALIBRATION PROCEDURE

Should removal of system errors or the small initial errors be desired, adjustment is accomplished as follows:

1. Connect the converter per Figure 3, Figure 4, and Table 2 for the appropriate full-scale range (FSR). Apply a pulse of 200 nanoseconds minimum to the START CONVERT input (pin 16) at a rate of 250 KHz . This rate is chosen to reduce flicker if LED's are used on the outputs for calibration purposes.

## Calibration con't.

2. Zero Adjustments

Apply a precision voltage reference source between the amplifier's analog input and ground. Adjust the output of the reference source per Tables 3 a and 3 b for the unipolar zero adjustment (+ 1/2 LSB) or the bipolar zero adjustment (zero $+1 / 2$ LSB). For unipolar, adjust the zero trimming potentiometer so that the output code flickers equally between 000000000000 and 000000000001 with the COMP $\overline{\mathrm{BIN}}$ (pin 18) tied high (straight binary) or between 1111 11111111 and 111111111110 with the COMP BIN (pin 18) tied low (complementary binary).

For bipolar operation, adjust the potentiometer such that the code flickers equally between 100000000000 and 100000000001 with COMP BIN (pin 18) tied high (offset binary) or between 011111111111 and 011111111110 with COMP BIN (pin 18) tied low (complementary offset binary).
3. Full-Scale Adjustment

Set the output of the voltage reference used in step 2 to the value shown in Table 3a or 3b for the unipolar or bipolar gain adjustment (+FS -1 1/2 LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between 111111111110 and 111111111111 for COMP BIN (pin 18) tied high or between 000000000001 and 0000 00000000 for COMP BIN (pin 18) tied low.
4. To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Tables 6 and 7.

Table 4. Input Ranges (using external calibration)

| INPUT RANGE | R1 | R2 | UNIT |
| :--- | :--- | ---: | :--- |
| 0 to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ | 2 | 2 | K Ohms |
| 0 to $+5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$ | 2 | 6 | K Ohms |
| 0 to $+2.5 \mathrm{~V}, \pm 1.25 \mathrm{~V}$ | 2 | 14 | K Ohms |



Figure 3. Optional Calibration Circuit
The performance characteristics shown in Table 5 apply over the operating temperature range and over the operating power supply range unless otherwise specified. These characteristics are guaranteed by design.

Table 5. Dynamic Performance

| Throughput Rate |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| (Changing Inputs) <br> $+25^{\circ} \mathrm{C}$ | MIN | TYP | MAX | UNITS |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 500 | 600 | - | KHz |
| $-55^{\mathrm{C}}$ to $+125^{\circ} \mathrm{C}$ | 500 | 600 | - | KHz |
|  | 500 | - | - | KHz |
| A/D Conversion Time |  |  |  |  |
| $+25^{\circ} \mathrm{C}$ | - | - | 1.0 | $\mu \mathrm{Sec}$. |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - | - | 1.0 | $\mu \mathrm{Sec}$. |
| $-55^{\mathrm{C}}$ to $+125^{\circ} \mathrm{C}$ | - | - | 1.15 | $\mu \mathrm{Sec}$. |
| Total Harmonic Distortion |  |  |  |  |
| DC to 100 KHz at Vin $\leq 5 \mathrm{~V}$ p-p | -65 | -70 | - | dB |
| DC to 60 KHz at Vin = 10 V p-p | -65 | -70 | - | dB |



Table 6. Output Coding for Bipolar Operation

| BIPOLAR SCALE | INPUT RANGE (Volts dc) $\pm 5 \mathrm{~V}$ | OUTPUT <br> OFFSET BINARY MSB LSB | $\begin{array}{ll} \text { CODING } \\ \text { COMP. OFFSET } & \\ \text { BINARY } \\ \text { MSB } & \text { LSB } \end{array}$ |
| :---: | :---: | :---: | :---: |
| +FS -1 LSB | +4.9976V | 111111111111 | 000000000000 |
| +3/4 FS | +3.7500V | 111000000000 | 000111111111 |
| +1/2 FS | +2.5000V | 110000000000 | 001111111111 |
| 0 | 0.0000 V | 100000000000 | 011111111111 |
| -1/2 FS | -2.5000V | 010000000000 | 101111111111 |
| -3/4 FS | -3.7500V | 001000000000 | 110111111111 |
| -FS +1 LSB | -4.9976V | 000000000001 | 111111111110 |
| -FS | -5.0000V | 000000000000 | 111111111111 |

Table 7. Output Coding for Unipolar Operation

| UNIPOLAR SCALE | INPUT RANGE (Volts dc) 0 to +10 V |  OUTPUT <br> STRAIGHT BINARY <br> MSB LSB | $\begin{array}{lr} \text { CODING } & \\ \text { COMP. } & \text { BINARY } \\ \text { MSB } & \text { LSB } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: |
| +FS-1LSB | +9.9976V | 111111111111 | 000000000000 |
| 7/8 FS | +8.7500V | 111000000000 | 000111111111 |
| 3/4 FS | +7.5000V | 110000000000 | 001111111111 |
| 1/2 FS | +5.0000V | 100000000000 | 011111111111 |
| 1/4 FS | +2.5000V | 010000000000 | 101111111111 |
| 1/8 FS | +1.2500V | 001000000000 | 110111111111 |
| 1 LSB | +0.0024V | 000000000001 | 111111111110 |
| 0 | 0.0000 V | 000000000000 | 111111111111 |

## ORDERING INFORMATION

| MODEL NUMBER | OPERATING TEMP. RANGE | SEAL |
| :--- | :---: | :---: |
| ADS-111MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Hermetic |
| ADS-111MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetic |

## ACCESSORIES

Part Number Description
TP10K * Trimming Potentiometer
TP50* Trimming Potentiometer

* Only required if optional external calibration circuitry is used.

Receptacle for PC board mounting can be ordered through AMP Inc., Part \# 3-331272-8 (Component Lead Socket), 24 required.

For high reliability versions of the ADS-111 contact DATEL.

## FEATURES

- 10-Bit resolution
- 1 MHz throughput
- 15 Megohm input impedance
- Includes fast Sample/Hold amplifier
- 3-State output, TTL and CMOS compatible


## GENERAL DESCRIPTION

DATEL's ADS-115 and ADS-116 combine a tracking Sample/Hold amplifier and a high-speed, 10-bit Analog-to-Digital converter, all in one small device. The ADS115 and ADS-116 provide digitized outputs of sinusoidal signals at up to one million samples per second. By combining both the S/H and A/D circuits in one device, critical layout and thermal factors are overcome. This offers stable, highbandwidth performance with negligible degradation over time.

The ADS-115 accepts unipolar inputs from 0 to +10 volts and the ADS- 116 has a $\pm 10$ volt input range. Both models are offered in commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature ranges. For 12 -bit applications, users should consider Datel's ADS-105/106 or the SHM-45/ADC-500 pair.

Linearity error is $\pm 1 / 2 \mathrm{LSB}\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and the maximum gain temperature coefficient is $\pm 35 \mathrm{ppm}$ of full scale range per degree Celsius. Maximum power required is 2.7 watts using $\pm 15$ and $\pm 5$ volt dc supplies.

The ADS-115/116 may be sampled up to 1 MHz . The input bandwidth of the $\mathrm{S} / \mathrm{H}$ will accept up to 60 KHz ( 10 V pk-pk) with -60 dB typical harmonic distortion.

These miniature hybrid sampling $A / D$ converters are ideal for fast data acquisition and control systems, array processing, DSP applications, imaging, medical scanning, signal processing, acoustic, resonance, and vibration analyzers.

For high reliability versions of either the ADS-115 or the ADS-116, contact the factory.


Figure 1. ADS-115, ADS-116 Simplified Block Diagram

## MECHANICAL DIMENSIONS

 INCHES (mm)

NOTE: Pins have a 0.025 inch, $\pm 0.01$ stand-off from case.

INPUT/OUTPUT CONNECTIONS

| PIN | SIGNAL NAME |
| :---: | :--- |
| 1 | +10V REF OUT |
| 2 | RANGE IN |
| 3 | INPUT HIGH |
| 4 | INPUT LOW |
| 5 | OFFSET ADJUST IN |
| 6 | NO CONNECTION |
| 7 | COMP BIN IN |
| 8 | OVERFLOW OUT |
| 9 | ENABLE (6-10) IN |
| 10 | ENABLE (1-5 O.F.) IN |
| 11 | +5V POWER IN |
| 12 | DIGITAL GROUND |
| 13 | +15V POWER IN |
| 14 | -15V POWER IN |
| 15 | -5V POWER IN |
| 16 | ANALOG GROUND |
| 17 | S/H CONTROL OUT |
| 18 | EOC OUT |
| 19 | NO CONNECTION |
| 20 | NO CONNECTION |
| 21 | BIT 10 OUT |
| 22 | BIT 9 OUT |
| 23 | BIT 8 OUT |
| 24 | BIT 7 OUT |
| 25 | BIT 6 OUT |
| 26 | BIT 5 OUT |
| 27 | BIT 4 OUT |
| 28 | BIT 3 OUT |
| 29 | BIT 2 OUT |
| 30 | BIT 1 (MSB) OUT |
| 31 | START CONVERT IN |
| 32 | GAIN ADJUST IN |

ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | LIMITS | UNITS |
| :--- | :---: | :--- |
| $\mathbf{+ 1 5 V}$ Supply (Pin 13) | 0 to +18 | Volts dc |
| $\mathbf{- 1 5 V}$ Supply (Pin 14) | 0 to -18 | Volts dc |
| $\mathbf{+ 5 V}$ Supply(Pin 11) | -0.5 to +7 | Volts dc |
| $\mathbf{- 5 V}$ Supply (Pin 15) | +0.5 to -7 | Volts dc |
| Digital inputs |  |  |
| (Pins 7, 9, 10, and 31) -0.3 to +6 Volts dc <br> Analog input -15 to +15 Volts dc <br> Lead temp. (10 sec.) 300 ${ }^{\circ} \mathrm{C}$ max. |  |  |

## FUNCTIONAL SPECIFICATIONS

The following specifications apply over the operating temperature range and power supply range unless otherwise indicated.

| INPUTS | MIN. | TYP. | MAX. | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Analog Signal Range <br> ADS-115 | - | 0 to +10 | - | Volts <br> ADS-116 |
| Input Impedance <br> Resistance <br> Capacitance | - | -10 | - | 15 |
| Input Bias Current | - | $\pm 20$ | $\pm 500$ | nA |
| Logic Levels: <br> Logic 1 | 2.0 | - | - | M Ohms <br> Logic 0 |
| Logic Loading: <br> Logic 1 | - | - | 0.8 | Volts <br> Vogic 0 |

## APPLICATIONS

- High-speed Data Acquisition and Control Systems
- Array Processing, Vibration and Resonance/ transient Analysis
- Medical Imaging and Scanning
- Communications Signal Processing
- Spectrum and Noise Analyzers
- Video Processing Systems


| DYNAMIC PERFORMANCE | MIN. | TYP. | MAX. | UNTS |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Conversion Rate: } \\ & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 1 1 1 | - | - | MHz <br> MHz <br> MHz |
| A/D Conversion Time: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - | $\begin{aligned} & 480 \\ & 510 \end{aligned}$ | nSec. nSec. |
| Total Harmonic Distortion: $\begin{aligned} & \text { DC to } 110 \mathrm{KHz}, \\ & \text { (Vin }=<5 \mathrm{~V} \mathrm{pk}-\mathrm{pk} \text { ) } \end{aligned}$ |  |  |  |  |
| $+25^{\circ} \mathrm{C}$ | -55 | -60 | - | dB |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ DC to 60 KHz , (Vin $=10 \mathrm{~V}$ pk-pk) | -52 | -56 | - | dB |
| $+25^{\circ} \mathrm{C}$ | -55 | -60 | - | dB |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ DC to 30 KHz , (Vin $=20 \mathrm{~V}$ pk-pk) | -52 | -56 | - | dB |
| $+25^{\circ} \mathrm{C}$ | -55 | -60 | - | dB |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -52 | -56 | - | dB |

## TECHNICAL NOTES

1. Use external potentiometers to remove system errors or to reduce any small initial errors to zero. Use a 20 K trimming potentiometer for gain adjustment with the wiper tied to pin 32 (ground pin 32 for operation without adjustments). Use a 20 K trimming potentiometer with the wiper tied to pin 5 for zero/offset adjustment (leave pin 5 open for operation without adjustment).
2. Rated performance requires using good high frequency circuit board layout techniques. The analog and digital grounds are not connected internally. Avoid groundrelated problems by connecting the digital and analog grounds to one point, the ground plane beneath the converter.

Do not connect these grounds together at the power supply terminals when the power supplies are located some distance from the ground plane. Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. This prevents contamination of the analog ground by noisy digital ground currents.
3. Bypass all the analog and digital supplies to ground with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantaium electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Bypass the +10 V reference (pin 1) to ground (pin 16) also using a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ capacitor. The -5 V dc supply is treated as an analog supply and analog ground (pin 16) should be treated as its return path for decoupling purposes.
4. Obtain straight binary/offset binary output coding by tying the COMP BIN signal (pin 7) to +5 V dc or leaving it open. The device has an internal pull-up resistor on this pin. To obtain complementary binary or complementary offset binary output coding, tie the COMP BIN pin to ground. The COMP BIN signal is compatible to CMOS/ TTL logic levels for those users desiring logic control of this function.

| POWER REQUIREMENTS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Range |  |  |  |  |
| +15V dc Supply | +14.25 | +15 | +15.75 | Volts dc |
| -15V dc Supply | -14.25 | -15 | -15.75 | Volts dc |
| +5 V dc Supply | +4.75 | +5 | +5.25 | Volts dc |
| -5V dc Supply | -4.75 | -5 | -5.25 | Volts dc |
| Supply Current |  |  |  |  |
| +15V Supply | - | +40 | +54 | mA |
| -15V Supply | - | -30 | -40 | mA |
| +5V Supply * | - | +56 | +90 | mA |
| -5V Supply | - | -173 | -210 | mA |
| Power Dissipation Supply Rejection | - | 2.2 | $\begin{gathered} 2.7 \\ \pm 0.01 \end{gathered}$ | Watts \%FSR/\%V |
| PHYSICAL/ ENVIRONMENTAL | MIN. | TYP. | MAX. | UNITS |
| Operating Temperature Range |  |  |  |  |
| MC Models | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| MM Models | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| Weight | - | - | 0.42(12) | oz.(gram) |
| Package Type | 32-pin hermetically sealed ceramic DIP $0.010 \times 0.018$ inch Kovar |  |  |  |
| Pin Type |  |  |  |  |

* +5 V power usage at 1 TTL logic loading per data output bit.

5. An overflow signal, pin 8, indicates when analog input signals are below or above the desired full-scale range. The overflow pin also has a three-state output and is enabled by pin 10 (Enable bits 1-5 \& O.F.).
6. The S/H Control signal, pin 17, goes low following the rising edge of a start convert pulse and high 30 nanoseconds minimum before EOC goes low. This indicates that the converter can accept a new analog input.
7. Full-scale absolute accuracy refers to the unadjusted performance of the ADS-115/116. These figures may be improved substantially using external trim circuits.

## THEORY OF OPERATION

This theory of operation describes the ADS-115/116's function in conjunction with its internal Sample/Hold amplifer for digitizing sinusoidal signals. The ADS-115/116 employs a subranging A/D conversion architecture with digital error correction. Also known as a two-step conversion method, this technique uses a single 7-bit flash A/D converter twice in the conversion process to yield a final resolution of 10 bits. Refer to the connection diagram, the block diagram, and the timing diagram as needed.

The ADS-115/116 guarantees a 1 MHz throughput rate when the START CONVERT pulse of 50 nanoseconds is provided at a 1 MHz rate. The 1 MHz rate is based upon sinusoidal input frequencies up to those specified in the harmonic distortion specifications. The acquisition time for pulse or dc level signals is longer and listed under the acquisition specifications (10V step).

The ADS-115/116 is in the sample mode when the S/ $\overline{\mathrm{H}} \mathrm{CON}$ TROL pin is high ( $\mathrm{S} / \mathrm{H}$ is in high-state on power-up). The START CONVERT pulse should be given at a time delay equal to the desired acquisition time minus the 10 nanosecond delay from START CONVERT high to S/H CONTROL low. This

## THEORY OF OPERATION (Cont.)

assures the sample-hold has the minimum required acquisition time for the particular application mode. Sinusoidal inputs being digitized by using a repetitive START CONVERT pulse will automatically give the appropriate acquisition time when continuously sampling.

Upon going into the hold mode, there will be a 75 nanosecond delay before EOC goes high and the A/D conversion begins. This consists of the remaining 40 nanoseconds of the START CONVERT ( 10 nanoseconds is part of the acquisition time) and a 35 nanosecond maximum delay from START CONVERT low to EOC high. The hold mode settling time and input settling time requirements required are met by observing this timing.

After conversion is initiated, switch S1 of the ADC closes and S2 opens. The analog input, having been configured for the appropriate input range, is buffered and then digitized by the 7 -bit flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7 -bit digital-to-analog converter. This DAC has 13 bits of linearity.

When the first pass finishes, S2 closes and S1 opens. The output of the DAC is then subtracted from the analog input. The result is a voltage difference between the first 7 -bit digitization and the analog input. This voltage difference is amplified and converted by the 7-bit ADC. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then combined by the digital correction logic to produce a 10-bit word. EOC goes low indicating the conversion is complete, and the output passes to three-state output buffers.

Once the second step of the flash ADC is finished, the analog input can change even though the conversion cycle has not been completed (EOC going low). The S/H Control output goes high shortly before EOC goes low, indicating that the Sample/Hold is back sampling the input. This feature improves the overall throughput of the ADS-115/116.

Data from the previous conversion is valid up to 275 nanoseconds after the falling edge of the START CONVERT pulse. Data from the new conversion is valid a minimum of 25 nanoseconds before the EOC goes low and valid up to 275 nanoseconds after the falling edge of the next START CONVERT pulse. There is a 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid at the device output.

The overall throughput of the ADS-115/116 for sinusoidal in-


Figure 2. ADC-115, ADC-116 Timing Diagram


Figure 3. ADS-116 Typical External Connections, $\pm 10 \mathrm{~V}$ dc

## SYSTEM CALIBRATION PROCEDURE

Remove system errors or the small initial errors as follows:

1. Connect the converter per Figure 3 and Table 2 for the appropriate full-scale input range (FSR). The data outputs should be connected to LED's to observe the resulting data values.

Table 2. Input Connections

| INPUT VOLTAGE <br> RANGE | INPUT <br> PIN | JUMP PIN 2 <br> TO PIN: |
| :---: | :---: | :---: |
| 0 to +10 V dc <br> $\pm 10 \mathrm{~V} \mathrm{dc}$ | 3 | No connection <br> $1(+10 \mathrm{~V}$ Ref. $)$ |

Apply a pulse of 50 nanoseconds minimum to the START CONVERT input (pin 31) at a rate of 500 KHz . This rate is chosen to reduce flicker if LED's are used on the outputs for calibration purposes.

## 2. Zero Adjustments:

Apply a precision voltage reference source between the analog input (pin 3) and analog ground (pin 16). Use a very lownoise signal source for accurate calibration.

Adjust the output of the reference source per Tables 3 and 4 for the unipolar zero adjustment ( $+1 / 2$ LSB) or the bipolar zero adjustment (zero $+1 / 2$ LSB) for the appropriate full scale range. For unipolar operation, adjust the zero trimming potentiometer so that the outpui code flickers equally between 0000000000 and 0000000001 with the COMP BIN (pin 7) tied high or between 1111111111 and 1111111110 with $\overline{\text { COMP BIN }}$ tied low.

For bipolar operation, adjust the potentiometer such that the code flickers equally between 1000000000 and 10 00000001 with the COMP BIN tied high or between 01 11111111 and 0111111110 with COMP BIN tied low.

## 3. Full Scale Adjustment:

Set the output of the voltage reference used in step 2 to the value shown in the Tables 3 and 4 for the unipolar or bipolar gain adjustment (+F.S. -1 1/2 LSB) for the appropriate FSR. Adjust the gain trimming potentiometer so that the output code flickers equally between $111111 \quad 1110$ and 111111 1111 for COMP BIN (pin 7) tied high or between 000000 0001 and 0000000000 for COMP BIN tied low.

To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in the Tables 5 and 6.

Table 3. Zero and Gain Adjust for Unipolar Use

| RANGE | ZERO ADJUST | GAIN ADJUST |
| :--- | :---: | :---: |
| UNIPOLAR FSR <br> 0 to +10 V | $(+1 / 2 \mathrm{LSB})$ <br> +4.88 mV dc | $(+\mathrm{FS}-1 \mathrm{l} 1 / 2 \mathrm{LSB})$ <br> +9.9927 V dc |

Table 4. Zero and Gain Adjust for Bipolar Use

| RANGE | ZERO ADJUST | GAIN ADJUST |
| :---: | :---: | :---: |
| BIPOLAR FSR <br> $\pm 10 \mathrm{~V}$ | $(+1 / 2 \mathrm{LSB})$ <br> +9.77 mV | $(+\mathrm{FS}-11 / 2 \mathrm{LSB})$ <br> +9.9707 V |

Table 5. Output Coding for Uniplar Operation


Table 6. Output Coding for Bipolar Operation

| BIPOLAR SCALE | INPUT RANGE | OUTPUT <br> Offset Binary | DING <br> Complementary Offset Binary |
| :---: | :---: | :---: | :---: |
|  | $\pm 10 \mathrm{~V}$ | MSB LSB | MSB LSB |
| +FS - 1 LSB | +9.9805V | 1111111111 | 0000000000 |
| +3/4 FS | +7.5000V | 1110000000 | 0001111111 |
| +1/2 FS | +5.0000V | 1100000000 | 0011111111 |
| 0 | 0.00000 V | 1000000000 | 0111111111 |
| -1/2 FS | -5.0000V | 0100000000 | 1011111111 |
| -3/4 FS | -7.5000V | 0010000000 | 1101111111 |
| -FS + 1 LSB | -9.9805V | 0000000000 | 1111111111 |
| -FS | -10.000V | 0000000000 | 1111111111 |

## ORDERING INFORMATION



## FEATURES

- 12-Bit resolution
- Internal Sample/Hold
- 700 KHz minimum throughput
- 15Mohm input impedance
- Pin-programmable input ranges
- Low-power, 2.1 Watts
- Three-state output buffers
- Small 32-pin DIP


## GENERAL DESCRIPTION

DATEL's ADS-125 and ADS-126 are 12-bit, sampling A/D converters with a 700 KHz minimum throughput rate for sinusoidal inputs.

The performance of these converters is based upon a digitally-corrected subranging architecture. DATEL further enhances this technology by using unique laser trimming schemes. The ADS-125 and ADS-126 are packaged in 32-pin ceramic DIP's and consume 2.1 Watts.

Input impedance to the sample-and-hold for these devices is 15 Mohms. Both the ADS125 and the ADS-126 have two pin programmable input voltage ranges. The ADS125 has ranges of $\pm 10 \mathrm{~V}$ and 0 to 10 V while the ADS -126 has ranges of $\pm 2.5 \mathrm{~V}$ and 0 to 5 V . All digital inputs and three-state outputs are TTL- and CMOS-compatible. Output coding can be in two's complement, complementary two's complement, straight binary/offset binary or complementary binary/complementary offset binary.

The power requirements are $\pm 15 \mathrm{~V}$ dc and +5 V dc. These parts are available in the commercial 0 degrees Celsius to +70 degrees Celsius and military - 55 degrees Celsius to +125 degrees Celsius operating temperature range.

Typical applications include spectrum, transient, vibration and waveform analysis. This device is also ideally suited for radar, sonar, video digitization, medical instrumentation and high-speed data acquisition systems. For information on high reliability screening, contact the factory.


Figure 1. ADS-125, ADS-126 Simplified Block Diagram

| MECHANICAL DIMENSIONS INCHES (mm) | I/O CONNECTIONS |  |
| :---: | :---: | :---: |
|  | PIN | FUNCTION |
|  | 1 | Bit 12 OUT (LSB) |
|  | 2 | Bit 11 OUT |
| $\xrightarrow{\sim} \begin{aligned} & 1.101 \mathrm{MAX} \\ & (28,0)\end{aligned}$ | 3 | Bit 10 OUT Bit 9 OUT |
| 0.190 MAX | 5 | Bit 8 OUT |
| \% $(4,9)$ | 6 | Bit 7 OUT |
| \|0.010 0.018 - | 7 | Bit 6 OUT |
| $\underbrace{\text { KOVAR Pins }}_{0.010 \times 0.018}$ | 8 | Bit 5 OUT Bit 4 OUT |
|  | 10 | Bit 3 OUT |
|  | 11 | Bit 2 OUT |
| 16 17 | 12 | Bit 1 OUT (MSB) |
|  | 13 | Bit 1 OUT (MSB) |
|  | 14 | ENABLE |
|  | 15 | DIGITAL GND. |
|  | 16 | $+5 \mathrm{~V}$ |
|  | 17 | COMP BIN |
|  | 18 | REF. OUT ( +10 V dc) |
| AT 0.100 | 20 | OFFC |
| $(2,5)$ | 21 | START CONVERT |
|  | 22 | DO NOT CONNECT |
|  | 23 | DO NOT CONNECT |
| 1 | 24 | INPUT HIGH |
|  | 25 | BIPOLAR OFFSET |
|  | 26 | INPUT LOW |
| 0.900 | 27 | GAIN ADJUST |
| $\bigcirc$ | 28 | +15V |
|  | 30 | S/H INPUT |
| Notand-off from case. | 31 |  |
|  | 32 | ANALOG GND. |

ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | LIMITS | UNITS |
| :--- | :---: | :---: |
| +15V Supply (Pin 28) | 0 to +18 | Volts dc |
| -15V Supply (Pin 31) | 0 to -18 | Volts dc |
| +5V Supply (Pin 16) | -0.5 to +7.0 | Volts dc |
|  |  |  |
| Digital Inputs | -0.3 to +6.0 | Volts dc |
| (Pins 14,17,21) | -15 to +15 | Volts dc $^{\circ} \mathrm{C}$ |
| Analog Input (Pin 30) | 300 max. | ${ }^{\circ} \mathrm{C}$ |

FUNCTIONAL SPECIFICATIONS
Apply over the operating temperature range and over the operating power supply range unless otherwise specified.

| ANALOG INPUTS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range: <br> ADS-125 <br> ADS-126 <br> Input Impedance <br> Input Capacitance | $5.0$ | $\begin{gathered} \pm 10 \\ 0 \text { to }+10 \\ \pm 2.5 \\ 0 \text { to }+5 \\ 15.0 \\ 3 \end{gathered}$ | $\overline{5}$ | Volts dc <br> Volts dc <br> Volts dc <br> Volts dc <br> M ohms <br> pf |
| DIGITAL INPUTS |  |  |  |  |
| Logic Levels Logic "1" Logic "0" Logic Loading "1" Logic Loading "0" | $2.0$ | - | $\begin{array}{r} - \\ 0.8 \\ 2.5 \\ -100 \\ \hline \end{array}$ | Volts dc Volts dc $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| A/D PERFORMANCE |  |  |  |  |
| Integral Non-Linearity $+25^{\circ} \mathrm{C}$ <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Integral Non-Lin.Tempco. <br> Differential Non-Linearity $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ <br> Differential Non-Lin.Tempco. <br> Full Scale Absolute <br> Accuracy $+25^{\circ} \mathrm{C}$ $0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ <br> Unipolar Zero Error, $+25^{\circ} \mathrm{C}$ <br> Unipolar Zero Tempco Unipolar Zero Adjust Range <br> Bipolar Zero Error, $+25^{\circ} \mathrm{C}$ <br> Bipolar Zero Tempco Bipolar Zero Adjust Range Bipolar Offset Error, $+25^{\circ} \mathrm{C}$ <br> Bipolar Offset Tempco Bipolar Offset Adjust Range <br> Gain Error, +25 ${ }^{\circ} \mathrm{C}$ <br> Gain Tempco <br> Gain Error Adjust Range <br> Conversion Times: $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\pm 5$ <br> - <br> $\pm$ <br> $\pm 5$ <br> - <br> $\pm$ <br> $\pm$ <br> - | $\pm 5$ <br> - <br> - <br> - <br> - <br>  <br> $\pm 5$ <br> $\pm 6$ <br> $\pm 10$ <br> $\pm 3$ <br> $\pm 15$ <br> - <br> $\pm 3$ <br> $\pm 5$ <br> - <br> $\pm 4$ <br> $\pm 20$ | $\begin{gathered} \pm 1 / 2 \\ \pm 1 / 2 \\ \pm 3 \\ \pm 10 \\ \\ \pm 1 / 2 \\ \pm 1 / 2 \\ \pm 1 \\ \pm 2.5 \\ \\ \pm 10 \\ \pm 18 \\ \pm 32 \\ \\ \pm 5 \\ \pm 30 \\ - \\ \pm 5 \\ \pm 8 \\ - \\ \pm 8 \\ \pm 40 \\ - \\ \pm 8 \\ \pm 40 \\ - \\ \end{gathered}$ | LSB LSB LSB $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> LSB LSB LSB <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB <br> LSB <br> LSB $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ LSB <br> LSB $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ LSB <br> LSB $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ LSB LSB $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ LSB <br> nSec. nSec. nSec. |
| (12 Bits) | Over the Operating Temp. Range. |  |  |  |


| OUTPUTS | MIN. | TYP. | MAX. | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Resolution <br> Output Coding: <br> (Pin 17 Hi) <br> (Pin 17 Low) | 12 Bits <br> Straight binary/offset binary <br> Complementary binary <br> Complementary offset binary |  |  |  |
| (Note 4) | Two's complement |  |  |  |
| Comic Levels |  |  |  |  |
| Logic "1" | 2.4 | - | - | Volts dc |
| Logic "0" | - | - | 0.4 | Volts dc |
| Logic Loading "1" | - | - | -160 | $\mu \mathrm{~A}$ |
| Logic Loading "0" | - | - | 6.4 | mA |
| Internal Reference |  |  |  |  |
| Voltage, +25 ${ }^{\circ} \mathrm{C}$ | 9.98 | 10.0 | 10.02 | Volts dc |
| Drift | - | $\pm 5$ | $\pm 30$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| External Current | - | - | 1.5 | mA |

## SAMPLE/HOLD PERFORMANCE

| Slew Rate | - | 90 | - | V/uSec |
| :---: | :---: | :---: | :---: | :---: |
| Aperture Delay Time | - | 20 | - | nSec |
| Aperture Uncertainty | - | $\pm 100$ | - | pSec |
| S/H Acquisition Time to $0.01 \%$ ( 10 V step) |  |  |  |  |
| $+25^{\circ} \mathrm{C}$ | - | - | 715 | nSec |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - | - | 765 | nSec |
| $-55{ }^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ | - | - | 900 | nSec |
| (Sinusoidal Input) | - | - | 395 | nSec |
| POWER REQUIREMENTS |  |  |  |  |
| Power Supply Range: |  |  |  |  |
| +15V dc Supply | +14.25 | +15.0 | +15.75 | Volts dc |
| -15V dc Supply | -14.25 | -15.0 | -15.75 | Volts dc |
| +5V dc Supply | +4.75 | $+5.0$ | + 5.25 | Volts dc |
| Power Supply Current |  |  |  |  |
| +15V dc Supply | - | + 70 | + 82 | mA |
| -15 V dc Supply | - | - 52 | -61 | mA |
| +5V dc Supply* | - | +66 | + 71 | mA |
| Power Dissipation | - | 2.1 | 2.4 | Watts |
| Power Supply Rejection | - | - | 0.01 | \%FSR/\%V |
| PHYSICAL/ENVIRONMENTAL |  |  |  |  |
| Operating Temp. Range |  |  |  |  |
| -MC | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| -MM | - 55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| Package TypePinsWeight | 32-Pin hermetic sealed, ceramic DIP |  |  |  |
|  |  | $10 \times 0.0$ | 8 inch Ko | var |
|  |  | ounc | (12 gram |  |

* +5 V power usage at 1 TTL logic loading per data output bit.

ADS-125, ADS-126


## TECHNICAL NOTES

1. Use external potentiometers to remove system errors or the small initial errors to zero. Use a 20K Ohm trimming potentiometer for gain adjustment with the wiper tied to pin 27 (ground pin 27 for operation without adjustments). Use a 20 K Ohm trimming potentiometer with the wiper tied to pin 19 for zero/offset adjustment (leave pin 19 open for operation without adjustment).
2. Rated performance requires using good high-frequency circuit board layout techniques. The analog and digital grounds are not connected internally. Avoid groundrelated problems by connecting the digital and analog grounds to one point, the ground plane beneath the converter (versus at the power supply terminals when the power supplies are located some distance from the ground plane). Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. This prevents contamination of the analog ground by noisy digital ground currents.
3. Bypass the analog and digital supplies and the +10 V reference (pin-18) to ground with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantalum electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Bypass the +10 V reference (pin 18) to analog ground (pin 32).
4. Obtain straight binary/offset binary output coding by tying COMP BIN (pin 17) to +5 V dc or leaving it open. The device has an internal pull-up resistor on this pin. To obtain complementary binary or complementary offset binary output coding, tie the COMP BIN pin to ground. The COMP

INPUT CONNECTIONS
Table 2a. ADS-125 Input Connections

| INPUT RANGE | INPUT PIN | TIE TOGETHER |
| :--- | :---: | :---: |
| Bipolar <br> $\pm 10 \mathrm{Vdc}$ <br> Unipolar <br> 0 to +10 V dc Pin 30 | tie Pin 29 to Pin 24 <br> tie Pin 18 to Pin 25 |  |

Table 2b. ADS-126 Input Connections

| INPUT RANGE | INPUT PIN | TIE TOGETHER |
| :--- | :---: | :---: |
| Bipolar <br> $\pm 2.5 \mathrm{~V}$ | Pin 30 |  <br> tie Pin 25 to Pin 18 |
| Unipolar <br> 0 to +5 V dc | Pin 30 | tie Pin 29 to Pin 24 <br> tie Pin 25 to Pin 26 |

Table 3a. Zero and Gain Adjust for Unipolar Operation

| UNIPOLAR FSR | ZERO ADJUST <br> $+\mathbf{1 / 2}$ LSB | GAIN ADJUST <br> +FS $-1 / 2$ <br> LSB |
| :--- | :---: | :---: |
| 0 to +5 V dc <br> 0 to +10 V dc | +0.61 mV dc <br> +1.22 mV dc | +4.9982 V dc <br> +9.9963 V dc |

Table 3b. Zero and Gain Adjust for Bipolar Operation

| BIPOLAR FSR | ZERO ADJUST <br> $\mathbf{0}+\mathbf{1 / 2}$ LSB | GAIN ADJUST <br> $\mathbf{+ F S}-\mathbf{1} \mathbf{1 / 2}$ <br> LSB |
| :--- | :---: | :---: |
| $\pm 2.5 \mathrm{~V} \mathrm{dc}$ <br> $\pm 10 \mathrm{~V} \mathrm{dc}$ | +0.61 mV dc |  |
| +2.44 mV dc | +2.4985 V dc |  |
| +9.9927 V dc |  |  |

users desiring logic control of this function. In the bipolar mode, two's complement or complementary two's complement output coding is available by using the MSB output (pin 13). $\overline{M S B}$ (pin 13) does not have a three-state output.
5. The three-state outputs are enabled by connecting ENABLE (pin 14) to a logic "0" (low). MSB (pin 13) does not have a three-state output and therefore is not controlled by ENABLE.

## TIMING

Figure 2 shows the relationship between the various input signals. The timing shown in Table 1 applies over the operating temperature range and over the operating power supply range. These times are guaranteed by design.

Table 1. Signal Timing Summary

| LINE | DURATION IN <br> NANOSECONDS |
| :--- | :---: |
| START CONVERT <br> Pulse Width <br> START CONVERT Low to $\overline{E O C}$ <br> High Propagation Delay <br> START CONVERT Low to Previous <br> Output Data Invalid <br> Data Valid Before EOC <br> goes Low | 200 nSec. minimum |
| ENABLE to Output Data Valid <br> Propagation Delay | 350 nSec nsec. minimum |
| EOC Low to START CONVERT High <br> (Sinusoidal Inputs) | 25 nSec . minimum |

## CALIBRATION PROCEDURE

Removal of system errors or the small initial errors is accomplished as follows:

1. Connect the converter per Figure 3 and Table 2 for the appropriate full-scale range (FSR). Apply a pulse of 200 nanoseconds minimum to the START CONVERT input (pin 21) at a rate of 500 KHz . This rate chosen to reduce flicker if LED's are used on the outputs for calibration purposes.
2. Zero Adjustments

Apply a precision voltage reference source between the analog input and ground, refer to Table 2 for input pin. Adjust the output of the reference source per Tables 3 a and 3 b for the unipolar zero adjustment (+1/2 LSB) or the bipolar zero adjustment (zero $+1 / 2$ LSB) for the appropriate FSR. For unipolar, adjust the zero trimming potentiometer so that the output code flickers equally between 000000000000 and 00000000 0001 with the COMP BIN (pin 17) tied high (Straight Binary) or between 111111111111 and 111111111110 with the COMP $\overline{\mathrm{BIN}}$ pin tied low (Complementary Binary).
For bipolar operation, adjust the potentiometer such that the code flickers equally between 100000000000 and 10000000 0001 with COMP BIN (pin 17) tied high (offset binary) or between 011111111111 and 011111111110 with COMP BIN (pin 17) tied low (complementary offset binary). Two's comple-
ment and complementary two's complement requires the use of MSB versus MSB as given for offset binary or complementary offset binary respectively.

## 3. Full-Scale Adjustment

Set the output of the voltage reference used in step 2 to the value shown in Table 3a or 3b for the unipolar or bipolar gain adjustment ( + FS -1 $1 / 2$ LSB) for the appropriate FSR. Adjust the gain trimming potentiometer so that the output code flickers equally between 111111111110 and 111111111111 for COMP BIN (pin 17) tied high or between 000000000001 and 000000000000 for COMP BIN pin tied low. Two's Complement and Complementary Two's Complement respectively requires using MSB versus MSB.
4. To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Tables 4 and 5.

## Table 6. Dynamic Performance

| Throughput Rate | MIN | TYP | MAX | $\begin{gathered} \text { UNIT } \\ \text { S } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| (Sinusoidal Inputs) |  |  |  |  |
| $+25^{\circ} \mathrm{C}$ | 700 | - | - | KHz |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 670 | - | - | KHz |
| $-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ | 650 | - | - | KHz |
| A/D Conversion Time |  |  |  |  |
| $+25^{\circ} \mathrm{C}$ | - | - | 800 | nSec |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - | - | 850 | nSec |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - | 880 | nSec |
| Total Harmonic Distortion |  |  |  |  |
| DC to 100 KHz at Vin $=<5 \mathrm{~V}$ p-p | -65 | -70 | - | dB |
| DC to 60 KHz at Vin $=10 \mathrm{~V} \mathrm{p}-\mathrm{p}$ | -65 | -70 | - | dB |
| DC to 25 KHz at Vin $=20 \mathrm{~V}$-p | -65 | -70 | - | dB |

The performance characteristics shown in Table 6 apply over the operating temperature range and over the operating power supply range unless otherwise specified. These characteristics are guaranteed by design.

## THEORY OF OPERATION

This theory of operation describes the ADS-125/126's function in conjunction with its internal sample-and-hold amplifier for digitizing sinusoidal signals. The ADS-125/126 employs a subranging A/D conversion architecture with digital error correction. Also known as a two-step method of conversion, this technique uses a single 7-bit flash converter twice in the conversion process to yield a final resolution of 12 bits. Refer to the connection diagram, block diagram, and timing diagram as needed.

The ADS-125/126 guarantees a 650 KHz throughput rate over the temperature range when the START CONVERT pulse of 200 nanoseconds is provided at a 650 KHz rate. The 650 KHz rate is based upon sinusoidal input frequencies up to those specified in the harmonic distortion specifications. The acquisition time for pulse or DC level signals is longer and listed under the acquisition specifications ( 10 V step).

The ADS-125/126 is in the sample mode when the S/H CONTROL pin is high ( $\mathrm{S} / \mathrm{H}$ is in high-state on power-up). The START CONVERT pulse should be given at a time delay equal to the desired acquisition time minus the 10 nanosecond delay from START CONVERT high to S/H CONTROL low. This assures the samplehold has the minimum required acquisition time for the
particular application mode. Sinusoidal inputs being digitized by utilizing a repetitive START CONVERT pulse will automatically give the appropriate acquisition time when continuously sampling.

Upon going into the hold mode, there will be a 225 nanosecond delay before $\overline{E O C}$ goes high and the A/D conversion begins. This consists of the remaining 190 nanoseconds of the START CONVERT ( 10 nanoseconds is part of the acquisition time) and a 35 nanosecond maximum delay from START CONVERT low to EOC high. The hold mode settling time and input settling time requirements required for the first pass of the A/D conversion are met when observing this time.

After conversion is initiated, switch S1 of the ADC closes and S2 opens. The analog input, having been configured for the appropriate input range, is buffered and then digitized by the 7-bit flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7-bit digital-to-analog converter. The DAC has 13 bits of linearity.

When the first pass finishes, S2 closes and S1 opens. The output of the DAC is then subtracted from the analog input. The result is a voltage difference between the first 7-bit digitization and the analog input. This voltage difference is amplified and converted by the 7-bit ADC. The result of this second conversion is then latched to determine the least seven significant bits. The outputs from the two registers are then combined by the digital correction logic to produce a 12-bit word. EOC goes low, indicating the conversion is complete, and the output passes to the three-state output buffers.

Once the second step of the flash ADC is finished, the analog input can change even though the conversion cycle has not been completed ( $\overline{\mathrm{EOC}}$ going low). The Sample/Hold Control output goes high shortly before EOC goes low, indicating that the $\mathrm{S} / \mathrm{H}$ is back sampling the input. This feature improves the overall throughput rate of the ADS-125/126.

Data from the previous conversion would be valid up to 350 nanoseconds after, the falling edge of the START CONVERT pulse. Data from the new conversion is valid a minimum of 25 nanoseconds before EOC goes low and valid up to 350 nanoseconds after the falling edge of the next START CONVERT pulse. There is a 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid at the device output.

The overall throughput rate of the ADS-125/126 for sinusoidal inputs consists of 395 nanoseconds for the acquisition time, 225 nanoseconds for the START CONVERT and min-max propagation delays, 880 nanoseconds for A/D conversion time minus 30 nanoseconds for the S/H CONTROL pin. A throughput time of 1470 nanoseconds is obtained and a 650 KHz throughput rate is realized.

Combining the A/D and S/ $\overline{\mathrm{H}}$ in one device allows the ADS-125/ 126 to guarantee a throughput rate of 650 KHz over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the complete system. Retriggering of the START CONVERT pulse before EOC goes low will not initiate a new conversion.


| UNIPOLAR SCALE | INPUT RANGES,VOLTS dc |  | OUTPUT CODING |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Straight Binary | Comp. Binary |
|  | 0 to +10V | 0 to +5V | MSB LSB | MSB LSB |
| +FS-1LSB | +9.9976V | +4.9988V | 111111111111 | 000000000000 |
| 7/8 FS | +8.7500V | +4.3750V | 111000000000 | 000111111111 |
| 3/4 FS | +7.5000V | +3.7500V | 110000000000 | 001111111111 |
| 1/2 FS | +5.0000V | +2.5000V | 100000000000 | 011111111111 |
| 1/4 FS | +2.5000V | +1.2500V | 010000000000 | 101111111111 |
| 1/8 FS | +1.2500V | +0.6250V | 001000000000 | 110111111111 |
| 1 LSB | +0.0024V | +0.0012V | 000000000001 | 111111111110 |
| 0 | 0.0000 V | 0.0000 V | 000000000000 | 111111111111 |

Table 5. OUTPUT CODING FOR BIPOLAR OPERATION

| BIPOLAR |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCALE |

## ORDERING INFORMATION

| MODEL NO. | OPER. TEMP. RANGE | SEAL |
| :--- | :---: | :--- |
| ADS-125MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Hermetic |
| ADS-126MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Hermetic |
| ADS-125MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetic |
| ADS-126MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetic |

## ACCESSORIES

$$
\begin{array}{ll}
\text { Part Number } & \text { Description } \\
\text { TP20K } & \text { Trimming Potentiometers } \\
& \text { (Two required) }
\end{array}
$$

Receptacle for PC board mounting can be ordered through AMP Inc., Part \# 3-331272-8 (Component Lead Socket),32 required.

For high reliability versions of the ADS-125 and the ADS-126 contact DATEL.

# ADS-21AC Low-Power, 12-Bit, 1.3 MHz Sampling A/D Converter 

## FEATURES

- 12-Bit resolution
- 1.3 MHz throughput rate
- S/H included
- Single 46-pin DIP


## GENERAL DESCRIPTION

DATEL's ADS-21AC Sampling Converter combines a 12-bit A/D hybrid and a S/H hybrid (the ADC-505 and SHM-45) in one space-saving package. The ADS-21AC functional block diagram shows the A/D conversion technique used to achieve the 1.3 MHz throughput rate in a conservative low-power design. Designed and manufactured at DATEL's modern, certified hybrid assembly facility using state-of-theart integrated circuits, the ADS-21AC provides the highest quality and performance for signal processing applications.
The ADS-21AC's 1.3 MHz throughput rate can typically be increased to about 1.5 MHz before any performance degradation. This superior performance gives design engineers a highresolution, high-speed A/D capable of easily meeting the 1.3 MHz throughput rate for many signal processing applications.
The ADS-21AC features six pin-programmable input ranges: 0 to $+10 \mathrm{~V}, 0$ to $-5 \mathrm{~V}, 0$ to $-10 \mathrm{~V}, 0$ to $-20 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V} \mathrm{dc}$. The input impedance is specified at 1.0 K ohm. Other specifications include no missing codes over temperature, a maximum gain tempco of $\pm 40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a maximum differential linearity tempco of $\pm 2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Power required by both models is $+/-15 \mathrm{~V}$ dc and $+/-5 \mathrm{~V}$ dc at 2.7 W maximum.

All digital inputs and three-state outputs are TTL-compatible. Output coding can be selected as straight binary/offset binary or complementary binary/complementary offset binary by using the COMP BIN pin. An overflow pin indicates when inputs are below or above the normal full-scale range.
Manufactured using thick-film and thin-film hybrid technology, this converter's remarkable performance is based on a digital subranging architecture. DATEL further enhances this technology by using a proprietary custom chip and unique laser trimming schemes. The ADS-21AC uses hermetically sealed hybrids packaged in a 46 -pin DIP capable of operation over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
These devices are ideally suited for spectrum, waveform, vibration, and transient analysis applications in military and industrial instrumentation systems. For information on versions with high reliability screening or extended temperature operation, contact the factory.


Figure 1. ADS-21AC Functional Diagram


Figure 2. Mechanical Dimensions

| ABSOLUTE MAXIMUM RATINGS |  |  |  |
| :---: | :---: | :---: | :---: |
| PARAMETERS | minimum | MAXIMUM | UNITS |
| +15V Supply (Pin 31). | -0.3 | + 18 | Volts dc |
| -15V Supply (Pin 45). | +0.3 | -18 | Volts dc |
| +5V Supply (Pin 9 ) | -0.5 | +7 | Volts dc |
| -5V Supply (Pin 42) | +0.5 | -7 | Volts dc |
| Digital Inputs |  |  |  |
| (Pins 3, 10, 34) | -0.3 | +5.5 | Volts dc |
| Analog Input (Pin 39) | -15 | +15 | Volts dc |
| Lead temp. (10 Sec.). |  | 300 | ${ }^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS

Apply over the operating temperature range and over the operating power supply range unless otherwise specified. For test aspects, contact the factory.


| DESCRIPTION | MIN. TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: |
| PERFORMANCE FOR $\pm 10 \mathrm{~V}$ RANGE |  |  |  |
| Integral Nonlinearity |  |  |  |
| $\underline{+25}{ }^{\circ} \mathrm{C}$. | - - | $\pm 0.0125$ | $\% \mathrm{FSR}_{ \pm}{ }^{1 / 2}$ LSB |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - - | $\pm 0.0125$ | $\% \mathrm{FSR}_{ \pm}{ }^{1 / 2} \mathrm{LSB}$ |
| Integral Nonlin. Tempco | - - | $\pm 3$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| Differential Nonlinearity: |  |  |  |
| $+25^{\circ} \mathrm{C}$ | - - | $\pm 0.0125$ | \%FSR ${ }^{1 / 2}$ LSB |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - - | $\pm 0.0125$ | \%FSR $\pm 1 / 2$ LSB |
| Differential Nonlin Tempco | - - | $\pm 2$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Absol. Ac- |  |  |  |
| $+25^{\circ} \mathrm{C}$ | - $\pm 5$ | $\pm 12$ | LSB |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - $\pm 6$ | $\pm 15$ | LSB |
| Unipolar Zero Error, $\mathbf{+ 2 5}^{\circ} \mathrm{C}$ | $\pm 2$ | $\pm 5$ | LSB |
| Unipolar Zero Tempco | $\pm 13$ | $\pm 25$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| Bipolar Zero Error | - - | $\pm 5$ | LSB |
| Bipolar Zero Tempco | $\pm 13$ | $\pm 25$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| Bipolar Offset Error, |  |  |  |
| $+25^{\circ} \mathrm{C}$ | $\pm 2$ | $\pm 8$ | LSB |
| Bipolar Offset Tempco | $\pm 17$ | $\pm 40$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Gain Error, $+25^{\circ} \mathrm{C}$ | $\pm 3$ | $\pm 8$ | LSB |
| Gain Tempco. | $\pm 18$ | $\pm 40$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Conversion Times: |  |  |  |
| $+25^{\circ} \mathrm{C}$ | 750 | 770 | $n \mathrm{Sec}$ |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - - | 825 | nSec |
| Throughput Rate: |  |  |  |
| $+25^{\circ} \mathrm{C}$ | 1.3 | - | MHz |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \ldots . . . .$.No Missing Codes (12 Bits): | 1.1 | - | MHz |
|  | Over the O | perating | emp. Range |
| POWER SUPPLY REQUIREMENTS |  |  |  |
| Power Supply Range: |  |  |  |
| +15V dc Supply | +14.25 +15 | +15.75 | Volts dc |
| -15V dc Supply | -14.25-15 | -15.75 | Volts dc |
| +5V dc Supply | $+4.75+5$ | +5.25 | Volts dc |
| -5V dc Supply | -4.75-5 | -5.25 | Volts dc |
| Power Supply Current: |  |  |  |
| +15V Supply | +45 | +60 | mA |
| -15V Supply | -35 | -50 | mA |
| +5V Supply | +65 | +100 | mA |
| -5V Supply | -150 | -210 | mA |
| Power Dissipation | 2.3 | 2.7 | Watts |
| Power Supply Rejection . . | 0.01 | 0.05 | \%FSRV/\%V |
| PHYSICAL-ENVIRONMENTAL |  |  |  |
| Operating Temp. |  |  |  |
| Range* . . . . . | 0 - | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  |  |  |
| Range | -65 - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Package Type | 46-pin DIP |  |  |
| Pins | 0.020 brass |  |  |
| Weight | $202(50 \mathrm{~g}) \mathrm{app}$ |  |  |

*For extended temperature range versions, contact the factory.

## TECHNICAL NOTES

1. Use external potentiometers to remove system errors or the small initial errors to zero. Use a 20 K trimming potentiometer for gain adjustment with the wiper tied to pin 36 (ground pin 36 for operation without adjustments). Use a 20 K trimming potentiometer with the wiper tied to pin 37 for zero/ offset adjustment (leave pin 37 open for operation without adjustment).
2. Rated performance requires using good high frequency circuit board layout techniques. The analog and digital grounds are connected internally. Avoid ground-related problems by connecting the digital and analog grounds to one point, the ground plane beneath the converter (versus at the power supply terminals when the power supplies are located some distance from the ground plane). Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. This prevents contamination of the analog ground by noisy digital ground currents.

3．Bypass all the analog and digital supplies and the +10 V reference（pin 43 ）to ground with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantalum elec－ trolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor． Bypass the +10 V reference（pin 43）to analog ground （pin 30）．The -5 V dc supply is treated as an analog supply and analog ground（pins 24－30）should be treated as its return path for decoupling purposes．
4．The COMP BIN input（pin 34）allows selection of binaryl offset binary or complementary binary／complementary off－ set binary．Refer to Table 2 for the desired coding selection． The COMP BIN pin has an internal pull－up resistor and is TTL－compatible for those users desiring logic control of this function．

5．An overflow signal，pin 33，indicates when analog input sig－ nals are below or above the desired full－scale range．The overflow pin also has a three－state output and is enabled by pin 10 （Enable for bits 1 through 12 and overflow．）
6．The internal Sample／／̄old control signal goes low following the rising edge of a start convert pulse and high 30 nano－ seconds minimum before $\overline{\mathrm{EOC}}$ goes low．This $\mathrm{S} / \overline{\mathrm{H}}$ low signal indicates that the converter can accept a new analog input．

Table 1．Input／Output Connections

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | N／C | 24 | ANA GND |
| 2 | DIG GND | 25 | ANA GND |
| 3 | START CONVERT | 26 | ANA GND |
| 4 | DIG GND | 27 | ANA GND |
| 5 | DIG GND | 28 | ANA GND |
| 6 | EOC | 29 | ANA GND |
| 7 | DIG GND | 30 | ANA GND |
| 8 | N／C | 31 | ＋15V |
| 9 | ＋5V | 32 | N／C |
| 10 | ENABLE | 33 | OVERFLOW |
| 11 | N／C | 34 | COMP BIN |
| 12 | BIT 1（MSB） | 35 | N／C |
| 13 | BIT 2 | 36 | GAIN ADJUST |
| 14 | BIT 3 | 37 | OFFSET ADJUST |
| 15 | BIT 4 | 38 | BIAS |
| 16 | BIT 5 | 39 | INPUT |
| 17 | BIT 6 | 40 | RANGE |
| 18 | BIT 7 | 41 | ANA GND |
| 19 | BIT 8 | 42 | $-5 V$ |
| 20 | BIT 9 | 43 | ＋10V REF OUT |
| 21 | BIT 10 | 44 | S／H OUT |
| 22 | BIT 11 | 45 | －15V |
| 23 | BIT 12（LSB） | 46 | N／C |

Table 2．Input Connections

| INPUT VOLTAGE RANGE | CONNECT INPUT PIN 38 TO： | $\begin{gathered} \text { CONNECT } \\ \text { PIN } 40 \\ \text { (RANGE) TO: } \end{gathered}$ | BINARY／ OFFSET BINARY | COMP．BINARY／ COMP．OFFSET BINARY |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | CONNECT PIN 34 TO： | CONNECT PIN 34 TO： |
| 0 to -5 V | 39 | 44 | － | 2，4，5，7 |
| 0 to -10 V | － | 44 | － | 2，4，5，7 |
| 0 to -20 V | 44 | 44 | － | 2，4，5，7 |
| 0 to +10 V | $\begin{gathered} \text { EXT. } \\ -10 \mathrm{~V} \text { Ref. } \end{gathered}$ | 44 | 2，4，5，7 | － |
| $\pm 5 \mathrm{~V}$ | 39 | 43 | 2，4，5，7 | － |
| $\pm 10 \mathrm{~V}$ | － | 43 | 2，4，5，7 | － |

[^3]

## CALIBRATION PROCEDURE

Removal of system errors or the small initial errors is accomplished as follows：
1．Connect the converter per Figure 3 and Table 2 for the appropriate full－scale range（FSR）．Apply a pulse of 100 nanoseconds minimum to the START CONVERT input （pin 3）at a rate of 500 KHz ．This rate chosen to reduce flicker if LED＇s are used on the outputs for calibration purposes．

2．Zero Adjustment．
Apply a precision voltage reference source between the ana－ log input（pin 39）and ground（pin 24）．Adjust the output of the reference source per Table 4a and 4b for the unipolar zero adjustment（ $+1 / 2$ LSB）or the bipolar zero adjustment （zero $+1 / 2$ LSB）for the appropriate FSR．Adjust the zero／off－ set trimming potentiometer so that the output code flickers equally between 000000000000 and 000000000001 or between 111111111111 and 111111111110 depending on the output coding selected per Tables 2 and 6.
For bipolar operation，adjust the potentiometer until the dis－ played code flickers equally between 100000000000 and 100000000001 with COMP BIN tied high or between 0111 11111111 and 0111.11111110 with COMP BIN tied low．Re－ fer to Table 5.

3．Full－Scale Adjustment．
Set the output of the voltage reference used in step 2 to the value shown in Table 4a or 4b for the unipolar or bipolar gain adjustment（＋FS－ $11 / 2 \mathrm{LSB}$ ）for the appropriate FSR． Adjust the gain trimming potentiometer so that the output code flickers equally between 111111111110 and 11111111 1111 or between 000000000001 and 000000000000 depending on the output coding selected per Tables 2 and 4.

4．To confirm proper operation of the device，vary the precision reference voltage source to obtain the output coding listed in Tables 5 and 6.


Figure 4. Timing Diagram

## TIMING

Figure 4 shows the relationship between the various input signals. The timing cited in Table 3 applies over the operating temperature range and over the operating power supply range. These times are guaranteed by design.

Table 3. Signal Timing Summary

| LINE | DURATION IN NANOSECONDS |
| :--- | :---: |
| Start Convert | 100 nSec maximum |
| Analog Input Settling Time | 150 nSec minimum |
| Start Convert Low to $\overline{\text { EOC }}$ <br> High Propagation Delay | 35 nSec maximum |
| Start Convert Low to Previous <br> Output Data Invalid | 350 nSec minimum |
| Data Valid Before $\overline{\text { EOC }}$ <br> Goes Low | 25 nSec minimum |
| Enable to Output Data Valid <br> Propagation Delay | 10 nSec maximum |

## THEORY OF OPERATION

The sample-and-hold is used to capture fast signals for the ADC to then digitize. The ADS-21AC consists of a fast sample-andhold device (SHM-45) coupled to a high-performance analog-to-digital converter (ADC-500). Figure 5 is a detailed block diagram showing DATEL's SHM-45 along with the ADC-500's internal registers and logic. The ADC-500 used in the

ADS-21AC employs a subranging architecture with digital error correction. Also known as a two-step method of conversion, this technique uses a single 7 -bit flash converter twice in the conversion process to yield a final resolution of 12 bits. Refer to the Timing Diagram shown in Figure 4 for further clarification.

The SHM-45 used in the ADS-21AC acquires the input signal on the internal hold capacitor ( 200 nanoseconds maximum acquisition time to $0.01 \%$ ). The SHM-45 is then put into the hold mode prior to the analog-to-digital conversion. In the hold mode, the SHM-45 requires a maximum of 100 nanoseconds to have its output buffer settle to $0.01 \%$ accuracy. The ADC-500 requires a maximum of 150 nanoseconds since the previous conversion for the Input signal to settle before initiating a conversion. The input of the ADC- 500 starts settling to its final value while the SHM-45 is in the acquisition mode. The missing 50 nanoseconds of the required maximum analog input settling time is made up by the time the sample/hold is in the acquisition mode. Thus by the end of the SHM-45's hold mode settling time, the ADC-500's input is fully settled.

The SHM-45 is in the sample mode when the internal ADC-500's S/H control is high. During this period of time, the $A / D$ is not performing a conversion.

The $\mathrm{S} / \overline{\mathrm{H}}$ control pin goes low after the rising edge of the start convert pulse, a minimum of 10 nanoseconds and a maximum of 25 nanoseconds later. To assure the SHM has 200 nSec maximum acquisition time, the start convert pulse should be given a minimum of 190 nanoseconds after the desired start of the acquisition time. The width of the start convert pulse should be 100 nsec minimum to assure the hold mode settling time of 100 nanoseconds is observed. The 100 nanoseconds takes into


Figure 5. Detailed Block Diagram
account the min-max propagation delays of the start convert high to $\mathrm{S} / \overline{\mathrm{H}}$ control low propagation delays and the start convert low to EOC high propagation delays.

The analog input, having been configured for the appropriate range, is buffered and then digitized by the 7 bit flash analog-to-digital converter to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7 -bit digital-to-analog converter. This DAC has 13 bits of linearity.

The first pass finished, internal switching occurs effectively subtracting the output of the DAC from the analog input. The result is a voltage difference between the first 7-bit digitization and the analog input. This voltage difference is amplified and converted by the 7 -bit analog-to-digital converter. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then added by the digital correction logic to produce a 12-bit word. EOC goes low, indicating the conversion is complete, and the output is present at the three-state output buffers.

Once the second step of the flash analog-to-digital converter is finished, the analog input can change even though the conversion cycle has not been completed (EOC going low). The internal Sample/Hold control signal line goes low a minimum of 30 nanoseconds before EOC goes low, indicating that the SHM-45 can be put back into the sample mode. This feature improves the overall throughput of the ADC-SHM system.

Data from the previous conversion would be valid up to 350 nanoseconds after the falling edge of the start convert pulse. Data from the new conversion is valid a minimum of 25 nanoseconds before EOC goes low and valid up to 350 nanoconds after the falling edge of the next start convert pulse. There is 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid.

The overall throughput of the ADS-21AC using the ADC-500 and the SHM-45 internally consists of 200 nanoseconds for the sample time, 100 nanoseconds for the hold and input settling time, 15 nanoseconds for observance of min-max propagation delays and 470 nanoseconds for the conversion process ( $\mathrm{S} / \overline{\mathrm{H}}$ control pin saves 30 nanoseconds). However, total guaranteed
throughput of the ADS-21AC is a maximum of 770 nanoseconds for the system for a guaranteed throughput rate of 1.3 MHz . Retriggering of the start convert pulse before $\overline{\mathrm{EOC}}$ goes low will not initiate a new A/D conversion.

The performance characteristics shown in Table 7 and Figure 6 apply over the operating temperature range and over the operating power supply range unless otherwise specified. These characteristics are guaranteed by design.

Table 4a. Zero And Gain Adjust For Unipolar Use

| UNIPOLAR FSR | ZERO ADJUST <br> $+1 / 2 ~ L S B ~$ | GAIN ADJUST <br> +FS $-11 / 2$ LSB |
| :---: | :---: | :---: |
| 0 to -5 V | -0.61 mV | -4.9982 V |
| 0 to -10 V | -1.22 mV | -9.9963 V |
| 0 to -20 V | -2.44 mV | -19.9927 V |
| 0 to +10 V | +1.22 mV | +9.9963 V |

Table 4b. Zero And Gain Adjust For Bipolar Use

| BIPOLAR FSR | ZERO ADJUST <br> ZERO $+1 / 2$ <br> LSB | GAIN ADJUST |
| :---: | :---: | :---: |
| +FS $-\mathbf{1} 1 / 2$ LSB |  |  |
| $\pm 10 \mathrm{~V} \mathrm{dc}$ | +2.44 mV | +9.9927 V dc |
| $\pm 5 \mathrm{Vdc}$ | +1.22 mV | +4.9963 Vdc |

Table 5. Output Coding for Bipolar Operation

| BIPOLAR SCALE | INPUT RANGES VOLTS dc |  | OUTPUT COMING |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | OFFSET BINARY | COMP. OFFSET BINARY |
|  | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | MSB LSB | MSB LSB |
| + FS - 1 LSB | +4.9976V | +9.9951V | 111111111111 | 000000000000 |
| $+3 / 4 \mathrm{FS}$ | +3.7500V | +7.5000V | 111000000000 | 000111111111 |
| + $1 / 2 \mathrm{FS}$ | $+2.5000 \mathrm{~V}$ | $+5.0000 \mathrm{~V}$ | 110000000000 | 001111111111 |
| 0 | 0.0000 V | 0.0000 V | 100000000000 | 011111111 1 11 |
| - $1 / 2$ FS | -2.5000V | $-5.0000 \mathrm{~V}$ | 010000000000 | 101111111111 |
| $-3 / 4 \mathrm{FS}$ | -3.7500V | -7.5000V | 001000000000 | 110111111111 |
| -FS + 1 LSB | -4.9976V | -9.9951V | 000000000001 | 111111111110 |
| -FS | -5.0000V | $-10.0000 \mathrm{~V}$ | 000000000000 | 111111111111 |

Table 6. Output Coding For Unipolar Operation

| UNIPOLAR SCALE | INPUT RANGES VOLTS dc |  |  |  | OUTPUT CODING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | STRAIGHT BINARY |  |  | COMP. BINARY |  |  |
|  | 0 to -5V | 0 to -10V | 0 to +10V | 0 to -20V | MSB |  | LSB | MSB |  | LSB |
| + FS -1 LSB | -4.998V | -9.9976V | $+9.9976 \mathrm{~V}$ | -19.9951V | 1111 | 1111 | 1111 | 0000 | 0000 | 0000 |
| $7 / 8 \mathrm{FS}$ | -4.375V | -8.750V | +8.750V | -17.500V | 1110 | 0000 | 0000 | 0001 | 1111 | 1111 |
| $3 / 4 \mathrm{FS}$ | -3.750V | -7.500V | $+7.500 \mathrm{~V}$ | -15.00V | 1100 | 0000 | 0000 | 0011 | 1111 | 1111 |
| $1 / 2 \mathrm{FS}$ | -2.500V | $-5.00 \mathrm{~V}$ | $+5.00 \mathrm{~V}$ | -10.00V | 1000 | 0000 | 0000 | 0111 | 1111 | 1111 |
| $1 / 4 \mathrm{FS}$ | -1.250V | $-2.500 \mathrm{~V}$ | $+2.500 \mathrm{~V}$ | $-5.000 \mathrm{~V}$ | 0100 | 0000 | 0000 | 1011 | 1111 | 1111 |
| $1 / 8 \mathrm{FS}$ | -0.625V | -1.250V | +1.250V | -2.500V | 0010 | 0000 | 0000 | 1101 | 1111 | 1111 |
| 1 LSB | -0.0012V | -0.0024V | $+0.0024 \mathrm{~V}$ | -0.0049V | 0000 | 0000 | 0001 | 1111 | 1111 | 1110 |
| 0 | 0.0000 V | 0.0000 V | 0.000 V | 0.0000 V | 0000 | 0000 | 0000 | 1111 | 1111 | 1111 |




Figure 6. Harmonic Distortion Performance
Table 7. Performance Characteristics At

## Different Temperatures

| CHARACTERISTICS | VALUE |
| :---: | :---: |
| Conversion Rate (Changing Inputs): <br> $+25^{\circ} \mathrm{C}$ | 1.3 MHz minimum <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Harmonic Distortion (Below E5) |  |
| $+25^{\circ} \mathrm{C}$ |  |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -72 dB minimum minimum |


| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| MODEL NO. | TEMP RANGE | THROUGHPUT |
| ADS-21AC* | 0 to $+70^{\circ} \mathrm{C}$ | 1.3 MHz |
| *Contact factory for high reliability or extended temperature range versions. |  |  |

## FEATURES

- 12-Bit resolution
- 1.0 MHz throughput rate
- S/H included
- Single 46-pin DIP


## GENERAL DESCRIPTION

DATEL's ADS-22AC sampling converter combines a 12 -bit A/D hybrid and a S/H hybrid (the ADC-505 and SHM-45) in one space - saving package. The ADS-22AC functional block diagram at the right shows the A/D conversion technique used to achieve the 1.0 MHz throughput rate in a conservative low power design. Designed and manufactured at DATEL's modern, certified hybrid assembly facility using state of the art integrated circuits, the ADS-22AC provides the highest quality and performance for signal processing applications.
The ADS-22AC's 1.0 MHz throughput rate can typically be increased to about 1.25 MHz before any performance degradation. This superior performance gives design engineers a high-resolution, high-speed A/D capable of easily meeting the 1.0 MHz throughput rate for many signal processing applications.
The ADS-22AC features six pin-programmable input ranges: 0 to $+10 \mathrm{~V}, 0$ to $-5 \mathrm{~V}, 0$ to $-10 \mathrm{~V}, 0$ to $-20 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V} \mathrm{dc}$. The input impedance is specified at 1.0 K ohms. Other specifications include no missing codes over temperature, a maximum gain tempco of $\pm 40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a maximum differential linearity tempco of $\pm 2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Power required by both models is $\pm 15 \mathrm{~V}$ dc and $\pm 5 \mathrm{~V}$ dc at 2.8 W maximum.
All digital inputs and three-state outputs are TTL-compatible. Output coding can be in straight binaryloffset binary or complementary binary/complementary offset binary by using the COMP BIN pin. An overflow pin indicates when inputs are below or above the normal full-scale range.
Manufactured using thick-film and thin-film hybrid technology, this converter's remarkable performance is based on a digital subranging architecture. DATEL further enhances this technology by using a proprietary custom chip and unique laser trimming schemes. The ADS-22AC uses hermetically sealed hybrids packaged in a 46-pin DIP capable of operation over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
These devices are ideally suited for spectrum, waveform, vibration, and transient analysis applications in military and industrial instrumentation systems. For information on versions with high reliability screening or extended temperature operation, contact the factory.


Figure 1. ADS-22AC Functional Diagram


Figure 2. Mechanical Dimensions

| ABSOLUTE MAXIMUM RATINGS |  |  |  |
| :---: | :---: | :---: | :---: |
| PARAMETERS | MINIMUM | MAXIMUM | UNITS |
| +15V Supply (Pin 31) | -0.3 | + 18 | Volts dc |
| -15V Supply (Pin 45) | +0.3 | -18 | Volts dc |
| +5V Supply (Pin 9) | -0.5 | +7 | Volts dc |
| -5V Supply (Pin 42) | +0.5 | -7 | Volts dc |
| Digital Inputs |  |  |  |
| (Pins 3, 10, 34) | -0.3 | +5.5 | Volts dc |
| Analog Input (Pin 39) . | -15 | +15 | Volts dc |
| Lead temp. (10 Sec.) |  | 300 | ${ }^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS

Apply over the operating temperature range and over the operating power supply range unless otherwise specified. For test aspects, contact the factory.

| DESCRIPTION | MIN. | TYP. | MAX. UNITS |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |
| Input Voltage Ranges | - |  | 0 to +10 | - | Volts dc |
|  | - | 0 to -5 V | - | Volts dc |
|  | - | 0 to -10 V | - | Volts dc |
|  | - | 0 to -20V | - | Volts dc |
|  | - | $\pm 10, \pm 5$ | - | Volts dc |
| Input Impendance $\quad \square$ |  |  |  |  |
| 0 to $-10 \mathrm{~V}, 0$ to +10 V , |  |  |  |  |
| 0 to -20V, +10V .. | - | 1K | - | ohm |
| 0 to $-5 \mathrm{~V}, \pm 5 \mathrm{~V}$ | - | 500 | - | ohms |
| Logic Levels: Logic 1 | 2.0 | - | - | Volts dc |
| Logic 0 | - | - | 0.8 | Volts dc |
| Logic Leading: Logic 1 | - | - | 2.5 | $\mu \mathrm{A}$ |
| Logic 0 | - | - | -100 | $\mu \mathrm{A}$ |
| OUTPUTS |  |  |  |  |
| Output Coding Options: | straight binary/offset binary complementary binary complementary offset binary |  |  |  |
| Logic Levels: Logi | 2.4 | - | - | Volts dc |
|  | - | - | 0.4 | Volts dc |
| Logic Leading: Logic 1 | - | - | -160 | $\mu \mathrm{A}$ |
| Logic $0 .$. | - | - | 6.4 | mA |
| Internal Reference (Pin 43) |  |  |  |  |
| Voltage, $\mathbf{+ 2 5}^{\circ} \mathrm{C}$. | 9.98 | - | 10.02 | Volts dc |
| Drift | - | $\pm 5$ | $\pm 30$ | PPM $/{ }^{\circ} \mathrm{C}$ |
| External Current (for Pin 39). | - | - | 1.5 | mA |
| SAMPLE MODE DYNAMICS |  |  |  |  |
| Frequency Response: Small Signal (-3dB) | - | 16 | - | MHz |
| Slew Rate | - | 300 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| SAMPLE-TO-HOLD SWITCHING |  |  |  |  |
| Aperture Display Time | - | 6 | - | nS |
| Aperture Uncertainty (Jitter) | - | $\pm 50$ | - | pS |
| Settling Time: $10 \mathrm{~V} \text { to } \pm .01 \% \mathrm{FS}$ |  |  |  |  |
| ( $\pm \mathbf{1 m V} \ldots \ldots$. | - | 60 | 100 | nS |
| $\begin{aligned} & 10 \mathrm{~V} \text { to } \pm .1 \% \mathrm{FS} \\ & ( \pm 10 \mathrm{mV}) \end{aligned}$ | - | 40 | - | nS |
| DYNAMIC PERFORMANCE |  |  |  |  |
| Feedthrough Rejection .... | $\overline{7}$ | -74 | - | dB |
| Signal to Noise Ratio (SNR) | -72 | -80 below FS | - | dB |
| Inband Harmonics (see Fig 6) |  |  |  |  |
| dc to 100 KHz | -72 | -80 below FS | - | dB |
| 100KHz to 500 KHz FS | -72 | -75 below FS | - | dB |
| HOLD-TO-SAMPLE DYNAMICS |  |  |  |  |
| Acquisition Time: |  |  |  |  |
| 10 V step to $\pm 1.0 \mathrm{mV}$ (.01\% FS) | - | 160 | 200 | nS |
| 10 V step to $\pm 10 \mathrm{mV}$ |  |  |  |  |
| (.1\% FS) . . . . . . . . . . . . | - | 100 | 170 | nS |


*For extended temperature range versions, contact the factory.
TECHNICAL NOTES

1. Use external potentiometers to remove system errors or the small initial errors to zero. Use a 20K trimming potentiometer for gain adjustment with the wiper tied to pin 36 (ground pin 36 for operation without adjustments). Use a 20 K trimming potentiometer with the wiper tied to pin 37 for zero/ offset adjustment (leave pin 37 open for operation without adjustment).
2. Rated performance requires using good high frequency circuit board layout techniques. The analog and digital grounds are connected internally. Avoid ground-related problems by connecting the digital and analog grounds to one point, the ground plane beneath the converter(versus at the power supply terminals when the power supplies are located some distance from the ground plane). Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. This prevents contamination of the analog ground by noisy digital ground currents.
3. Bypass all the analog and digital supplies and the +10 V reference (pin 43 ) ground with a $4.7 \mu \mathrm{~F}, 25 \mathrm{~V}$ tantalum electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Bypass the +10 V reference (pin 43) to analog ground (pin 30). The -5 V dc supply is treated as an analog supply and analog ground (pins 24-30) should be treated as its return path for decoupling purposes.
4. The COMP BIN input (pin 34) allows selection of binaryl offset binary or complementary binary/complementary offset binary. Refer to Table 2 for the desired coding selection. The COMP BIN pin has an internal pull-up resistor and is TTL compatible for those users desiring logic control of this function.
5. An overflow signal, pin 33 , indicates when analog input signals are below or above the desired full-scale range. The overflow pin also has a three-state output and is enabled by pin 10 (Enable for bits 1 through 12 and overflow).
6. The internal Sample/Hold control signal goes low following the rising edge of a start convert pulse and high 30 nanoseconds minimum before $\overline{E O C}$ goes low. This S/H low signal indicates that the converter can accept a new analog input.

Table 1. Input/Output Connections

| PIN | FUNCTION | PIN | FUCTION |
| :---: | :--- | ---: | :--- |
| 1 | N/C | 24 | ANA GND |
| 2 | DIG GND | 25 | ANA GND |
| 3 | START CONVERT | 26 | ANA GND |
| 4 | DIG GND | 27 | ANA GND |
| 5 | DIG GND | 28 | ANA GND |
| 6 | EOC | 29 | ANA GND |
| 7 | DIG GND | 30 | ANA GND |
| 8 | N/C | 31 | +15V |
| 9 | +5V | 32 | N/C |
| 10 | ENABLE | 33 | OVERFLOW |
| 11 | N/C | 34 | COMP BIN |
| 12 | BIT 1 (MSB) | 35 | N/C |
| 13 | BIT 2 | 36 | GAIN ADJUST |
| 14 | BIT 3 | 37 | OFFSET ADJUST |
| 15 | BIT 4 | 38 | BIAS |
| 16 | BIT 5 | 39 | INPUT |
| 17 | BIT 6 | 40 | RANGE |
| 18 | BIT 7 | 41 | ANA GND |
| 19 | BIT 8 | 42 | -5V |
| 20 | BIT 9 | 43 | +10V REF OUT |
| 21 | BIT 10 | 44 | S/H OUT |
| 22 | BIT 11 | 45 | - 15V |
| 23 | BIT 12 (LSB) | 46 | N/C |

Table 2. Input Connections

| INPUT <br> VOLTAGE <br> RANGE | CONNECT <br> INPUT PIN <br> 38 TO: | CONNECT <br> PIN 40 <br> (RANGE) TO: | BINARYI <br> OFFSET BINARY | COMP. BINARY/ <br> COMP. OFFSET BINARY |
| :---: | :---: | :---: | :---: | :---: |
| 0 to -5V | 39 | 44 | - | - |
| 0 to -10 V | - | 44 | - | $2,4,5,7$ |
| 0 to -20 V | 44 | 44 | $2,4,5,7$ |  |
| 0 to +10 V | EXT. <br> -10 V Ref. | 44 | $2,4,5,7$ | - |
| $\pm 5 \mathrm{~V}$ | 39 | 43 | $2,4,5,7$ | - |
| $\pm 10 \mathrm{~V}$ | - | 43 | $2,4,5,7$ | - |

*May be Referenced to +10 V Ref. (Pin 43)


Figure 3. Connection Diagram

## CALIBRATION PROCEDURE

Removal of system errors or the small initial errors is accomplished as follows:

1. Connect the converter per Figure 3 and Table 2 for the appropriate full-scale range (FSR). Apply a pulse of 100 nanoseconds minimum to the START CONVERT input (pin 3) at a rate of 500 KHz . This rate chosen to reduce flicker if LED's are used on the outputs for calibration purposes.
2. Zero Adjustment.

Apply a precision voltage reference source between the analog input (pin 39) and ground (pin 24). Adjust the outut of the reference source per Table 4a and 4b for the unpolar zero adjustment (+ $1 / 2$ LSB) or the bipolar zero adjustment (zero $+1 / 2$ LSB) for the appropriate FSR. Adjust the zero/offset trimming potentiometer so that the output code flickers equally between 000000000000 and 000000000001 or between 111111111111 and 111111111110 depending on the output coding selected per Tables 2 and 6.
For bipolar operation, adjust the potentiometer until the displayed code flickers equally between 100000000000 and 100000000001 with COMP BIN tied high or between 0111 11111111 and 011111111110 with COMP BIN tied low. Refer to Table 5.
3. Full-Scale Adjustment.

Set the output of the voltage reference used in step 2 to the value shown in Table 4a or 4b for the unipolar or bipolar gain adjustment (+ FS - $11 / 2$ LSB) for the appropriate FSR. Adjust the gain trimming potentiometer so that the output code flickers equally between 111111111110 and 11111111 1111 or between 000000000001 and 000000000000 depending on the output coding selected per Tables 2 and 4.
4. To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Tables 5 and 6.


Figure 4. Timing Diagram

## TIMING

Figure 4 shows the relationship between the various input signals. The timing cited in Table 3 applies over the operating temperature range and over the operating power supply range. These times are guaranteed by design.

Table 3. Signal Timing Summary

| LINE | DURATION IN NANOSECONDS |
| :--- | :---: |
| Start Convert | 100 nSec maximum |
| Analog Input Settling Time | 150 n Sec minimum |
| Start Convert Low to $\overline{\mathrm{EOC}}$ <br> High Propagation Delay | 35 nSec maximum |
| Start Convert Low to Previous <br> Output Data Invalid | 350 nSec minimum |
| Data Valid Before $\overline{\text { EOC }}$ <br> Goes Low | 25 nSec minimum |
| Enable to Output Data Valid <br> Propagation Delay | 10 nSec maximum |

## THEORY OF OPERATION

This theory of operation describes how the ADS-22AC uses an internal sample-and-hold to capture fast signals for an internal ADC to then digitize. The ADS-22AC consists of a fast sample-and-hold device (DATEL's SHM-45) and a high performance analog- to-digital converter (DATEL's ADC-505). Figure 5 is a detailed block diagram showing the SHM-45 along with
the ADC-505's internal registers and logic. The ADC-505 used in the ADS-22AC employs a subranging architecture with digital error correction. Also known as a two-step method of conversion, this technique uses a single 7 -bit flash converter twice in the conversion process to yield a final resolution of 12 bits. Refer to the Timing Diagram shown in Figure 4 for further clarification.

The SHM-45 used in the ADS-22AC acquires the input signal on the internal hold capacitor ( 200 nanoseconds maximum acquisition time to $0.01 \%$ ). The SHM-45 is then put into the hold mode prior to the analog-to-digital conversion. In the hold mode, the SHM-45 requires a maximum of 100 nanoseconds to have its output buffer settle to $0.01 \%$ accuracy. The ADC-505 requires a maximum of 150 nanoseconds since the previous conversion for the Input signal to settle before initiating a conversion. The input of the ADC- 505 starts settling to its final value while the SHM-45 is in the acquisition mode. The missing 50 nanoseconds of the required maximum analog input settling time is made up by the time the sample/hold is in the acquisition mode. Thus, by the end of the SHM-45's hold mode settling time, the ADC-505's input is fully settled.

The SHM-45 is in the sample mode when the internal ADC-505's S/H control is high. During this period of time, the A/D is not performing a conversion.

The S/ $\bar{H}$ control pin goes low after the rising edge of the start convert pulse a minimum of 10 nanoseconds and a maximum of 25 nanoseconds later. To assure the SHM has 200 nSec maximum acquisition time, the start convert pulse should be given a minimum of 190 nanoseconds after the desired start of the acquisition time. The width of the start convert pulse should be


100 nsec minimum to assure the hold mode settling time of 100 nanoseconds is observed. The 100 nanoseconds takes into account the min-max propagation delays of the start convert high to $\mathrm{S} / \mathrm{H}$ control low propagation delays and the start convert low to EOC high propagation delays.

The analog input, having been configured for the appropriate range, is buffered and then digitized by the 7 bit flash ADC to determine the seven most significant bits. The seven bits of data are then stored in a register and provided to the input of a 7-bit digital-to-analog converter. This DAC has 13 bits of linearity.

The first pass finished, internal switching occurs effectively subtracting the output of the digital-to-analog converter from the analog input. The result is a voltage difference between the first 7 -bit digitization and the analog input. This voltage difference is amplified and converted by the 7-bit ADC. The result of this second conversion is then latched to determine the least 7 significant bits. The outputs from the two registers are then added by the digital correction logic to produce a 12 -bit word. EOC goes low, indicating the conversion is complete, and the out put is present at the three-state output buffers.

Once the second step of the flash analog-to-digital conversion is finished, the analog input can change even though the conversion cycle has not been completed (EOC going low). The internal Sample/Hold control signal line goes low a minimum of 30 nanoseconds before EOC goes low, indicating that the SHM-45 can be put back into the sample mode. This feature improves the overall throughput of the ADC-SHM system.

Data from the previous conversion would be valid up to 350 nanoseconds after the falling edge of the start convert pulse. Data from the new conversion is valid a minimum of 25 nanoseconds before EOC goes low and valid up to 350 nanoseconds after the falling edge of the next start convert pulse. There is 10 nanosecond maximum delay after the three-state output buffers are enabled before the data is valid.

The overall throughput of the ADS-22AC using the ADC-505 and the SHM-45 internally consists of 200 nanoseconds for the sample time, 100 nanoseconds for the hold and input settling time, 15 nanoseconds for observance of min-max propagation delays and 560 nanoseconds for the conversion process ( $\mathrm{S} / \overline{\mathrm{H}}$ control pin saves 30 nanoseconds). Total guaranteed throughput is a maximum of 1 microsecond for the system for a guaran-
teed throughput rate of 1.0 MHz . Retriggering of the start convert pulse before EOC goes low will not initiate a new A/D conversion.

The performance characteristics shown in Table 7 and in Figure 6 apply over the operating temperature range and over the power supply operating range unless otherwise specified. These characteristics are guaranteed by design.

Table 4a. Zero And Gain Adjust For Unipolar Use

| UNIPOLAR FSR | ZERO ADJUST <br> + $1 / 2$ LSB | GAIN ADJUST <br> +FS $-1 / 2$ LSB |
| :---: | :---: | :---: |
| 0 to -5 V | -0.61 mV | -4.9982 V |
| 0 to -10 V | -1.22 mV | -9.9963 V |
| 0 to -20 V | -2.44 mV | -19.9927 V |
| 0 to +10 V | +1.22 mV | +9.9963 V |

Table 4b. Zero And Gain Adjust For Bipolar Use

| BIPOLAR FSR | ZERO ADJUST <br> Zero $+1 / 2$ <br> LSB | GAIN ADJUST <br> + FS $-\mathbf{1 1 / 2}$ LSB |
| :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | +2.44 mV | +9.9927 V |
| $\pm 5 \mathrm{~V}$ | +1.22 mV | +4.9963 V |

Table 5. Output Coding for Bipolar Operation

| BIPOLAR SCALE | input ranges VOLTS dc |  | OUTPUT COMING |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | OFFSET BINARY | COMP. OFFSET BINARY |
|  | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | MSB LSB | MSB LSB |
| + FS - 1 LSB | +4.9976V | +9.9951V | 111111111111 | 000000000000 |
| $+3 / 4 \mathrm{FS}$ | +3.7500V | + 7.5000 V | 111000000000 | 000111111111 |
| + $1 / 2 \mathrm{FS}$ | +2.5000V | $+5.0000 \mathrm{~V}$ | 110000000000 | 001111111111 |
| 0 | 0.0000 V | 0.0000 V | 100000000000 | 011111111111 |
| - $1 / 2$ FS | $-2.5000 \mathrm{~V}$ | $-5.0000 \mathrm{~V}$ | 010000000000 | 101111111111 |
| $-3 / 4 \mathrm{FS}$ | -3.7500V | $-7.5000 \mathrm{~V}$ | 001000000000 | 110111111111 |
| $-F S+1$ LSB | -4.9975V | -9.9951V | 000000000001 | 111111111110 |
| - FS | -5.0000V | $-10.0000 \mathrm{~V}$ | 000000000000 | 111111111111 |

Table 6. Output Coding For Unipolar Operation

| UNIPOLAR SCALE | INPUT RANGES VOLTS dc |  |  |  | OUTPUT CODING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | STRAIGHT BINARY |  |  | COMP. BINARY |  |  |
|  | 0 to -5V | 0 to -10V | 0 to +10V | 0 to -20V | MSB |  | LSB | MSB |  | LSB |
| +FS - 1 LSB | -4.998V | -9.9976V | $+9.9976 \mathrm{~V}$ | -19.9951V | 1111 | 1111 | 1111 | 0000 | 0000 | 0000 |
| $7 / 8 \mathrm{FS}$ | -4.375V | -8.750V | +8.750V | -17.500V | 1110 | 0000 | 0000 | 0001 | 1111 | 1111 |
| $3 / 4$ FS | -3.750V | -7.500V | +7.500V | -15.00V | 1100 | 0000 | 0000 | 0011 | 1111 | 1111 |
| $1 / 2 \mathrm{FS}$ | -2.500V | $-5.00 \mathrm{~V}$ | $+5.00 \mathrm{~V}$ | -10.00V | 1000 | 0000 | 0000 | 0111 | 1111 | 1111 |
| $1 / 4 \mathrm{FS}$ | $-1.250 \mathrm{~V}$ | -2.500V | $+2.500 \mathrm{~V}$ | $-5.000 \mathrm{~V}$ | 0100 | 0000 | 0000 | 1011 | 1111 | 1111 |
| $1 / 8 \mathrm{FS}$ | -0.625V | -1.250V | +1.250V | -2.500V | 0010 | 0000 | 0000 | 1101 | 1111 | 1111 |
| 1 LSB | -0.0012V | -0.0024V | $+0.0024 \mathrm{~V}$ | -0.0049V | 0000 | 0000 | 0001 | 1111 | 1111 | 1110 |
| 0 | 0.0000 V | 0.0000 V | 0.000 V | 0.0000 V | 0000 | 0000 | 0000 | 1111 | 1111 | 1111 |




Figure 6. Harmonic Distortion Performance

Table 7. Performance Characteristics At Different Temperatures

| CHARACTERISTICS | VALUE |
| :---: | :---: |
| Conversion Rate (Changing inputs): <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 1.0 MHz minimum |
| Harmonic Distortion (Below E5) <br> $+25^{\circ} \mathrm{C}$ <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -72 dB minimum <br> -72 dB minimum |


| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| MODEL NO. | TEMP RANGE | THROUGHPUT |
| ADS-22AC* | 0 to $+70^{\circ} \mathrm{C}$ | 1.0 MHz |
| *Contact factory for high reliability or extended temperature range versions. |  |  |

## FEATURES

- Complete 12-Bit A/D converters with sample-hold, reference, and clock
- Pin-to-pin compatible with industry standard HI574A/674A
- No missing codes over temperature
- $15 \mu$ Sec. Conversion time (ADC-674Z)
- 150 mW maximum power dissipation


## GENERAL DESCRIPTION

DATEL's ADC-574Z/674Z family of A/D converters are single chip monolithic CMOS versions of the industry standard devices. The sample-hold feature of this device allows conversion of input frequencies of up to 5 KHz without requiring an external circuit.

These units include a reference, clock, three-state outputs, and digital interface circuit which allows direct connection to the microprocessor address bus and control lines. The ADC-574Z completes a 12 -bit conversion in 25 microseconds, while the ADC-674Z converts in 15 microseconds. Four user selectable input ranges are provided: 0 to $+10 \mathrm{~V}, 0$ to $+20 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$ dc. Laser trimming ensures specified linearity, gain, and offset accuracy.

Monolithic CMOS construction keeps the power consumption to a low 150 mW maximum, plus it reduces ground noise and parasitics.

The ADC-574Z/674Z are available for operation over the commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. All models are packaged in 28 -pin dual-in-line sidebrazed ceramic packages.


## ABSOLUTE MAXIMUM RATINGS

| Analog Supply Voltage (Vcc to | $0 \text { to }+16.5$ |
| :---: | :---: |
| Analog Common (Pin 9) to Digital Common (Pin 15) | $\pm 1 \mathrm{~V}$ |
| Digital Control Inputs (Pins 2-6) to Digital Common | -0.5 V to $\mathrm{V}_{\text {logic }}+0.5 \mathrm{~V}$ |
| Analog Inputs (Pins 10, 12, 13) to Analog Common . | $\pm 16.5 \mathrm{~V}$ |
| 20 V Input (Pin 14) to Analog Common | $\pm 24 \mathrm{~V}$ |
| Ref. Out (Pin 8) Short Circuit Duration | Indefinite to common momentary to $\mathrm{V}_{\mathbf{S}}$ |
| Chip Temperature. | $100^{\circ} \mathrm{C}$ |
| Package Dissipation | 1000 mW |
| Lead Temperature, soldering . . . . . . | $300^{\circ} \mathrm{C}$, 10 Sec. |
| Thermal Resistance, Junction-to-Ambient | $48^{\circ} \mathrm{C} / \mathrm{W}$ |

FUNCTIONAL SPECIFICATIONS
Typical at $25^{\circ} \mathrm{C},+15 \mathrm{~V}$ dc (or +12 V dc ) and +5 V dc supply voltage, unless otherwise noted.


## TECHNICAL NOTES

1. The ADC-574Z, $-674 Z$ may interface directly to a microprocessor which can take full control of each conversion, or the device can be operated in the "stand alone" mode (controlled only by the R/C input). Full control consists of selecting an 8 - or 12 -bit conversion cycle, initiating the conversion and reading the output data when ready. The data may be read 12 bits at once or 8 followed by 4 in a left-justified format. There are five control inputs ( $12 / \overline{8}, \overline{C S}, A_{0}, R / C$ and CE) and all are TTL/CMOS compatible. (See Control Input Truth Table.)
2. A conversion is initiated by a logic transition on any of the three inputs: $\mathrm{CE}, \overline{\mathrm{CS}}, \mathrm{R} / \overline{\mathrm{C}}$. One, two, or all three may be dynamically controlled. The nominal delay for each of the three inputs is the same and if necessary, all three may change states simultaneously. If it is required that a particular input controls the start of conversion, the other two should be set up at least 50 nanoseconds earlier. (See Start Convert Timing.)
3. To read the output data, four conditions must be met (or the output buffers will remain in high impedance state): R/C taken high, STS low, CE high and CS low. When this is accomplished, the data lines are activated according to the state of the $12 / \overline{8}$ and $A_{0}$ inputs. (See START CONVERT, READ CYCLE TIMING and APPLICATION.)
4. The analog signal source driving the ADC-574Z, -674Z's input will see a nominal load of $5 \mathrm{~K} \Omega$ ( 10 V range) or $10 \mathrm{~K} \Omega(20 \mathrm{~V}$ range). However, the other end of these input resistors may change 400 mV with each bit decision, causing sudden changes in current at the analog input. Therefore, the signal source must maintain its output voltage while supplying these step changes in load current which occur at 1.6 microsecond intervals. This requires low output impedance and fast settling by the signal source. If a sample/hold is required to precede the converter, DATEL's SHM-20 is recommended.
5. The power supply used should be low noise and well regulated. Voltage spikes can affect accuracy. If a switching supply is used, the outputs should be carefully filtered to assure "noise free" dc voltage to the converter. Decoupling capacitors should be used on all power supply pins; the +5 V dc supply decoupling capacitor should be connected directly from $+\mathrm{V}_{\text {logic }}$ (Pin 1) to digital common (Pin 15). $\mathrm{V}_{\mathrm{CC}}$ (Pin 7) should be decoupled directly to $A_{G N D}$ (Pin 9). It is recommended that a $10 \mu \mathrm{~F}$ tantalum type in parallel with a $0.1 \mu \mathrm{~F}$ ceramic type be used for decoupling.
6. The use of good circuit board layout techniques is required for rated performance. It is recommended that a double sided printed circuit board with a ground plane on the component side is used. Other techniques, such as wirewrapping or point-to-point wiring on vectorboard will have an unpredictable effect on accuracy. Sensitive analog signals should be routed between ground traces and kept away from digital lines. If analog and digital lines must cross, they should do so at right angles.

## TYPICAL CONNECTIONS



NOTES: The trimpots shown are for calibration of offset and gain. If adjustment is not required in unipolar; replace $R_{2}$ with a $50 \Omega, 1 \%$ metal film resistor, omit the network on Pin 12 and connect Pin 12 to Pin 9. In bipolar; either $R_{1}$, or $R_{2}$ or both can be replaced by $50 \Omega, 1 \%$ metal film resistors.


CODING TABLES

| INPUT RANGE |  | OUTPUT CODING |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ to $+\mathbf{1 0 V}$ | $\mathbf{0}$ to $+\mathbf{2 0 V}$ | MSB |  | LSB |
| +10.000 | +20.0000 | 1111 | 1111 | 1111 |
| +9.9963 | +19.9927 | 1111 | 1111 | $111 \phi^{*}$ |
| +5.0012 | +10.0024 | 1000 | 0000 | $000 \boldsymbol{\phi}^{*}$ |
| +4.9988 | +9.9976 | $\emptyset_{0} 00$ | 0000 | $000 \phi^{*}$ |
| +4.9963 | +9.9927 | 0111 | 1111 | $111 \phi^{*}$ |
| +0.0012 | +0.0024 | 0000 | 0000 | $000 \phi^{*}$ |
| 0.0000 | +0.0000 | 0000 | 0000 | 0000 |


| INPUT RANGE |  | OUTPUT CODING |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\pm \mathbf{5 V}$ | $\pm \mathbf{1 0 V}$ | MSB |  | LSB |
| +5.0000 | +10.0000 | 1111 | 1111 | 1111 |
| +4.9963 | +9.9927 | 1111 | 1111 | $111 \phi^{*}$ |
| +0.0012 | +0.0024 | 1000 | 0000 | $000 \phi^{*}$ |
| -0.0012 | -0.0024 | $\emptyset^{*} 000$ | 0000 | $000 \phi^{*}$ |
| -0.0037 | -0.0073 | 0111 | 1111 | $111 \phi^{*}$ |
| -4.9988 | -9.9976 | 0000 | 0000 | $000 \phi^{*}$ |
| -5.0000 | -10.0000 | 0000 | 0000 | 0000 |

*Voltages shown are theoretical values for the transitions indicated. Ideally, in the continuous conversion mode, the output bits indicated as $\varnothing$ will change from " 1 " to " 0 " or " 0 " to " 1 " as the input voltage passes through the level indicated.

Output coding is straight binary for unipolar and offset binary for bipolar.

## CALIBRATION

## UNIPOLAR CALIBRATION

Offset Adjust
Apply an input of $+1 / 2$ LSB ( +1.22 mV for the 10 V range; +2.44 mV for the 20 V range). Adjust the offset trimpot ( $\mathrm{R}_{1}$ ) until the first code transition flickers between 00000000 0000 and 000000000001.

## Gain Adjust

Apply $11 / 2$ LSB's below the nominal full-scale $(+9.9963 \mathrm{~V}$ for the IOV range; +19.9927 V for the 20 V range). Adjust the gain trimpot ( $\mathrm{R}_{2}$ ) so that the output flickers between 1111 11111110 and 11111111 1111.

## BIPOLAR CALIBRATION

## Offset Adjust

Apply $1 / 2$ LSB above negative fuil-scale $(-4.9988 \mathrm{~V}$ for the $\pm 5 \mathrm{~V}$ range; -9.9976 V for the $\pm 10 \mathrm{~V}$ range.) Adjust the offset trimpot $\left(R_{1}\right)$ so that the output flickers between 0000 00000000 and 00000000 0001.

## Gain Adjust

Apply $11 / 2$ LSB's below positive full scale $(+4.9963 \mathrm{~V}$ for the $\pm 5 \mathrm{~V}$ range; +9.9927 V for the $\pm 10 \mathrm{~V}$ range). Adjust the gain trimpot $\left(\mathrm{R}_{2}\right)$ so that the output flickers between 111111111110 and 1111 11111111.

## TIMING CONTROL

The variety of the ADC-574Z, -674Z's control modes (as shown in the "CONTROL INPUTS TRUTH TABLE") allow for simple interface in most system applications.
The output signal STS indicates the status of the device; high during a conversion, and low at the completion of a conversion. During a conversion (STS output high), the output buffers remain in the high impedance state and data cannot be read. A start convert during conversion will not reset the converter or reinitiate a conversion. However, if $A_{0}$, changes state after a conversion begins, an additional start convert pulse will latch the new state of $A_{0}$, causing a wrong cycle length for that conversion.

## Control Inputs Truth Table

| CE | $\overline{\mathbf{C S}}$ | $\mathbf{R} / \overline{\mathbf{C}}$ | $\mathbf{1 2 / \overline { 8 }}$ | $\mathbf{A}_{\mathbf{0}}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | X | X | X | X | None |
| X | 1 | X | X | X | None |
| $0-1$ | 0 | 0 | X | 0 | Initiate 12-bit conversion |
| $0-1$ | 0 | 0 | X | 1 | Initiate 8-bit conversion |
| 1 | $1-0$ | 0 | X | 0 | Initiate 12-bit conversion |
| 1 | $1-0$ | 0 | X | 1 | Initiate 8-bit conversion |
| 1 | 0 | $1-0$ | X | 0 | Initiate 12-bit conversion |
| 1 | 0 | $1-0$ | X | 1 | Initiate 8-bit conversion |
| 1 | 0 | 1 | 1 | X | Initiate 12-bit conversion |
| 1 | 0 | 1 | 0 | 0 | Enable's 8 MSB's only |
| 1 | 0 | 1 | 0 | 1 | Enable's 4 LSB's plus 4 |
|  |  |  |  |  | trailing zeroes |

## TIMING AND OPERATION

## Stand-Alone Mode Timing

For stand-alone operation, all that is required is a single control line to R/C. CE and $12 / \overline{8}$ are tied high, CS and $\mathrm{A}_{0}$ are tied low, and the output appears in words of 12 bits.
The $R / \overline{\mathrm{C}}$ signal may have any duty cycle within the limits shown in the diagrams below.
The data may be read when $R / \bar{C}$ is high unless STS is also high indicating a conversion is in progress.


A read operation in most applications begins after the conversion is complete and STS is low. For earliest access to the data however, the read should begin no later than ( ${ }^{t_{D D}}+t_{H S}$ ) before STS goes low. (See Technical Note 3.)


ADC-674Z Convert Mode

| Symbol | Parameter | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: |
| tDSC | STS Delay From CE | - | 100 nS | 200 nS |
| tHEC | CE Pulse Width | 50 nS | 30 nS | - |
| tSSC | $\overline{\text { CS }}$ to CE Setup | 50 nS | 20 nS | - |
| tHSC | $\overline{\mathrm{CS}}$ Low during CE High | 50 nS | 20 nS | - |
| tSRC | $\mathrm{R} / \overline{\mathrm{C}}$ to CE Setup | 50 nS | 0 | - |
| thRC | R/C̄ Low during CE High | 50 nS | 20 nS | - |
| tSAC | $A_{0}$ to CE Setup | 0 | 0 | 0 |
| thac | $A_{0}$ Valid during CE High | 50 nS | 20 nS | - |
| ${ }^{\text {t }} \mathrm{C}$ | Conversion Time, 12 bit cycle | $15 \mu \mathrm{~S}$ | $18 \mu \mathrm{~S}$ | $25 \mu \mathrm{~S}$ |
|  | 8 bit cycle | $10 \mu \mathrm{~S}$ | $13 \mu \mathrm{~S}$ | $17 \mu \mathrm{~S}$ |

## ADC-574Z Convert Mode

| Symbol | Parameter | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: |
| tDSC | STS Delay From CE | - | 200 ms | 200 nS |
| thec | CE Pulse Width | - | - | - |
| tSSC | $\overline{\text { CS }}$ to CE Setup | - | - | - |
| thSC | $\overline{\mathrm{CS}}$ Low during CE High | - | - | - |
| tSRC | $\mathrm{R} / \overline{\mathrm{C}}$ to CE Setup | - | - | - |
| thRC | R/C̄ Low during CE High | - | - | - |
| tSAC | $A_{0}$ to CE Setup | 0 | 0 | 0 |
| thac | $A_{0}$ Valid during CE High | - | - | - |
| tc | Conversion Time, 12 bit cycle | - | $15 \mu \mathrm{~S}$ | $25 \mu \mathrm{~S}$ |
|  | 8 bit cycle | - | $10 \mu \mathrm{~S}$ | $17 \mu \mathrm{~S}$ |

## Read Mode

| Symbol | Parameter | Min. | Typ. | Max. |
| :--- | :--- | :---: | :---: | :---: |
| tDD | Access Time from CE | - | 75 nS | 150 nS |
| tHD | Data Valid after CE Low | 25 nS | 35 nS | - |
| thL | Output Float Delay | - | 100 nS | 150 nS |
| tSSR | $\overline{\text { CS }}$ to CE Setup | 50 nS | 0 | - |
| tSRR | R/C to CE Setup | 0 | 0 | - |
| tSAR | $A_{0}$ to CE Setup | 50 nS | 25 nS | - |
| tHSR | CS Valid after CE Low | 0 | 0 | 0 |
| tHRR | R/ $\bar{C}$ High after CE Low | 0 | 0 | 0 |
| tHAR | $A_{0}$ Valid after CE Low | 50 nS | 25 nS | - |
| tHS | STS Delay after Data Valid | 300 nS | 500 nS | 1000 nS |

## Interface To An 8-Bit Data Bus

The $12 / \overline{8}$ input will be tied either high or low in most applications. With $12 / 8$ high, all 12 output lines become active simultaneously for interface to a 12- or 16 -bit data bus. $A_{0}$ is ignored. Taking $12 / \overline{8}$ low organizes the output in two 8 -bit bytes, which are selected one at a time by $\mathrm{A}_{0}$. This allows ar, 8 -bit data bus to be connected as shown above. $\mathrm{A}_{0}$ is normally tied to the LSB of the address bus for storing the converter's output in two consecutive memory locations. This two byte format is called "left justified data" for which a decimal point is assumed to the left of byte 1 . In addition, $A_{0}$ may be toggled at any time without damage to the converter. Break-before-make switching is guaranteed between two data bytes, which assures that the outputs strapped together as shown are never enabled at the same time.


## FAST A/D WITH SAMPLE HOLD



The above diagram shows the ADC-574Z, $-674 Z$ configured for unipolar ( 0 to +10 V ) operation. Preceding the ADC-574Z, -674 Z is DATEL's SHM-20, a 1 microsecond precision sample/hold. All sample/hold amplifiers are compatible with the ADC-574Z, -674Z; however, many will require an additional wide-band buffer amplifier to reduce their output impedance.

## ORDERING INFORMATION

MODEL NO.
ADC-574ZC
ADC-574ZB
ADC-574ZA
ADC-674ZC
ADC-674ZB
ADC-674ZA
ACCESSORIES
Part Number
TP100 or TP100K

TEMPCO
$45 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$45 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$

## Description

Trimming Potentiometers

## DIGITAL-TO-ANALOG CONVERTERS



## D/A CONVERTERS



## DIGITAL-TO-ANALOG CONVERTERS



## D/A CONVERTERS

| MODEL | RESOLUTION | SETTLING <br> TIME (MAX) | LINEARITY ERROR (MAX) | OUPUT RANGE | CODING | PACKAGE | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC-HF12BMC | 12 Bits | 50 ns | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+5 \mathrm{~mA} \\ \pm 2.5 \mathrm{~mA} \end{gathered}$ | Bin | 24-pin DIP Hybrid | $\begin{gathered} 0 \text { to }+70 \\ -55 \text { to }+125 \\ \hline \end{gathered}$ | 2-39 |
| DAC-HF12BMM |  |  |  |  |  |  |  |  |
| DAC-562C | 12 Bits | 400 ns | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }-2 \mathrm{~mA} \\ \pm 1 \mathrm{~mA} \end{gathered}$ | Bin | 24-pin DIP Hybrid | 0 to +70 | 2-15 |
| DAC-562M |  |  | $\pm 1 / 4$ LSB |  |  |  | -55 to +125 |  |
| DAC-DG12B1 | 12 Bits | 50 ns | $\pm 1 / 2$ LSB | 0 to -10, $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ | $\frac{\text { C Bin }}{\mathrm{C} 2 \mathrm{C}}$ | $\begin{gathered} 4 \times 2 \times 0.4 \mathrm{in} . \\ (102 \times 51 \times 10 \mathrm{~mm}) \end{gathered}$ | 0 to +70 | - |
| DAC-DG12B2 |  |  |  | $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ |  |  |  |  |
| DAC-612C | 12 Bits | $1 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\frac{\text { Vref }}{15 \mathrm{k} \Omega} \quad \frac{D}{4096}$ | Bin | 24-pin DIP Hybrid | 0 to +70 | 2-19 |
| DAC-7541 | 12 Bits | $1 \mu \mathrm{~s}$ | $\pm 0.012 \%$ | $\pm$ Vref / Rin | Bin | 18-pin DIP Monolithic | 0 to +70 | 2-31 |
| DAC-7134BJ | 12 Bits | $3 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\frac{ \pm \text { Vref/ Rin }}{\text { Vref / Rin }}$ | $\frac{2 \mathrm{C}}{\mathrm{Bin}}$ | 28-pin DIP Monolithic | 0 to +70 | 2-25 |
| DAC-7134UJ |  |  |  |  |  |  |  |  |
| DAC-HK12BGC | 12 Bits | $3 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to }+5 \mathrm{~V},+10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin | 24-pin DIP Hybrid | 0 to +70 | 2-43 |
| DAC-HK12BMC |  |  |  |  |  |  | 0 to +70 |  |
| DAC-HK12BMM |  |  |  |  |  |  | -55 to +125 |  |
| DAC-HK12BGC-2 | 12 Bits | $3 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to } \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Bin | 24-pin DIP Hybrid | 0 to +70 | 2-43 |
| DAC-HK12BMC-2 |  |  |  |  |  |  | 0 to +70 |  |
| DAC-HK12BMM-2 |  |  |  |  |  |  | -55 to +125 |  |
| DAC-HZ12BGC | 12 Bits | $3 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\begin{gathered} 0 \text { to } \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | C Bin | 24-pin DIP Hybrid | 0 to +70 | 2-51 |
| DAC-HZ12BMC |  |  |  |  |  |  | 0 to $+7 \times 0$ |  |
| DAC-HZ12BMM |  |  |  |  |  |  | -55 to +125 |  |
| DAC-HZ12DGC | 3 Digits | $3 \mu \mathrm{~s}$ | $\pm 1 / 4$ LSB | 0 to 2.5 V | C BCD | 24-pin DIP Hybrid | 0 to +70 | 2-51 |
| DAC-HZ12DMC |  |  |  | 0 to +5 V |  |  | 0 to +70 |  |
| DAC-HZ12DMM |  |  |  | 0 to +10 V |  |  | -55 to +125 |  |
| DAC-7134BK | 13 Bits | $3 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\pm$ Vref / Rin | $\frac{2 \mathrm{C}}{\mathrm{Bin}}$ | 28-pin DIP Hybrid | 0 to +70 | 2-25 |
| DAC-7134UK |  |  |  | Vref / Rin |  |  |  |  |
| DAC-7134BL | 14 Bits | $3 \mu \mathrm{~s}$ | $\pm 1 / 2$ LSB | $\pm$ Vref / Rin | 2 C | 28-pin DIP Hybrid | 0 to +70 | 2-25 |
| DAC-7134UL |  |  |  | Vref / Rin | Bin |  |  |  |
| DAC-HP16BGC | 16 Bits | $15 \mu \mathrm{~s}$ | 0.003\% | $\begin{gathered} 0 \text { to } \pm 10 \mathrm{~V} \\ 0 \text { to } \pm 5 \mathrm{~V} \end{gathered}$ | C Bin | 24-pin DIP Hybrid | 0 to +70 | 2-47 |
| DAC-HP16BMC |  |  |  |  |  |  | 0 to +70 |  |
| DAC-HP16BMM |  |  |  |  |  |  | -55 to +125 |  |

## FEATURES

- 85 Nanoseconds settling time
- -10 to +18 V compliance
- $\pm 4.5$ to $\pm 18 \mathrm{~V}$ supply
- 8-Bit resolution
- 1- or 2-Quadrant multiplication
- Low cost


## GENERAL DESCRIPTION

The DAC-08BC and DAC-08BM provide very high speed performance coupled with low cost and application flexibility. These units have guaranteed full 8-bit monotonicity with nonlinearity of $0.19 \%$ over the full operating temperature range. High-speed current steering switches achieve 85 nanoseconds settling time with a very low glitch for full-scale changes. A large output voltage compliance range $(-10$ to $+18 \mathrm{~V})$ allows direct current to voltage conversion with just an output resistor, omitting the need for an operational amplifier in many cases.
The DAC-08 consists of 8 fast-switching current sources, a diffused R-2R resistor ladder, a bias circuit, and a reference control amplifier. The diffused resistor ladder gives excellent temperature tracking, resulting in a gain temperature coefficient of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The monolithic fabrication results in excellent linearity and tempco, fast output settling and low cost. Linearity is $\pm 1 / 2$ LSB.
An external reference current of 2 mA nominal programs the scale factor of the DAC. This reference current can also be varied, resulting in one or two quadrant multiplying operation. The output voltage can be unipolar or bipolar dependent upon the connection of the two complementary output sink currents.
DAC-08 applications include fast A/D converters, waveform generators, audio encoder and attenuators, CRT display drivers, and high-speed modems.
Power supply requirements are $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$. Operating temperature range is $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ for the DAC-08BC and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the DAC-08BM. These models have equivalent specifications and pinouts to industry standard DAC-08's.


## MECHANICAL DIMENSIONS

 INCHES (MM)

INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :---: | :---: |
| 1 | THRESHOLD CONTROL (VLC) |
| 2 | IOUT |
| 3 | VEE |
| 4 | lout |
| 5 | BIT 1 IN (MSB) |
| 6 | BIT $2 \mathbb{N}$ |
| 7 | Bit 3 IN |
| 8 | BIT 4 IN |
| 9 | Bit 5 IN |
| 10 | BIT $61 N$ |
| 11 | Bit 71 N |
| 12 | BIT 8 IN (MSB) |
| 13 | $v_{C C}$ |
| 14 | $\mathrm{V}_{\text {REF }}+$ |
| 15 | $V_{\text {REF }}$ - |
| 16 | COMPENSTION |

## ABSOLUTE MAXIMUM RATINGS

Vcc Supply to $\mathrm{V}_{\text {ex }}$ Supply . . . . . . . . . . . . . . . 36 V
Digital Input Voltage ....................... $-\mathrm{V}_{\mathrm{EE}}$ to $-\mathrm{V}_{\mathrm{EE}}$ plus 36 V

Reference Input Voltage
$-V_{E E}$ to $+V_{C C}$
Reference Input Current
5.0 mA

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbf{S}}= \pm \mathbf{1 5 V}$, $\mathrm{I}_{\mathrm{REF}}=\mathbf{2 . 0} \mathbf{~ m A}$ unless otherwise noted.

| INPUTS |  |
| :---: | :---: |
| Resolution . . . . . . . . . . . . . . . . . . . . . . . . . 8 Bits |  |
| Coding, Unipolar Output . . . . . . . . . . . . . . Straight Binary |  |
| Coding, Bipolar Output . . . . . . . . . . . . . . . Offset Binary |  |
| Input Logic Level, Bit ON ("1'") . . . . . . . + + 2.0V minimum at |  |
|  |  |
| Nominal Reference Current . . . . . . . . . . . 2.0 mA |  |
| Reference Bias Current . . . . . . . . . . . . . . . - $1.0 \mu \mathrm{~A}$ |  |
| Reference Input Slew Rate . . . . . . . . . . . $8 \mathrm{~mA} / \mu \mathrm{sec}$. |  |
| OUTPUTS |  |
|  |  |
|  |  |
| Output Current Range, $\mathrm{V}_{\mathrm{EE}}=-7$ <br> to $\mathbf{- 1 8 V}$.......................... . 0 to 4.2 mA |  |
| Output Current, all bits OFF $\ldots . . . c . c \pm 0.2 \mu \mathrm{~A}$ typical $\pm 2.0 \mu \mathrm{~A}$ |  |
| Full-Scale Symmetry . . . . . . . . . . . . . . . . $\pm 1.0 \mu \mathrm{~A}$ typical $\pm 8.0 \mu \mathrm{~A}$ |  |
| Output Voltage Compliance . . . . . . . . . . - 10 to +18V |  |
| PERFORMANCE |  |
| Relative Accuracy . . . . . . . . . . . . . . . . . . . . $\underset{\text { maximum }}{ \pm 1 / 2 \operatorname{LSB}}( \pm 0.19 \%)$ |  |
|  |  |
| Nonlinearity . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm \frac{1 / 2}{\operatorname{Laxim} \operatorname{LSB}}( \pm 0.19 \%)$ |  |
| Differential Nonlinearity . . . . . . . . . . . . . . . $\pm 1 / 2$ LSB ( $\pm 0.19 \%$ ) |  |
|  |  |
|  |  |
| Propagation Delay . . . . . . . . . . . . . . . . . . 60 nsec. maximum |  |
| Power Supply Sensitivity, <br>  |  |
| POWER REQUIREMENTS |  |
|  |  |
|  |  |
|  |  |
|  |  |
| PHYSICAL/ENVIRONMENTAL |  |
|  |  |
|  |  |
|  |  |
| FOOTNOTES <br> 1. For TTL, DTL interface, VLC $=0 \mathrm{~V}$. For other digital interfaces see TECHNICAL NOTE 3. <br> 2. IOUt $^{\text {(Pin } 4)}+\mathrm{I}_{\text {OUT }}($ Pin 2$)=$ Output Current |  |
|  |  |

## TECHNICAL NOTES

1. The DAC-08 series is a multiplying D/A converter in which the output current is a product of the digital word and the input reference current. Excellent performance is obtained for $I_{\text {REF }}$ from 4.0 mA to $4.0 \mu \mathrm{~A}$. Monotonic operation is maintained from 4.0 mA to $100 \mu \mathrm{~A}$. The full-scale output current is a linear function of the reference current and is given by:

$$
I_{F S}=\frac{255}{256} \times I_{\text {REF }}\left(I_{\text {REF }}\right. \text { is current at Pin 14) }
$$

2. Reference Amplifier Set-up. If a regulated power supply is used as the reference, a resistor divider should be used with the junction by-passed to ground with a $0.1 \mu \mathrm{f}$ capacitor. TTL logic supplies are not recommended to be used as the reference. AC and dc reference applications will require the reference amplifier to be compensated using a capacitor $\left(\mathrm{C}_{\mathrm{C}}\right)$ from pin 16 to $\mathrm{V}_{\mathrm{EE}}$. For fixed reference application (dc), a $0.01 \mu \mathrm{~F}$ capacitor is recommended. For AC reference applications, the value of $\mathrm{C}_{\mathrm{C}}$ depends on the impedance present at pin 14. For $R_{\text {REF }}$ values of $1.0,2.5$ and $5.0 \mathrm{~K} \Omega$, minimum values of $\mathrm{C}_{\mathrm{C}}$ are 15,37 and 75 pf respectively. Larger values of $R_{14}$ require proportionately increased values of $\mathrm{C}_{\mathrm{C}}$ for proper phase margin. See Graph on Reference Input Frequency Response. Low $\mathrm{R}_{\text {REF }}$ values enable small $\mathrm{C}_{\mathrm{C}}$ achieving highest throughput on $\mathrm{V}_{\text {REF }}$. If pin 14 is driven by a high impedance such as a transistor current source, the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For $R_{\text {REF }}=1.0 \mathrm{~K} \Omega$ and $C_{C}$ $=15 \mathrm{pf}$, the reference amplifier slews at $4.0 \mathrm{~mA} / \mathrm{mic}$ cosecond, enabling a transition from $I_{\text {REF }}=0$ to $I_{\text {REF }}=2.0 \mathrm{~mA}$ in 500 nanoseconds.
3. Interfacing Various Logic Families. The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. A large input swing capability allows adjustable logic threshold voltage and $200 \mu$ A maximum source current on pin 1. Mimimum input logic swing and minimum logic threshold voltage is given by $V_{E E}+\left(I_{\text {REF }} \times 1.0 \mathrm{~K} \Omega\right)+$ 2.5 V . Logic threshold is adjusted by appropriate voltage at $\mathrm{V}_{\mathrm{LC}}$. The Interfacing Various Logic Families Diagram shows appropriate connections. Fastest settling times are obtained when $\mathrm{V}_{\mathrm{LC}}$ sees a low impedance. Use $0.01 \mu \mathrm{~F}$ by-pass capacitors whenever possible.
4. Analog Output Currents. Both true and complemented output sink currents are provided, $I_{O}+\bar{I}_{O}=I_{F S}$. Both outputs can be used simultaneously. If one of the outputs is not required, it must be connected to ground or a point capable of sourcing $I_{F S}$. Do not leave unused output pin ( $I_{0}$ or $I_{0}$ ) open. The compliance voltage is the voltage swing on output pin without affecting DAC accuracy. Positive compliance is 36 V above $\mathrm{V}_{\mathrm{EE}}$ and is independent of $\mathrm{V}+$. Negative compliance is $V_{E E}+\left(I_{\text {REF }} \times 1 \mathrm{~K} \Omega\right)+2.5 \mathrm{~V}$.
5. Settling Time. The DAC-08 is capable of extremely fast settling times, typically 85 nanoseconds at $I_{\text {REF }}=2.0 \mathrm{~mA}$. Judicious circuit design and careful board layout must be employed to obtain full performance. The output capacitance of the DAC including the package is approximately 15 pf , therefore the output RC time constant dominates at $R_{L}>500 \Omega$.
Settling time remains essentially constant for $I_{\text {REF }}$ values down to 1.0 mA , with gradual increases for lower I REF values. The switching transients (glitches) are very low and may be further reduced by small capacitive loads at the output. Settling time will be increased slightly.

## TECHNICAL NOTES (Cont'd)

6. Power Supplies. The DAC-08 operates over a wide range of power supply voltages from a total supply of 9 V to 36 V . When operating at supplies of $\pm 5 \mathrm{~V}$ or less, $\mathrm{I}_{\text {REF }} \leq 1 \mathrm{~mA}$ is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range. For example, operation at -4.5 V with $\mathrm{I}_{\mathrm{REF}}=2 \mathrm{~mA}$ is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8 V total must be applied to insure turn-on of the internal bias network. It is recommended that $V_{C C}$ and $V_{E E}$ always be bypassed to ground with at least $0.1 \mu \mathrm{f}$ capacitors. Symmetrical supplies are not required, as the DAC-08 is quite insensitive to variations in supply voltage. Battery operation is feasible, as no ground connection is required; however, an artificial ground may be useful to insure logic swings, etc. remain between acceptable limits.
Power consumption may be calculated as follows:
$\mathrm{P}_{\mathrm{d}}=(\mathrm{I}+)(\mathrm{V}+)+(\mathrm{I}-)(\mathrm{V}-)+\left(2 \mathrm{I}_{\mathrm{REF}}\right)(\mathrm{V}-)$. A useful feature of the DAC-08 design is that supply current is constant and independent of input logic states; this is useful in cryptographic applications and further serves to reduce the size of the power supply bypass capacitors.
7. Temperature Performance. For most applications, a +10.0 V reference is recommended for optimum full scale temperature coefficient performance. Full scale trimming may be accomplished by adjusting $I_{\text {REF }}$ (changing value of $\left.R_{\text {REF }}\right)$. $R_{\text {REF }}$ and $R_{L}$ should be selected for similar temperature coefficient to minimize accuracy error. Setting time of the DAC decreases approximately $10 \%$ at $-55^{\circ} \mathrm{C}$ and increases $15 \%$ at $+125^{\circ} \mathrm{C}$.

## APPLICATION DIAGRAMS

BASIC POSITIVE REFERENCE OPERATION


## BASIC NEGATIVE REFERENCE OPERATION



## APPLICATION DIAGRAMS (Cont'd)

 ACCOMMODATING BIPOLAR REFERENCES

Vaef must be above peak positive swing of $V_{\text {in }}$
REFERENCE INPUT FREQUENCY RESPONSE


CURVE 1: $\mathrm{C}_{\mathrm{C}}=15 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}_{\mathrm{p} . \mathrm{P}}$ CENTERED AT + 1.0 V . CURVE 2: $C_{C}=15 \mathrm{pF} . V_{I N}=50 \mathrm{mV} V_{p-D}$ CENTERED AT +200 mV . CURVE 3: $C_{C}=0$ PFF. $V_{I N}=100 \mathrm{mV} V_{D-D}$ CENTERED AT OV AND APPLIED THRU 509 CONNECTED TO PIN $14 .+2.0$ A APPLIED TOR $_{14}$
INTERFACING VARIOUS LOGIC FAMILIES

$V_{T H}=V_{\mathrm{LC}}+1.4 \mathrm{~V}$ $+15 V V_{\text {CMOS }}, \mathrm{HTL}$. HNIL
$V_{T H}=+7.6 \mathrm{~V}$
$0+15 \mathrm{~V}$



LOGIC INPUT CURRENT VS. INPUT VOLTAGE


## APPLICATION DIAGRAMS (Cont'd)

BASIC UNIPOLAR NEGATIVE OPERATION


VOLTAGE OUTPUT OPERATION


BASIC BIPOLAR OUTPUT OPERATION


RECOMMENDED FULL SCALE ADJUSTMENT CIRCUIT


## CALIBRATION PROCEDURE

1. Select the desired output range by means of the feedback resistor of the external operational amplifier and the externally programmed reference current.
2. Zero and Offset Adjustments

For unipolar operation, set all digital inputs to " 0 " and adjust the output amplifier zero adjustment for zero output voltage. For bipolar operation, set all digital inputs to " 0 " and adjust the offset adjustment for the negative full-scale voltage shown in the Coding Table.
3. Gain Adjustment

For either unipolar or bipolar operation, set all digital inputs to " 1 " and adjust the gain adjustment for the positive full-scale voltage shown in the DAC-08B Coding Table.

UNIPOLAR OPERATION-STRAIGHT BINARY CODING For 5k load resistors at pins 2 and 4

| INPUT CODE | $\mathbf{E}_{\mathbf{O}}$ | $\overline{\mathbf{E}}_{\mathbf{O}}$ | $\mathrm{I}_{\mathbf{O}}$ | $\overline{\mathrm{I}}_{\mathbf{O}}$ |
| :---: | ---: | ---: | :---: | :---: |
| 11111111 | -9.961 | 0.000 | 1.992 | 0.000 |
| 11100000 | -8.750 | -1.211 | 1.750 | 0.242 |
| 11000000 | -7.500 | -2.461 | 1.500 | 0.492 |
| 10000000 | -5.000 | -4.961 | 1.000 | 0.992 |
| 01000000 | -2.500 | -7.461 | 0.500 | 1.492 |
| 00000001 | -0.039 | -9.922 | 0.008 | 1.984 |
| 00000000 | 0.000 | -9.961 | 0.000 | 1.992 |

BIPOLAR OPERATION-OFFSET BINARY CODING For 10k load resistors from pins 2 and 4 to +10 V .

| INPUT CODE | $E_{0}$ | $\bar{E}_{\mathbf{O}}$ |
| :---: | :---: | :---: |
| 11111111 | -9.922 | +10.000 |
| 11100000 | -7.500 | +7.578 |
| 11000000 | -5.000 | +5.078 |
| 10000000 | 0.000 | +0.078 |
| 01000000 | +5.000 | -4.922 |
| 00000001 | +9.922 | -9.844 |
| 00000000 | +10.000 | -9.922 |

## ORDERING INFORMATION

MODEL NO.
DAC-08BC
DAC-08BM

PACKAGE
Plastic Ceramic

## FEATURES

- Composite Video Output
- 8-Bit resolution
- 8 Nanoseconds maximum settling time
- Single supply operation
- Industry-standard pin-out


## GENERAL DESCRIPTION

DATEL's DAC-0805 is a high performance, ultra-fast, hybrid digital-to-analog converter specifically designed for video and graphic display applications. This converter has the self-contained digital sync, blanking, $10 \%$ bright, and reference white control inputs required for compatibility with EIA standards RS-170 and RS-343A.

The DAC-0805 provides 8 bits of resolution, or 256 levels of gray scale, and settles in a maximum of only 8 nanoseconds.
The DAC-0805 uses high speed ECL input registers and current switches to minimize time skew and glitch amplitude. Glitch energy, typically $50 \mathrm{pV}-\mathrm{S}$, may be optimized for individual system performance with the glitch adjust input.
Other important features include an output impedance of $75 \Omega$, full-scale output current of $-17 \mathrm{~mA}, \pm 1 / 2$ LSB linearity and guaranteed monotonic performance.
Model DAC-0805 is cased in a 24 -pin ceramic package and operates over the industrial, $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. Power requirement is -5.2 V . The ultra-high speed, low cost, small size and circuit completeness of these converters make them an excellent choice for applications including high resolution raster scan graphics displays (both color and monochrome) TV video reconstruction, and function generation.


2

## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C},-5.2 \mathrm{~V}$ dc supply, unless otherwise noted.

| DIGITAL INPUTS | DAC-0805 |
| :---: | :---: |
| Resolution <br> LSB Weight, Voltage Current | $\begin{gathered} 8 \text { bits } \\ 2.5 \mathrm{mV} \\ 6.7 \mu \mathrm{~A} \end{gathered}$ |
| Coding | Complementary Binary |
| Logic Compatibility | ECL |
| Input Logic Level, Bit ON, '0", | -1.7V |
| Input Logic Level, Bit OFF, "1"' | -0.9V |
| Logic Loading ${ }^{1}$. | 5 pF and $50 \mathrm{k} \Omega$ to -5.2 V |
| Data Strobe Input: Set Up Time, min. | 2.5 nsec . |
| Hold Time, min. . | 1.5 nsec . |
| Propagation Delay . | 3 nsec . |
| SETUP CONTROL ${ }^{(1)}$ (in 20) |  |
| Setup Grounded | 0 mV (0 IRE Units) |
| Setup Open | 71 mV (10 IRE Units) |
| Setup at -5.2V | 142 mV (20 IRE Units) |
| OUTPUTS |  |
|  |  |
|  |  |
|  |  |
| Compliance Voltage <br> Output, 10\% Bright (Pin 21) = Logic "; 0 ;" |  |
| Current | $-1.9 \mathrm{~mA} \pm 5 \%$ |
|  |  |
| Output, Composite Sync (Pin 19)Logic "0 |  |
|  |  |
| Current | $-7.6 \mathrm{~mA} \pm 5 \%$ |
|  | $-286 \mathrm{mV} \pm 5 \%$ |
| Output, Composite Blanking (Pin 22) $=\cdots \cdots$ |  |
| Logic "0" |  |
|  |  |
|  |  |
| PERFORMANCE |  |
|  |  |
|  |  |
|  |  |
| Monotonicity | Guaranteed |
| Zero Offset Érror ....................... 0.9 mV |  |
| Zero Offset Tempco.................. 6 ppm of FSR/ ${ }^{\circ} \mathrm{C}$ |  |
| Gain Tempco ........................ ${ }^{\text {a }}$. $17 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
| $\begin{array}{ll}\text { Voltage Output Settling Time, max. . . . . . . } & 8 \mathrm{nsec} . \text { to } \\ \\ 0.4 \% \text { GS }\end{array}$ |  |
| Output Slew Rate . . . . . . . . . . . . . . . . . . . . $200 \mathrm{~V} / \mu \mathrm{sec}$. |  |
|  |  |
|  |  |
|  |  |
|  |  |
| Digital Input Settling Time ${ }^{8}$. $\ldots \ldots \ldots \ldots .$. |  |
| POWER REQUIREMENTS |  |
| Power Supply Voltage $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$  <br> Power Supply Range $\ldots \ldots \ldots \ldots \ldots \ldots .$. -5.2 V <br> Quiescent Current $\ldots \ldots \ldots \ldots \ldots \ldots$  |  |
|  |  |
|  |  |
| PHYSICAL/ENVIRONMENTAL |  |
|  |  |
|  |  |
|  |  |
|  |  |
| FOOTNOTES: |  |
| 1. Except Data Strobe input (Pin 7). |  |
| 2. Setup refers to the difference between the reference black level and the blanking level. |  |
| 3. The difference between the full-scale output of 637.5 mV and 643 mV shown elsewhere in this data sheet is because an LSB value of 2.5 mV was chosen for ease of calibration. This difference is well within the tolerance allowed by RS-170. |  |
| 4. The three currents and voltages correspond to setup levels of 0,10 and 20 IRE units. |  |
| 5. Absolute accuracy error is relative to gray scale and includes linearity. |  |
| 6. These converters may be updated to a maximum of 125 MHz with some degradation of settling time. |  |
| 7. Reducible to less than $25 \mathrm{pV}-\mathrm{S}$ with glitch adju | ent. |
| 8. Settling time to $10 \%$ of final value. Specified for sync, blanking, reference white, reference black and $10 \%$ bright inputs. |  |

## TECHNICAL NOTES

1. The use of a good ground plane around the device must be used. A double sided copper board with ground plane on one side and conductors on the other side is recommended. All ground pins should be soldered to the ground plane as close as possible to where they leave the package.
2. Standard 24-pin sockets are not recommended for use with the DAC-0805 series. If sockets must be used, use only spring-loaded pin sockets for each pin. Insert through plated holes on the printed circuit board and solder them to pads on the conductor side.
3. The power supply should be bypassed with a $1 \mu \mathrm{~F}$ or larger tantalum capacitor and a $0.1 \mu \mathrm{~F}$ high frequency ceramic capacitor as close as possible to the power pin (within $1 / 2$ inch).
4. A well regulated and ripple free, -5.2 V power supply must be used for maximum accuracy. The output of these devices will change 1 mV for every 1 mV of power supply change. Therefore, it is important that the supply ripple be less than $1 / 2$ LSB or less than 1 mV for the DAC-0805. The use of a stable power supply will also enhance the accuracy of the devices over the effects of time and temperature.
5. The minimum set-up time for these D/A's is specified at 2.5 nanoseconds; this is the time the data must remain on the inputs before the strobe is applied. A minimum strobe hold time of 1.5 nanoseconds must be allowed to ensure that the data is latched.
6. The DAC-0805 has extremely low glitch energy levels and normally needs no adjustment. However, if glitch adjustment is required, an external $200 \Omega$ trimpot should be connected to the GLITCH ADJUST (pin 13) as close to the pin as possible, and adjusted for equal positive and negative peak glitch signal levels. (See typical connections.)

## GLOSSARY OF VIDEO TERMS

## COMPOSITE VIDEO SIGNAL

The combined video signal, with or without Setup, plus the Sync signal.

## VIDEO SIGNAL

The visually perceived portion of the composite video signal which varies in gray scale levels from Reference White to Reference Black. Also known as the picture signal.

## GLOSSARY OF VIDEO TERMS (Con't)

SYNC OR COMPOSITE SYNC SIGNAL
That portion of the composite video signal which synchronizes the scanning process.
SYNC LEVEL
The peak level of the composite Sync signal.
SETUP
The difference between the Reference Black level and the Blanking level. Not to be confused with setup as used in conjunction with digital logic.
RASTER-SCAN
The basic method of sweeping across a CRT, a line at a time, to generate and display pictures as commonly used in commercial TV in the USA.

## MONOCHIROME VIDEO

Conventional black-and-white television video in which the Z-axis, or intensity, of the beam is modified during scanning to shade and/or outline images.

## BLANKING LEVEL

The level which separates the Sync portion from the video signal, with or without Setup. This level is sometimes also called the pedestal, back porch or front porch. It usually refers to the level which will cut off the CRT, producing the blackest possible picture.
REFERENCE BLACK LEVEL
The maximum negative polarity amplitude of the video signal.
REFERENCE WHITE LEVEL
The maximum positive polarity amplitude of the video signal.
10\% BRIGHT LEVEL
A "Whiter than White" Level not within the range of the normal picture. Sometimes used for generating cursors or outlines because it contrasts with all gray shades including white.
GRAY SCALE
The discrete levels of the video signal between Reference White and Reference Black levels.
COLOR VIDEO (RGB)
As used herein, this refers to the method of generating color images by combining the three primary colors of red-green-blue (RGB). The associated monitor would be identified as an "RGB" monitor. Three DAC-0805 series D/A converters are required to drive such a monitor, one each for red, green and blue.

## CONNECTIONS AND PERFORMANCE

TYPICAL CONNECTIONS


NOTE: All digital inputs terminated to -5.2 V through $2 \mathrm{k} \Omega$ except strobe.

## COMPOSITE VIDEO OUTPUT SIGNAL



## APPLICATION

TYPICAL RASTER SCAN DISPLAY SYSTEM


The DAC-0805 is particularly useful in raster scan display systems. The above system functions as an intelligent peripheral to the host CPU, and drives a standard television monitor.

The system consists of a MOS RAM memory buffer for storing display data, a memory controller for updating the CRT display, and a programmable microprocessor for graphics generation and image manipulation.

## DIGITAL CONTROL INPUTS

## STROBE-(Pin 7)

Logic " 0 " to Logic " 1 "' transition transfers digital input data to the register.

## SETUP-(Pin 20)

Three user programmable levels:

## BLANKING LEVEL

INPUT

1. Grounded
2. Open
3. -5.2 V

10\% BRIGHT-(Pin 21)
Logic " 0 " causes output to go positive by 71 mV . The most positive voltage remains OV absolute. All other levels are shifted down by 71 mV .

## REFERENCE WHITE-(Pin 23)

Logic "0" set the D/A's output to Full-Scale (Reference White Level). This is 0 V absolute or 714 mV more positive than the Blanking Level ( 643 mV more positive than the Reference Black Level) with Standard Setup.
NOTE: This pin should be held at a logic " 1 " when the Composite Blanking input is activated.

## COMPOSITE SYNC-(Pin 19)

Logic " 0 " resets the input register to all " 0 's" and the output voltage goes negative by 286 mV with respect to the Composite Blanking Level.
COMPOSITE BLANKING-(Pin 22)
Logic " 0 " resets the input register to all " 0 's"' and sets the output voltage negative by the amount of setup voltage with respect to the Reference Black Level.

| ORDERING INFORMATION |  |  |
| :--- | :---: | :---: |
| MODEL | RESOLUTION | SETTLING |
| TIME |  |  |
| DAC-0805MR | 8 Bits | 8 nsec. |
| For military devices compliant to MIL-STD-883, consult the <br> factory. |  |  |

## FEATURES

- 10-Bit resolution
- 160 MHz conversion rate
- Multiplying - 14 MHz bandwidth
- ECL compatible
- Single ( -5 V ) supply
- Low-power
- Low-glitch


## APPLICATIONS

- Graphic displays
- High definition video displays
- Ultra high-speed signal processing
- Digital VTR
- Digital attenuators
- High-speed function generators


## GENERAL DESCRIPTION

The monolithic DAC-330 is an ultra highspeed, 10-bit digital-to-analog converter. This ECL-compatible device has a 160 MHz update rate and a 14 MHz multiplying bandwidth capability.
The DAC-330 develops an output voltage of 0 to -1.0 V and can directly drive a $75 \Omega$ impedance load. Settling time is 5.2 nSec . while glitch energy is a low 15 picovolt/second. Other features of this D/A are integral linearity of $0.1 \% \mathrm{FS}$, and a differential linearity of $\pm 1 / 2$ LSB maximum.
Input coding of the DAC-330 can be programmed for straight binary or complementary binary through use of the COMP BIN control input line.
The DAC-330 is a low-power device requiring only a single -5.2 V supply with a maximum current draw of 100 mA . The DAC-330 is packaged in a 28 -pin plastic DIP and has an operating temperature range of $-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$.


TABLE 1. INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | BIT 1 (MSB) | 28 | ANA GND |
| 2 | BIT 2 | 27 | V REF |
| 3 | BIT 3 | 26 | ANA VS $(-5.2 \mathrm{~V})$ |
| 4 | BIT 4 | 25 | N/C |
| 5 | BIT 5 | 24 | N/C |
| 6 | BIT 6 | 23 | N/C |
| 7 | BIT 7 | 22 | N/C |
| 8 | BIT 8 | 21 | N/C |
| 9 | BIT 9 | 20 | ANA OUT |
| 10 | BIT 10 (LSB) | 19 | N/C |
| 11 | N/C | 18 | ANA GND |
| 12 | N/C | 17 | DIG GND |
| 13 | CLK | 16 | COMP. BIN. |
| 14 | CLK | 15 | DIG VS $(-5.2 V)$ |

TABLE 2. INPUT/OUTPUT CODING

| RANGE | DIGITAL INPUT CODE | ANALOG OUTPUT VOLTAGE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Comp. $\mathrm{Bin}=\mathrm{OV}$ (Pin 16 to DIG GND) STRAIGHT BINARY |  | Comp. Bin. $=-5.2 \mathrm{~V}$ (Pin 16 to -5.2V) COMP. BINARY |  |
| -FS + 1 LSB | 1111111111 | -999.02 | mV | -0.9766 | mV |
| -15/16 FS | 1111000000 | -937.5 | mV | -62.5 | mV |
| -7/8 FS | 1110000000 | -865 | mV | -124 | mV |
| -3/4 FS | 1100000000 | -750 | mV | -250 | mV |
| -1/2 FS | 1000000000 | -500 | mV | -500 | mV |
| -1/4 FS | 0100000000 | -250 | mV | -750 | mV |
| -1/8 FS | 0010000000 | - 125 | mV | -875 | mV |
| -1/16 FS | 0001000000 | -62.5 | mV | -937.5 | mV |
| -1 LSB | 0000000001 | -0.9766 | mV | -999.02 | mV |
| 0 | 0000000000 | 0.0000 | mV | -1.0000 | VS |

## TECHNICAL NOTES

## 1. Data Input Coding

The relation between the binary input code and the analog output voltage is programmed by the COMP BIN control line (pin 16). When COMP BIN is connected to DIG GND (Pin 17) the input coding is straight binary, if COMP BIN is connected to DIG Vs (Pin 15) the input coding is complementary binary.

## 2. Clock Inputs

Input data to the DAC-330 is latched on the rising edge (0 to 1) of CLK (pin 14). The clock inputs CLK and CLK (pins 13 and 14 respectively) must be at ECL levels. An alternative method is to drive the CLK (pin 14) and set pin 13 (CLK) to the mid-point of an ECL level by an external source. Refer to Figure 4 for typical connections.

## 3. Digital Input Considerations

When the DAC-330 is operated at the maximum conversion rate ( 160 MHz ), it is suggested that ECL-100K logic gates be used to drive the inputs of the DAC. The data and clock drivers, for maximum performance, must be terminated at the DAC inputs with the Thevenin equivalent resistance of $50 \Omega$ at a dc level of -2 V . Further the termination resistors should be placed as close as possible to the digital input pins of the D/A. Refer to Figure 11 for typical connections.
(1)Absolute maximum ratings are limiting values, which when exceeded will yield derated performance of the device and may cause damage to the device.
(2) $\mathrm{R}=75 \Omega,-3 \mathrm{~dB}$
(3) $R \geqslant 10 \mathrm{~K} \Omega$

## 4. Reference Voltage

The full-scale output voltage (ANA OUT) of the DAC is determined by the reference voltage (VREF) on pin 27 . Also ANA OUT varies in proportion to the voltage difference between pin 27 (VREF) and pin 26 (ANA Vs). The range in which a linear relationship is established beatween ANA IN and Vref is:

$$
0.50 \mathrm{~V} \text { to } 1.5 \mathrm{~V}
$$

To reduce high-frequency noise on the analog output (ANA OUT, pin 20), install a $0.01 \mu \mathrm{~F}$ ceramic capacitor as close as possible between pin 26 (ANA IN) and pin 27 (VREF).

Two circuits for deriving the reference voltage (VREF) are shown in Figures 3 and 4 . Figure 3 simply divides the power supply voltage with two resistors. However the analog output voltage of this circuit will vary with any deviation in the supply voltage. Figure 4 eliminates the influence of supply deviations by using a voltage regulator resulting in a more stable analog output voltage.

## 5. Output Load Considerations:

The DAC-330 is a device which uses a load resistance to develop an output voltage. A typical value of the load resistance is $75 \Omega$. Both the full scale output voltage and the zero offset voltage temperature coefficients are dependent on the load resistance. Larger value load resistances result in a lower value temperature coefficient. Refer to output versus temperature chart in Figure 10.

## 6. Multiplying Operation:

To use the DAC-330 in the multiplying mode, apply an external modulation signal coupled by a $.001 \mu \mathrm{~F}$ capacitor to pin 27 (VREF). Also remove the $0.01 \mu \mathrm{~F}$ ceramic capacitor connected between pins 26 and 27 . Refer to the schematic in Figure 5.
To set up the DAC-330 for multiplying operation:
a. Set the digital inputs (all is for straight binary or all Os for complementary binary for full scale output ANA OUT on Pin 20.
b. With no AC signal applied to pin 27, adjust the $1.5 \mathrm{~K} \Omega$ potentiometer so that the analog output ( pin 20 ) is -1.0 V . The DC voltage at pin 27 is then defined as Vref.
c. Then apply the AC signal such that the amplitude of the signal at pin 27 becomes (VREF +5.2 )/2
7. Power Supply Considerations:

The board layout should have a ground plane and Vs (supply voltage) plane ( -5.2 V ) as large as possible to reduce parasitic reactance and resistance. The analog and digital grounds should be separated on the printed circuit board, as well as the analog and digital -5.2 V (Vs) power lines. For the best system noise reduction, the only place the analog and digital power and ground lines should be interconnected is at the main system power supply.
Both the analog and digital supplies should be bypassed by a $47 \mu \mathrm{~F}$ Tantalum and a 100 pF ceramic capacitor installed as close as possible to the DAC-330.


Figure 1. Clock Inputs


Figure 2. Data Inputs


Figure 3. Voltage Reference


Figure 4. Voltage Reference


Figure 5. Multiple Circuits

## TIMING NOTES

Data input update must be completed at least 5 nSec . before the positive transition of the clock (CLK).

$$
\mathrm{T}_{\mathrm{s}} \geqslant 5 \mathrm{nSec} .
$$

The input data is latched into the converter at the CLK and $\overline{\text { CLK }}$ crossover points. The data at the input must be held for at least 1 nSec . after this.

$$
\text { Thd } \geqslant 1 \mathrm{nSec} .
$$

The analog output will start to change to a new value after a propagation delay of typically 3.8 nSec .

$$
\text { Tpd = } 3.8 \mathrm{nSec} . \text { (Typ.) }
$$

Rise time (Tr) and fall time (Tf) for a full-scale change in analog output is typically 1.5 nSec .

$$
\mathrm{Tr}=\mathrm{Tf}=1.5 \mathrm{nSec} . \text { (Typ.) }
$$

The settling time is calculated from the fall or rise time using the formula.

$$
\begin{aligned}
\mathrm{T}(\text { setting }) & =3.45 \times \mathrm{Tr}(\text { or } \mathrm{Tf}) \mathrm{nSec} . \\
& =5.2 \mathrm{nSec} .
\end{aligned}
$$



Figure 7. Connection Diagram


Figure 6. Timing Diagram


Figure 8. Multiplying Input/Output Characteristics


Figure 9. Output Voltage Full-Scale vs Vref -Vs

## FEATURES

- 12-Bit resolution
- 300 Nanoseconds settling time
- $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum tempco
- 5 Output ranges
- $\pm 1 / 4$ LSB linearity
- 562 Pin compatibility


## GENERAL DESCRIPTION

The DAC-562 is a new high performance monolithic 12-bit D/A converter fabricated with advanced bipolar technology. The circuit uses a precision, laser-trimmed thin film R-2R ladder network driven by equalvalue switched current sources to achieve $1 / 4$ LSB typical linearity, 300 nanoseconds setting time, and $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum gain tempco.
The DAC-562 operates from TTL or CMOS input logic and provides a 0 to 2 mA or $\pm 1$ mA output current. The converter contains tracking feedback and bipolar offsetting resistors to provide five output voltage ranges when used with an external operational amplifier: 0 to $+5 \mathrm{~V}, 0$ to +10 V , $\pm 2.5, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$. Since these resistors closely track the R-2R ladder with temperature, gain stability of better than $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ is achieved. Differential linearity error is $1 / 4$ LSB typical and $1 / 2$ LSB maximum, with output monotonicity guaranteed over the operating temperature range.
Output settling time for a full-scale change to $1 / 2$ LSB is 300 nanoseconds typical and 400 nanoseconds maximum.
The DAC-562 is completely pin and function compatible with industry standard 562 D/A converters. The package is a 24-pin hermetically sealed ceramic DIP; power requirement is +5 V to +15 V and -15 V dc. The DAC-562C operates over a $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.


2

## MECHANICAL DIMENSIONS

 INCHES (MM)

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | + SUPPLY | 13 | BIT 12 IN (LSB) |
| 2 | LOGIC SELECT | 14 | BIT 11 IN |
| 3 | REF. GROUND | 15 | BIT 10 IN |
| 4 | NC. | 16 | BIT 9 IN |
| 5 | REFERENCE IN | 17 | BIT 8 IN |
| 6 | - SUPPLY | 18 | BIT 7 IN |
| 7 | BIP. OFF IN | 19 | BIT 6 IN |
| 8 | BIP OFF OUT | 20 | BIT 5 IN |
| 9 | OUTPUT | 21 | BIT 4 IN |
| 10 | 10 V RANGE | 22 | BIT 3 IN |
| 11 | 20V RANGE | 23 | BIT 2 IN |
| 12 | GROUND | 24 | BIT $1 \mathrm{IN}(\mathrm{MSB})$ |

INPUT/OUTPUT CONNECTIONS


| 12 | GROUND |
| :--- | :--- |


| ABSOLUTE MAXIMUM RATINGS | DAC-562C |
| :---: | :---: |
| Positive Supply, pin 1 | $+20 \mathrm{~V}$ |
| Negative Supply, pin 6 | -20V |
| Reference Input, pin 5 | $\pm$ Supply |
| Reference Ground, pin 3 | OV |
| Digital Inputs, pins 13-24 | -1 V to +12 V |
| Logic Select Input, pin 2 | -1 V to +12 V |
| Output, pin 9 | +Supply, -5V |
| Resistors, pins 7, 8, 10, 11 | $\pm$ Supply |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C},+5 \mathrm{~V}$ and -15 V Supplies, +10 V reference unless otherwise noted.

| INPUTS | DAC-562C |
| :---: | :---: |
| Resolution | 12 Bits |
| Coding, unipolar output. | Straight Binary |
| Coding, bipolar output . . . . . . . . . . . . . . . | Offset Binary |
| Input Logic Level, bit ON (' 1 '')', ' | +2.0 min. at 100 nA max. |
| Input Logic Level, bit OFF (' 1 ' ${ }^{\text {1 }}$ ' | +0.8 V max. at $-100 \mu \mathrm{~A}$ max. |
| Reference Input Voltage . . . . . | +10V |
| Reference Input Resistance | $20 \mathrm{~K} \Omega$ |
| OUTPUTS |  |
| Output Current, unipolar <br> Output Current, bipolar <br> Output Voltage Ranges, unipolar . . . . . . | 0 to -2 mA |
|  | $\pm 1 \mathrm{~mA}$ |
|  | 0 to +5 V |
| Output Voltage Ranges, bipolar | $\begin{aligned} & \text { to }+10 \mathrm{~V} \\ & \pm 2.5 \mathrm{~V} \end{aligned}$ |
|  | $\pm 5 \mathrm{~V}$ |
| Output Voltage Compliance <br> Output Resistance <br> Output Capacitance | $\pm \begin{aligned} & \pm 10 \mathrm{~V} \\ & +1 \mathrm{~V}\end{aligned}$ |
|  | $2 \mathrm{~K} \Omega$ |
|  | 20 pF |
| PERFORMANCE |  |
| Linearity Error, max. <br> Linearity Error Over Temp., max. <br> Differential Linearity Error, max. <br> Monotonicity <br> Gain Error, max. ${ }^{2}$ <br> Unipolar Zero Error, max. ${ }^{2}$ <br> Bipolar Offset Error, max. ${ }^{2}$ <br> Gain Tempco, max. ${ }^{3}$ <br> Zero Tempco, max. ${ }^{3}$ <br> Bipolar Offset Tempco, max. ${ }^{3}$. <br> Settling Time to $1 / 2$ LSB 4 <br> Power Supply Sensitivity, max. | $\pm 1 / 2$ LSB |
|  | $\pm 1$ LSB |
|  | $\pm 1 / 2$ LSB |
|  | Over Oper. Temp. Range |
|  | $\pm 0.25 \%$ |
|  | $\pm 0.05 \%$ |
|  | $\pm 0.25 \%$ |
|  | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | $\pm 4 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | 300 nsec. typ., 400 nsec. max. |
|  | $\pm 3.5 \mathrm{ppm}$ of FSR/\% Supply |
| POWER REQUIREMENTS |  |
| Rated Power Supply Voltage <br> Positive Supply Range ${ }^{5}$ <br> Negative Supply Range <br> Power Supply Quiescent Current, max. ${ }^{6}$ | +5 V dc, -15 V dc |
|  | +4.75 V to +16.5 V |
|  | -15 V dc $\pm 10 \%$ |
|  | + $15 \mathrm{~mA},-23 \mathrm{~mA}$ |
| PHYSICAL/ENVIRONMENTAL |  |
| Operating Temp. Range $\ldots \ldots \ldots \ldots \ldots$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> Storage Temp. Range  <br> Package, Hermetically Sealed $\ldots \ldots \ldots$. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| *Specifications same as first column |  |
| FOOTNOTES: |  |
| 1. + Supply must be $+5 \mathrm{~V} \pm 5 \%$. For operation with CMOS logic, see Technical Note 1. |  |
| 2. Adjustable to zero using external potentiometers. Specified error is for 100 ohm trim resistors and external operational amplifier using internal feedback resistor. |  |
| 3. Using external operational amplifier and internal feedback and offset resistor. Zero Tempco and Bipolar Offset Tempco are in ppm $/{ }^{\circ} \mathrm{C}$ or FSR (Full Scale Range) |  |
| 4. For full-scale change: all bits ON-to-OFF, or all bits OFF-to-ON |  |
| 5. Maximum Positive Supply Voltage is +16 V for high level logic only, i.e., when Pin 2 is tied Technical Note 1 |  |
| 6. Allow 30 seconds warm-up time. |  |

## TECHNICAL NOTES

1. For TTL input logic; pin 2 should be connected to pin 12 and the + supply must be +5 V dc ( $\pm 5 \%$ ). For CMOS input logic, connect pin 2 to pin 1 and use any + supply voltage from +9.5 V to +12 V dc. CMOS threshold levels are then + Vs $\times 0.7$ for bit ON and + Vs $\times 0.3$ for bit OFF. Logic input current is the same as that specified for TTL.
2. Gain and bipolar offset errors are adjustable to zero by means of two 100 ohm trimming pots. The adjustment range is $\pm 0.3 \%$ of FSR for gain and $\pm 0.6 \%$ of FSR for bipolar offset. The unipolar zero error is adjustable to zero by means of the offset adjustment of the external output amplifier.
3. The output voltage compliance range of $\pm 1 \mathrm{~V}$ should not be exceeded or else accuracy will be affected. If a resistor load is driven instead of an operational amplifier summing junction then the maximum resistor value is 500 ohms for unipolar operation and 1 K ohms for bipolar operation.
4. Output settling time is specified for current output and is measured with a small current sampling resistor to ground ( 100 ohms). Voltage output settling time depends on the output operational amplifier used. DATEL's AM-500 is recommended for about 500 nanoseconds settling and AM-452-2 is recommended for about 1.5 microseconds settling. Both should be used with a $3-20 \mathrm{pF}$ variable compensating capacitor across the feedback resistor which should be adjusted for optimum settling time.
5. For best high speed performance, both power supplies should be bypassed with $1 \mu \mathrm{~F}$ electrolytics in parallel with $0.01 \mu \mathrm{~F}$ ceramic capacitors as close as possible to the $\pm$ supply pins.
6. The gain and bipolar offset temperature coefficients are specified with the internal feedback and offset resistors used in conjunction with an external operational amplifier. This is because these resistors track the R-2R ladder with temperature and therefore the tempco's do not depend on absolute resistor tempco. The tempco of the external +10 V reference must also be included in the total converter tempco, however.
7. The DAC-562 wideband output noise with all bits ON is typically $100 \mu \mathrm{~V}$ peak-to-peak over 0.1 Hz to 5 MHz .

UNIPOLAR OPERATION-See Output Range Selection Table


## OUTPUT VOLTAGE RANGE SELECTION (See Connection Diagrams)

| OUTPUT VOLTAGE RANGE | CONNECT THESE PINS TOGETHER |  |  |  | $\begin{gathered} \text { R } \mathrm{R}_{\mathrm{B}}, \text { BIAS } \\ \text { COMP. } \\ \text { RESISTOR* } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 to +5 V | A \& 10 | 9 \& 11 |  |  | $1.11 \mathrm{k} \Omega$ |
| 0 to +10 V | A \& 10 |  |  |  | $1.43 \mathrm{k} \Omega$ |
| $\pm 2.5 \mathrm{~V}$ | A \& 10 | 9 \& 11 | 8 \& 9 | 7 \& B | $1 \mathrm{k} \Omega$ |
| $\pm 5 \mathrm{~V}$ | A \& 10 |  | 8 \& 9 | 7 \& B | $1.25 \mathrm{k} \Omega$ |
| $\pm 10 \mathrm{~V}$ | A \& 11 |  | 8 \& 9 | 7 \& B | $1.43 \mathrm{k} \Omega$ |

*Carbon composition resistor value used from amplifier positive input terminal to ground to compensate for offset due to bias current.

## BIPOLAR OPERATION-See Output Range Selection Table



## CALIBRATION AND APPLICATION

CODING TABLE-See Calibration Procedure

| INPUT CODE | OUTPUT VOLTAGE RANGE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 to +5 V | $0 \mathrm{TO}+10 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ |
| 111111111111 | +4.9988V | +9.9976V | +2.4988V | $+4.9976 \mathrm{~V}$ | +9.9951V |
| 110000000000 | +3.7500 | + 7.5000 | +1.2500 | +2.5000 | +5.0000 |
| 100000000000 | +2.5000 | +5.0000 | 0.0000 | 0.0000 | 0.0000 |
| 010000000000 | +1.2500 | +2.5000 | -1.2500 | -2.5000 | -5.0000 |
| 000000000001 | +0.0012 | +0.0024 | -2.4988 | -4.9976 | - 9.9951 |
| 000000000000 | 0.0000 | 0.0000 | -2.5000 | $-5.0000$ | -10.0000 |

## CALIBRATION PROCEDURE

## UNIPOLAR OPERATION

1. Set all digital inputs low. Adjust the output amplifier offset for 0 volts output.
2. Set all digital inputs high. Adjust Gain trimming pot for an output of $+\mathrm{FS}-1$ LSB.

$$
\begin{aligned}
\mathrm{FS}-1 \mathrm{LSB} & =+9.9976 \mathrm{~V} \text { for } 0 \text { to }+10 \mathrm{~V} \text { range. } \\
& =+4.9988 \mathrm{~V} \text { for } 0 \text { to }+5 \mathrm{~V} \text { range. }
\end{aligned}
$$

## BIPOLAR OPERATION

1. Set all digital inputs low. Adjust Bipolar Offset trimming pot for one of the following output voltages:

> -2.5 V for $\pm 2.5 \mathrm{~V}$ range
> -5.0 V for $\pm 5 \mathrm{~V}$ range
> -10.0 V for $\pm 10 \mathrm{~V}$ range
2. Set bit 1 (MSB) input high and all other digital inputs low. Adjust Gain trimming pot for 0 volts output.

CIRCUIT FOR FAST VOLTAGE OUTPUT ( $\approx 0.5 \mu$ SEC. SETTLING)


CIRCUIT FOR FAST VOLTAGE OUTPUT
( $\approx 1.5 \mu$ SEC. SETTLING)


Adjust $R_{4}$ for +10.000 V output. For best stability $R_{1} \& R_{2}$ should track each other closely with temperature. $\mathrm{R}_{4}$ should be a low tempco trimming pot or else a selected metal film trim resistor.

## ORDERING INFORMATION

MODEL NO.

## DAC-562C

ACCESSORIES Part Number
TP50 -

## Description

Trimming potentiometer

메으른

## FEATURES

- Microprocessor-compatible
- Double-buffered inputs
- 8-, 10- and 12-Bit resolution
- 500 Nanoseconds settling time-DAC-610
- 4-Quadrant multiplication


## GENERAL DESCRIPTION

DATEL's DAC-608, DAC-610 and DAC-612 are low cost monolithic 8-, 10 -and 12-bit multiplying D/A converters designed to operate directly with most popular microprocessors. Double-buffered inputs allow the converters to output an analog voltage corresponding to one digital word while holding the next, permitting simultaneous updating of multiple D/A's via a common strobe signal. The converters appear as a memory location or I/O port to the microprocessor and thus do not require interfacing logic. All models will operate as normal D/A's for nonmicroprocessor based applications.
Excellent temperature tracking characteristics are provided by precision siliconchromium R-2R resistor ladder networks. Output settling time for a full-scale change to $1 / 2$ LSB, is as low as 500 nanoseconds and the maximum linearity error on all models is $\pm 1 / 2$ LSB. Monotonicity is guaranteed over the full operating temperature range.
Other features include a low, 3 mV peak-to-peak, digital feedthrough error, 30 mW power dissipation and single supply operation. The reference input is selectable over a range of $\pm 10 \mathrm{~V}$ and may also be used as the analog input for four quadrant multiplication applications.
The DAC-612C is packaged in a 24 -pin ceramic DIP. Models DAC-608 and DAC-610 are packaged in a 20 -pin plastic DIP. All units are specified to operate over the commerical $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. These devices are an ideal choice for innumerable applications involving industrial process control, programmable attenuators, audio signal processing and low frequency sine wave generation.

CAUTION: These devices contain CMOS circuits and should be handled with standard anti-static procedures.


INPUT/OUTPUT CONNECTIONS

| DAC-608 |  | DAC.610 |  |
| :---: | :---: | :---: | :---: |
| PIN | FUNCTION | PIN | FUNCTION |
| 1 | $\overline{\mathrm{CS}}$ (CHIP SELECT) | 1 | $\overline{\mathrm{CS}}$ (CHIP SELECT) |
| 2 | $\overline{\text { WR1 }}$ (WRITE 1) | 2 | $\overline{W R}$ (WRITE) |
| 3 | ANALOG GROUND | 3 | BYTE 1/区-BYTE 2 |
| 4 | DI3 | 4 | $\overline{\text { XFER }}$ |
| 5 | DI2 | 5 | DI5 |
| 6 | DI1 | 6 | D16 |
| 7 | DIO (LSB) | 7 | D17 |
| 8 | REFERENCE IN | 8 | DI8 |
| 9 | FEEDBACK | 9 | D19 (MSB) |
| 10 | DIGITAL GROUND | 10 | GROUND |
| 11 | OUTPUT 1 | 11 | OUTPUT 2 |
| 12 | OUTPUT 2 | 12 | OUTPUT 1 |
| 13 | DI7 (MSB) | 13 | REFERENCE IN |
| 14 | DI6 | 14 | FEEDBACK |
| 15 | DI5 | 15 | DIO (LSB) |
| 16 | DI4 | 16 | DI1 |
| 17 | $\overline{\text { XFER (Trans. Contl.) }}$ | 17 | D12 |
| 18 | $\overline{W R 2}$ (Write 2) | 18 | DI3 |
| 19 | ILE (In. Latch ENB) | 19 | D14 |
| 20 | $\mathrm{V}_{\mathrm{S}}$ | 20 | $\mathrm{V}_{\mathrm{S}}$ |

ABSOLUTE MAXIMUM RATINGS
Power Supply Voltage
Logic Input Voltage
Reference Input Voltage
Output Voltage
Package Dissipation


FUNCTIONAL SPECIFICATIONS
Typical at $25^{\circ} \mathrm{C}, 15 \mathrm{~V}$ Supply, Reference $\mathrm{In}=+10 \mathrm{~V}$ unless otherwise noted.


## PHYSICAL/ENVIRONMENTAL

| Operating Temp. Range $\qquad$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperatu |  |
| Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Package Typ |  |
| DAC-608/6 |  |
| DAC-612 .. | 24-pin ceramic DIP |

## FOOTNOTES:

1. DAC-608 only.
2. DAC-610/612 only.
3. All data inputs latched low. To achieve this low feedthrough on the DAC-612, the metal lid must be grounded. If the lid is left floating the feedthrough is typically 6 mV .
4. All data inputs latched high.
5. "D" stands for digital input.
6. Using internal feedback resistor.

## TECHNICAL NOTES

1. The output operational amplifier to be used should have as low a value of input bias current as possible. DATEL's AM-410 operational amplifiers are highly recommended for use with these devices.
In order to maintain the specified temperature tracking specifications, the D/A's internal feedback resistor should be used in the operational amplifier feedback loop.
2. The voltage at the current outputs must be as close to ground potential as possible so that the changes in the applied digital codes do not affect the output current linearity.
3. In fast data acquisition applications, the addition of a 10 to 22 pF capacitor (Cc) in parallel with the feedback resistor of the operational amplifier may be required to minimize overshoot and ringing at the output.
4. Due to the rapid switching of internal logic gates that respond to the input changes, a narrow spike could flow out from the current output terminals. In order to minimize this effect, the input register must always be used as the data latch. Reducing $\mathrm{V}_{\mathrm{S}}$ from +15 V to +5 V offers a factor of 5 improvement in the magnitude of the feedthrough, however, this causes a loss of internal switching speed. Also, increasing capacitor Cc (if being used) to a value consistent with the actual circuit bandwidth requirements, can provide a substantial damping effect on any output spikes.
5. For flow through operation, (operation with the buffers continuously enabled) $\overline{\mathrm{CS}}, \overline{\mathrm{WR1}}, \overline{\mathrm{WR2}}$ and XFER must be tied to ground and Byte 1/Byte 2 (ILE for DAC-608) must be high. This will allow
both internal registers to follow the applied digital inputs, directly affecting the device output.
6. For stand alone operation where control signals are generated by discrete logic, double buffering can be controlled by applying a logic " 0 " to $\overline{\mathrm{CS}}$ and XFER and a logic " 1 "' to ILE and pulling WR1 low to load data in the input latch. Pulling WR2 low will then update the analog output. A logic " 1 " on either of these lines will prevent the changing of the analog output.
7. All unused digital inputs should be tied
to $\mathrm{V}_{\mathrm{S}}$ or ground in order to prevent damage to the chip from static discharge. If any of the digital inputs are inadvertently left floating, the D/A will interpret the pin as a logic " 1 ".
8. The input registers of the DAC-610 and DAC-612 are arranged to accept a left justified data word from the microprocessor with 8 bits coming first and the lower bits second. Left-justified means that the binary point is assumed to be located to the left of the most significant bit.
9. The use of good circuit board layout
techniques are required for rated performance. Minimization of lead lengths around analog circuitry is recommended. It is important that a good ground be used. A single point ground distribution technique for analog signals and supply returns will prevent other devices in the system from affecting the output of the D/A's. $V_{S}$ should be bypassed as close to the $\mathrm{V}_{\mathrm{S}}$ pin as possible with a low inductance $1 \mu \mathrm{~F}$ tantalum capacitor.

## CODING AND CALIBRATION

# CALIBRATION PROCEDURE 



BIPOLAR CONFIGURATION -one ground on dac:610

## UNIPOLAR

Zero Adjust-Set all data bits to logic " 0 " (logic " 1 " if using output 2) and adjust the OFFSET ADJUST pot on the external operational amplifier for 0.000 V .
Full Scale-Set all data bits to logic " 1 " (logic " 0 " if using output 2) and set the FULL Scale ADJUST for an output equal to: Vout $=-\operatorname{Vref}(\mathrm{N}-1) / \mathrm{N}$, where " N " is equal to: 256 (DAC-608), 1024 (DAC-610) or 4096 (DAC-612).

## BIPOLAR

Zero Adjust-Set all data bits to logic " 0 ', and adjust the OFFSET ADJUST for an output voltage equal to Vref.
Full Scale-Set all data bits to logic "1" and adjust the FULL SCALE ADJUST for an output voltage equal to: Vout $=$ Vref ( $\mathrm{N}-\mathrm{X}$ )/X where " N " ' is equal to: 255 (DAC-608), 1023 (DAC-610) or 4095 (DAC-612); and ' X '' is equal to: 128 (DAC-608), 512 (DAC-610) or 2048 (DAC-612).

## OUTPUT CODING TABLES

UNIPOLAR OPERATION

| INPUT CODE | IDEAL OUTPUT |
| :---: | :---: |
| MSB LSB |  |
| $111 \ldots \ldots .111$ | $-\left(\right.$ V REF $^{2}+1$ LSB $)$ |
| $110 \ldots . .000$ | $-0.75\left(\mathrm{~V}_{\text {REF }}\right)$ |
| $100 \ldots .000$ | $-0.5\left(\mathrm{~V}_{\text {REF }}\right)$ |
| $010 \ldots .000$ | $-0.25\left(\mathrm{~V}_{\text {REF }}\right)$ |
| $000 \ldots . .000$ | 0 |

BIPOLAR OPERATION

| INPUT CODE | IDEAL OUTPUT |  |
| :---: | :---: | :---: |
| MSB LSB | $+V_{\text {REF }}$ | $-V_{\text {REF }}$ |
| $111 \ldots \ldots .111$ | $+V_{\text {REF }}-1$ LSB | $-V_{\text {REF }}+1$ LSB |
| $110 \ldots \ldots .000$ | $0.5\left(+V_{\text {REF }}\right)$ | $0.5\left(-V_{\text {REF }}\right)$ |
| $100 \ldots .000$ | 0 | 0 |
| $010 \ldots \ldots .000$ | $0.5\left(-V_{\text {REF }}\right)$ | $0.5\left(+V_{\text {REF }}\right)$ |
| $000 \ldots . .000$ | $-V_{\text {REF }}$ | $+V_{\text {REF }}$ |

TIMING AND PERFORMANCE
TIMING DIAGRAM


## MECHANICAL DIMENSIONS <br> INCHES (MM)



APPLICATIONS
Typical Connection to Popular Microprocessor Data Bus


The logic functions of the DAC-608/610/612 have been oriented towards an ease of interface with all popular microprocessors. The devices are treated as a typical memory device or I/O peripheral requiring no external logic in most systems due to the timing and logic level convention of the input control signals.

DAC-608 Gain and Linearity Error
Variation vs. Supply Voltage

DAC-608 Gain and Linearity Error Variation vs. Reference Voltage


VREF. REFERENCE VOLTAGE (VDC)

DAC-610 Gain and Linearity Error Variation vs. Reference Voltage


DAC-612 Gain and Linearity Error Variation vs. Temperature

$T_{A}$ - AMBIENT TEMPERATURE ( ${ }^{\circ} \mathrm{C}$ )

## APPLICATIONS

## MULTIPLE D/A SYSTEM


*TIE TO LOGIC 1 IF NOT NEEDED

## TIMING DIAGRAM



For simultaneous updating of multiple D/A's, the $\overline{\mathrm{CS}}$ line of each device is decoded individually. However, the converter can share a common XFER.
The ILE function is very useful in applications where more than one processor is being used. If another processor took control of the data bus and control lines using the same addresses as the first, a low on the ILE pin would latch the data in the input register holding the outputs at their present state.

| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| MODEL NO. | RESOLUTION | OPERATING |
| TEMP. RANGE |  |  |
| DAC-608C | 8 Bits | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DAC-610C | 10 Bits | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DAC-612C | 12 Bits |  |

# DAC-7134B, DAC-7134U 14-Bit Microprocessor-compatible Multiplying DIA Converters 

## FEATURES

- 14-Bit linearity (0.003\% FSR)
- Microprocessor-compatible with doubled-buffered inputs
- 3 Microsecond maximum output current settling time $(0.9 \mu \mathrm{~S}$ typical)
- Low power dissipation
- Full four-quadrant multiplication
- Gain Tempco of +/-8ppm/degree $\mathbf{C}$ maximum
- PROM-controlled correction circuits


## GENERAL DESCRIPTION

The DAC-7134 achieves true 14-bit linearity by combining a fourquadrant, multiplying DAC with on-chip, PROM-controlled correction circuits. The DAC uses thin-film resistors and CMOS circuitry for stability while the PROM-controlled correction circuit eliminates errors introduced by the thermal stresses of packaging.
There are two versions of the DAC-7134, both represented by the block diagram, Figure 1. The DAC-7134U is programmed for unipolar operation while the DAC-7134B is programmed for bipolar applications. Microprocessor bus interfacing is easy using standard memory write cycle timing and control signals. Two input buffer registers are separately loaded with the 8 least significant bits (LS register) and the 6 most significant bits (MS register). Their contents are then transferred to the 14-bit DAC register, which controls the output switches. The DAC register can also be loaded directly from the data inputs.
There are two reference voltage inputs feeding the resistor ladder network. The $\mathrm{V}_{\text {REF }}$ input to the most significant bit of the DAC is separated from the reference input to the remainder of the ladder.
For unipolar use, the two reference inputs are tied together. For bipolar applications, the polarity of the MSB reference is reversed through an external operational amplifier. This flexibility gives the DAC a true 2's complement input transfer function. The DAC-7134 contains two resistors used along with the external op-amp to invert the reference. The PROM is coded to correct for errors in these resistors as well as the inversion of the MSB.


Figure 1. DAC-7134 Simplified Block Diagram

| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Supply Voltage: $\mathrm{V}^{+}$to DGND | -0.3 V dc to +7.5 V dc |
| Analog Signals: |  |
| $\mathrm{V}_{\mathrm{RFL}}, \mathrm{V}_{\mathrm{RFM}}, \mathrm{R}_{\text {INV }}, \mathrm{R}_{\mathrm{FB}}$ to DGND Out AGND AGND | $\begin{aligned} & +/-15 \mathrm{~V} \text { dc } \\ & -0.1 \mathrm{Vdc} \text { to } \mathrm{V}^{+} \end{aligned}$ |
| Current in AGNDS ${ }^{\text {, AGND }}$ | 25 mA |
| Digital Signals: <br> $A_{0}, A_{1}, D_{0}$ to $D_{13}, \overline{W R}, \overline{C S}$, PROG | $\begin{aligned} & -0.3 \mathrm{~V} \text { to } \mathrm{V}^{+} \\ & +0.3 \mathrm{~V} \mathrm{dc} \end{aligned}$ |

FUNCTIONAL SPECIFICATIONS
Valid at $+\mathbf{2 5}$ degrees $\mathrm{C},+5 \mathrm{~V}$ dc power supply, and $\mathrm{V}_{\text {REF }}=$ +10 V dc, unless otherwise specified.

| DESCRIPTION | MINIMUM | TYPICAL | MAXIMUM | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |
| Resolution | 14 | - | - | bits |
| Logic Levels Logical 0 Logical 1 | 2.4 | - | 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Logic Input Currents | - | - | 1.0 | $\mu \mathrm{A}$ |
| Reference Input Resistance | 4.0 | 7.0 | 10 | K ohms |
| Reference Input Voltage Range | - | - | $\pm 12$ | V |
| Coding Unipolar Bipolar |  | traight binary 's complem |  |  |
| ACCURACY <br> Non-linearity ${ }^{1,2}$ |  |  |  |  |
|  | - | - | 0.012 | \% FSR |
|  | - | - | 0.006 | \% FSR |
| L | - | - | 0.003 | \% FSR |
| Non-linearity Temp. Coef. | - | 1 | 2 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Gain Error ${ }^{1,2} \mathrm{~J}$ | - | . | 0.024 | \% FSR |
|  | - | - | 0.012 | \% FSR |
| L | - | - | 0.006 | \% FSR |
| Gain Error Temp. Coef. | - | 2 | 8 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Monotonicity |  |  |  |  |
| $\begin{aligned} & \mathrm{J} \\ & \mathrm{~K} \end{aligned}$ | 12 13 | - | - | bits bits |
|  | 14 | - | - | bits |
| Settling Time | - | 0.9 | 3 | $\mu \mathrm{Sec}$. |
| Power Supply Rejection | - | 10 | 100 | $\mathrm{ppm} / \mathrm{V}$ |
| OUTPUT |  |  |  |  |
| Output Current Range | - | 2.14 | $\pm 3.75$ | mA |
| Output Capacitance DAC all 0's DAC all 1's | - | $\begin{aligned} & 160 \\ & 235 \end{aligned}$ | - | $\begin{aligned} & \mathrm{pf} \\ & \mathrm{pf} \end{aligned}$ |
| Output Noise (Equiv. Johnson Noise) | - | 7 | $\bullet$ | K ohm |
| Feedthrough Error DAC-7134U DAC-7134B | - | $\begin{aligned} & 250 \\ & 500 \end{aligned}$ | - | $\mu \vee p-p$ $\mu \vee p-p$ |
| FOOTNOTES: |  |  |  |  |
| 1. Full-scale range (FSR) is 10 volts for unipolar mode, 20 volts ( $\pm 10$ volts) for bipolar mode. <br> 2. Using internal feedback and reference inverting resistors. |  |  |  |  |


| DESCRIPTION | MINIMUM | TYPICAL | MAXIMUM | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| POWER |  |  |  |  |
| Supply Voltage <br> Range | +3.5 | - | +6.0 | V dc |
| Supply Current <br> (Excluding ladder) <br> Power Dissipation | - | 1.0 | 2.5 | mA |
| PHYSICAL/ENVIRONMENTAL | - | - | 500 | mW |
| Operating Temperature <br> Range <br> Storage Temperature <br> Range | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| Package | -65 | - | +150 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |

The timing diagram represented in Figure 2 shows the relationships between the various bus interface signals. These AC characteristics are listed in Table 1.

## DETAILED DESCRIPTION

The DAC-7134 consists of a 14-bit primary DAC, two PROMcontrolled correction DAC's, input buffer registers, and microprocessor interface logic (refer back to Figure 1). The 14-bit primary DAC is an R-2R thin film resistor ladder with N -channel MOS SPDT current steering switches. Precise balancing of the switch resistances, and all other resistances in the ladder, results in excellent temperature stability.
True 14-bit linearity is achieved by programming a floating polysilicon gate PROM array which controls two correction DAC circuits. A 6-bit gain correction DAC (G-DAC) diverts up to 2\% of the feedback resistor's current to analog ground and reduces the gain error to less than 1 LSB, or $0.006 \%$.
The 5 most significant outputs of the DAC register address a 31-word PROM array that controls a 12-bit linearity correction DAC (C-DAC). For every combination of the primary DAC's most significant bits, a different C-DAC code is selected. This corrects summation errors (caused when more than one bit is turned on simultaneously) and voltage non-linearity in the feedback resistor.


Figure 2. DAC-7134 Timing Diagram

Table 1. AC Characteristics

| PARAMETER ( $\left.\mathrm{V}_{+}=+5 \mathrm{~V} \mathrm{dc}\right)$ | SYMBOL | MINIMUM (nS) |
| :---: | :---: | :---: |
| Address write set-up time | TAWs | 100 |
| Address-write hold time | $\mathrm{T}_{\text {AWh }}$ | 0 |
| Chip select-write set-up time | TCWs | 0 |
| Chip select-write hold time | $\mathrm{T}_{\text {CWh }}$ | 0 |
| WRITE pulse width, low | T $\overline{W R}$ | 200 |
| Data write set-up time | TDWs | 200 |
| Data write hold time | TDWh | 0 |

## PIN DESCRIPTIONS

The input and output pins for both the analog and digital signals used by the DAC-7134 are listed in Table 2 and shown in Figure 3.


Table 2. Pin Assignment and Function Description

| PIN | DESCRIPTION |  |
| :---: | :---: | :---: |
| 1 | $\overline{\text { CHIP SELECT (active low). }}$ Enables writing to the register. |  |
| 2 | WRITE, (active low). Enables writing to the register along with CHIP SELECT. |  |
| 3 | Bit 0 | Least Significant Bit |
| 4 | Bit 1 | INPUT DATA <br> BITS <br> High $=$ True |
| 5 | Bit 2 |  |
| 6 | Bit 3 |  |
| 7 | Bit 4 |  |
| 8 | Bit 5 |  |
| 9 | Bit 6 |  |
| 10 | Bit 7 |  |

Figure 3. DAC-7134 Pin Configuration

## ANALOG SECTION

The DAC-7134 provides both unipolar and bipolar operation. The bipolar application circuit (Figure 4) requires one additional operational amplifier, but no external resistors. Two on-chip resistors ( $R_{I N V_{1}}, R_{I N V 2}$ ), together with the op-amp, form a voltage inverter which drives the MSB reference terminal (VRFM) to -VREF.
$V_{\text {REF }}$ is the voltage applied at the less significant bits' reference terminal, $\mathrm{V}_{\text {RFL }}$. This reverses the weight of the MSB, and gives the DAC a 2's complement transfer function. The op-amp and reference connection to $V_{\text {RFM }}$ and $V_{\text {RFL }}$ can be reversed, without affecting linearity, but a small gain error will be introduced. For unipolar operation the VRFM and VRFL terminals are both tied to $V_{\text {REF }}$, and the RINV pin is left unconnected.


Figure 4. Bipolar Operation, with Inverted $\mathrm{V}_{\text {REF }}$ to MSB

Since the PROM correction codes required are different for bipolar and unipolar operation, the DAC-7134 is available in two different versions; the DAC-7134U, which is corrected for unipolar operation, and the DAC-7134B, which is programmed for bipolar application. The feedback resistance is also different in the two versions, and is switched under PROM control from " $R$ " in the unipolar device to " 2 R " in the bipolar part. These feedback resistors have a dummy (always ON) switch in series to compensate for the effect of the ladder switches. This greatly improves the gain temperature coefficient and the power supply rejection of the device.

## DIGITAL SECTION

Two levels of input buffer registers allow loading of data from an 8 -bit or 16 -bit data bus. The $A_{0}$ and $A_{1}$ pins select one of four operations:

1. Load the LS buffer register with the data at inputs $D_{0}$ to $D_{7}$,
2. Load the MS buffer register with the data at inputs $D_{8}$ to $\mathrm{D}_{13}$,
3. Load the DAC register with the contents of the MS and LS buffer registers, and,
4. Load the DAC register directly from the data input pins. (See Table 3).
The $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ pins must be low to allow data transfer to occur. When direct loading is selected (CS, WR, $A_{0}$ and $A_{1}$ low), the registers are transparent and the data input pins control the DAC output directly. The other modes of operation allow double buffered loading of the DAC from an 8-bit bus.
These input data pins are also used to program the PROM under control of the PROG pin. This is done in manufacturing, and for normal read-only use the PROG pin should be tied to $\mathrm{V}+{ }^{+}+5 \mathrm{~V}$ dc).

Table 3. Data Loading Controls

| CONTROL LINES |  |  |  | DAC-7134 OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | $A_{1}$ | $\overline{\text { CS }}$ | $\overline{W R}$ |  |
| X | X | X | 1 | No operation, device not selected |
| X | X | 1 | X |  |
| 0 | 0 | 0 | 0. | Load registers from data bus |
| 0 | 1 | 0 | 0 | Load LS register from data bus |
| 1 | 0 | 0 | 0 | Load MS register from data bus |
| 1 | 1 | 0 | 0 | Load DAC register from MS and LS register |

Note: Data is latched on low-to-high transitions of either $\overline{W R}$ or CS.

## UNIPOLAR BINARY OPERATION

Figure 5 shows a typical circuit configuration for unipolar mode operation using a DAC-7134U. With positive and negative VREF values, the circuit is capable of two-quadrant multiplication. Table 4 presents a digital input code/analog output value' reference for unipolar mode operation. The Schottky diode (HP5082-2811 or equivalent) protects IOUT from negative excursions which could damage the device, and is only necessary with certain high speed amplifiers.


Figure 5. Unipolar Binary, Two-Quadrant Multiplying Circuit

Table 4. Code Table-Unipolar Binary Operation

| DIGITAL INPUT | ANALOG OUTPUT |
| :---: | :---: |
| MSB LSB | $-\left(\mathrm{V}_{\text {REF }}+1 \mathrm{LSB}\right)$ |
| 111 ............................... 111 |  |
|  | $-0.75 \times\left(\mathrm{V}_{\text {REF }}\right)$ |
|  | $-0.5 \times\left(V_{\text {REF }}\right)$ |
| 010 .............................. 000 | $-0.25 \times\left(\mathrm{V}_{\text {REF }}\right)$ |
| 000 ............................... 000 | 0 |

## Zero Offset Adjustment

(See Figure 5)

1. Connect all data inputs and $\overline{W R}, \overline{C S}, A_{0}$ and $A_{1}$ to DGND. (Connect pins 1 through 16, 27, and 28 to pin 22).
2. Adjust the offset zero-adjust trim-pot of op-amp A2, if used, for a maximum of $0 \mathrm{~V} \pm 50 \mu \mathrm{~V}$ dc at AGNDS.
3. Adjust the offset zero-adjust trim-pot of output op-amp A1 for a maximum of $0 \mathrm{~V} \pm 50 \mu \mathrm{~V}$ dc at $\mathrm{V}_{\text {OUT }}$.

## Gain Adjustment (Optional)

1. Connect all data inputs (pins 1 through 16) to $\mathrm{V}^{+}$(pin 26). Connect $\overline{C S}, \overline{W R}, A_{1}$ and $A_{0}$ (pins $1,2,27$, and 28 respectively) to DGND (pin 22).
2. Monitor VOUT for a-(VREF + 1 LSB ) reading.
3. To decrease VOUT, connect a series resistor of 100 ohms or less between the reference voltage and the VRFM and VRFL terminals (pins 20 and 18).
4. To increase $V_{\text {OUT }}$, connect a series resistor of 100 ohms or less between OP-AMP A1's output and the RFB terminal (pin 21).

For applications where the output reference ground point is established somewhere other than at the DAC, a circuit similar to that shown in Figure 6 could be used. Here, op-amp A2 removes the slight error due to IR voltage drop between the internal analog ground node and the external ground connection. For 13-bit or lower accuracy, omit A2 and connect AGNDF and AGNDS directly to ground through as low a resistance as possible.


Figure 6. Unipolar Binary Operation with Forced Ground

## BIPOLAR (2's COMPLEMENT) OPERATION

Figure 7 shows a circuit configuration for bipolar mode operation using a DAC-7134B. Using 2's complement digital input codes and positive and negative reference voltage values, four-quadrant multiplication is obtained. Table 5 lists the digital input codes and their respective analog output values for bipolar mode operation.
Amplifier A2, together with internal resistors RINV1 and RINV2, forms a simple voltage inverter circuit. The MSB ladder leg sees a reference input of approximately - $V_{\text {REF }}$, so the MSB's weight is reversed from the polarity of the other bits. In addition, the DAC-7134B's feedback resistance switches to 2R under PROM control.
The resultant bipolar output range is $+V_{\text {REF }}$ to $-\left(V_{\text {REF }}+1 L S B\right)$. Again, the grounding arrangement of Figure 6 can be used.


Figure 7. Bipolar (2's Complement), Four-Quadrant Multiplying Circuit

Table 5. Code Table-Bipolar (2's complement) Operation

| DIGITAL INPUT | ANALOG OUTPUT |  |
| :---: | :---: | :---: |
| MSB LSB | $+\mathrm{V}_{\text {REF }}$ | - $\mathrm{V}_{\text {REF }}$ |
| 011 .............................. 111 | $+\mathrm{V}_{\text {REF }}$ - 1 LSB | $-V_{\text {REF }}+1$ LSB |
|  | $0.5\left(+V_{\text {REF }}\right)$ | 0.5 (-V $\mathrm{VEF}^{\text {) }}$ |
| 000 .............................. 000 | 0 | 0 |
|  | $0.5\left(-V_{\text {REF }}\right)$ | $0.5\left(+V_{\text {REF }}\right)$ |
|  | $-V_{\text {REF }}$ | $+V_{\text {REF }}$ |

## Offset Adjustment

(See Figure 7)

1. Connect all data inputs and $\overline{W R}, \overline{C S}, A_{0}$ and $A_{1}$ to DGND. (Connect pins 1 through 16, 27, and 28 to pin 22).
2. Set data to 00000 . . . 00. Adjust the offset zero adjust trim-pot of output op-amp A1 for a maximum of $0 \mathrm{~V} \pm 50 \mu \mathrm{~V}$ dc VOUT.
3. Connect $\mathrm{D}_{13}$ (MSB, pin 16) data input to $\mathrm{V}^{+}$(pin 26).
4. Adjust the offset zero-adjust trim-pot of op-amp A2 for a maximum of $0 \mathrm{~V} \pm 50 \mathrm{uV}$ dc at the RINV terminal (pin 19).

## Gain Adjustment (Optional)

1. Connect $\overline{C S}, \overline{W R}, A_{1}$ and $A_{0}$ (pins $1,2,27$, and 28 respectively) to DGND (pin 22).
2. Connect $D_{0}$ through $D_{12}$ (pins 3 through 15 ) to $V+(p i n 26)$. Connect $\mathrm{D}_{13}$ (MSB, pin 16) to DGND (pin 22).
3. Monitor VOUT for a $-V_{\text {REF }}+1$ LSB reading.
4. To increase $\mathrm{V}_{\text {OUT }}$, connect a series resistor of 200 ohms or less between op-amp A1's output and the RFB terminal (pin 21).
5. To decrease VOUT, connect a series resistor of 100 ohms or less between the reference voltage and the $\mathrm{V}_{\text {RFL }}$ terminal (pin 18).

## APPLICATIONS

## General Recommendations

## Ground Loops

Careful consideration must be given to ground loops in any system with 14-bit accuracy. The current into the analog ground point inside the chip varies significantly with the input code value, and the inevitable resistances between this point and any external connection point can lead to significant voltage drop errors. For this reason, two separate leads are brought out from this point on the $I C$, and $A G N D_{F}$ and $A G N D_{S}$ pins. The varying current should be absorbed through the AGND ${ }_{F}$ pin, and the $A G N D_{S}$ pin will then accurately reflect the voltage on the internal current summing point. Thus, output signals should be referenced to the sense pin AGND ${ }_{S}$, as shown in the various application circuits.

## Power Supplies

The V + (pin 25) power supply should have a low noise level, and no transients exceeding 7 volts. Note that the absolute maximum digital input voltage allowed is $\mathrm{V}+$, which therefore must be applied before digital inputs are allowed to go high. Unused digital inputs must be connected to GND or V + for proper operation.

## Operational Amplifier Selection

To maintain static accuracy, the lout potential must be exactly equal to the AGND s potential. Thus, output amplifier selection is critical, in particular low input bias current (less than 2nA), low offset voltage drift (depending on the temperature range) and low offset voltage (less than $25 \mu \mathrm{~V}$ ) are advisable if the highest accuracy is needed. Maintaining a low input offset over a 0 V to 10 Vdc range also requires that the output amplifier has a high open loop gain ( $\mathrm{A}_{\mathrm{VOL}}>400 \mathrm{k}$ for effective input offset less than $25 \mu \mathrm{~V}$ ).

The reference inverting amplifier used in the biopolar mode circuit must also be selected carefully. If 14-bit accuracy is desired without adjustment, low input bias current (less than 1 nA ), low offset voltage (less than $50 \mu \mathrm{~V}$ ), and high gain (greater than 400k) are recommended. If a fixed reference voltage is used, the gain requirement can be relaxed. For highest accuracy (better than 13 bits), an additional op-amp may be needed to correct for IR drop on the analog ground line (op-amp $A_{2}$ in Figure 6). This op-amp should be selected for low bias current (less than 2 nA ) and low offset voltage (less than $50 \mu \mathrm{~V}$ ).

The op-amp requirements can be readily met using an AM-7650 chopper stabilized device. For faster settling time, DATEL's AM-460 or AM-462 can be used with an AM-7650 providing automatic offset null.

The output amplifier's non-inverting input should be tied directly to AGND $_{\mathrm{S}}$. A bias current compensation resistor is of limited use since the output impedance at the summing node depends on the code being converted in an unpredictable way. If gain adjustment is required, low tempco (approximately $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) resistors or trimpots should be selected.

## PACKAGE DIMENSIONS

The DAC-7134B and DAC-1734U differ only in the programming instructions. Therefore, the same package dimensions, as shown in Figure 8, apply to both model numbers. The device is available only in a standard 28 -pin CERDIP package.

PACKAGE DIMENSIONS All dimensions in inches (millimeters)


Figure 8. 28-Pin CERDIP Package Dimensions

## ORDERING INFORMATION

DAC-7134

| $\square \quad J$ | $=12-$ Bit Linearity (0.01\% FSR) |
| ---: | :--- |
| K | $=13-$ Bit Linearity $(0.006 \%$ FSR $)$ |
| L | $=14-$-it Linearity $(0.003 \%$ FSR $)$ |
| $\mathbf{B}$ | $=$ Bipolar Version |
| $\mathbf{U}$ | $=$ Unipolar Version |

DAC-7523, DAC-7533,

DAC-7541
Monolithic 8-, 10-, and 12-Bit Multiplying D/A Converters

## FEATURES

- 8-, 10-, and 12-Bit resolution
- 150 Nanoseconds settling time -DAC-7523
- 4-Quadrant multiplication
- Low gain and linearity tempco's
- Single supply operation
- DTL/TTL/CMOS-compatible
- Industry standard pin-out


## DESCRIPTION

DATEL'S DAC-7523, DAC-7533 and DAC-7541 are monolithic 8 -, 10 -, and 12-bit multiplying digital-to-analog converters. These devices use advanced thin-film-on-CMOS technology to fabricate a highly stable thin-film R-2R resistor ladder network and NMOS SPDT switches. CMOS level shifters provide low power DTL TTLCMOS compatible operation. All that is required for most voltage output applications are an external voltage or current reference and output operational amplifier. All models are capable of four quadrant multiplication and the inputs are fully static protected.
Important features include a settling time for the DAC-7523, DAC-7533 and DAC-7541 of 150 nanoseconds, 600 nanoseconds and 1 microsecond respectively to $\pm 1 / 2$ LSB maximum. Maximum linearity error tempco is $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and feedthrough error is $\pm 1 / 2$ LSB maximum. Power supply rejection is as low as $0.005 \%$ of $\mathrm{FSR} / \%$. The devices require only a single supply for operation. Power supply range is +5 V dc to +15 V dc.
The combination of low cost, four quadrant multiplication, full input protection and low power dissipation make these devices an ideal choice for many applications including digitally controlled gain circuits, attenuators, CRT character generation, programmable power supplies, motor speed controls and low noise audio gain control circuits.
The DAC-7523 and DAC-7533 are packaged in 16-pin plastic cases with the DAC-7541 being packaged in an 18 pin plastic case. All models are specified for operation over the commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.


INPUT/OUTPUT CONNECTIONS

DAC. 7523
DAC. 7533
DAC. 7541

| PIN | FUNCTION |
| :---: | :--- |
| 1 | OUTPUT 1 |
| 2 | OUTPUT 2 |
| 3 | GROUND |
| 4 | BIT 1 (MSB) |
| 5 | BIT 2 |
| 6 | BIT 3 |
| 7 | BIT 4 |
| 8 | BIT 5 |
| 9 | BIT 6 |
| 10 | BIT 7 |
| 11 | BIT 8 |
| 12 | BIT 9 |
| 13 | BIT 10 |
| 14 | BIT 11 |
| 15 | BIT 12 (LSB) |
| 16 | VS |
| 17 | REFERENCE IN |
| 18 | FEEDBACK |


| ABSOLUTE MAXIMUM RATINGS | DAC-7523 | DAC-7533 | DAC-7541 |
| :---: | :---: | :---: | :---: |
| Supply Voltage, (V) |  | +17V |  |
| Logic Input Voltage Range |  | $\mathrm{V}_{\mathrm{s}}$ to GND |  |
| Reference Input Voltage Range | * | $\pm 25 \mathrm{~V}$ | * |
| Output Voltage Complianc | -0.3 V to $\mathrm{V}_{\mathrm{S}}$ | -0.3 V to $\mathrm{V}_{\mathrm{s}}$ | -100 mV to $\mathrm{V}_{\mathrm{S}}$ |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C},+15 \mathrm{~V}$ Supply, +10 V Reference unless otherwise noted.

| INPUTS | DAC-7523 | DAC-7533 | DAC-7541 |
| :---: | :---: | :---: | :---: |
| Resolution | 8 Bits | 10 Bits | 12 Bits |
| Coding, Unipolar Operation |  | Straight Binary |  |
| Coding, Bipolar Operation |  | Offset Binary | * |
| Logic Threshold, |  |  |  |
| Bit ON ('‘1'), min. | * | 2.4 V | * |
| Logic Threshold, |  |  |  |
| Bit OFF (' 0 '), max. |  | 0.8 V | * |
| Logic Input Current, max. ${ }^{1}$ |  | $\pm 1 \mu \mathrm{~A}$ |  |
| Input Capacitance, max. |  | 4 pF | * |
| Reference Input Voltage Range |  | $\pm 10 \mathrm{~V}$ |  |
| Reference Input Resistance ${ }^{2}$. |  | $10 \mathrm{k} \Omega$ | * |
| OUTPUTS |  |  |  |
| Output Voltage Compliance <br> Output Capacitance, output 1, max. ${ }^{3}$ <br> Output Capacitance, output 2, max. ${ }^{3}$ <br> Output Capacitance, output 1, max. ${ }^{4}$ <br> Output Capacitance, output 2, max. ${ }^{4}$ |  | - 100 mV to $\mathrm{V}_{\mathrm{S}}$ |  |
|  |  |  |  |
|  | 100 pF | 100 pF | 100 pF |
|  | 30 pF | 35 pF | 60 pF |
|  | 30 pF | 35 pF | 60 pF |
|  |  |  |  |
| PERFORMANCE |  |  |  |
| Non Linearity, max. ${ }^{5}$ $\qquad$ <br> Non Linearity Tempco, max. ${ }^{5}$. . . . . . . <br> Gain Error, max. ${ }^{5}$ <br> $\pm 1.5 \%$ of FSR <br> Gain Error Tempco, max. $.^{6} \ldots \ldots \ldots . . .10 \mathrm{ppm} \mathrm{FSR}^{\circ} /{ }^{\circ} \mathrm{C}$ <br> Output Leakage Current, max. ${ }^{7}$ <br> Output Current Settling Time, |  | $\pm 1 / 2$ LSB |  |
|  |  | $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
|  |  | $\pm 1.4 \%$ of FSR | $\pm 0.3 \%$ of FSR |
|  |  | 15 ppm FSR/ $/{ }^{\circ} \mathrm{C}$ | $15 \mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ |
|  |  | $\pm 50 \mathrm{nA}$ |  |
|  |  | 600 nsec . | $1 \mu \mathrm{sec}$. |
|  |  | $\pm 1 / 2 \mathrm{LSB}$ | ${ }_{\star}{ }^{\text {c }}$ |
|  |  | 0.005\% FSR/\% | 0.01\% FSR/\% |
| POWER REQUIREMENTS |  |  |  |
| Power Supply Voltage Range . . . . . . . <br> Power Supply Current, max. . . . . . . . . . | $100 \mu \mathrm{~A}$ | $\begin{gathered} +5 \mathrm{~V} \text { to }+16 \mathrm{~V} \\ 2 \mathrm{~mA} \end{gathered}$ | $2 \mathrm{~mA}$ |
| PHYSICAL/ENVIRONMENTAL |  |  |  |
| Operating Temp. Range Storage Temp. Range Package Type, Plastic. | 16-Pin DIP | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ 16 \text {-Pin DIP } \end{gathered}$ | 18-Pin DIP |
| *Same specification as listed for DAC-7533 FOOTNOTES: |  |  |  |
|  |  |  |  |
| 1. For input voltage $=0 \mathrm{~V}$ or +15 V . |  |  |  |
| 2. All digital inputs tied high, OUTPUT 1 tied to ground. |  |  |  |
| 3. All digital inputs high. |  |  |  |
| 4. All digital inputs low. |  |  |  |
| 5. Using internal feedback resistor. |  |  |  |
| 6. Using internal feedback resistor. Specification for DAC-7523 only is maximum. |  |  |  |
| 7. Accuracy not guaranteed unless outputs at ground potential. |  |  |  |
| 8. Either output. Specified to $\pm 1 / 2$ LSB for a full scale change. Load resistance $=100 \Omega$ |  |  |  |
| 9. Reference voltage $= \pm 10 \mathrm{~V}, 200 \mathrm{kHz}$ for DAC-7523, 100 kHz for DAC-7533, and 10 kHz for DAC-7541. Al digital inputs low. |  |  |  |

## TECHNICAL NOTES

1. The digital control inputs are zener protected, however, permanent damage may occur to unconnected units under high electrostatic fields. All unused devices should be kept in conductive foam at all times.
Unused digital inputs must be connected to $\mathrm{V}_{\mathrm{S}}$ or ground for proper operation of the device. Voltages higher than $\mathrm{V}_{\mathrm{S}}$ or less than ground should not be applied to any terminal except $\mathrm{V}_{\text {ref }}$ or damage may occur.
2. Static performance of these devices depends on output 1 and output 2 (Pins 1 and 2) being exactly at ground potential ( Pin 3 ).
3. The output amplifier should be selected to have a low input bias current (typically less than 75 nA ), and a low drift (depending on the temperature range). The voltage offset of the amplifier should be nulled (typically less than $\pm 200 \mu \mathrm{~V})$. A bias current compensation resistor in the output amplifier's non-inverting input (when used) can cause a variable offset. To prevent this, the non-inverting input should be connected directly to ground with a low resistance wire.
4. To prevent ground loop problems, connect all pins going to ground to a common point using separate connections.
5. The power supply used should have a low noise level and should not have any transients which exceed +17 V .
6. If gain adjustment is required, low tempco (approximately $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) resistors or trim-pots should be selected.

## CODING AND CALIBRATION

CONNECTION-UNIPOLAR MODE


NOTES: Do not use R1 and R2 if gain adjustment is not required. CR1 (HP5082-2811 or euivalent) protects the D/A from negative transients and is necessary only with certain high speed amplifiers.

CONNECTION-BIPOLAR MODE


NOTES: R5, R6 and R7 are used to adjust Vout $=0 \mathrm{v}$ at input 1000. Do not use R1 and R4 if gain adjust is not required. R2 and R3 should be $0.01 \%$ low-TCR resistors.

CODING TABLES
UNIPOLAR CODING TABLE

| INPUT CODE <br> MSB LSB | ANALOG OUTPUT |
| :---: | :---: |
| $111 \ldots 111$ | $-V_{\text {REF }}+1$ LSB |
| $110 \ldots 000$ | $-0.75\left(\mathrm{~V}_{\text {REF }}\right)$ |
| $100 \ldots 000$ | $-0.5\left(\mathrm{~V}_{\text {REF }}\right)$ |
| $010 \ldots 000$ | $-0.25\left(\mathrm{~V}_{\text {REF }}\right)$ |
| $000 \ldots 000$ | 0 V |

## BIPOLAR CODING TABLE

| INPUT CODE |  |
| :---: | :---: |
| MSB LSB | ANALOG OUTPUT |
| $111 \ldots 111$ | $-\mathrm{V}_{\text {REF }}+1$ LSB |
| $110 \ldots 000$ | $-0.5\left(\mathrm{~V}_{\text {REF }}\right)$ |
| $100 \ldots 000$ | 0 |
| $010 \ldots 000$ | $+0.5\left(\mathrm{~V}_{\text {REF }}\right)$ |
| $000 \ldots 000$ | $\mathrm{~V}_{\text {REF }}$ |

## MECHANICAL DIMENSIONS

INCHES (mm)


TYPICAL CONNECTION AND APPLICATION

MODIFIE[ SCALE FACTOR AND OFFSET

OUTPUT $=V_{\text {REF }}\left|\left(\frac{R 2}{R 1+R_{2}}\right)-\left(\frac{R 1 \times D}{R 1+R 2}\right)\right|$
WHERE: $\mathrm{D}=\frac{\text { BIT } 1}{2^{1}}+\frac{\text { BIT } 2}{2^{2}}+\ldots \frac{\text { BIT } N}{2^{N}}$

TYPICAL CONNECTION WITH COMPENSATION CAPACITOR


The output amplifier should be selected carefully in order to maintain the dynamic performance of the D/A. In low speed or static applications, AC specifications of the op-amp are not static applications, AC specifications of the op-amp are not
critical. However, in high speed applications slew-rate, settling time, open loop gain and gain/phase margin specifications should be selected for the desired performance.
A compensation capacitor $C_{C}$ should be used when a high speed operational amplifier is used on the output.


DIGITALLY CONTROLLED LIMIT DETECTOR


DIGITALLY CONTROLLED GAIN

$V_{\text {OUT }}=V_{\text {IN }} / D$
WHERE:
$D=\frac{B I T 1}{2^{1}}+\frac{B I T 2}{2^{2}}+\ldots \frac{B I T N}{2^{N}}$

## ORDERING INFORMATION

| MODEL NO. | RESOLUTION |
| :--- | :---: |
| DAC-7523 | 8 Bits |
| DAC-7533 | 10 Bits |
| DAC-7541 | 12 Bits |

## FEATURES

- 40 MHz update rate
- Composite synchronization and blanking
- No deglitching required
- Direct drive to $75 \Omega$ load
- Adjustable setup
- $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operation


## GENERAL DESCRIPTION

DATEL's DAC-8308 is a high performance, ultra-fast, 8-bit digital-to-analog converter. Functionally complete, including an internal input register, equidelay current switches and a high speed $75 \Omega$ summation network; these devices are specifically designed for video and graphic display applications.
The DAC-8308 accepts 8 bits at throughput rates up to 40 MHz and produces a composite video output signal with 256 gray levels, including setup, blanking and sync., all derived from separate digital inputs. The output will directly drive a terminated 75 ohm coaxial cable giving a 0 to -1.054 V output that is in general conformance with EIA standards RS170 and RS343A. Models with a " $B$ " suffix have the output voltage offset by +392 mV so that an input code of 01111111 (the middle of the gray scale) produces an output of approximately 0 V . Output steps are so ,clean that deglitching is not required.
The DAC-8308 is packaged in $2 \times 3 \times$ 0.375 inch cases, allowing $1 / 2$ inch board spacing and operates over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. Digital inputs are TTL compatible and power requirement is $\pm 5 \mathrm{~V}$. These devices are an excellent choice for applications involving raster scan high resolution video (both color and monochrome), graphic display systems, function generation and time base correction.


MECHANICAL DIMENSIONS INCHES (MM)

INPUT/OUTPUT CONNECTIONS


## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \pm 5 \mathrm{~V}$ supplies unless otherwise noted.

| OUTPUT CHARACTERISTICS |
| :--- |

VIDEO CHARACTERISTICS; DAC-8308
Typical at $+25^{\circ} \mathrm{C}, \pm 5 \mathrm{~V}$ supplies unless otherwise noted.

| Composite Video Signal $\qquad$ Consists of 256 gray levels plus Peak or 110\% white, blanking level and sync level. |  |
| :---: | :---: |
| Gray Scale Range ...... | 0.643V peak-to-peak. |
| Step Size | 2.52 mV step. |
| Peak White L | OV, absolute; +0.768 V (110 IRE Units) relative to blanking level with standard Setup; +0.714 V relative to Reference Black, +0.071 V (10 IRE units) relative to Reference White. |
| Input Code for White Leve Peak White Control $\qquad$ | 11111111. <br> Logic " 0 " (TTL) on Peak White line overrides video input data and drives the output to 0 V . |
| Reference Black Level | -0.714 V absolute; +54 mV (7.5 IRE Units) relative to blanking level with standard Setup. |
| Input Code for Reference <br> Black Level 00000000 |  |
| Composite Blanking Leve | -0.768 V absolute, with standard Setup. |
| Input Command for Blanking/ Pedestal Level | Logic "0" (TTL) on "Blanking" line simultaneously resets input register to 00000000 . |
| Composite Sync Level | -1.054 V absolute with standard Setup; -0.286 V ( -40 IRE Units) with respect to blanking level (back porch). |
| Input Command for Sync Level | Logic " 0 " (TTL) on "Sync" line simultaneously resets input register to 00000000 . |
| Sync and Blanking Rise and Fall <br> Times, maximum 100 nanoseconds. |  |
| Sync and Blanking Overshoot, maximum . . . . . . . . . . . . . . . . . . 2\%. |  |
| Setup (Reference Black-to-Blanking) | Externally programmable from 0 mV (0 IRE Units) to 142 mV (20 IRE Units). |
| Setup Control Line | Input ground: Standard 54 mV (7.5 IRE Units) Input Open: 71 mV ( 10 IRE Units) Setup. Input tied to -5 V : 142 mV (20 IRE Units). Input tied to +5 V : 0 mV (0 IRE Units). |

## TECHNICAL NOTES

1. The DAC-8308 has three additional current switches in the equi-delay bank: One to inject the Blanking level and one for the Synchronizing level, as required to generate a composite video signal. The Setup Control provides a means for varying brightness in reproducible steps. TV monitors cut off the picture tube in response to the Blanking level, producing the blackest possible visible picture. The Setup control varies the offset between Reference Black level and Blanking level which produces an apparent shift in the 'brightness'" of Reference Black.
The Blanking and Sync. control lines are asynchronous. The DAC output goes to the command level in about 12 nanoseconds. 12 nanoseconds after removal, the DAC output goes to Reference Black until the next strobe command.
The DAC-8308 has additional user flexibility, achieved by the addition of a Peak White control. Assertion of this input drives the output to its most positive voltage: The whiter than white level, or $110 \%$ white to be used for cursors etc.
Peak White sets the input register which turns off the eight gray scale current switches, and the third additional current switch. The Sync or Blanking inputs reset the input register, producing full scale output from the gray scale current
switches; the output from the Sync. or Blanking current switches is added to the full scale output. Obviously, Peak White should not be activated during the Sync. or Blanking intervals.
2. The DAC-8308 is capable of operation from a negative supply voltage between -4.75 V to -5.5 V . The output amplitudes specified are nominal values set by internal reference. However, if user adjustment is required, the glitch area will vary slightly as a function of the negative supply voltage. The factory trim is carried out at -5.0 V , connect a 10 K potentiometer to the Glitch Adjust Terminal. Adjust this pot for minimum glitch area at the major carry transition. This pot may be omitted and the Glitch Adjust Terminal left open.
3. EIA Industrial Electronics Tentative Standard No. 1 which will, in the future, become a part of RS170-A, details the exact waveform and timing characteristics of the composite video signal at the output of a color television studio.
The products described in this data sheet are in general conformance with such needs. Exact compliance requires additional circuitry which would, at a minimum, provide Sin X/X correction and bandwidth filtering.
4. The output bandwidth may be reduced, if desired, by adding
a small capacitor across the DAC output. This will result in slower rise times. The absolute glitch amplitude will decrease, but the energy (or net area) of the glitch will be unchanged.
5. The DIG RTN, ANA RTN and STROBE RTN terminals are all tied together internally. The +5 V and -5 V supply common should be connected to DIG RTN. If a long printed circuit wiring connection is required for integration of the DAC into a video system, stripline wiring techniques may be implemented by taking advantage of the physical arrangement of the output terminals i.e., the ANA RTN terminals are located on each side of the VIDEO OUT terminal. ANA RTN normally connects to the shield of an external 75 ohm coaxial cable. STROBE RTN is included as a convenience and may be used optionally to facilitate connection.
6. The sync and blanking outputs of the MM5320 TV Timing ROM may not be capable of driving the DAC-8308 series, under worst case conditions, without the use of a logic driver.
7. All timing is referenced to the positive edge of the strobe. Setup and Hold require 7.0 nanoseconds and 6.0 nanoseconds, respectively.

COMPOSITE VIDEO OUTPUT (NOT TO SCALE)


1. For Standard -7.5 IRE Setup. For -10 IRE Setup $=-785 \mathrm{mV},-20$ IRE $=-857 \mathrm{mV}$.
2. For Standard -7.5 IRE Setup with Blanking present during Sync time.

For -10 IRE Setup $=1.07 \mathrm{TV},-20$ IRE $=-1.143 \mathrm{~V}$.
0 IRE Setup or with Blanking not present during Sync $=-1.000 \mathrm{~V}$
3. Gray Scale: $\mathrm{LSB}=2.52 \mathrm{mV}=0.363$ IRE

MSB $=321 \mathrm{mV}=46.43 \mathrm{IRE}$


TYPICAL SMALL DISPLAY SYSTEM
With this circuit, digital video data, digital sync. and digital blanking are converted directly to a composite monitor input. Analog mixing and/or generation of the sync/blanking is not required, nor is a separate high power driver amplifier required ahead of the monitor. With the inherently low glitch of the DAC-8308, a deglitcher is not required and video data need not be "aligned" to achieve low glitch performance.

## GLOSSARY OF VIDEO TERMS

## COMPOSITE VIDEO SIGNAL

The combined video signal, with or without Setup, plus the Sync signal.

## VIDEO SIGNAL

The visually perceived portion of the composite video signal which varies in gray scale levels from Reference White to Reference Black. Also known as the picture signal.

## SYNC OR COMPOSITE SYNC SIGNAL

That portion of the composite video signal which synchronizes the scanning process.

## SYNC LEVEL

The level of the peak of the Sync signal.

## SETUP

The difference in level between the Reference Black level and the Blanking level. Not to be confused with setup as used in conjunction with digital logic.

## RASTER-SCAN

The basic method of sweeping across a CRT, a line at a time, to generate and display pictures such as used in commercial TV in the USA.
MONOCHROME VIDEO
Conventional black-and-white television video in which the Z-axis, or intensity, of the beam is modified during scanning to shade and/or outline images.

## BLANKING LEVEL

The level which separates the Sync portion from the video signal, with or without Setup. This level is sometimes also called the pedestal, back porch or front porch. It usually refers to the level which will cut off the TV tube, producing the blackest possible visual picture.

## REFERENCE BLACK LEVEL

The maximum negative polarity amplitude of the video signal.

## REFERENCE WHITE LEVEL

The maximum positive polarity amplitude of the video signal.

## PEAK WHITE LEVEL

A "Whiter than White" Level not within the range of the normal picture. Sometimes used for generating cursors or outlines because it contrasts with all gray shades including white.

## GRAY SCALE

The discrete levels for the video signal between Reference White and Reference Black levels.
COLOR VIDEO (RGB)
As used herein, this refers to the method of generating color images by combining the three primary colors of red-green-blue (RGB). The associated monitor would be identified as an "RGB" monitor. Three DAC-8308 series D/A converters are required to drive such a monitor, one each for red, green and blue.

## ORDERING INFORMATION

## MODEL NO.

DAC-8308

OUTPUT
Unipolar

## FEATURES

- 8-, 10-, 12-Bit resolution
- Settling times to 25 nanoseconds
- $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ tempco
- Unipolar or bipolar operation
- Current output
- Internal feedback resistor


## GENERAL DESCRIPTION

The DAC-HF Series of hybrid DAC's are ultra high-speed, current output devices. They incorporate state-of-the-art performance in a miniature package, achieving maximum output settling times of 25 nanoseconds for the 8 - and 10 -bit models and 50 nanoseconds for the 12-bit model. They can be used to drive a resistor load directly for up to $\pm 1 \mathrm{~V}$ output or a fast operational amplifier (such as DATEL's AM-500) for higher voltage outputs with sub-microsecond settling times. A tapped feedback resistor and a bipolar offset resistor are included internally to give five programmable output voltage ranges with an external operational amplifier.
The DAC-HF design combines proven hybrid production techniques with advanced circuit design to realize high speed current switching. The design incorporates fast PNP current switches driving a low impedance R-2R thin-film ladder network. The nichrome thin-film resistor network is deposited by electron beam evaporation on a low capacitance substrate to assure high-speed performance. The resistors are then functionally trimmed by laser for optimum linearity.
The digital inputs are TTL-compatible and use straight binary coding for unipolar operation and offset binary coding for bipolar operation. Output current is 0 to +5 mA for unipolar operation and $\pm 2.5$ mA for bipolar operation into an output amplifier summing junction. Linearity is $\pm 1$ LSB, and the converters are monotonic over the operating temperature range specified for each. Gain temperature coefficient is $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.
Applications for the DAC-HF series include high-speed function generators, fast computer control systems, graphic display systems, and CRT displays.
Power supply requirements is $\pm 15 \mathrm{~V}$ dc with less than 780 milliwatts consumption. The DAC-HF is available in models covering three operating temperature ranges.


## ABSOLUTE MAXIMUM RATINGS, ALL MODELS


Digital Input Voltage, Pins 1 to 12 . . +15V

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ supplies unless otherwise specified.

| DESCRIPTION | 8B | 10B | 12B |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |
|  |  |  |  |
| OUTPUTS |  |  |  |
| Output Current Range, Unipolar ... 0 to +5 mA <br> Output Current Range, Bipolar . . . . $\pm 2.5 \mathrm{~mA}$ <br> Output Voltage Compliance ....... $\pm 1.2 \mathrm{~V}$ <br> Output Voltage Ranges ${ }^{2}$........... 0 to -5 V 0 to -10 V $\pm 2.5 \mathrm{~V}$ <br> $\pm 5 \mathrm{~V}$ <br> $\pm 10 \mathrm{~V}$ <br> Output Resistance $\qquad$ 400 ohms <br> Output Capacitance . $\qquad$ 15 pF <br> Output Leakage Current, All Bits OFF <br> 15 nA |  |  |  |
| PERFORMANCE |  |  |  |
|  |  |  |  |
| POWER REQUIREMENTS |  |  |  |
| Supply Voltage . Positive Quiescent Current, max. Negative Quiescent Current, max. |  | 40 mA <br> 15 mA | $\begin{aligned} & 45 \mathrm{~mA} \\ & 15 \mathrm{~mA} \end{aligned}$ |
| PHYSICAL/ENVIRONMENTAL |  |  |  |
|  |  |  |  |
| FOOTNOTES: <br> 1. Full scale current change to 1 LSB with $400 \Omega$ load. <br> 2. With External Operational Amplifier. <br> 3. F.S.R. is Full Scale Range, or the difference between minimum and maximum output values. |  |  |  |

## TECHNICAL NOTES

1. Proper operation of the DAC-HF series converters is dependent on good board layout and connection practices. Bypass supplies as shown in the connection diagrams. Mount bypass capacitors close to the converter, directly to the supply pins where possible.
2. Use of a ground plane is particularly important in high speed D to A converters as it reduces high frequency noise and aids in decoupling the digital inputs from the analog output. Avoid ground loop problems by connecting all grounds on the board to the ground plane. The remainder of the ground plane should include as much of the circuit board as possible.
3. When the converter is configured for voltage output with an external operational amplifier, keep the leads from the converter to the ouptut amplifier as short as possible.
4. The high speed current switching technique used in the DACHF series inherently reduces the amplitude and duration of large transient spikes at the output ("glitches'). The most severe glitches occur at half-scale, the major carry transition from $011 \ldots 1$ to $100 \ldots 0$ or vice versa. At this time, a skewing of the input codes can create a transition state code of 111 ... 1. The duration of the "transition state code" is dependent on the degree of skewing but its effect is dependent on the speed of the DAC (an ultra-fast DAC will respond to these brief spurious inputs to a greater degree than a slow DAC). Minimize the effects of input skewing by using a high-speed input register to match input switching times. The input register recommended for use with the DAC-HF is easily implemented with two Texas Instruments SN74S174 hex Dtype flip-flops. This register will reduce glitches to a very low level and ensure fast output settling times.
5. Test the DAC-HF using a low capacitance test probe (such as a 10X probe). Take care to assure the shortest possible connection between probe ground and circuit ground. Long probe ground leads may pick up environmental E.M.I. causing artifacts on the scope display, i.e., signals that do not originate at the unit under test.
6. Passive components used with the DAC-HF may be as indicated here: $0.1 \mu \mathrm{~F}$ and $1 \mu \mathrm{~F}$ bypass capacitors should be ceramic type and tantalum type respectively; the $400 \Omega$ output load is a $0.1 \% 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ metal film type; adjustment potentiometers are ceremet types: other resistors may be $\pm 10 \%$ carbon composition types.
7. Output voltage compliance is $\pm 1.2 \mathrm{~V}$ to preserve the linearity of the converter. In the bipolar mode, the DAC-HF can be operated with no load to give an output voltage of $\pm 1.0 \mathrm{~V}$. In the unipolar mode, the load resistance must be less than $600 \Omega$ to give less than +1.2 V output. The specified output currents of 0 to +5 mA and $\pm 2.5 \mathrm{~mA}$ are measured into a short circuit or an operational amplifier summing junction.

## CONNECTION AND CALIBRATION

## UNIPOLAR CURRENT OUTPUT CONNECTIONS



## UNIPOLAR CURRENT OUTPUT CALIBRATION PROCEDURE

1. Connect the converter as shown in the connection diagram.
2. Set all inputs low and adjust the ZERO ADJUST potentiometer for a reading of $O \mathrm{~V}$ at the output.
3. Set all inputs high and adjust the GAIN ADJUST potentiometer for a reading of -F.S. +1 LSB (given in the coding table for 12-bit units).

## BIPOLAR CURRENT OUTPUT CONNECTIONS



## BIPOLAR CURRENT OUTPUT CALIBRATION PROCEDURE

1. Connect the converter as shown in the connection diagram.
2. Set all inputs low and adjust the OFFSET ADJUST potentiometer for an output reading of + F.S., (given in the coding table for 12-bit units).
3. Set all inputs high and adjust the GAIN ADJUST potentiometer for an output reading of -F.S. +1 LSB, (given in the coding table for 12-bit units).

CODING TABLES UNIPOLAR OUTPUT

| UNIPOLAR <br> SCALE | INPUT CODING | ANALOG OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 to +1V F.S | $\mathbf{0}$ to $-\mathbf{5 V}$ F.S | $\mathbf{0}$ to $-\mathbf{1 0 V}$ F.S |  |
| - F.S. +1 LSB | 111111111111 | +0.9998 V | -4.9988 V | -9.9976 V |
| - $3 / 4$ F.S. | 110000000000 | +0.7500 V | -3.7500 V | -7.5000 V |
| - $1 / 2$ F.S. | 100000000000 | +0.5000 V | -2.5000 V | -5.0000 V |
| - $1 / 4$ F.S. | 010000000000 | +0.2500 V | -1.2500 V | -2.5000 V |
| -1 LSB | 000000000001 | +0.0002 V | -0.0012 V | -0.0024 V |
| 0 | 000000000000 | +0.0000 V | +0.0000 V | 0.0000 V |

BIPOLAR OUTPUT

| BIPOLAR SCALE | INPUT CODING OFFSET BINARY | ANALOG OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\pm 0.5 \mathrm{~V}$ F.S. | $\pm$ 2.5V F.S. | $\pm 5 \mathrm{~F} . \mathrm{S}$. | $\pm 10 \mathrm{~V}$ F.S. |
| -F.S. + 1LSB | 111111111111 | $+0.4998 \mathrm{~V}$ | -2.4988V | -4.9976V | -9.9951V |
| - $1 / 2$ F.S. | 110000000000 | +0.1250V | -1.2500 | -2.5000V | $-5.0000 \mathrm{~V}$ |
| -1 LSB | 100000000001 | +0.0002V | -0.0012V | -0.0024V | -0.0049V |
| 0 | 100000000000 | 0.0000 V | 0.0000 V | 0.0000 V | 0.0000 V |
| +1/2 F.S. | 010000000000 | -0.1250V | $+1.2500 \mathrm{~V}$ | +2.500V | $+5.0000 \mathrm{~V}$ |
| +F.S. -1LSB | 000000000001 | -0.4998V | +2.4988V | +4.9976V | +9.9951V |
| +F.S. | 000000000000 | -0.5000V | $+2.5000 \mathrm{~V}$ | $+5.0000 \mathrm{~V}$ | + 10.0000 V |

## APPLICATIONS

UNIPOLAR ULTRA-FAST VOLTAGE OUTPUT


VOLTAGE OUTPUT WAVEFORMS


50 nsec/DIV
DAC-HF with AM-500, $\pm 5 \mathrm{~V}$ output full scale (10V) step

HIGH SPEED INPUT REGISTER


UNIPOLAR FAST VOLTAGE OUTPUT CIRCUIT


EQUIVALENT OUTPUT CIRCUIT


ORDERING INFORMATION

MODEL
DAC-HF8BMC
DAC-HF8BMM
DAC-HF10BMC
DAC-HF10BMM
DAC-HF12BMC
DAC-HF12BMM
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

SEAL
Hermetic
Hermetic
Hermetic
Hermetic
Hermetic
Hermetic

ACCESSORIES
Parts Number
DILS-3
TP-100 or TP25K

## Description

Mating Socket (24-pin socket) Trimming Potentiometers

For high reliability versions of the DAC-HF series including units screened to MIL-STD-883 Level B, contact factory.

## FEATURES

- 12-Bit resolution
- $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Tempco
- Input register
- 2 Coding options
- Fast settling time


## GENERAL DESCRIPTION

The DAC-HK series hybrid D/A converters are high performance 12-bit devices with a fast settling voltage output. They incorporate a level controlled input storage register and are specifically designed for systems applications such as data bus interfacing with computers. When the "load" input is high, data in the storage register is held and when the load input is low, data is transferred through to the DAC. There are two basic models available by coding option: binary, and two's complement. The output voltage ranges are externally pinprogrammable and include: 0 to $+2.5 \mathrm{~V}, 0$ to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$.

The DAC-HK Series contains a precision zener reference circuit. This eliminates code-dependent ground currents by routing current from the positive supply to the internal ground node as determined by the R-2R ladder network. The internal feedback resistors for the on-board amplifier track the ladder network resistors, enhancing temperature performance. The excellent tracking of the resistors results in a differential nonlinearity tempco of $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum. The temperature coefficient of gain is $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and tempco of zero is $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.
The converters are cased in 24-pin ceramic packages. Models are available for operating temperature ranges of 0 to +70 , and -55 to $+125^{\circ} \mathrm{C}$. Power requirement is $\pm 15 \mathrm{~V}$ dc and +5 V dc. Total power dissipation is 700 milliwatts.


MECHANICAL DIMENSIONS INCHES (mm)


| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | BIT 1 IN (MSB) | 13 | +5 VDC |
| 2 | BIT 2 IN | 14 | -15 VDC |
| 3 | BIT 3 IN | 15 | OUTPUT |
| 4 | BIT 4 IN | 16 | LOAD |
| 5 | BIT 5 IN | 17 | BIPOLAR OFF |
| 6 | BIT 6 IN | 18 | 10 V RANGE |
| 7 | BIT 7 IN | 19 | 20 V RANGE |
| 8 | BIT 8 IN | 20 | SUM JUNCTION |
| 9 | BIT 9 IN | 21 | GROUND |
| 10 | BIT 10 IN | 22 | +15 VDC |
| 11 | BIT 11 IN | 23 | GAIN ADJ. |
| 12 | BIT 12 IN (LSB) | 24 | REF OUT |

$\left|=\frac{0.600}{(15,2)}\right|$
NOTE: Pins have a 0.025 inch, $\pm 0.01$ stand-off from case.

INPUT/OUTPUT CONNECTIONS

| ABSOLUTE MAXIMUM RATINGS | DAC-HK12B |  |
| :--- | :--- | :--- |
| Positive Supply, pin $22 \ldots \ldots$. | +18 V |  |
| Negative Supply, pin $14 \ldots \ldots$ | -18 V |  |
| Logic Supply, pin $13 \ldots \ldots$ | +5.25 V |  |
| Digital Input Voltage, pins |  |  |
| 1-12 \& 16 $\ldots . . . \ldots$ | +5.5 V |  |
| Output Current, pin $15 \ldots \ldots$ | $\pm 20 \mathrm{~mA}$ |  |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ and $+\mathbf{5 V}$ supplies unless otherwise noted.

| INPUTS |  |
| :---: | :---: |
| Resolution ................... 12 bits <br> Coding, unipolar output Straight Binary |  |
|  |  |
| Coding, bipolar output | Offset Binary |
|  | Two's Complement ${ }^{1}$ |
| ("'1]) .................... | +2.0 V to +5.5 V |
| Input Logic Level, bit OFF |  |
|  | 0 V to +0.8 V |
| Logic Loading . . . . . . . . . . . . . 1 LSTTL , load |  |
| Load Input ${ }^{2}$. . . . . . . . . . . . . | High ('",') = hold data |
|  |  |
| OUTPUT |  |
| Output Voltage Ranges ${ }^{3}$, unipolar | 0 to +10 V |
| Output Voltage Ranges ${ }^{3}$, |  |
|  | $\pm 5 \mathrm{~V}$ |
|  | $\pm 10 \mathrm{~V}$ |
| Output Impedance $\ldots . . . . . .$. . 0.05 ohm . |  |
|  |  |
| PERFORMANCE |  |
| Linearity Error, max. ......... $\pm 1 / 2$ LSB |  |
| Differential Linearity Error, $\max . . . . . . . . . . . . . . . .$. . $+3 / 4$ LSB |  |
| Gain Error, before trimming .. $\pm 0.1 \%$ |  |
| Zero Error, before trimming . . $\pm 0.05 \%$ |  |
| Gain Tempco, max...... | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Zero Tempco, unipolar, |  |
| Offset Tempco, bipolar, |  |
| Diff. Linearity Error Tempco, |  |
| Monotonicity . . . . . . . . . . . . G Guaranteed over oper. temp. range |  |
| Settling Time, 5 V change . . . . $3 \mu \mathrm{sec}$. |  |
| Settling Time, 10V change $\ldots . .3 \mu \mathrm{sec}$. |  |
| Settling Time, 20V change ... $4 \mu \mathrm{sec}$. |  |
|  |  |
|  |  |
| $\begin{array}{ll}\text { Slew Rate................. } & 20 \mathrm{~V} / \mu \mathrm{sec} . \\ \text { Power Supply Rejection . . . } \\ \text { S }\end{array}$ |  |
| POWER REQUIREMENTS |  |
| Power Supply Voltage | +15 V dc $\pm 0.5 \mathrm{~V}$ dc at 10 mA |
|  | -15 V dc $\pm 0.5 \mathrm{~V}$ dc at 25 mA |
|  | +5 V dc $\pm 0.25 \mathrm{~V}$ dc at 35 mA <br> $\pm 12 \mathrm{~V} \mathrm{dc},+5 \mathrm{~V}$ operation ${ }^{4}$ |

## PHYSICAL/ENVIRONMENTAL

| Operating Temperature Range | $\begin{aligned} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \text { (BGC, BMC) } \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \text { (BMM) } \end{aligned}$ |
| :---: | :---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Package Type | 24-pin Ceramic DIP |
| Pins | $0.010 \times 0.018$ inch Kovar |
| Weight | 0.2 ounces (6 grams) |

## FOOTNOTES:

1. For two's complement coding order the model described under ordering information.
2. Logic levels are the same as for data inputs.
3. By external pin connection.
4. For $\pm 12 \mathrm{~V} \mathrm{dc},+5 \mathrm{~V}$ dc operation, contact factory.

## TECHNICAL NOTES

1. It is recommended that these converters be operated with local supply bypass capacitors of $1 \mu \mathrm{~F}$ (tantalum type) at the $+15,-15$, and +5 V supply pins. The capacitors should be connected as close to the pins as possible. In high RFI noise environments these capacitors should be shunted with 0.01 $\mu \mathrm{F}$ ceramic capacitors.
2. The analog, digital, and power grounds should be separated from each other as close as possible to pin 21 where they all must come together.
3. The 'load'' control pin is a level triggered input which causes the register to hold data with a high input and transfer data to the DAC with a low input.
4. A setup time of 50 nanoseconds minimum must be allowed for the input data. The DAC output voltage begins to change when the register output changes.
5. The external gain adjustment shown in the Connection Diagrams has a range of $\pm 0.2 \%$ of full scale. If a wider range is desired the2.8 Megohm resistor can be decreased slightly in value. The full-scale output is typically accurate within $\pm 0.1 \%$ with no adjustment. The zero, or offset, adjustment has a range of $\pm 0.35 \%$ of FS.
6. If the reference output terminal (pin 24) is used, an operational amplifier in non-inverting mode should be used as a buffer. Current drawn from pin 24 should be limited to $\pm 10$ $\mu \mathrm{A}$ in order not to affect the T.C. of the reference.

TIMING DIAGRAM


All rise and fall times $\leqslant 10$ nsec.

## CONNECTION DIAGRAMS



OUTPUT CIRCUIT
OUTPUT RANGE SELECTION

| RANGE | CONNECT THESE PINS TOGETHER |  |  |  |
| :--- | :--- | :--- | :--- | :---: |
| $\pm 10 \mathrm{~V}$ | $15 \& 19$ | $17 \& 20$ |  |  |
| $\pm 5 \mathrm{~V}$ | $15 \& 18$ | $17 \& 20$ |  |  |
| $\pm 2.5 \mathrm{~V}$ | $15 \& 18$ | $17 \& 20$ | $19 \& 20$ |  |
| +10 V | $15 \& 18$ | $17 \& 21$ |  |  |
| +5 V | $15 \& 18$ | $17 \& 21$ | $19 \& 20$ |  |

UNIPOLAR OPERATION

| STRAIGHT BINARY | OUTPUT RANGES |  |
| :---: | :---: | :---: |
| MSB LSB | 0 to +10V | 0 to +5 V |
| 111111111111 | +9.9976 | +4.9988 |
| 110000000000 | + 7.5000 | +3.7500 |
| 100000000000 | +5.0000 | +2.5000 |
| 010000000000 | +2.5000 | + 1.2500 |
| 000000000001 | +0.0024 | +0.0012 |
| 000000000000 | 0.0000 | 0.0000 |

BIPOLAR OPERATION

| OFFSET BINARY | TWO's COMPLEMENT | OUTPUT RANGES |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MSB LSB | MSB LSB | $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ |
| 111111111111 | 011111111111 | +9.9951 | +4.9976 | +2.4988 |
| 110000000000 | 010000000000 | +5.0000 | +2.5000 | + 1.2500 |
| 100000000000 | 000000000000 | 0.0000 | 0.0000 | 0.0000 |
| 010000000000 | 110000000000 | -5.0000 | -2.5000 | -1.2500 |
| 000000000001 | 100000000001 | -9.9951 | -4.9976 | -2.4988 |
| 000000000000 | 100000000000 | -10.0000 | -5.0000 | -2.5000 |

## APPLICATIONS

INTERFACING TO $\geq 12$ BIT DATA BUS


INTERFACING TO 8 BIT DATA BUS


## CALIBRATION PROCEDURE

Select the desired output voltage range and connect the converter up as shown in the Output Range Selection Table and the Connection Diagrams. Refer to the Coding Tables.

## UNIPOLAR OPERATION

1. Zero Adjustment. Set the input digital code to 00000000 0000 and adjust the ZERO ADJ. potentiometer to give 0.0000 V output.
2. Gain Adjustment. Set the input digital code to 11111111 1111 (straight binary) and adjust the GAIN ADJ. potentiometer to give the full-scale output voltage shown in the Coding Table.

## BIPOLAR OPERATION

1. Offset Adjustment. Set the digital input code to 00000000 0000 (offset binary) or 100000000000 (two's complement) and adjust the OFFSET ADJ. potentiometer to give the negative full-scale output voltage shown in the Coding Table.
2. Gain Adjustment. Set the digital input code to 11111111 1111 (offset binary) or a 011111111111 (two's complement) and adjust the GAIN ADJ. potentiometer to give the positive full-scale output voltage shown in the Coding Table.

## ORDERING INFORMATION

| MODEL NO. | OPERATING <br> TEMP. RANGE | SEAL |
| :---: | :---: | :---: |
| Binary Coding |  |  |
| DAC-HK12BGC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Epoxy |
| DAC-HK12BMC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Herm. |
| DAC-HK12BMM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Herm. |

2's Complement Coding

| DAC-HK12BGC-2 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Epoxy |
| :--- | ---: | :--- |
| DAC-HK12BMC-2 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Herm. |
| DAC-HK12BMM-2 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Herm. |

## ACCESSORIES

Part Number
DILS-3
TP100K

## Description

24-pin Mating Socket
Trimming Potentiometer
For military devices compliant to MIL-STD-883, contact DATEL.

## FEATURES

- 16-Bit binary model
- Voltage outputs
- $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Maximum gain tempco
- Linearity to $\pm 0.003 \%$


## GENERAL DESCRIPTION

The DAC-HP series are high resolution hybrid D/A converters with voltage output. They are self-contained, including a low tempco zener reference circuit and output operational amplifier, all in a miniature 24-pin double spaced ceramic DIP package. The DAC-HP16B has 16 -bit binary resolution with $\pm 0.003 \%$ linearity. Input coding is complementary binary and complementary offset binary for the DACHP16B. This device operates in both unipolar and bipolar modes with output voltages of 0 to +10 V dc and $\pm 5 \mathrm{~V}$ dc respectively. Binary versions with a bipolar output voltage range of $\pm 10 \mathrm{~V}$ dc are available, denoted by the suffix " -1 " after the model designation.
The DAC-HP design incorporates both thin- and thick-film hybrid technology. The design includes an on-board amplifier and precision zener reference circuit. This eliminates code-dependent ground currents by routing current from the positive supply to the internal ground node as determined by the R-2R ladder network. The internal feedback resistors for the onboard amplifier track the ladder network resistors, enhancing temperature performance. The excellent tracking of the resistors results in a differential nonlinearity tempco of $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum. The temperature coefficient of gain is 15 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and tempco of zero is $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.
The resolution, stability and voltage output of these converters make them ideal for precision applications such as speech and waveform reconstruction, precision ramp generators, and computer controlled testing. They are available in operating temperature ranges 0 to $+70^{\circ} \mathrm{C}$ and $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$. Power requirement is $\pm 15 \mathrm{~V}$ dc.


## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}$, and $\pm 15 \mathrm{~V}$ supplies unless otherwise noted.

| INPUTS |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| OUTPUTS |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| PERFORMANCE |  |  |
| Linearity Error, max. . . . . . . . . $\pm 0.003 \%$ <br> Monotonicity, $10^{\circ} \mathrm{C}$ to $40^{\circ} \mathrm{C}$. . . 14 bits <br> Gain Error, before trimming . . . $\pm 0.1 \%$ <br> Zero Error, before trimming . . . $\pm 0.1 \%$ <br> Gain Tempco, max. ${ }^{3} \ldots \ldots . . \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> Gain Tempco, max. BGC . . . . . $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> Zero Tempco, unipolar, max. . $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of $\mathrm{FSR}^{4}$ <br> Offset Tempco, <br> bipolar, max. . . . . . . . . . . . $\pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of $\mathrm{FSR}^{4}$ <br> Differential Linearity <br> Tempco, max. . . . . . . . . . . $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR ${ }^{4}$ <br> Settling Time, 10V change ${ }^{5}$. . . $15 \mu \mathrm{sec}$. <br> Slew Rate . . . . . . . . . . . . . . . . $20 \mathrm{~V} / \mu \mathrm{sec}$. <br> Power Supply Rejection . . . . . . $\pm 0.002 \%$ FSR/\% |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| POWER REQUIREMENTS |  |  |
| $\text { (Quiescent, all bits high) } \begin{aligned} \ldots . . & +15 \mathrm{~V} \mathrm{dc}, \pm 0.5 \mathrm{~V} \text { dc at } 20 \mathrm{~mA} \\ & -15 \mathrm{~V} \mathrm{dc}, \pm 0.5 \mathrm{~V} \text { dc at } 25 \mathrm{~mA} \\ & \pm 12 \mathrm{~V} \mathrm{dc} \text { operation } 7 \end{aligned}$ |  |  |
|  |  |  |
|  |  |  |
| PHYSICAL/ENVIRONMENTAL |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| FOOTNOTES: <br> 1. Drive from TTL output with only the DAC-HP as load. <br> 2. Unipolar output range for suffix " -1 " models, 0 to +10 V , is reached at $1 / 2$ scale input. <br> 3. For all models except DAC-HP16BGC. <br> 4. FSR is 0 to +FS or -FS to +FS voltage. <br> 5. To $0.005 \%$ FSR. <br> 6. Pin 17. <br> 7. For $\pm 12 \mathrm{~V}$ dc operation, consult factory. |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## TECHNICAL NOTES

1. It is recommended that these converters be operated with local supply bypass capacitors of $1 \mu \mathrm{~F}$ (tantalum type) at the +15 V and -15 V supply pins. The capacitors should be connected as close to the pins as possible. In high frequency noise environments an additional $0.01 \mu \mathrm{~F}$ ceramic capacitor should be used in parallel with each tantalum bypass.
2. When laying out the circuit board for this device, isolate the analog, digital, and power grounds as much as possible from each other before joining them at pin 20.
3. The external gain adjustment shown in the diagrams gives an adjustment of $\pm 0.2 \%$ of full-scale range. The converters are internally trimmed to $\pm 0.1 \%$ at full scale. A wider range of adjustment may be achieved by decreasing the value of the 510 kohm resistor.
4. The zero adjustment, or offset adjustment, has an adjustment range of $\pm 0.35 \%$ of full-scale range. The unipolar zero is internally set to zero within $\pm 0.1 \%$ of full-scale range.
5. If the reference output ( pin 24 ) is used, it must be buffered by an operational amplifier in the noninverting mode. Current drawn from pin 24 should be limited to $\pm 10 \mu \mathrm{~A}$ in order that the temperature coefficient of the reference circuit not be affected. This is sufficient current for the bias current of most of the popular operational amplifier types.

## APPLICATION

## OUTPUT CIRCUIT



POWER SUPPLY BYPASSING


USE OF REFERENCE OUTPUT

*MAXIMUM OUTPUT
CURRENT IS $\pm 10 \mu \mathrm{~A}$

PRECISION INDUSTRIAL POSITION CONTROLLER


## CONNECTION AND CALIBRATION

## CODING TABLES

BIPOLAR OUTPUT - Complementary Offset Binary

| INPUT CODE |  |  |  | SCALE | OUTPUT <br> VOLTAGE | OUTPUT VOLTAGE SUFFIX " -1 '" MODELS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 0000 | 0000 | 0000 | +FS - 1 LSB | +4.99985V | +9.99969V |
| 0011 | 1111 | 1111 | 1111 | $+1 / 2 \mathrm{FS}$ | +2.50000 | +5.00000 |
| 0111 | 1111 | 1111 | 1111 | 0 | 0.00000 | 0.00000 |
| 1011 | 1111 | 1111 | 1111 | $-1 / 2 \mathrm{FS}$ | -2.50000 | -5.00000 |
| 1111 | 1111 | 1111 | 1110 | -FS +1 LSB | -4.99985 | -9.99969 |
| 1111 | 1111 | 1111 | 1111 | -FS | -5.00000V | -10.00000V |

## UNIPOLAR OUTPUT - Complementary Binary

| INPUT CODE |  |  |  | SCALE | OUTPUT VOLTAGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  |  | LSB |  |  |
| 0000 | 0000 | 0000 | 0000 | +FS - 1 LSB | +9.99985V |
| 0011 | 1111 | 1111 | 1111 | $+3 / 4 \mathrm{FS}$ | + 7.50000 |
| 0111 | 1111 | 1111 | 1111 | + $1 / 2 \mathrm{FS}$ | +5.00000 |
| 1011 | 1111 | 1111 | 1111 | + $1 / 4 \mathrm{FS}$ | +2.50000 |
| 1111 | 1111 | 1111 | 1110 | + 1 LSB | +153 $\mu \mathrm{V}$ |
| 1111 | 1111 | 1111 | 1111 | 0 | 0 |

UNIPOLAR OPERATION


## CALIBRATION PROCEDURE

Connect the converter as shown in the application diagrams. For bipolar operation connect Bipolar Offset (pin 18) to Summing Junction (pin 21). For unipolar operation connect Bipolar Offset (pin 18) to Ground (pin 20). In making the following adjustments, refer to the coding tables.

## UNIPOLAR OPERATION

1. Zero Adjustment. Set the input digital code to 11111111 11111111 and adjust the ZERO ADJ. potentiometer to give 0.00000 V output.
2. Gain Adjustment. Set the input digital code to 00000000 00000000 (complementary binary) and adjust the GAIN ADJ. potentiometer to give +9.99985 V output.

## BIPOLAR OPERATION

1. Offset Adjustment. Set the digital input code to 11111111 11111111 and adjust the OFFSET ADJ. potentiometer to give the -F.S. output shown in the coding table above for the model being calibrated.
2. Gain Adjustment. Set the digital input code to 00000000 00000000 and adjust the GAIN ADJ. potentiometer to give the + FS - 1 LSB output shown in the coding table above the model being calibrated.

BIPOLAR OPERATION


| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| MODEL NO. | OPERERATING TEMP. RANGE | SEAL |
| DAC-HP16BCG DAC-HP16BMC | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | EPOXY HERM. |
| DAC-HP16BMM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | HERM. |
| DAC-HP16BMC-1 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | HERM. |
| DAC-HP16BMM-1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | HERM. |
| ACCESSORIES Part Number | Description |  |
| $\begin{aligned} & \text { DILS-3 } \\ & \text { TP50K } \end{aligned}$ | Mating Socket (24-pin s Trimming Potentiometer |  |
| For military devices compliant to MIL-STD-883, consult the factory. |  |  | Digital-to-Analog Converters

## FEATURES

- 12-Bit binary
- 5 Output ranges
- 3 Microseconds settling time
- Internal reference and output amplifier
- High performance


## GENERAL DESCRIPTION

The DAC-HZ Series are high performance, hybrid 12-bit binary digital-to-analog converters. These converters are manufactured using thin- and thick-film technology. They are complete and self-contained with a precision internal reference and fast output operational amplifier. Pin-programmable output voltage ranges are provided for a high degree of application flexibility; the output voltage ranges are 0 to +5 V dc, 0 to $+10 \mathrm{~V} \mathrm{dc}, \pm 2.5 \mathrm{~V} \mathrm{dc}, \pm 5 \mathrm{~V}$ dc, and $\pm 10 \mathrm{~V}$ dc. Current output is also provided.
The DAC-HZ Series contains a precision zener reference circuit. This eliminates code-dependent ground currents by routing current from the positive supply to the internal ground node as determined by the R-2R ladder network. The internal feedback resistors for the on-board amplifier track the ladder network resistors, enhancing temperature performance. The excellent tracking of the resistors results in a differential nonlinearity tempco of 2 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum. The temperature coefficient of gain is $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and tempco of zero is $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.

The DAC-HZ Series consists of 6 different models covering the operating temperature ranges of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The models come in a 24 -pin ceramic package. Power requirement is $\pm 15 \mathrm{~V}$ dc with no 5 V dc logic supply required. Input coding is complementary binary. Voltage output settling time is 3 microseconds to $1 / 2 \mathrm{LSB}$.


## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}$ and $\pm \mathbf{1 5 V}$ supplies unless otherwise noted.

| INPUTS | DAC-HZ12B (Binary) | $\begin{aligned} & \text { DAC-HZ12D } \\ & \text { (BCD) } \end{aligned}$ |
| :---: | :---: | :---: |
| Resolution $\qquad$ <br> Coding, unipolar output. <br> Coding, bipolar output. <br> Input Logic Level, bit ON ("0'). <br> Input Logic Level, bit OFF ("1"). <br> Logic Loading. | 12 Binary bits Comp. Binary Comp. Off. Binary $\begin{array}{r} \mathrm{OV} \text { to }+0.8 \mathrm{~V} \\ +2.4 \mathrm{~V} \text { to }+5.5 \\ 1 \mathrm{TTL} \end{array}$ | 3 BCD Digits Comp. BCD <br> at -1 mA <br> at $+40 \mu \mathrm{~A}$ <br> oad |
| OUTPUTS |  |  |
| Output Current, unipolar. . . . <br> Output Current, bipolar. . . . . <br> Voltage Compliance, lout. . . . <br> Output Impedance, lout, unipolar $\qquad$ <br> Output Impedance, lout, blpolar $\qquad$ <br> Output Voltage Ranges, unipolar . $\qquad$ <br> Output Voltage Ranges, bipolar $\qquad$ <br> Output Current, Vout. . . . . . . <br> Output Impedance, Vout. | $\begin{aligned} & 0 \text { to }-2 \mathrm{~mA}, \pm 20 \% \\ & \pm 1 \mathrm{~mA}, \pm 20 \% \\ & \pm 2.5 \mathrm{~V} \\ & 5 \mathrm{k} \text { ohms } \\ & 2.8 \mathrm{k} \text { ohms } \\ & 0 \mathrm{~V} \text { to }+5 \mathrm{~V} \\ & 0 \mathrm{~V} \text { to }+10 \mathrm{~V} \\ & \\ & \pm 2.5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 10 \mathrm{~V} \\ & \pm 5 \mathrm{~mA} \mathrm{~min} . \\ & 0.05 \mathrm{ohm} \end{aligned}$ | $\begin{gathered} 0 \text { to }-1.25 \mathrm{~mA}, \pm 10 \% \\ * \\ * \\ - \\ 0 \text { to }+2.5 \mathrm{~V} \\ 0 \text { to }+5 \mathrm{~V} \\ 0 \text { to }+10 \mathrm{~V} \end{gathered}$ |
| PERFORMANCE |  |  |
| Voltage Output <br> Nonlinearity . . . . . . . . . . . . <br> Differential Nonlinearity. <br> Gain Error, before trimming. <br> Zero Error, before trimming. <br> Gain Tempco, max. . . . . . . . . . <br> Zero Tempco, unipolar, max. . <br> Offset Tempco, blpolar, max. . <br> Diff. Nonilinearity Tempco, <br> max. . . . . . . . . . . . . . . . . . . <br> Monotonicity . . . . . . . . . . . . . <br> Setting Time, lout to $1 / 2$ LSB $^{2}$. <br> Settling Time, Vout to $1 / 2$ LSB <br> Slew Rate. <br> Power Supply Rejection. | $\pm 1 / 2$ LSB max. <br> $\pm 3 / 4$ LSB max. <br> $\pm 0.1 \%$ of FSR ${ }^{1}$ <br> $\pm 0.05 \%$ of FSR ${ }^{1}$ <br> $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR ${ }^{1}$ <br> $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of $\mathrm{FSR}^{1}$ <br> $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR ${ }^{1}$ <br> Over oper. temp. range <br> 300 nsec. <br> $3 \mu \mathrm{sec} .^{3}$ <br> 20V/ $/ \mathrm{sec}$. <br> $\pm 0.002 \%$ FSR/\% Supply ${ }^{1}$ | $\pm 1 / 4$ LSB max. <br> $\pm^{1 / 4}$ LSB max. |
| POWER REQUIREMENTS |  |  |
| Power Supply Voltage. . | $\begin{array}{r} +15 \mathrm{~V} \mathrm{dc}, \pm 0 . \\ -15 \mathrm{~V} \mathrm{dc}, \pm 0 . \\ \pm 12 \mathrm{~V} \mathrm{dc} \end{array}$ | dc at 10 mA dc at 16 mA eration ${ }^{4}$ |
| PHYSICAL/ENVIRONMENTAL |  |  |
| Operating Temperature |  |  |
| *Specifications same as first column <br> FOOTNOTES: <br> 1. FSR is full scale range and is 10 V for 0 to +10 V or -5 V to +5 V output; 20 V for $\pm 10 \mathrm{~V}$ output, etc. <br> 2. Current output mode. <br> 3. For 2.5 k or 5 k feedback. For 10 k feedback the settling time is 4 microseconds. <br> 4. For $\pm 12 \mathrm{~V}$ dc operation, contact factory. |  |  |

## TECHNICAL NOTES

1. The DAC-HZ12 series converters are designed and factory calibrated to give $\pm 1 / 2$ LSB linearity (binary version) with respect to a straight line between end points. This means that if zero and full scale are exactly adjusted externally, the relative accuracy will be $\pm 1 / 2$ LSB everywhere over the full output range without any additional adjustments.
2. These converters must be operated with local supply by-pass capacitors from +15 V to ground and -15 V to ground. Tantalum type capacitors of $1 \mu \mathrm{~F}$ are recommended and should be mounted as close as possible to the converter. If the converters are used in a high frequency noise environment a $0.01 \mu \mathrm{~F}$ ceramic capacitor should be used across each tantalum capacitor.
3. When operating in the current output mode the equivalent internal current source of 2 mA must drive both the internal source resistances and the external load resistor. A 300 nanosecond output settling time is achieved for the voltage across a 100 ohm load resistor; for higher value resistors the settling time becomes longer due to the output capacitance of the converter. For fastest possible voltage output for a large transition, an external fast settling amplifier such as DATEL's AM-500 should be used in the inverting mode. Settling time of less than 1 microsecond can be achieved. See application diagram.

## CALIBRATION PROCEDURE

1. Select the desired output range and connect the converter up as shown in the Output Range Selection table and the Standard Connection diagrams.
2. To calibrate, refer to the Coding Tables. Note that complementary coding is used.
3. Zero and Offset Adjustments

For unipolar operation set all digital inputs to " 1 " $(+2.0$ to +5.5 V ) and adjust the ZERO ADJ. potentiometer for zero output voltage or current. For bipolar operation set all digital inputs to " 1 " and adjust the OFFSET ADJ. potentiometer for the negative full scale (for voltage out) or positive full scale (for current out) output value shown in the Coding Table.
4. Gain Adjustment Set all digital inputs to " 0 " ( 0 V to +0.8 V ) and adjust the GAIN ADJ. potentiometer for the positive full scale (for voltage out) or negative full scale (for current out) output value shown in the Coding Table.

## OUTPUT RANGE SELECTION

| BIN. RANGE | CONNECT THESE PINS TOGETHER |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | $15 \& \& 19$ | $17 \& 20$ | - | $16 \& 24$ |
| $\pm 5 \mathrm{~V}$ | $15 \& 18$ | $17 \& 20$ | - | $16 \& 24$ |
| $\pm 2.5 \mathrm{~V}$ | $15 \& 18$ | $17 \& 20$ | $19 \& 20$ | $16 \& 24$ |
| +10 V | $15 \& 18$ | $17 \& 21$ | - | $16 \& 24$ |
| +5 V | $15 \& 18$ | $17 \& 21$ | $19 \& 20$ | $16 \& 24$ |
| $\pm 1 \mathrm{~mA}$ | - | $17 \& 20$ | - | $16 \& 24$ |
| -2 mA | - | $17 \& 21$ | - | $16 \& 24$ |

VOLTAGE OUTPUT IS AT PIN 15. CURRENT OUTPUT IS AT PIN 20.

## VOLTAGE OUTPUT CONNECTIONS

IFOR DIFFERENT OUTPUT SCALING REFER TO OUTPUT RANGE SELECTION TABLEI


CODING TABLES

UNIPOLAR OUTPUT - COMPLEMENTARY BINARY

| BINARY INPUT CODE |  | UNIPOLAR OUTPUT RANGES |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MSB |  | LSB | 0 TO $+\mathbf{1 0 V}$ | 0 TO $+\mathbf{5 V}$ | 0 TO $-\mathbf{2 ~ m A}$ |
| 0000 | 0000 | 0000 | +9.9976 V | +4.9988 V | -1.9995 mA |
| 0011 | 1111 | 1111 | +7.5000 | +3.7500 | -1.5000 |
| 0111 | 1111 | 1111 | +5.0000 | +2.5000 | -1.0000 |
| 1011 | 1111 | 1111 | +2.5000 | +1.2500 | -0.5000 |
| 1111 | 1111 | 1110 | +0.0024 | +0.0012 | -0.0005 |
| 1111 | 1111 | 1111 | 0.0000 | 0.0000 | 0.0000 |

## CURRENT OUTPUT CONNECTIONS



BIPOLAR OUTPUT COMPLEMENTARY OFFSET BINARY

| INPUT CODE |  |  | BIPOLAR OUTPUT RANGES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  | LSB | $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ | $\pm 1 \mathrm{~mA}$ |
| 0000 | 0000 | 0000 | + 9.9951V | +4.9976V | +2.4988V | -0.9995 mA |
| 0011 | 1111 | 1111 | + 5.0000 | +2.5000 | + 1.2500 | -0.5000 |
| 0111 | 1111 | 1111 | 0.0000 | 0.0000 | 0.0000 | 0.0000 |
| 1011 | 1111 | 1111 | -5.0000 | -2.5000 | -1.2500 | +0.5000 |
| 1111 | 1111 | 1110 | -9.9951 | -4.9976 | -2.4988 | +0.9995 |
| 1111 | 1111 | 1111 | -10.0000 | -5.0000 | -2.5000 | +1.0000 |

EQUIVALENT CURRENT MODE OUTPUT CIRCUIT


USE OF HIGH SPEED EXTERNAL OP AMP FOR FASTER SETTLING

$A_{1}=$ EXTERNAL HIGH SPEED INVERTING
OPAMP, USE DATEL
AM. 500 FOR LESS THAN $1.0 \mu$ SEC
OUTPUT SETTLING.

PRECISION, LOW COST BASE LINE RAMP GENERATOR


DAC-IC10B Series Low Cost, 10-Bit Monolithic Digital-to-Analog Converter

## FEATURES

- 10-Bit resolution
- Straight binary coding
- Current output
- 250 Nanosecond settling time
- TTL/CMOS-compatible
- Low cost


## GENERAL DESCRIPTION

The DAC-IC10B is a low cost, 10 -bit monolithic DAC with fast output current settling time. It is packaged in a $16-\mathrm{pin}$ ceramic DIP and requires only an external reference and operational amplifier for voltage output operation. A full-scale change in output current settles in 250 nanoseconds, and with a fast I.C. operational amplifier (such as DATEL's AM-452) a 10 V output change can settle within 1 microsecond. Digital input coding is straight binary for unipolar operation, and offset binary for bipolar operation; the logic inputs are compatible with TTL or CMOS.
This converter is manufactured with monolithic bipolar technology. The circuit incorporates 10 fast switching current sources which drive a diffused resistor R-2R network. The ladder network is laser trimmed by cutting aluminum links. The circuit also contains a reference control amplifier and a bias circuit. An external reference current of 2 mA is required at the + Reference input terminal; this is accomplished by an external voltage reference and a metal film resistor.

Other characteristics of the DAC-IC10B include linearity to $\pm 1 / 2$ LSB and guaranteed monotonic performance. The gain temperature coefficient of this unit is typically $-20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Output voltage compliance is -2.5 V to +0.2 V , permitting direct driving of a $625 \Omega$ resistor for a voltage output. The reference input current can be varied from 0.5 mA to 2.5 mA to give monotonic operation as a one- or two-quadrant multiplier.
Power supply requirement is +5 V dc and -15 V dc. The DAC-IC10B is available in three models covering two temperature ranges, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


## MECHANICAL DIMENSIONS

 INCHES (MM)

INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :---: | :--- |
| 1 | $-V_{\text {EE }}$ |
| 2 | GROUND |
| 3 | OUTPUT CURRENT |
| 4 | BIT 1 IN (MSB) |
| 5 | BiT $2 \mathbb{N}$ |
| 6 | BIT $3 \mathbb{N}$ |
| 7 | BIT $4 \mathbb{N}$ |
| 8 | BIT $5 \mathbb{N}$ |
| 9 | BIT $6 \mathbb{N}$ |
| 10 | BIT $7 \mathbb{N}$ |
| 11 | BIT $8 \mathbb{N}$ |
| 12 | BIT $9 \mathbb{N}$ |
| 13 | BIT 10 IN |
| 14 | + VCC |
| 15 | - REFERENCE |
| 16 | + REFERENCE |

## ABSOLUTE MAXIMUM RATINGS

| $V_{\text {cc }}$ | +7.0V |
| :---: | :---: |
| $\mathrm{V}_{\text {EE }}$ | +18.0V |
| Digital Input Voltage | +15V |
| Output Voltage, Pin 3 | +0.5, -5.0V |
| Reference Current | 2.5 mA |
| Different Reference V | 0.7V |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}$.

| INPUTS |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| OUTPUTS |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| PERFORMANCE |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| POWER REQUIREMENTS |  |
|  |  |
|  |  |
|  |  |
|  |  |
| PHYSICAL/ENVIRONMENTAL |  |
| Operating Temperature Range <br> DAC-IC10B, BC $\ldots \ldots . . . . . . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> DAC-IC10BM.................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Storage Temperature Range ...... $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Package ......................... 16-Pin Ceramic DIP |  |
|  |  |
|  |  |
|  |  |
|  |  |
| FOOTNOTES: <br> 1. $4.0 \mu \mathrm{~A}$ maximum for DAC-IC10BC only. <br> 2. All converters in this series typically retain rated monotonicity for values of input reference current from 0.5 mA to 2.5 mA . <br> 3. $70 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum for DAC-IC10BM only. <br> 4. Zero to 4 mA output change to rated accuracy. <br> 5. Full scale change to $1 / 2$ LSB. |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## TECHNICAL NOTES

1. The General Connection Diagram shows the basic connections for the converter. The scale factor is set by a reference current injected into pin 16. Pins 15 and 16 are the input terminals to the reference control amplifier. When connected as shown, pin 15 is grounded through $\mathrm{R}_{15}$ and pin 16 is at virtual ground. Therefore, the reference current is determined by the external voltage reference and $\mathrm{R}_{16}$ : $\mathrm{I}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{REF}} / \mathrm{R}_{16}$. $\mathrm{R}_{16}$ should be a stable metal film resistor. $\mathrm{R}_{15}$ is used only to compensate for the input bias current into pin $15(1 \mu \mathrm{~A}$ typical). $R_{15}$, if used, should be equal to $R_{16}$ and may be a carbon composition type. An I $\mathrm{I}_{\mathrm{REF}}$ of 2.0 mA is recommended for most applications.
2. There is a second method of connecting the reference shown in Two Ways to Connect Reference. A negative reference can be applied to pin 15. In this case only the bias current must be supplied from the reference since pin 15 is a high impedance input. Pin 16 is at the negative voltage and $I_{\text {REF }}$ still flows into pin 16. Again, $R_{15}$ is used only to compensate for bias current. There is an important requirement for this connection: the negative reference voltage must always be 3 volts above $\mathrm{V}_{\mathrm{EE}}$.
3. Iout is inversely proportional to the reference input current (l ${ }_{\text {REF }}$ ) times the digital word. Scaling of the applied reference can be represented as follows:

$$
\begin{aligned}
\mathrm{l}_{\text {OUT }} & =-2 \frac{V_{\text {REF }}}{R_{\text {REF }}} \quad \frac{A_{n}}{2^{n}} \\
\text { where } n & =10(10 \text {-bit DAC }) \\
A_{n} & =\text { digital code }
\end{aligned}
$$

Note: 1) The largest digital code for a 10 bit DAC is 1023.
2) The reference current is scaled by a factor of 2 within the DAC.
Example:

$$
\begin{aligned}
\mathrm{I}_{\text {OUT }}(\mathrm{FS})= & -2 \frac{2.5 \mathrm{~V}}{1.25 \mathrm{~K}} \quad \frac{1023}{1024} \\
= & -3.996 \mathrm{~mA} \text { (nominal) } \\
\mathrm{I}_{\text {OUT }}(\text { ZERO }) & =-2 \frac{2.5 \mathrm{~V}}{1.25 \mathrm{~K}} \quad \frac{0}{1024} \\
& =0 \mathrm{~mA} \text { (nominal) }
\end{aligned}
$$

4. The reference amplifier is internally compensated. The minimum reference current supplied from a current source is 0.5 mA for stability.
5. The voltage on pin 3 is restricted to a range of -2.5 V to +0.2 V . This compliance voltage is guaranteed at $25^{\circ} \mathrm{C}$ and nearly constant over temperature.
6. Full-scale output current of 3.996 mA is guaranteed for input reference currents to pin 16 between 1.9 and 2.1 mA .
7. It is recommended that pin $14\left(\mathrm{~V}_{\mathrm{CC}}\right)$ and pin $\left.1 \mathrm{~V}_{\mathrm{EE}}\right)$ always be bypassed to ground with at least $0.1 \mu \mathrm{~F}$ capacitors located close to the pins.
8. The accuracy of the converter is specified for a reference current of 2.0 mA ; the accuracy, however, is essentially constant for reference currents from 1.5 mA to 2.5 mA . Typically, this device is monotonic for all values of reference current above 0.5 mA .

## TECHNICAL NOTES (Cont'd.)

9. For fastest voltage output settling times in either unipolar or bipolar modes, two circuits using DATEL AM-452 monolithic operational amplifiers are recommended. These circuits, with the compensation shown, result in output settling times of typically 550 nanoseconds for a 10 V change to 1 LSB . This is the worst case settling time which occurs when all bits are turned on. For current output and $R_{L}$ less than 500 ohms, this time is 250 nanoseconds; when all bits are turned off the time is shorter, typically 100 nanoseconds. The two circuits shown also illustrate a simple method of deriving both reference current and offset current from a precision 6.4 V Zener reference diode.
10.Both one and two quadrant multiplication are also possible with the converter as shown in the two diagrams. $\mathrm{V}_{\mathbb{I N}}$ is shown operating into pin 16; this results in an input impedance of 2.5 K . Alternatively, $\mathrm{V}_{\mathrm{IN}}$ can be applied to pin 15 for a high impedance input as explained previously. The range of $\mathrm{V}_{\mathbb{I}}$ is then 0 to -10 V . For two quadrant multiplication $V_{\mathbb{I N}}$ is unipolar and the digital input is bipolar with offset binary coding. $V_{\text {OUt }}$ then varies over the bipolar range of $\pm 5 \mathrm{~V}$. In multiplication applications, it is recommended that full scale $I_{\text {REF }}$ be set to 2.0 mA ; the output is then monotonic as the reference current varies over 0.5 mA to 2.0 mA .

## TWO WAYS TO CONNECT REFERENCE



## CONNECTION FOR BIPOLAR VOLTAGE OUT



## CONNECTION FOR DIRECT VOLTAGE OUTPUT




DIGITAL 4-TO-20 MA OR 1-TO-5 VOLT CONVERTER +VLOOP $\begin{gathered}\text { (MUST NOT EXCEED } \\ \text { VCC of } 741 \mid-3 V)\end{gathered}$


## APPLICATION DIAGRAMS



FAST, UNIPOLAR VOLTAGE OUTPUT


## CALIBRATION AND CODING TABLE

1. Select the desired output range by means of the feedback resistor of the external operational amplifier and the externally programmed reference current.
2. Zero and Offset Adjustments/For unipolar operation, set all digital inputs to " 0 " ( 0 V to +0.8 V ) and adjust the output amplifier ZERO ADJUSTMENT for zero output voltage. For bipolar operation, set all digital inputs to " 0 " ( 0 to +0.8 V ) and adjust the OFFSET ADJUSTMENT for the negative fullscale voltage shown in the Coding Table.
3. Gain Adjustment/For either unipolar or bipolar operation, set all digital inputs to " 1 " ( +2.0 to +5.5 V ) and adjust the GAIN ADJUSTMENT for the positive full-scale voltage shown in the Coding Table.

| INPUT CODE | UNIPOLAR OPERATION-STRAIGHT BINARY |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MSB LSB | 0 TO +5V | 0 TO +10V | 0 TO -2 mA | 0 to $\mathbf{- 4} \mathrm{mA}$ |
| 1111111111 | +4.995V | +9.990 | -1.998 mA | -3.996 |
| 1110000000 | + 4.375 | +8.750 | -1.750 | -3.500 |
| 1100000000 | +3.750 | +7.500 | -1.500 | -3.000 |
| 1000000000 | +2.500 | +5.000 | -1.000 | -2.000 |
| 0100000000 | +1.250 | +2.500 | -0.500 | -0.100 |
| 0000000001 | +0.005 | +0.010 | -0.002 | -0.004 |
| 0000000000 | 0.000 | 0.000 | 0.000 | 0.000 |

TWO QUADRANT MULTIPLICATION


FAST, BIPOLAR VOLTAGE OUTPUT


| INPUT CODE | BIPOLAR OPERATION-OFFSET BINARY CODING |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MSB LSB | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | $\pm 1 \mathrm{~mA}$ | $\pm 2 \mathrm{~mA}$ |
| 1111111111 | +4.990V | + 9.980 V | -0.998 mA | -1.996 mA |
| 1110000000 | +3.750 | + 7.500 | -0.750 | -1.500 |
| 1100000000 | +2.500 | + 5.000 | -0.500 | -1.000 |
| 1000000000 | 0.000 | 0.000 | 0.000 | 0.000 |
| 0100000000 | -2.500 | - 5.000 | +0.500 | +1.000 |
| 0000000001 | -4.990 | - 9.980 | +0.998 | +1.996 |
| 0000000000 | -5.000 | -10.000 | +1.000 | +2.000 |

## ORDERING INFORMATION

|  | OPERATING |
| :--- | :---: |
| MODEL NO. | TEMP. RANGE |
| DAC-IC10BC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DAC-IC10B | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DAC-IC10BM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

DAC-IC10BC DAC-IC10BM

OPERATING
TEMP. RANGE
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## FEATURES

－Low cost
－8－Bit resolution
－Fast settling－300 nanoseconds
－1－or 2－quadrant multiplication
－$\pm 1 / 2$ LSB linearity
－DTL／TTL compatible inputs

## GENERAL DESCRIPTION

The DAC－IC8BC and DAC－IC8BM are 8－bit monolithic DAC＇s with fast settling current outputs．The units are housed in a 16 pin ceramic DIP and require only an external reference and output amplifier for fast voltage output operation．A full scale out－ put change settles in only 300 nano－ seconds for current output operation and 600 nanoseconds for voltage output operation using a fast monolithic output amplifier（DATEL＇s AM－452）．Digital input coding is straight binary for unipolar opera－ tion and offset binary for bipolar operation and is compatible with standard DTLTTL logic．
The DAC－IC8B converters consist of 8 fast－switching current sources，a diffused R－2R resistor ladder network，a bias cir－ cuit，and a reference control amplifier．The diffused resistor ladder gives excellent temperature tracking resulting in a gain temperature coefficient of $-20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ． The monolithic fabrication results in ex－ cellent linearity and tempco，fast output settling，and low cost．Linearity is $\pm 1 / 2$ LSB．
An external reference current of 2 mA nominal programs the scale factor for the DAC；this is done by means of an external voltage reference source（such as Zener diode）and a resistor．This reference cur－ rent can also be varied，resulting in one or two quadrant multiplying operation．The output voltage can be unipolar or bipolar depending on whether an external offset－ ting current（derived from the reference）is used．Output voltage compliance of the DAC is -0.6 V to +0.5 V ；this can be made as large as -5 V to +0.5 V by external pin connection for cases where direct voltage output from a load resistor is desired．
Power supply requirement is +5 V dc and -5 V to -15 V dc．Model DAC－IC8BC has an operating temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ while DAC－IC8BM operates over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ．The two models are pin compatible with industry standard de－ vices 1408L－8 and 1508L－8 respectively．

MECHANICAL DIMENSIONS INCHES（MM）


| PIN | FUNCTION |
| :--- | :--- |
| 1 | RANGE CONTROL |
| 2 | GROUND |
| 3 | VEE |
| 4 | OUTPUT |
| 5 | BIT 1 IN（MSB） |
| 6 | BIT $2 \mathbb{N}$ |
| 7 | BIT 3 IN |
| 8 | BIT 4 IN |
| 9 | BIT 5 IN |
| 10 | BIT 6 IN |
| 11 | BIT 7 IN |
| 12 | BIT B IN（LSB） |
| 13 | VCC |
| 14 | ＋REFERENCE |
| 15 | －REFERENCE |
| 16 | COMPENSATION |


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Power Supply Voltage, $\mathbf{V}_{\text {Vc }}$ | $+5.5 \mathrm{~V}$ |
| Digital Input Voltage | +5.5V |
| Reference Current | 5.0 mA |
| Reference Amp. Inputs | $+V_{C C},-V_{E E}$ |
| Power Dissipation | 1.0 watt |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}$, and $\mathrm{I}_{\mathrm{REF}}=2 \mathrm{~mA}$ unless otherwise specified.


## TECHNICAL NOTES

1. The General Connection Diagram shows the basic connections for the DAC-IC8B converter. The scale factor is set by a reference current injected into pin 14. Pins 14 and 15 are the input terminals to the reference control amplifier. When connected as shown, pin 15 is grounded through $\mathrm{R}_{15}$ and pin 14 is at virtual ground. Therefore, the reference current is determined by the external voltage reference and $\mathrm{R}_{14}$ : $\mathrm{I}_{\mathrm{REF}}=$ $\mathrm{V}_{\mathrm{REF}} / \mathrm{R}_{14} . \mathrm{R}_{14}$ should be a stable metal film resistor. $\mathrm{R}_{15}$ is used only to compensate for the input bias current into pin 15 ( $1 \mu \mathrm{~A}$ typical) and can be shorted out with negligible effect. $R_{15}$, if used, should be equal to $R_{14}$ and may be carbon composition type. An I REF of 2.0 mA is recommended for most applications.
2. There is a second method of connecting the reference shown in Two Ways to Connect Reference. A negative reference can be applied to pin 15. In this case only the bias current must be supplied from the reference since pin 15 is a high impedance input. Pin 14 is at the negative voltage and $I_{\text {REF }}$ still flows into pin 14. Again, $R_{15}$ is used only to compensate for bias current and may be omitted. There is an important requirement for this connection: the negative reference voltage must always be 3 volts above $V_{E E}$.
3. The reference amplifier must be externally compensated, and this is done by capacitor $\mathrm{C}_{\mathrm{c}}$, connected from pin 16 to pin $3\left(V_{E E}\right) . C_{c}$ may also be connected from pin 16 to ground, but connection to pin 3 improves the negative supply rejection. The value of $\mathrm{C}_{\mathrm{c}}$ depends on $\mathrm{R}_{14}$, and typical values are given in the compensation table. Compensation is particularly important when the DAC-IC8B is used as a multiplying D/A converter. Proper compensation assures that output peaking does not occur when the reference voltage steps to a new value. If pin 14 is driven from a high impedance current source such as a transistor collector, then much larger values of $\mathrm{C}_{\mathrm{c}}$ must be used and the bandwidth of the reference amplifier is significantly reduced.
4. The Alternative Compensation Diagram shows another way of achieving the desired compensation. Here a 1.0K resistor is always used at pin 14, but it is in series with another $R$ to the reference voltage. The junction of the two resistors is bypassed to ground by a $0.1 \mu \mathrm{~F}$ capacitor. For high frequencies pin 14 always 'sees" a 1 K resistance, thus allowing a 15 pF capacitor for $\mathrm{C}_{\mathrm{c}} . \mathrm{R}_{15}$, if used, should be the sum of 1.0 K and R . This compensation scheme is useful with voltage references such as 6.2 or 6.4 volt Zener diodes.
5. It is recommended that pin $13\left(\mathrm{~V}_{\mathrm{CC}}\right)$ and pin $3\left(\mathrm{~V}_{\mathrm{EE}}\right)$ always be bypassed to ground with at least $0.1 \mu \mathrm{~F}$ capacitors located close to the pins.
6. As shown in the General Connection Diagram, pin 1 may be either connected to ground or left open. This connection determines the voltage compliance at pin 4 (lout). For pin 1 grounded, the output compliance is -0.6 to +0.5 volt. This is satisfactory when pin 4 is used to drive a current to voltage converter and pin 4 is held at virtual ground. It is also satisfactory for low values of $R_{\mathrm{L}}$ connected to pin 4 to directly convert the output current to a voltage. The voltage compliance may be extended to -5.0 volts by leaving pin 1 open and using a $\mathrm{V}_{\mathrm{EE}}$ more negative than -10 volts. In this way a 2.5 K load resistor may be used at pin 14 to give an output voltage range of 0 to -5 volts (with reference current of 2 mA ). As shown in the table of Settling Time vs $R_{L}$, the output settling time is constant ( 300 nseconds) for $R_{L}$ values from 0 to 500 ohms; thereafter it increases to $1.2 \mu$ seconds for $\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{~K}$.

## TECHNICAL NOTES (Con't)

7. The accuracy of the DAC-IC8B is specified for a reference current of 2.0 mA ; the accuracy, however, is essentially constant for reference currents from 1.5 mA to 2.5 mA . Typically, this device is monotonic for all values of reference current above 0.5 mA . Reference currents up to 4.2 mA may be used. When using a 4 mA reference current, $V_{E E}$ must be more negative than -6 volts.
8. For fastest voltage output settling times in either unipolar or bipolar modes, two circuits using DATEL's AM-452 monolithic operational amplifiers are
recommended. These circuits, with the compensation shown, result in output settling times of typically 600 nanoseconds for a 10 volt change to 1 LSB. This is the worst case settling time which occurs when all bits are turned on. For current output and $R_{L}$ less than 500 ohms, this time is 300 nanoseconds; when all bits are turned off the time is shorter, typically 100 nanoseconds. The two circuits shown also illustrate a simple method of deriving both reference current and offset current from a precision 6.4 volt Zener reference diode.
9. Both one and two quadrant multiplication are also possible with the DAC-

IC8B as shown in the two diagrams. $\mathrm{V}_{\text {IN }}$ is shown operating into pin 14; this results in an input impedance of 2.5 K . Alternatively, $\mathrm{V}_{\mathbb{I N}}$ can be applied to pin 15 for a high impedance input as explained previously. The range of $\mathrm{V}_{\mathrm{IN}^{N}}$ is then 0 to -10 V . For two quadrant multiplication $V_{I N}$ is unipolar and the digital input is bipolar with offset binary coding. $V_{\text {OUt }}$ then varies over the bipolar range of $\pm 5$ volts. In multiplication applications, it is recommended that full scale $\mathrm{I}_{\text {REF }}$ be set to 4.0 mA ; the output is then monotonic as the reference current varies over 0.5 mA to 4.0 mA .

## CONNECTION DIAGRAMS

## OUTPUT CONNECTIONS




## CONNECTION DIAGRAMS

TWO WAYS TO CONNECT REFERENCE


ALTERNATIVE COMPENSATION


## APPLICATION DIAGRAMS



FAST, UNIPOLAR VOLTAGE OUTPUT


TWO QUADRANT MULTIPLICATION


FAST, BIPOLAR VOLTAGE OUTPUT


## CALIBRATION AND CODING TABLES

1. Select the desired output range by means of the feedback resistor of the external operational amplifier and the externally programmed reference current.
2. Zero and Offset Adjustments

For unipolar operation, set all digital inputs to " 0 " ( 0 V to +0.8 V ) and adjust the output amplifier ZERO ADJUSTMENT for zero output voltage. For bipolar operation, set all

## UNIPOLAR OPERATION-STRAIGHT BINARY CODING

| INPUT CODE |  | UNIPOLAR OUTPUT RANGES |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MSB | LSB | $\mathbf{0}$ TO +5V | $\mathbf{0}$ TO +10V | $\mathbf{0}$ TO $-2 \mathbf{~ m A}$ | $\mathbf{0} \mathbf{~ T O ~}-\mathbf{4} \mathbf{~ m A}$ |
| 1111 | 1111 | +4.980 | +9.961 V | -1.992 mA | -3.984 mA |
| 1110 | 0000 | +4.375 | +8.750 | -1.750 | -3.500 |
| 1100 | 0000 | +3.750 | +7.500 | -1.500 | -3.000 |
| 1000 | 0000 | +2.500 | +5.000 | -1.000 | -2.000 |
| 0100 | 0000 | +1.250 | +2.500 | -0.500 | -1.000 |
| 0000 | 0001 | +0.020 | +0.039 | -0.008 | -0.016 |
| 0000 | 0000 | 0.000 | 0.000 | 0.000 | 0.000 |

digital inputs to " 0 " ( 0 to +0.8 V ) and adjust the OFFSET ADJUSTMENT for the negative full scale voltage shown in the Coding Table.
3. Gain Adjustment

For either unipolar or bipolar operation, set all digital inputs to " 1 " ( +2.0 to +5.5 V ) and adjust the GAIN ADJUSTMENT for the positive full scale voltage shown in the Coding Table.

BIPOLAR OPERATION-OFFSET BINARY CODING

| INPUT CODE |  | BIPOLAR OUTPUT RANGES |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MSB | LSB | $\mathbf{\pm 5 V}$ | $\pm \mathbf{1 0 V}$ | $\mathbf{1} \mathbf{~ m A}$ | $\mathbf{\pm 2} \mathbf{~ m A}$ |
| 1111 | 1111 | +4.961 V | +9.922 V | -0.992 mA | -1.984 mA |
| 1110 | 0000 | +3.750 | +7.500 | -0.750 | -1.500 |
| 1100 | 0000 | +2.500 | +5.000 | -0.500 | -1.000 |
| 1000 | 0000 | 0.000 | 0.000 | 0.000 | 0.000 |
| 0100 | 0000 | -2.500 | -5.000 | +0.500 | +1.000 |
| 0000 | 0001 | -4.961 | -9.922 | +0.992 | +1.984 |
| 0000 | 0000 | -5.000 | -10.000 | +1.000 | +2.000 |

## ORDERING INFORMATION

DAC-IC8B $\qquad$
OPER. TEMP. RANGE
$\mathrm{C}=0^{\circ} \mathrm{C} \mathrm{TO}+70^{\circ} \mathrm{C}$
$\mathrm{M}=-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$

## ACCESSORIES

Part Number

## Description

TP500, TP1K, and TP20K are available from DATEL

# DAC-UP10B <br> 10-Bit Monolithic DAC With Input Registers 

## FEATURES

- Input registers
- 10-Bit resolution
- Voltage output
- Internal reference
- Guaranteed monotonicity


## GENERAL DESCRIPTION

The DAC-UP10B is a low cost, monolithic 10-bit D/A converter with internal registers. The device also includes a high speed output amplifier, stable internal reference, and an input reference amplifier. Low loading latches, adjustable logic thresholds and addressing capability allow the DAC-UP10B to directly interface with many microprocessor and logic controlled systems.
The input registers are controlled by two enable lines (LOAD 1, LOAD 2). When the enable inputs are low, the registers are active, and any change on the digital inputs will be reflected on the analog output. When the enable inputs are high, the digital inputs become very high impedances and the data present is retained until the enable lines go low. The two enable inputs allow the converter to be directly interfaced with an 8-bit data bus.
The output voltage range is 0 to +10 V dc for unipolar mode, $\pm 5 \mathrm{~V}$ dc for bipolar. A full-scale output change settles to within $0.05 \%$ in 5 microseconds. The internal band gap reference is buffered and amplified to provide the 5 V reference output. Either the internal reference or, for increased accuracy, an external reference can be used to bias the current switching networks.
Other characteristics of the DAC-UP10B include guaranteed monotonic performance, a Gain Temperature Coefficient of only $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, and Zero Tempco of 5 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The power supply voltage range is $\pm 11.4 \mathrm{~V}$ dc to $\pm 16.5 \mathrm{~V}$ dc.
The DAC-UP10B is packaged in a 24 -pin plastic DIP, and operation is specified over the 0 to $+70^{\circ} \mathrm{C}$ operating temperature range.
INPUT/OUTPUT CONNECTIONS

IDENT


| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | DIG. GRND | 13 | LOAD 2 |
| 2 | BIT 10 IN (L.SB) | 14 | REF. ADJ |
| 3 | BIT 9 IN | 15 | REF. OUT |
| 4 | BIT 8 IN | 16 | - REF IN |
| 5 | BIT 7 IN | 17 | + REF IN |
| 6 | BIT 6 IN | 18 | BIPOLAR OFF. |
| 7 | BIT 5 IN | 19 | -15 VDC |
| 8 | BIT 4 IN | 20 | OUTPUT |
| 9 | BIT 3 IN | 21 | + 15 VDC |
| 10 | BIT 2 IN | 22 | SUM. JUNC. |
| 11 | BIT 1 IN | 23 | AMP. COMP. |
| 12 | LOAD 1 | 24 | ANALOG GRND. |

## ABSOLUTE MAXIMUM RATINGS

| Positive Supply, Pin 21 . . . . . . . . . . . . . + 18V dc <br> Negative Supply, Pin 19 . . . . . . . . . . . . -18 V dc <br> Digital Input Voitage, Pins 2-11 ...... +18 V dc <br> Reference Input, Pin $17 \ldots . . . . . . . .$. . 12 V dc <br> Summing Junction, Pin 22 . . . . . . . . . . + +12V dc |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |

## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc supplies, ref. in $=+5 \mathrm{~V}$ unless otherwise noted.


## TECHNICAL NOTES

1. The Load control inputs (pins 12, 13) are level triggered inputs. The Load 2 input (pin 13) controls the two most significant bits while the Load 1 input (pin 12) controls the eight least significant bits. When the Load inputs are "Logic 1'", the input registers will hold the data present, a "Logic 0"', activates the registers, transferring data to the converter output.
2. A set-up time of 100 nanoseconds minimum must be allowed before the Load inputs go from low to high. In addition, a 50 nanosecond minimum Hold Time must be allowed for the input data after the Load inputs go from low to high. The minimum pulse width for the Load inputs is 150 nanoseconds. The maximum update rate is determined by the output settling time. See Timing Diagram.
3. The digital inputs of the DAC-UP10B utilize a differential logic system with a threshold level of +1.4 volts with respect to the voltage level on the digital ground pin (pin 1). Bias circuits are shown that will provide the proper threshold voltage levels for various logic families.
4. The - Ref input (pin 16) is uncommitted to allow utilization of negative polarity reference voltages. In this mode, the + Ref input (pin 17) is grounded and the negative reference is tied directly to the -Ref pin.
5. It is recommended that the $\pm 15 \mathrm{~V}$ power input pins both be bypassed to ground with $0.1 \mu \mathrm{~F}$ ceramic capacitors. Also, to minimize capacitance, external resistors should be mounted as close to the ref. adj. pin (pin 14) as possible. These precautions along with good layout practices will insure noise free operation.
6. The gain tempco of the DAC-UP10B without the internal reference is $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. By using the internal reference, which has a tempco of $60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, a total tempco of 80 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typical results for the converter. If greater temperature stability is required, a more stable external reference may be used.
7. The output amplifier incorporates output short circuit protection for both positive and negative excursions. Short circuit current is typically limited at $\pm 15 \mathrm{~mA}$.


## CONNECTION AND CALIBRATION

## LOGIC BIAS CIRCUITS



## CALIBRATION PROCEDURE

1. Select the desired output range and connect as shown in OUTPUT RANGE SELECTION TABLE.
2. Apply Logic " 0 '" to $\overline{\text { LOAD pins (pins } 12,13 \text { ). }}$
3. Zero and Offset Adjustments For unipolar operation, set all digital inputs to " 0 '" and adjust ZERO ADJ potentiometer for zero output voltage. For bipolar operation, set all digital inputs to ' 0 '" and adjust ZERO ADJ potentiometer for negative full scale voltage of -5.000 V .
4. GAIN ADJUSTMENT

For either unipolar or bipolar operation, set all digital inputs to " 1 " and adjust GAIN ADJ potentiometer for the positive full scale voltage of +9.9902 V (Unipolar) or +4.9902 V (Bipolar).

## CODING TABLES

| INPUT CODE |  |  | OUTPUT RANGES |  |
| :---: | :---: | :---: | :---: | :---: |
| MSB | LSB | $\mathbf{0}$ to $\mathbf{+ 1 0 V}$ | $\mathbf{\pm 5 V}$ |  |
| 1111 | 11 | 1111 | +9.9902 | +4.9902 |
| 1110 | 00 | 0000 | +8.7500 | +3.7500 |
| 1100 | 00 | 0000 | +7.5000 | +2.5000 |
| 1000 | 00 | 0000 | +5.0000 | 0.0000 |
| 0100 | 00 | 0000 | +2.5000 | -2.5000 |
| 0010 | 00 | 0000 | +1.2500 | -3.7500 |
| 0000 | 00 | 0001 | +0.0098 | -4.9902 |
| 0000 | 00 | 0000 | 0.0000 | -5.0000 |

## OUTPUT RANGE SELECTION

| MODE | RANGE | CONNECTION |
| :--- | :---: | :--- |
| Unipolar | 0 to $\pm 10 \mathrm{~V}$ | Pin 18 open |
| Bipolar | $\pm 5 \mathrm{~V}$ | Pin 18 to Pin 20 |




NOTE DO NOT EXCEED NEGATIVE
LOGIC INPUT RANGE OF DAC



## APPLICATIONS

## INTERFACING TO A $\mu$ PROCESSOR



## APPLICATIONS

Programmable Power Supplies
Test Equipment
Process and Control
Measurement Instruments Computer I/O Equipment

INTERFACING TO 8 BIT DATA BUS


NOTE:
The independent LOAD lines allow the DAC-UP10B to be directly interfaced with an 8-bit data bus. Data for the two MSB's is supplied and stored when LOAD 2 is activated low and returned high according to the DAC-UP10B timing requirements. Then $\overline{\text { LOAD }} 1$ is activated low and the remaining eight LSB's of data are transferred into the DAC-UP10B. When LOAD 1 returns high, the loading of a ten bit data word from an eight bit data bus is complete.

## PRELOADING 2 MSB'S TO PROVIDE SINGLE STEP OUTPUT



## NOTE:

Occasionally the analog output must change to its data value within one data address operation. This is no problem when using the DAC-UP10B with a data bus with 10 or more data bits. It can be accomplished from an 8 -bit data bus by utilizing an external latch circuit to preload the two MSB data values. After preloading the external latch with the two MSB values, the DACUP10B LOAD inputs are activated low and the eight LSB's and two MSB's are concurrently loaded into the DAC-UP10B in one operation.

## ORDERING INFORMATION

OPERATING
MODEL NO. TEMP. RANGE
DAC-UP10BC
0 to $+70^{\circ} \mathrm{C}$
ACCESSORIES
Part Number Description
TP10K, TP20K Trimming Potentiometers

## FEATURES

- Input register
- Internal reference
- Voltage output
- Low cost
- 8-Bit resolution


## GENERAL DESCRIPTION

The DAC-UP8BC and DAC-UP8BM are 8-bit monolithic DAC's with internal registers. Contained in the 22-pin DIP is an 8 -bit DAC, stable reference, a high-speed output amplifier and an 8 -bit input latch. These microprocessor-compatible converters are ideal for low-cost applications.
The output voltage range is 0 to +10 V for unipolar mode and $\pm 5 \mathrm{~V}$ for bipolar. Typical settling time is 2 microseconds for a full-scale change. Either the internal reference or an external reference can be used to bias the current switching network. The converter can function as a multiplying DAC by varying the reference input voltage. The reference and output amplifier are short circuit protected.
The input register is controlled by an enable line (LOAD). When low, the registers are transparent and any change on the digital input pins will be reflected on the analog output. A high state level will latch this digital information, and the data is retained until this enable line goes low. The data and latch enable input lines have low input load currents.
The DAC design consists of 8 fastswitching current sources, a diffused R-2R resistor ladder network and a control amplifier. The diffused resistor network gives excellent temperature tracking resulting in a gain temperature coefficient of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. This bipolar monolithic fabrication results in excellent linearity and temperature coefficient.
With an accuracy of $0.19 \%$ the device is monotonic (no missing codes) over the entire operating temperature range. Power supply requirements are $\pm 12 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$. The operating temperature range of the DAC-UP8BC is 0 to $+70^{\circ} \mathrm{C}$ while the DAC-UP8BM operates from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :--- | :--- |
| 1 | DIGITAL GND |
| 2 | BIT 8 IN (LSB) |
| 3 | BIT 7 IN |
| 4 | BIT 6 IN |
| 5 | BIT 5 IN |
| 6 | BIT 4 IN |
| 7 | BIT 3 IN |
| 8 | BIT 2 IN |
| 9 | BIT 1 IN (MSB) |
| 10 | LOAD |
| 11 | NC |


| PIN | FUNCTION |
| :--- | :--- |
| 12 | REF ADJ |
| 13 | REF OUT |
| 14 | REF IN |
| 15 | BIPOLAR OFFSET |
| 16 | DAC COMP |
| 17 | $-15 V$ |
| 18 | OUTPUT |
| 19 | $+15 V$ |
| 20 | SUM JUNCTION |
| 21 | AMP COMP |
| 22 | ANALOG GND |

ABSOLUTE MAXIMUM RATINGS
Positive Supply, pin $19 \ldots \ldots \ldots \ldots \ldots+18 \mathrm{~V}$
Negative Supply, pin $17 \ldots \ldots \ldots \ldots+18 \mathrm{~V}$
Digital Input Voltage, pins $2-10 \ldots \ldots \ldots+18 \mathrm{~V}$
Reference Input, pin $14 \ldots \ldots \ldots \ldots+12 \mathrm{~V}$
Summing Junction, pin $20 \ldots \ldots \ldots \ldots+12 \mathrm{~V}$

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ Supply, Ref. In $=+5 \mathrm{~V}$ uniess otherwise noted.

| InPUTS |  |
| :---: | :---: |
| Resolution .................... 8 bits |  |
| Coding, unipolar output ............... Straight Binary |  |
|  |  |
|  |  |
| Input Logic Level, bit OFF (" 0 ') $\ldots \ldots .$. oV to +0.8 V at $-10 \mu \mathrm{~A}$ <br> Load Input <br> High (" 1 "') = Hold Data |  |
|  |  |
|  |  |
|  |  |
| Reference Input Resistance . . . . . . . . . . . $5 \mathrm{5K}$ <br> Reference Input Slew Rate . . . . . . . . . . . . . $25 \mathrm{~V} / \mu \mathrm{sec}$. |  |
| OUTPUT |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| PERFORMANCE |  |
| Linearity Error .................. $\pm 1 / 2$ LSB maximum |  |
|  |  |
| Monotonicity . . . . . . . . . . . . | 8 Bits over operating |
| Q ${ }^{\text {a }}$ temperature range |  |
| Zero Error............................ Adjustable to zero |  |
|  |  |
|  |  |
|  |  |
| Reference Tempco ................ $60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
|  |  |
| Settling Time to $1 / 2 \mathrm{LSB}^{2} \cdots \cdots \cdots \cdots \cdots, 2 \mu \mathrm{sec}$.Power Supply Rejection $\ldots \ldots \ldots \ldots \ldots \pm .1 \mathrm{mV} / \mathrm{V}$ |  |
| POWER REQUIREMENTS |  |
| Rated Power Supply Voltage .......... $\pm 15 \mathrm{~V}$ dc <br> Power Supply Voltage Range $\ldots \ldots \ldots . . \pm 12$ to $\pm 18 \mathrm{~V}$ dc <br> Supply Current, quiescent $\ldots \ldots \ldots \ldots .+7 \mathrm{~mA},-10 \mathrm{~mA}$ |  |
|  |  |
|  |  |
| PHYSICAL/ENVIRONMENTAL |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| FOOTNOTES: <br> 1. See Timing Diagram <br> 2. For 10 V change |  |
|  |  |
|  |  |

## OUTPUT RANGE SELECTION

| MODE | RANGE | CONNECTION |
| :---: | :---: | :---: |
| Unipolar | 0 to +10 V | Pin 15 open |
| Bipolar | $\pm 5 \mathrm{~V}$ | Pin 15 to 20 |

## TECHNICAL NOTES

1. It is recommended that the $\pm 15 \mathrm{~V}$ power input pins both be bypassed to ground with $0.1 \mu \mathrm{f}$ ceramic capacitors. This precaution will assure noise-free operation of the converter.
2. Both the Output (pin 18) and Reference Output (pin 13) are short circuit protected. Output short circuit current is typically 40 mA for the Output and 15 mA for the Reference Output.
3. The "LOAD" control pin is a level triggered input which causes the register to hold data with a logic " 1 " input state and transfer data to the DAC with a logic " 0 " input.
4. A Setup Time of 200 nanoseconds minimum must be allowed for the input data before the LOAD input goes from low to high. In addition, a 50 nanoseconds minimum Hold Time must be allowed for the input data after the LOAD input goes from low to high. The minimum pulse width for the LOAD input is 200 nanoseconds. The maximum update rate is determined by the output settling time. See the Timing Diagram.
5. The output settling time may be decreased somewhat by decreasing the value of the 50 pF feedback capacitor from the amplifier Output (pin 18) to the Summing Junction (pin 20). The minimum capacitance value is 10 pF .
6. The gain temperature coefficient of the DAC-UP8B without the internal reference is $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. By using the internal reference, which has a tempco of $60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, a total tempco of 80 ppm typical results for the converter. If greater temperature stability is required, a more stable external reference should be used.
7. The data inputs (Bits 1 through 8) are high impedance inputs which give minimal logic loading. For an input low, the current that must be sinked is only $50 \mu \mathrm{~A}$ maximum, or about 1/32 of a standard TTL load. This minimizes the loading of the DAC-UP8B on a data bus.

## CALIBRATION PROCEDURE

1. Select the desired output range and connect as shown in OUTPUT RANGE SELECTION table.
2. Apply a logic " 0 "' to $\overline{\text { LOAD (pin 10). }}$
3. Zero and Offset Adjustments

For unipolar operation, set all digital inputs to " 0 " and adjust ZERO ADJ for zero output voltage. For bipolar operation, set all digital inputs to ' 0 '" and adjust ZERO ADJ for negative full scale voltage of -5.000 V .
4. Gain Adjustment

For either unipolar or bipolar operation, set all digital inputs to " 1 " and adjust FULL SCALE ADJ for the positive full scale voltage of +9.961 V (unipolar) or +4.961 V (bipolar).

## CODING TABLE

| INPUT CODE |  | OUTPUT RANGES |  |
| :---: | :---: | :---: | :---: |
| MSB | LSB | 0 to +10V | $\pm 5 \mathrm{~V}$ |
| 1111 | 1111 | +9.961V | +4.961V |
| 1110 | 0000 | +8.750 | +3.750 |
| 1100 | 0000 | + 7.500 | +2.500 |
| 1000 | 0000 | + 5.000 | 0.000 |
| 0100 | 0000 | +2.500 | -2.500 |
| 0000 | 0001 | +0.039 | -4.961 |
| 0000 | 0000 | 0.000 | -5.000 |

## CONNECTION AND CALIBRATION



TIMING DIAGRAM


## APPLICATIONS

INTERFACING TO 8 BIT DATA BUS



This illustrates the connection for loading parallel data into the input register. The register circuit is a static latch and is controlled by the LOAD, active low. When the data is stable on the data inputs (bits 1-8), it can be transferred on the positive edge of the LOAD pulse. The voltage levels on the data bus should be stable for at least 200 nsec before LOAD goes HI. The minimum pulse width of the LOAD command is 200 nsec .

|  |  |  |
| :--- | :---: | :---: |
|  | ORDERING INFORMATION |  |
| MODEL NO. | OPERATING |  |
| DAC-UP8BC | TEMP. RANGE | CASE |
| DAC-UP8BM | 0 to $70^{\circ} \mathrm{C}$ | Plastic |
| ACCESSORIES | -55 to $125^{\circ} \mathrm{C}$ | Ceramic |
| Part Number |  |  |
| TP10K | Description |  |
|  | Trimming Potentiometers |  |

# SAMPLE-AND-HOLD AMPLIFIERS 



## SAMPLE/HOLD AMPLIFIERS

| MODEL | LINEARITY | ACQUISITION TIME | APERTURE DELAY | INPUT RANGE | $\begin{aligned} & \text { HOLD-MODE } \\ & \text { DROOP } \end{aligned}$ | BANDWIDTH | PACKAGE | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SHM-91MC | 0.003\% | $2 \mu \mathrm{~s}$ | 15 ns | $\pm 10 \mathrm{~V}$ | $5 \mu \mathrm{~V} / \mu \mathrm{s}$ | 1 MHz | 24-pin DIP Hybrid | 0 to +70 | 3-37 |
| SHM-91MM |  |  |  |  |  |  |  | -55 to +125 |  |
| SHM-45MC | 0.01\% | 200 ns | 6 ns | $\pm 5, \pm 10 \mathrm{~V}$ | $0.5 \mu \mathrm{~V} / \mu \mathrm{s}$ | 16 MHz | 24-pin DIP Hybrid | 0 to +70 | 3-15 |
| SHM-45MM |  |  |  |  |  |  |  | -55 to +125 |  |
| SHM-4860MC | 0.01\% | 200 ns | 6 ns | $\pm 10 \mathrm{~V}$ | $0.5 \mu \mathrm{~V} / \mu \mathrm{s}$ | 16 MHz | 24-pin DIP Hybrid | 0 to +70 | 3-19 |
| SHM-4860MM |  |  |  |  |  |  |  | -55 to +125 |  |
| SHM-5 | 0.01\% | 350 ns | 20 ns | $\pm 10 \mathrm{~V}$ | $20 \mu \mathrm{~V} / \mu \mathrm{s}$ | 5 MHz | $\begin{gathered} 2 \times 2 \times 0.375 \mathrm{in} \\ (50 \times 50 \times 10 \mathrm{~mm}) \\ \text { Module } \end{gathered}$ | 0 to +70 | 3-22 |
| SHM-20C | 0.01\% | $1 \mu \mathrm{~s}$ | 30 ns | $\pm 10 \mathrm{~V}$ | $0.08 \mu \mathrm{~V} / \mu \mathrm{s}$ | 2 MHz | 14-pin DIP Monolithic | 0 to +70 | 3-3 |
| SHM-IC-1 | 0.01\% | $5 \mu \mathrm{~s}$ | 50 ns | $\pm 10 \mathrm{~V}$ | $50 \mu \mathrm{~V} / \mathrm{ms}$ | 2 MHz | 14-pin DIP Monolithic | 0 to +70 | 3-43 |
| SHM-IC-1M |  |  |  |  |  |  |  | -55 to +125 |  |
| SHM-LM-2 | 0.01\% | $6 \mu \mathrm{~s}$ | 200 ns | $\pm 10 \mathrm{~V}$ | $0.2 \mathrm{mV} / \mathrm{ms}$ | 1 MHz | 8-pin TO-99 Monolithic | 0 to +70 | 3-47 |
| SHM-6MC | 0.02\% | $2 \mu \mathrm{~s}$ | 20 ns | $\pm 10 \mathrm{~V}$ | $10 \mu \mathrm{~V} / \mu \mathrm{s}$ | 5 MHz | 32-pin DIP Hybrid | 0 to +70 | 3-24 |
| SHM-6MM |  |  |  |  |  |  |  | -55 to +100 |  |
| SHM-9MC | 0.01\% | $6 \mu \mathrm{~s}$ | 200 ns | $\pm 11.5 \mathrm{~V}$ | $0.2 \mathrm{mV} / \mathrm{ms}$ | 4 MHz | 16-pin DIP Hybrid | 0 to +70 | 3-32 |
| SHM-9MM |  |  |  |  |  |  |  | -55 to +125 |  |
| SHM-UH3 | 0.05\% | 30 ns | 5 ns | $\pm 5 \mathrm{~V}$ | $50 \mu \mathrm{~V} / \mu \mathrm{s}$ | 45 MHz | $\begin{gathered} 2 \times 2 \times 0.375 \mathrm{in} \\ (50 \times 50 \times 10 \mathrm{~mm}) \\ \text { Module } \end{gathered}$ | 0 to +70 | 3-49 |
| SHM-HUMC | 0.01\% | 25 ns | 6 ns | $\pm 2.5 \mathrm{~V}$ | $50 \mu \mathrm{~V} / \mu \mathrm{s}$ | 50 MHz | 24-pin DIP Hybrid | 0 to +70 | 3-41 |
| SHM-HUMM |  |  |  |  |  |  |  | -55 to +100 |  |
| SHM-7MC | 0.01\% | 40 ns | 3 ns | $\pm 5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$ | $100 \mu \mathrm{~V} / \mu \mathrm{s}$ | 40 MHz | 24-pin DIP Hybrid | 0 to +70 | 3-28 |
| SHM-40MC | 0.01\% | 40 ns | 3 ns | $\pm 2.5 \mathrm{~V}$ | $100 \mu \mathrm{~V} / \mu \mathrm{s}$ | 40 MHz | 24-pin DIP Hybrid | 0 to +70 | 3-11 |
| SHM-40MM |  |  |  |  |  |  |  | -55 to +125 |  |
| SHM-360 | 0.15\% | 20 ns | - | $\pm 3 \mathrm{~V}$ | $10 \mathrm{mV} / \mu \mathrm{s}$ | 25 MHz | 24-pin DIP | -20 to +75 | 3-7 |
| SHM-361 |  | 12 ns |  |  |  | 55 MHz | Monolithic |  |  |
| SHM-30C | 0.01\% | 500 ns | 20 ns | $\pm 10 \mathrm{~V}$ | $0.01 \mu \mathrm{~V} / \mu \mathrm{s}$ | 4.5 MHz | 14-pin DIP Monolithic | 0 to +70 | - |

## FEATURES

- Internal hold capacitor
- 1 Microsecond acquisition time
- 1 Nanosecond aperture uncertainty
- 0.01\% Accuracy
- 0.08 MicroV/Microsecond droop rate
- Differential inputs


## GENERAL DESCRIPTION

DATEL's SHM-20 is a low-cost, complete monolithic sample/hold amplifier which includes an internal 100 pF MOS hold capacitor. Primarily designed for high speed analog signal processing applications, the SHM-20 features a typical acquisition time of 1.0 microsecond for a 10 V input step to $0.01 \%$. Aperture uncertainty is typically 1 nanosecond and droop rate is as low as $0.08 \mu \mathrm{~V} /$ microsecond.
The SHM-20 consists of an input transconductance amplifier, a low leakage analog switch, an output integrating amplifier and a 100 pF MOS hold capacitor. Charge injection on the hold capacitor is constant over the entire input/output voltage range. The pedestal voltage resulting from this charge injection can be adjusted to zero by using the offset adjust inputs. For improved droop rate, an external hold capacitor may be added at the expense of acquisition time.
Other important features of the SHM-20 include a 30 nanosecond aperture delay time, 1 mV pedestal error, a minimum dc gain of $10^{6} \mathrm{~V} / \mathrm{V}$ and fully differential inputs with a $\pm 10 \mathrm{~V}$ input voltage range. Maximum input offset voltage is as low as 0.5 mV with a maximum input offset voltage drift as low as $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$.
Its low cost and high performance make the SHM-20 an excellent choice for innumerable applications including, precision data acquisition systems, deglitching circuits, auto-zero circuits, data distribution systems and peak amplitude detectors. Power requirement is $\pm 15 \mathrm{~V}$ dc.
The SHM-20 is available in two models for operation over the commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and military, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. Both models are packaged in a 14 -pin ceramic DIP.

INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :---: | :--- |
| 1 | -INPUT |
| 2 | +INPUT |
| 3 | OFFSET ADUUST |
| 4 | OFFSET ADJUST |
| 5 | $-V_{S}$ |
| 6 | REFERENCE GROUND |
| 7 | OUTPUT |
| 8 | INTEGRATOR COMPENSATION |
| 9 | + VS |
| 10 | NO CONNECTION |
| 11 | EXTERNAL HOLD CAPACITOR |
| 12 | NO CONNECTION |
| 13 | SUPPLY VOLTAGE GROUND |
| 14 | S/H CONTROL |


| ABSOLUTE MAXIMUM RATINGS, BOTH MODELS | SHM-20C SHM-20M |
| :---: | :---: |
| Voltage between Supply Pins (Pins 9, 5). | 40 V |
| Differential Input Voitage | $\pm 24 \mathrm{~V}$ |
| Digital Input Voltage, Pin 14 | +8 V to -15 V |
| Output Current, Continuous ${ }^{1}$ | $\pm 20 \mathrm{~mA}$ |

## FUNCTIONAL SPECIFICATIONS, BOTH MODELS

Typical at $+25^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ dc, using internal hold capacitor, unless otherwise noted.

| ANALOG INPUTS | SHM-20C | SHM-20M |
| :---: | :---: | :---: |
| Input Voltage Range, ${ }^{2}$ minimum | $\pm 10 \mathrm{~V}$1$\mathrm{M} \Omega$ |  |
| Input Impedance, minimum |  |  |
| Input Capacitance, maximum | 3 pF |  |
| Input Offset Voltage, maximum | 1 mV | 0.5 mV |
| Input Offset Voltage Drift, maximum | $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current, maximum . . . . . | 300 nA | 200 nA |
| Input Offset Current, maximum | 300 nA | 100 nA |
| DIGITAL INPUTS ${ }^{2}$ |  |  |
| Logic Level High, Vin ('‘1'), minimum, Hold Mode | $\begin{gathered} 2.0 \mathrm{~V} \\ 0.8 \mathrm{~V} \\ 0.1 \mu \mathrm{~A} \\ 10 \mu \mathrm{~A} \end{gathered}$ |  |
| Logic Level Low, Vin (' 0 '), maximum, Sample Mode |  |  |
| High Level Input Current, maximum |  |  |
| Low Level Input Current, maximum |  |  |
| OUTPUT |  |  |
| Output Voltage Range ${ }^{2}$, minimum | $\begin{gathered} \pm 10 \mathrm{~V} \\ \pm \\ \pm 10 \mathrm{~mA} \\ 1 \Omega \end{gathered}$ |  |
| Output Current ${ }^{2}$, minimum .... |  |  |
| Output Impedance, Hold Mode ${ }^{2}$ |  |  |
| PERFORMANCE |  |  |
| Accuracy | 0.01\% |  |
| DC Gain, minimum | $3 \times 10^{5} \mathrm{~V} / \mathrm{V}$, $10^{6} \mathrm{~V} / \mathrm{V}$ |  |
| Gain Accuracy ${ }^{4}$ | $\begin{gathered} 0.5 \times 10^{-4} \% \text { FSR } \\ \pm 0.6 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |  |
| Gain Error Tempco |  |  |
| Gain Bandwidth Product5 ${ }^{\text {a }}$. | 2 MHz |  |
| Hold Mode Feedthrough, 10V P-P, $100 \mathrm{kHz}^{2}$ |  |  |
| Droop Rate |  |  |
| Droop Rate ${ }^{2}$ |  |  |
| Charge Transfer ${ }^{6}$ | 0.1 pc |  |
| Pedestal Error. |  |  |
| Total Output Noise, DC to 10 MHz , maximum | $200 \mu \mathrm{~V}$ RMS |  |
| Power Supply Rejection Ratio, minimum + VS | 80 dB65 dB |  |
| Pedestal Error . | 1 mV |  |
| DYNAMIC CHARACTERISTICS |  |  |
| Acquisition Time, 10 V to $0.1 \%$ 10 V to $0.01 \%$ | $0.8 \mu \mathrm{sec}$. <br> $1.0 \mu \mathrm{sec}$. <br> 30 nsec . <br> 1 nsec . <br> 25 nsec. <br> 185 nsec . <br> 100 nsec . <br> 15\% <br> $45 \mathrm{~V} / \mu \mathrm{sec}$. |  |
| Aperture Delay Time . . . . . . . |  |  |
| Aperture Uncertainty Time |  |  |
| Aperture Time ......... |  |  |
| Hold Mode Settling Time, 0.01\% ${ }^{2}$ |  |  |
| Rise Time . . . . . . . . . . . |  |  |
| Overshoot |  |  |
| Slew Rate ${ }^{7}$ |  |  |
| POWER REQUIREMENTS® |  |  |
| Positive Supply, Pin 9 Negative Supply, Pin 5 . . | $\begin{gathered} +15 \mathrm{~V} \pm 0.5 \mathrm{~V} \text { at } 11 \mathrm{~mA} \\ -15 \mathrm{~V} \pm 0.5 \mathrm{~V} \text { at }-11 \mathrm{~mA} \end{gathered}$ |  |

## PHYSICAL/ENVIRONMENTAL

Operating Temp.
Ranges,
SHM-20C..... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
SHM-20M
Storage Temp.
Range . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Package Type
$5^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

FOOTNOTES:

1. Internal power dissipation may limit output current below +20 mA .
2. Over full operating temperature range.
3. Cannot tolerate even a momentary short circuit to ground or either supply.
4. Voltage gain $=+1$
5. Voltage gain $=+1$, load resistance $=1 \mathrm{k} \Omega$, load capacitance $=50 \mathrm{pF}$, output voltage $=$ 100 mV P-P.
6. Input voltage $=0 \mathrm{~V}$, digital input voltage $=3.5 \mathrm{~V}$
7. Output voltage $=10 \mathrm{~V}$ step.
8. A power supply voltage as low as $\pm 12 \mathrm{~V}$ may be used. However, this will cause some degradation in performance.

## TECHNICAL NOTES

1. A printed circuit board with ground plane is recommended for best performance. The supply pins (Pins 5,9) should be bypassed to ground with a 0.01 to $0.1 \mu \mathrm{~F}$ ceramic capacitor as close to the pins as possible.
2. If an external hold capacitor $\left(\mathrm{C}_{\mathrm{H}}\right)$ is used, 8 then a noise bandwidth capacitor with a value of $0.1 \mathrm{C}_{\mathrm{H}}$ ( $10 \%$ of the value of the external hold capacitor) should be connected from Pin 8 to ground. Exact value and type are not critical.
3. The Hold Capacitor $\left(\mathrm{C}_{\mathrm{H}}\right)$ should have high insulation resistance and low dielectric absorption to minimize droop error. For operating temperatures up to $70^{\circ} \mathrm{C}$, polystyrene dielectric is a good choice. Any PC connections to the hold capacitor terminal (Pin 11) should be kept short and "guarded" by the ground plane to avoid errors due to drift currents from nearby signal lines or power supply voltages.

## TYPICAL PERFORMANCE AND DEFINITIONS



## SAMPLE AND HOLD DEFINITIONS:

ACQUISITION TIME: The time required, after the sample command is given, for the hold capacitor to charge to a full-scale voltage change and then remain within a specified error band around the final value.
APERTURE TIME: The time required for the Sample \& Hold switch to open, independent of delays through the switch driver and input amplifier circuitry.
APERTURE DELAY TIME: The time elapsed from the hold command to the actual opening of the sampling switch.
APERTURE UNCERTAINTY TIME: The time variation, or time jitter, in the opening of the sampling switch; also the variation in aperture delay time from sample to sample.
CHARGE TRANSFER: The small charge transferred to the holding capacitor from the inter-electrode capacitance of the switch when the unit is switched to the hold mode. This is caused by the switch control voltage change coupling through switch capacitance to the hold capacitor. Also called charge dumping or charge injection.
DRIFT CURRENT: The net leakage current from the hold capacitor during hold mode.
HOLD MODE DROOP: The output voltage change per unit time with the sampling switch open. Commonly expressed in $\mathrm{V} /$ seconds or $\mu \mathrm{V} /$ microseconds
PEDESTAL ERROR: For a sample-hold, the change in output voltage from the sample-mode to the hold-mode, with constant input voltage. This error is caused by the sampling switch transferring charge onto the hold capacitor as it opens.



## APPLICATION

## UNITY GAIN NON-INVERTING S/H AMPLIFIER



The above diagram shows the SHM-20 connected as a unity gain non-inverting S/H amplifier, with DATEL's ADC-HZ 12-bit successive approximation A/D converter. The SHM-20's pedestal error is adjustable to zero, by the offset adjust trim pot, allowing a 12-bit accurate output from the ADC-HZ.
If an external hold capacitor $\left(\mathrm{C}_{\mathrm{H}}\right)$ is required, it may be connected as shown between Pins 11 and 7. If an external hold
capacitor is used, a capacitor, $0.1 \mathrm{C}_{\mathrm{H}}$ ( $10 \%$ of the value of the external hold capacitor) is then required from Pin 8 to ground to reduce output noise in hold mode. The RC network on Pin 14 delays the S/H Control/Start Convert pulse to allow the sample to hold transient time to settle before a conversion begins. See Timing Diagram.

## ORDERING INFORMATION

```
MODEL NO.
SHM-20C SHM-20M
OPERATING TEMP. RANGE
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
```

L SHM-360, SHM-361
Video Speed
Sample-Holds

## FEATURES

- 8 nSec . and 12 nSec . acquisition times
- Sampling frequencies of 18 MHz and 35 MHz
- Input amplifier bandwidths of $\mathbf{2 5} \mathbf{~ M H z}$ and 55 MHz
- Linearity 0.08\%
- Low power


## GENERAL DESCRIPTION

The SHM-360 and SHM-361 are two very high speed sample/hold devices featuring separate wideband input amplifiers, and reference voltage and clock outputs. The two devices are pin-for-pin identical.
Both devices offer very fast S/H capabilities for A/D's such as the ADC-300 and ADC-303, but can be used in any application demanding very fast acquisition times.
The input amplifier has a -3 dB bandwidth at 25 MHz or 55 MHz depending on the device used and both have offset adjustment controls.
An internal amplifier may be used to buffer $\mathrm{a}-2 \mathrm{~V}$ dc reference voltage output for an A/D converter.
The single or 2-phase clock inputs are available as buffered outputs for use as high speed video analog-to-digital converter clock inputs.

## APPLICATIONS

- High speed data acquisition
- Radar pulse analysis
- TV video encoding
- Infrared imaging
- Transient analysis
- Medical electronics
- Fluid flow analysis
- Sonar systems

| ORDERING INFORMATION |  |
| :---: | :---: |
|  | OPERATING |
| MODEL NO. | TEMPERATURE |
| RANGE |  |
| SHM-360 | $-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| SHM-361 | $-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

MECHANICAL DIMENSIONS
INPUT/OUTPUT CONNECTIONS



4MPMMM

| PIN | FUNCTION | PIN | FUNCTION |
| ---: | :--- | ---: | :--- |
| 1 | DIGITAL -Vs (-5V) | 24 | DIGITAL GROUND |
| 2 | REF. INPUT (-2V) | 23 | CLOCK INPUT |
| 3 | EXTERNAL R | 22 | CLOCK INPUT |
| 4 | REF. OUTPUT (-2V) | 21 | CLOCK REF. OUTPUT |
| 5 | ANALOG -Vs (-5V) | 20 | DIGITAL +Vs (+5V) |
| 6 | CLCCK OUTPUT | 19 | OFFSET ADJUST |
| 7 | CLOCK OUTPUT | 18 | ANALOG -Vs (-5V) |
| 8 | DIGITAL GROUND | 17 | GAIN OF 2 AMP. INPUT |
| 9 | ANALOG -Vs (-5V) | 16 | ANALOG GROUND |
| 10 | ANALOG +VS (+5V) | 15 | ANALOG +Vs (+5V) |
| 11 | S/H OUTPUT | 14 | GAIN OF 2 AMP. OUTPUT |
| 12 | ANALOG GROUND | 13 | S/H INPUT |

```
ABSOLUTE MAXIMUM RATINGS
Operating Voltage $VS . ............ +5.5
    -\mp@subsup{V}{S}{\prime}..................0.0V
Operating Temperature . . . . . . . . . . . 20'0
Storage Temperature . . . . . . . . . . . . . - 55 % C to +150}\mp@subsup{}{}{\circ}\textrm{C
Power Dissipation . . . . . . . . . . . . . . 1.2 Watts
```

FUNCTIONAL SPECIFICATIONS, SHM-360, SHM-361
Typical at $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbf{S}}= \pm 5 \mathrm{~V}$ dc unless otherwise stated.

| INPUTS | MIN. |  | TYP. |  | MAX. | UNIT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input Voltage Range | $\begin{array}{r} -3.0 \\ 60 \\ -0.9 \end{array}$ |  | $\begin{array}{r}  \pm 3.0 \\ 100 \\ -0.80 \\ -1.60 \end{array}$ | $\begin{array}{r} +3.0 \\ -1.5 \end{array}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~K} \Omega \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  |
| Input Impedance . . . . . . . |  |  |  |  |  |  |  |
| Digital Input VH. |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| OUTPUTS |  |  |  |  |  |  |  |
| Analog Range <br> Output Impedance <br> Clock (Reference) <br> Reference Buffer Range <br> Clock - Amplitude <br> - Low Level <br> - Rise Time (Tir). <br> - Fall Time (Tf) |  | -3.0 | $\overline{20}$ | +3.0 |  | $\checkmark$ |  |
|  |  | - |  |  | 40 | $\Omega$ |  |
|  |  | -1.3 | -1.2 | -1.1 |  | $\checkmark$ |  |
|  |  | 0 | -2.0 | -2.3 |  | V |  |
|  |  |  | 0.3 | 0.4 |  | $v$ |  |
|  |  | -1.17 | $\begin{array}{r} 11.9 \\ 10 \end{array}$ |  | $\begin{aligned} & \dot{\mathrm{V}} \\ & \mathrm{nSec} . \end{aligned}$ |  |
|  |  | $-1.2$ |  |  |  |  |  |  |  |  |
|  |  | - | 5 |  |  |  |  |
| POWER | SHM-361 |  |  | SHM-360 |  |  |  |
|  | MIN. |  | TYP. | MAX. | MIN. | TYP. | MAX. | UNIT |
| Supply Voltage +Vs | - | 5.0 | - | - | 5.0 | - | V |
|  | $\overline{4}$ | -5.0 | $\overline{78}$ | - | -5.0 | - |  |
| Supply Current +ls ${ }_{\text {- }}$ Is (No Ref) | 48 | 60 | 78 | 25 | 35 35 | 45 | mA |
| (1s (No Ref) $\ldots . . . . .$. | 48 80 | 60 100 | 78 125 | 25 60 | 35 75 | 45 | mA |
| P.S.R.R. . . . . . . . . . . . . . . . . . . . . . . | 8 | -40 | - | - | -70 | - | dB |
| PERFORMANCE SHM-361 | SHM-361 |  |  | SHM-360 |  |  |  |
| SAMPLE/HOLD | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | UNIT |
| Acquisition Time | - | 8 | 12 | - | 12 | 20 | nSec. |
| Settling Time. | - | 25 | - | - | 36 | - | nSec. |
| Linearity . . | - | 0.08 | 0.15 | - | 0.08 | 0.15 |  |
| Droop . . . . . . . . . . . . . . . . . . . . . . . | $\overline{5}$ | 2 | 20 | 2 | 2 | 10 | $\mathrm{mV} / \mathrm{S}^{\text {S }}$ |
| Sampling Rate. . . . . . . . . . . . . . . . . | 5 | - | 35 | $0{ }^{2}$ | $\overline{10}$ | 18 | MHz |
| Gain Power Bandwidth . . . . . . . . . . . . . | 0.99 | 1.00 | 1.01 | 0.99 | 1.0 | 1.01 |  |
| ( -3 dB , Vin $=2 \mathrm{~V}$ p-p) $\ldots \ldots \ldots \ldots$. | - | 12 | - | - | 6 | - | MHz |
| Hold Feedthrough.................. | - | -50 | -40 | - | -50 | -40 | dB |
| Sample-to-hold Transient | - | 10 | 50 | - | 10 | 50 | mV |
| DC Offset........ | - | $\pm 15$ | $\pm 100$ | - | $\pm 15$ |  |  |
| Diff. Gain... | - | 0.5 | 1.0 | - | 0.5 | 1.0 | \% |
| Diff. Phase... | - | 0.5 | 1.0 30 | - | 0.5 | 1.0 | Deg |
| GAIN OF 2 AMP |  |  |  |  |  |  |  |
|  |  |  | +0.8 |  | 25 | + $\overline{0.8}$ | $\mathrm{MHz}^{\mathrm{M}}$ |
| Input Voltage Range Imput Impedance | -1.3 10 | $\overline{20}$ | +0.8 | -1.3 10 | $\overline{20}$ | +0.8 | K 2 |
| Output Impedance | - | 4 | 10 | $\frac{1}{5}$ | 4 | 10 | $\Omega$ |
| Voltage Gain. . | 5.1 | 6.0 | 6.9 | 5.1 | 6.0 | 6.9 | dB |
| Input Bias Current. |  | 9 | 20 | - | 5 | 10 | $\mu \mathrm{A}$ |
| CLOCK OUTPUT |  |  |  |  |  |  |  |
| Clock Delay T1.............................. Clock Delay T2................... | 20 14 | 28 | $\begin{aligned} & 34 \\ & 28 \end{aligned}$ | 36 24 | $\begin{aligned} & 38 \\ & 26 \end{aligned}$ | $\begin{aligned} & 45 \\ & 33 \end{aligned}$ | nSec. nSec. |
| -2V REF AMP |  |  |  |  |  |  |  |
| Voltage Gain Ratio. | 0.9 | 1.0 | 1.1 | 0.9 | 1.0 | 1.1 |  |
| Input Bias Current. | - | 5 | 10 | - | 5 | 10 | $\mu \mathrm{A}$ |
| Output Impedance................. . | - | 2 | 10 | - | 2 | 10 | $\Omega$ |

## TIMING DIAGRAM (NOT DRAWN TO SCALE)



## TIMING DIAGRAM NOTES

1. The hold to sample transition occurs 6 nSecs. for the SHM-361 and 12 nSecs. for the SHM-360, after positive edge of the clock input.
2. Acquisition times for the two devices are 12 nSecs . (max.) for the SHM-361 and 20 nSecs . (max.) for the SHM-360 for a change of 1.2 V at the analog input.
3. Sample-to-hold transient is 50 mV (max.) for the SHM-361 and 30 mV (max.) for the SHM-360.
4. To achieve the correct timing the CLOCK and $\overline{\text { CLOCK }}$ outputs are delayed. For the SHM-361, the delay will be between 20 nSecs . and 34 nSecs . and for the SHM-360 it will be between 36 nSecs . and 45 nSecs .

## CONNECTION AND APPLICATION



## NOTES:

*1 $R$ is a ringing preventing resistor. Select between 10 to $50 \Omega$ according to pattern length.
*2 Pulldown R for $\mathrm{V}_{\text {ref }}$.
*3 $\mathrm{R}_{\mathrm{L}}=4.3 \mathrm{k} \Omega$.

* $4 \mathrm{R} 1=2 \mathrm{k} \Omega, \mathrm{R} 2=1 \mathrm{k} \Omega, \mathrm{R} 3=2 \mathrm{k} \Omega$.


## FEATURES

- 40 nSec acquisition time
- Dual outputs
- 10 pSec aperture uncertainty
- 40 MHz bandwidth
- 30 mA Output Current


## GENERAL DESCRIPTION

DATEL's SHM-40 is an ultra-fast sample and hold designed for high speed analog signal processing applications. The SHM-40 acquires a 2 V input change to $0.1 \%$ in only 40 nsec and aperture uncertainty time is less than 10 psec . Sample-mode bandwidth is 40 MHz .
The SHM-40 is a complete Sample-Hold, containing an input buffer amplifier, a precision 53 pF MOS holding capacitor, and two output buffer amplifiers. The sampling switch is controlled by a series 10,000 complementary ECL input. An ECL differential line driver can be conveniently used for the sample control inputs.
Other features of the SHM-40 include a $\pm 2.5 \mathrm{~V}$ input voltage range, a fixed gain of +0.995 , and a maximum gain temperature coefficient of $33 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The device has two outputs, each with a $\pm 2.5 \mathrm{~V}$ output voltage swing at 30 mA and an output impedance of only $13 \Omega$. The outputs may be tied together for decreased output impedance and increased output current. The SHM-40 is functionally laser trimmed at the factory for offset, sample to hold offset, and gain errors, and is designed to be used without external adjustment circuits.
The SHM-40 is an ideal choice for use in ultra-high speed data acquisition systems, and video processing applications, and with its dual outputs, it is especially useful in two stage flash converter systems. Power requirement is $\pm 15 \mathrm{Vdc}$ at 60 mA . Two models are available for operation over the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. All models are cased in a 24-pin, hermetically sealed, ceramic package.


ABSOLUTE MAXIMUM RATINGS

| Positive Supply | V dc |
| :---: | :---: |
| Negative Supply | +0.5 V dc to -18 V d |
| Digital Input Voltage | $-5.0 \mathrm{~V} \mathrm{dc} \mathrm{to}+5.0 \mathrm{~V}$ dc |
| Analog Input Voltage | $5.0 \mathrm{~V} \mathrm{dc} \mathrm{to}+5.0 \mathrm{~V}$ |

## FUNCTIONAL SPECIFICATIONS

The following specifications apply over the full operating temperature range and power supply range unless otherwise specified.

| DESCRIPTION | MIN. | TYPICAL | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |
| Input Voltage Range | $\pm 2.5$ | - | - | Vdc |
| Input Bias Current . . . . | - | $\pm 30$ | $\pm 100$ | $\mu \mathrm{A}$ |
| Input Impedance ...... | 100K | 1M | - | $\Omega$ |
| Max Source Impedance ${ }^{1}$........... | - |  | 50 | $\Omega$ |
| Sample Control Inputs ${ }^{2}$ | - | - | - | - |
| OUTPUTS |  |  |  |  |
| Output Voltage |  |  |  |  |
| Range . . . . | $\pm 2.5$ | - | - | Vdc |
| Output Current ${ }^{(3)}$ | $\pm 30$ | $\pm 60$ | - | mA |
| Output Impedance ${ }^{(3)}$... | 8 | 13 | 20 | $\Omega$ |
| PERFORMANCE |  |  |  |  |
| Linearity | - | .1\% | .2\% | \% of FS |
| Gain | +0.980 | +0.993 | +1.0 | - |
| Gain Tempoo | -60 | -20 | +20 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Sample to Hold |  |  |  |  |
| Offset Error . . | - | $\pm 15$ | $\pm 50$ | mV |
| Sample Mode Offset |  |  |  |  |
| Voltage. | - | $\pm 10$ | $\pm 50$ | mV |
| Sample to Hold Offset |  |  |  |  |
| Volt Drift. . . . . . . | - | $\pm 25$ | $\pm 100$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Sample Mode Offset |  |  |  |  |
| Volt Drift.... | - | - | - | - |
| SHM-40MC | - | $\pm 143$ | $\pm 714$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| SHM-40MM . | - | $\pm 56$ | $\pm 278$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Hold Mode |  |  |  |  |
| Feedthrough . ........ | - | -66 | -60 | dB |
| Hold Mode Droop | - | - | - | - |
| at $25^{\circ} \mathrm{C}$. | - | 20 | 100 | $\mu \mathrm{V} / \mu \mathrm{S}$ |
| at $125^{\circ} \mathrm{C}$ | - | 500 | 2500 | $\mu \mathrm{V} / \mu \mathrm{S}$ |
|  | - |  |  |  |
| DYNAMIC CHARACTERISTICS |  |  |  |  |
| Acquisition Time |  |  |  |  |
| 2V to 0.1\& | - | - | 40 | nS |
| 2 V to 1.0\% | - | - | 25 | nS |
| 4 V to 0.1\% | - | - | 50 | nS |
| 4 V to 1.0\% | - | - | 35 | nS |
| Aperture Delay Time . . | - | 3 | - | nS |
| Aperture Uncertainty |  |  |  |  |
| Time . . . . . . . . . . . . . . | - | 10 | - | pS |
| Hold Mode Settling |  |  |  |  |
| Time . . . . . . . . . . . . . . | - | 20 | 40 | nS |
| Sample Mode Bandwidth, -3 dB | 25 | 40 | - | MHz |

FUNCTIONAL SPECIFICATIONS (continued)

| DESCRIPTION | MIN. | TYPICAL | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| Supply Voltage |  |  |  |  |
| Range $\pm$ V | $\pm 14.5$ | $\pm 15$ | $\pm 15.5$ | Vdc |
| Power Supply |  |  |  |  |
| Rej. Ratio | -20 | -30 | - | dB |
| Current Drain |  |  |  |  |
| $\pm 15 \mathrm{~V}$ dc | - | 60 | 80 | mA |
| -15V dc | - | 60 | 80 | mA |
| Power Dissipation | - | 1.8 | 2.4 | Watts |
| PHYSICAL/ENVIRONMENTAL |  |  |  |  |
| Thermal Resistance |  |  |  |  |
| Junction to Case | - | . 030 | - | ${ }^{\circ} \mathrm{C} / \mathrm{mW}$ |
| Case to Ambient. | - | . 035 | - | ${ }^{\circ} \mathrm{C} / \mathrm{mW}$ |
| Operating Temp. |  |  |  |  |
| Range |  |  |  |  |
| SHM-40MC | $0^{\circ}$ | $+25^{\circ}$ | $+70^{\circ}$ | ${ }^{\circ} \mathrm{C}$ |
| SHM-40MM | -55 ${ }^{\circ}$ | +25 ${ }^{\circ}$ | +125 ${ }^{\circ}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temp. . . . . . . . | -65 ${ }^{\circ}$ | $+25^{\circ}$ | + $150^{\circ}$ | ${ }^{\circ} \mathrm{C}$ |
| Package Type Pins | 24 Pin, hermetically sealed, ceramic $0.010 \times 0.018 \mathrm{in}$. kovar |  |  |  |
| FOOTNOTES: |  |  |  |  |
| 1. Should be purely resistive. See technical note 3. |  |  |  |  |
| 2. Input logic voltage levels are $\mathrm{V}_{\text {in }}$ " 0 " $=-1.5 \mathrm{~V}$ to -1.4 V , and $\mathrm{V}_{\text {in }}$ " 1 " $=-0.7 \mathrm{~V}$ to -1.05 V . These are differential ECL 10,000. |  |  |  |  |
| 3. Specified for each output, both outputs may be tied together for decreased output impedance and increased output current. |  |  |  |  |

## TECHNICAL NOTES

1. The use of good high frequency circuit board layout techniques is required for rated performance. The power common (Pins 11, 12, 13 and 15), analog common (Pins 14, 17 and 20), and input common (Pin 21) pins are not connected internally and therefore must be connected externally as directly as possible through a low inductance, low resistance path. The extensive use of a ground plane for all common connections is highly recommended.
2. Although they are internally bypassed with $.033 \mu \mathrm{~F}$ capacitors the supply pins (Pins 19, 9) should be externally bypassed with $0.1 \mu \mathrm{~F}$ ceramic chip capacitors mounted as close to the supply pins as possible.
3. The SHM-40 inputs and outputs are sensitive to unusual loading or long lines. The analog input must be nonreactive so that leads should be short and purely resistive. Also, the complementary ECL driver should be as close as possible to pins 1 and 3 to minimize lead lengths to these pins.
4. The maximum, differential, digital input voltage is $\pm 5 \mathrm{~V}$. For example, if pin 3 is at a potential of -5 V , pin 1 may not exceed $0 V$.
5. The SHM-40 has no significant acquisition time drift with temperature.
6. A positive pulse on Pin 3 and a negative pulse on Pin 1 selects the HOLD mode.

TYPICAL CONNECTION


## SAMPLE-HOLD DEFINITIONS

1. Acquisition Time

Time required, after receipt of the sample command, for the hold capacitor to charge to a specified voltage change and remain within a specified error band such as $0.1 \%$.
2. Aperture Delay Time (effective)

The time elapsed from the hold command to the opening of the sampling switch minus the delay from the analog input to the sample switch.
3. Aperture Uncertainty Time Time variation, or jitter, in the opening of the sampling switch.
4. Aperture Uncertainty Error

An amplitude uncertainty in the held value due to the change in the analog input signal during the aperture uncertainty time. This error is the product of the rate of change of the input signal and the aperture uncertainty time.
5. Hold-Mode Settling Time

The time from the hold command transition until the output of the Sample-Hold has settled within the specified error band ( $0.1 \%$ ). It includes aperture delay time.
6. Hold-Mode Droop

The output voltage change per unit of time while in the hold mode.
7. Bandwidth

The frequency at which the gain is down 3 dB from its dc value. It's measured in the sample-mode with a smallsignal sine wave.

## BASIC GROUND PLANE LAYOUT



## ACQUISITION ACCURACY VS ACQUISITION TIME



## HIGH SPEED DATA SYSTEM



This diagram represents a high speed data system using DATEL's SHM-40 and ADC-815, with an output register, to drive a data bus. The Start Command is a 60 nsec wide, TTL-compatible pulse with a maximum frequency of 1.5 MHz . Upon receipt of a start command, the SHM-40 will track the input voltage and the ADC-815 will reset. On the trailing edge of the start command, the SHM-40 will hold the input and the ADC-815 will begin its conversion. On the leading edge of the next start command, the output data will be clocked out of the output three-state register. The ADC-815 is an 8 -bit, 700 nsec , analog-to-digital converter. With this system, a $\pm 2.5 \mathrm{~V}$ input step can be acquired to $0.1 \%$ accuracy in 40 nsec and held to within $80 \mu \mathrm{~V}$ while the A/D conversion takes place. The SHM- 40 can also be used with the DATEL's ADC-816, which will yield 10 bits of resolution.

ORDERING INFORMATION

| MODEL NO. | OPERATING <br> TEMP. RANGE |
| :--- | :---: |
| SHM-40MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SHM-40MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ACCESSORIES |  |
| Part Number | Description |
| DILS-2 | Mating Socket <br> (2 per connector) |
|  |  |

For high reliability versions, contact Datel.

## FEATURES

- Ideally Suited for DATEL's Ultra-Fast ADC-500/505 A/D Converters
- 200 nsec Max. Acquisition Time
- 0.01\% Accuracy
- 100 nsec Max. Sample-Hold Settling Time
- 74 dB Feedthrough Attenuation
- $\pm 50$ psec Aperture Uncertainty
- Operable at Different Gain Settings


## GENERAL DESCRIPTION

DATEL's SHM-45 is a high-speed, high accuracy sample-hold designed for precision, high-speed analog signal processing applications. Manufactured with modern, high quality hybrid technology, the SHM-45 features excellent dynamic specifications including a maximum acquisition time of only 200 nsec for a 10 V step to $0.01 \%$. Sample-to-hold settling time to $0.01 \%$ accuracy is 100 nsec maximum with an aperture uncertainty of $\pm 50 \mathrm{psec}$.
The SHM-45 is a complete sample-hold circuit, containing a precision MOS hold capacitor and a MOSFET switching configuration which results in faster switching and better feedthrough attenuation. Additionally, a FET input amplifier design allows faster acquisition and settling times while maintaining a considerably low droop rate.
Other important features include a minimum output voltage range of $\pm 10.25 \mathrm{~V}$, an aperture delay time of 6 nsec , a typical droop rate of $\pm 0.5 \mu \mathrm{~V} / \mu \mathrm{sec}$, and a sample-to-hold offset error as low as $\pm 2.5 \mathrm{mV}$. Sample-to-hold offset is constant regardless of the input/output voltage level. Output slew rate is typically $300 \mathrm{~V} / \mu \mathrm{sec}$ and small signal bandwidth ( -3 dB ) is 16 MHz .
The SHM-45 has a TTL-compatible $\overline{\text { HOLD }}$ digital control input.
Applications for the SHM-45 include highspeed data acquisition and data distribution systems, peak measurement systems, fast fourier analysis, transient recorders and analog signal delay and storage.
Power requirements $\pm 15 \mathrm{~V}$ dc and +5 V dc with a maximum power consumption of 875 mW . The SHM-45 is available in two models for operation over the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature ranges. All models are cased in a 24-pin, hermetically-sealed, ceramic package.


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| $\pm 15 \mathrm{~V}$ Supply Voltage (Pins 24, 22). | $\pm 18 \mathrm{~V}$ |
| +5V Supply Voltage (Pin 9) | -0.5 V to +7 V |
| Analog Input (Pin 13, 14) ${ }^{1}$ | $\pm 18 \mathrm{~V}$ |
| Digital Input (Pins 11, 12) | -0.5 V to +5.5 V |
| Output Current ${ }^{2}$ | $\pm 65 \mathrm{~mA}$ |

## FUNCTIONAL SPECIFICATIONS

Specified at $+25^{\circ} \mathrm{C}$, gains of $-1, \pm 15 \mathrm{~V}$, and +5 V power supplies unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|}
\hline DESCRIPTION \& MIN. \& TYPICAL \& MAX. \& UNITS \\
\hline \multicolumn{5}{|l|}{ANALOG INPUTS (pin 13, 14)} \\
\hline Input Volt. Range \({ }^{1}\) Input Impedance. \& \[
\pm 10
\] \& \[
1 \mathrm{~K}
\] \& \& \[
\begin{gathered}
\mathrm{V} \\
\mathrm{ohm}
\end{gathered}
\] \\
\hline \multicolumn{5}{|l|}{LOGIC INPUTS (TTL)} \\
\hline \begin{tabular}{l}
Logic "1" Voltage \\
Logic " 0 " Voltage \\
Logic "1" Current. . . . \\
Logic "0" Current.
\end{tabular} \& \[
+2.0
\] \& -
-
- \& \[
\begin{gathered}
- \\
+0.8 \\
40 \\
-1.6 \\
\hline
\end{gathered}
\] \& \begin{tabular}{l}
v \\
V \\
\(\mu \mathrm{A}\) \\
mA
\end{tabular} \\
\hline \multicolumn{5}{|l|}{ANALOG OUTPUTS (pin 1)} \\
\hline Output Volt. Range. Output Current \({ }^{2}\). Output Impedance.. Max. Capacitive Load. \& \[
\pm 10.25
\]
- \& \[
\begin{gathered}
\hline+11.5 \\
- \\
0.1 \\
250
\end{gathered}
\] \& \(\pm\) \& \[
\begin{gathered}
\hline \mathrm{V} \\
\mathrm{~mA} \\
\mathrm{ohm} \\
\mathrm{pf}
\end{gathered}
\] \\
\hline \multicolumn{5}{|l|}{PERFORMANCE} \\
\hline \begin{tabular}{l}
Gain \({ }^{3}\) \\
Gain Error \({ }^{3}\) \\
Gain Tempco \\
Linearity Error \({ }^{3}\) \\
Initial Offset Voltage.
\end{tabular} \& \[
\begin{aligned}
\& - \\
\& - \\
\& -
\end{aligned}
\] \& \[
\begin{gathered}
-1.0 \\
\pm .05 \\
\pm 0.5 \\
\pm 0.005 \\
\pm 1 \\
\hline
\end{gathered}
\] \& \[
\begin{gathered}
- \\
\pm .1 \\
\pm 5 \\
\pm .01 \\
\pm 5
\end{gathered}
\] \& V/V \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \% FS mV \\
\hline \multicolumn{5}{|l|}{TRACK MODE DYNAMICS} \\
\hline \begin{tabular}{l}
Frequency Response \\
Small Signal (-3dB). \\
Slew Rate.
\end{tabular} \& - \& \[
\begin{gathered}
16 \\
300
\end{gathered}
\] \& - \& \[
\begin{aligned}
\& \mathrm{MHz} \\
\& \mathrm{~V} / \mu \mathrm{S} \\
\& \hline
\end{aligned}
\] \\
\hline \multicolumn{5}{|l|}{TRACK TO HOLD SWITCHING} \\
\hline \begin{tabular}{l}
Aperture Delay Time. \\
Aperture Uncertainty (Jitter) \\
Offset Step (pedestal) \({ }^{4}\) \\
Settling Time
\[
\begin{aligned}
\& 10 \mathrm{~V} \text { to } \pm .01 \% \mathrm{FS} \\
\& ( \pm 1 \mathrm{mV})^{6} \ldots \ldots \\
\& 10 \mathrm{~V} \text { to } \pm .1 \% \mathrm{FS} \\
\& ( \pm 10 \mathrm{mV}) \ldots . . \\
\& \hline
\end{aligned}
\]
\end{tabular} \& -
-
-
-
- \& \begin{tabular}{l}
6 \\
\(\pm 50\) \\
\(\pm 1\) \\
60 \\
40
\end{tabular} \& -
\(\pm 5\)
100 \& nS
pS
mV

nSS
nS <br>
\hline \multicolumn{5}{|l|}{HOLD MODE DYNAMICS} <br>

\hline | Droop Rate |
| :--- |
| at $\mathrm{T}=+25^{\circ} \mathrm{C}$ |
| at $\mathrm{T}=+70^{\circ} \mathrm{C}$ |
| at $\mathrm{T}=+125^{\circ} \mathrm{C}$ |
| Feedthrough Rejection | \& - \& \[

$$
\begin{gathered}
0.5 \\
15 \\
1.2 \\
-74
\end{gathered}
$$

\] \& 5 \& \[

$$
\begin{gathered}
\mu \mathrm{V} / \mu \mathrm{S} \\
\mu \mathrm{~V} / \mu \mathrm{S} \\
\mathrm{mV} / \mu \mathrm{S} \\
\mathrm{~dB}
\end{gathered}
$$
\] <br>

\hline
\end{tabular}

| DESCRIPTION | MIN. | TYPICAL | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| HOLD TO TRACK DYNAMICS |  |  |  |  |
| ```Acquisition Time }\mp@subsup{}{}{5 10V step to }\pm1.0\textrm{mV (.01% FS) 10V step to }\pm10\textrm{mV (.1% FS).``` | - | $\begin{aligned} & 160 \\ & 100 \end{aligned}$ | 200 170 | nS |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| Supply Voitage Range $\begin{aligned} & \pm 15 \mathrm{~V} \ldots \ldots \ldots \ldots \\ & \\ & +5 \mathrm{~V} \ldots \ldots \ldots \ldots \end{aligned}$ <br> Power Supply Rej. Ratio Current Drains $\begin{aligned} & +15 \mathrm{~V} \\ & -15 \mathrm{~V} \\ & +5 \mathrm{~V} \end{aligned}$ <br> Power Consumption | - - - - - | $\begin{aligned} & \pm 3 \% \\ & \pm 5 \% \\ & \pm 0.5 \\ & +21 \\ & -22 \\ & +17 \\ & 730 \end{aligned}$ | +25 -25 +25 875 | $\begin{aligned} & \mathrm{mV} / \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \end{aligned}$ |

PHYSICAL ENVIRONMENTAL
Operating Temp. Range

SHM-45-MC
SHM-45-MM
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (ambient)
Storage Temp. Range
Thermal Resistance Junction-to-Case Case-to-Ambient
Package Type
Package Dimensions
Pins
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (ambient)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$0.015^{\circ} \mathrm{C} / \mathrm{mW}$
$0.035 \mathrm{C} / \mathrm{mW}$
24 pin ceramic
refer to Mechanical Dimensions drawing
Kovar ( $0.010 \times 0.018$ )

## Footnotes

1- Input signal times gain should not exceed the output voltage range.
2- The SHM-45 output is current limited at approximately $\pm 65$ mA . The device can withstand a sustained short to ground. However, shorts to either supply will cause permanent damage. For normal operation, the load current should not exceed $\pm 40 \mathrm{~mA}$.
3- Specified at $+25^{\circ} \mathrm{C}$.
4- Sample-to-Hold offset error (Pedestal) is constant regardless of input/output level.
5- Acquisition time is tested with no load and is relatively unaffected by capacitive loads to 50 pF and resistive loads to 250 ohms.
6- Sample-to-Hold settling time between the point the sample-tohold command is given and the point at which the analog output (following a transient) settles to within a specified error band around the final value.

## TECHNICAL NOTES

1. All ground pins $(10,15,21,23)$ should be tied together and connected to system analog ground as close to the package as possible. It is recommended to use a ground plane under the device and solder all four ground pins directly to it. Care must be taken to insure that no ground potentials can exist between Pin 10 and the other ground pins.
2. Although the power supply pins $(9,22,24)$ are internally bypased to ground with $0.01 \mu \mathrm{~F}$ ceramic capacitors, additional external $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ tantalum bypass capacitors may be required in critical applications.
3. A logic " 1 " on the HOLD COMMAND INPUT, Pin 12 will put the device in the sample mode. In this mode, the device acts as an inverting unity gain amplifier and its output will track its input. A logic " 0 " on Pin 12 will put the device in the HOLD mode, and the output will be held constant at the last input level present when the hold command was given.
4. The maximum capacitive load to avoid oscillation is typically 250 pF . Recommended resistive load is 500』, although values as low as $250 \Omega$ may be used. Acquisition and sample-to-hold settling times are relatively unaffected by resistive loads down to $250 \Omega$ and capacitive loads up to 50 pF . However, higher capacitances will affect both acquisition and settling time.

## SHM-45 OUTPUT VOLTAGE RANGE SELECTION

The RANGE pin of the SHM-45 is usable to select different output voltage ranges. The output voltage ranges are selectable by hardware programming the SHM-45 to operate at different gains. Figure 2 shows the configuration to select different voltage ranges. In this configuration INPUT A (Pin 13) is the voltage input and RANGE (Pin 14) is used as a gain selector input. Table 1 shows the jumper selection details.


Figure 2. $\mathrm{V}_{\text {OUT }}$ Range Selection

Table 1. Jumper Selections for $\mathbf{V}_{\text {Out }}$ Ranges

| $\mathbf{V}_{\text {IN }}$ | $\mathbf{V}_{\text {out }}$ | Install <br> Jumper | Operating <br> Gain |
| ---: | :---: | :---: | :---: |
| -5 to +5 | +10 to -10 | J 1 | -2 |
| -10 to +10 | +10 to -10 | - | -1 |
| 0 to -5 | 0 to +10 | J 1 | -2 |
| 0 to -10 | 0 to +10 | - | -1 |
| -10 to +10 | +5 to -5 | J 2 | -0.5 |
| 0 to -10 | 0 to +5 | J 2 | -0.5 |

## SHM-45 PERFORMANCE CHARACTERISTICS



Track Mode Gain Amplitude and Phase Response


Input Signal Slew Rate (V/ $/ \mathrm{sec}$ ) Aperture Jitter Window $=100 \mathrm{psec}$ For $v(t)=10 \sin \omega t, d v / d t(\max )=20 \pi F$


Acquisition Accuracy vs. Acquisition Time for a 10V Step


Ground Plane Layout

## APPLICATION: Using The SHM-45 <br> with DATEL's ADC-500/505

The SHM-45 is designed to accept different voltage ranges. However, to fully utilize the dynamic range of DATEL's ADC-500/505, the SHM-45 must be hardware programmed to provide the appropriate output voltage range. In the configuration shown in the Figure 3, RANGE functions as a gain selector. Refer to Table 2 for jumper selection details. This application configuration can sample at 1.2 MHz rate.

Table 2. Jumper Selections for $V_{I N}$ Ranges

| $\mathbf{V}_{\text {IN }}$ Range | Gain | Install Jumpers |
| :---: | :---: | :---: |
| 0 to +10 | $+1^{*}$ | $\mathrm{~J} 2, \mathrm{~J} 3$ |
| 0 to -10 | -1 | J 2 |
| -5 to +5 | -2 | $\mathrm{~J} 1, \mathrm{J4}$ |
| -10 to +10 | -1 | J 1 |
| 0 to -20 | -0.5 | $\mathrm{~J} 1, \mathrm{~J} 5$ |
| 0 to -5 | -2 | $\mathrm{~J} 2, \mathrm{~J} 4$ |

*Note: The application in this configuration operates at an overall effective gain of +1 .


## NOTES

1. The amplifier circuit shown is only needed if a positive unipolar signal is input to the SHM-45 (0 to +10 V ).

| $\mathbf{V}_{\text {IN }}$ | J6 Open |  | J6 Closed |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OV (GND) <br> +10 V$+$ FS) |  |  |  |  |$|$| 1111 | 1111 | 1111 | 0000 | 0000 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0000 | 0000 | 0000 | 1111 | 1111 | 1111 |

Figure 3. Using SHM-45 with ADC-500/ADC-505

## SHM-45 IS IDEALLY SUITED FOR USE WITH ADC-500/ADC-505

## ADC-500 FEATURES

- 12-bit resolution
- 500 nanoseconds maximum conversion time
- Low-power, 1.8W maximum
- Three-state output buffers
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation
- Small 32-pin DIP


## ORDERING INFORMATION

MODEL
SHM-45-MC
SHM-45-MM
For devices compliant to MIL-STD-883, contact DATEL.

## FEATURES

- 200 Nanoseconds maximum acquisition time
- 0.01\% Accuracy
- 100 Nanoseconds maximum samplehold settling time
- 74 dB feedthrough attenuation
- $\pm 50$ Picoseconds aperture uncertainty


## GENERAL DESCRIPTION

DATEL's SHM-4860 is a high-speed, highly accurate sample-hold designed for precision, high-speed analog signal processing applications. Manufactured using modern, high-quality hybrid technology, the SHM-4860 features excellent dynamic specifications including a maximum acquisition time of only 200 nanoseconds for a 10 V step to $0.01 \%$. Sample-to-hold settling time, to $0.01 \%$ accuracy, is 100 nanoseconds maximum with an aperture uncertainty of $\pm 50$ picoseconds.
The SHM-4860 is a complete sample-hold circuit, containing a precision MOS hold capacitor and a MOSFET switching configuration which results in faster switching and better feedthrough attenuation. Additionally, a FET input amplifier design allows faster acquisition and settling times while maintaining a considerably lower droop rate.
Other important features include a minimum input voltage range of $\pm 10.25 \mathrm{~V}$, an aperture delay time of 6 nanoseconds, a typical droop rate of $\pm 0.5 \mu \mathrm{~V} / \mu$ second, and a sample-to-hold offset error as low as $\pm 2.5 \mathrm{mV}$. Sample-to-hold offset is constant regardless of the input/output voltage level. Output slew rate is typically $300 \mathrm{~V} /$ microsecond and small signal bandwidth ( -3 dB ) is 16 MHz .
Both HOLD and HOLD digital control inputs are provided for use with either positive or negative true input commands.
Applications for the SHM-4860 include high-speed data acquisition and data distribution systems, peak measurement systems, fast fourier analysis, transient recorders, and analog signal delay and storage.
Power requirement is $\pm 15 \mathrm{~V}$ dc and +5 V dc with a maximum power consumption of 875 mW . The SHM-4860 is available in two models for operation over the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and military, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature ranges. All models are cased in a 24-pin, hermetically sealed, ceramic package.


MECHANICAL DIMENSIONS INCHES (MM)


INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| ---: | :--- | :---: | :--- |
| 1 | OUTPUT | 13 | INPUT |
| 2 | N/C | 14 | N/C |
| 3 | N/C | 15 | GROUND |
| 4 | N/C | 16 | N/C |
| 5 | N/C | 17 | N/C |
| 6 | N/C | 18 | N/C |
| 7 | N/C | 19 | N/C |
| 8 | N/C | 20 | N/C |
| 9 | +5V SUPPLY | 21 | GROUND |
| 10 | GROUND | 22 | $-15 V$ SUPPLY |
| 11 | HOLD COMMAND | 23 | GROUND |
| 12 | HOLD COMMAND | 24 | $+15 V$ SUPPLY |


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| $\pm$ 15V Supply Voltage (Pins 24, 22) | $\pm 18 \mathrm{~V}$ |
| + 5V Supply Voltage (Pin 9) | -0.5 V to +7 V |
| Analog Input ( Pin 13$)^{1} \ldots$ | $\pm 18 \mathrm{~V}$ |
| Digital Input (Pins 11, 12) Output Current ${ }^{2}$. . . . . | $\begin{gathered} -0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ \pm 65 \mathrm{~mA} \end{gathered}$ |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ and +5 V supplies unless otherwise noted.


## FOOTNOTES:

1. Input signal should not exceed the supply voltage
2. The SHM-4860's output is current limited at approximately $\pm 65 \mathrm{~mA}$. The device can withstand a sustained short to ground. However, shorts from the output to either supply will cause permanent damage. For normal operation, the load current should not exceed $\pm 40 \mathrm{~mA}$.
3. See Technical Note 3.
4. One TTL load is defined as sinking $40 \mu \mathrm{~A}$ with a logic " 1 " input and sourcing 1.6 mA with a logic " 0 " input.
5. Full Scale $(F S)=10 \mathrm{~V}$. Full Scale Range $(F S R)=20 \mathrm{~V}$.
6. Sample-to-Hold offset error (Pedestal) is constant regardless of input/output level.
7. Acquisition time is tested with no load and is relatively unaffected by capacitive loads to 50 pF and resistive loads to $250 \Omega$.
8. Sample-to-Hold settling time is the time between the point the sample-to-hold command is given and the point at which the analog output (following a transient) settles to within a specified error band around the final value.

## TECHNICAL NOTES

1. All ground pins $(10,15,21,23)$ should be tied together and connected to system analog ground as close to the package as possible. It is recommended to use a ground plane under the device and solder all four ground pins directly to it. Care must be taken to insure that no ground potentials can exist between Pin 10 and the other ground pins.
2. Although the power supply pins $(9,22$, 24) are internally bypassed to ground with $0.01 \mu \mathrm{~F}$ ceramic capacitors, additional external $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ tantalum bypass capacitors may be required in critical applications.
3. A logic " 0 " on the HOLD COMMAND INPUT, (Pin 11) (or a logic " 1 " on the HOLD COMMAND INPUT, Pin 12) will put the device in the sample mode. In this mode, the device acts as an inverting unity gain amplifier and its output will track its input. A logic " 1 "' on Pin 11 (logic " 0 " on Pin 12) will put the device in the HOLD mode, and the output will be held constant at the last input level present when the hold command was given.
If the HOLD COMMAND INPUT (Pin 11) is used to control the device, Pin 12 must be tied to digital ground. If $\overline{\mathrm{HOLD}}$ COMMAND INPUT (Pin 12) is used to control the device, Pin 11 must be tied to +5 V .
4. The maximum capacitive load to avoid oscillation is typically 250 pF . Recommended resistive load is 500s, although values as low as $250 \Omega$ may be used. Acquisition and sample-to-hold settling times are relatively unaffected by resistive loads down to $250 \Omega$ and capacitive loads up to 50 pF . However, higher capacitances will affect both acquisition and settling time.

## OFFSET AND GAIN ADJUSTMENTS

Critical offset adjustments may be performed utilizing this configuration. Apply zero volts ( OV ) to the analog input and adjust $R_{2}$ so that the output measures zero volts ( OV ) during the hold mode period of the SHM-4860.

Gain may be trimmed by applying an FS voltage to the analog input and adjusting $\mathrm{R}_{1}$ so that the output measures the same FS voltage during the hold mode period.

## OFFSET AND GAIN ADJUSTMENTS



## PERFORMANCE

Track Mode Gain Amplitude and Phase Response

cquisition Accuracy vs. Acquisition Time for a 10V Step


## Accuracy Error Due to Aperture Uncertainty



Input Signal Slew Rate ( $\mathrm{V} / \mu \mathrm{sec}$ ) Aperture Jitter Window $=100 \mathrm{psec}$ For $v(t)=10 \sin \omega t, d v / d t(\max )=20 \pi F$

## HIGH SPEED A/D USING SHM-4860



DATEL's SHM-4860, a high-speed sample/hold amplifier, is shown here coupled with DATEL's ADC-500/505. Together, they provide a high-speed analog to digital converter with sample/hold which can attain throughput rates exceeding 1.25 MHz .

## ORDERING INFORMATION

MODEL NO.
SHM-4860MC
SHM-4860MM
ACCESSORIES
Part Number
DILS-3

## Description

24-Pin Mating Socket

For military devices compliant to MIL-STD-883, consult the factory.

| ORDERING INFORMATION |  |
| :--- | :---: |
|  | OPERATING |
| MODEL NO. | TEMP. RANGE |
| SHM-4860MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SHM-4860MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ACCESSORIES | Description |
| Part Number | 24-Pin Mating Socket |
| DILS-3 |  |
| For military devices compliant to MIL-STD-883, consult the <br> factory. |  |

## FEATURES

- 200 Nanoseconds acquisition to $0.1 \%$
- 350 Nanoseconds acquisition to 0.01\%
- 5 MHz Bandwidth
- 0.005\% Linearity
- 250 Picoseconds aperture uncertainty


## GENERAL DESCRIPTION

Model SHM-5 is a new, ultra-fast acquisition sample-hold module for use with high speed $10-$ and 12-bit A/D converters. When used with DATEL's model ADCEH12B3, a 12-bit, 2 microseconds A/D, the SHM-5 permits sampling and conversion at rates up to 425 kHz . The key circuit element in the SHM-5 is an ultra-fast settling hybrid operational amplifier manufactured in DATEL's thin-film hybrid facility. This amplifier operates in the inverting mode as a hold amplifier. A fast FET sampling switch operates between two virtual ground points in order to keep switching errors small and independent of signal level. A second FET switch operates out-of-phase with the first one to minimize signal feed-through errors.
The SHM-5 is designed primarily for fast track \& hold and simultaneous sampling applications with A/D converters. From the tracking mode it realizes acquisition times of 200 nanoseconds to $0.1 \%$ or 350 microseconds to $0.01 \%$ for a 10 V change. When the input buffer amplifier must also make a 10 V change, as in multiplexer applications, the total acquisition time is 1 microsecond to $0.01 \%$.
The SHM-5 operates in the inverting mode with a gain of -1 and an input impedance of $10^{8}$ ohms. Dynamic characteristics include a 5 MHz small signal bandwidth, and $25 \mathrm{~V} /$ microseconds slew rate in the sampling (tracking) mode. When acquiring a new sample, however, the internal slew rate across the holding capacitor is $200 \mathrm{~V} /$ microseconds. Aperture delay time is 20 nanoseconds and aperture uncertainty time is 250 picoseconds.
This device is packaged in a $2 \times 2 \times 0.357$ inch epoxy encapsulated module. Operating temperature range is $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and power requirement is $\pm 15 \mathrm{~V}$ dc at 75 mA maximum. The SHM-5 is pin compatible with DATEL's model SHM-UH3.


## MECHANICAL DIMENSIONS INCHES (MM)



INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| ---: | :--- |
| 1 | SAMPLE CONTROL |
| 2 | SAMPLE CONTROL GND |
| 15 | ANALOG OUTPUT GND |
| 16 | ANALOG OUTPUT |
| 17 | NO CONNECTION |
| 18 | OFFSET ADJ. |
| 19 | $+15 V$ POWER |
| 20 | $-15 V ~ P O W E R ~$ |
| 21 | POWER GND |
| 31 | ANALOG INPUT GND |
| 32 | ANALOG INPUT |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ supply unless otherwise noted.


## ORDERING INFORMATION

SHM-5

## ACCESSORIES

## Part Number

DILS-2
TP20K

## Description

Mating Sockets: (2 per module) Trimming Potentiometer

## TECHNICAL NOTES

1. The SHM-5 initial gain error of $\pm 0.1 \%$ must be adjusted out separately from the sample hold. This is most easily done by using the gain adjust of the A/D converter used with the SHM-5.
2. The maximum sample-to-hold offset error of 5 mV is constant with signal level. This error can be adjusted out in the hold mode by means of the external offset adjustment shown in the diagram. It should be noted that the SHM-5 can be adjusted for zero output offset in either the sample (tracking) mode or the hold mode, but not in both at the same time.
3. The sample control input is compatible with standard TTL levels. It is recommended that this input be driven from its own active pull-up Schottky TTL circuit, such as the 74S132. This will readily supply the +1 mA drive current required by the SHM-5.
4. The analog signal delay from the input of the SHM-5 to the sampling switch is approximately 32 nanoseconds. Aperture delay is 20 nanoseconds.
5. When the SHM-5 is switched into the hold mode, about 50 nanoseconds is required for the switch transient to settle. This time should be allowed for before the first A/D conversion is made.

## CONNECTION TO ADC-EH12B3



## OFFSET ADJUSTMENT


0.02\%, 2.0 Microseconds Microelectronic Sample-Hold

## FEATURES

- 0.02\% Accuracy
- 2.0 Microseconds acquisition time
- 2 Nanoseconds aperture uncertainty
- 5 MHz Bandwidth
- 25 mA Output current
- Gain-programmable from $\pm 1$ to $\pm 10$


## GENERAL DESCRIPTION

The SHM-6 is a high speed, high accuracy sample-hold circuit manufactured with thin film hybrid technology. This design offers the speed and performance of modular sample-holds with the compactness and integrity of advanced hybrid techniques. The unit's excellent high-speed characteristics include a guaranteed acquisition time of 700 nanoseconds to $0.1 \%$ accuracy and 2.0 microseconds to $0.02 \%$ for a 10 volt change.
The SHM-6 is a complete sample-hold containing a precision MOS holding capacitor. The input amplifier is an open loop transductance amplifier which can be externally connected for closed loop gains from $\pm 1$ to $\pm 10$. In addition to its speed, accuracy and selectable gain, the SHM-6 has an output capability of 25 mA . These features allow this unit to offer an unusual degree of adaptability.
The most frequently utilized configuration of the SHM-6 is a unity gain, noninverting sample-hold. In this mode, the device has a $\pm 10 \mathrm{~V}$ input and output range with $10^{8} \Omega$ input resistance. Full power bandwidth is 500 KHz , and small signal tracking capability is 5 MHz . The input offset voltage and sample to hold error can be adjusted to zero with the use of two external trim pots.
The SHM-6 is a key component in fast data acquisition systems. A 100 KHz throughput rate can be accomplished using the SHM-6 in conjunction with DATEL's ADC-HZ 12-bit A/D converter (which offers 8 microseconds maximum conversion time).
The sample-hold is cased in a 32-pin ceramic package. Models are available in two operating temperature ranges: 0 to $+70^{\circ} \mathrm{C}$ and -55 to $+100^{\circ} \mathrm{C}$.


## ABSOLUTE MAXIMUM RATINGS



FUNCTIONAL SPECIFICATIONS
Typical at $25^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ and $+\mathbf{5 V}$ supplies unless otherwise noted.

| INPUT AMPLIFIER SPECIFICATIONS |  |
| :---: | :---: |
| Offset Voltage . . . . . . . . . . . . . . . . . . $\pm 2 \mathrm{mV}$ |  |
| Offset Voltage Tempco ............ $\pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |  |
|  |  |
| Offset Current vs. Temp. . . . . . . . . . . . Doubles every $10^{\circ} \mathrm{C}$ |  |
| Bias Current . . . . . . . . . . . . . . . . . . . 10 nA maximum |  |
|  |  |
| Common Mode Voltage Range . . . . . $\pm 10 \mathrm{~V}$ minimum |  |
|  |  |
|  |  |
| Gain Bandwidth Product ............. 5 MHzPower Supply Rejection Ratio ....... $0.004 \% / \%$ Supply |  |
|  |  |
| DIGITAL INPUT CHARACTERISTICS |  |
| Digital Control Logic . $\qquad$ DTL, TTL <br> Input Logic Level, Sample Mode ...... OV to +0.8 V at -3.2 mA Input Logic Level, Hold Mode $\ldots . . . .+2.0 \mathrm{~V}$ to +5.0 V at $+80 \mu \mathrm{~A}$ |  |
|  |  |
|  |  |
| ANALOG OUTPUT CHARACTERISTICS |  |
|  |  |
|  |  |
|  |  |
| SAMPLE/HOLD CHARACTERISTICS (Noninverting unity gain) |  |
| Acquisition Time, <br> 10 V Step to $0.1 \%$ $\qquad$ 700 nsec. maximum |  |
| Acquisition Time, <br> 10 V Step to 0.02\% $1.5 \mu$ sec. typical |  |
|  |  |
|  |  |
| Aperture Uncertainty Time . . . . . . . . . . 2 nsec. |  |
| Sample to Hold Error . . . . . . . . . . . . . . . . Adjustable to Zero |  |
| Hold Mode Voltage Droop . . . . . . . . $10 . \mu \mathrm{L} / \mu \mathrm{sec}$. maximumHold Mode Feedthrough. . . . . . . $0.02 \%$ maximum |  |
|  |  |
| Offset . . . . . . . . . . . . . . . . . . . . . . . . Adjustable to Zero |  |
| Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 1$ to $\pm 10$ |  |
| Gain Error . . . . . . . . . . . . . . . . . . . . $0.0 .01 \%$ maximum |  |
| Nonlinearity, $\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V} \ldots . . . . . .0 .0 .02 \%$ maximum |  |
| Full Power Bandwidth, |  |
|  |  |
|  |  |
| POWER REQUIREMENTS |  |
| Positive Supply $\ldots \ldots \ldots \ldots \ldots \ldots \ldots+15 \mathrm{~V}$ dc $\pm 0.5 \mathrm{~V}$ at 55 mANegative Supply $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots+15 \mathrm{~V}$ dc $\pm 0.5 \mathrm{~V}$ at 60 mALogic Supply .................... 5 V dc $\pm 0.5 \mathrm{~V}$ at 30 mA |  |
|  |  |
|  |  |
| PHYSICAL/ENVIRONMENTAL |  |
| Operating Temperature RangesSHM-6MC.................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
|  |  |
| SHM-6MM | $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
|  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Package Type . . . . . . . . . . . . . . . . . . . 32 Pin Ceramic |  |
|  |  |
|  |  |

## TECHNICAL NOTES

1. It is essential that the $+15 \mathrm{~V},-15 \mathrm{~V}$ and +5 V supplies, pins 28,31 , and 24 respectively, each be bypassed to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor connected as close to the pins as possible.
2. Digital Common, pin 26, and Analog Common, pin 10, are not connected together internally, therefore they must be connected externally as directly as possible. It is strongly recommended that a ground plane be run underneath the case between the two commons. Analog ground and $\pm 15 \mathrm{~V}$ power ground should be run to pin 10, digital ground and +5 V power ground should be run to pin 26 .
3. An external holding capacitor can be added to decrease hold mode voltage droop but with consequently longer acquisition time. For temperatures up to $+85^{\circ} \mathrm{C}$, polystyrene capacitors are recommended; for higher temperatures, polypropylene or teflon capacitors should be used.
4. In the inverting unity gain operating mode, the feedback and input resistors should be carefully matched or trimmed to yield the desired gain of one. In general, the operating parameters are the same as the noninverting unity gain configuration, except that the sampling bandwidth is reduced by a factor of two. For applications of the SHM-6 with gain greater than one, sampling bandwidth is inversely proportional to gain.
5. Capacitive loads on the output should be limited to 100 pF to maximize acquisition time. The SHM-6 has a $\pm 25 \mathrm{~mA}$ current drive capability.
6. This device dissipates approximately 2 watts of power due to the transconductance amplifier. The case to ambient thermal resistance is approximately $25^{\circ} \mathrm{C}$ per watt. For ambient temperatures above $+50^{\circ} \mathrm{C}$, care should be taken to maintain air circulation in the vicinity of the case.
7. The adjustment procedures for the SHM-6 are as follows. Ground the input pin and connect the output to a D.V.M.; operate the offset adjustment potentiometer to yield an output of zero as read on the D.V.M. The sample-hold step adjustment is performed with the input pin grounded and the output connected to an oscilloscope set to $1 \mathrm{mV} / \mathrm{cm}$ sensitivity. The digital input pin is driven with a compatible square wave at approximately 250 KHz and the sample-hold step adjustment potentiometer is operated to produce a flat-line output on the oscilloscope.

## OPERATING MODES



## NONINVERTING SAMPLE-HOLD

$$
\text { GAIN }=+1
$$

The $2 \mathrm{~K} \Omega$ offset trimming potentiometers should be of the $100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$ cermet type. These are available from DATEL's as model TP2K.


NONINVERTING SAMPLE-HOLD

$$
\text { GAIN }=1+\frac{\mathbf{R}_{2}}{\mathbf{R}_{1}}
$$

Bandwidth decreases proportionately with gain. Resistors $\mathrm{R}_{1}$ and $R_{2}$ should be $100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$ or better, metal film type resistors. The indicated ratio between $R_{1}$ and $R_{2}$ should be matched as closely as possible and trimmed if necessary.


INVERTING SAMPLE-HOLD

$$
\text { GAIN }=-\frac{\mathbf{R}_{\mathbf{2}}}{\mathbf{R}_{1}}
$$

For a gain of - 1 the bandwidth is one half that of the noninverting mode, for higher gains the sampling bandwidth is proportionately reduced. The above-mentioned matching procedures should be followed.

TYPICAL PERFORMANCE
(Noninverting unity gain at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and +5 V supplies unless otherwise noted)


A high speed data acquisition system employing the SHM-6. This system is capable of a 110 kHz throughput rate with 12 bit resolution. In this system the SHM-6 is used with DATEL's ADCHZ12, a high-speed hybrid 12 bit A/D converter, and DATEL's MV-808, a low cost monolithic analog multiplexer. Use of a low on-resistance MUX is recommended, so that the time constant formed by MUX on-resistance and bus capacitance does not limit the acquisition performance of the SHM-6.





## ORDERING INFORMATION

MODEL
SHM-6MC
SHM-6MM
ACCESSORIES
Part Number
DILS-2
TP2K

SEAL
Hermetic
Hermetic

## Description

Mating Socket
(2 required per SHM-6)
Trimming Potentiometers (2 required per Sample-Hold)

For high reliability devices, contact DATEL.

## FEATURES

- 40 Nanoseconds acquisition time
- Dual outputs
- 10 Picoseconds aperture uncertainty
- 40 MHz bandwidth
- 30 mA Output current


## GENERAL DESCRIPTION

DATEL's SHM-7 is an ultra-fast sample and hold designed for high speed analog signal processing applications. The SHM-7 acquires a 2 V dc input change to $0.1 \%$ in only 40 nanoseconds and aperture uncertainty time is less than 10 picoseconds. Sample-mode bandwidth is 40 MHz .
The SHM-7 is a complete Sample-Hold, containing an input buffer amplifier, a precision 53 pF MOS holding capacitor, and two output buffer amplifiers. The sampling switch is controlled by a series 10,000 complementary ECL input. An ECL differential line driver can be conveniently used for the sample control inputs.
Other features of the SHM-7 include a $\pm 5 \mathrm{~V}$ dc input voltage range, a fixed gain of +0.995 , and a maximum gain temperature coefficient of $33 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The device has two outputs, each with a $\pm 5 \mathrm{~V}$ dc output voltage swing at 30 mA and an output impedance of only $13 \Omega$. The outputs may be tied together for decreased output impedance and increased output current. The SHM-7 is functionally laser trimmed at the factory for offset, sample to hold offset, and gain errors, and is designed to be used without external adjustment circuits.
The SHM-7 is an ideal choice for use in ultra-high speed data acquisition systems, and video processing applications, and with its dual outputs, it is especially useful in two stage flash converter systems. Power requirement is $\pm 15 \mathrm{~V}$ dc at 60 mA . The SHM-7 is available for operation over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operating temperature range and is cased in a 24 pin, hermetically sealed, ceramic package.

## ORDERING INFORMATION

operating MODEL NO. TEMP. RANGE
SHM-7MC $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | SAMPLE | 13 | POWER COM. |
| 2 | N.C. | 14 | ANALOG COM. |
| 3 | SAMPLE | 15 | POWER COM. |
| 4 | N.C. | 16 | OUTPUT 2 |
| 5 | N.C. | 17 | ANALOG COM. |
| 6 | N.C. | 18 | OUTPUT 1 |
| 7 | N.C. | 19 | +15 V dc |
| 8 | N.C. | 20 | ANALOG COM. |
| 9 | -15 V dc | 21 | INPUT COM. |
| 10 | N.C. | 22 | ANALOG INPUT |
| 11 | POWER COM. | 23 | N.C. |
| 12 | POWER COM. | 24 | N.C. |

NOTE: PINS HAVE 0.025 INCH STANDOFF FROM CASE, $\pm 0.01^{\prime \prime}$

```
ABSOLUTE MAXIMUM RATINGS
Positive Supply ................... + +18V dc
Negative Supply ..................... - 18V dc
Digital Input Voltage ............... }\pm5\textrm{V}\mathrm{ dc
Analog Input Voltage . . . . . . . . . . . . . }\pm5\textrm{V}\mathrm{ dc
```


## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc Supplies Unless Otherwise Noted.


## PHYSICAL/ENVIRONMENTAL

## Operating Temperature Ranges

SHM-7MC . . . . . . . . . . . . . .
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

Storage Temperature Range......... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Package Type
24 Pin, hermetically sealed,
ceramic.
Pins.
$0.010 \times 0.018$ Inch Kovar

## FOOTNOTES:

1. The SHM-7MC has a maximum input/output voltage range of $\pm 5 \mathrm{~V}$.
2. Should be purely resistive. See technical note 3.
3. Input logic voltage leveis are $\mathrm{V}_{\text {in }}$ " 0 " $=-1.5 \mathrm{~V}$ to -1.4 V , and $\mathrm{V}_{\text {in }}$ " 1 " $=-0.7 \mathrm{~V}$ to -1.05 V .
4. Specified for each output, both outputs may be tied together for decreased output impedance and increased output current
5. For a $\pm 2 \mathrm{~V}$ input.
6. 10 V is a step from -5 V to +5 V dc.

## TECHNICAL NOTES

1. The use of good high frequency circuit board layout techniques is required for rated performance. The power common (Pins 11, 12, 13 and 15), analog common (Pins 14, 17 and 20), and input common (Pin 21) pins are not connected internally and therefore must be connected externally as directly as possible through a low inductance, low resistance path. The extensive use of a ground plane for all common connections is highly recommended.
2. Although they are internally bypassed with $0.033 \mu \mathrm{~F}$ capacitors the supply pins (Pins 19, 9) should be externally bypassed with $0.1 \mu \mathrm{~F}$ ceramic chip capacitors mounted as close to the supply pins as possible.
3. The SHM-7 inputs and outputs are sensitive to unusual loading or long lines. The analog input must be non-reactive so that leads should be short and purely resistive. Also, the complementary ECL driver should be as close as possible to pins 1 and 3 to minimize lead lengths to these pins.
4. The maximum, differential, digital input voltage is $\pm 5 \mathrm{~V}$. For example, if pin 3 is at a potential of -5 V , pin 1 may not exceed $0 V$.

## SAMPLE-HOLD DEFINITIONS

## 1. Acquisition Time

Time required, after receipt of the sample command, for the hold capacitor to charge to a specified voltage change and remain within a specified error band such as $0.1 \%$.
2. Aperture Delay Time (effective)

The time elapsed from the hold command to the opening of the sampling switch minus the delay from the analog input to the sample switch.

## PERFORMANCE AND CONNECTION

3. Aperture Uncertainty Time

Time variation, or jitter, in the opening of the sampling switch.
4. Aperture Uncertainty Error

An amplitude uncertainty in the held value due to the change in the analog input signal during the aperture uncertainty time. This error is the product of the rate of change of the input signal and the aperture uncertainty time.
5. Hold-Mode Settling Time

The time from the hold command transition until the output of the Sample-Hold has settled within the specified error band ( $0.1 \%$ ). It includes aperture delay time.
6. Hold-Mode Droop

The output voltage change per unit of time while in the hold mode.
7. Bandwidth

The frequency at which the gain is down 3 dB from its dc value. It's measured in the sample-mode with a small-signal sine wave.

## TYPICAL CONNECTION



BASIC GROUND PLANE LAYOUT


ACQUISITION TIME VS. INPUT VOLTAGE


NOTE: 10 VOLTS IS A -5 V TO +5 V dc STEP.

## ACQUISITION TIME

VS. TEMPERATURE


NOTE: 10 VOLTS IS $\mathrm{A}-5 \mathrm{~V}$ TO +5 V dc STEP.

TYPICAL APPLICATIONS
TWO STAGE CONVERSION SYSTEM


## HIGH SPEED DATA SYSTEM



A high speed data system using DATEL's SHM-7 and ADC-815, with an output register, to drive a data bus. The Start Command is a 60 nanosecond wide, TTL-compatible, pulse with a maximum frequency of 1.5 MHz . Upon receipt of a start command, the SHM-7 will track the input voltage and the ADC-815 will reset. On the trailing edge of the start command, the SHM-7 will hold the input and the ADC-815 will begin its conversion. On the leading edge of the next start command, the output data will be clocked out of the output three-state register. The ADC-815 is an 8-bit, 700 nanosecond, analog-todigital converter. With this system, a $\pm 2.5 \mathrm{~V}$ input step can be acquired to $0.1 \%$ accuracy in 40 nanoseconds and held to within $80 \mu \mathrm{~V}$ while the $\mathrm{A} / \mathrm{D}$ conversion takes place.

## FEATURES

- Low cost
- 0.01\% Accuracy
- 6 Microseconds acquisition time
- 0.2 Millivolt/millisecond hold-mode droop
- No external adjustments needed


## GENERAL DESCRIPTION

Datel's SHM-9 is a fast, hybrid samplehold amplifier that combines high performance versatility and low cost. Acquisition time, for a 10 V dc change to $0.01 \%$, is only 6 microseconds, and aperture delay time is 200 nanoseconds. The small signal bandwidth is 4 MHz .
The SHM-9 is a complete self-contained unit, including a bipolar input amplifier, a low-leakage electronic switch, a FET output amplifier, a precision 1000 pF hold capacitor and logic control circuitry. The control circuitry allows the SHM-9 to be interfaced with virtually any A/D converter using the converter's start/convert and EOC signals. This allows the user to put the SHM-9 into the hold mode using the start/convert pulse; thus when the A/D's EOC signal goes high and conversion begins, the SHM-9 will already be providing a stable analog input signal. When the EOC goes low, signaling the end of conversion the SHM-9 is switched into the sample mode. If this is not practical, the SHM-9 can also be used with a single control signal. An external hold capacitor may be added if necessary.
Other important features include $10^{10} \Omega$ input impedance, a hold-mode feedthrough of $0.01 \%$, and a hold-mode droop of only 0.2 millivolts/milliseconds maximum input/output voltage range is $\pm 11.5 \mathrm{~V}$ dc, input bias current is 50 nA maximum, and the input offset voltage drift is $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. The SHM-9 is functionally laser trimmed to eliminate offset, and sample to hold offset errors, and is designed to be used without external adjustment circuits.
Its low cost, high performance and input control flexibility make the SHM-9 a good choice for unnumerable applications including sampling for A/D conversion, analog demultiplexing circuits and simultaneous sampling circuits. The small size of the SHM-9 allows it to be easily used with automatic insertion equipment.
The SHM-9 is available in two models for operation over the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature ranges. Power requirement is $\pm 15 \mathrm{~V}$ dc and $\pm 5 \mathrm{~V}$ dc. All models are packaged in a 16-pin, hermetically sealed, ceramic DIP.


## ABSOLUTE MAXIMUM RATINGS

| Positive Supply, Pin $15 \ldots \ldots \ldots \ldots$ | +18 V |
| :--- | :--- |
| Negative Supply, Pin $3 \ldots \ldots \ldots$ | -18 V |
| Logic Supply, Pin $10 \ldots \ldots \ldots \ldots$ | 5.5 V |
| Analog Input Voltage $\ldots \ldots \ldots \ldots$ | $\pm \mathrm{V}_{\mathrm{S}}$ |

FUNCTIONAL SPECIFICATIONS
Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc and +5 V dc supplies, unless otherwise noted.


## TECHNICAL NOTES

1. An external hold capacitor may be added from Pin 5 (EXT. CAP. HIGH) to Pin 14 (EXT. CAP. LOW). For best results, this should be a good quality capacitor with very high insulation resistance and low dielectric absorption; such as MOS, polystyrene or polypropylene type capacitors. Hold mode droop and sample to hold offset will decrease proportionately with the size of this capacitor, and acquisition time will increase proportionately. For lowest hold mode droop, a guard ring connected to the output should be put around EXT. CAP. HIGH Pin (Pin 5), as shown in the circuit board layout.
2. Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this, the circuit board layout should keep logic lines as far as possible from the analog input. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source.

## PERFORMANCE CURVES

ACQUISITION TIME


EXTERNAL HOLD CAPACITOR ( $\mu \mathrm{F}$ )

## APERTURE TIME



## PERFORMANCE CURVES

"HOLD" SETTLING TIME


JUNCTION TEMPERATURE ( ${ }^{\circ} \mathrm{C}$ )

PHASE AND GAIN
(INPUT TO OUTPUT, SMALL SIGNAL)



INPUT VOLTAGE (V)

CAPACITOR HYSTERESIS


OUTPUT DROOP RATE


EXTERNAL HOLD CAPACITOR

FEEDTHROUGH REJECTION RATIO (HOLD MODE)


FREQUENCY $(\mathrm{Hz})$

DYNAMIC SAMPLING ERROR


HOLD STEP


EXTERNAL HOLD CAPACITOR

GAIN ERROR


INPUT VOLTAGE (V)

## PERFORMANCE CURVES

## INPUT BIAS CURRENT



JUNCTION TEMPERATURE ( ${ }^{\circ} \mathrm{C}$ )

POWER SUPPLY REJECTION


FREQUENCY ( Hz )

*ADDITIONAL EXTERNAL CAP, IF USED

## OUTPUT SHORT CIRCUIT CURRENT



## OUTPUT NOISE



## CONNECTIONS

SINGLE LINE CONTROL


The SHM-9 sample/hold switch can be controlled with one hold command input. The above diagrams give the circuit connection for either a Sample/Hold or a Sample/Hold control input. When using the SHM-9 with an A/D converter, the converters' E.O.C. (STATUS) output can be used to control the SHM-9.

## APPLICATION <br> AID INTERFACE



The SHM-9 is easily interfaced with most A/D converters. The diagram shows a typical connection in which the SHM-9 is controlled by the Start/Convert and EOC (Status) signals of the A/D converter. The Start/Convert signal puts the SHM-9 into the hold mode. The internal inverter allows the designer to use either a positive or negative Start/Convert signal. When the E.O.C. signal goes high and the A/D begins its conversion cycle, the SHM-9 is already providing a stable analog input to the A/D's comparator. When the E.O.C. goes low, signaling the end of conversion, the SHM-9 is switched back to the sample mode.

## ORDERING INFORMATION

|  | OPERATING |
| :--- | :---: |
| MODEL NO. | TEMP. RANGE |
| SHM-9MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SHM-9MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

For high reliability devices, contact DATEL.

## FEATURES

- Contains two precision sample/hold amplifiers
- Designed for use with 12- or 14-bit A/D converters
- Fast acquisition time ( $2 \mu \mathrm{Sec}$. to $\pm 0.002 \%$ )
- No external components required
- Wide temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125{ }^{\circ} \mathrm{C}$ available)
- 24-pin dual in-line package
- Multiplexed inputs and outputs for application versatility


## GENERAL DESCRIPTION

DATEL's SHM-91 is a high performance/ high resolution dual sample/hold amplifier. This hybrid device is designed for multichannel analog signal processing applications with 12- to 14-bit accuracy requirements. Typical applications for this device would demand high speed and high resolution. The SHM- 91 offers both of these features at a low cost.

The SHM-91 consists of two separate sample/hold amplifiers, each independently controlled to allow flexibility when implementing a system design. Each half consists of a two-channel input multiplexer and a sample/hold amplifier. The output of each sample/hold is available directly or through a multiplexed output.

Other features of the SHM-91 include a $\pm 10 \mathrm{~V}$ dc input range, a fixed gain of 1 , and a maximum gain temperature coefficient of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The SHM-91 is actively laser trimmed at the factory for low initial offset and sample-to-hold offset. By design, the SHM-91 operates without external adjustment circuits.

The SHM-91 also features a maximum acquisition time of 2 microseconds for a 10 V dc input step to $0.002 \%$. Aperature uncertainty is typically 300 picoseconds and pedestal error will not exceed $\pm 1 \mathrm{mV}$.

Power requirements is $\pm 15 \mathrm{~V}$ dc with a maximum power consumption of 900 mW . The SHM-91 is available in two models for operation over the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature ranges. All models are cased in a 24 -pin, hermetically-sealed ceramic package.


Figure 1. SHM-91 Simplified Block Diagram


## ABSOLUTE MAXIMUM RATINGS

| Positive Supply (Pins 5, 17) | -0.5 V dc to +18 V dc |
| :---: | :---: |
| Negative Supply (Pins 6, 18) | +0.5 V dc to -18 V dc |
| Digital Input Voltages |  |
| Address, Sample (Pins 8, 9, |  |
| 20, 21) | -0.5 V dc to +7 V dc |
| Mux. Enable (Pins 7, 19) | -18 V dc to +18 V dc |
| Analog Input Voltage | $\pm 15 \mathrm{~V}$ dc |

## FUNCTIONAL SPECIFICATIONS

The following specifications apply over the full operating temperature range and power supply range unless otherwise specified. For test aspects, contact the factory.

| DESCRIPTION | MIN. | TYPICAL | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS |  |  |  |  |
| Input Voltage Range. | $\pm 10$ | - | - | V |
| Input Impedance | 1M | - | - | Ohm |
| Input Capacitance | - | - | 30 | pf |
| Input Bias Current | - | - | 1.5 | $\mu \mathrm{A}$ |
| LOGIC INPUTS (TTL/CMOS) |  |  |  |  |
| Logic 1 voltage | 2.4 | - | - | V |
| Logic 0 voltage | - | - | 0.8 | V |
| Logic 1 current | - | - | 1 | $\mu \mathrm{A}$ |
| Logic 0 current | - | - | 1 | $\mu \mathrm{A}$ |
| ANALOG OUTPUTS |  |  |  |  |
| Direct Output (pins 1, 13) |  |  |  |  |
| Output Voltage Range | $\pm 10$ | - | - | V |
| Output Current | 10 | - | - | mA |
| Output Impedance | - | 1 | 2 | Ohm |
| Mux. Output (pins 11, 23) |  |  |  |  |
| Output Voltage Range . | $\pm 10$ | - | - | V |
| Output Current | 10 | - | - | mA |
| Output Impedance | - | 50 | 150 | Ohms |
| OFF Output Leakage | - | - | 1 | $\mu \mathrm{A}$ |
| OFF Output Capacitance . | - | - | 20 | pf |
| Output Switch Delay. | - | - | 500 | nS |
| PERFORMANCE |  |  |  |  |
| Gain (1) | - | +1 | - | - |
| Gain Error (1) | - | - | $\pm 0.02$ | \% |
| Gain Tempco | - | 1 | 10 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Linearity Error (1) | - | - | 0.003 | \% FSR |
| Linearity Tempco. | - | - | $\pm 1$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| Initial Offset Voltage (2) | - | - | $\pm 1$ | mV |
| Offset Tempco., Hold Mode | - | 20 | 50 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Crosstalk, channel-tochannel | -90 | - | - | $\mathrm{dB}$ |
| Offset Tempco. Tracking (A vs. B) | - | $\pm 10$ | $\pm 20$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Gain Tracking (A vs. B) | - | - | $\pm 50$ | ppm |
| Gain Tracking Tempca. | - | - | $\pm 0.5$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| TRACK MODE DYNAMICS |  |  |  |  |
| Frequency Response |  |  |  |  |
| Small Signal (-3dB) | - | - | 1 | Mhz |
| Slew Rate | - | 45 | - | $\mathrm{V} / \mu \mathrm{S}$ |

## FUNCTIONAL SPECIFICATIONS (continued)

| DESCRIPTION | MIN. | TYPICAL | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| TRACK-TO-HOLD SWITCHING |  |  |  |  |
| Aperture Delay Time | - | 15 | - | nS |
| Aperture Uncertainty (Jitter) | - | 300 | 1,000 | pS |
| Offset Step (2) . | - | - | $\pm 1$ | mV |
| Settling Time to $\pm 2 \mathrm{mV}$ | - | - | 600 | nS |
| HOLD MODE DYNAMICS |  |  |  |  |
| Droop Rate |  |  |  |  |
| At $+25^{\circ} \mathrm{C}$ | - | - | 5 | $\mu \mathrm{V} / \mu \mathrm{S}$ |
| At $+85^{\circ} \mathrm{C}$ | - | - | 20 | ${ }_{\mu} \mathrm{V} / \mu \mathrm{S}$ |
| At $+125^{\circ} \mathrm{C}$ | - | - | 100 | $\mu \mathrm{V} / \mu \mathrm{S}$ |
| Feedthrough Rejection | -90 | - | - | dB |
| HOLD-TO-TRACK DYNAMICS |  |  |  |  |
| Acquistion Time |  |  |  |  |
| 10 Volt Step to $\pm 0.2 \mathrm{mV}$ | - | - | 2 | $\mu \mathrm{S}$ |
| 10 Volt Step to $\pm 1 \mathrm{mV}$ | - | - | 1.5 | $\mu \mathrm{S}$ |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| Supply Voltage Range $\pm \mathrm{V}$ | $\pm 14.5$ | $\pm 15$ | $\pm 15.5$ | Vdc |
| Power Supply Rej. Ratio | -60 | - | - | dB |
| Current Drains |  |  |  |  |
| +15 V dc | - | - | 30 | mA |
| -15V dc | - | - | 30 | mA |
| Power Dissipation | - | 700 | 900 | mW |
| PHYSICAL/ENVIRONMENTAL |  |  |  |  |
| Thermal Resistance |  |  |  |  |
| Junction-to-Case | - | 0.015 | - | ${ }^{\circ} \mathrm{C} / \mathrm{mW}$ |
| Case-to-Ambient | - | 0.035 | - | ${ }^{\circ} \mathrm{C} / \mathrm{mW}$ |
| Operating Temperature Range (3) |  |  |  |  |
| SHM-91MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (ambient) <br> $-55^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$ (ambient) |  |  |  |
| SHM-91MM |  |  |  |  |
| Storage Temp. Range | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+110^{\circ} \mathrm{C} \text { (ambient) } \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |
| Package Type | 24 -pin, hermetically sealed |  |  |  |
| Package Dimensions | Refer to the Mechanical |  |  |  |
|  | Dimensions |  |  |  |
| FOOTNOTES: <br> 1- Specified at $+25^{\circ} \mathrm{C}$. <br> 2- Tested at $+25^{\circ} \mathrm{C}$ with input source impedance of 50 ohms. <br> 3- Free air. |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |

## TECHNICAL NOTES

1. All ground pins $(2,12,14,24)$ should be tied together and connected to system analog ground as close to the package as possible. It is recommended to use a ground plane under the device and solder all four ground pins directly to it. The power supply pins $(5,6,17,18)$ should be bypassed to analog ground with $.01 \mu \mathrm{~F}$ ceramic capacitors located as close to the pins as possible. In certain critical applications, additional bypass precautions using 0.1 or $1.0 \mu \mathrm{~F}$ tantalum capacitors are suggested.
2. A logic " 1 " on the sample pins $(9,21)$ will put this device in the sample mode. In this mode, the device acts as an unity gain amplifier and its output will track its input. A logic " 0 " on the sample pins $(9,21)$ will put the device in the hold mode, and the output will be held constant at the last input level present before the hold command was given.
3. Care should be taken when using the multiplexer output pins $(11,23)$ that the A EN (pin 7) and the B EN (pin 19) are not active (logic 0 ) at the same time. This condition could possibly damage the device.
4. The output of the SHM-91 should drive a high impedance receiver to minimize voltage divider losses. The receiver input impedance should be 100 K ohms or greater when using the direct outputs from the amplifiers (pins 1 and 13). The receiver input impedance should be 2.5 M ohms or greater when using the multiplexer outputs (pins 11 and 23).
5. The SHM-91 should not be left in the hold mode for long periods of time. It should be left in the sample mode when long or indeterminate periods of time are involved. If left in the hold mode for several seconds, the output will continue to "droop" toward the power supply voltage. Eventually the output amplifier will saturate. The unit will require longer than the specified acquistion time to acquire a signal when the output amplifiers are saturated.
6. See charts in Figures 2 b and 3 b for input selection.

## APPLICATIONS

## Single Channel Application

Figure 2a shows how to use one of the SHM-91's sample-andholds with multiplexed inputs. The output reflects the sampled input. The timing diagram, Figure 2 b , shows that with the ADDR line low, the leading edge of the SAMPLE line pulse causes the input on 2A to be passed on to the output. The output reflects any amplitude change on 2 A that occurs during the pulse width of the sample pulse. The falling edge of the sample pulse causes the output to hold the current 2A input level.

When ADDR goes high, it switches the sampled channel to 1A. On the next occurence of a sample pulse, the output will reflect any amplitude change occuring on 1A during the sampling period. The subsequent hold state signal is at whatever level the 1A input was at when the sample pulse ended.


Figure 2a. SHM-91 Single Sample-and-Hold Configuration


Figure 2b. Typical Timing for Single Channel Sampling



Figure 3a. SHM-91 Simultaneous Sample-and-Hold Configuration

## Simultaneous Sample-and-Hold

The SHM-91 is ideally suited for simultaneous sample-andhold applications. Figure 3a represents a typical connection diagram along with a timing diagram (Figure 3b) of the SHM-91's operation. In a simultaneous sample-and-hold application, data must be taken from all analog inputs at precisely the same time.
All SHM-91's in the application are given the hold command at the same time. The internal multiplexer then sequentially switches between sample-and-hold outputs while an A/D converter would digitize the outputs. A high-impedance buffer amplifier would be required between the multiplexer and the AID converter.

## ORDERING INFORMATION <br> MODEL TEMPERATURE RANGE <br> SHM-91-MC <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> For high reliability versions of the SHM-91, contact DATEL.

## FEATURES

- 25 Nanoseconds acquisition time
- 50 MHz bandwidth
- 10 Picoseconds aperture uncertainty
- Up to 8-bit accuracy
- $\pm 2.5 \mathrm{~V}$ Input range


## GENERAL DESCRIPTION

The SHM-HU is an ultra high speed sample-hold capable of video speed signal processing. The SHM-HU acquires a fullscale 5 V input change in just 25 nanoseconds and features a 10 picoseconds aperture uncertainty time. Bandwidth is 50 MHz and the slew rate is 200 $\mathrm{V} /$ microseconds.
Through the use of thin film hybrid construction, this ultra high speed circuit is contained in a miniature 24 -pin ceramic package. A 53 picofarad MOS hold capacitor is incorporated inside the package and provision is made for externally added capacitance when necessary. The sample-hold requires four external resistors and an LH0033 fast buffer amplifier for completion. The circuit is zeroed by adjustment of the LH0033 amplifier.
Other features of this unit include $\mathrm{a} \pm 2.5 \mathrm{~V}$ input/output voltage range and a fixed gain of 0.955 . The sampling switch is controlled by a complementary series 10,000 ECL input. An ECL differential line driver can be conveniently used for the sample control inputs.
Power requirements are $\pm 15 \mathrm{~V}$ dc at 60 mA and $\pm 5 \mathrm{~V}$ dc at 70 mA . There are three basic models covering two operating temperature ranges, 0 to $+70^{\circ} \mathrm{C}$ and -55 to $+100^{\circ} \mathrm{C}$.


## ABSOLUTE MAXIMUM RATINGS

Power Supplies, Pins 9-19 . . . . . . $\pm 6 \mathrm{~V}$
Analog Input Voltage, Pin $22 \ldots . . \pm 5 \mathrm{~V}$
Sample Inputs, Pins 1 \& $3 \ldots \ldots . .$.
Current, Pins 6, 7, 20, 23, . . . . . . . 50 mA

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ supplies with external LH0033
Buffer Amplifier unless otherwise noted.


## TECHNICAL NOTES

1. It is recommended that the $\pm 5 \mathrm{~V}$ supplies of the SHM-HU be bypassed with $0.1 \mu \mathrm{~F}$ ceramic capacitors as close as possible to pins 9 and 19. The $\pm 15 \mathrm{~V}$ supplies to the LH0033 should be bypassed with the same value capacitors.
2. It is essential that the output lead from pin 18 to pin 5 of the LH0033 be kept as short and direct as possible. Also, the complementary ECL driver should be as close as possible to pins 1 and 3 to minimize lead lengths to these pins.
3. With model SHM-HUMC the LHOO33C should be used, and with model SHM-HUMM, model LH0033 should be used.
4. An external hold capacitor may be added from pin 18 to pin 15. This capacitor should be an MOS or polystyrene type. Hold mode Droop and sample-to-hold offset error will decrease proportionately with the size of this capacitor and acquisition time will increase proportionately.

## CONNECTION DIAGRAM



| ORDERING INFORMATION |  |
| :--- | :---: |
| MODEL NO. | OPERATING |
| SHM-HUMC | TEMP. RANGE |
| SHM-HUMM | 0 to $+70^{\circ} \mathrm{C}$ |
| ACCESSORIES | -55 to $+100^{\circ} \mathrm{C}$ |
| Part Number | Description |
| DILS-3 (24-Pin Socket) | Mating Socket |
| TP100 (100 ohms) | Trimming Potentiometer |
|  |  |
| For high reliability devices, contact DATEL. |  |

## Features

- 5 Microseconds acquisition to 0.01\%
- 50 Nanoseconds aperture
- Inverting or noninverting
- 2 MHz Bandwidth
- 0.01\% Feedthrough
- 14-pin DIP package


## GENERAL DESCRIPTION

The SHM-IC-1 is a new monolithic integrated circuit sample and hold with excellent performance features. It is a selfcontained device requiring only an external holding capacitor, the value of which can be chosen by the user to achieve his desired speed and accuracy requirement. The unit consists of a high gain differential input amplifier, a digitally controlled electronic switch, and a high input impedance buffer amplifier. The SHM-IC-1 operates in a closed loop configuration, either inverting or noninverting, with accuracy and speed determined by the input amplifier characteristics and the value of the holding capacitor. The electronic switch is controlled by a DTL/TTL compatible logic input.
The most common configuration for the SHM-IC-1 is a unity gain, noninverting sample and hold. In this configuration the device has a $\pm 10 \mathrm{~V}$ input and output range with 10 ohms input impedance. Specifications are given for this unit with two different values of holding capacitor, 0.001 $\mu \mathrm{F}$ and $0.01 \mu \mathrm{~F}$. The $0.001 \mu \mathrm{~F}$ capacitor gives a 4 microsecond acquisition time to $0.1 \%$ for a 10 V change, a 2 MHz tracking bandwidth and $50 \mathrm{mV} /$ millisecond maximum hold mode droop. The $0.01 \mu \mathrm{~F}$ capacitor gives a 10 microsecond acquisition time, 1 MHz tracking bandwidth, and 5 $\mathrm{mV} /$ millisecond maximum droop. Characteristics for other values of holding capacitor can be determined from graphs which are shown. The SHM-IC-1 can also be configured as either an inverting or noninverting sample and hold with gain by the use of two external resistors.

This device is housed in a 14-pin hermetically sealed dual-in-line package. Operating temperature range is $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the SHM-IC-1 and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the SHM-IC-1M.


INPUT/OUTPUT CONNECTIONS


| PIN | FUNCTION |
| :---: | :--- |
| 1 | - -IN |
| 2 | + IN |
| 3 | OFFSET TRIM |
| 4 | OFFSET TRIM |
| 5 | $-15 V D C$ POWER |
| 6 | NO CONNECTION |
| 7 | OUTPUT |
| 8 | NO CONNECTION |
| 9 | $+15 V D C ~ P O W E R$ |
| 10 | GUARD |
| 11 | HOLD CAPACITOR $\left(C_{H}\right)$ |
| 12 | GUARD |
| 13 | GROUND |
| 14 | DIGITAL CONTROL |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc Supplies, unless otherwise noted.

| INPUT AMPLIFIER SPECIFICATIONS |  |
| :---: | :---: |
| DC Gain, volts/volt ${ }^{\text {. . . . . . . . . . . . . . 50K, }}$, 55 K minimum |  |
| Bias Current . . . . . . . . . . . . . . . . . . . 50 nA, 200 nA maximum |  |
| Offset Current . . . . . . . . . . . . 10 nA, 50 nA maximum |  |
| Offset Voltage (adjustable to zero) . . $3 \mathrm{mV}, 6 \mathrm{mV}$ maximum |  |
| Offset Voltage Drift . . . . . . . . . . . . $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |  |
| Common Mode Voltage Range . . . . . $\pm 10 \mathrm{~V}$ minimum |  |
| Common Mode Rejection Ratio . . . . 74 dB minimum |  |
| Power Supply Rejection . . . . . . . . . $\pm 30 \mu \mathrm{~V} / \%$ maximum |  |
|  |  |
| GENERAL SPECIFICATIONS, SAMPLE \& HOLD, $\mathrm{G}=+1$ |  |
| Input Voltage Range . . . . . . . . . . . . $\pm 10 \mathrm{~V}$ minimum |  |
| Input Impedance . . . . . . . . . . . . . . . . . $10^{6}$ ohms |  |
| Output Voltage Range $\qquad$ $\pm 10 \mathrm{~V}$ minimum |  |
| Output Current, S.C. protected . . . . $\pm 10 \mathrm{~mA}$ minimum |  |
| Output Impedance . . . . . . . . . . . . . . . 0.2 ohm |  |
| Aperture Delay . . . . . . . . . . . . . . . . . 50 nanoseconds |  |
| Aperture Uncertainty . . . . . . . . . . . . . 5 nanoseconds |  |
| Gain Error, sampling mode . . . . . . . . 0.01\% maximum |  |
| Hold Mode Noise . . . . . . . . . . . . . . . 350 汭 RMS |  |
| Digital Input, Sample Mode, <br> DTL/TTL . . . . . . . . . . . . . . . . . . . . . . 0 to +0.8 V at -0.8 |  |
| Hold Mode, DTL/TTL 2 . . . . . . . . . . . +2.0 to +5.5 V at $+20 \mu \mathrm{~A}$ |  |
| SAMPLE \& HOLD, $\mathrm{G}=+1, \mathrm{C}_{\mathrm{H}}=0.001 \mu \mathrm{~F}$ |  |
| Acquisition Time, 10 V to $0.1 \% \ldots . .4$ microseconds Acquisition Time, $\mathbf{1 0 V}$ to $0.01 \%$. . . . . 5 microseconds |  |
|  |  |
| Bandwidth, small signal, sampling . . 2.0 MHz |  |
| Slew Rate . . . . . . . . . . . . . . . . . . . 5 V/microseconds |  |
| Hold Mode Voltage Droop . . . . . . . . . . $50 \mathrm{mV} /$ millisecond maximum Hold Mode Feedthrough . . . . . . . . . . . $0.01 \%$ maximum |  |
|  |  |
| Sample-to-Hold Offset Error, 00 mV maxim |  |
|  |  |
| Sample-to-Hold Gain Error, <br> $V_{\text {IN }}=+10 \mathrm{~V}$............05\% maximum of output |  |
| Sample-to-Hold Nonlinearity Error . . . $0.01 \%$ maximum of output |  |
| SAMPLE \& HOLD, $\mathrm{G}=+\mathbf{1}, \mathrm{C}_{\mathbf{H}}=0.01 \mu \mathrm{~F}$ |  |
| Acquisition Time, 10V to 0.1\% . . . . . 10 microseconds |  |
| Acquisition Time, 10V to 0.01\% . . . . 12 microseconds |  |
| Bandwidth, small signal, sampling . . . 1.0 MHz |  |
| Slew Rate $\square$ $3 \mathrm{~V} /$ microseconds |  |
| Hold Mode Voltage Droop . . . . . . . . . . . $5 \mathrm{mV} /$ millisecond maximum Hold Mode Feedthrough 0.002\% maximum |  |
|  |  |
| Sample-to-Hold Offset Error,$\mathrm{V}_{\text {IN }}=0 \ldots . . . . . . . . . . ~$ |  |
| Sample-to-Hold Gain Error, |  |
|  | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}$. . . . . . . . . . . . . . . . 0.005\% maximum |
| Sample-to-Hold Nonlinearity |  |
| Error . . . . . . . . . . . . . . . . . . . . . . . 0.001\% maximum |  |
| POWER REQUIREMENTS |  |
| Power Supply Voltage . . . . . . . . . . . $\pm 15 \mathrm{~V}$ dc at 5.5 mA maximum |  |
| PHYSICAL/ENVIRONMENTAL |  |
| Operating Temperature <br> Range, SHM-IC-1 . . . . . . . . . . . . . . . $\quad 0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ <br> Operating Temperature <br> Range, SHM-IC-1M. . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Storage Temperature Range . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ <br> Package, hermetically sealed <br> ceramic DIP . . . . . . . . . . . . . . . . . . . TO-116 |  |
|  |  |
|  |  |
|  |  |
|  |  |
| FOOTNOTES: |  |
| 1. 40 K and 20 K respectively at $+125^{\circ} \mathrm{C}$ for SHM-IC-1M. <br> 2. +3.0 to +5.5 V at $-55^{\circ} \mathrm{C}$ for SHM-IC-1M. |  |

## TECHNICAL NOTES

The most commonly used sample and hold configuration for the SHM-IC-1 is the noninverting unity gain circuit. This gives a high input impedance of $10^{8}$ ohms, and the output voltage in the sample module follows the input. Specifications are given for this configuration for two values of $\mathrm{C}_{\mathrm{H}}, 0.001 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$. The $0.001 \mu \mathrm{~F}$ capacitor gives excellent speed ( 4 microseconds acquisition) with good hold mode voltage droop (only 50 $\mathrm{mV} /$ millisecond maximum). For even better speed, a 100 pF capacitor may be used to give an acquisition time of only 2 microseconds. The hold mode droop, however, increases by an order of magnitude to $500 \mathrm{mV} /$ millisecond, and the sample-tohold errors also increase. For excellent accuracy a $0.01 \mu \mathrm{~F}$ capacitor should be used, giving an acquisition time of 10 microseconds, and a hold mode droop of only $5 \mathrm{mV} /$ millisecond maximum. Even larger values of holding capacitor can be used with proportionate increases in accuracy but slower speed. The application graphs show the results for the different values.
For best results, $\mathrm{C}_{\mathrm{H}}$ should be a good quality capacitor with very high insulation resistance and low dielectric absorption. For temperatures up to $+85^{\circ} \mathrm{C}$ polystyrene type capacitors are recommended. It is also recommended for lowest hold mode droop that a guard ring be used around the $\mathrm{C}_{\mathrm{H}}$ terminal (pin 11) in the circuit board layout as shown on the last page. This is done to prevent leakage to other conductors on the circuit board due to board leakage and contamination. If a large value polystyrene capacitor is used, such as $1 \mu \mathrm{~F}$, hold mode droop as low as $20 \mu \mathrm{~V} /$ seconds (typical) can be achieved with an acquisition time of about 3 milliseconds.
Three error contributions are specified for sample-to-hold errors: offset error, gain error, and nonlinearity error. These sampling errors are caused by a small amount of charge being dumped to or from the holding capacitor by the sampling switch and are reduced by a larger value of $\mathrm{C}_{\mathrm{H}}$. It is possible to compensate for these errors by changing the gain and offset elsewhere in the external circuitry for the noninverting unity gain case. For the inverting case, the gain can be accomplished by adjusting the external resistor values and an offset can be applied to pin 2 of the input amplifier. When this external compensation is used, the output will be in error during sampling, but will be accurate in the hold mode. Only the nonlinearity error will remain of the sample-to-hold errors. The offset adjustment of the input amplifiers should be used only to zero the device in the sample mode.
In the inverting gain of one operating mode, the feedback and input resistors should be carefully matched or trimmed to give the desired gain of one. In general, the operating parameters are the same as in the noninverting unity gain configuration except that the sampling bandwidth is reduced by a factor of two. Likewise, for higher gain configurations the sampling bandwidth is proportionately reduced.


NONINVERTING SAMPLE-HOLD, UNITY GAIN

$$
\text { GAIN }=+1
$$

The 100 K ohm offset trimming potentiometer should be a 100 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ cermet 15 turn type. These are available from DATEL. To zero, ground input (pin 2) and digital control (pin 14) and adjust 100 K offset trim for zero output (pin 7).

## NONINVERTING SAMPLE-HOLD

$$
\text { GAIN }=1+\frac{R_{2}}{R_{1}}
$$

Bandwidth decreases proportionately with gain. $R_{3}$ is equal to the parallel combination of $R_{1}$ and $R_{2}$ and is used to compensate for voltage offset caused by input bias current. $R_{1}$ and $R_{2}$ should be $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ metal film type resistors.


INVERTING SAMPLE-HOLD

$$
\mathrm{GAIN}=-\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}}
$$

For a gain of -1 the bandwidth is one half of that given for the noninverting mode. $R_{3}$ is equal to the parallel combination of $R_{1}$ and $R_{2}$ and is used to compensate for voltage offset caused by input bias current. $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ should be matched $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ metal film type resistors for a gain of -1 . For higher gains the ratio should be matched closely or trimmed with a small value carbon composition type resistor.

OPEN LOOP FREQUENCY RESPONSE Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ Supplies



## RECOMMENDED CIRCUIT BOARD LAYOUT USING GUARD RING

ACCURACY CHARACTERISTICS VS. $\mathbf{C H}$
Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ Supplies


HOLD MODE VOTLAGE DROOP VS. TEMPERATURE Typical $\pm 15 \mathrm{~V}$ Supplies


모으른

## FEATURES

## - 5 Microseconds acquisition time

- 0.01\% Gain accuracy
- TTL/CMOS-compatible
- $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ supplies
- TO-99 package
- Low cost


## GENERAL DESCRIPTION

The SHM-LM-2 is a low cost monolithic sample-hold circuit with excellent performance features. It is self-contained requiring only an external hold capacitor with the value selected by the user for desired speed and accuracy characteristics. Acquisition time is 6 microseconds for a 10 V change to $0.01 \%$ using a 1000 pF capacitor and 25 microseconds using a $0.01 \mu \mathrm{~F}$ capacitor. It is 5 microseconds and 20 microseconds respectively for a 10 V change to $0.1 \%$. This device is internally configured as a unity gain follower with a gain error of less than $0.01 \%$ in the sample mode.
The circuit consists of a bipolar input amplifier, a low leakage electronic switch, and an FET output amplifier. The monolithic fabrication process combines $P$ channel junction FET's with bipolar transistors to achieve a low noise, high input impedance output amplifier. Other important specifications include $10^{10}$ ohms input impedance and 1 MHz bandwidth. Aperture time is less than 100 nanoseconds and hold mode feedthrough is less than $0.005 \%$. Hold mode droop is 200 $\mu \mathrm{V} / \mathrm{msec}$ onds maximum with a 1000 pF hold capacitor and $20 \mu \mathrm{~V} / \mathrm{msec}$ onds maximum with a $0.01 \mu \mathrm{~F}$ capacitor. The SHM-LM-2 can operate over a power supply range of $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$.
Applications include sampling for A/D conversion, deglitching circuits, automatic zeroing circuits, and analog demultiplexing circuits. It is recommended that the holding capacitor $\left(\mathrm{C}_{H}\right)$ be a teflon, polystyrene, or polypropylene type for best results. Operating temperature range is $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for SHM-LM-2 and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for SHM-LM-2M.


MECHANICAL DIMENSIONS INCHES (MM)


INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :--- | :--- |
| 1 | +POWER SUPPLY |
| 2 | OFFSET ADJUST |
| 3 | INPUT |
| 4 | -POWER INPUT |
| 5 | OUTPUT |
| 6 | HOLD CAPACITOR (CH) |
| 7 | SAMPLE CONTROL REF. |
| 8 | SAMPLE CONTROL |

NOTE: ALL LEADS GOLD PLATED KOVAR
ABSOLUTE MAXIMUM RATINGS
Power Supply Voltage,
pins 1 and $4 \ldots . . . . \ldots \ldots \ldots \ldots+18 \mathrm{~V}$
Input Voltage, pin $\ldots \ldots \ldots \pm$ Supply
Sample Control to Sample
Reference, pin 8 to pin $7 \ldots \ldots+7,-30 \mathrm{~V}$
Hold Capacitor Short Circuit $\ldots \ldots 10$ seconds

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ supplies and $\mathrm{C}_{\mathrm{H}}=0.01 \mu \mathrm{~F}$ unless otherwise stated.

|  | NPUTS |
| :---: | :---: |
| Input Voltage Range . . . . . . . . . . $\pm 11.5 \mathrm{~V}$ minimum Input Overvoltage, no <br> damage $\ldots \ldots \ldots$................ $\pm$ Supply <br> Input Impedance . ............... $10^{10}$ ohms <br> Input Bias Current ............... 10 nA typical, 50 nA maximum <br> Sample Control. . . . . . . . . . . . . . . . TTL or CMOS <br> Sample Control Input <br> Current ${ }^{1}$. . . . . . . . . . . . . . . . . . $10 \mu \mathrm{~A}$ maximum |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| OUTPUT |  |
| Output Voltage Range $\ldots \ldots \ldots . . \pm 11.5 \mathrm{~V}$ minimum Output Current, S.C. protected $\pm 5 \mathrm{~mA}$ Output Impedance $\square$ 0.5 ohm |  |
|  |  |
|  |  |
| PERFORMANCE |  |
| Gain. <br> Output Offset Voltage, adj. <br>  <br> Offset Voltage Drift, <br> SHM-LM-2 .................... . . $20 ~ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ <br> Offset Voltage Drift, <br> SHM-LM-2M.................. $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}^{2}$ <br> Sample to Hold Offset ........... 2.5 mV maximum <br> Hold Mode Feedthrough. . . . . . . . $0.01 \%$ maximum <br> Power Supply Rejection <br> Ratio.... .................. 80 dB minimum <br> Output Noise, hold mode <br> ( 10 Hz -100 kHz) ............... $8.5 \mu$ V RMS <br> Hold Mode Droop, <br> $\mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF} \ldots \ldots \ldots \ldots . .200 \mu \mathrm{~V} / \mathrm{msec} \cdot \mathrm{nds}$ maximum <br> $\mathrm{C}_{\mathrm{H}}=0.01 \mu \mathrm{~F} \ldots \ldots \ldots . . . .20 \mu \mathrm{~V} /$ mseconds maximum |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| DYNAMIC RESPONSE |  |
| Acquisition Time <br> 10V Change, $\mathbf{C}_{\mathbf{H}}=\mathbf{1 0 0 0} \mathrm{pF} \ldots 5$ microsecoonds to $0.1 \%$ <br> 10 V Change, $\mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF} \ldots 6$ microseconds to $0.01 \%$ <br> 20 V Change, $\mathrm{C}_{\mathbf{H}}=1000 \mathrm{pF} \ldots 7$ microseconds to $0.1 \%$ <br> 20V Change, $\mathrm{C}_{\mathrm{H}}=\mathbf{1 0 0 0} \mathrm{pF} \ldots 8$ microseconds to $0.01 \%$ <br> 10V Change, $\mathrm{C}_{\mathbf{H}}=\mathbf{0 . 0 1} \mu \mathrm{F} \ldots . .20$ microseconds to $0.1 \%$ <br> 10V Change, $\mathrm{C}_{\mathrm{H}}=0.01 \mu \mathrm{~F}$.... 25 microseconds to $0.01 \%$ <br> Aperture Delay Time ........... 100 nanoseconds <br> Hold Mode Settling Time ${ }^{3}$. . . . . . 800 nanoseconds <br> Bandwidth, Sample Mode, <br>  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| POWER REQUIREMENTS |  |
| Voltage, rated performance . . . . . $\pm 15 \mathrm{~V}$ dc <br> Voltage Range, operating $\ldots \ldots . . \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ dc <br> Quiescent Current . . . . .......... 6 mA |  |
|  |  |
|  |  |
| PHYSICAL/ENVIRONMENTAL |  |
| Operating Temp. Range, <br> SHM-LM-2 $\qquad$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> SHM-LM-2M.................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br>  $\qquad$ |  |
|  |  |
|  |  |
|  |  |
|  |  |
| FOOTNOTES: <br> 1. For either Sample Control or Sample Control Reference inputs <br> 2. $28 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ maximum <br> 3. The time for the output to settle within 1 mV of final value after the logic command to switch into hold mode. |  |
|  |  |
|  |  |
|  |  |

## TECHNICAL NOTES

1. The sample to hold offset can be adversely affected by stray capacitive coupling from input sample control signals to the hold capacitor. It is recommended that a guard ring connected to the output be put around pin 6 in a circuit board layout in order to minimize this effect.
2. For various types of logic inputs, the logic threshold $\left(\mathrm{V}_{\mathrm{T}}\right)$ is set by two biasing resistors as shown in the diagram. Inverted or non-inverted pulses may be used by using either pin 7 or pin 8 as the sample control input.

CONNECTION DIAGRAM


SAMPLE-CONTROL CONNECTIONS


FOR TTL CONNECT PIN 7 TO GROUND


FOR TTL USE VALUES SHOWN AT RIGHT

## ORDERING INFORMATION

MODEL NO.
SHM-LM-2
SHM-LM-2M
ACCESSORIES
Part Number
TP1K

OPERATING TEMP. RANGE
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Description
Trimming Potentiometer

## FEATURES

- 10 MHz sampling rate
- 30 Nanoseconds acquisition time
- 30 Picoseconds aperture uncertainty
- Diode bridge switch
- 45 MHz bandwidth


## GENERAL DESCRIPTION

The SHM-UH series is comprised of two ultra-fast sample-holds specifically designed for use with ultra-fast 6 -, 8- and 10-bit A/D converters. Both models in this series use an open loop design optimized for ultra-high speed operation. This design consists of an ultra-fast input buffer amplifier, a transformer driven diode bridge switch, and a high impedance output buffer amplifier.
The unique pulse transformer driven diode bridge switch is a key design feature in attaining a 30 nanosecond acquisition time for a 10 V signal change. This switch also holds aperture uncertainty time to less than 30 picoseconds for the SHM-UH3 and less than 200 picoseconds for the SHM-UH.

The SHM-UH3 is the newest member of this series and embodies substantial performance improvements on an already high performance design. This model is recommended for inclusion in new design applications. In addition to a 30 nanosecond acquisition time with only 30 picoseconds of aperture uncertainty, linearity is $0.05 \%$ of full scale and hold-mode feedthrough is -66 dB for inputs from dc to 10 MHz . The SHM-UH3 utilizes all hermetically sealed semiconductors in its design.
The SHM-UH is the lower cost version of the series. An acquisition time of 50 nanoseconds, aperture uncertainty of less than 200 picoseconds, and linearity of $0.25 \%$ make this model well suited to use with ultra-high speed A/D converters with up to 8 bits resolution.
Both models have sample-mode bandwidths of 45 MHz , output slew rates of $500 \mathrm{~V} /$ microseconds and output current drive capabilities of $\pm 30 \mathrm{~mA}$. Each has an output offset adjustment accessible from the side of the module.
These sample-holds are encapsulated in 2 $\times 2 \times 0.375$ inch ( $51 \times 51 \times 5 \mathrm{~mm}$ ) cases with dual-in-line pinning compatibility. Power requirements are $\pm 15 \mathrm{~V}$ dc and +5 V dc. Standard versions operate over a temperature range of 0 to $+70^{\circ} \mathrm{C}$ with extended temperature range versions also available.


| SHM-UH | SHM-UH3 |
| :---: | :---: |
| ABSOLUTE MAXIMUM RATINGS 1 |  |
| Analog Input Voltage . . . . . . . $\pm 15 \mathrm{~V}$ | $\pm 5.5 \mathrm{~V}$ |
| Sample Control Input +5.5 V |  |
| Sample Pulse Width ${ }^{7}$. . . . . . . . . . 70 nsec. | $\stackrel{+}{+5.5 \mathrm{~V}}$. |
| Analog Supply Voltage . . . . . . $\pm 18 \mathrm{~V}$ | $\pm 18 \mathrm{~V}$ |
| Digital Supply Voltage . . . . . +5.5 V | $+5.5 \mathrm{~V}$ |

FUNCTIONAL SPECIFICATIONS,
Typical at $25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ dc and +5 V dc Supplies, unless otherwise noted.

| INPUTS |  |
| :---: | :---: |
| Input Voltage Range . . . . . . . . $\pm 5 \mathrm{~V}$ <br> Input Impedance . . . . . . . . . . . . 100 Meg <br> Input Bias Current . . . . . . . . . . . $50 \mathrm{pA}^{2}$ <br> Sample Control Pulse . . . . . . . +5 V at 130 mA <br> Sample Control Pulse Width. . $40 \pm 10 \mathrm{nsec}$. <br> Sample Control Input <br> Impedance . . . . . . . . . . . . . . $50 \Omega$ <br> Sample Pulse Rise or <br> Fall Time . . . . . . . . . . . . . . 3 nsec., max. | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & 100 \mathrm{k} \\ & \pm 20 \mu \mathrm{~A} \\ & +3.5 \mathrm{at} 60 \mathrm{~mA} \\ & 35 \pm 10 \mathrm{nsec} . \\ & 50 \Omega \\ & 3 \mathrm{nsec} ., \text { max. } \end{aligned}$ |
| OUTPUTS |  |
| Output Voltage Range, min. . . $\pm 5 \mathrm{~V}$ <br> Output Current, max. . . . . . . . $\pm 30 \mathrm{~mA}$ <br> Output Impedance, dc . . . . . . $3 \Omega$ <br> Output Load ${ }^{3}$. . . . . . . . . . . . . . $500 \Omega$ <br> Maximum Capacitive Load . . . 100 pF | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 30 \mathrm{~mA} \\ & 3 \Omega \\ & 500 \Omega \\ & 100 \mathrm{pF} \end{aligned}$ |
| PERFORMANCE |  |
|  | $\begin{aligned} & +0.95 \text { to }+0.98 \\ & \pm 0.05 \%, \max . \end{aligned}$ <br> Adj. to Zero $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ $50 \mu \mathrm{~V} / \mu \mathrm{sec}$. -66 dB , dc to 10 MHz $25 \mathrm{mV} / \mathrm{V}$ |
| DYNAMIC RESPONSE |  |
| Acquisition Time . . . . . . . . . . 50 nsec. ${ }^{5}$ Acquisition to Output <br> Time ${ }^{11}$. . . . . . . . . . . . . . . . 70 nsec. <br> Hold Mode Settling Time . . . . . 20 nsec. <br> Bandwidth, Sample Mode . . . . 45 MHz <br> Output Slew Rate . . . . . . . . . . $500 \mathrm{~V} / \mu \mathrm{sec}$. <br> Aperture Delay Time . . . . . . . . 12 nsec. ${ }^{6}$ <br> Aperture Uncertainty Time . . . 200 psec . <br> Sampling Rate, max. . . . . . . . $10 \mathrm{MHz}^{10}$ | 30 nsec. <br> 50 nsec. <br> 20 nsec. <br> 45 MHz <br> $500 \mathrm{~V} / \mu \mathrm{sec}$. <br> 12 nsec. ${ }^{8}$ <br> 30 psec. <br> $10 \mathrm{MHz}^{10}$ |
| POWER REQUIREMENTS |  |
| Analog Power Supply . . . . . . $\pm 15 \mathrm{~V}$ dc $\pm 0.2 \mathrm{~V}$ dc at 100 mA Digital Power Supply. . . . . . . . +5 V dc $\pm 0.25 \mathrm{~V}$ dc at 100 mA |  |

## PHYSICAL/ENVIRONMENTAL

| Operating Temp. Range . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Storage Temp. Range . . | $-55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ |
| Relative Humidity . . . . . . . . . Up to 100\% Non-condensing |  |
| Case Size | $2 \times 2 \times 0.375$ inches $(50,8 \times 50,8 \times 9,5 \mathrm{~mm})$ |
| Case Material | Black Diallyl Phthalate, per |
|  | MIL-M-14 |
| Pins | 0.020" Dia, Gold Plated |
|  | $0.25{ }^{\prime \prime}$ Long, min. |
|  | 3 ounces (85 grams) |

## FOOTNOTES:

1. Maximum ratings represent the limits of device operation without damage. The devices should not be operated at these limits.
2. 150 pA maximum at $25^{\circ} \mathrm{C}$. Doubles every $10^{\circ} \mathrm{C}$ (SHM-UH Only).
3. For full scale signal outputs. For small signal outputs ( $\pm 1 \mathrm{~V}$ ), output load resistance may be decreased to $100 \Omega$.
4. See Feedthrough Attenuation Graph.
5. Model SHM-UH requires three sampling pulses to acquire a full scale signal change.
6. For the SHM-UH this will vary by $\pm 2$ nanoseconds maximum with temperature.
7. See Technical Note 10.
8. This may vary between units by 3 nanoseconds.

9 . For input signal changes of $\pm 1.25 \mathrm{~V}$ maximum, larger input signal changes require additional sample pulses and settling time. See Technical Note 9.
10. 30 nanoseconds sampling pulses with 70 nanoseconds between pulses.
11. See Technical Note 4.

## TECHNICAL NOTES

1. These devices are true sample-holds, rather than track and holds, in that they take an "instantaneous" sample of the input signal rather than continuously track it and hold on command. The extremely high speed available with this series allows a close approximation to sampling period of the ideal zero-order hold. Design considerations necessary to attain this level of performance place a limit on long-term holding ability. A/D converters used with these sampleholds should be selected for compatible speed and accuracy.
2. Aperture uncertainty time is a measurement of the time uncertainty or jitter of the actual point in time of the switch change to the off state. It is an indication of the repeatability of the switch characteristics. This time should not be confused with the aperture delay time which is a fixed delay and can be compensated for.
3. Acquisition time is the time required, after the sampling switch is closed, for the hold capacitor to charge to a fullscale voltage change and remain within a specified error band around the final value.
4. Acquisition to output time is defined as the period from the receipt of the sample command until the output of the sample-hold has settled to within a specified error band of its final value. This is the operating period of the samplehold, including all internal delays and settling time, and consequently defines the total time required for a single sample-hold operation.
5. Digital and analog grounds are not connected internally. When using these sample-holds with A/D converters, good design practice dictates the connection of analog and digital grounds from both devices at one point, preferably at the $A / D$ converter to avoid ground loops. Use of a ground plane is recommended for best performance.
6. For Model SHM-UH only, hold mode droop is from the held value of the analog input signal toward the signal level at the input. The droop experienced is also dependent on input signal characteristics and is related to the feedthrough attenuation characteristics. The combination of these factors may cause the observed hold mode voltage droop to be significantly less than $50 \mu \mathrm{~V} /$ microseconds for some applications, e.g., droop is zero for a constant input signal. In the case of Model SHM-UH3, droop is independent of feedthrough.
7. For both the SHM-UH and the SHM-UH3 input sources should be purely resistive.
8. Input overvoltage protection may be added to the SHM-

UH3 by connecting diodes from the analog input and the analog input ground to the +5 V and -5 V supplies.
9. To acquire full-scale input signal changes, the SHM-UH requires three sampling pulses with a 100 nanoseconds settling time allowed between each to acquire full-scale input changes to rated linearity.
10. Sample pulse widths greater than those specified under MAXIMUM RATINGS will give unsatisfactory performance due to drive transformer saturation. For Model SHM-UH3, excessive pulse widths will result in the sample-hold returning to the hold mode before the sample control input is taken low. Model SHM-UH may be damaged by exceeding sample pulse width limits.

## APPLICATION

## SAMPLE CONTROL INTERFACE SHM-UH



SAMPLE CONTROL INTERFACE SHM-UH3


HOLD MODE FEEDTHROUGH ATTENUATION


HOLD-MODE FEEDTHROUGH IS A PHENOMENA THAT OCCURS AFTER THE SWITCH HAS BEEN OPENED AND THE SIGNAL IS BEING HELD. A SMALL PART OF THE SIGNAL ON THE INPUT WILL BE COUPLED TO THE OUTPUT.

## ADJUSTMENT PROCEDURE

1. Connect the Analog Input (pin 32) to the Analog Input Ground (pin 31).
2. Connect a precision pulse generator with negative going output pulses via a terminated coaxial cable to the Sample Control Input (pin 1) and the Sample Control Ground (pin 2). Use the sample control interface shown in the applicable diagram.
$\begin{array}{lc}\text { 3. Pulse Repetition Rate } & 50 \mathrm{kHz} \\ \text { Pulse Width } & 40 \mathrm{nsec} \\ \text { Pulse Amplitude } & +5 \mathrm{~V}\end{array}$
Note: Sample Control Input Impedance is 50 Ohms.
3. Connect a precision digital voltmeter to the Analog Output (pin 16) and the Analog Output Ground (pin 15).
4. Adjust the Offset Adjust Potentiometer (accessible through side of case) until the digital voltmeter reads 0.0000 V .

## APPLICATION

SAMPLE-HOLD DEFINITIONS


APERTURE DELAY TIME, $T_{1}$
The period between the receipt of the hold command and opening of the sampling switch. Due to sampling switch characteristics, the measurement of this period contains a small amount of uncertainty, i.e., the actual point in time of the opening of the sampling switch will vary by a small amount with each operation. This variance falls within a narrow time range which is specified as the aperture uncertainty time (see definition below).

## ACQUISITION TIME, T $_{2}$

The time required, after the closing of the sampling switch, for the hold capacitor to charge to a full scale voltage change and then remain within a specified error band around the final value.
APERTURE UNCERTAINTY TIME, $T_{3}$
The time variation, or jitter, in the opening of the sample switch.

HOLD MODE SETTLING TIME, $T_{4}$
The time from the hold command transition until the output has settled within a specified error band around the final value.

## ACQUISITION TO OUTPUT TIME, $\mathrm{T}_{5}$

The time from the receipt of the sample command until the output of the samplehold has settled within a specified error band around the final value.

## APERTURE UNCERTAINTY ERROR

An amplitude uncertainty in the held value due to the change in the analog input signal during the aperture uncertainty time. This error is the product of the rate of change of the input signal and the aperture uncertainty time. Therefore, small values of aperture uncertainty time yield small values of aperture uncertainty error.


## ORDERING INFORMATION

MODEL NO.
SHM-UH
SHM-UH3

## ACCESSORIES

Part Number
DILS-2

## Description

Mating Socket, 2 required/Module

## AMPLIFIERS



OPERATIONAL AMPLIFIERS

| MODEL | $\begin{aligned} & \text { DC OPEN } \\ & \text { LOOP GAIN } \\ & (\mathrm{V} / \mathrm{V}) \\ & \hline \end{aligned}$ | SETTLING TIME 10V to 0.1\% | $\begin{gathered} \text { SLEW } \\ \text { RATE } \\ (\mathrm{V} / \mu \mathrm{Sec}) \\ \hline \end{gathered}$ | GAIN BANDWIDTH | $\begin{gathered} \hline \text { OFFSET } \\ \text { DRIFT } \\ \left(\mu \mathrm{V} /{ }^{\circ} \mathbf{C}\right) \\ \hline \end{gathered}$ | OUTPUT | PACKAGE | TEMPERATURE RANGE <br> ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AM-427-1A | $6.3 \times 10^{5}$ | - | 1.7 | 5 MHz | 1.8 | $\pm 11 \mathrm{~V} / \pm 18 \mathrm{~mA}$ | 8-pin DIP Monolithic | 0 to +70 | 4-11 |
| AM-427-1B | $10^{6}$ |  |  |  | 0.6 |  |  |  |  |
| AM-427-2A | $6.3 \times 10^{5}$ | - | 1.7 | 5 MHz | 1.8 | $\pm 11 \mathrm{~V} / \pm 18 \mathrm{~mA}$ | 8-pin TO-99 Monolithic | 0 to +70 | 4-11 |
| AM-427-2B | $10^{6}$ |  |  |  | 0.6 |  |  |  |  |
| AM-430A | 100K | $11 \mu \mathrm{~s}$ | 0.5 | 2.5 MHz | 1.3 | $\pm 10 \mathrm{~V} / \pm 25 \mathrm{~mA}$ | 8-pin TO-99 Monolithic | 0 to +70 | 4-15 |
| AM-430B |  |  |  |  | 0.6 |  |  |  |  |
| AM-450-2 | 25K | 330 ns | 30 | 12 MHz | 20 | $\pm 10 \mathrm{~V} / \pm 10 \mathrm{~mA}$ | 8-pin TO-99 Monolithic | 0 to +70 | 4-19 |
| AM-450-2M |  |  |  |  |  |  |  | -55 to +125 |  |
| AM-452-2 | 15K | 200 ns | 120 | 20 MHz | 30 | $\pm 10 \mathrm{~V} / \pm 10 \mathrm{~mA}$ | 8-pin TO-99 Monolithic | 0 to +70 | 4-17 |
| AM-452-2M |  |  |  |  |  |  |  | -55 to +125 |  |
| AM-453-2C | 100K | - | 13 | 10 MHz | 30 | $\pm 12 \mathrm{~V} / \pm 20 \mathrm{~mA}$ | 8-pin TO-99 Monolithic | 0 to +70 | 4-17 |
| AM-453-2M |  |  |  |  |  |  |  | -55 to +125 |  |
| AM-460-2C | 150K | $1.5 \mu \mathrm{~s}$ | 7 | 12 MHz | 10 | $\pm 10 \mathrm{~V} / \pm 10 \mathrm{~mA}$ | 8-pin TO-99 Monolithic | 0 to +70 | 4-19 |
| AM-462-2 | 150K | $1.0 \mu \mathrm{~s}$ | 35 | 100 MHz | 15 | $\pm 10 \mathrm{v} / \pm 10 \mathrm{~mA}$ | 8-pin TO-99 Monolithic | 0 to +70 | 4-19 |
| AM-464-2 | 100K | - | 5 | 4 MHz | 15 | $\pm 35 \mathrm{~V} / \pm 10 \mathrm{~mA}$ | 8-pin TO-99 Monolithic | 0 to +70 | 4-23 |
| AM-500GC | $10^{6}$ | $\begin{gathered} 200 \mathrm{~ns} \\ \text { to } 0.01 \% \end{gathered}$ | 1000 | 100 MHz | 5 | $\pm 10 \mathrm{~V} / \pm 50 \mathrm{~mA}$ | 14-pin DIP Hybrid | 0 to +70 | 4-25 |
| AM-500MC |  |  |  |  | 7 |  |  | 0 to +70 |  |
| AM-500MM |  |  |  |  | 10 |  |  | -55 to +125 |  |
| AM-1435MC | $10^{5}$ | $\begin{gathered} 70 \mathrm{~ns} \\ \text { to } 0.01 \% \end{gathered}$ | 300 | 1000 MHz | 5 | $\pm 7 \mathrm{~V} / \pm 14 \mathrm{~mA}$ | 14-pin DIP Hybrid | 0 to +70 | 4-3 |
| AM-1435MM |  |  |  |  |  |  |  | -55 to +125 |  |
| AM-7650-1 | $10^{6}$ | - | 2.5 | 2 MHz | 0.05 | $\pm 4.7 \mathrm{~V}$ | 14-pin DIP 8-pin TO-99 | 0 to +70 | 4-35 |
| AM-7650-2 |  |  |  |  |  |  |  |  |  |

## INSTRUMENTATION AMPLIFIERS

| MODEL | DESCRIPTION | GAIN RANGE | $\begin{aligned} & \text { GAIN } \\ & \text { NON- } \\ & \text { LINEARITY } \end{aligned}$ | SETTLING TIME | INPUT IMPEDANCE | OUTPUT | COMMON MODE REJECTION | PACKAGE | $\square$ | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AM-542MC | High Performance Hybrid Digitally Selectable Gain Ranges | 1 to 1024 | 0.005\% | $150 \mu \mathrm{sec}$. | $10^{9} \Omega$ | $\begin{gathered} \pm 10.5 \mathrm{~V} \text { at } \\ \pm 5 \mathrm{~mA} \end{gathered}$ | 86 dB | 24-pin DIP | 0 to +70 | 4-27 |
| AM-542MM |  |  |  |  |  |  |  |  | -55 to +125 |  |
| AM-543MC |  | 1 to 128 | 0.01\% | $6 \mu \mathrm{sec}$. | $10^{12} \Omega$ | $\begin{gathered} \pm 11 \mathrm{~V} \text { at } \\ \pm 1 \mathrm{~mA} \end{gathered}$ | 86 dB | 24-pin DIP | 0 to +70 | 4-27 |
| AM-551MC | Low Cost, High Performance Hybrid | 1 to 1000 | 0.01\% | $2 \mu \mathrm{sec}$. | $10^{\prime 2} \Omega$ | $\begin{aligned} & \pm 11 \mathrm{~V} \text { at } \\ & \pm 5 \mathrm{~mA} \end{aligned}$ | 100 dB | 16-pin DIP | 0 to +70 | 4-31 |
| AM-551MM |  |  |  |  |  |  |  |  | -55 to +125 |  |

## SIGNAL CONDITIONING AND ISOLATION AMPLIFIERS

| MODEL | DESCRIPTION | ISOLATION VOLTAGE | $\begin{aligned} & \text { GAIN } \\ & \text { RANGE } \end{aligned}$ | $\begin{aligned} & \text { GAIN } \\ & \text { NON- } \\ & \text { LINEARITY } \end{aligned}$ | INPUT RESISTANCE | $\begin{aligned} & \text { COMMON } \\ & \text { MODE } \\ & \text { REJECTION } \end{aligned}$ | INPUT OFFSET VOLTAGE | OUTPUT | OPERATING TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AM-227 | Low-cost Precision Isolation Amplifier | $\pm 1000 \mathrm{~V}$ dc | 10 to 1000 | $\pm 0.005 \%$ | $100 \mathrm{M} \Omega$ | 176 dB | $\pm 150 \mu \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ at $\pm 5 \mathrm{~mA}$ | 0 to +70 | 4-7 |
| SCM-100A | Low-Cost, Four Channel Isolation Amplifier | $\pm 1000 \mathrm{~V} \mathrm{dc}$ | 1 to 1000 | $\pm 0.03 \%$ | $100 \mathrm{M} \Omega$ | 156 dB | $\pm 20 \mu \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ at $\pm 5 \mathrm{~mA}$ | 0 to +70 | 4-41 |
| SCM-100B |  |  |  |  |  |  |  |  |  |  |
| SCM-101 |  |  |  | $\pm 0.02 \%$ |  | 145 dB | $\pm 50 \mu \mathrm{~V}$ |  |  |  |
| SCM-103 | 4-chan Strain gage cond. | None | $166.6 \mathrm{~V} / \mathrm{V}$ $\text { or } 50 \mathrm{~V} / \mathrm{V}$ | $\pm 0.01 \%$ | $100 \mathrm{M} \Omega$ | 94 dB | $\pm 150 \mu \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ at $\pm 5 \mathrm{~mA}$ | 0 to +70 | 4-45 | Operational Amplifier

## FEATURES

- 70 Nanoseconds settling to 0.01\%
- 1 GHz Gain bandwidth product
- 100 dB Open loop gain
- $\mathbf{8 0}$ dB Minimum CMRR
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operation


## GENERAL DESCRIPTION

DATEL's AM-1435 is an ultrafast settling, wide-band operational amplifier. Utilizing precision thin-film hybrid construction and differential input operational amplifier design techniques, the AM-1435 achieves a settling time of only 70 nanoseconds for a 10 volt step to $0.01 \%$ accuracy. High speed performance is optimized with high open-loop gain, flat frequency response beyond 10 kHz and a roll-off of $6 \mathrm{~dB} / \mathrm{oc}-$ tave to beyond 100 MHz . Typically, gain bandwidth product is 1 GHz and slew rate is $300 \mathrm{~V} /$ microsecond.

AM-1435 dc characteristics include a dc open loop gain of $100 \mathrm{~dB}, 1 \mathrm{M} \Omega$ input impedance, and an initial input offset voltage of only $\pm 2 \mathrm{mV}$. Input offset voltage drift is typically $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. Also featured is a minimum common mode rejection ratio of 80 dB and full power frequency of 8 MHz .

The AM-1435 is designed specifically for applications requiring high accuracy in the amplification of complex wide-band waveforms. Such applications would include radar and sonar signal processing, video instrumentation and ultra-fast, A/D, D/A converters and sample-hold amplifiers.

Power supply requirement is $\pm 15 \mathrm{~V}$ dc at 30 mA maximum quiescent current. Models are specified for operation over the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature ranges. The device package is a 14 -pin, hermetically sealed, ceramic case.


MECHANICAL DIMENSIONS INCHES (MM)

## INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :---: | :--- |
| 1 | OPTIONAL CAP |
| 2 | OUTPUT |
| 3 | COMPENSATION CAP. |
| 4 | $+15 V$ SUPPLY $\left(+V_{\mathrm{s}}\right)$ |
| 5 | OFFSET ADJUST |
| 6 | OFFSETADJUST |
| 7 | - INPUT |
| 8 | + INPUT |
| 9 | N.C. |
| 10 | N.C. |
| 11 | N.C. |
| 12 | $-15 V$ SUPPLY $\left(-V_{s}\right)$ |
| 13 | OUTPUT CURRENT SOURCE |
| 14 | COMMON |

NOTE: PINS HAVE $0.025 \pm 0.01$ INCH STANDOFF FROM CASE

## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc supplies, unless otherwise noted.

| INPUT CHARACTERISTICS | MINIMUM | TYPICAL | MAXIMUM |
| :---: | :---: | :---: | :---: |
| Differential between inputs. |  |  | $\pm 4 \mathrm{~V}$ |
| Common Mode Voltage Range. . . . . . . . . | $\pm 7 \mathrm{~V}$ | $\pm 8.5 \mathrm{~V}$ |  |
| Common Mode Rejection Ratio; dc | 80 dB | - | - |
| 1 MHz | 70 dB | - | - |
| Input Impedance; |  |  |  |
| common mode <br> differential mode | $\begin{aligned} & 1 \mathrm{M} \Omega \\|_{\\|}^{2 \mathrm{pF}} \\ & 2.5 \mathrm{k} \Omega \end{aligned}$ | 二 | - |
| Input Offset Voltage ${ }^{\text {2 }}$ |  | $\pm 2 \mathrm{mV}$ | $\pm 5 \mathrm{mV}$ |
| Input Bias Current.. | - | $10 \mu \mathrm{~A}$ | $20 \mu \mathrm{~A}$ |
| Input Offset Current | - | $0.3 \mu \mathrm{~A}$ | - |
| OUTPUT CHARACTERISTICS |  |  |  |
| Output Voltage ${ }^{\text {3 }}$. . . . . . . . . . . . . . . . . . . . | $\pm 5 \mathrm{~V}$ | $\pm 7 \mathrm{~V}$ | - |
| Output Current ${ }^{3}$. . . . . . | $\pm 10 \mathrm{~mA}$ | $\pm 14 \mathrm{~mA}$ | - |
| Stable Capacitive Load ${ }^{4}$ | $\pm$ | 1000 pF | - |
| PERFORMANCE |  |  |  |
| dc Open Loop Gain ${ }^{3}$ | 90 dB | 100 dB | ${ }^{-}$ |
| Input Offset Voltage Drift . . . . . . . . . . . . . | - | $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current Drift . | - | $50 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ | $100 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current Drift | - | $2 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ | - |
| Input Voltage Noise, 0.01 Hz to 10 Hz . |  | 15 V P-P |  |
| 100 Hz to 10 kHz | - | $1.6 \mu \mathrm{~V}$ RMS | - |
| 10 Hz to 1 MHz | - | $5.2 \mu \mathrm{~V}$ RMS | - |
| Input Current ${ }^{\text {Noise }}$, |  |  |  |
| 0.01 Hz to 10 Hz . | - | 2.5 nA P-P | - |
| 100 Hz to 10 kHz | - | 2.5 nA RMS | - |
| 10 Hz to 1 MHz |  | 3.5 nA RMS |  |
| Power Supply Rejection Ratio | - | $0.15 \mathrm{mV} / \mathrm{V} \Delta \mathrm{V}_{\text {S }}$ | - |
| DYNAMIC CHARACTERISTICS |  |  |  |
| Gain Bandwidth Product . . . . . . . . . . . . . | 700 MHz | 1000 MHz | - |
| Unity Gain Bandwidth. |  | 150 MHz | - |
| Full Power Frequency ${ }^{6}$ | 8 MHz | 10 MHz |  |
|  | - | 60 nsec . | 75 nsec. |
| 5V to 1.0\%.. | - | 25 nsec. |  |
| 5 V to 0.1\% | - | 40 nsec. | 60 nsec. |
| 1V to 1.0\% | - | 10 nsec . | - |
| Slew Rate 1 V to 0.1\% |  | 20 nsec . | - |
| Propagation Delay |  |  | 1\% |
| Rise Time, 10 V Step | - | 5 nsec. | - |
| Overload Recovery Time | - | 50 nsec. | - |
| POWER REQUIREMENTS |  |  |  |
| Rated Supply Voltage Quiescent Current ${ }^{8}$ | $\pm 12 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | $\begin{gathered} \pm 16 \mathrm{~V} \\ \pm 30 \mathrm{~mA} \end{gathered}$ |



## FOOTNOTES:

1. Specified for dc linear operation. Common mode voltage range prior to fault condition is $\pm 10 \mathrm{~V}$ dc maximum.
2. Adjustable to zero.
3. $R_{L}=500 \Omega$.
4. $C_{1}=3 \mathrm{pF}$.
5. Referred to input.
6. $\mathrm{C}_{1}=0.5 \mathrm{pF}$.
7. $C_{t}=1 \mathrm{pF}$.
8. $\pm V_{S}= \pm 15 \mathrm{~V}$ dc.
9. With $18^{\circ} \mathrm{C} /$ watt heat sink.

## TECHNICAL NOTES

1. The use of good high frequency circuit board layout techniques is required for rated performance. The extensive use of a ground plane for all common connections is recommended. Lead length should be kept to a minimum with point-to-point connections wired directly to the amplifier pins. $1 \mu \mathrm{~F}$ tantalum bypass capacitors sthould be used at the $+\mathrm{V}_{\mathrm{S}}$ and $-V_{S}$ pins.
2. Operation of the AM-1435MM over the $+85^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range requires additional thermal dissipation to achieve rated performance. Use of an $18^{\circ} \mathrm{C} / \mathrm{W}$ heat sink is recommended.
3. No input protection is provided so as to maximize frequency response. As a result, several precautions must be observed: Do not apply positive supply voltage before the negative supply. Do not apply power to either input prior to power-up. If frequency response is not critical, installation of an external input protection circuit is recommended.
4. A $1 \mu \mathrm{~F}$ bypass capacitor connected from Pin 1 to common (Pin 14) may be required to inhibit output oscillation when driving capacitive loads.
5. To ensure stable operation when the noise gain is less than 10, a 2 pF compensation capacitor must be connected between pins 3 and 7 . The value of the compensation capacitor may be application sensitive.
6. The AM-1435 is a prime choice as a current to voltage converter due to its excellent $\mathrm{E}_{\mathrm{OS}}$ and IOS temperature coefficient ratings. Input bias currents are easily compensated by adding a resistor from pin 8 to ground, which is equal to the parallel combination of the feedback resistor and input impedance.

TYPICAL CONNECTION AND PERFORMANCE
TYPICAL CONNECTION DIAGRAM


The typical connection diagram (above) shows the AM-1435 in a unity gain inverting configuration. Operational in any conventional operational-amplifier circuitry, the AM-1435 as a noninverting amplifier requires a noise gain of at least two (NOISE GAIN $\left.=1+R_{4} / R_{1}\right)$.
The 2 pF compensation capacitor at $\mathrm{C}_{1}$ is required for stable operation when the noise gain is less than 10. Compensation for bias current is provided by $R_{2}$ and its value determined by the formula

$$
R_{2}=\frac{\left(R_{1}\right) \times\left(R_{4}\right)}{R_{1}+R_{4}}
$$

GAIN AND PHASE VS. FREQUENCY (UNCOMPENSATED)


The offset adjust potentiometer at $R_{3}$ and the compensation capacitor at $\mathrm{C}_{4}$ are optional. Note however, $\mathrm{C}_{4}$ should be implemented when driving capacitive loads to prevent oscillation of the output stage.
Operation of the AM-1435 at low impedances requires careful attention to include the feedback resistor as a part of the total output load.
The use of good, high frequency circuit board layout techniques is required for rated performance. The amplifier should be mounted on a ground plane using minimum lead length and point to point wiring directly to the amplifier pins.

GAIN AND PHASE VS. FREQUENCY (COMPENSATED 2 pF)


## PERFORMANCE AND APPLICATION



The AM-1435, an ultra high speed, wideband operational amplifier is shown here with DATEL's SHM-4860, an ultra fast $0.01 \%$ sample-hold amplifier and ADC-868, a 500 nsec. 12-bit A/D converter. This configuration provides high speed analog to digital conversion at throughput rates exceeding 1 MHz .
*Input protection circuit utilizing six HP2811 Schottky diodes. Series configuration reduces effect of diode capacitance on circuit response.

## ORDERING INFORMATION

MODEL NO.
OPERATING
TEMP. RANGE
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
AM-1435MC $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

ACCESSORIES Part Number

TP1K

## Description

Trimming Potentiometer

For military devices compliant to MIL-STD-883, Contact DATEL.

## Low Cost, Ultra-Stable Isolation Amplifier

## FEATURES

- 1000V dc Isolation
- 0.005\% Nonlinearity
- 166 dB Minimum, CMRR
- 0.2 Microvolt $/{ }^{\circ} \mathrm{C}$ offset drift
- 10 to $\mathbf{1 0 0 0}$ Gain range


## GENERAL DESCRIPTION

DATEL's AM-227 is a low-cost, precision modular isolation amplifier designed specifically for applications involving the amplification of low-level, low frequency signals in the presence of high common mode interference. The ultra-low drift, high accuracy, and high CMRR make it possible to accurately amplify microvolt-level signals with a user selectable gain range of 10 to 1000. Gain nonlinearity is specified as low as $\pm 0.005 \%$ FSR maximum with gain selection accomplished through the addition of one external resistor.
The AM-227 offers excellent dc input characteristics including an unadjusted offset voltage of $\pm 150$ microvolts, common mode rejection ratio of 166 dB minimum and common mode isolation voltage of 1000 V dc. Offset voltage drift is 0.5 microvolt $/{ }^{\circ} \mathrm{C}$ maximum and long term stability is typically as low as 2 microvolts/year.
The AM-227 includes a chopper-stabilized input amplifier, power oscillator, demodulator, and 3-pole $60 \mathrm{~dB} /$ decade filtering. An output buffer amplifier provides $\pm 10 \mathrm{~V}$ dc at $\pm 5 \mathrm{~mA}$. The isolated $\pm 6 \mathrm{~V}$ power outputs can be used in a simple open input indication network.
Its combination of high performance, low cost and small size make the AM-227 an excellent choice for applications involving thermocouple temperature measurements, remote data acquisition systems, strain gauge measurements, and precision telemetry systems.
Power requirement is $\pm 15 \mathrm{~V}$ dc. The AM-227 is packaged in a compact 2.8 x $1.2 \times 0.45$ inch, shielded steel case. Operation is specified over the industrial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.


4


INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | +15V POWER IN | 9 | GUARD |
| 2 | $-15 V$ POWER IN | 10 | +6V OUT |
| 3 | ANALOG RTN | 11 | $-6 V$ OUT |
| 4 | FEEDBACK | 12 | INPUT LO |
| 5 | A5 | 13 | GAIN |
| 6 | A6 | 14 | AUT. ZER. RTN. |
| 7 | OUTPUT | 15 | L2 |
| 8 | POWER GND | 16 | INPUT HIGH |

FUNCTIONAL SPECIFICATIONS, AM-227
Typical at $+25^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ dc supplies unless otherwise noted.


## TECHNICAL NOTES

1. The AM-227 gain may be set to any value from 10 to 1000 by connecting an external resistor $\left(\mathrm{R}_{\mathrm{G}}\right)$ between the gain pin (Pin 13) and the input low pin (Pin 12). The gain is equal to $G=104 / R_{G}$ and untrimmed will be within $\pm 3 \%$ of the calculated value. An RN55E resistor is recommended for temperature stability.
2. The AM-227 contains both input and output filters. The input filter is a onepole RC ( 3 dB cut-off at 5 Hz ) and the output filter is a two-pole Butterworth (3 dB cut-off at 5 Hz ). Overall filtering is three-pole, $60 \mathrm{~dB} /$ decade roll-off ( -60 dB at 50 Hz ).
3. For normal operation of the AM-227, connect the auto-zero pin (Pin 14) to the input low pin (Pin 12). A stable voltage source may be connected to the auto zero pin for applications requiring an input offset that exceeds the range of the offset adjust. Signals present on the input high pin (Pin 16) and auto zero pin (if used) are measured with respect to the input low pin. For optimum linearity, each signal must be within $\pm 1 \mathrm{~V}$ of input low.

AM-227

## CONNECTION AND CALIBRATION

## TYPICAL CONNECTION DIAGRAM



## GAIN SELECTION

The AM-227 gain can be set to any value from 10 to 1000 by simply connecting an external resistor $\left(\mathrm{R}_{\mathrm{G}}\right)$ between the gain pin (Pin 13) and the Input Lo pin (Pin 12) as shown in the typical connection diagram. The selected gain is equal to $10^{4} / \mathrm{R}_{\mathrm{G}}$.
Absolute gain, unadjusted, will be within $\pm 3 \%$ of the calculated value. For temperature stability, an RN55E resistor is recommended.

## OFFSET ADJUSTMENT

To externally zero the offset of the AM-227, connect the resistors $R_{2}$ ( $R_{2}$ can be a $25 \mathrm{k} \Omega$ or $50 \mathrm{k} \Omega$ potentiometer) and $R_{3}$ as shown in the typical connection diagram. Metal film resistors with a TCR of $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less should be used.
To adjust the offset, short the Input High (Pin 16), Input Low (Pin 12), and Auto Zero Return (Pin 14) pins to the Analog Return Pin (Pin 3). With the input momentarily connected to ground, set $\mathrm{R}_{2}$ for zero volts at the output (Pin 7).

## OPEN INPUT INDICATION

The $\pm 6 \mathrm{~V}$ isolated power supply (Pins 10 \& 11) outputs may be used for an open input indication network. This simple network consists of a resistor of approximately $180 \mathrm{M} \Omega$ connected between the input high pin (Pin 16) and either the +6 V out pin (Pin 10 ) or the -6 V out pin (Pin 11). This produces a bleeder current of approximately 20 nA through the input source circuitry. If the source is opened, this bleeder current will drive the AM-227 output into saturation.

## APPLICATION

MULTI-CHANNEL DATA ACQUISITION SYSTEM


For multichannel applications, the outputs of multiple AM-227 may be multiplexed to a common analog line. The single-pole filter $\left(R_{1}, C_{1}\right)$ at the AM-227 output is used to eliminate errors due to dumped charge. Typical values for $R_{1}$ would be 50』-270 with a corresponding range for $C_{1}$ of $10,000 \mathrm{pF}$ to $1,000 \mathrm{pF}$. This filter must be included for all high resolution (>12-bits) applications of the AM-227.


The AM-227 is designed to interface with low-level signal transducers such as thermocouples and strain gages. Because the transducers are often situated in noisy industrial environments and the output signal produced is extremely small, they are often connected in a bridge circuit. The AM-227 provides the user with the high input impedance, high common mode rejection, isolation (for ground loop elimination) and gain required for bridge interfacing.

## ORDERING INFORMATION

MODEL NO.
TEMP. RANGE
AM-227
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## FEATURES

- $5.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Maximum noise density
- 0.08 Microvolt peak-to-peak low frequency noise
- 25 Microvolt maximum input offset voltage
- $\pm \mathbf{4 0}$ nA Maximum input offset current
- 0.6 Microvolt $/{ }^{\circ} \mathrm{C}$ maximum offset voltage drift


## GENERAL DESCRIPTION

The AM-427 is a low cost monolithic instrumentation grade amplifier that combines ultra-low noise operation with exceptional dc performance. Input noise voltage density is typically $3.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 10 Hz while input noise current density is as low as 0.4 $\mathrm{pA} / \sqrt{\mathrm{Hz}}$.
Other significant features include a maximum input offset voltage of 25 microvolts, eliminating the need for external zeroing in most applications. Maximum input offset voltage drift is only 0.6 microvolt $/{ }^{\circ} \mathrm{C}$. The AM-427 is internally compensated to provide a phase margin of $70^{\circ}$ in the unity gain mode which eliminates peaking and ringing in low gain feedback applications. Output voltage is typically $\pm 13.5 \mathrm{~V}$ at $\pm 6.75 \mathrm{~mA}$ load current with a short circuit protected output.
Dynamic characteristics include an 8 MHz gain bandwidth product and $2.8 \mathrm{~V} /$ microseconds slew rate. Power supply rejection ratio and common mode rejection ratio are both in excess of 120 dB .
The AM-427 is an ideal choice for applications requiring high accuracy, low drift and low noise performance such as the amplification of low level transducer signals.
The AM-427 is available for operation over the industrial $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature ranges. Models are packaged in either an 8-pin, hermetically sealed TO-99 case or an 8 -pin ceramic DIP.


| ABSOLUTE MAXIMUM RATINGS | A MODELS | B MODELS |
| :---: | :---: | :---: |
| Power Supply Voltage |  | $\pm 22 \mathrm{~V}$ |
| Input Voltage |  | $\pm 22 \mathrm{~V}$ |
| Differential Input Voltage Power Dissipation |  | $\pm 0.7 \mathrm{~V}$ |
| Power Dissipation |  | 658 mW |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc supplies, unless otherwise noted.


## TECHNICAL NOTES

1. In order to maintain the specified drift performance, both input pins should be maintained at the same relative temperature. This is to avoid stray thermoelectric voltages which are generated by the dissimilar metals at the contacts of the input terminals.
2. To obtain the best possible linearity, circuit design should call for the minimum output current required by the application to assure high gain performance and excellent linearity, the output current range should be held to a maximum of $\pm 10 \mathrm{~mA}$.
3. The AM-427 provides stable operation with load, capacitance of up to 2000 pF and $\pm 10$ volt swings. Larger capacitances should be decoupled with a $50 \Omega$ decoupling resistor. To avoid additional phase shifting and phase margin, a 20 pF capacitor should be used in parallel with the feedback resistor when the value of the feedback resistor is greater than 2 K ohm.
4. If adjustment of offset voltage is required, a $10 \mathrm{k} \Omega$ trimpot can be used without degrading the offset voltage drift specifications. A 1 K ohm to $1 \mathrm{M} \Omega$ trimpot can be used, however, a 0.1 to $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ degradation may occur. Trimming to a value other than zero will create a drift of (offset voltage/300) $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$. A 10 K ohm offset trimpot will yield an adjustment range of $\pm 4 \mathrm{mV}$. A smaller trimpot in conjunction with fixed resistors can be used to obtain a smaller adjustment range with higher sensitivity and resolution.

## TYPICAL CONNECTION DIAGRAM



## TYPICAL PERFORMANCE



VOLTAGE NOISE VS.
TEMPERATURE


CMRR VS. FREQUENCY


OPEN LOOP GAIN VS.
FREQUENCY


CURRENT NOISE VS. FREQUENCY


VOLTAGE NOISE VS. SUPPLY VOLTAGE


TOTAL SUPPLY VOLTAGE $=(\mathbf{V}+$ to $\mathbf{V}-)($ VOLTS $)$

PSRR VS. FREQUENCY


MAXIMUM UNDISTORTED OUTPUT VS. FREQUENCY


## TYPICAL PERFORMANCE AND APPLICATIONS

SLEW RATE, GAIN BANDWIDTH PRODUCT, PHASE MARGIN VS. TEMPERATURE

GAIN, PHASE SHIFT VS. FREQUENCY


FREQUENCY (MHz)

## INSTRUMENTATION AMPLIFIER



The AM-427 is particularly useful in instrumentation applications. In a single difference amplifier configuration, the AM-427 exhibits excellent common mode rejection and spot noise voltage so low, it is dominated by the resistor Johnson noise.
The three amplifier configuration shown avoids the low input impedance characteristics of difference amplifiers. Because of the additional amplifiers used, the spectral noise voltage will increase from a typical of 3 $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ to approximately $4.9 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. The overall gain of the circuit is set at 1000 , and with balanced source resistors, a CMRR of 100 dB is achieved.

## ORDERING INFORMATION

MODEL NO.
AM-427-1A
AM-427-1B
AM-427-2A
AM-427-2B

PACKAGE
8-Pin Ceramic DIP
8-Pin Ceramic DIP
8-Pin TO-99
8-Pin TO-99

AM-430
Ultra-Low Drift, Monolithic Operational Amplifier

## FEATURES

- 0.6 Microvolts $/{ }^{\circ} \mathrm{C}$ maximum drift
- 25 Microvolts maximum input offset voltage.
- 2.5 MHz Bandwidth
- 107 Open loop gain
- 9 nV/J/Hz Voltage noise
- $\pm 4$ nA Maximum bias


## GENERAL DESCRIPTION

The AM-430 is a chopperless, ultra-low drift monolithic operational amplifier. Excellent input characteristics in conjunction with 2.5 MHz unity gain bandwidth make this amplifier extremely useful for precision integrator, biomedical, and low level signal amplification applications. This amplifier features 25 microvolts maximum input offset voltage, eliminating the need for external zeroing in most applications, and a maximum input offset voltage drift of only 0.6 microvolts $/{ }^{\circ} \mathrm{C}$; specifications that rival those of more expensive chopper stabilized amplifiers.
Other significant features include $10^{7}$ open loop voltage gain, 100 dB minimum common mode rejection ratio, and $\pm 4 n A$ maximum bias current. The AM-430 also has low input noise characteristics of 9 $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ voltage noise density and 0.2 $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ current noise density. Output voltage range is $\pm 10 \mathrm{~V}$ minimum at $\pm 25$ mA load current with a short circuit protected output.
Dynamic characteristics include a settling time of 11 microseconds to $0.1 \%$, and a minimum slew rate of $0.5 \mathrm{~V} /$ microsecond. Its unique combination of specifications make the AM-430 ideal for transducer amplification, threshold detector applications, low drift active filters and precision D/A converter output amplifiers.


## MECHANICAL DIMENSIONS

INCHES (MM)


INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :--- | :--- |
| 1 | OFFSET ADJ. |
| 2 | - INPUT |
| 3 | + INPUT |
| 4 | -SUPPLY VOLTAGE |
| 5 | OFFSET ADJ. |
| 6 | OUTPUT |
| 7 | +SUPPLY VOLTAGE |
| 8 | OFFSET ADJ. |

-PINS 5 AND 8 ARE
INTERNALLY CONNECTED.

| ABSOLUTE MAXIMUM RATINGS ${ }^{1}$ | AM-430A | AM-430B |
| :---: | :---: | :---: |
| Power Supply Voltage |  | $\pm 20 \mathrm{~V}$ |
| Differential Input Voltage |  | $\pm 15 \mathrm{~V}$ |
| Power Dissipation ${ }^{2}$. . . . |  | 300 mW |

## FUNCTIONAL SPECIFICATIONS

Typical at $+\mathbf{2 5}{ }^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ dc supplies, unless otherwise noted.

| INPUT CHARACTERISTICS |  |
| :---: | :---: |
| Common Mode Voltage Range, minimum ${ }^{3}$. . . Input Resistance, diff. mode <br> Input Offset Voltage, maximum ................. $\quad 75 \mu \mathrm{~V}$ <br>  | $\begin{aligned} & \pm 12 \mathrm{~V} \\ & 30 \mathrm{M} \Omega \\ & 25 \mu \mathrm{~V} \\ & \pm 2 \mathrm{nA} \\ & 2 \mathrm{nA} \end{aligned}$ |
| OUTPUT CHARACTERISTICS |  |
| Output Voltage, minimum ${ }^{4}$. <br> Output Current, S.C. protected, minimum Output Resistance, open loop ${ }^{5}$ | $\begin{gathered} \pm 10 \mathrm{~V} \\ \pm \\ \pm \\ \hline 45 \Omega \mathrm{~mA} \end{gathered}$ |
| PERFORMANCE |  |
| DC Open Loop Gain, minimum ${ }^{6}$ <br> Input Offset Voltage Drift, maximum <br> $1.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ <br> Input Bias Current Drift, maximum <br> Input Offset Current Drift, maximum <br> Common Mode Rejection Ratio, minimum <br> Input Noise Voltage Density, 1 kHz <br> Input Noise Current Density, 1 kHz <br> Power Supply Rejection Ratio, minimum ${ }^{7}$ | $\begin{gathered} 120 \mathrm{~dB} \\ 0.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ 40 \mathrm{pA} /{ }^{\circ} \mathrm{C} \\ 40 \mathrm{pA} /{ }^{\circ} \mathrm{C} \\ 100 \mathrm{~dB} \\ 9 \mathrm{nV} / J \mathrm{~Hz} \\ 0.2 \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ 94 \mathrm{~dB} \end{gathered}$ |
| DYNAMIC CHARACTERISTICS |  |
| Unity Gain Bandwidth <br> Full Power Frequency <br> Slew Rate, minimum. <br> Settling Time, 10 V to $0.1 \%^{8}$ <br> Rise Time | $\begin{gathered} 2.5 \mathrm{MHz} \\ 10 \mathrm{kHz} \\ 0.5 \mathrm{~V} / \mu \mathrm{sec} . \\ 11 \mu \mathrm{sec} . \\ 340 \mathrm{nsec} . \end{gathered}$ |
| POWER REQUIREMENTS |  |
| Voltage, Rated Performance Quiescent Current, maximum ${ }^{9}$ | $\underset{1.3 \mathrm{~mA}}{ \pm}$ |
| PHYSICAL/ENVIRONMENTAL |  |
| Operating Temperature Range: AM-430A,B <br> Storage Temperature Range Package, Hermetically Sealed | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { TO- } 99 \end{gathered}$ |
| FOOTNOTES: <br> 1. Maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied. <br> 2. Derate at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at temperatures above $+75^{\circ} \mathrm{C}$. <br> 3. Specified at full operating temperature. <br> 4. $R_{L}=600 \Omega$. <br> 5. Measured under open loop conditions, $f=100 \mathrm{~Hz}$. <br> 6. Vout $= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$. <br> 7. Vsupp $= \pm 5 \mathrm{~V}$ dc to $\pm 20 \mathrm{~V}$ dc. Specified at full operating temperature. <br> 8. $G=-1$. <br> 9. Specified at full operating temperature. |  |
|  |  |



TYPICAL INPUT BIAS CURRENT VS. TEMP.


TYPICAL INPUT OFFSET CURRENT VS. TEMP.


CONNECTION DIAGRAM


## FEATURES

- $4 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Wideband noise voltage
- $0.6 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ Wideband noise current
- 13V/Microsecond slew rate
- 20 mA Output current
- $\pm \mathbf{3 V}$ dc to $\pm 20 \mathrm{~V}$ dc Supply range


## GENERAL DESCRIPTION

The AM-453-2 is a high performance, low noise monolithic operational amplifier. It offers better noise characteristics, improved output drive capability and extended small signal and power bandwidths when compared with standard operational amplifiers.
Typical input noise voltage is less than 7 $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 30 Hz and drops to $4 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ for frequencies greater than 200 Hz . Input noise current is typically $2.5 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ at 30 Hz falling to only $0.6 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ frequencies above 1 kHz . Along with low noise performance, the AM-453-2 has a gain bandwidth product of 10 MHz and a full power frequency response that typically extends to 200 kHz for an output swing of $\pm 10 \mathrm{~V}$. In addition, the amplifier has the capability to drive $600 \Omega$ at 10 V (RMS) when supplied by $\pm 18 \mathrm{~V}$. The AM-453-2 is internally compensated for a gain of three or greater while frequency response may be optimized for various applications by the addition of an external compensation capacitor. Other features include a minimum common mode rejection ratio of 80 dB , $13 \mathrm{~V} /$ microsecond slew rate, input overvoltage protection by diodes and a large supply voltage range extending from $\pm 3 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$.
Its low noise, wideband, extended output characteristics make the AM-453-2 exceptionally well-suited to applications in instrumentation and control circuits, data acquisition circuits, wideband transducer amplification and audio frequency analog signal processing including active filters.
Packaged in an 8 lead hermetically sealed TO-99 case, the AM-453-2 is available in two operating temperature ranges, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ or $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


## MECHANICAL DIMENSIONS INCHES (MM)



INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :--- | :--- |
| 1 | BALANCE |
| 2 | -INPUT |
| 3 | +INPUT |
| 4 | -SUPPLY |
| 5 | COMPENSATION |
| 6 | OUTPUT |
| 7 | +SUPPLY |
| 8 | BAL.ICOMP. |

ABSOLUTE MAXIMUM RATINGS

| $\begin{aligned} & \text { Ma; } \\ & \text { Ma; } \end{aligned}$ |  |
| :---: | :---: |
|  |  |
|  |  |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathbf{C}, \pm 15 \mathrm{~V}$ supply unless otherwise noted.


OPEN LOOP FREQUENCY RESPONSE


BROADBAND INPUT NOISE VOLTAGE


INPUT NOISE VOLTAGE AND CURRENT VS. FREQUENCY


FREQUENCY COMPENSATION AND OFFSET VOLTAGE ADJUSTMENT CIRCUIT


## ORDERING INFORMATION

MODEL NO.
AM-453-2C
AM-453-2M

## OPERATING

 TEMP. RANGE$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

ACCESSORIES
Part Number
TP100K

## Description

Trimming Potentiometer Cermet, $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$

## FEATURES

- 120V/Microsecond slew rate
- 100 MHz Gain bandwidth
- 200 Nanoseconds settling to 0.1\%
- 300 Megohm input impedance
- Bipolar differential inputs
- 5 nA Input offset current


## GENERAL DESCRIPTION

DATEL's AM-450 and AM-460 series bipolar input operational amplifiers provide a wide spectrum of capabilities required for high-speed, wide bandwidth signal processing applications. Features available within these two high-performance families include a 100 MHz gain-band-width-product (AM-462), a $120 \mathrm{~V} /$ microsecond slew rate (AM-452), 300 megohm input impedance (AM-460 and AM-462) and 200 nanoseconds settling time to $0.1 \%$ of full scale (AM-452).
All models provide a full $\pm 10 \mathrm{~V}$ output at 10 mA and may be operated in noninverting as well as inverting modes. Other features common to these units are low input offset currents and low input offset voltages as well as common mode rejection ratios typically greater than 90 dB .
The AM-460 devices are bipolar operational amplifiers with very high impedance differential inputs, making them particularly well suited to applications as high speed comparators, wideband active filters and low distortion oscillators.
Both AM-450 and the AM-460 series units find many applications as fast acquisition sample and hold amplifiers, D/A output amplifiers, A/D input buffer amplifiers, pulse amplifiers, and fast integrators.
All models are packaged in an 8 -lead, hermetically sealed TO-99 package with standard pin out, allowing them to be used easily as pin-for-pin replacements for general purpose IC operational amplifiers.
All models are available in $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operating temperature range or in $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for suffix M models.

| ABSOLUTE MAXIMUM RATINGS | AM-450 | AM-452 | AM-460 | AM-462 |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage . . Differential Input Voltage Peak Output Current | $\begin{gathered} \pm 20 \mathrm{~V} \\ \pm 15 \mathrm{~V} \\ 50 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} \pm 20 \mathrm{~V} \\ \pm 15 \mathrm{~V} \\ 50 \mathrm{~mA} \end{gathered}$ | $\begin{aligned} & \pm 22.5 \mathrm{~V} \\ & \pm 12 \mathrm{~V} \end{aligned}$ <br> Short Circuit Protected | $\begin{gathered} \pm 22.5 \mathrm{~V} \\ \pm 12 \mathrm{~V} \end{gathered}$ <br> Short Circuit Protected |

## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ dc supplies, $\mathrm{R}_{\mathrm{L}}=\mathbf{2 K}$, unless otherwise noted.

| INPUT CHARACTERISTICS | AM-450 | AM-452 | AM-460 | AM-462 |
| :---: | :---: | :---: | :---: | :---: |
| Common Mode Voltage Range ${ }^{1}$, minimum | $\pm \pm 10 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | $\pm 11 \mathrm{~V}$ | $\pm 11 \mathrm{~V}$ |
| Input Resistance | 50 Meg | 100 Meg | 300 Meg | 300 Meg |
| Input Resistance, minimum | 20 Meg | 20 Meg | 40 Meg | 40 Meg |
| Input Offset Voltage. . . . . . . | $\pm 4 \mathrm{mV}$ | $\pm 5 \mathrm{mV}$ | $\pm 3 \mathrm{mV}$ | $\pm 3 \mathrm{mV}$ |
| Input Offset Current, typical | 20 nA | 20 nA | 5 nA | 5 nA |
| maximum | 50 nA | 50 nA | 25 nA | 25 nA |
| Input Bias Current, typical | 125 nA | 125 nA | $5 \mathrm{nA}^{6}$ | $5 \mathrm{nA}$ |
| maximum | 250 nA | 250 nA | $25 \mathrm{nA}$ | $25 \mathrm{nA}$ |
| OUTPUT CHARACTERISTICS |  |  |  |  |
| Output Voltage, minimum . . . . . . . . . . . . . . . . . . . Output Current, minimum ${ }^{7}$ | $\begin{gathered} \pm 10 \mathrm{~V} \\ \pm 10 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} \pm 10 \mathrm{~V} \\ \pm 10 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} \pm 10 \mathrm{~V} \\ \pm 10 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} \pm 10 \mathrm{~V} \\ \pm 10 \mathrm{~mA} \end{gathered}$ |
| PERFORMANCE |  |  |  |  |
| DC Open Loop Gain ${ }^{2}$. ${ }^{\text {a }}$ Full Power Bandwidth | 25 k V/V 500 kHz | 15k V/V 1600 kHz | 150k V/V 75 kHz | 150k V/V 600 kHz |
| Gain Bandwidth Product | 12 MHz | 20 MHz | 12 MHz | 100 MHz |
| Slew Rate . . . . . . . . . | $30 \mathrm{~V} / \mu \mathrm{sec}$. | $120 \mathrm{~V} / \mu \mathrm{sec}$. | $7 \mathrm{~V} / \mu \mathrm{sec}$. | $35 \mathrm{~V} / \mu \mathrm{sec}$. |
| Settling Time, 10V to 0.1\% . . . . . . . . . . . | 330 nsec. ${ }^{3}$ | 200 nsec. ${ }^{3}$ | $1.5 \mu \mathrm{sec} .^{4}$ |  |
| Common Mode Rejection Ratios, typical | 90 dB | 90 dB | 100 dB | 100 dB |
| maximum | 74 dB | 74 dB | 74 dB | 74 dB |
| Input Offset Voltage Drift . . . . . . | $20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| External Compensation Required | None | Gains <3 | Gains <3 | Gains < 5 |
| Power Supply Rejection Ratio .. | $90 \mathrm{~dB}$ | $90 \mathrm{~dB}$ | $90 \mathrm{~dB}$ | $90 \mathrm{~dB}$ |
| POWER REQUIREMENTS |  |  |  |  |
| Voltage, Rated Performance . Operating Voltage Range, minimum | $\begin{gathered} \pm 15 \mathrm{~V} \text { dc } \\ \pm 10 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm 10 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \pm 15 \mathrm{~V} \text { dc } \\ \pm 5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \pm 15 \mathrm{~V} \text { dc } \\ \pm 5 \mathrm{~V} \end{gathered}$ |
| Supply Curimum | $\pm 20 \mathrm{~V}$ | $\pm 20 \mathrm{~V}$ | $\pm 22.5 \mathrm{~V}$ | $\pm 22.5 \mathrm{~V}$ |
| Supply Current, maximum . . . . . . . | 6 mA | 6 mA | 4 mA | 4 mA |
| PHYSICAL/ENVIRONMENTAL |  |  |  |  |
| Oper. Temp. Range, $\mathbf{- 2}$ Models <br> -2M Models. | $\begin{gathered} 0^{\circ} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{CO}-99 \end{gathered}$ |  |  |  |
| Storage Temp. Range . . . . . . . . . <br> Package Type, -2 \& - 2 M Model |  |  |  |  |
| FOOTNOTES: |  |  |  |  |
| 1. At Full Temperature |  |  |  |  |
| 2. $\mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}$ |  |  |  |  |
| 3. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |
| 4. $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  |  |  |
| 5. For $\pm 5 \mathrm{~V}$ Common Mode Range |  |  |  |  |
| 6. 15 nA typical for AM-460-2M only |  |  |  |  |
| 7. AM-460 and AM-462 outputs are short circuit protected |  |  |  |  |

## TYPICAL OPEN LOOP FREQUENCY AND PHASE RESPONSE

AM-450


AM-452


AM-460


AM-462


CONNECTIONS
INPUT/OUTPUT CONNECTIONS

ALL -2 AND -2M MODELS

| PIN | FUNCTION |
| :--- | :--- |
| 1 | OFFSET ADJUST |
| 2 | - INPUT |
| 3 | + INPUT |
| 4 | $-V s$ |
| 5 | OFFSET ADJUST |
| 6 | OUTPUT |
| 7 | $+V s$ |
| 8 | BANDWIDTH <br> CONTROL |
| ON AM-460, AM-462 THE CASE <br> IS CONNECTED TO-SUPPLY |  |

EXTERNAL OFFSET ADJUSTMENT AND BANDWIDTH COMPENSATION (ALL MODELS)


NOTE: PINS SHOWN FOR TO-99 CASE

TYPICAL PERFORMANCE CURVES

OPEN LOOP FREQUENCY RESPONSE AND EXTERNAL BANDWIDTH COMPENSATION


INPUT BIAS AND OFFSET CURRENT
VS. TEMPERATURE



OPEN LOOP VOLTAGE GAIN VS. TEMPERATURE


## ORDERING INFORMATION

OPERATING
TEMP. RANGE
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Description

Trimming Potentiometers

## FEATURES

- $\pm 35 \mathrm{~V}$ Output swing
- $\pm 10 \mathrm{~V}$ dc to $\pm 40 \mathrm{~V}$ dc supply
- 4 MHz Gain bandwidth
- 5 V/Microsecond slew rate
- 74 dB Minimum CMRR


## GENERAL DESCRIPTION

The AM-464-2 is a monolithic IC operational amplifier with an input common mode voltage range of $\pm 35 \mathrm{~V}$ dc and an output voltage swing of $\pm 35 \mathrm{~V}$ dc when operated from a $\pm 40 \mathrm{~V}$ dc supply. Along with high voltage performance, this amplifier has a 4 MHz gain bandwidth product and a $5 \mathrm{~V} /$ microsecond output slew rate. It is particularly useful in data conversion circuits and other signal processing applications where higher than normal common mode voltage and output voltage swings are required. The AM-464-2 is internally compensated for all gains and has an onchip temperature sensing, output currentlimiting circuit for absolute output shortcircuit protection.
Other features of this amplifier include: common mode rejection of 74 dB minimum, input bias current of 30 nA maximum, and open loop voltage gain of 100,000 minimum. The output slew rate of 5 volts per microsecond gives a 70 volt peak-to-peak sinusoidal output voltage at up to 23 kHz . The power supply voltage can range from $\pm 10 \mathrm{~V}$ dc to $\pm 40 \mathrm{~V}$ dc to give output swings from $\pm 5 \mathrm{~V}$ to $\pm 35 \mathrm{~V}$. Power supply quiescent current is only 3.2 mA typical.
The AM-464-2 is packaged in an 8-lead, hermetically sealed TO-99 case and may be used as a pin-for-pin replacement for general purpose IC operational amplifiers such as 741, 101, and 108 for higher voltage applications. Operating temperature range is $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the AM-464-2.

MECHANICAL DIMENSIONS INCHES (MM)


NOTE: ALL LEADS GOLD PLATED KOVAR

INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
| :---: | :--- |
| 1 | TRIM |
| 2 | -IN |
| 3 | +IN |
| 4 | - SUPPLY |
| 5 | TRIM |
| 6 | OUTPUT |
| 7 | +SUPPLY |
| 8 | BANDWIDTH $\left(C_{B}\right)$ |


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Input Overvoltage | $\pm 37 \mathrm{~V}$ max. |
| Supply Voltage | $\pm 50 \mathrm{~V}$ max. |
| Internal Power Dissipation | 680 mW |

FUNCTIONAL SPECIFICATIONS
Typical at $25^{\circ} \mathrm{C}, \pm 40 \mathrm{~V}$ dc supply, unless otherwise noted.

| INPUT CHARACTERISTICS |  |
| :---: | :---: |
| Common Mode Voltage Range Input Impedance, AM-464-2 <br> Input Offset Voltage, AM-464-2 <br> Input Bias Current, AM-464-2 <br> Input Offset Current, AM-464-2 | $\pm 35 \mathrm{~V}$ min. 200 Meg $\Omega$ <br> $\pm 6 \mathrm{mV}$ max. <br> 30 nA max. <br> 30 nA max. |
| OUTPUT CHARACTERISTICS |  |
| Output Voltage <br> Output Current ${ }^{1}$, AM-464-2 <br> Output Resistance <br> Stable Capacitive Load | $\pm 35 \mathrm{~V}$ min. $\pm 10 \mathrm{~mA}$ min. <br> 500 ohms 100 pF |
| PERFORMANCE |  |
| DC Gain, 5 K $\Omega$ Load Common Mode Rejection ${ }^{2}$, AM-464-2 . . . . <br> Input Offset Voltage Drift . Input Offset Current ${ }^{3}$, AM-464-2 . . . . . . . . . <br> Input Noise Voltage, $10 \mathrm{~Hz}-10 \mathrm{kHz}$. . | 100K V/V min. 74 dB min. <br> $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ 50 nA max. <br> $3 \mu \mathrm{~V}$ RMS |
| DYNAMIC CHARACTERISTICS |  |
| Unity Gain Bandwidth Slew Rate Full Power Frequency, 70V peak-to-peak | $\begin{aligned} & 4 \mathrm{MHz} \\ & 5 \mathrm{~V} / \mu \mathrm{sec} . \\ & 23 \mathrm{kHz} \end{aligned}$ |
| POWER REQUIREMENTS |  |
| Voltage, Rated Performance Power Supply Voltage Range Quiescent Current, AM-464-2 | $\begin{aligned} & \pm 40 \mathrm{~V} \mathrm{dc} \\ & \pm 10 \text { to } \pm 40 \mathrm{~V} \mathrm{dc} \\ & 4.5 \mathrm{~mA} \text { max. } \end{aligned}$ |
| PHYSICAL/ENVIRONMENTAL |  |
| Operating Temperature Range, AM-464-2 . <br> Storage Temperature Range $\qquad$ <br> Package, Hermetically Sealed $\qquad$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ & \text { TO- } 99 \end{aligned}$ |
| FOOTNOTES: <br> 1. Overload protected by current limiting and temperature sensing. <br> 2. For common mode voltage $= \pm 30 \mathrm{~V}$. <br> 3. At maximum operating temperature. |  |


|  | ORDERING INFORMATION |
| :--- | :---: |
| OPERATING |  |
| MODEL | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| AM-464-2 |  |
| ACCESSORIES | Description |
| Part Number | Trimming Potentiometer |
| TP10K |  |

PERFORMANCE PARAMETERS

## OFFSET TRIMMING AND BANDWIDTH REDUCTION



INPUT NOISE CHARACTERISTICS


AM-500 Series Ultra-Fast Operational Amplifier

## FEATURES

- 200 Nanoseconds settling to $\mathbf{0 . 0 1 \%}$
- 100V/Microsecond slew rate
- 100 MHz Minimum gain-bandwidth
- 106 Open loop gain
- 1 Microvolt/ ${ }^{\circ} \mathrm{C}$ drift
- $\pm \mathbf{5 0} \mathbf{m A}$ Output current


## GENERAL DESCRIPTION

The AM-500 series amplifiers are ultra-fast settling operational amplifiers for use in inverting applications. A unique feedforward amplifier design combines the characteristics of a low drift dc amplifier with those of a very fast AC amplifier. For optimum fast settling performance, this amplifier has an open loop gain roll-off of 6 dB per octave to beyond 100 MHz . Miniature thin-film hybrid construction permits an optimum combination of semiconductor devices and minimum lead lengths to realize the amplifier circuitry. Applications for the AM-500 Series include fast integrators, sample-holds, fast waveform drivers, and fast D/A converter output amplifiers.
Output settling time is 200 nanoseconds maximum to $0.01 \%$ for a 10 dc volt step change. Slew rate is $1000 \mathrm{~V} /$ microsecond for positive output transitions and $1800 \mathrm{~V} /$ microsecond for negative transitions. This high slew rate permits undistorted reproduction of a full load, 20 V peak-to-peak sinewave out to 16 MHz . Gain bandwidth product is 100 MHz minimum.
AM-500 series dc characteristics include a dc open loop gain of $10^{6}, 30$ megohm input impedance, and 1 nanoampere bias current. Input offset voltage is $\pm 0.5 \mathrm{mV}$ and input offset voltage drift is 1 microvolt $/{ }^{\circ} \mathrm{C}$. Although these amplifiers do not operate differentially, a dc offset voltage in the range of $\pm 5 \mathrm{~V}$ dc can be applied to the positive input terminal.
Power supply requirements is $\pm 15 \mathrm{~V}$ dc at 22 mA quiescent current. The amplifiers will operate over a supply range of $\pm 10 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ dc. Output current capability is $\pm 50 \mathrm{~mA}$ with output short circuit protection. Three basic versions are available: $A M-500 \mathrm{GC}$ and $\mathrm{AM}-500 \mathrm{MC}$ for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and $\mathrm{AM}-500 \mathrm{MM}$ for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The device package is a 14 -pin ceramic DIP.


FUNCTIONAL SPECIFICATIONS, AM-500 SERIES
Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc supply, unless otherwise noted.


## TECHNICAL NOTES

1. The circuit design shows the connection of the AM-500 series for fast settling operation with a closed loop gain of -1 . It can be used for fast settling at closed loop gains up to -10 . The equivalent resistance seen by the summing junction should be 500 ohms or less. For gains larger than -1 use an input resistor of 500 ohms and pick a feedback resistor for the required closed loop gain ( 1 k for $-2,1.5 \mathrm{k}$ for -3 , etc.).
2. A small feedback capacitor should be used across the feedback resistor. Determine C in nanofarads from the following formula:

$$
\mathrm{C}=\frac{1+|\mathrm{G}|}{0.816 \mathrm{Rf}}
$$

where G is closed loop gain and Rf is in kilohms.
3. Summing point leads must be kept as short as possible. Input and feedback resistors should be soldered close to the body of the resistor directly to the summing point (pin 4). Summing point capacitance to ground must be kept very low.
4. Low output impedance power supplies should be used with 1 $\mu \mathrm{F}$ tantalum bypassing capacitors at the amplifier supply terminals. There are internal $0.03 \mu \mathrm{~F}$ ceramic capacitors in the amplifier.
5. Although these amplifiers are inverting mode only, a dc voltage in the range of $\pm 5 \mathrm{~V}$ may be applied to the positive input terminal for offsetting the amplifier.
6. For interrupted power applications, apply power to the AM-500 three (3) seconds before operating the device.

## CONNECTION FOR FAST SETTLING WITH GAIN OF -1



INPUT BIAS CURRENT VS. TEMPERATURE


## FEATURES

- 1 to 1024 Gains
- Digital gain selection
- $10^{9} \Omega$ Input impedance
- 6 Microseconds settling time, AM-543
- 1 Microvolt $/{ }^{\circ} \mathrm{C}$ offset drift, AM-542
- $\pm \mathbf{3}$ to $\pm \mathbf{1 8 V}$ dc Analog supply range, AM-542
- 6 mV Peak-to-peak output voltage noise, AM-543


## GENERAL DESCRIPTION

The AM-542 and AM-543 are high performance, digitally controlled, Progammable Gain Instrumentation Amplifiers. The AM-542 permits selection of gains from 1 to 1024 in 11 binary weighted steps, while the AM-543 permits selection of gains from 1 to 128 in 8 binary weighted steps. Gain selection is accomplished by the input of a 4-bit word. One version is optimized for low drift with extremely low noise and the other is optimized for fast settling. Use of these devices in data acquisition applications yields a system with wide dynamic range and high resolution.
The AM-542 is optimized for low drift performance, having an input offset voltage drift specified at only 1 microvolt $/{ }^{\circ} \mathrm{C}$, while the gain temperature coefficient is a maximum of only $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Other specifications include an input impedance of $10^{9} \Omega$, Common Mode Rejection of 90 dB minimum, and an output voltage range of $\pm$ 10.5 V dc minimum at 5 mA . The AM-542 operates from analog supply voltages from $\pm 3 \mathrm{~V}$ dc to $\pm 18 \mathrm{~V}$ dc with very low power dissipation.
The AM-543 is tailored for high speed applications; a 20 V dc step settles to $0.01 \%$ in only 6 microseconds maximum at unity gain. These devices also feature a slew rate of $13 \mathrm{~V} /$ microseconds, an input impedance of $1^{1212} \Omega$, Common Mode Rejection of 80 dB minimum, and a gain temperature coefficient of $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum. The AM-543 operates with analog supply voltages from $\pm 10 \mathrm{~V}$ dc to $\pm 16 \mathrm{~V}$ dc.
Both devices are packaged in a compact, hermetically sealed 24-pin ceramic DIP and are available for operation over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C},-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges:


| ABSOLUTE MAXIMUM RATINGS | AM-542 | AM-543 |
| :---: | :---: | :---: |
| Positive Supply, Pin 19 | +22V dc | $+16 \mathrm{~V} \mathrm{dc}$ |
| Negative Supply, Pin 6 | -22 V dc | -16 V dc |
| Input Voltage Range | $\pm 20 \mathrm{Vdc}$ | $\pm 20 \mathrm{~V} \mathrm{dc}$ |
| No Damage | $\pm$ VCC | $\pm$ VCC |

FUNCTIONAL SPECIFICATIONS
Typical at $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc and +5 V dc supplies, unless otherwise noted.


## PHYSICAL/ENVIRONMENTAL

| Operating Temperature Range |  |
| :---: | :---: |
| MC $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$ | 0 to $+70^{\circ} \mathrm{C}$ |
| MM10 | -55 to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range $\cdots$ | -65 to $+150^{\circ} \mathrm{C}$ |
| Package Type $\ldots \ldots \ldots \ldots \cdots$ | Hermetically sealed |
|  | 24-Pin DIP |

## FOOTNOTES:

1. As with any three amplifier instrumentation amplifier configuration, the voltage at either input $\pm 1 / 2$ the output voltage must not exceed $\pm 12 \mathrm{~V}$ dc ( $\pm 11 \mathrm{~V}$ dc - AM543) for linear operation.
2. Requires pull up resistor for TTL logic. Please refer to technical note 3.
3. $A M-542, R_{L}=2 k \Omega$. $A M-543, R_{L}=10 \mathrm{~K} \Omega$.
4. $G=1$, adjustable to zero
5. $\mathrm{AM}-542, \mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega, \mathrm{G}=1024 . \mathrm{AM}-543, \mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega, \mathrm{G}=128$.
6. Maximum for AM-542MM/MR. Maximum for AM-542MC is $\pm 0.05 \%$.
7. Maximum for AM-542MM/MR. Maximum for AM-542MC is $0.01 \%$.
8. $D C$ to 1 kHz .
9. $1 \mathrm{~K} \Omega$ source imbalance, $G=2$
10. AM-542 only.

## TECHNICAL NOTES

1. The AM-542 and AM-543 have an offset adjustment capability for each stage, input and output. The output trim should be sufficient to zero out offset errors on the lower gain ranges, adjustment should be made with a gain of 1 selected. For the higher gain ranges, the input offset zeroing circuit should be used to optimize accuracy. Adjustment of the input offset should be made with a gain of 1024 selected on the AM-542, and a gain of 128 selected for the AM-543.
2. Power supply inputs to the AM-542 and AM-543 are bypassed internally. However, for best performance both power supplies should be bypassed with 1 microfarad electrolytics in parallel with 0.01 microfarad ceramic capacitors as close as possible to the $\pm$ supply pins.
3. The digital inputs of the AM-542/543 are TTLCMOS-compatible. However, when interfacing with TTL logic, it is recommended that $10 \mathrm{k} \Omega$ pull-up resistors be used. When interfacing with CMOS logic, the logic supply pin (pin 4) should be connected to the system logic supply.

## CONNECTION AND APPLICATION



The AM-542/543 are functionally laser trimmed to reduce initial offset voltage and offset voltage change due to gain change to a minimum level. However, for critical applications where zero offset is required, the following procedure can be followed to externally zero the offset.

1. Allow the Amplifier to reach
2. Adjust $R_{2}$ for zero output. operating temperature.
3. Set gain to 1024 (128-AM-543)
4. Set $R_{1}$ and $R_{2}$ to mid-range. VN
5. Set gain to $1 \mathrm{~V} / \mathrm{N}$.
6. Adjust $\mathrm{R}_{1}$ for zero output.

This technique minimizes the offset voltage change over the maximum change in gain. Trimming may cause input offset temperature drift to increase slightly.

GAIN STATE TRUTH TABLE

| DIGITAL INPUTS |  |  |  |  | GAIN |  |
| :---: | :---: | :---: | :---: | ---: | ---: | :---: |
| A $_{8}$ (PIN 14) | A $_{4}$ (PIN 15) | A $_{2}$ (PIN 16) | A $_{0}$ (PIN 17) | AM-542 | AM-543 |  |
| 0 | 0 | 0 | 0 | 1 | 1 |  |
| 0 | 0 | 0 | 1 | 2 | 2 |  |
| 0 | 0 | 1 | 0 | 4 | 4 |  |
| 0 | 0 | 1 | 1 | 8 | 8 |  |
| 0 | 1 | 0 | 0 | 16 | 16 |  |
| 0 | 1 | 0 | 1 | 32 | 32 |  |
| 0 | 1 | 1 | 0 | 64 | 64 |  |
| 0 | 1 | 1 | 1 | 128 | 128 |  |
| 1 | 0 | 0 | 0 | 256 | - |  |
| 1 | 0 | 0 | 1 | 512 | - |  |
| 1 | 0 | 1 | 0 | 1024 | - |  |



This diagram shows a system that uses the AM-542 with high gain, high accuracy, low-to-moderate speed transducers and the AM-543 with moderate gain, moderate-to-high speed transducers.

## TYPICAL APPLICATIONS

HIGH SPEED DATA ACQUISITION SYSTEM


This diagram shows a high-speed data acquisition system with 8 differential inputs and 12 -bit resolution using the AM-543. If the control logic is timed so that the Sample-Hold-ADC section is converting one analog value while the mux-amplifier section is allowed to settle to the next input value, throughput rates greater than 156 KHz can be achieved. The AM-543 is used with Datel's ADC-817, a 12-bit hybrid A/D with a $2 \mu \mathrm{sec}$ conversion rate, the SHM-6, a $0.01 \%, 1 \mu \mathrm{sec}$ hybrid Sample-Hold, and the MX-1616, a low cost, high-speed, monolithic analog multiplexer.

The system works as follows:
The $\mu \mathrm{P}$ selects a channel and initiates a conversion at $\mathrm{G}=1$ and then looks at the MSB of the conversion result. If the MSB $=1$, the $\mu \mathrm{P}$ will store the value. If the $\mathrm{MSB}=0$, the $\mu \mathrm{P}$ will select $\mathrm{G}=2$. The $\mu \mathrm{P}$ will repeat the cycle of gain incrementing, comparison, and analog-to-digital conversion until the MSB $=1$. The $\mu \mathrm{P}$ will then test for an output of all 1 's, as this is the full-scale output of the $\mathrm{A} / \mathrm{D}$. If the output is all 1 's, the $\mu \mathrm{P}$ will decrement the gain by 1 step and perform the final conversion.

## MICROPROCESSOR BASED DATA ACQUISITION SYSTEM



A typical application of the AM-542/543 is in a microprocessor controlled data acquisition system. The microprocessor loads the RAM with the desired gain coding. This coding relates the selected gain ranges to a specific address. When the processor instructs the multiplexer to multiplex a particular analog input channel, this instruction is also received by the RAM, which puts out the appropriate gain code to the AM-542/543. This system allows acquisition of signals over a wide dynamic range at high resolution.

## ORDERING INFORMATION

MODEL NO.
AM-542MC
AM-542MM
AM-543MC
OPERATING
TEMP. RANGE
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

For military devices compliant to MIL-STD883, consult DATEL.

## FEATURES

- 1 to 1000 Gain range
- $\mathbf{\pm 0 . 0 1 \%}$ Maximum nonlinearity
- 2 Microseconds settling time
- 100 dB CMRR
- Low cost


## GENERAL DESCRIPTION

DATEL's AM-551 is a low cost, high performance, programmable gain instrumentation amplifier manufactured with hybrid thin-film technology. Gain is adjustable over a range of 1 to 1000 by the addition of a single external resistor and a simple user-selectable pin-strapping option. Maximum gain nonlinearity is $\pm 0.01 \%$.
The AM-551 dynamic characteristics include a settling time of 2 microseconds for a 20 V dc output step to $0.01 \%$ accuracy. Slew rate is 23 V dc/microsecond and small signal bandwidth is 400 kHz . Other specifications include a common mode rejection ratio of 100 dB , a $10^{12} \Omega$ input impedance and a minimum output voltage swing of $\pm 11 \mathrm{~V}$ dc. Maximum offset voltage drift is $\pm 15$ microvolts $/{ }^{\circ} \mathrm{C}$.
The AM-551 is a self-contained, functionally complete device, containing a high impedance variable gain voltage follower input stage followed by a differential output stage with user selectable gains of 1 or 10. High accuracy, ultra-low drift thin-film technology is used in the fabrication of all interconnected resistor networks.
The combination of high accuracy, speed, low cost, and rugged hybrid construction make the AM-551 an ideal choice for applications involving the remote amplification of low-level signals produced by thermocouples, strain gages and RTD's, high performance data acquisition systems and remote instrumentation systems.
Power requirement is $\pm 15 \mathrm{~V}$ dc and all devices are cased in miniature, hermetically sealed, 16 -pin ceramic packages. Models are available for operation over the commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ industrial, $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and military, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature ranges.


## MECHANICAL DIMENSIONS INCHES (MM)

16-PIN CERAMIC DIP


## INPUT/OUTPUT

 CONNECTIONS| PIN | FUNCTION |
| :---: | :--- |
| 1 | INPUT OFFSET ADJUST |
| 2 | RG (Gain Resistor) |
| 3 | + INPUT |
| 4 | RG (Gain Resistor) |
| 5 | - INPUT |
| 6 | $-V_{S}$ |
| 7 | SIGNAL COMMON |
| 8 | OUTPUT OFFSET ADJ. WIPER |
| 9 | OUTPUT OFFSET ADJUST |
| 10 | OUTPUT OFFSET ADJUST |
| 11 | OUTPUT |
| 12 | OUTPUT GAIN SELECT |
| 13 | GUARD |
| 14 | + VS |
| 15 | INPUT OFFSET ADJUST |
| 16 | INPUT OFFSET ADJ. WIPER |

## ABSOLUTE MAXIMUM RATINGS

| Positive Supply, Pin 14 | +18V |
| :---: | :---: |
| Negative Supply, Pin 6 | -18V |
| Input Voltage Range | $\pm 18 \mathrm{~V}$ |
| Differential Input Voltage Range | $\pm 30 \mathrm{~V}$ |
| Output Short Circuit | Continuous |
| Power Dissipation | 810 mW |

## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ dc supplies, unless otherwise noted.


## TECHNICAL NOTES

1. A $25 \mathrm{k} \Omega$ trimpot may be used for both input and output offset adjusts. The trimpot is connected across the input offset adjust pins (Pins 1, 15) and the wiper is connected to Pin 16.
For output offset adjust, the trimpot is connected across the output offset adjust pins (Pins 10,9) with the wiper connected to Pin 8.
2. For unity gain, $\mathrm{R}_{\mathrm{G}}$ is left open and the output gain select pin (Pin 12) is tied to the output pin (Pin 11). To avoid oscillation in the unity gain configuration, the connection between the output gain select pin and the output pin should be kept as short as possible.
3. Gain selection is accomplished in two stages. The input stage gain $\left(G_{1}\right)$ is selected by an external gain resistor $\left(R_{G}\right)$ connected across the ( $\mathrm{R}_{\mathrm{G}}$ ) pins, (Pins 2,4) and is expressed as follows:

$$
\mathrm{G}_{1}=1+\frac{20 \mathrm{k}}{\mathrm{R}_{\mathrm{G}}}
$$

The output stage gain $\left(G_{2}\right)$ is selected by external pinstrapping: For $\mathrm{G}_{2}=1$, connect the gain select pin (Pin 12) to the output pin (Pin 11). For $\mathrm{G}_{2}=10$, connect the gain select pin (Pin 12) to the signal common pin (Pin 7).
The total gain of the amplifier is as follows:

$$
\mathrm{G}_{\mathrm{t}}=\mathrm{G}_{1} \times \mathrm{G}_{2}=\left(1+\frac{20 \mathrm{k}}{\mathrm{R}_{\mathrm{G}}}\right) \mathrm{G}_{2}
$$

4. Both power supplies should be bypassed to ground with 0.1 microfarad electrolytic capacitors.

## TYPICAL CONNECTION DIAGRAM



The AM-551 is shown configured in a typical bridge application. Low level, high impedance sources, such as this, require proper shielding and grounding, particularly in noisy environments. Shielding of the input leads as well as the gain resistor will minimize induced noise.

The AM-551 provides a guard output to drive the input cable shield at the input common mode voltage, greatly reducing noise pick-up and system bandwidth degradation as well as improving AC CMRR.
*Connect Pin 12 to Pin 11 for a gain selection of $G=\left(1+\frac{20 \mathrm{~K}}{\mathrm{R}_{\mathrm{G}}}\right)$
Connect Pin 12 to Pin 7 for a gain selection of $G=\left(1+\frac{20 \mathrm{~K}}{\mathrm{R}_{\mathrm{G}}}\right) 10$
Refer to Technical Note \#3 for more information.

## GUARD DRIVE CONNECTION



A guard (pin 13) is provided to improve AC common mode rejection by compensating for unbalanced capacitance due to long input leads. Use of the guard function is recommended where input leads are longer than a few inches. In cases where the input leads are very long or where system bandwidth is very high, the addition of a buffer amplifier is recommended. The diagram shows a typical guard drive connection to the AM-551 using DATEL's AM-460.

HIGH SPEED DATA ACQUISITION SYSTEM


This diagram shows a high speed data acquisition system employing the AM-551. This system is capable of a 130 kHz throughput rate with 12 -bit resolution. In this system, the AM-551 is coupled with DATEL's MX-1616, a $0.01 \%$ high speed multiplexer, SHM-4860, a $0.01 \%$ high speed sample/hold and ADC-811, a 12-bit, 4 microseconds hybrid analog to digital converter. Although shown with a differential front end, 16 single input channels can also be used.
**The guard drive circuit (AM-460) is only necessary when using long lead lengths between the MUX and the AM-551.

|  | ORDERING INFORMATION |
| :--- | :---: |
|  | OPERATING |
| MODEL NO. | TEMP. RANGE |
| AM-551MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| AM-551MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ACCESSORIES |  |
| Parts Number Description <br> TP25K Trimming Potentiometer <br>   <br> For military devices compliant to MIL-STD-883, contact  <br> DATEL.  |  |

- $\pm 5$ Microvolt maximum input offset
- 0.05 Microvolt/ ${ }^{\circ} \mathrm{C}$ maximum offset drift
- Low cost
- 110 dB Minimum CMRR
- 10 pA Maximum input bias


## GENERAL DESCRIPTION

The AM-7650 is a low cost, monolithic chopper-stabilized operational amplifier fabricated using CMOS technology. The amplifier consists of a main dc amplifier, nulling amplifier, output clamp, compensation circuit, and switches controlled by a two-phase oscillator. The extremely low offset voltage drift, 0.05 microvolt $/{ }^{\circ} \mathrm{C}$ maximum, and the initial input offset voltage of only $\pm 5$ microvolt maximum eliminate the requirement for external zero adjustment in most applications.
The amplifier achieves its low offset by comparing the input voltages to a nulling amplifier that spends alternate clock phases nulling itself and the main amplifier. Two external capacitors, the only external components necessary, are required to store the correcting potentials on the two amplifier nulling inputs. The compensation circuit minimizes the intermodulation between the applied signal and the chopping frequency. The output clamp circuit reduces the over-load recovery time of the amplifier.
Besides providing virtually glitch-free output and very fast recovery from overloads, the AM-7650 offers differential inputs, maximum input bias current of 10 pA , input noise voltage of only 2 microvolt peak-to-peak, and an input resistance of $10^{12} \Omega$. Unity gain bandwidth product is 2 MHz , CMRR is 110 dB minimum and the open loop gain is a minimum of 120 dB . Long term stability is typically $100 \mathrm{nV} / \sqrt{\mathrm{mnth}}$.
The clock oscillator and all the other circuitry is entirely self-contained, however, the AM-7650-1 includes a provision for the use of an external clock, if required for a particular application. In addition, the AM-7650 is internally compensated for unity gain operation.
Any application where system performance can be significantly improved by a reduction in input offset voltage and bias current is right for the AM-7650. These applications would include inverting or noninverting amplifier configurations, strain gauge pre-amplifiers, nulling amplifiers, and low offset comparator circuits.
The AM-7650-1 is packaged in a 14 -pin DIP and the AM-7650-2 is packaged in an 8 -lead, hermetically sealed TO-99 case. Models are available in the 0 to $+70^{\circ} \mathrm{C}$ operating temperature range.

| ABSOLUTE MAXIMUM RATINGS | AM-7650-1 AM-7650-2 |
| :---: | :---: |
| Power Supply Voltage ( $+\mathbf{V}_{\mathbf{s}}$ to $-\mathbf{V}_{\mathbf{s}}$ ) Input Voltage | $\left(\begin{array}{c} 18 \mathrm{~V} \\ \left(+\mathrm{V}_{\mathrm{s}}+0.3\right) \text { to } \end{array}\right.$ |
| Lead Temperature (soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Oscillator Control Voltage (Pins, 12, 14)' | $\pm \mathrm{V}_{\text {s }}$ |
| Current into any Pin | 10 mA |
| Current into any Pin while operating ${ }^{2}$ | $100 \mu \mathrm{~A}$ |
| Total Power Dissipation | 375 mW 250 mW |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 5 \mathrm{~V}$ supplies unless otherwise noted.



## TECHNICAL NOTES

1. Null-storage capacitors should be connected to the $\mathrm{C}_{\text {EXTA }}$ and $\mathrm{C}_{\text {EXTB }}$ pins, with a common connection to the $\mathrm{C}_{\text {RETN }}$ pin (for the AM-7650-1) or the $-\mathrm{V}_{\mathrm{S}}$ pin (for the AM-7650-2). This connection should be made directly by either a separate wire or PC trace to avoid injecting load current IR drops into the capacitive circuitry. The outside foil, where available, should be connected to $\mathrm{C}_{\text {RETN }}$ (or $-\mathrm{V}_{\mathrm{S}}$ for TO-99). $\mathrm{C}_{\text {EXTA }}$ and $\mathrm{C}_{\text {EXTB }}$ have optimum values which depend on the clock or chopping frequency. For the preset internal clock, the correct value is $0.1 \mu \mathrm{~F}$. If an external clock is used, the value of $\mathrm{C}_{\text {EXTA }}$ and $\mathrm{C}_{\text {EXTB }}$ should be scaled approximately in proportion in order to maintain the same relationship between the chopping freqency and the nulling time constant. A high quality filmtype capacitor such as mylar is preferred, however, a ceramic or other lower-grade capacitor may be suitable for many applications. For the quickest settling on initial turn-on, low dielectric absorption capacitors (such as polypropylene) are recommended.
2. To reduce overload recovery time which is inherent with chopper-stabilized amplifiers, tie the OUTPUT CLAMP to the inverting input pin or summing junction. A current path between this point and the output pin occurs just before the device output saturates. Thus, uncontrolled differential inputs are avoided, along with the consequent charge build-up on the correction-storage capacitors. The output swing is slightly reduced.
3. To avoid latch-up, no voltage greater than 0.3 V beyond the supply rails should be applied to any pin. In general, the amplifier supplies must be established either at the same time or before any input signals are applied. If this is not possible, the drive circuits must limit input current flow to under 1 mA to avoid latch-up, even under fault conditions.
4. All of the AM-7650's inputs are static-protected by the use of input diodes. However, strong static fields and discharges should be avoided as this can cause degraded diode junction characteristics, which may result in increased input-leakage currents.
5. The open loop gain of this amplifier will be 17 dB 8 lower with a $1 \mathrm{k} \Omega$ load than with a $10 \mathrm{k} \Omega$ load. If the device is used strictly for dc applications, the lower gain is of little consequence since the dc gain of this device is greater than 120 dB with loads down to $1 \mathrm{k} \Omega$. For wideband applications, the best frequency response will be achieved with a load resistor of 10 $\mathrm{k} \Omega$ or greater. This will result in a smooth $6 \mathrm{~dB} /$ octave response from 0.1 Hz to 2 MHz , with phase shifts of less than $10^{\circ}$ in the transition region where the main amplifier takes over from the null amplifier.
6. Due to thermo-electric or Peltier effects arising in the thermocouple junctions of dissimilar metals, alloys, silicon, etc., special precautions should be made to avoid temperature gradients. All components should be enclosed to eliminate air movement, especially that caused by powerdissipating elements in the system. Low thermoelectric-coefficient connections should be used where possible and power supply voltages and power dissipation should be kept to a minimum. High impedance loads are preferable, and good separation from surrounding head-dissipation elements is recommended.
7. Care must be taken in the assembly of printed circuit boards to take full advantage of the AM-7650's low input currents. The boards should be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination. Even with properly cleaned and coated boards, leakage currents may cause trouble, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and the adjacent metal runs. Input guarding of the 8 -pin TO-99 package can be accomplished by using a 10 lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when the device is inserted into the board. The guard which is a conductive ring surrounding the inputs, is connected to a low impedance point that is approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard. The pin configuration of the 14-pin DIP version is designed to facilitate guarding since the pins adjacent to the inputs are not used.

## PERFORMANCE



MAXIMUM OUTPUT CURRENT VS. SUPPLY VOLTAGE


TOTAL SUPPLY VOLTAGE (V)

10 Hz P-P NOISE VOLTAGE VS. CHOPPING FREQUENCY


CHOPPING FREQUENCY (CLOCK OUT) (Hz)

INPUT OFFSET VOLTAGE CHANGE VS. SUPPLY VOLTAGE


## PERFORMANCE



VOLTAGE FOLLOWER LARGE SIGNAL
PULSE RESPONSE


OPEN LOOP GAIN AND PHASE SHIFT vs. FREQUENCY


VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE


THE TWO DIFFERENT RESPONSES CORRESPOND TO THE TWO PHASES OF THE CLOCK


## CONNECTION

INPUT GUARD CONNECTION


$R_{1} / R_{2}$ COMBINATION $\left(\frac{R_{1} R_{2}}{R_{1}+R_{2}}\right)$ MUST BE LOW IMPEDANCE
-COMPENSATES FOR LARGE SOURCE RESISTANCE

VOLTAGE FOLLOWER



NON-INVERTING AMPLIFIER WITH OPTIONAL CLAMP


INVERTING AMPLIFIER WITH OPTIONAL CLAMP


$$
\left(R_{1} / / R_{2}\right) \geq 100 \mathrm{~K} \Omega
$$

FOR FULL CLAMP EFFECT

The AM-7650 can be used in any application where the performance of a circuit can be significantly upgraded by improved input offset voltage and bias current. This application shows the basic connection for inverting and non-inverting configurations of the AM-7650. The "Output Clamp" function is used to improve the overload recovery performance.


Two AM-7650s may be used with Datel's ADC-7109, 12-bit integrating A/D converter to construct a preamplifier for signals from bridge type transducers such as strain gages. The circuit will maintain high differential gain without any common-mode gain.
This circuit also works well with thermocouples in noisy environments where shielding is grounded at the sensing end.

## BOOSTING OUTPUT DRIVE CAPABILITY



The AM-7650 is an ideal replacement for any operational amplifier with the only limitations being the supply voltage ( $\pm 8 \mathrm{~V}$ max) and the output drive capability, ( $10 \mathrm{k} \Omega$ load for a full output swing). These limitations can be overcome by using a booster amplifier as shown.

## LOW OFFSET COMPARATOR



The AM-7650 will operate well as a low offset comparator. Other chopper amplifiers perform poorly under overload conditions. However, the optional overload avoidance feature (output clamp) allows the AM-7650 to be used in many of these applications.

| ORDERING INFORMATION |  |  |
| :---: | :---: | :--- |
| MODEL NO. | OPERATING |  |
| TEMP. RANGE | PACKAGE |  |
| AM-7650-1 | 0 to $+70^{\circ} \mathrm{C}$ | Plastic DIP |
| AM-7650-2 | 0 to $+70^{\circ} \mathrm{C}$ | TO-99 |

## FEATURES

- Wide input span range
- 4-Channel operation
- $\pm 1000$ Volts peak isolation voltage
- 156 dB CMR
- $\pm \mathbf{0 . 0 2 \%}$ Maximum nonlinearity
- $\pm 1$ Microvolt/ ${ }^{\circ} \mathrm{C}$ input offset drift
- Low cost


## GENERAL DESCRIPTION

The SCM-100 and SCM-101 are low-cost, high performance signal conditioning modules designed to interface with lowlevel thermocouple and high-level analog input signals respectively. Each module is a functionally complete unit, consisting of four individually isolated input channels multiplexed into a single output amplifier. Common Mode isolation is $\pm 1000$ volts peak.
The SCM-100 is optimized for low level signal conditioning. An input span range of $\pm 5 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$ and common mode rejection ratio of 156 dB minimum make this module an ideal choice for interfacing with thermocouples or strain gages, where low level signals require amplification in the presence of high common mode voltages. The SCM-100B features a maximum gain temperature coefficient of $\pm 25$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and an input offset temperature drift of only $\pm 1$ microvolt $/{ }^{\circ} \mathrm{C}$ maximum.
The SCM-101 is optimized for $\pm 50 \mathrm{mV}$ to $\pm 5 \mathrm{~V}$ or 4 -to- 20 mA input signals. Other specifications include a minimum common mode rejection ratio of 145 dB , a maximum gain temperature coefficient of $\pm 25$ ppm of $\mathrm{FS} /{ }^{\circ} \mathrm{C}$ and a maximum input offset voltage drift of $\pm 5$ microvolt/ ${ }^{\circ} \mathrm{C}$.
All models feature a minimum channel scanning rate of 400 channels/second. Long term stability is specified at 1.5 microvolts/month and gain nonlinearity as low as $\pm 0.02 \%$ maximum. Their combination of functionally complete design, wide input range, high noise rejection, small size, and low cost make these devices an ideal choice for applications involving multi-channel data acquisition systems, computer interface systems, process signal isolators, and temperature measurement and control instrumentation.
Each device is packaged in a compact $2^{\prime \prime} \times 4^{\prime \prime} \times 0.4^{\prime \prime}$ encapsulated module.

MECHANICAL DIMENSIONS INCHES (MM)

INPUT/OUTPUT CONNECTIONS


| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | - CHAN. D. SELECT | 40 | CHAN A RG/COMMON |
| 2 | + CHAN D. SELECT | 41 | CHAN A LOOFFSET |
| 3 | SWT. OUTPUT ENABLE | 42 | CHAN A (-) ISO. POWER |
| 4 | SWITCHED OUTPUT | 43 | CHANA1+lISO. POWER |
| 6 | DIRECT OUTPUT | 47 | CHAN B HIINPUT |
| 7 | OUTPUT SENSE | 49 | CHAN B RG |
| 9 | OUTPUT OFF ADJ | 50 | CHAN B RGICOMMON |
| 11 | OUTPUT POWER, -15V | 51 | CHAN B LOOFFFSET |
| 12 | OUTPUT POWER, COMMON | 52 | CHAN B (-) ISO. POWER |
| 13 | OUTPUT POWER, +15V | 53 | CHAN B (+) ISO. POWER |
| 15 | -CHAN C SELECT | 56 | CHAN C HI INPUT |
| 18 | + CHAN C SELECT | 58 | CHAN RG |
| 20 | - CHAN B SELECT | 59 | CHAN C RG/COMMON |
| 21 | + CHAN B SELECT | 60 | CHAN C LOOFFSET |
| 30 | OSCILLATOR POWER, + V3 | 61 | CHAN C (-)ISO. POWER |
| 31 | OSCILLATOR POWER, COMMON | 62 | CHAN C (+) ISO. POWER |
| 32 | SYNC IN | 68 | CHAN D HI INPUT |
| 33 | SYNC OUT | 68 | CHAN D RG |
| 35 | - CHAN A SELECT | 69 | CHAN D RG/COMMON |
| 36 | + CHAN A SELECT | 70 | CHAN D LOKOFFSET |
| 37 | CHAN A HI INPUT | 71 | CHAN D (-) ISO. POWER |
| 39 | CHANARG | 72 | CHAN D(+) ISO. POWER |

## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \mathbf{\pm 1 5 \mathrm { V }}$ dc supplies, unless otherwise noted.



## TECHNICAL NOTES

1. To minimize coupling between input and output, keep all leads associated with signals on the input as far as possible from leads associated with output signals. The use of a guard track on both sides of the board (see typical connection) may be helpful. The power supplies should be decoupled with tantalum capacitors mounted as close to the device as possible.
2. For lowest noise, the grounding scheme shown in the typical connection diagram should be used. To prevent power supply currents from flowing in the low lead of the signal output, the output signal common should be tied directly to the output power common pin (pin 12), with the power supply returns brought separately to pin 12.
3. When using an unregulated power source for the oscillator, a $0.1 \mu \mathrm{f}$ capacitor should be connected directly from the output power common (pin 12) to the oscillator power common (pin 31). Since the output and oscillator circuits are not fully isolated, a dc path must exist between the two power supply commons. A one or two volt potential difference between the two power supply commons will not affect operation.
4. Channel selection is determined by the select inputs. Each select input consists of an LED in series with a resistor. Turning the LED on ( $\pm \geq 2.5 \mathrm{~mA}$ ) turns the channel on, and turning the LED off ( $\pm \leq 50 \mu \mathrm{~A}$ ) turns the channel off. The easiest way to use the select inputs is to
tie all the Select ( + ) inputs (pins 2, 18, 21 and 36 ) to +5 V and drive the Select $(-)$ inputs (pins 1, 15, 20 and 35) from TTL logic. Open-collector or totempole outputs can be used.
With a +15 V logic supply, a standard CMOS decoder or gate can supply enough current to drive the select inputs. At higher CMOS supply voltages, more current than the required 2.5 mA will flow into the select inputs. While this will not affect operation, it can be brought back to the minimum value if desired by putting a resistor in series with the decoder or gate output and the select ( - ) input. For 10 V dc operation, a $2 \mathrm{~K} \Omega$ resistor should be used and at 15 V dc, a $2.9 \mathrm{~K} \Omega$.
5. The maximum reverse voltage applied to any select input must be limited to 3 V to avoid damage to the LED. Maximum forward current should be kept below 25 mA . Select inputs are isolated from all other circuits in the module and may be operated at up to $\pm 50 \mathrm{~V}$ with respect to output and power ground. Channels may be selected in any order with no restrictions on rate or duty cycle - except the 2.5 nanoseconds settling time for channel access. However, selecting two or more channels simultaneously for more than a few microseconds will result in very long settling times.
6. Output filtering is not required in most applications, since the affect of the small carrier-related noise spikes on the output ( $<1=\mathrm{mV}$ peak-to-peak, 100 kHz B.W.) drops off rapidly as bandwidth decreases. To eliminate the carrier noise, a simple R-C filter (for example - $1 \mathrm{~K} \Omega, 0.0047 \mu \mathrm{f}$ ) may be used at the output. Only one filter is required, even when using multiple modules. However, if the load to be driven has an input resistance of less than $10 \mathrm{M} \Omega$, a buffer will be needed.
7. Output errors caused by differences in individual oscillator frequencies may occur in applications where multiple SCM-100/101's are used in close proximity or when system clock signals are present near the isolator. To eliminate these errors, multiple units may be synchronized by connecting the Sync Output (pin 33) of one module to the Sync Input (pin 32) of the adjacent module. The first module of a group may be synchronized to an external source via the SYNC IN (Pin 32). Sync wiring should be separated from analog signal runs to keep noise pickup at a minimum. (See External Synchronization.) The frequency of the external Sync Source (if used) will have a slight effect on the gain and output offset of the device. Thus, any adjustments should be made with the modules synchronized.

## TYPICAL CONNECTION AND CALIBRATION

## INPUT OFFSET AND GAIN ADJUST



OUTPUT OFFSET AND GAIN ADJUST


TRIM POTS ARE 10 TURN.
GAIN ADJUST RANGE SHOULD NOT
EXCEED $10 \%$ TO MAINTAIN GAIN
STABILITY
OPEN INPUT DETECTION


GAIN ADJUST - The gain of each channel is independently adjusted by an external gain resistor $\left(R_{G}\right)$. A trimpot may be connected in parallel with $\mathrm{R}_{\mathrm{G}}$ to trim out $\mathrm{R}_{\mathrm{G}}$ 's tolerance and the modules gain error. $\mathrm{R}_{\mathrm{G}}$ should be chosen to give an untrimmed gain slightly less than the desired trimmed gain.

OFFSET ADJUST (optional) - The input offset of each channel may be fine adjusted with an external trimpot if required. This fine adjust has a limited range of $\pm 250 \mu \mathrm{~V}$ and can be used to adjust each channel for zero offset while operating at the desired gain. Since the range of this adjustment is so limited, it is recommended that the output offset be adjusted first. Output Offset Adjustment should be made as follows:

1. Select the desired channel.
2. Apply zero volts in and set for unity gain. (This can be done by disconnecting $\mathrm{R}_{\mathrm{G}}$.)
3. Set the OUTPUT OFFSET ADJUST for an output of OV.

Since only a few nA of input bias current is available to charge the input filter, the response time for open input detection can be in the tens of seconds. Shorter response times and a positive overscale if required may be achieved with one of the above circuits which will augment or reverse the input bias current. Either circuit will supply a bias current of approximately 20 nA which may be used to aid or oppose the 3 nA supplied from the module. Circuit A has the advantage of simplicity, however, the high value resistor may not be readily available. Circuit $B$ solves the problem at the expense of complexity. The component values may be varied to give an optimum trade of bias current for response time as required. The values shown will give a typical response time of 2 to 5 seconds.


The SCM-100/101 are mainly used in Data Acquisition systems to maintain high system accuracy in electrically noisy industrial environments.

It is possible to operate up to sixteen modules in parallel giving 64 input channels. However, it will be necessary to divide the select inputs into several groups to avoid overloading the decoder.

The above diagram shows the SCM-100/101 expanded to 32 channels. The CHANNEL SELECT inputs are driven in parallel from a single 74139 decoder. Module selection is achieved by driving the enable inputs with a 74138 decoder. All + channel select pins are tied to +5 V .

EXTERNAL SYNCHRONIZATION
(see Tech Note 7)


THERMOCOUPLE TEMPERATURE MEASUREMENT


In this application, the SCM-100 is set up as a four-channel thermocouple input system with isolation, amplification, and multiplexing provided by the module. Various thermocouple types are used, and the gain adjust pots on each channel have been selected to take the standard ANSI range for each thermocouple to a 5 V output span. A universal cold junction compensator is used to compensate for the temperature of the reference junction which is formed where the thermocouple leads are terminated.


## FEATURES

- 4-Channel operation
- $\pm 1$ Microvolt/ ${ }^{\circ} \mathrm{C}$ input offset drift
- $\pm 0.01 \%$ Maximum nonlinearity
- 3000 Channels/second scanning speed
- Low cost


## GENERAL DESCRIPTION

DATEL's SCM-103 is a low-cost, high performance signal conditioning module specifically designed to interface with strain gage sensors. The module is a functionally complete unit consisting of four individual input channels multiplexed into a single low-drift instrumentation amplifier which is followed by a digitally controlled, programmable gain amplifier output stage. Each channel includes an input protection and filtering circuit to preserve signal integrity in the presence of series mode $50 / 60 \mathrm{~Hz}$ noise.

The SCM-103 is designed to interface with strain gage sensors, and features an input span range of $\pm 30 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$ and a minimum common mode rejection ratio of 94 dB .
The SCM-103 features a minimum channel scanning speed of 3000 channels/ second, $100 \mathrm{M} \Omega$ input resistance and $\pm 0.01 \%$ maximum nonlinearity. Total offset drift is $\pm 1$ microvolt $/{ }^{\circ} \mathrm{C}$, output voltage swing is $\pm 5 \mathrm{~V}$ dc and the gain temperature coefficient is $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Gain and channel selection is accomplished by applying the proper binary code to the gain or channel select inputs. Userselectable switched or direct outputs allow for the interconnection of multiple units when more than four channels are required.
The low-cost, functionally complete multichannel design makes it an ideal choice for applications involving multi-channel data acquisition systems, computer interface systems and industrial process measurement and control.
The device is packaged in a compact $2^{\prime \prime}$ $\times 4^{\prime \prime} \times 0.4^{\prime \prime}$ encapsulated module and operates over the industrial $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


MECHANICAL DIMENSIONS INCHES (MM)

INPUT/OUTPUT CONNECTIONS


| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 3 | SW D. OUTPUT ENABLE | 43 | CHAN A - Volt ( +10 V ) |
| 4 | SWITCHED OUTPUT | 47 | CHAN B - INPUT HI |
| 6 | DIRECT OUTPUT | 49 | CHAN B - R $\mathrm{R}_{\mathrm{G}} /$ OFFSET |
| 7 | SWITCHED INPUT | 50 | CHAN B - $\mathrm{R}_{\mathrm{G}}$ |
| 9 | OUTPUT OFFSET | 51 | CHAN B - INPUT LO |
| 11 | -15V POWER | 52 | CHAN B - COMMON |
| 12 | ANALOG COMMON | 53 | CHAN B - Volt ( +10 V ) |
| 13 | + 15V POWER | 56 | CHAN C - INPUT HI |
| 22 | CHANNEL SELECT 1 | 58 | CHAN C - $\mathrm{R}_{\mathrm{G}}$ /OFFSET |
| 23 | CHANNEL SELECT 0 | 59 | CHAN C-R $\mathrm{R}_{\mathrm{G}}$ |
| 24 | GAIN SELECT | 60 | CHAN C - INPUT LO |
| 25 | RTD ENABLE | 61 | CHAN C - COMMON |
| 31 | DIGITAL COMMON | 62 | CHAN C - Volt ( +10 V ) |
| 32 | SYNC IN | 66 | CHAN D - INPUT HI |
| 33 | SYNC OUT | 68 | CHAN D - $\mathrm{R}_{\mathrm{G}} /$ OFFSET |
| 37 | CHAN A - INPUT HI | 69 | CHAN D - $\mathrm{R}_{\mathrm{G}}$ |
| 39 | CHAN A - R $\mathrm{G}_{\mathrm{G}}$ OFFSET | 70 | CHAN D - INPUT LO |
| 40 | CHAN $A-R_{G}$ | 71 | CHAN D - COMMON |
| 41 | CHAN A - INPUT LO | 72 | CHAN D - Volt ( +10 V ) |
| 42 | CHAN A - COMMON |  |  |

FUNCTIONAL SPECIFICATIONS
Typical at $+\mathbf{2 5}^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ dc Supplies, unless otherwise noted.


1. Channel selection for the SCM-103 is accomplished by applying the proper binary code to the channel select inputs (Pins 22 and 23). Channels may be selected in any order, the only restriction being the 300 microsecond channel selection settling time.

| Channel <br> Select 1 <br> (Pin 22) | Channel <br> Select 0 <br> (Pin 23) | Channel |
| :---: | :---: | :---: |
| 0 | 0 | A |
| 0 | 1 | B |
| 1 | 0 | C |
| 1 | 1 | D |

2. The SCM-103 is precalibrated to provide gains of $50 \mathrm{~V} / \mathrm{V}$ and $166.6 \mathrm{~V} / \mathrm{V}$. Gain selection is accomplished by applying the appropriate binary code to the gain select input (Pin 24). A logic high applied to Pin 24 gives a gain of 50 V/V while a logic low gives a gain of 166.6 V/V. A $200 \Omega$ potentiometer connected in series with an $845 \Omega$ resistor across the $R_{G}$ pins of each channel will provide $\pm 3 \%$ full-scale span adjustment.

| Gain Select <br> (Pin 24) | Gain |
| :---: | :---: |
| 0 | 166.6 |
| 1 | 50 |

3. The gain range of the SCM-103 may be expanded by the use of an external amplifier. A low-drift amplifier, such as DATEL's AM-427 should be used to maintain signal integrity.
4. All unused inputs should be shorted to common.

## CONNECTION AND APPLICATION



For calibration of the SCM-103 these values should be changed as follows: $\left.\begin{array}{l}R_{1}-50 \mathrm{k} \Omega \\ R_{2}-10 \mathrm{k} \Omega \mathrm{mF}\end{array}\right\}$ Resistors are metal film





## TYPICAL CONNECTION - SCM-103

The SCM-103 is designed to interface with strain gage transducers. This diagram shows a four-channel strain gage input system with provision made for eliminating input offset and gain errors.

## CALIBRATION

Each channel of the SCM-103 has a typical input offset (RTI) specification of only $\pm 150 \mu \mathrm{~V}$. While this is adequate for most applications, provision has been made for fine adjustment of the input offset (RTI) of each channel as well as the output offset (RTO) of the entire module.
To adjust the SCM-103, short the channel inputs (Pins 37, and 41 for channel A) to common and center the input offset potentiometer. The output offset is then adjusted for a null at the selected gain. The input offset adjustments of other channels may then be used to eliminate errors on subsequent channels that are selected.


## CHANNEL EXPANSION

For applications where more than four channels ae required, multiple SCM-103's may be interconnected as shown. Channel address and ENABLE inputs (active low) are CMOS/TTL compatible with an input current of $100 \mu \mathrm{~A}$ each.

## ORDERING INFORMATION

MODEL NO. INPUT

SCM-103
Strain Gage

## ANALOG MULTIPLEXERS



## ANALOG MULTIPLEXERS

| MODEL | CHANNELS | SETTLING TIME 20V to 0.01\% | ACCESS TIME | input voltage RANGE | PACKAGE | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | FEATURES | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MV-808 | 8 Single Ended | $2.8 \mu \mathrm{~s}$ | 350 ns | $\pm 15 \mathrm{~V}$ | 16-pin DIP Monolithic | 0 to +70 | Low ON | 5-3 |
| MV-1606 | 16 Single Ended | $2.4 \mu \mathrm{~s}$ | 300 ns | $\pm 15 \mathrm{~V}$ | 28-pin DIP Monolithic | 0 to +70 | Resistance <br> Dielectrically | 5-3 |
| MV-1606M |  |  |  |  |  | -55 to +125 |  |  |
| MVD-409 | 4 Differential | $2.8 \mu \mathrm{~s}$ | 350 ns | $\pm 15 \mathrm{~V}$ | 16-pin DIP Monolithic | 0 to +70 | Isolated | 5-3 |
| MVD-807 | 8 Differential | $2.4 \mu \mathrm{~s}$ | 300 ns | $\pm 15 \mathrm{~V}$ | 28-pin DIP Monolithic | 0 to +70 | CMOS | 5-3 |
| MX-808 | 8 Single Ended | $3 \mu \mathrm{~s}$ | 500 ns | $\pm 15 \mathrm{~V}$ | 16-pin DIP Monolithic | 0 to +70 | Overvoltage Protected | 5-11 |
| MX-818C | 8 Single Ended or 4 Differential | 800 ns | 125 ns | $\pm 15 \mathrm{~V}$ | 18-pin DIP Monolithic | 0 to +70 | High Speed | 5-11 |
| MX-818M |  |  |  |  |  | -55 to +125 |  |  |
| MX-1606 | 16 Single Ended | $3 \mu \mathrm{~s}$ | 500 ns | $\pm 15 \mathrm{~V}$ | 28-pin DIP Monolithic | 0 to +70 | Overvoltage Protected | 5-11 |
| MX-1606M |  |  |  |  |  | -55 to +125 |  |  |
| MX-1616C | 16 Single Ended or 8 Differential | 800 ns | 150 ns | $\pm 15 \mathrm{~V}$ | 28-pin DIP Monolithic | 0 to +70 | High Speed | 5-11 |
| MX-1616MC |  |  |  |  |  | -55 to +125 |  |  |
| MXD-409 | 4 Differential | $3 \mu \mathrm{~s}$ | 500 ns | $\pm 15 \mathrm{~V}$ | 16-pin DIP Monolithic | 0 to +70 | Overvoltage Protected | 5-7 |
| MXD-807 | 8 Differential | $3 \mu \mathrm{~s}$ | 500 ns | $\pm 15 \mathrm{~V}$ | 28-pin DIP Monolithic | 0 to +70 |  | 5-7 |

## FEATURES

- Low 'ON" resistance
- Break-before-make switching
- Dielectrically isolated CMOS
- Single-ended or differential
- Fast settling time
- DTL/TTL/CMOS-compatible


## GENERAL DESCRIPTION

The MV series analog multiplexers are 4-, 8 -, and 16-channel monolithic devices featuring a low ON resistance of 270 ohms. These units are manufactured with CMOS technology using a dielectric isolation process. There are 8- and 16 -channel single-ended models and 4- and 8-channel differential models in this series. Channel addressing is done by a 2 -, 3 -, or 4 -bit binary code; an inhibit input enables or disables the entire device to permit expansion of the number of channels by using several devices together. Another important feature is break-before-make switching, which insures that no two channels are ever momentarily shorted together.
With a high impedance load, transfer accuracies of $0.01 \%$ can be achieved at channel sampling rates up to 350 kHz . These multiplexers are ideal for multichannel data acquisition systems where the multiplexer operates into a high impedance load such as a sample-hold, buffer amplifier, or instrumentation amplifier. The channel ON resistance is less than 500 ohms over full operating temperature range.
These multiplexers are packaged in 16 -pin and 28 -pin ceramic DIP's. Standard versions operate over 0 to $+70^{\circ} \mathrm{C}$ while the MV-1606M operates from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The MV series is similar in specification to DATEL's MX series multiplexers. The MX series is recommended where input over-voltage protection to 20 volts above supply voltage is required and where higher channel ON resistance can be tolerated.
CAUTION:
These multiplexers are CMOS devices and should be handled with anti-static precautions until installed in a circuit with leakage return paths.


| ABSOLUTE MAXIMUM RATINGS | $\begin{gathered} \text { MV-808 } \\ \text { MV-808M } \end{gathered}$ | $\begin{gathered} \text { MV-1606 } \\ \text { MV-1606M } \end{gathered}$ | $\begin{array}{r} \text { MVD-409 } \\ \text { MVD-409M } \end{array}$ | MVD-807 MVD-807M |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply, analog | $\pm 20 \mathrm{~V}$ | $\pm 20 \mathrm{~V}$ | $\pm 20 \mathrm{~V}$ | $\pm 20 \mathrm{~V}$ |
| Power Supply, digital | +30V |  | +30V |  |
| Analog Input Voltage | $\pm\|\mathrm{Vs}+2 \mathrm{~V}\|$ | $\pm\|\mathrm{Vs}+2 \mathrm{~V}\|$ | $\pm\|\mathrm{Vs}+2 \mathrm{~V}\|$ | $\pm\|\mathrm{Vs}+2 \mathrm{~V}\|$ |
| Digital Input Voltage . . . . . . Package Dissipation, | $\pm{ }^{ \pm} \mathrm{Vs}$ | $\underset{1}{ \pm}\|\mathrm{Vs}+4 \mathrm{~V}\|$ | $\pm$ <br> 780 VmW | $\underset{1}{ \pm} \mathbf{1 2 0 0 \mathrm { mW }} \mathbf{}$ |

## FUNCTIONAL SPECIFICATIONS

Typical at +15 V supplies (and +5 V supply for MV-808 \& MVD-409), unless otherwise noted.

| ANALOG INPUTS |  |  |  |
| :---: | :---: | :---: | :---: |
| Number of Channels . . . . . . . . . . . . . . . . . . . . . . 8 | 16 | 4 | 8 |
| Type ............. . . . . . . . . . . . . . . . . . . . . . . . Single Ended | Single Ended | Differential | Differential |
| Input Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . $\pm$ 15V | $\pm 15 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ |
| Channel ON Resistance ${ }^{\text {a }}$. . . . . . . . . . . . . . . . . . . . $250 \Omega$ | $270 \Omega$ | $250 \Omega$ | 2708 |
| Channel ON Resistance ${ }^{2}$, maximum over temp. . . $500 \Omega$ | $500 \Omega$ | $500 \Omega$ | 5008 |
| Channel OFF Input Leakage . . . . . . . . . . . . . . . . . 20 pA | 30 pA | 20 pA | 30 pA |
| Channel OFF Output Leakage . . . . . . . . . . . . . . . . . . 100 pA | 1.0 nA | 50 pA | 1.0 nA |
| Channel ON Leakage . . . . . . . . . . . . . . . . . . . . . . . 100 pA | 1.0 nA | 50 pA | 1.0 nA |
| Channel OFF Input Capacitance . . . . . . . . . . . . . 4 pF | 4 pF | 4 pF | 4 pF |
| Channel Off Output Capacitance . . . . . . . . . . . . . . . 20 pF | 44 pF | 10 pF | 22 pF |
| DIGITAL INPUTS ${ }^{3}$ |  |  |  |
| Logic ' 0 ', Threshold, maximum . . . . . . . . . . . . . . +0.4 V | $+0.8 \mathrm{~V}$ | $+0.4 \mathrm{~V}$ | $+0.8 \mathrm{~V}$ |
| Logic " 1 "' Threshold, ${ }^{4}$ minimum . . . . . . . . . . . . . . . +4.0 V | +2.4V | +4.0V | +2.4V |
| Input Current, maximum, High or Low . . . . . . . . . $1 \mu \mathrm{~A}$ | $5 \mu \mathrm{~A}$ | $1 \mu \mathrm{~A}$ |  |
| Channel Address Coding . . . . . . . . . . . . . . . . . . . 3 Bits | 4 Bits | 2 Bits | 3 Bits |
| Channel Inhibit, all channels OFF . . . . . . . . . . . . . . Logic "1" | Logic "0" | Logic "1" | Logic "0" |
| PERFORMANCE |  |  |  |
| Transfer Error, maximum . . . . . . . . . . . . . . . . . . . . 0.01\% | 0.01\% | 0.01\% | 0.01\% |
| Crosstalk, 10kHz............................... - 86 dB | -86 dB | -86 dB | -86 dB |
| Common Mode Rejection . . . . . . . . . . . . . . . . . . . . . - |  | 120 dB | 120 dB |
|  | $1.2 \mu \mathrm{sec}$. | $1.1 \mu \mathrm{sec}$. | $1.2 \mu \mathrm{sec}$. |
|  | $2.4 \mu \mathrm{sec}$. | $2.8 \mu \mathrm{sec}$. | $2.4 \mu \mathrm{sec}$. |
| Turn ON Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350 nsec. | 300 nsec . | 350 nsec . | 300 nsec . |
| Turn OFF Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250 nsec. | 220 nsec . | 250 nsec . | 220 nsec . |
| Inhibit/Enable Delay . . . . . . . . . . . . . . . . . . . . . . . 300 nsec. | 300 nsec . | 300 nsec . | 300 nsec . |
| Break-Before-Make Delay . . . . . . . . . . . . . . . . . . 100 nsec. | 80 nsec. | 100 nsec . | 80 nsec . |
| POWER REQUIREMENTS |  |  |  |
| Power Supply Voltage . . . . . . . . . . . . . . . . . . . . . . $\pm 15 \mathrm{~V}$ dc Power Supply Current, ${ }^{5}$ maximum | $\begin{aligned} & \pm 15 \mathrm{~V} \mathrm{dc} \\ & +5,-2 \mathrm{~mA} \end{aligned}$ | $\pm 15 \mathrm{~V} \mathrm{dc}$ $+1,-2 \mathrm{~mA}$ | $\pm 15 \mathrm{Vdc}$ |
|  |  | +5 V dc |  |
| Digital Supply Current, maximum . . . . . . . . . . . . . . 2 mA | - | 2 mA | - |
| PHYSICAL/ENVIRONMENTAL |  |  |  |
| Operating Temperature Range, standard version . 0 to $+70^{\circ} \mathrm{C}$ | 0 to $+70^{\circ} \mathrm{C}$ | 0 to $+70^{\circ} \mathrm{C}$ | 0 to $+70^{\circ} \mathrm{C}$ |
| Operating Temperature Range, military, version .. ${ }^{\circ}$ | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| Storage Temperature Range .................... $65^{\circ}$ to $+150^{\circ} \mathrm{C}$ Package .......................................... . . 16 Pin DIP | $\begin{aligned} & -65^{\circ} \text { to }+150^{\circ} \mathrm{C} \\ & 28 \text { Pin DIP } \end{aligned}$ | $\begin{aligned} & -65^{\circ} \text { to }+150^{\circ} \mathrm{C} \\ & 16 \text { Pin DIP } \end{aligned}$ | $\begin{aligned} & -65^{\circ} \text { to }+150^{\circ} \mathrm{C} \\ & 28 \text { Pin DIP } \end{aligned}$ |
| FOOTNOTES: |  |  |  |
| 1. For MV-1606M typical value is 170 ohms. |  |  |  |
| 2. For MV-1606M maximum value is 400 ohms. |  |  |  |
| 3. Channel address and inhibit inputs. |  |  |  |
| 4. For MV-808 and MVD-409; to drive from DTLITTL logic 1 K pull-up resistors to +5 V should be used. |  |  |  |
| 5. For MV-1606M maximum current is $+3,-1 \mathrm{~mA}$. | , |  |  |

## CHANNEL ADDRESSING

MV-1606

| 8 | 4 | 2 | 1 | INHIB | CHANNEL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $x$ | 0 | NONE |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 2 |
| 0 | 0 | 1 | 0 | 1 | 3 |
| 0 | 0 | 1 | 1 | 1 | 4 |
| 0 | 1 | 0 | 0 | 1 | 5 |
| 0 | 1 | 0 | 1 | 1 | 6 |
| 0 | 1 | 1 | 0 | 1 | 7 |
| 0 | 1 | 1 | 1 | 1 | 8 |
| 1 | 0 | 0 | 0 | 1 | 9 |
| 1 | 0 | 0 | 1 | 1 | 10 |
| 1 | 0 | 1 | 0 | 1 | 11 |
| 1 | 0 | 1 | 1 | 1 | 12 |
| 1 | 1 | 0 | 0 | 1 | 13 |
| 1 | 1 | 0 | 1 | 1 | 14 |
| 1 | 1 | 1 | 0 | 1 | 15 |
| 1 | 1 | 1 | 1 | 1 | 16 |

MV-808, MVD-807

| 4 | 2 | 1 | MVO-807 <br> INHIB. | MV-808 <br> INHIB. | ON <br> CHANNEL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $x$ | $x$ | $x$ | 0 | 1 | NONE |
| 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 2 |
| 0 | 1 | 0 | 1 | 0 | 3 |
| 0 | 1 | 1 | 1 | 0 | 4 |
| 1 | 0 | 0 | 1 | 0 | 5 |
| 1 | 0 | 1 | 1 | 0 | 6 |
| 1 | 1 | 0 | 1 | 0 | 7 |
| 1 | 1 | 1 | 1 | 0 | 8 |

MVD-409

| 2 | 1 | INHIB. | CHANNEL |
| :---: | :---: | :---: | :---: |
| $x$ | $x$ | 1 | NONE |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 2 |
| 1 | 0 | 0 | 3 |
| 1 | 1 | 0 | 4 |

## TECHNICAL NOTES

1. The transfer accuracy of the MV series multiplexers depends on both the source resistance and load resistance. For example, with zero source resistance and assuming 500 ohms maximum channel ON resistance, the load impedance must be at least 5 megohms to achieve $0.01 \%$ accuracy. In practice it is recommended that a load impedance of $10^{8}$ ohms or more be used. This is a typical input impedance value for most IC operational amplifiers connected in the follower mode (see DATEL's AM-400 series) or for IC sample-holds (see DATEL's SHM-1C-1, SHM-LM-2, or SHM-20). Source resistance should be kept as low as possible so that accuracy or settling time are not degraded. Less than 250 ohms is recommended.
2. For differential operation, either two unity gain buffers or an instrumentation amplifier (such as DATEL's AM-551) is recommended as the output load. To maintain high CMR, source impedance unbalance must be kept to a minimum, and amplifiers with high CMR should be used.
3. The maximum analog input overvoltage for the MV series is $\pm|\mathrm{Vs}+2 \mathrm{~V}|$. The maximum digital input voltage is $\pm \mathrm{Vs}$. It should be noted that the logic (channel address) inputs are protected with resistors and clamp diodes but the analog inputs are not. Because the analog inputs are not protected, the low ON resistance is achieved.
4. Channel expansion is accomplished by use of the inhibit input of the multiplexers. To expand the number of channels, use multiple multiplexers with the inhibit inputs connected to a decoder.
5. For the MV-808 and MVD-409 it is recommended that 1 K pull-up resistors to the +5 V logic supply be used when the logic inputs are driven from DTL or TTL circuits. Only these two models require a +5 V logic supply.

PIN CONNECTIONS


## NOTES:

CA = CHANNEL ADDRESS
Vs = SUPPLY VOLTAGE NC = NO CONNECTIONS

TOP VIEW SHOWN

MV-1606

| + Vs - $1^{\text {- }}$ | 28 | - OUT |
| :---: | :---: | :---: |
| NC - 2 | 27 | --Vs |
| NC - 3 | 26 | -8in |
| 16 IN - 4 | 25 | - 7 IN |
| 15 IN - 5 | 24 | $-6 \mathrm{IN}$ |
| $14 \mathrm{IN}-6$ | 23 | $-5 \mathrm{~N}$ |
| 13 N -7 | 22 | 4 IN |
| $12 \mathrm{IN} \rightarrow 8$ | 21 | -3in |
| $11 \mathrm{~N} \rightarrow 9$ | 20 | $-2 \mathrm{IN}$ |
| 10 IN - 10 | 19 | 1 iN |
| $9 \mathrm{~N}-11$ | 18 | INMIBIT |
| GNO - 12 | 17 | CAI |
| NC - 13 | 16 | CA2 |
| CAB - 14 | 15 | - CA4 |

MVD-807

| + Vs - | 1 - | 28 | - A OUT |
| :---: | :---: | :---: | :---: |
| BOUT | 2 | 27 | - -vs |
| NC- | 3 | 26 | -8A IN |
| 8 BiN | 4 | 25 | - 7A IN |
| 78 IN - | 5 | 24 | -6AIN |
| 6 BIN - | 6 | 23 | - SAIN |
| 5 BIN | 7 | 22 | - 4AIN |
| 48 N | 8 | 21 | - 3A IN |
| 3 BiN | 9 | 20 | - 2A ${ }^{\text {N }}$ |
| 2 BiN | 10 | 19 | - IA IN |
| 18 N | 11 | 18 | - INHIBIT |
| GND - | 12 | 17 | - CAI |
| NC - | 13 | 16 | - CA2 |
| NC | 14 | 15 | - CA4 |

## CIRCUIT CONNECTIONS


$Z_{\text {IN }}=10_{12}$ OHMS

ON RESISTANCE VS. TEMPERATURE


BREAK-BEFORE-MAKE DELAY (tOPEN)


100 nsec/Div

ENABLE DELAY (tON(EN), tOFF(EN))


100 nsec/DIV

LEAKAGE CURRENT VS. TEMPERATURE

(1) MV-1606, MVD-807 CHANNEL OFF OUtPUT LEAKAGE
(2) MV-808 CHANNEL OFF OUTPUT LEAKAGE
(3) MVD-409 CHANNEL OFF INPUT LEAKAGE
(4) MV-1606, MVD-807 CHANNEL OFF INPUT LEAKAGE
(5) MV-808, MVD-409 CHANNEL OFF INPUT LEAKAGE

NORMALIZED ON RESISTANCE VS. SUPPLY VOLTAGE


ACCESS TIME


200 nsec/DiV

## ORDERING INFORMATION

OPERATING
MODEL NO.
MV-808
MV-1606
MV-1606M
MVD-409
MVD-807

CHANNELS
8 S.E.
16 S.E.
0 to $70^{\circ} \mathrm{C}$
16 S.E. $\quad-55$ to $+125^{\circ} \mathrm{C}$
4 Diff. $\quad 0$ to $70^{\circ} \mathrm{C}$
8 Diff. $\quad 0$ to $70^{\circ} \mathrm{C}$

## FEATURES

- Dielectrically isolated CMOS
- Break-before-make switching
- Single-ended and differential
- Overvoltage protection
- DTL/TTL/CMOS-compatible
- 7.5 mW Standby power


## GENERAL DESCRIPTION

The MX series analog multiplexers are 4 -, 8-, and 16 -channel monolithic devices manufactured with a dielectrically isolated complementary MOS process. The circuits incorporate analog and digital input protection which protects the units from both overvoltage and loss of power. The digital inputs are DTLTTLCMOS compatible and address the proper channel by means of a 2-, 3-, or 4-bit binary code. An inhibit input enables or disables the entire device and thus permits expansion of the number of channels by using several devices together. Another important feature of these multiplexers is the use of break-before-make switching to insure that no two channels are ever momentarily shorted together.
Transfer accuracies of $0.01 \%$ can be achieved at channel sampling rates up to 200 kHz and over $\pm 10 \mathrm{~V}$ signal ranges. These multiplexers are ideal for multichannel data acquisition systems where the multiplexer operates into a highimpedance load such as a sample-hold, buffer amplifier, or instrumentation amplifier. Channel ON resistance is typically 1.5 K at $+25^{\circ} \mathrm{C}$ and is less than 2 K over the operating temperature range.
Power consumption is only 7.5 mW at standby and 15 mW at 100 kHz switching rate. Power supply range is $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$. The devices are packaged in 16 pin or 28 pin DIP's and operate over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
CAUTION: These are CMOS devices and may be damaged by static discharge. Standard anti-static precautions should be taken to prevent possible damage.


|  | MX-808 | MX-1606 | MXD-409 | MXD-807 |
| :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAXIMUM RATINGS |  |  |  |  |
| Voltage Between Supply Pins | 40 V | 40 V | 40 V | 40 V |
| Vref to Ground, V+to Ground | +20V | +20V | +20V | +20V |
| Digital Input Overvoltage | $\pm\left[\mathrm{V}_{\mathrm{s}}+4 \mathrm{~V}\right]$ | $\pm\left[\mathrm{V}_{\mathrm{s}}+4 \mathrm{~V}\right]$ | $\pm\left[\mathrm{V}_{\mathrm{s}}+4 \mathrm{~V}\right]$ | $\pm\left[\mathrm{V}_{\mathrm{s}}+4 \mathrm{~V}\right]$ |
| Analog Input Overvoltage | $\pm[\mathrm{Vs}+20 \mathrm{~V}]$ | $\pm\left[\mathrm{V}_{\mathrm{s}}+20 \mathrm{~V}\right]$ | $\pm\left[\mathrm{V}_{\mathrm{s}}+20 \mathrm{~V}\right]$ | $\pm\left[\mathrm{V}_{s}+20 \mathrm{~V}\right]$ |
| Package Dissipation, maximum | 725 mW | 1200 mW | 725 mW | 1200 mW |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ supplies, R source $<\mathbf{1 K}$, unless otherwise noted.

| ANALOG INPUTS | MX-808 | MX-1606 | MXD-409 | MXD-807 |
| :---: | :---: | :---: | :---: | :---: |
| Number/Type of Channels | 8 Single-ended | 16 Single-ended | 4 Differential | 8 Differential |
| Input Voltage Range. . . . | $\pm 15 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ |
| Channel ON Resistance | $1.5 \mathrm{~K} \Omega$ | $1.5 \mathrm{~K} \Omega$ | $1.5 \mathrm{~K} \Omega$ | $1.5 \mathrm{~K} \Omega$ |
| Channel ON Resistance, Over Temp . | 2.0 K $\Omega$, maximum | $2.0 \mathrm{~K} \Omega$, maximum | 2.0 K $\Omega$, maximum | $2.0 \mathrm{~K} \Omega$, maximum |
| Channel OFF Input Leakage . . . . . . . . . . . | 30 pA | 30 pA | 30 pA | 30 pA |
| Channel OFF Output Leakage | 1.0 nA | 1.0 nA | 1.0 nA | 1.0 nA |
| Channel ON Leakage . . . . . . | 100 pA | 100 pA | 100 pA | 100 pA |
| Channel OFF Input Capacitance | 5 pF | 5 pF | 5 pF | 5 pF |
| Channel OFF Output Capacitance | 25 pF | 50 pF | 12 pF | 25 pF |
| DIGITAL INPUTS ${ }^{1}$ |  |  |  |  |
| Logic ' 0 ', Threshold . . . . . . . . . . . . . . . . | +0.8 V , maximum | +0.8 V , maximum | +0.8 V , maximum | +0.8 V , maximum |
| Logic "1'" Threshold, (TTL) ${ }^{2}$. . . . . . . . . . . | +4.0V, minimum | +4.0 V , minimum | +4.0 V , minimum | +4.0 V , minimum |
| Logic '1'" Threshold, (CMOS) ${ }^{3}$ | +6.0 V , minimum | +6.0 V , minimum |  |  |
| Input Current, High or Low . . . | $5 \mu \mathrm{~A}$, maximum | $5 \mu \mathrm{~A}$, maximum | $5 \mu \mathrm{~A}$, maximum |  |
| Channel Address Coding | 3 Bits | 4 Bits | 2 Bits | 3 Bits |
| Channel Inhibit, All Channels OFF . | Logic "0" | Logic "0' | Logic "0' | Logic "0" |
| PERFORMANCE |  |  |  |  |
| Transfer Error, maximum | 0.01\% | 0.01\% | 0.01\% | 0.01\% |
| Crosstalk, 1 kHz | 0.005\% | 0.005\% | 0.005\% | 0.005\% |
| Common Mode Rejection . . . . . . . . . . . . . | - | - | 120 dB | 120 dB |
| Settling Time ${ }^{\text {a }}$, 20V step to 0.1\% . . . . . . . . . | $2 \mu \mathrm{sec}$. | $2 \mu \mathrm{sec}$. | $2 \mu \mathrm{sec}$. | $2 \mu \mathrm{sec}$. |
| Settling Time ${ }^{4}$, 20V step to 0.01\% | $3 \mu \mathrm{sec}$. | $3 \mu \mathrm{sec}$. | $3 \mu \mathrm{sec}$. | $3 \mu \mathrm{sec}$. |
| Turn ON Time | 500 nsec. | 500 nsec. | 500 nsec. | $500 \text { nsec. }$ |
| Turn OFF Time | 300 nsec. | 300 nsec. | 300 nsec. | 300 nsec. |
| Break Before Make Delay | 80 nsec. | 80 nsec. | 80 nsec. | 80 nsec. |
| Inhibit/Enable Delay . . . | 300 nsec. | 300 nsec. | 300 nsec. | 300 nsec. |
| POWER REQUIREMENTS |  |  |  |  |
|  |  |  |  |  |
| Power Supply Voltage Range . . . . . . . . . . | $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ |
| Quiescent Current, maximum . . . . . . . Power Consumption, 10 kHz Sampling | $\begin{aligned} & +5,-2 \overline{m A} \\ & 7.5 \mathrm{~mW} \end{aligned}$ | $\begin{aligned} & +5,-2 \overline{m A} \\ & 7.5 \mathrm{~mW} \end{aligned}$ | $\begin{aligned} & +5,-2 \bar{m} \mathrm{~A} \\ & 7.5 \mathrm{~mW} \end{aligned}$ | $\begin{aligned} & \mp 5,-2 \bar{m} \mathrm{~A} \\ & 7.5 \mathrm{~mW} \end{aligned}$ |
| PHYSICAL/ENVIRONMENTAL |  |  |  |  |
| Operating Temp. Range, Standard Models . | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temp. Range . | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $-65^{\circ} \mathrm{C}$ to |
| Package . | 16 Pin DIP | 28 Pin DIP | 16 Pin DIP | 28 Pin DIP |
| FOOTNOTES: |  |  |  |  |
| 1. The digital inputs are the channel address inputs and the inhibit input. <br> 2. To drive from DTLTTL circuits, 1 K pull-resistors to +5 V are recommended. With models MX-1606 and MXD-807, pin 13 should be left open. <br> 3. For $a+6.0 \mathrm{~V}$ threshold with models MX-1606 and MXD-807, pin 13 is connected to +10 V . <br> 4. With a load impedance of $>100$ megohms in parallel with 2 pF . |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

PIN CONNECTIONS


NOTES:
NOTES:
CA CHANNEL ADDRESS
$V_{S}$ SUPPLY VOLTAGE
V V REFERENCE VOLTAGE


CHANNEL ADDRESSING

MX-1606

| 8 | 4 | 2 | 1 | INHIB. | ON <br> CHANNEL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $\times$ | 0 | NONE |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 2 |
| 0 | 0 | 1 | 0 | 1 | 3 |
| 0 | 0 | 1 | 1 | 1 | 4 |
| 0 | 1 | 0 | 0 | 1 | 5 |
| 0 | 1 | 0 | 1 | 1 | 6 |
| 0 | 1 | 1 | 0 | 1 | 7 |
| 0 | 1 | 1 | 1 | 1 | 8 |
| 1 | 0 | 0 | 0 | 1 | 9 |
| 1 | 0 | 0 | 1 | 1 | 10 |
| 1 | 0 | 1 | 0 | 1 | 11 |
| 1 | 0 | 1 | 1 | 1 | 12 |
| 1 | 1 | 0 | 0 | 1 | 13 |
| 1 | 1 | 0 | 1 | 1 | 14 |
| 1 | 1 | 1 | 0 | 1 | 15 |
| 1 | 1 | 1 | 1 | 1 | 16 |


| 4 | 2 | 1 | INHIB. | OHANNEL |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 6 |
| 1 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 8 |


| 2 | 1 | INHIB. | CHANNEL |
| :---: | :---: | :---: | :---: |
| $\times$ | $X$ | 0 | NONE |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 2 |
| 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 4 |

1. The transfer accuracy of these multiplexers depends on both the source resistance and the load resistance. With zero source resistance, and assuming 2 K ohms maximum channel ON resistance, the load impedance should be at least 20 megohms to achieve $0.01 \%$ accuracy. In practice, it is recommended that a load impedance of at least 100 megohms be used to minimize errors. This can be done by using a good high-gain, high-CMR operational amplifier as a buffer (such as DATEL's AM-462). Source resistance should be kept as low as possible so that accuracy is not affected; less than 1 K ohms is recommended. Higher source resistance, in addition to affecting accuracy, will degrade the settling time of the multiplexer.
2. For differential operation, two buffer amplifiers or a good quality instrumentation amplifier (such as DATEL's AM-201) should be used. To maintain high CMR, source impedance unbalance should be kept to a minimum, the highest possible load impedance should be used, and an amplifier with high CMR should be chosen.
3. The maximum analog input overvoltage for these models is $\pm[\mathrm{Vs}+20 \mathrm{~V}]$. Maximum logic input overvoltage is $\pm[\mathrm{Vs}$ +4 V ].
4. Channel expansion is accomplished using the inhibit input of the multiplexer. A logic " 0 " on this input disables the multiplexer. The expansion technique shown in the diagram applies to all of the multiplexer models.
5. The reference terminal $\left(\mathrm{V}_{\mathrm{R}}\right)$ sets the noise immunity level of the input logic for models MX-1606 and MXD-807. In most cases this terminal is left open (TTL inputs). For higher level inputs ( +6 V minimum), this terminal should be connected to +10 V dc. When addressing from DTL/TTL logic, use 1 K ohm pull-up resistors to the +5 V dc supply.

## EXPANSION TO 64 CHANNELS



## PERFORMANCE GRAPHS

BREAK-BEFORE-MAKE DELAY (t OPEN)


100 nsec/DIV.

LEAKAGE CURRENT VS. TEMP.


SUPPLY CURRENT VS. SAMPLING FREQUENCY


SAMPLING FREQUENCY (Hz)

CROSSTALK VS. FREQUENCY OF INPUT SIGNAL

input signal frequency ( $\mathbf{H z}$ )

SETTLING TIME VS. SOURCE RESISTANCE (20V STEP)


SOURCE RESISTANCE ( $\mathbf{R}_{\mathbf{S}}$ ) in KILOHMS

NORMALIZED ON RESISTANCE VS. SUPPLY VOLTAGE


## ORDERING INFORMATION

MODEL NO.
MX-808
MX-1606
MXD-409
MXD-807

CHANNELS
8 S.E.
16 S.E.
4 Diff.
8 Diff.

OPERATING TEMP. RANGE $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## FEATURES

- 800 Nanoseconds settling time
- Programmable input mode
- Break-before-make switching
- Dielectrically isolated CMOS
- TTL/CMOS-compatible


## GENERAL DESCRIPTION

The MX-1616 and MX-818 are high-speed, high performance analog multiplexers manufactured with a dielectrically isolated CMOS process. Both devices achieve transfer accuracies of $0.01 \%$ at channel sampling rates of up to 1.25 MHz over $\pm 10 \mathrm{~V}$ signal ranges. These multiplexers are ideal for high-speed, multi-channel, data acquisition systems where the multiplexer operates into a high impedance load such as a sample-hold, buffer amplifier or instrumentation amplifier. Channel ON resistance is $750 \Omega$ maximum at $+25^{\circ} \mathrm{C}$ and only $1 \mathrm{~K} \Omega$ maximum over the full operating temperature range. The channel OFF Output Leakage current is typically only 35 pA for the MX-1616 and 100 pA for the MX-818.
A unique feature of these circuits is the ability of the user to program their inputs for either single-ended or differential operation. The MX-1616 is user programmable either as a single ended 16 -channel or as a differential 8-channel multiplexer while the MX-818 is user programmable either as a single-ended 8 -channel or as a differential 4-channel multiplexer.
Digital inputs are user selectable for either TTL or CMOS compatibility. The proper channel is addressed by means of a 3- or 4 -bit binary word. An inhibit function enables or disables the entire device, permitting expansion of the number of channels by using several devices together. Another important feature of these devices is the use of break-before-make switching to insure that no two channels are ever momentarily shorted together.
These multiplexers are packaged in 18 -pin and 28 -pin ceramic DIP's. Commercial versions operate over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operating temperature range.

CAUTION: These multiplexers are CMOS devices and should be handled with antistatic precautions until installed in a circuit with anti-static return paths.


| ABSOLUTE MAXIMUM RATINGS MX-1616 | MX-818 |
| :---: | :---: |
| Voltage Between Supply <br> Pins . . . . . . . . . . . . . . . . . . . 33V | * |
| Analog Input Voltage ....... $\pm\left(\mathrm{V}_{\mathrm{s}}+2 \mathrm{~V}\right)$ Digital Input Voltage: | ${ }^{*}{ }^{*}$ |
| $\begin{aligned} \text { TTL'.................... } & \text { CA3 }=\left(-V_{S}-2 V\right) \\ & -6 V<\text { Logic "1") } \\ & <+6 \mathrm{~V} \end{aligned}$ | $\mathrm{CA2}=\left(-\mathrm{V}_{S}-2 \mathrm{~V}\right)$ |
|  | * |
| Package Dissipation, maximum . . . . . . . . . . . . . 1200 mW | 725 mW |

## FUNCTIONAL SPECIFICATIONS

Typical at $+\mathbf{2 5}{ }^{\circ} \mathrm{C}, \pm \mathbf{1 5 V}$ dc supplies, unless otherwise noted.

| ANALOG INPUTS MX-1616 | MX-818 |
| :---: | :---: |
|  | 8 Single-Ended 4 Differential <br> 50 pA <br> 100 pA <br> 100 pA <br> 1.9 pF <br> 10 pF |
| DIGITAL INPUTS |  |
| ```Logic " 0'" Threshold, maximum: TTL . . . . . . . . . + 0.8V CMOS . . . . . . . + +0.3V Logic "1'" Threshold, minimum: TTL .......... . +2.4V CMOS ........ 0.7 (Logic sup.) Input Leakage Current, maximum: High ......... 1 / A Low .......... 25 \muA Channel Address Coding .... 4 Bits Channel Inhibit, All Channels OFF . . . . . . . Logic "0"``` | $20 \mu \mathrm{~A}$ <br> 3 Bits |
| PERFORMANCE |  |
| Transfer Error, maximum . . . 0.01\% <br> Settling Time, <br> 10 V step to $0.1 \%$. . . . . . 250 nsec. <br> 10 V step to $0.01 \%$. . . . . . 800 nsec. <br> Access Time, maximum . . . . 150 nsec. 4 <br> Enable Delay <br> ''ON', maximum . . . . . . . 150 nsec. <br> Enable Delay <br> 'OFF', maximum . . . . . . . 125 nsec. <br> Break Before Make Delay ... 20 nsec. | $125 \text { nsec. } 5$ |
| POWER REQUIREMENTS |  |
| ```Rated Power Supply Voltage . . . . . . . . . . }1515\textrm{V Quiescent Current maximum ............ }\pm30\textrm{mA Power Dissipation, maximum .............. . 900 mW``` | $\begin{aligned} & \pm 18 \mathrm{~mA} \\ & 540 \mathrm{~mW} \end{aligned}$ |


| PHYSICAL/ENVIRONMENTAL | MX-1616 | MX-818 |
| :---: | :---: | :---: |
| Operating Temp. Range: C Suffix | $\text { to }+70^{\circ} \mathrm{C}$ | * |
| Storage Temperature Range <br> Package $\qquad$ |  | 18 Pin DIP |
| - Same specification as column 1. |  |  |
| FOOTNOTES: |  |  |
| 1. For TTL compatibility, the Logic Select pin (MX-1616 Pin 13, MX-818 Pin 8 ) is <br> 2. groundec or left open. <br> 2. For CMOS compatibility, the Logic Select Pin (MX- 1616 Pin 13 , MX- 818 Pin 8 ) <br> is tied to the system Logic Supply. <br> 3. Vin $= \pm 10 \mathrm{~V}$, lout $=-100 \mu \mathrm{~A}$. |  |  |
|  |  |  |
|  |  |  |
| 4. 200 nseconds maximum at full rated operating temperature. |  |  |

## TECHNICAL NOTES

1. The transfer accuracy of the MX-1616 and MX-818 depends upon both the source and the load resistance. With zero source resistance and assuming $1 \mathrm{~K} \Omega$ maximum channel on resistance the load impedance must be at least $10 \mathrm{M} \Omega$ to achieve $0.01 \%$ accuracy. This can be done by using a good high gain, high CMR operational amplifier as a buffer (such as DATEL's AM-410). Source resistance should be kept as low as possible so that accuracy or settling time are not degraded. Less than $500 \Omega$ is recommended.
2. For differential operation, two buffer amplifiers or a good instrumentation amplifier (such as DATEL's AM-551) should be used. To maintain high CMR, source impedance unbalance should be kept to a minimum, the highest possible load impedance should be used and an amplifier with high CMR should be chosen.
3. These devices have the added feature of being programmable for single-ended or differential operation. The MX-1616 is user programmed for single-ended 16-channel operation by connecting A out (Pin 28) to B out (Pin 2) and using CA3 (Pin 14) as a digital address input. To program the MX-1616 for differential 8-channel operation, CA3 (Pin 14) is simply connected to $-\mathrm{V}_{\mathrm{S}}$ (Pin 27). The MX-818 may be programmed as a single-ended 8-channel multiplexer by connecting Aout (Pin 18) to Bout (Pin 2) and using CA2 (Pin 9) as a digital input address, or as a differential 4-channel multiplexer by connecting CA2 (Pin 9) to $-\mathrm{V}_{\mathrm{S}}$ (Pin 17). Refer to the truth tables for channel addressing information.
4. Both devices are selectable for either TTL or CMOS compatibility. For TTL compatibility, the Logic Select Pin (MX-1616 Pin 13, MX-818 Pin 8) is left open or grounded. For CMOS compatibility, the Logic Select Pin should be connected to the system Logic Supply.
5. Channel expansion is accomplished by the use of the inhibit input of the multiplexers. To expand the number of channels, use multiple multiplexers with the inhibit inputs connected to a decoder.

CONNECTION \& APPLICATION

MX-1616 - USED AS 16 CHANNEL MULTIPLEXER

\left.| USE CA3 AS DIGITAL |  |  | ON CHANNEL IO |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDRESS INPUT |  |  |  |  |$\right]$

MX-1616 - USED AS DUAL 8 CHANNEL MULTIPLEXER

| CONNECT CA3 TO <br> - $V$ SUPPIY |  |  | ON CHANNEL TO |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 1 | 0 | INHIB. | OUTPUT <br> A | OUTPUT <br> B |
| X | X | x | 0 | NONE | NONE |
| 0 | 0 | 0 | 1 | 1 A | 1 B |
| 0 | 0 | 1 | 1 | 2 A | 2 B |
| 0 | 1 | 0 | 1 | 3 A | 3 B |
| 0 | 1 | 1 | 1 | 4 A | 4 B |
| 1 | 0 | 0 | 1 | 5 A | 5 B |
| 1 | 0 | 1 | 1 | 6 A | 6 B |
| 1 | 1 | 0 | 1 | 7 A | 7 B |
| 1 | 1 | 1 | 1 | 8 A | 8 B |

PIN CONNECTIONS


NOTES:
CA CHANNEL ADDRESS
VS SUPPLY VOLTAGE
SUPPLY VOLTAGE LS LOGIC SELECT
NC NO CONNECTION

MX-818 - USED AS 8 CHANNEL MULTIPLEXER

| USE CA2 AS DIGITAL <br> ADDRESS INPUT |  |  | ON CHANNEL TO |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 1 | 0 | INHIB. | OUTPUT <br> A | OUTPUT <br> B |
| X | X | x | 0 | NONE | NONE |
| 0 | 0 | 0 | 1 | 1 A | - |
| 0 | 0 | 1 | 1 | 2 A | - |
| 0 | 1 | 0 | 1 | 3 A | - |
| 0 | 1 | 1 | 1 | 4 A | - |
| 1 | 0 | 0 | 1 | - | 1 |
| 1 | 0 | 1 | 1 | - | 2 |
| 1 | 1 | 0 | 1 | - | 3 |
| 1 | 1 | 1 | 1 | - | 4 |

MX-818 - USED AS DUAL 4 CHANNEL MULTIPLEXER

| CONNECT CA2 TO <br> - <br> - <br> SUPPLY |  | ON CHANNEL TO |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{0}$ | INHIB. | OUTPUT <br> A | OUTPUT <br> B |
| X | X | 0 | NONE | NONE |
| 0 | 0 | 1 | 1 | 1 B |
| 0 | 1 | 1 | 2 | 2 B |
| 1 | 0 | 1 | 3 | 3 B |
| 1 | 1 | 1 | 4 | $4 B$ |



## APPLICATION



NOTE: This application diagram shows a high-speed data acquisition system with 8 differential inputs and 12 -bit resolution that utilizes the MX-1616. If the control logic is timed so that the sample-hold-A/D section is converting one analog value while the mux-amplifier section is allowed to settle to the next input value, throughput rates greater than 156 KHz can be achieved. The MX-1616 is used with Datel's AM-543, a high speed digitally programmable gain amplifier, the ADC-817A, a 12-bit hybrid A/D with a 2 microsecond conversion rate, and the SHM-6, a $0.01 \%$, 1 microsecond hybrid sample-hold.


NOTE: The switches in a CMOS multiplexer will conduct equally well in either direction, making it feasible to use them as single input-selected multiple output switches. The circuit shown is capable of sample rates of 78 KHz for inputs of $\pm 10 \mathrm{~V}$. The MX-1616 is used with Datel's DAC-HK12, a 12 bit hybrid D/A with input registers and the SHM-LM-2, a low cost monolithic sample-hold.

## ACTIVE FILTERS



## FEATURES

- Output 2.5Vrms $\pm 0.5 \%$ accuracy - 500mV ~20Vp-p wide amplitude range - Single inline Hybrid package


## GENERAL DESCRIPTION

FLJ-ACO1 is an accessory of FLJ-D1, D2 and DC to build a digital programmable oscillator which is controlled with 3 digits of BCD logic input. The setting method, set frequency accuracy and TC depend on FLJ-D1, D2 and DC which are to be used with this FLJ-ACO1, but the specifications related to output voltage such as output voltage accuracy, stability and amplitude TC are determined with the FLJ-ACO1. The output voltage is trimmed internally to provide $2.5 \mathrm{Vrms} \pm 0.5 \%$ output. With connections of the pins so assigned, 20Vp-p ( $\$ 50 \mathrm{kHz}$ ) output is available. Other intermediate output amplitude is also available by adding external resistors. Oscillation frequency range is 100 Hz to 100 kHz . This range is widened toward lower and higher frequency ranges once a few external components are used.


BLOCK DIAGRAM (Fig.1)

PIN CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | Rq | 11 | OUTPUT PROTECTION |
| 2 | LOOP OUTPUT | 12 | COMPENSATION 1 |
| 3 | GND | 13 | SUB $\left(-90^{\circ}\right)$ OUTPUT |
| 4 | $+15 V$ Supply | 14 | COMPENSATION 3 |
| 5 | $-15 V$ Supply | 15 | MAIN OUTPUT |
| 6 | NC | 16 | - Vref IN |
| 7 | NC | 17 | COMPENSATION 2 |
| 8 | NC | 18 | OUTPUT RANGE 1 |
| 9 | NC | 19 | OUTPUT RANGE 2 |
| 10 | Cext | 20 | - Vref OUT |

DO NOT CONNECT NC PINS TO ANY. PIN 14 SHOULD BE LEFT OPEN NORMALLY

## SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}$, with $\pm 15 \mathrm{~V}$ power supplies unless otherwise specified.

| ABSOLUTE RATINGS |  |
| :---: | :---: |
| Power Supply Voltage ( $\pm$ Vs) . . | $\pm 18 \mathrm{~V}$ |
| Signal Input (Pin 13) | $\pm \mathrm{Vs}$ |
| Detector Input (Pin 15) | $\pm \mathrm{Vs}$ |
| OUTPUT |  |
| Output Voltage | 2.5Vrms normal *1 |
| Voltage Range $\leqq 100 \mathrm{kHz}$ | 500 mVrms to 2.5 Vrms |
| $\leqq 50 \mathrm{kHz}$ | 500 mVrms to 20Vp-p |
| Voltage Set Accuracy | $\pm 0.5 \%$ max. |
| Amplitude TC | $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Output Resistance | $5 \Omega$ max. |
| Distortion ...... | 0.01\%@10kHz |
| Sub Output | $-90^{\circ}$ phase of Main Output |
| FREQUENCY |  |
| Frequency Range | 100 Hz to 100 kHz *2 |
| Frequency Set Error | $\pm 0.1 \%$ |
| Setting Method | BCD 3 digits |
| POWER SUPPLIES \& ENVIRONMENT |  |
| Supply Voltage . . . . . . . . . . . . . . | $\pm 15 \mathrm{~V} \pm 10 \%$ |
| Supply Current . . . . . . . . . . . . . . . | +14mA, -24mA |
| Operating Temperature Range | $-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage Temperature Range . . . . . | $-30^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |
| Operating/Storage Humidity . . . . . . | 10\% to 95\%/80\% RH |

*1. 20Vp-p with pin connections, other voltage output ranges are available with the use of external components.
*2. Expandable to wider range with the use of external components.

## TECHNICAL NOTES

1. Oscillation frequency range varies depending on the Digital Tuneable Filter to be used with FLJ-ACO1.
FLJ-D1 $1 \mathrm{~Hz} \sim 1.599 \mathrm{kHz}$
FLJ-D2 $100 \mathrm{~Hz} \sim 159.9 \mathrm{kHz}$
FLJ-DC Determined by external capacitors
Any model can be used being connected as shown in Figure 3 to get the performance that meets the values shown on the specifications at the frequency range of 100 Hz to 100 kHz for 2.5 Vrms output amplitude and 100 Hz to 50 kHz for $20 \mathrm{Vp}-\mathrm{p}$ output.
2. FLJ-DC needs two external capacitors. The relationship between capacitance and oscillation frequency fc is:

$$
\mathrm{fc}=\frac{\mathrm{N}}{20 \cdot \text { Cext }} \quad \mathrm{fc}: \mathrm{Hz}, \text { Cext: } \mu \mathrm{F}
$$

For example, once Cext of $0.005 \mu \mathrm{~F}$ and $N$ of 1000 are given, fc shall be 10 kHz . Therefore, with N of 1 to 1599 , fc can be set at any frequency of 10 Hz to 15.99 kHz range with BCD logic inputs.
3. Expansion to higher frequency range:
The maximum frequency is 50 kHz for 20Vp-p output even if FLJ-D2 is used. Connect Pin 11 of both FLJDC and FLJ-ACO1 together to expand the oscillation frequency range to higher levels. Up to 100 kHz of frequency range is obtained for 20 Vp-p amplitude even though distortion ratio is slightly derated as the protection circuit in FLJ-ACO1 works. Up to 159.9 kHz of oscillation shall be available for 2.5 Vrms output with the same connection.
4. Expansion to lower frequency range: Distortion at lower frequency range shall be improved with the addition of a few external components. See Figs. 7, 8 and 9.
a. With FLJ-D1 ( 1 Hz to 1.599 kHz ): Connect as shown in Fig. 4. As little as $0.01 \%$ distortion can be attained at 4 Hz oscillation. See Fig. 7.
b. With FLJ-DC, Cext=5000pF: Figure 5 shows the circuit with which 10 Hz to 15.99 Hz oscillation range can be achieved. Distortion at 10 Hz shall be improved to $0.005 \%$. See Fig. 8.
5. Adjustment of output voltage:

Normal 2.5 Vrms output voltage is obtained with SW1 of Fig. 3 open and $20 \mathrm{Vp}-\mathrm{p}$ is obtained with SW1 closed. For other output voltage, follow Fig. 6 and the following equation.

$$
R=\frac{1111}{\mathrm{Vo}(\mathrm{rms})}(k \Omega)
$$

The range of Vo is 0.5 Vrms to 20 Vp-p.

TYPICAL CONNECTION (Fig.3)


Note 1. Open SW1 and SW2 for 2.5 VmS output. Close SW1 and SW2 for 20Vp-p output. 2. Two Cext are required for FlJ-DC.

LOGIC INPUT FOR FLJ-D

| Logic Input |  |  | Oscillation F (Hz) |  |  |
| :---: | ---: | ---: | ---: | :---: | :---: |
| MSD LSD | Dec. | FLJ-D1 | FLJ-D2 | FLJ-DC |  |
| 000000000001 | 1 | 1 | 100 | 10 |  |
| 000000000010 | 2 | 2 | 200 | 20 |  |
| 000000000100 | 4 | 4 | 400 | 40 |  |
| 000000001000 | 8 | 8 | 800 | 80 |  |
| 000000010000 | 10 | 10 | 1 k | 100 |  |
| 000000100000 | 20 | 20 | 2 k | 200 |  |
| 000001000000 | 40 | 40 | 4 k | 400 |  |
| 000010000000 | 80 | 80 | 8 k | 800 |  |
| 000100000000 | 100 | 100 | 10 k | 1 k |  |
| 001000000000 | 200 | 200 | 20 k | 2 k |  |
| 010000000000 | 400 | 400 | 40 k | 4 k |  |
| 100000000000 | 800 | 800 | 80 k | 8 k |  |
| 100100000000 | 900 | 900 | 90 k | 9 k |  |
| 101000000000 | 1000 | 1000 | 100 k | 10 k |  |
| 110000000000 | 1200 | 1200 | 120 k | 12 k |  |
| 111000000000 | 1400 | 1400 | 140 k | 14 k |  |
| 111100000000 | 1500 | 1500 | 150 k | 15 k |  |
| 111110011001 | 1599 | 1599 | 159.9 k | 15.99 k |  |

FLJ-D1 FOR LOWER FREQUENCY (Fig.4)


FLJ-DC FOR LOWER FREQUENCY (Fig.5)


Note: FLJ-DI or FLJ-DC with 5000pF of Cext for lower then 10Hz oscillation, use one of these circuits.

OUTPUT VOLTAGE ADJUSTMENT (Fig. 6)



DISTORTION vs. FREQUENCY (Fig.8) With FW-DC, Cext $=5000 \mathrm{pF}$, technical note 4b.
(1) 20 V p-p, no external component (2) 2.5 V rms , no external components (3) 2.5 V rms, $\mathrm{Cc}=1 \mu \mathrm{~F}$ only (4) 2.5 V rms, with all components of Fig. 5


DISTORTION vs. FREQUENCY (Fig. 9)
With FlJ-DC, Cext $=500 \mathrm{pF}, 2.5 \mathrm{~V} r \mathrm{~ms}$, no external component (1) $\mathrm{SW}_{2}$ of Fig. 3 closed (2) $\mathrm{SW}_{2}$ of Fig. 3 open


DISTORTION AT LOWER FREQUENCY (Fig.10)
With FLJ-D1
(1)No external component (2)With all components of Fig. 4

fc ACCURACY AT LOWER FREQUENCY (Fig. 11) With FlJ-D1
$\begin{array}{lll}\text { (1) With all components of Fig. } 4 & \text { (2)No external component }\end{array}$


OUTPUT VOLTAGE VARIANCE vs. FREQUENCY (Fig.12)
With FLلD-D2, 10kHz base
(1) $20 \mathrm{Vp-p}$ (2) 1 V mms (3)2.5Vrms


## FEATURES

- Cutoff frequency of resistor tuneable filters can be set with BCD logic.
- Single Inline Hybrid.
- Small Size, Low Cost.


## GENERAL DESCRIPTION

FLJ-ACR series are logic controlled resistor networks. They are designed to be used with resistor tuneable filters such as FLJ-UR series.
Four separate resistor networks are included in one package. One network consists of four resistors such as $R, R / 2$, $R / 4$ and $R / 8$. The value of $R$ in FLJ-ACR1 is $1.59 \mathrm{M} \Omega$ while that of FLJ-ACR2 is $159 \mathrm{k} \Omega$.
A combination of an FLJ-ACR and an FLJ-UR makes it possible to make a filter whose cutoff frequency or center frequency is set with BCD logic. It is also possible to use this resistor network in the negative feedback loop of an amplifier circuit and control the gain with BCD logic.


BLOCK DIAGRAM (Fig.1)

## MECHANICAL DIMENSIONS (Fig. 2) INCHES(mm)

PIN SECTION $0.02 \times 0.01(0.5 \times 0.25)$


FLJ-UR Series List

| Model No. | fc Range | No. of Pole | Type |
| :---: | :---: | :---: | :---: |
| FLJ-UR4LA1 | $40 \mathrm{~Hz} \sim$ | 4 | LP, Butt. |
| FLJ-UR4LB1 |  | 4 | LP, Cheb. |
| FLJ-UR4HA1 |  | 4 | HP, Butt. |
| FLJ-UR4HB1 |  | 4 | HP, Cheb. |
| FLJ-UR2LH1 |  | 2 | LP/HR, Butt. |
| FLJ-UR1BA1 |  | 1 pair | BP, Butt. |
| FLJ-UR2BA1 |  | 2 pair | BP, Butt. |
| FLJ-UR2EA1 |  | 2 pair | BE, Butt. |
| FLJ-UR4LA2 | $400 \mathrm{~Hz} \underset{20 \mathrm{KHz}}{\sim}$ | 4 | LP, Butt. |
| FLJ-UR4LB2 |  | 4 | LP, Cheb. |
| FLJ-UR4HA2 |  | 4 | HP, Butt. |
| FLJ-UR4HB2 |  | 4 | HP, Cheb. |
| FLJ-UR2LH2 |  | 2 | LP/HP, Butt. |
| FLJ-UR1BA2 |  | 1 pair | BP, Butt. |
| FLJ-UR2BA2 |  | 2 pair | BP, Butt. |
| FLJ-UR2EA2 |  | 2 pair | BE, Butt. |

$\begin{array}{ll}\text { LP: Lowpass } & \text { BE: Bandelimination } \\ \text { HP: Highpass } & \text { Butt:: Butterworth }\end{array}$
BP.

Butt.: Butterworth
Cheb.: Chebychev

## SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{VDC}$ power supplies unless otherwise specified.

## ABSOLUTE RATINGS

Power Supply Voltage ( $\pm$ Vs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 18 \mathrm{~V}$
Input Signal Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm$ Vs
Control Logic Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $+5.5 \mathrm{Vmax} ., ~-0.5 \mathrm{~V}$ min.

## FREQUENCY SET MODE

BCD 1 Digit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 15
BCD 1 Digit +1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 to 16

## FREQUENCY SET RANGE (WITH FLJ-UR) Unit: Hz

a. FLJ-ACR1 OR ACR2 SINGLE USE

| FLJ-UR Suffix |  | -1 (Low Range) |  | -2 (High Range) |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Frequency Set Mode |  | BCD | BCD +1 | BCD | BCD +1 |
| FLJ-ACR1 | From | $0^{*}$ | 10 | $0^{*}$ | 100 |
|  | To | 150 | 160 | 1.5 k | 1.6 k |
|  | Resolution | 10 | 10 | 100 | 100 |
| FLJ-ACR2 | From | $0^{*}$ | 100 | $0^{*}$ | $1 \cdot \mathrm{k}$ |
|  | To | 1.5 k | 1.6 k | 15 k | 16 k |
|  | Resolution | 100 | 100 | 1 k | 1 k |

## b. FLJ-ACR1 AND ACR2 PARALLEL USE

| FLJ-UR Suffix |  | -1 (Low Range) |  |  | -2 (High Range) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency | -ACR2 | BCD | BCD | $B C D+1$ | BCD | BCD | BCD+1 |
| Set Mode | -ACR1 | BCD | $\mathrm{BCD}+1$ | BCD | BCD | BCD +1 | BCD |
| From |  | 0* | 10 | 100 | 0* | 100 | 1k |
| To |  | 1.59k | 1.60k | 1.69k | 15.9k | 16.0k | 16.9k |
| Resolution |  | 10 | 10 | 10 | 100 | 100 | 100 |

*Output saturates at 11VDC with zero logic code input.

## PERFORMANCE

Frequency Set Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 1 \%$ or less

| CONTROL CHARACTERISTICS Logic Code ........... BCD 1 digit ( $1,2,4,8$ ) |  |
| :---: | :---: |
| Logic and Level | $\begin{aligned} & 7 \dddot{O} \text { or Open: OFF } \end{aligned}$ |
| POWER SUPPLIES AND ENVIRONMENT |  |
| Power Supply (Operating Range) | $\pm 15 \mathrm{~V}( \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V})$ |
| Current | $+6.2 \mathrm{~mA},-1.2 \mathrm{~mA}$ |
| Operating Temperature Range | 0 to $70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-30^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |
| Operating Humidity Range | 10\% to 95\% RH |
| Storage Temperature Range | 10\% to 80\% RH |

## TECHNICAL NOTES

1. FLJ-ACR1 and FLJ-ACR2 contain four separate resistor networks which are controlled by common logic inputs. There are two types of FLJ-UR's (resistor tuneable filters) which are to be connected with FLJ-ACR's to build BCD Logic Programmable Filters. One type such as FLJ-UR2LH or FLJUR1BA requires two external resistors while all other FLJJUR's require four external resistors to set a cutoff frequency. Therefore, one FLJ-ACR can control two FLJ-UR2LH's or FLJUR1BA's. See Fig. 3.
2. Typical examples of connection are shown in Figs. 4a, 4b, 5a and 5b. Such connections shown in Figs. 4a and 4b generate a problem at the time when an input logic code " 0000 " is given because no resistor is selected as an external resistor of FLJ-UR's. The filter output is saturated at approximately 11VDC with zero logic code input. The merit of these modes of connection is that the digital code corresponds to the value of fc directly.
Figs. 5 a and 5 b illustrate $\mathrm{BCD}+1$ mode of connections. The lowest end frequency is obtained with the input code of " 0000 " and no output saturation takes place even with zero code logic input. See Table 1.
3. Figs. $6 \mathrm{a}, 6 \mathrm{~b}$ and 6 c illustrate the connections how to program fc in two digits range. See Table 2.
4. FLJ-ACR1, -ACR2 are designed as accessories of FLJ-UR series resistor tuneable filters. FLJ-ACR can be used as external resistors of operational amplifier circuits to build a programmable gain amplifier.

## TYPICAL CONNECTION (Fig.3)



## BCD MODE CONNECTION (Fig.4a)



BCD MODE CONNECTION(Fig. 4b)


BCD +1 MODE CONNECTION (Fig.5a)


BCD+1 MODE CONNECTION (Fig.5b)


## BCD \& BCD MODE CONNECTION (Fig.6a)



BCD \& BCD + 1 MODE CONNECTION (Fig.6b)


FLJ-ACR1


BCD + 1 \& BCD MODE CONNECTION (Fig.6c)



FLJ-ACR1 OR ACR2 SINGLE USE, SET FREQUENCY (Table 1)

| FLJ-UR Suffix |  | FLJ-ACR1 |  |  |  | FLJ-ACR2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -1 |  | -2 |  | -1 |  | -2 |  |
|  | ogic | fc(Unit: Hz) |  |  |  |  |  |  |  |
| Dec. | BCD | Fig. 4 | Fig. 5 | Fig. 4 | Fig. 5 | Fig. 4 | Fig. 5 | Fig. 4 | Fig. 5 |
| 0 | 0000 | - | 10 | - | 100 | - | 100 | - | 1 k |
| 1 | 0001 | 10 | 20 | 100 | 200 | 100 | 200 | 1 k | 2 k |
| 2 | 0010 | 20 | 30 | 200 | 300 | 200 | 300 | 2 k | 3 k |
| 3 | 0011 | 30 | 40 | 300 | 400 | 300 | 400 | 3 k | 4 k |
| 4 | 0100 | 40 | 50 | 400 | 500 | 400 | 500 | 4 k | 5 k |
| 5 | 0101 | 50 | 60 | 500 | 600 | 500 | 600 | 5 k | 6 k |
| 6 | 0110 | 60 | 70 | 600 | 700 | 600 | 700 | 6 k | 7 k |
| 7 | 0111 | 70 | 80 | 700 | 800 | 700 | 800 | 7 k | 8 k |
| 8 | 1000 | 80 | 90 | 800 | 900 | 800 | 900 | 8 k | 9 k |
| 9 | 1001 | 90 | 100 | 900 | 1 k | 900 | 1 k | 9 k | 10 k |
| 10 | 1010 | 100 | 110 | 1 k | 1.1 k | 1 k | 1.1 k | 10 k | 11 k |
| 11 | 1011 | 110 | 120 | 1.1 k | 1.2 k | 1.1 k | 1.2 k | 11 k | 12 k |
| 12 | 1100 | 120 | 130 | 1.2 k | 1.3 k | 1.2 k | 1.3 k | 12 k | 13 k |
| 13 | 1101 | 130 | 140 | 1.3 k | 1.4 k | 1.3 k | 1.4 k | 13 k | 14 k |
| 14 | 1110 | 140 | 150 | 1.4 k | 1.5 k | 1.4 k | 1.5 k | 14 k | 15 k |
| 15 | 1111 | 150 | 160 | 1.5 k | 1.6 k | 1.5 k | 1.6 k | 15k | 16 k |

FLJ-ACR1 \& ACR2 PARALLEL USE, SET FREQUENCY (Table 2 )

| FLJ-UR Suffix |  | -1 |  |  | -2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Input Logic } \\ & \text { Dec. } \quad \text { BCD } \end{aligned}$ |  | fc (Unit: Hz ) |  |  |  |  |  |
|  |  | Fig. 6a | Fig.6b | Fig. 6c | Fig.6a | Fig.6b | Fig. 6c |
| 0 | 00000000 | - | 10 | 100 | - | 100 | 1 k |
| 1 | 00000001 | 10 | 20 | 110 | 100 | 200 | 1.1 k |
| 2 | 00000010 | 20 | 30 | 120 | 200 | 300 | 1.2 k |
| 4 | 00000100 | 40 | 50 | 140 | 400 | 500 | 1.4 k |
| 8 | 00001000 | 80 | 90 | 180 | 800 | 900 | 1.8 k |
| 9 | 00001001 | 90 | 100 | 190 | 900 | 1 k | 1.9 k |
| 10 | 00010000 | 100 | 110 | 200 | 1 k | 1.1 k | 2.0 k |
| 20 | 00100000 | 200 | 210 | 300 | 2 k | 2.1 k | 3.0 k |
| 40 | 01000000 | 400 | 410 | 500 | 4 k | 4.1 k | 5.0 k |
| 80 | 10000000 | 800 | 810 | 900 | 8 k | 8.1 k | 9.0 k |
| 90 | 10010000 | 900 | 910 | 1000 | 9 k | 9.1 k | 10.0 k |
| 100 | 10100000 | 1000 | 1010 | 1100 | 10k | 10.1 k | 11.0 k |
| 110 | 10110000 | 1100 | 1110 | 1200 | 11 k | 11.1 k | 12.0 k |
| 120 | 11000000 | 1200 | 1210 | 1300 | 12 k | 12.1 k | 13.0 k |
| 130 | 11010000 | 1300 | 1310 | 1400 | 13 k | 13.1 k | 14.0 k |
| 140 | 11100000 | 1400 | 1410 | 1500 | 14 k | 14.1 k | 15.0 k |
| 150 | 11110000 | 1500 | 1510 | 1600 | 15k | 15.1 k | 16.0 k |
| 159 | 11111001 | 1590 | 1600 | 1690 | 15.9k | 16.0 k | 16.9 k |

FLJ-D1,D2,DC DIGITAL PROGRAMMABLE FILTER

## FEATURES

- Cutoff frequency is set by logic inputs.
- Lowpass, Highpass and Bandpass output functions are available simultaneously.
- Gain and Q are set by external components.
- High accuracy, high stability


## GENERAL DESCRIPTION

FLJ-D1, -D2 and -DC are digital programmable filters which can set the cutoff frequency and center frequency with 3 digit BCD inputs.
Two-pole lowpass, bandpass and highpass output functions are available simultaneously from three different outputs and notch function is available by combining these outputs to the uncommitted op amp.
To realize higher order filters, several filters can be cascaded. And to obtain higher performance of higher order filters, both Gain and Q are designed to be set with external components.


BLOCK DIAGRAM (Fig.1)

PIN CONNECTIONS (Table 1)

| FUNCTION | PIN |  | FUNCTION |
| :--- | :---: | :---: | :--- |
| INPUT (BP) | 1 | 40 | + Vs ( $+15 \mathrm{~V})$ |
| ANALOG GND | 2 | 39 | 5 V ZENER OUTPUT |
| INPUT (HP, LP) | 3 | 38 | VC(+5V) |
| ANALOG GND | 4 | 37 | DIGITAL GND |
| OUTPUT (HP) | 5 | 36 | ANALOG GND |
| ANALOG GND | 6 | 35 | NC |
| AMP. (+) INPUT | 7 | 34 | - Vs ( -15 V ) |
| AMP. (-) INPUT | 8 | 33 | NC |
| AMP. OUTPUT | 9 | 32 | LOGIC 800 |
| ANALOG GND | 10 | 31 | LOGIC 400 |
| Cext 1. | 11 | 30 | LOGIC 200 |
| NC | 12 | 29 | LOGIC 100 |
| OUTPUT (BP) | 13 | 28 | LOGIC 80 |
| ZERO ADJ. (HP. LP) | 14 | 27 | LOGIC 40 |
| NEG. FEEDBACK IN | 15 | 26 | LOGIC 20 |
| ANALOG GND | 16 | 25 | LOGIC 10 |
| Cext 2. | 17 | 24 | LOGIC 8 |
| NC | 18 | 23 | LOGIC |
| OUTPUT (LP) | 19 | 22 | LOGIC |
| ZERO ADJ. (BP) | 20 | 21 | LOGIC |

DO NOT CONNECT NC PINS TO OTHERS.

## SPECIFICATIONS (Table 2)

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and +5 V supplies, gain of $-1, Q=\sqrt{2} / 2$ unless otherwise specified.

```
ABSOLUTE RATINGS
Power Supplies . . . . . . . . . \(\pm\) Vs : \(\pm 20 \mathrm{~V}, \mathrm{Vc}:+5.5 \mathrm{~V}\)
Control Logic Input . . . . . . . . . . . . . . . . . \(\pm \mathrm{VV}\)
Analog Input . . . . . . . . . . . . . . . . . . .
```



## ZENER OUTPUT (Fig.3)



## TECHNICAL NOTES

1. The cutoff frequency of lowpass and highpass, and the center frequency of bandpass filters can be set with three digit BCD, TTL compatible logic inputs. The MSD is hexadecimal. See table 1.
2. The cutoff frequency is shown as either one equation of the following:
$\mathrm{fc}=\frac{\mathrm{N}}{20 \cdot \mathrm{C}} \mathrm{Hz}, \quad \mathrm{C}: \mu \mathrm{F}, \mathrm{N}:$ Digital
Number
$f c=\frac{N}{2 \pi \cdot C \cdot R f} H z, C: F, R f: \Omega, N:$ Digital Number
$\mathrm{C}=50,000 \mathrm{pF}$ is contained in FLJ-D1 and $C=500 \mathrm{pF}$ is contained in FLJ-D2 respectively, while no capacitor is contained in FLJ-DC.
The fc's of each model are:
FLJ-D1 : fc $=\mathrm{N}$ or $\mathrm{fc}=\frac{\mathrm{N}}{2 \pi \cdot 5 \times 10^{-8} \cdot \mathrm{Rf}}$
FLJ-D2 : $\mathrm{fc}=100 \mathrm{~N}$ or $\mathrm{fc}=\frac{\mathrm{N}}{2 \pi \cdot 5 \times 10^{-10} \cdot \mathrm{Rf}}$
FLJ-DC : $\mathrm{fc}=\frac{\mathrm{N}}{20 \cdot \mathrm{C}}$ or $\mathrm{fc}=\frac{\mathrm{N}}{2 \pi \cdot \mathrm{Cext} \cdot \mathrm{Rf}}$
The value of Rf is $3.183 \mathrm{~K} \Omega$ for the programmed fc logic is 1,000 .
The value of Cext is calculated taking these factors into consideration.
3. Each logic input is connected to CMOS 4000 series internally. Then each input is pulled down with $100 \mathrm{~K} \Omega$ resistors. The use of $10 \mathrm{~K} \Omega$ pull-up resistors to +5 V is recommended when filters are programmed with TTL logic.
4. An independent +5 V zener diode is contained in the filter. The output voltage range of this diode is $+4.87 \mathrm{~V} \sim$ +5.12 V . The connection shown in Figure 3 is recommended if a filter is driven by $\pm 15 \mathrm{~V}$ supplies only.
5. Analog GND (Pin36) and logic GND (Pin37) are separated to be useful for universal applications. Connect grounds of $\pm 15 \mathrm{~V}$ and +5 V externally. No return current of the digital power supply should flow through the analog ground.
6. The use of $4.7 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ bypass capacitors for both $\pm 15 \mathrm{~V}$ and +5 V lines close to the module is highly recommended.

## LOGIC INPUT CODING TABLE (Table 3)

| Logic Input*1 |  |  | Decimal Number | fc (Cutoff Frequency) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (MSD) |  | (LSD) |  | FLJ-D1 | FLJ-D2 | FLJ-DC** |
| 0000 | 0000 | 0001 | 1 | 1 Hz | 100 Hz | 0.1 Hz |
| 0000 | 0000 | 0010 | 2 | 2 | 200 | 0.2 |
| 0000 | 0000 | 0100 | 4 | 4 | 400 | 0.4 |
| 0000 | 0000 | 1000 | 8 | 8 | 800 | 0.8 |
| 0000 | 0001 | 0000 | 10 | 10 | 1 KHz | 1 |
| 0000 | 0010 | 0000 | 20 | 20 | 2 | 2 |
| 0000 | 0100 | 0000 | 40 | 40 | 4 | 4 |
| 0000 | 1000 | 0000 | 80 | 80 | 8 | 8 |
| 0001 | 0000 | 0000 | 100 | 100 | 10 | 10 |
| 0010 | 0000 | 0000 | 200 | 200 | 20 | 20 |
| 0100 | 0000 | 0000 | 400 | 400 | 40 | 40 |
| 1000 | 0000 | 0000 | 800 | 800 | 80 | 80 |
| 1001 | 0000 | 0000 | 900 | 900 | 90 | 90 |
| 1010 | 0000 | 0000 | 1000 | 1000 | 100 | 100 |
| 1100 | 0000 | 0000 | 1200 | 1200 | 120 | 120 |
| 1110 | 0000 | 0000 | 1400 | 1400 | 140 | 140 |
| 1111 | 0000 | 0000 | 1500 | 1500 | 150 | 150 |
| 1111 | 1001 | 1001 | 1599 | 1599 Hz | 159.9 KHz | 159.9 Hz |

Note: '1. Logic $1=+5 \mathrm{~V}$
Logic $0=$ GND or OPEN
-2.IFLJ-DC needs external capacitors
These values are ones when two $0.5 \mu \mathrm{~F}$ are used as
external capacitors.

## GAIN AND Q

The gain and Q of this filter are set with the following equations.

1. Lowpass and highpass filters

Gain: $\quad \mathrm{G}=\frac{-1}{\mathrm{Rg}} \times 10^{4}(\mathrm{Rg}: \Omega)$
Q: $\quad Q=\frac{R g \cdot\left(R q+10^{4}\right)}{R q \cdot\left(2 R g+10^{4}\right)}$
$R g=10 K \Omega$ when $G=-1$. Then, $R q=\frac{10^{4}}{3 Q-1}$
Then, the following values are obtained:

|  | Q | Rq |
| :---: | :---: | :---: |
| Butterworth | 0.70711 | $8.918 \mathrm{~K} \Omega$ |
| Bessel | 0.57735 | $13.66 \mathrm{~K} \Omega$ |

See Figure 4 and 5 for "Amplitude/Phase vs. Frequency" characteristics.
2. Bandpass filter

Gain: $\quad \mathrm{G}=\frac{-1}{\mathrm{Rg}} \times 10^{4}(\mathrm{Rg}: \Omega)$
$\mathrm{Q}: \quad \mathrm{Q}=\frac{1+(1 / \mathrm{Rg}+1 / \mathrm{Rq}) \cdot 10^{4}}{2}$
$R g=10 K \Omega$ when $G=-1$. Then, $R q=\frac{10^{4}}{2(Q-1)}$
Then, the following values are obtained:

| Q | Rq |
| :---: | :---: |
| 2 | $5.00 \mathrm{~K} \Omega$ |
| 5 | $1.25 \mathrm{~K} \Omega$ |
| 10 | $556 \Omega$ |

See Figure 6 for reference.

## BUTTERWORTH HIGHPASS (Fig.4)



BUTTERWORTH LOWPASS (Fig.5)


6

BANDPASS (Fig. 6)


## APPLICATIONS

I. HIGHER ORDER LOWPASS AND HIGHPASS FILTERS

Several units of FLJ-D Series filters can be cascaded to realize higher order filters. Any model can be used to make Butterworth filters as the cutoff frequency of each stage is equal.
The use of FLJ-DC is recommended for other type of filters such as Chebyshev and Bessel because the cutoff frequency of each stage is different.
The value of external components are different at each stage. The Tables 7 and 8 show the values of $f n$ and Qn at each stage.
$=$ Design Example 1. $=$

- Higher Order Lowpass Filter/Basic Theory

Following points should be understood referring to the Figure 9.
a. Connections are the same either for Butterworth, Bessel or Chebyshev.
b. Each module is used as a two-pole filter in case of even order.
c. The first module is used as a one-pole filter and the rest are used as two-pole in case of odd order.
d. Even order filter: Input is given to Input \#2 ot Fig. 9. Output is either Output \#3, \#4 or \#5 depending on the number of order.
In case of sixth order filter, for example, 3 pieces of FLJ-D are used, input and output are Input \#2 and Output \#4 respectively.
Proper values of Rg1 ~Rg4, Rq1 ~Rq4 and Cext1~ Cext 4 are to be selected depending on filter type. See Table 4, 5, 6.
e. Odd order filter: Input is given to Input \#1 of Fig. 9. Output is either Output \#2, \#3, \#4. In case of fifth order filter, 3 pieces of FLJ-D are used, input is given to Input \#1, Output \#1 and Input \#2 are connected, output is taken from Output \#3.
f. The fc program logic lines are connected to each other of filter in equal ways.

- Higher Order Lowpass Filter/Calculation Example

To build 8th order, 0.05 dB ripple, Chebyshev filter using four FLJ-DC's.
Here, gain $=+1$, the cutoff frequency should be programmed between 10 Hz and 15.99 KHz .
a. Use 4 pieces of FLJ-DC.
b. Output is inverted at every 2nd order. Output becomes in phase with input at the final stage, in this case.
c. The relationship between the cutoff frequency and the external capacitors of FLJ-DC is shown in the following equation.
$\mathrm{fc}=\frac{\mathrm{N}}{20 \text { Cext }} \mathrm{N}:$ Digital Number $(1 \sim 1,599)$ Cext: $\mu \mathrm{F}$, fc:Hz
If digital range of $10 \mathrm{~Hz} \sim 15.99 \mathrm{KHz}$ is desired, fc is equal to 10 N .
$10 \mathrm{~N}=\frac{\mathrm{N}}{20 \mathrm{Cext}}$ then, Cext $=0.005 \mu \mathrm{~F}=5000 \mathrm{pF}$
d. Gain of each stage is -1 , then $G=-1 / \operatorname{Rg} \times 10^{4}$, then $\mathrm{Rg}=10 \mathrm{~K} \Omega$.
e. Refer to Table 7 and find out $f n=0.42170$ and $Q n=0.57503$ at the crossing point of " 8 Poles, 1 st stage" and "Chebyshev, 0.05 dB ripple".
These figures mean that the cutoff frequency of the 1st stage should be 0.42170 times of the total cutoff frequency, and that the Q of 1st stage should be 0.57503 respectively.
$0.42170 \mathrm{fc}=\frac{\mathrm{N}}{20 \mathrm{Cext}}$ here substitute $\mathrm{fc}=10 \mathrm{~N}$
then, $4.2170 \mathrm{~N}=\frac{\mathrm{N}}{20 \mathrm{Cext}}$ therefore, Cext $=0.011857 \mu \mathrm{~F}$ $=11857 \mathrm{pF}$
$R \dot{R q}=\frac{10^{4}}{3 Q-1}$ here $Q=0.57503$, therefore, $R q 1=13.7 \mathrm{~K} \Omega$.
f. Rqn and Cextn of 2nd, 3rd and 4th stages are calculated in similar ways. The Table 6 shows the results of the calculations.
= Design Example 2 =

- Higher Order Highpass Filter/Calculation Example

To build 8th order Butterworth highpass filter using FLJ-DC.
Gain should be +1 , the cutoff frequency range should be $10 \mathrm{~Hz} \sim 15.99 \mathrm{KHz}$.
a. Use 4 pieces of FLJ-DC. Gain of each stage is -1 and it becomes +1 at the final stage.
$\mathrm{G}=\frac{-1}{\mathrm{Rg}} \times 10^{4}$, therefore, $\mathrm{Rg}=10 \mathrm{~K} \Omega$.
b. See table 4 and obtain values of $f n$ and $Q n$ of each stage under 8th Butterworth.
$\mathrm{fc}=\frac{\mathrm{N}}{20 \mathrm{Cext}} \mathrm{N}:$ Digital Number $(1 \sim 1,599)$ Cext: $\mu \mathrm{F} \mathrm{fc}: \mathrm{Hz}$ The fn of each stage is 1 .
Therefore, $10 \mathrm{~N}=\frac{\mathrm{N}}{20 \mathrm{Cext}}$ then, Cext $=5000 \mathrm{pF}$
c. Gain is -1 at each stage.
$R q=\frac{10^{4}}{3 Q-1}$ substitute values of $Q n$ to obtain Rq of each stage.
The results are shown in Table 9. See Table 10 for Chebyshev highpass filter.

## II. BANDPASS FILTER

One-pole pair, two-pole pair and three-pole pair connections are shown in Figure 11. The values of external components are shown in Table 11.
III. BAND ELIMINATION FILTER

A band elimination (=notch) filter can be made using FLJ-D Series filters.
A non-inverting type which employs LP + HP method is shown in Figure 12.
An inverting type which employs 1-BP method is shown in Figure 13. It is recommended to use a non-inverting type for $Q \leqq 1$ and inverting type for $Q \geqq 1$ applications. A bandpass filter of higher order is shown in Figure 14.

LOWPASS \& HIGHPASS CONNECTIONS (Fig.7)


BANDPASS FILTER CONNECTIONS (Fig.8)


## HIGHER ORDER LOWPASS FILTER (Fig.9)



HIGHER ORDER HIGHPASS FILTER (Fig.10)


FLJ-D1, D2, DC

BUTTERWORTH, LOWPASS EXTERNAL COMPONENTS (Table 4)
(FLJ-DC, fc: $10 \mathrm{~Hz} \sim 15.99 \mathrm{KHz}, \mathrm{IGI}=1$ ) (See Fig. 9)

|  | 2 pole | 3 pole | 4 pole | 5 pole | 6 pole | 7 pole | 8 pole |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {ext }}$ |  | 5000pF |  | 5000pF |  | 5000pF |  |
| $\mathrm{C}_{\text {EXT1 }}$ | 5000pF | 5000pF | 5000pF | 5000pF | 5000pF | 5000pF | 5000pF |
| $\mathrm{C}_{\text {ExT2 }}$ |  |  | 5000pF | 5000 pF | 5000pF | 5000 pF | 5000pF |
| $\mathrm{C}_{\text {ExT }}$ |  |  |  |  | 5000pF | 5000pF | 5000pF |
| $\mathrm{C}_{\text {EXT4 }}$ |  |  |  |  |  |  | 5000pF |
| $\mathrm{R}_{61}$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{G}_{2}}$ | Rs | Rs | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{63}$ |  |  | Rs | Rs | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{G 4}$ |  |  |  |  | Rs | Rs | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{01}$ | $8.87 \mathrm{~K} \Omega$ | 4.99 K | $16.2 \mathrm{~K} \Omega$ | $11.8 \mathrm{~K} \Omega$ | $18.2 \mathrm{~K} \Omega$ | 15K $\Omega$ | $18.7 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{82}$ |  |  | $3.4 \mathrm{~K} \Omega$ | $2.61 \mathrm{~K} \Omega$ | $8.87 \mathrm{~K} \Omega$ | $6.98 \mathrm{~K} \Omega$ | $12.4 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\text {Q3 }}$ |  |  |  |  | $2.10 \mathrm{~K} \Omega$ | $1.74 \mathrm{~K} \Omega$ | $5.90 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{84}$ |  |  |  |  |  |  | $1.50 \mathrm{~K} \Omega$ |
| Input | \# 2 | \# 1 | \#2 | \#1 | \#2 | \# 1 | \#2 |
| Output | \#2 | \#2 | \# 3 | \#3 | \# 4 | \# 4 | \# 5 |

$R s=49.9 \Omega$

BESSEL, LOWPASS EXTERNAL COMPONENTS (Table 5)
(FLJ-DC, fc: $10 \mathrm{~Hz} \sim 15.99 \mathrm{KHz}, \mathrm{IGI}=1$ ) (See Fig.9)

|  | 2 pole | 3 pole | 4 pole | 5 pole | 6 pole | 7 pole | 8 pole |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{EXT}}$ |  | 3774 pF |  | 3323 pF |  | 2964 pF |  |
| $\mathrm{C}_{\mathrm{EXT1}}$ | 3924 pF | 3448 pF | 3491 pF | 3208 pF | 3112 pF | 2908 pF | 2807 pF |
| $\mathrm{C}_{\mathrm{EXT2}}$ |  |  | 3113 pF | 2844 pF | 2955 pF | 2739 pF | 2725 pF |
| $\mathrm{C}_{\mathrm{EXT3}}$ |  |  |  |  | 2621 pF | 2436 pF | 2556 pF |
| $\mathrm{C}_{\mathrm{EXT4}}$ |  |  |  |  |  |  | 2281 pF |
| $\mathrm{R}_{\mathrm{G} 1}$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{G} 2}$ | Rs | Rs | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{G}}$ |  |  | Rs | Rs | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{G4}}$ |  |  |  |  | Rs | Rs | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{Q1}}$ | $13.7 \mathrm{~K} \Omega$ | $9.31 \mathrm{~K} \Omega$ | $17.8 \mathrm{~K} \Omega$ | $14.3 \mathrm{~K} \Omega$ | $18.7 \mathrm{~K} \Omega$ | $16.9 \mathrm{~K} \Omega$ | $19.1 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{Q} 2}$ |  |  | $6.98 \mathrm{~K} \Omega$ | $5.76 \mathrm{~K} \Omega$ | $12.1 \mathrm{~K} \Omega$ | $10.2 \mathrm{~K} \Omega$ | $14.7 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{Q} 3}$ |  |  |  |  | $4.87 \mathrm{~K} \Omega$ | $4.22 \mathrm{~K} \Omega$ | $8.87 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{Q4}}$ |  |  |  |  |  |  | $3.74 \mathrm{~K} \Omega$ |
| Input | $\# 2$ | $\# 1$ | $\# 2$ | $\# 1$ | $\# 2$ | $\# 1$ | $\# 2$ |
| Output | $\# 2$ | $\# 2$ | $\# 3$ | $\# 3$ | $\# 4$ | $\# 4$ | $\# 5$ |

$R s=49.9 \Omega$

CHEBYSHEV, LOWPASS EXTERNAL COMPONENTS (Table 6)
(FLJ-DC, fc: $10 \mathrm{~Hz} \sim 15.99 \mathrm{KHz},|\mathrm{G}|=1$ ) (See Fig.9)
( ):Ripple

|  | 4pole(0.5dB) | 5pole(0.5dB) | 6pole(0.1dB) | 7pole(0.1dB) | 8pole(0.05dB) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {Ext }}$ |  | 13800pF |  | 13270pF |  |
| $\mathrm{C}_{\mathrm{EXT1}}$ | 8375pF | 7241 pF | 9743pF | 8701 pF | 11857pF |
| $\mathrm{C}_{\text {ExT2 }}$ | 4848pF | 4913pF | 5992pF | 5761pF | 7467pF |
| $\mathrm{C}_{\text {EXT3 }}$ |  |  | 4705pF | 4784pF | 5485pF |
| $\mathrm{C}_{\text {ExT4 }}$ |  |  |  |  | 4764 pF |
| $\mathrm{R}_{\mathrm{Gl}}$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\text {G2 }}$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | 10 K ? | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{63}$ | Rs | Rs | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| Rea |  |  | Rs | Rs | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{Q}_{1}}$ | $8.87 \mathrm{~K} \Omega$ | $3.92 \mathrm{~K} \Omega$ | $12.4 \mathrm{~K} \Omega$ | $6.49 \mathrm{~K} \Omega$ | $13.7 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{82}$ | $1.27 \mathrm{~K} \Omega$ | 787 ת | $3.32 \mathrm{~K} \Omega$ | $2.21 \mathrm{~K} \Omega$ | $4.54 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{93}$ |  |  | 768 S | $562 \Omega$ | $1.78 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{04}$ |  |  |  |  | $487 \Omega$ |
| Input | \#2 | \#1 | \#2 | \# 1 | \#2 |
| Output | \# 3 | \# 3 | \# 4 | \# 4 | \# 5 |

## BUTTERWORTH, HIGHPASS (Table 9)

(FLJ-DC, fc: $10 \mathrm{~Hz} \sim 15.99 \mathrm{KHz}, \mathrm{IGI}=1$ ) (See Fig. 10)

|  | 2pole | 3 pole | 4 pole | 5 pole | 6 pole | 7 pole | 8pole |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {Ext }}$ |  | 5000pF |  | 5000pF |  | 5000pF |  |
| $\mathrm{C}_{\text {EXT } 1}$ | 5000pF | 5000pF | 5000pF | 5000pF | 5000pF | 5000pF | 5000pF |
| $\mathrm{C}_{\mathrm{EXT2}}$ |  |  | 5000pF | 5000pF | 5000pF | 5000pF | 5000pF |
| $\mathrm{C}_{\text {EXT3 }}$ |  |  |  |  | 5000pF | 5000pF | 5000 pF |
| $\mathrm{C}_{\text {ExT4 }}$ |  |  |  |  |  |  | 5000pF |
| $\mathrm{R}_{\mathrm{GI}}$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{62}$ | $49.9 \Omega$ | 49.9 $\Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{63}$ |  |  | $49.9 \Omega$ | $49.9 \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\text {G }}$ |  |  |  |  | $49.9 \Omega$ | 49.98 | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{01}$ | $8.87 \mathrm{~K} \Omega$ | $4.99 \mathrm{~K} \Omega$ | $16.2 \mathrm{~K} \Omega$ | $11.8 \mathrm{~K} \Omega$ | $18.2 \mathrm{~K} \Omega$ | $15.0 \mathrm{~K} \Omega$ | $18.7 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{02}$ |  |  | $3.4 \mathrm{~K} \Omega$ | $2.61 \mathrm{~K} \Omega$ | 8.87 K S | $7.15 \mathrm{~K} \Omega$ | $12.4 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{Q} 3}$ |  |  |  |  | $2.10 \mathrm{~K} \Omega$ | $1.74 \mathrm{~K} \Omega$ | $5.9 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{84}$ |  |  |  |  |  |  | $1.50 \mathrm{~K} \Omega$ |
| Input | \# 2 | \# 1 | \# 2 | \# 1 | \# 2 | \# 1 | \#2 |
| Output | \# 2 | \# 2 | \# 3 | \# 3 | \# 4 | \# 4 | \#5 |

## CHEBYSHEV, HIGPASS (Table 10)

(FLJ-DC, fc: $10 \mathrm{~Hz} \sim 15.99 \mathrm{KHz}, \mathrm{IGI}=1$ ) (See Fig. 10)

|  | 4pole(0.5dB) | 5pole(0.5dB) | 6pole(0.1dB) | 7pole(0.1dB) | 8pole(0.05dB) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {EXT }}$ |  | 1812pF |  | 1884pF |  |
| $\mathrm{C}_{\text {ExT1 }}$ | 2985pF | 3452pF | 2566pF | 2873pF | 2109pF |
| $\mathrm{C}_{\text {ExT2 }}$ | 5156pF | 5089pF | 4172pF | 4339pF | 3348pF |
| $\mathrm{C}_{\text {ext }}$ |  |  | 5314 pF | 5226pF | 4558pF |
| $\mathrm{C}_{\text {ExT4 }}$ |  |  |  |  | 5248 pF |
| $\mathrm{R}_{\mathrm{Gl}}$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{62}$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{63}$ | $49.9 \Omega$ | $49.9 \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\text {G }}$ |  |  | $49.9 \Omega$ | $49.9 \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{Q} 1}$ | $8.87 \mathrm{~K} \Omega$ | 3.92 K ת | $12.4 \mathrm{~K} \Omega$ | $6.49 \mathrm{~K} \Omega$ | $13.7 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{02}$ | $1.27 \mathrm{~K} \Omega$ | $787 \Omega$ | $3.32 \mathrm{~K} \Omega$ | $2.21 \mathrm{~K} \Omega$ | $4.53 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\text {Q3 }}$ |  |  | $768 \Omega$ | 562 Q | $1.78 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{84}$ |  |  |  |  | $487 \Omega$ |
| Input | \# 2 | \# 1 | \#2 | \# 1 | \#2 |
| Output | \#3 | \# 3 | \# 4 | \# 4 | \#5 |

HIGHER ORDER BUTTERWORTH(LP, HP), BESSEL(LP), CHEBYSHEV(LP) $\cdots \mathrm{fn}$, Qn Table (Table 7)

| No. of Pole | Butterworth |  | Bessel(LP) |  | Chebyshev(LP) |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | f $n$ | Qn | f | Qn | 0.05 dB (Ripple) |  | 0.1 dB |  | 0.2 dB |  | 0.25 dB |  | 0.3 dB |  | 0.5 dB |  |
|  |  |  |  |  | fn | Qn | fn | Qn | fn | Qn | in | Qn | fn | Qn | fn | Qn |
| 2 | 1.0 | 0.707107 | 1.2742 | 0.57735 |  |  |  |  |  |  |  |  |  |  |  |  |
| 1st | 1.0 | 0.5 | 1.32475 | 0.5 |  |  |  |  |  |  |  |  |  |  |  |  |
| 2nd, | 1.0 | 1.000000 | 1.44993 | 0.69104 |  |  |  |  |  |  |  |  |  |  |  |  |
| , | 1.0 | 0.541196 | 1.43241 | 0.52193 | 0.88526 | 0.60017 | 0.78926 | 0.61880 | 0.70111 | 0.64590 | 0.67442 | 0.65725 | 0.65324 | 0.66778 | 0.59700 | 0.70511 |
| 2nd | 1.0 | 1.306563 | 1.60594 | 0.80554 | 1.22098 | 1.99842 | 1.15327 | 2.18293 | 1.09483 | 2.43501 | 1.07794 | 2.53611 | 1.06482 | 2.62790 | 1.03127 | 2.94055 |
| 1st | 1.0 | 0.5 | 1.50470 | 0.5 | 0.61901 | 0.5 | 0.53891 | 0.5 | 0.46141 | 0.5 | 0.43695 | 0.5 | 0.41713 | 0.5 | 0.36232 | 0.5 |
| 5 2nd | 1.0 | 0.618034 | 1.55876 | 0.56354 | 0.85362 | 0.85227 | 0.79745 | 0.91452 | 0.74726 | 1.00091 | 0.73241 | 1.03593 | 0.72076 | 1.06790 | 0.69048 | 1.17781 |
| 3rd | 1.0 | 1.618034 | 1.75812 | 0.91652 | 1.13476 | 2.96615 | 1.09313 | 3.28201 | 1.05708 | 3.70686 | 1.04663 | 3.87568 | 1.03851 | 4.02836 | 1.01773 | 4.54496 |
| 1st | 1.0 | 0.517638 | 1.60653 | 0.51032 | 0.56933 | 0.58116 | 0.51319 | 0.59946 | 0.46032 | 0.62595 | 0.44406 | 0.63703 | 0.43103 | 0.64729 | 0.39623 | 0.68364 |
| 6 2nd | 1.0 | 0.707107 | 1.69186 | 0.61120 | 0.87014 | 1.21335 | 0.83449 | 1.33157 | 0.80306 | 1.49172 | 0.79385 | 1.55565 | 0.78666 | 1.61360 | 0.76812 | 1.81038 |
| 3rd | 1.0 | 1.931852 | 1.90782 | 1.0233 | 1.09094 | 4.15611 | 1.06273 | 4.63290 | 1.03823 | 5.26890 | 1.03112 | 5.52042 | 1.02560 | 5.74741 | 1.01145 | 6.51285 |
| 1st | 1.0 | 0.5 | 1.68713 | 0.5 | 0.43017 | 0.5 | 0.37678 | 0.5 | 0.32431 | 0.5 | 0.30760 | 0.5 | 0.29400 | 0.5 | 0.25617 | 0.5 |
| 2nd | 1.0 | 0.554958 | 1.71911 | 0.53235 | 0.61098 | 0.78823 | 0.57464 | 0.84640 | 0.54170 | 0.92694 | 0.53186 | 0.95956 | 0.52411 | 0.98931 | 0.50386 | 1.09155 |
| 3rd | 1.0 | 0.801938 | 1.82539 | 0.66083 | 0.89236 | 1.66357 | 0.86788 | 1.84721 | 0.84643 | 2.09299 | 0.84017 | 2.19039 | 0.83528 | 2.27837 | 0.82273 | 2.57555 |
| 4th | 1.0 | 2.246980 | 2.05279 | 1.1263 | 1.06561 | 5.56621 | 1.04520 | 6.23324 | 1.02745 | 7.11866 | 1.02230 | 7.46782 | 1.01829 | 7.78256 | 1.00802 | 8.84180 |
| 1st | 1.0 | 0.509796 | 1.78143 | 0.50599 | 0.42170 | 0.57503 | 0.38159 | 0.59318 | 0.34344 | 0.61944 | 0.33164 | 0.63041 | 0.32219 | 0.64058 | 0.29674 | 0.67657 |
| 2nd | 1.0 | 0.601345 | 1.83514 | 0.55961 | 0.66965 | 1.07710 | 0.64514 | 1.18296 | 0.62334 | 1.32615 | 0.61692 | 1.38326 | 0.61189 | 1.43501 | 0.59887 | 1.61068 |
| 3rd | 1.0 | 0.899976 | 1.95645 | 0.71085 | 0.91166 | 2. 19456 | 0.89381 | 2.45282 | 0.87820 | 2.79620 | 0.87365 | 2.93174 | 0.87011 | 3.05398 | 0.86101 | 3.46567 |
| 4th | 1.0 | 2.562915 | 2.19237 | 1.2257 | 1.04963 | 7.19539 | 1.03416 | 8.08190 | 1.02070 | 9.25500 | 1.01679 | 9.71678 | 1.01375 | 10.1327 | 1.00595 | 11.5308 |

## HIGH ORDER CHEBYSHEV(HP) $\cdots$.fn, On Table (Table 8)

| No. of Pole | Chebyshev(HP) |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0.05 dB (Ripple) |  | 0.1 dB |  | 0.2 dB |  | 0.25 dB |  | 0.3 dB |  | 0.5 dB |  |
|  | in | Qn | $f$ n | Qn | fn | Qn | fn | Qn | fn | Qn | fn | Qn |
| $4 \begin{aligned} & \text { 1st } \\ & \text { 2nd } \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.129612 \\ & 0.819014 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.99842 \\ & 0.60017 \end{aligned}$ | $\begin{aligned} & 1.267010 \\ & 0.867100 \end{aligned}$ | $\begin{aligned} & 2.18293 \\ & 0.61880 \end{aligned}$ | $\begin{aligned} & 1.426310 \\ & 0.913384 \end{aligned}$ | $\begin{aligned} & 2.43501 \\ & 0.64590 \end{aligned}$ | $\begin{aligned} & 1.482756 \\ & 0.927695 \end{aligned}$ | $\begin{aligned} & 2.53611 \\ & 0.65725 \end{aligned}$ | $\begin{aligned} & 1.530831 \\ & 0.939126 \end{aligned}$ | $\begin{aligned} & 2.62790 \\ & 0.66778 \end{aligned}$ | $\begin{aligned} & 1.675042 \\ & 0.969678 \end{aligned}$ | 2.94055 0.70511 |
| 51 1st <br> 2nd <br> 3rd | $\begin{aligned} & 1.615483 \\ & 1.171481 \\ & 0.881244 \end{aligned}$ | $\begin{aligned} & 2.96615 \\ & 0.85227 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.855597 \\ & 1.253997 \\ & 0.914804 \end{aligned}$ | $\begin{aligned} & 3.28201 \\ & 0.91452 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 2.167270 \\ & 1.338222 \\ & 0.946002 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.70686 \\ & 1.00091 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.28859 \\ & 1.365355 \\ & 0.955447 \end{aligned}$ | 3.87568 <br> 1.03593 0.5 | $\begin{aligned} & 2.397334 \\ & 1.387424 \\ & 0.962918 \end{aligned}$ | $\begin{aligned} & 4.02836 \\ & 1.06790 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 2.759991 \\ & 1.448268 \\ & 0.982579 \end{aligned}$ | $\begin{aligned} & 4.54496 \\ & 1.17781 \\ & 0.5 \\ & \hline \end{aligned}$ |
| 61st <br> 2nd <br> 3rd | $\begin{aligned} & 1.756451 \\ & 1.149240 \\ & 0.916641 \end{aligned}$ | $\begin{aligned} & 4.15611 \\ & 1.21335 \\ & 0.58116 \end{aligned}$ | $\begin{aligned} & 1.948596 \\ & 1.198337 \\ & 0.940973 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.63290 \\ & 1.33157 \\ & 0.59946 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.172402 \\ & 1.245237 \\ & 0.963178 \\ & \hline \end{aligned}$ | 5.26890 <br> 1.49172 <br> 0.62595 | $\begin{aligned} & 2.25195 \\ & 1.259684 \\ & 0.969819 \end{aligned}$ | 5.52042 1.55565 0.63703 | $\begin{aligned} & 2.320024 \\ & 1.271197 \\ & 0.975039 \end{aligned}$ | $\begin{aligned} & 5.74741 \\ & 1.61360 \\ & 0.64729 \end{aligned}$ | $\begin{aligned} & 2.523787 \\ & 1.301880 \\ & 0.98868 \end{aligned}$ | $\begin{aligned} & 6.51285 \\ & 1.81038 \\ & 0.68364 \end{aligned}$ |
| 71st <br> 2nd <br> 3rd <br> 4th | $\begin{aligned} & 2.324662 \\ & 1.636715 \\ & 1.120624 \\ & 0.938430 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.56621 \\ & 1.66357 \\ & 0.78823 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.654069 \\ & 1.740220 \\ & 1.152233 \\ & 0.956755 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.23324 \\ & 1.84721 \\ & 0.84640 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.083470 \\ & 1.846040 \\ & 1.181433 \\ & 0.973283 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.11866 \\ & 2.09299 \\ & 0.92694 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.25098 \\ & 1.880194 \\ & 1.19024 \\ & 0.97819 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.46782 \\ & 2.19039 \\ & 0.95956 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.401361 \\ & 1.907996 \\ & 1.197203 \\ & 0.982039 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.78256 \\ & 2.27837 \\ & 0.98931 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.903658 \\ & 1.984678 \\ & 1.215466 \\ & 0.992044 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8.84180 \\ & 2.57555 \\ & 1.09155 \\ & 0.5 \\ & \hline \end{aligned}$ |
| 81st <br> 2nd <br> 3rd <br> 3th | $\begin{aligned} & 2.371354 \\ & 1.483317 \\ & 1.096900 \\ & 0.952717 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.19539 \\ & 2.19456 \\ & 1.07710 \\ & 0.57503 \end{aligned}$ | $\begin{aligned} & 2.620614 \\ & 1.55005 \mathrm{i} \\ & 1.118806 \\ & 0.966968 \end{aligned}$ | $\begin{aligned} & 8.08190 \\ & 2.45282 \\ & 1.18296 \\ & 0.59318 \end{aligned}$ | $\begin{aligned} & 2.911717 \\ & 1.604261 \\ & 1.138693 \\ & 0.97972 \\ & \hline \end{aligned}$ | $\begin{aligned} & 9.25500 \\ & 2.79620 \\ & 1.32615 \\ & 0.61944 \end{aligned}$ | $\begin{aligned} & 3.015318 \\ & 1.620956 \\ & 1.144623 \\ & 0.98349 \\ & \hline \end{aligned}$ | $\begin{aligned} & 9.71678 \\ & 2.93174 \\ & 1.38326 \\ & 0.63041 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.103759 \\ & 1.634281 \\ & 1.149280 \\ & 0.986436 \end{aligned}$ | $\begin{aligned} & 10.1327 \\ & 3.05398 \\ & 1.43501 \\ & 0.64058 \end{aligned}$ | $\begin{aligned} & 3.369953 \\ & 1.669811 \\ & 1.161427 \\ & 0.994085 \\ & \hline \end{aligned}$ | $\begin{aligned} & 11.5308 \\ & 3.46567 \\ & 1.61068 \\ & 0.67657 \end{aligned}$ |

## HIGHER ORDER BANDPASS FILTER (Fig. 11)



BANDPASS FILTER (1 POLE-PAIR, 2 POLE-PAIR, 3 POLE-PAIR) (Table 11)
(Total $|\mathrm{G}|=1, \mathrm{Q}=2,5,4.32,10 \quad \mathrm{fo}=10 \sim 15.99 \mathrm{KHz}$ ) (See Fig.11)

|  | 1 pole-pair, Inverting |  |  | 2pole-pair, Non-Inverting |  |  | 3 pole-pair, Inverting |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q | 2 | 5 | 10 | 2 | 5 | 10 | 2 | 4.32 (1/3oct) | 5 | 10 |
| $\mathrm{C}_{\text {EXII }}$ | 5000pF | 5000pF | 5000pF | 4182pF | 4658pF | 4826pF | 4027pF | 4523pF | 4585pF | 4788pF |
| $\mathrm{C}_{\text {EXT } 2}$ |  |  |  | 5978 pF | 5367pF | 5180pF | 5000pF | 5000pF | 5000pF | 5000pF |
| $\mathrm{C}_{\text {EXT }}$ |  |  |  |  |  |  | 6208 pF | 5527 pF | 5452pF | 5221 pF |
| $\mathrm{R}_{\mathrm{G} 1}$ | 10K $\Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | 10K $\Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{G} 2}$ | $49.9 \Omega$ | $49.9 \Omega$ | $49.9 \Omega$ | $4.87 \mathrm{~K} \Omega$ | $4.99 \mathrm{~K} \Omega$ | $4.99 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ | $10 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\text {G3 }}$ |  |  |  | $49.9 \Omega$ | $49.9 \Omega$ | $49.9 \Omega$ | $2.37 \mathrm{~K} \Omega$ | $2.49 \mathrm{~K} \Omega$ | $2.49 \mathrm{~K} \Omega$ | $2.49 \mathrm{~K} \Omega$ |
| $\mathrm{R}_{\mathrm{Ql}_{1}}$ | $4.99 \mathrm{~K} \Omega$ | 1.24 K S | $562 \Omega$ | $2.67 \mathrm{~K} \Omega$ | $825 \Omega$ | $383 \Omega$ | $1.62 \mathrm{~K} \Omega$ | 649 S | $549 \Omega$ | 2618 |
| $\mathrm{R}_{\mathrm{Q} 2}$ |  |  |  | $3.74 \mathrm{~K} \Omega$ | $887 \Omega$ | $392 \Omega$ | $4.99 \mathrm{~K} \Omega$ | $1.5 \mathrm{~K} \Omega$ | $1.24 \mathrm{~K} \Omega$ | $549 \Omega$ |
| $\mathrm{R}_{\text {Q }}$ |  |  |  |  |  |  | $3.40 \mathrm{~K} \Omega$ | 806, | $665 \Omega$ | 287S |


| $\mathrm{f}_{1}$ | 1.0 | 1.0 | 1.0 | 1.19550 | 1.07340 | 1.03600 | 1.24166 | 1.10547 | 1.09046 | 1.04425 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{f}_{2}$ |  |  |  | 0.83647 | 0.93162 | 0.965251 | 1.0 | 1.0 | 1.0 | 1.0 |
| $\mathrm{f}_{3}$ |  |  |  |  |  |  | 0.80537 | 0.90459 | 0.91704 | 0.95763 |
| $\mathrm{Q}_{1}$ | 2.0 | 5.0 | 10.0 | 2.87 | 7.09 | 14.15 | 4.094 | 8.68040 | 10.04 | 20.01 |
| $\mathrm{Q}_{2}$ |  |  |  | 2.87 | 7.09 | 14.15 | 2.00000 | 4.31847 | 5.0000 | 10.000 |
| $\mathrm{Q}_{3}$ |  |  |  |  |  |  | 4.094 | 8.68040 | 10.04 | 20.01 |
| Gain |  |  |  | 6.30 dB | 6.06 dB | 6.03 dB | 12.45 dB | 12.13 dB | 12.11 dB | 12.06 dB |

FLJ-D1, D2, DC


1POLE-PAIR(2 POLE)BAND ELIMINATION FILTER (Fig.12)
Non-Inverting (LP + HP, fc: $10 \mathrm{~Hz} \sim 15.99 \mathrm{KHz}$ )


1POLE-PAIR(2 POLE)BAND ELIMINATION FILTER (Fig. 13)
Inverting(1-BP, fc: $10 \mathrm{~Hz} \sim 15.99 \mathrm{KHz}) \mathrm{Q}=5$


2POLE-PAIR(4 POLE)BAND ELIMINATION FILTER (Fig. 14)
(FLJ-DC, Q=5 fc: $10 \mathrm{~Hz} \sim 15.99 \mathrm{KHz}$ )


LOWPASS, BUTTERWORTH (Fig. 15)


LOWPASS, CHEBYSHEV (Fig.17)


BANDPASS, 2 POLE-PAIR(4 POLE) (Fig. 19)



LOWPASS, BESSEL (Fig. 18)


BAND ELIMINATION, 1 POLE-PAIR(2 POLE) (Fig. 20)


LOWPASS, BUTTERWORTH (Fig. 15)


LOWPASS, CHEBYSHEV (Fig.17)


BANDPASS, 2 POLE-PAIR(4 POLE) (Fig.19)


HIGHPASS, BUTTERWORTH (Fig. 16)


LOWPASS, BESSEL (Fig.18)


BAND ELIMINATION, 1POLE-PAIR(2 POLE) (Fig. 20)


Q$\sqrt{\Delta 0}$

L
FLJ-D5,D6 DIGITAL-PROGRAMMABLE, HIGH-ORDER LOWPASS FILTER

## FEATURES

- $\mathbf{6 0 d B}, 80 \mathrm{~dB} / o c t a v e$ rolloff lowpass filter
- Cutoff frequency programmed by logic at 8 points
- Compact, lightweight, hybrid IC construction


## GENERAL DESCRIPTION

The FLJ-D5 and -D6 series are lowpass filters that although are compact, have higher order and high attenuation performance. They are Chebyshev type filters. The FLJ-D5LA is a 5-pole filter which has a rolloff of $60 \mathrm{~dB} / 0 \mathrm{ct}$ and the FLJ-D6LA is a 6 -pole filter with a rolloff of $80 \mathrm{~dB} / \mathrm{oct}$. The cutoff frequency is programmed with 3-bit, TTL-compatible digital logic and the settings can be changed to 8 different levels. Cutoff frequency range of the lower range type which has suffix 1 is $10 \mathrm{~Hz}-2 \mathrm{kHz}$, and the higher range type has suffix 2 is $100 \mathrm{~Hz}-$ 20 KHz .
Ripple within the pass band is minimal at $0.13 \mathrm{dBp}-\mathrm{p}$ and the distortion rate is held extremely low at $0.05 \%$. These filters are optimal as anti-aliasing filters in A/D conversion circuits of data acquisition systems.

FLJ-D5LA1, 2 (Fig. 4)


FLJ-D6LA1, 2 (Fig.5)


ORDERING INFORMATION
Low Cutoff Frequency Type ( $10 \mathrm{~Hz}-2 \mathrm{KHz}$ )
FLJ-D5LA1: 60dB/oct., 5-pole lowpass, Chebyshev
FLJ-D6LA1: 80dB/oct., 6-pole lowpass, Chebyshev
High Cutoff Frequency Type ( $100 \mathrm{~Hz}-20 \mathrm{KHz}$ ) FLJ-D5LA2: 60dB/oct., 5-pole lowpass, Chebyshev
FLJ-D6LA2: 80dB/oct., 6-pole lowpass, Chebyshev

## SPECIFICATIONS (Table 1)

Typical at $25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ supply voltage unless otherwise specified.
ABSOLUTE RATINGS


FILTER CHARACTERISTICS, CUTOFF FREQUENCY
Low Range ( $10,20,50,100,200,500,1 \mathrm{~K}, 2 \mathrm{KHz}, 8$ points programmable, at -3 dB )
FLJ-D5LA1 . . . . . . . . . . . . . 5-pole Chebyshev
FLJ-D6LA1 . . . . . . . . . . . . . . . 6-pole Chebyshev
High Range ( $100,200,500,1 \mathrm{~K}, 2 \mathrm{~K}, 5 \mathrm{~K}, 10 \mathrm{~K}, 20 \mathrm{KHz}, 8$ points programmable, at 0 dB )
FLJ-D5LA2 . . . . . . . . . . . . . 5-pole Chebyshev
FLJ-D6LA2 . . . . . . . . . . . . . . 6-pole Chebyshev
Setting of Cutoff Frequency ... 3-bit binary, TTL-compatible

|  |  | Control |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Model 1 | Model 2 | $\mathbf{T N H}$ |  | $\frac{1}{4}$ | 2 |  |  |
| 10 Hz | 100 Hz | 0 | 0 | 0 | 0 |  |  |
| 20 | 200 | 0 | 0 | 0 | 1 |  |  |
| 50 | 500 | 0 | 0 | 1 | 0 |  |  |
| 100 | 1 KHz | 0 | 0 | 1 | 1 |  |  |
| 200 | 2 K | 0 | 1 | 0 | 0 |  |  |
| 500 | 5 K | 0 | 1 | 0 | 1 |  |  |
| 1 K | 10 K | 0 | 1 | 1 | 0 |  |  |
| 2 K | 20 K | 0 | 1 | 1 | 1 |  |  |

" 0 ": +5 V or OPEN
"1": OV

Accuracy of setting of
cutoff frequency . . . . . . . . . . . $\pm 3 \%$ max.
PASS BAND CHARACTERISTICS

| Gain | $0 \mathrm{~dB} \pm 0.3 \mathrm{dBmax}$. $(0.05 \mathrm{fc})$ |
| :---: | :---: |
| Ripple | $0.13 \mathrm{dBp}-\mathrm{p}$ (central designed value) |
| Distortion rate | 0.05\% |

## ROLLOFF CHARACTERISTICS

|  | FLJ-D5LA1,2 | FLJ-D6LA1,2 |
| :---: | :---: | :---: |
| Rolloff | 60dB/oct | 80dB/oct |
| Attenuation volume | 60 dB (1.82fc) | 74 dB (1.9fc) |
| Minimum attenuation | 60dB | 74dB |
| Attenuation at $10 \mathrm{fc}-1 \mathrm{MHz}$ | 55 dBmin . | 60dBmin. |
| INPUT CHARACTERISTICS |  |  |
| Input impedance | $50 \mathrm{~K} \Omega \mathrm{~min}$.$\pm 10 \mathrm{Vmin}$. |  |
| Maximum input voltage |  |  |
| OUTPUT CHARACTERISTICS |  |  |
| Output impedance . . . . . . . . . . | 100תmax. |  |
| Maximum output voltage . . . . . | $\pm 10 \mathrm{Vmin}$. |  |
| Noise (input shorted) . . . . . . . . | $140 \mu \mathrm{Vrms}$ max. (BW10Hz-500KHz) |  |
| Offset voltage . . . . . . . . . . . . . | 10 mV adjustable |  |
| POWER SUPPLY AND ENVIRONMENTAL CONDITIONS |  |  |
| Supply voltage . . . . . . . . . . . | $\begin{aligned} & \pm 15 \mathrm{~V} \pm 1 \mathrm{Vmax} \\ & \pm 28 \mathrm{~mA} \text { (FLJ-D5), } \\ & \pm 33 \mathrm{~mA} \text { (FLJ-D6) } \end{aligned}$ |  |
| Power consumption current . . . . . |  |  |
| Operating temperature/ |  |  |
| Humidity range . . . . . . . . . . . . | $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, 10 \%-95 \% \mathrm{RH}$ |  |
| Storage temperature/ |  |  |
| Humidity range . . . . . . . . . . . | $-30^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}, 10 \%-80 \%$ RH |  |

## LOGIC INPUT PINS (Fig.6)


(Pins 21-24)

CASCADE WIRING DIAGRAM (Fig.7)


## TECHNICAL NOTES

1. Use a series-type power supply for the FLJ-D5 and -D6, because a switching-type power supply is not recommended. Install $0.01 \mu \mathrm{~F}$ multilayer ceramic and $4.7 \mu \mathrm{~F}$ tantalum bypass capacitors in parallel as close to the filter as possible.
2. Each logic input (Pins 21-24) which programs the cutoff frequency has an internal analog comparator as shown in Fig. 6. External logic signals are TTL-compatible.
3. The fc setting input logic is negative true. Terminal open or +5 V represents logic " 0 ", while GND level is logic " 1 ". The INH terminal is used normally open. Once $\overline{\mathrm{NH}}$ is given logic " 1 ", all $\overline{4}, \frac{\overline{2}}{}$ and $\bar{T}$ logic inputs are inhibited and all internal resistor network switches are opened. The fc setting with external resistors becomes available with logic " 1 " at this $\overline{\mathrm{NH}}$ terminal. The relationship between fc and the external resistors in this case is as follows:

FLJ-D5LA1 (Low Range Type)

$$
\begin{array}{r}
\operatorname{Rext1}=\frac{31.423 \times 10^{3}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega) \\
\operatorname{Rext2}=\operatorname{Rext} 3=\frac{21.399 \times 10^{5}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega) \\
\operatorname{Rext4}=\operatorname{Rext5}=\frac{16.358 \times 10^{3}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega)
\end{array}
$$

FLJ-D6LA1 (Low Range Type)

$$
\operatorname{Rext1}=\operatorname{Rext2}=\frac{29.622 \times 10^{3}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega)
$$

$$
\text { Rext3 }=\text { Rext } 4=\frac{18.633 \times 10^{3}}{\text { fC }(\mathrm{Hz})}(\mathrm{K} \Omega)
$$

$$
\operatorname{Rext5}=\operatorname{Rext6}=\frac{15.215 \times 10^{3}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega)
$$

FLJ-D5LA2 (High Range Type)

$$
\begin{aligned}
\text { Rext1 }= & \frac{314.23 \times 10^{3}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega) \\
\text { Rext2 }= & \text { Rext3 }=\frac{213.99 \times 10^{3}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega) \\
\text { Rext4 }= & \operatorname{Rext5}=\frac{163.58 \times 10^{3}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega)
\end{aligned}
$$

FLJ-D6LA2 (High Range Type)

$$
\begin{aligned}
& \text { Rext1 }=\operatorname{Rext2}=\frac{296.22 \times 10^{3}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega) \\
& \text { Rext } 3=\operatorname{Rext4}=\frac{186.33 \times 10^{3}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega) \\
& \text { Rext5 }=\text { Rext } 6=\frac{152.15 \times 10^{3}}{\mathrm{fc}(\mathrm{~Hz})}(\mathrm{K} \Omega)
\end{aligned}
$$

4. An 11-pole ultra-high attenuation filter is available once cascaded as shown in Fig. 7. As can be seen from the curves (Figs. 4,5), the amplitude of the ripple in the pass band is reversed between FLJ-D5LA and FLJ-D6LA. As a result, when connected in a cascade, the pass band ripple amplitude is greatly reduced, and moreover, the rolloff becomes steeper.
5. For filters that have been constructed like those in this series, it is not recommended to change the fc setting range with external capacitors. This is because trimming of the internal constants is performed with pairs of internal resistors and capacitors. Although shifting to a lower fc setting range is possible through the addition of external capacitors, in this case a change will result in ripple amplitude. FLJ-R SERIES
HIGHER ORDER,
RESISTOR-TUNEABLE FILTER

FEATURES

- 135dB, 100dB/octave high order, lowpass filter
- $1 / 3$ octave bandwith $(Q=4.32)$ bandpass filter
- Can set cutoff (fc) frequency with 6 or 8 external resistors
- Ultra-compact size, high-function hybrid construction


## GENERAL DESCRIPTION

The FLJ-R series filters are of the highest order and have the highest attenuation characteristics among the entire group of DATEL filter products. Through the use of hybrid techniques, even though compact in size, the FLJ-R series filters have complete 8 -pole lowpass and 3-pole pair bandpass filter functions. The cutoff (central) frequency can be set with only 8 or 16 external resistors.
Bandpass ripple in the lowpass filter is 0.1 dB and boasts outstanding performance with the distortion ratio for all models being a mere $0.005 \%$. Each model is composed of the Suffix 1 and Suffix 2 types and varies according to cutoff frequency setting range. The Suffix 1 model has a range from $10 \mathrm{~Hz}-2 \mathrm{KHz}$ and the Suffix 2 model has a range from $100 \mathrm{~Hz}-20 \mathrm{KHz}$. The FLJ-R series filters are optimum as anti-aliasing filters in ADD conversion circuits of data acquisition systems.
The FLJ-R3BA1,2 are 1/3 octave, bandpass filters that meet IEC-225 Standard requirements.

## ORDERING INFORMATION

Low Cutoff Frequency Type ( $10 \mathrm{~Hz}-2 \mathrm{KHz}$ )
FLJ-R8LA1: 135dB/oct., 8-pole lowpass, Chebyshev
FLJ-R8LB1: 100dB/oct., 8-pole lowpass, Chebyshev
FLJ-R3BA1: 3-pole pair bandpass
High Cutoff Frequency Type ( $100 \mathrm{~Hz}-20 \mathrm{KHz}$ )
FLJ-R8LA2: 135dB/oct., 8-pole lowpass, Chebyshev
FLJ-R8LB2: $100 \mathrm{~dB} / o c t ., 8$-pole lowpass, Chebyshev
FLJ-R3BA2: 3-pole pair bandpass


FLJ-R8LA, B Block Diagram with External Connections (Fig. 1)


FLJ-R3BA Block Diagram with External Connections (Fig. 2)


## SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ supply voltage unless otherwise specified.

## ABSOLUTE RATINGS

Supply voltage ( $\pm$ Vs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 18 \mathrm{~V}$
Input voltage .......................................................................... $\pm$ Vs

## FILTER CHARACTERISTICS

| fc setting range $\ldots \ldots \ldots \ldots$ | Suffix $1: 10 \mathrm{~Hz}-2 \mathrm{KHz}$ <br> Suffix $2: 100 \mathrm{~Hz}-20 \mathrm{KHz}$ |
| :--- | :--- |
| fc setting $\ldots \ldots \ldots \ldots \ldots$ | 8 equivalent lowpass or <br> 6 equivalent bandpass <br> external resistors |
| fc setting accuracy $\ldots \ldots \ldots \ldots$ | $\pm 2 \%$ max. |

## PASS BAND CHARACTERISTICS

|  | FLJ-R8LA, B | FLJ-R3BA |
| :---: | :---: | :---: |
| Gain | $0 \mathrm{~dB} \pm 0.1 \mathrm{dBmax}$. | $0 \mathrm{~dB} \pm 1 \mathrm{dBmax}$. |
| Gain after Rf adjustment | - | OdB $\pm$ |
| Ripple p-p | 0.15 dB | - |
| Ripple $\leqq 0.9$ fc | 0.3 dBmax . | - |
| Ripple after Rf adjust | 0.1 dB | - |
| Distortion ratio | 0.005\%@1KHz | *Same as left |

ROLLOFF CHARACTERISTICS

|  | FLJ-R8LA | FLJ-R8LB | FLJ-R3BA |
| :---: | :---: | :---: | :---: |
| Attenuation rolloff | 135dB/oct | $100 \mathrm{~dB} / \mathrm{ct}$ | - |
| Q |  |  | 4.32(BW1/3oct) |
| Attenuation volume | 86dB@1.56fc | 92dB@2.0fc | 18dB/octBW |
| Minimum attenuation | 86dB | 106dB |  |
| Attenuation at 10fc-1 MHz | 80dBmin. | 86 dBmin . | 80dBmin. |
| INPUT CHARACTERISTICS |  |  |  |
| Input impedance . . . . . . . . . . . | $50 \mathrm{~K} \Omega \mathrm{~min}$. <br> $\pm 10 \mathrm{Vmin}$. |  |  |
| Maximum input voltage . . . . . . |  |  |  |
| OUTPUT CHARACTERISTICS |  |  |  |
| Output impedance . . . . . . . . . . | 100תmax. |  |  |
| Maximum output voltage . . . . . | $\pm 10 \mathrm{Vmin}$. |  |  |
| Noise (input shorted) | $140 \mu$ Vrms max. (BW10-500KHz) |  |  |
| Offset voltage . . . . . . . . . . . . | $\pm 10 \mathrm{mV}$ zero adjustable |  |  |
| POWER SUPPLY AND ENVIRONMENTAL CONDITIONS |  |  |  |
| Supply voltage (operating range) | $\pm 15 \mathrm{~V}( \pm 5 \mathrm{~V}- \pm 18 \mathrm{~V})$ |  |  |
| Power consumption current .... | 40 mA ( FLJ -R8), |  |  |
|  | 25mA (FLJ-R3) |  |  |
| Operating temperature/ |  |  |  |
| Humidity range . . . . . . . . . . . | $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, 10 \%-95 \% \mathrm{RH}$ |  |  |
| Storage temperature/ |  |  |  |
| Humidity range . . . . . . . . . . . | $-30^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}, 10 \%-80 \% \mathrm{RH}$ |  |  |

## TECHNICAL NOTES

1. Setting the cutoff (central) frequency is accomplished with 8 external resistors which are equal in value for lowpass filters and 6 external resistors which are equal in value for bandpass filters. The relationship between the resistance Rf of the external resistors and the cutoff frequency fc is as follows:

Suffix 1 model ( $10 \mathrm{~Hz}-2 \mathrm{KHz}$ ) Suffix 2 model $(100 \mathrm{~Hz}-20 \mathrm{KHz})$
$\mathrm{Rf}=\frac{15.9 \times 10^{3}}{\mathrm{fc}}(\mathrm{K} \Omega)$
$\mathrm{Rf}=\frac{159 \times 10^{3}}{\mathrm{fc}}(\mathrm{K} \Omega)$
where ic is measured in Hz .
The FC setting range can be shifted to a lower band by adding external capacitors Cext. The equation shown below should be used for reference.
Suffix 1 model
Cext $=\frac{159}{(\operatorname{Cext}+0.01) \times \mathrm{fc}}(\mathrm{K} \Omega) \quad$ Cext $=\frac{159}{(\operatorname{Cext}+0.001) \times \mathrm{fc}}(\mathrm{K} \Omega)$
where Cext is measured in $\mu \mathrm{F}$ and ic in Hz .

In this case, the external capacitors should have high dielectric characteristics. It is recommended to use multilayer ceramic capacitors. Further, tolerance of these capacitors should be within $\pm 0.25 \%$. For filters such as these of higher order and with high attenuation characteristics, the uniformity of the tolerance of external resistors and capacitors has an effect not only on the accuracy of the setting range, but also on the size of pass band ripple.
2. Use series type power supplies for the $\pm 15 \mathrm{~V}$ power supplies because switch-ing-type power supplies are not recommended. Install $4.7 \mu \mathrm{~F}$ tantalum and $0.01 \mu \mathrm{~F}$ multilayer ceramic bypass capacitors. It is recommended that these be installed in parallel, and as close to the filter as possible, between the $\pm 15 \mathrm{~V}$ power supplies and ground.
3. Use metal film resistors with a tolerance better than $1 \%$ for the 6 or 8 fc setting resistors.



## FEATURES

- Small and thin size
- A variety of families
- Cutoff frequency fc is set by only two or four resistors
- Light weight, low cost


## GENERAL DESCRIPTION

The FLJ-UR series filters are single in-line package resistor tuneable filters. They are small in size and can reduce installation space on the printed circuit board. The cutoff frequency can be easily set by only two or four external resistors. The series have a variety of products, allowing system designers to make a wide-ranging selection to suit the applications.


FLJ-UR4LB1/2 Block Diagram (Fig. 1)

LOW CUTOFF FREQUENCY TYPE ( $40 \mathrm{~Hz} \sim 1.6 \mathrm{kHz}$ )
FLJ-UR4LA1: 4-pole lowpass, Butterworth
FLJ-UR4LB1: 4-pole lowpass, Chebyshev
FLJ-UR4HA1: 4-pole highpass, Butterworth
FLJ-UR4HB1: 4-pole highpass, Chebyshev
FLJ-UR2LH1: 2-pole lowpass/highpass, Butterworth
FLJ-UR1BA1: 1-pole pair bandpass, Butterworth
FLJ-UR2BA1: 2-pole pair bandpass, Butterworth
FLJ-UR2EA1: 2-pole pair band elimination, Butterworth
HIGH CUTOFF FREQUENCY TYPE ( $400 \mathrm{~Hz} \sim 5 \mathrm{k} / 10 \mathrm{k} / 20 \mathrm{kHz}$ )
FLJ-UR4LA2: 4-pole lowpass, Butterworth
FLJ-UR4LB2: 4-pole lowpass, Chebyshev
FLJ-UR4HA2: 4-pole highpass, Butterworth
FLJ-UR4HB2: 4-pole highpass, Chebyshev
FLJ-UR2LH2: 2-pole highpass/lowpass, Butterworth
FLJ-UR1BA2: 1-pole pair bandpass, Butterworth
FLJ-UR2BA2: 2-pole pair bandpass, Butterworth
FLJ-UR2EA2: 2-pole pair band elimination, Butterworth

MECHANICAL DIMENSIONS (Fig. 2)
inches (mm)


Pin cross section: $0.02 \times 0.01(0.5 \times 0.25)$

## SPECIFICATIONS

Typical at $R=31.8 \mathrm{k} \Omega, 25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ supply voltage unless otherwise specified.

COMMON SPECIFICATIONS TO ALL MODELS
ABSOLUTE RATINGS
Supply voltage ( $\pm \mathrm{Vs}$ ) $\ldots . . \pm 18 \mathrm{~V}$
Input voltage................. $\pm$ Vs

## FREQUENCY CHARACTERISTICS

fc accuracy $\qquad$ $\pm 3 \%$ max.
(with 0 dB gain at the frequency given in Note *2)

## INPUT CHARACTERISTICS

Input Impedance........... $50 \mathrm{k} \Omega \mathrm{min}$.
Maximum Input Voltage $\pm 10 \mathrm{~V}$

## OUTPUT CHARACTERISTICS

Output Impedance ............ $100 \Omega$ max.
Maximum Output Voltage ... $\pm 10 \mathrm{~V}$ min.
Load Resistance............... $10 \mathrm{k} \Omega \mathrm{min}$.
Noise ( $10 \sim 500 \mathrm{kHz}$ ) ......... $140 \mu \mathrm{~V}$ max.
Offset Voltage .................. $\pm 30 \mathrm{mV}$ max. zero adjustable

## POWER SUPPLY AND ENVIRONMENTS

Supply Voltage .................. $\pm 15 \mathrm{~V}$
Supply Voltage,
Operating Range $\ldots \ldots \ldots \ldots \ldots \pm 5 \mathrm{~V} \sim \pm 18 \mathrm{~V}$
Operating Temerature/
Humidity Range .............. $-20^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}, 10 \sim 95 \% \mathrm{RH}$
Storage Temperature/
Humidity Range ............... $-30^{\circ} \mathrm{C} \sim 80^{\circ} \mathrm{C}, 10 \sim 80 \% \mathrm{RH}$

SPECIFICATIONS 1 (4 POLE MODELS)

| No. of poles/characteristics | 4-pole lowpass | 4-pole lowpass | 4-pole highpass | 4-pole highpass |
| :---: | :---: | :---: | :---: | :---: |
| Type | Butterworth | Chebyshev | Butterworth | Chebyshev |
| Model | FLJ-UR4LA | FLJ-UR4LB | FLJ-UR4HA | FLJ-UR4HB |
| fc ( -3 dB ) characteristics |  |  |  |  |
| Range ${ }^{-1}$ Suffix 1 model | $40 \mathrm{~Hz} \sim 1.6 \mathrm{kHz}$ | *Same as left | *Same as left | *Same as left |
| Range $\quad$ Suffix 2 model | $400 \mathrm{~Hz} \sim 20 \mathrm{kHz}$ | - | $400 \mathrm{~Hz} \sim 5 \mathrm{kHz}$ | * |
| Setting | by 4 external resistors | * | . | * |
| Pass band characteristics |  |  |  |  |
| Gain ${ }^{\text {² }}$ | $0 \mathrm{~dB} \pm 0.3 \mathrm{~dB}$ | - | $0 \mathrm{~dB} \pm 1 \mathrm{~dB}$ | * |
| Ripple | - | 0.28 dBp-p | - | 0.28 dBp-p |
| Upper-limit frequency (small signal) | - | - | $50 \mathrm{kHz} \pm 1 \mathrm{~dB}$ max. ${ }^{\text {/3 }}$ | * |
| Rolloff characteristics |  |  |  |  |
| Rolloff | $24 \mathrm{~dB} / \mathrm{oct}$ | $42 \mathrm{~dB} /$ oct or equivalent | $24 \mathrm{~dB} / \mathrm{oct}$ | $42 \mathrm{~dB} /$ oct or equivalent |
| Attenuation volume ( $1 / 2 \mathrm{fc}$ or 2 fc ) | 24 dB | 55 dB | 24 dB | 55 dB |
| Minimum attenuation | - | 46 dB | - | 46 dB |
| Attenuation at 1 MHz | 70 dB min. | * | - | - |
| Output characteristics |  |  |  |  |
| Offset drift | $30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | * | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | * |
| Distortion rate ${ }^{\text {² }}$ | 0.01\% | * | 0.1\% | * |
| Slew rate | - | - | 2V/ $/ \mathrm{sec}$ | * |
| Quiescent current/package |  |  |  |  |
| Quiescent current ( $0 \pm 15 \mathrm{~V}$ ) | $\pm 12 \mathrm{~mA}$ | $\pm 16 \mathrm{~mA}$ | $\pm 8 \mathrm{~mA}$ | $\pm 16 \mathrm{~mA}$ |
| Package | 20 pins SIP (A) | - | * | * |

## SPECIFICATIONS 2 (2 POLE AND 1 POLE PAIR MODELS)

| No. of poles/characteristics | 2-pole high lowpass | 1-pole pair bandpass | 2-pole pair bandpass | 2-pole pair band elimination |
| :---: | :---: | :---: | :---: | :---: |
| Type | Butterworth | Butterworth | Butterworth | Butterworth |
| Model | FLJ-UR2LH | FLJ-UR1BA | FLJ-UR2BA | FLJ-UR2EA |
| fc ( -3 dB ) characteristics |  |  |  |  |
|  | $40 \mathrm{~Hz} \sim 1.6 \mathrm{kHz}$ | *Same as left | *Same as left | *Same as left |
|  | $400 \mathrm{~Hz} \sim 20 \mathrm{kHz}$ | $400 \mathrm{~Hz} \sim 10 \mathrm{kHz}$ | * | * |
| Setting | by 2 external resistors | * | by 4 external resistors | * |
| Pass band characteristics |  |  |  |  |
| Gain ${ }^{\text {² }}$ | $0 \mathrm{~dB} \pm 0.3 \mathrm{~dB}$ | $0 \mathrm{~dB} \pm 1 \mathrm{~dB}$ | * | $0 \mathrm{~dB} \pm 0.3 \mathrm{~dB}$ |
| Upper-limit frequency (small signal) ${ }^{\text {³ }}$ | $100 \mathrm{kHz} \pm 1 \mathrm{~dB} \mathrm{HPF}$ | - | - | $50 \mathrm{kHz} \pm 1 \mathrm{~dB}$ max. |
| Rolloff characteristics |  |  |  |  |
| Rolloff | $12 \mathrm{~dB} / \mathrm{oct}$ | - | - | - |
| 0 | - | $5^{4}{ }^{4}$ | 5 | 5 |
| Attenuation volume (1/2 fc or 2 fc ) | 12 dB | 17.5 dB | 35 dB | - |
| Attenuation at 1 MHz | -70 dB min. LPF | . | * | - |
| Maximum attenuation ( $\mathrm{f}_{0}$ ) | - | - | - | 60 dB |
| Output characteristics |  |  |  |  |
| Offset drift | $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | * | - | $30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Distortion rate ${ }^{\text {² }}$ | 0.1\% | 0.01\% | * | * |
| Slew rate | $2 \mathrm{~V} / \mu \mathrm{sec} \mathrm{HPF}$ | - | - | 2V/ $/$ sec |
| Quiescent current/package |  |  |  |  |
| Quiescent current ( $0 \pm 15 \mathrm{~V}$ ) | $\pm 8 \mathrm{~mA}$ | - | $\pm 12 \mathrm{~mA}$ | $\pm 20 \mathrm{~mA}$ |
| Package | 20 pins SIP (A) | * | . | 20 pins SIP (B) |

Addition of 2 or 4 external capacitors allow extension to lower band.
FLJ-UR4LA, 4LB; fc/10, FLJ-UR4HA; 3.3 fc . FLJ-UR4HB; 10 fc ( $\mathrm{fc} \leqq 3 \mathrm{kHz}$ ), 3.3 fc ( $\mathrm{fc}>3 \mathrm{kHz}$ )
FLJ-UR2LH; fc/ 10 (LPF), 10 fc (HPF)
. Gain of 0 dB at above stated frequencies. (See *2)
Connection of a specified pin to GND allow $10,20,30,40$ and 50 . External resistors allow a range of $1.81 \leqq \mathrm{Q} \leqq 50$

## TECHNICAL NOTES

1. Do not use a switching regulator but use a well regulated $\pm 15 \mathrm{~V}$ power supply. Install $0.01 \mu \mathrm{~F}$ bypass capacitors as close to the filter as possible.
2. Use metal film resistors of $1 \%$ tolerance for fc setting. When making a higher-order filter, use more accurate resistors.
3. Connect external resistors with short leads as close to the filter as possible.
4. Use external capacitors with good stability and high dielectric resistance. It is recommended to use multilayer ceramic capacitors or plastic film capacitors.
5. Regulate output offset voltage by using an external trimmer ( $10 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$ ).
6. The FLJ-UR series filters are packaged in single inline and are compact in size. Installation at high-density may cause temperature rises between elements. Installation with $0.8^{\prime \prime}$ or more of space between filters can eliminate the problem.
7. Relation between fc and external resistor/capacitor With the FLJ-UR series, a cutoff or center frequency can be set by 2 or 4 external resistors. The values of $R$ of 2 or 4 external resistors for normal use can be calculated as;
$R=\frac{15.9 \times 10^{6}}{\mathrm{fc}(\mathrm{Hz})}(\Omega) \quad$ Suffix 1 model
$R=\frac{159 \times 10^{6}}{\mathrm{fc}(\mathrm{Hz})}$
( $\Omega)$ Suffix 2 model

In the applications given later, the resistance of each of 2 or 4 resistors may be changed. $\mathrm{R}_{1}$ to $\mathrm{R}_{4}$ shown in the block diagrams are the external resistors explained here. In the standard use, the fc can be set to a minimum of 40 Hz . This is because the values of $R$ have to be increased to about 400 K according to the relation between R and fc . The fc setting range can be expanded to lower band by adding 2 or 4 external capacitors.
$R=\frac{159 \times 10^{3}}{(\text { Cext }+0.01) \mathrm{fc}}(\Omega) \quad$ Suffix 1 model
$R=\frac{159 \times 10^{3}}{(\text { Cext }+0.001) \mathrm{fc}}$
$(\Omega)$ Suffix 2 model
where Cext is measured in $\mu \mathrm{F}$ and Fc in Hz .
In the applications in which the output offset, time drift, or output noise must be minimal, use the above external capacitors if the values of external resistors exceed $100 \mathrm{k} \Omega$ each.
8. How to tune fc

As shown in the specifications, the fc setting accuracy is $3 \%$ depending on the accuracy of elements used. There is no practical problem in tuning when they are used as lowpass or highpass filters. However, bandpass filters and band elimination filters may require sharp tuning. Such filters can be tuned with external trimmers as shown in Fig. 10. $R_{1}, R_{2}$ and $V R_{1}$ are not used with the FLJUR1BA1/2.
a. FLJ-UR1BA1/2

- An input signal of oscillating frequency fc is given.
- I/O signals are monitored with a phase measuring instrument such as an oscilloscope.
- Tune $\mathrm{VR}_{2}$ until the phase difference between I/O signals can be reduced to $0^{\circ}$.
b. FLJ-UR2BA1/2
- An input frequency of $1.0734 \times \mathrm{fc}$ is provided.
- Tune $\mathrm{VR}_{1}$ until the phase difference between the in-
put signal and the output signal at pin 9 reaches at $180^{\circ}$ looking at a phase measuring instrument such as an oscilloscope.
- An input signal of frequency fc is given.
- Tune $\mathrm{VR}_{2}$ until the phase difference between the input signal and the output signal at pin 20 set to $0^{\circ}$


## FLJ-UR4LA1/2 Block Diagram (Fig. 3)



## FLJ-UR4HA1/2 Block Diagram (Fig. 4)



## FLJ-UR4HB1/2 Block Diagram (Fig. 5)



Cf in each figure is 10000 pF for suffix 1 model and 1000 pF for suffix 2 model.

## FLJ-UR2LH1/2 Block Diagram (Fig. 6)



FLJ-UR1BA1/2 Block Diagram (Fig. 7)


FLJ-UR2BA1/2 Block Diagram (Fig. 8)


Cf in each figure is 10000 pF for suffix 1 model and 1000 pF for suffix 2 model.

FLJ-UR2EA1/2 Block Diagram (Fig. 9)

fc tuning method (Fig. 10)


## APPLICATIONS

This section illustrates configuration examples of filters with various characteristics in which external resistors are changed or 2 filters are used. Each application is provided with a circuit diagram and a table of resistor values. The first example explains how to look up the table of resistor values in detail. This can be applied to the others.

1. A 4 -pole Bessel or Chebyshev filter (pass band ripple of 0.5 dB) modified from FLJ-UR4LA1/2

The circuit diagram is shown in Fig. 11.
(Fig. 11)


Install external resistors with the resistance obtained from Table 1 in the procedure given below. In the standard application of FLJ-UR4LA1/2, the relation between fc and $R$ (external resistor) is:

$$
\begin{aligned}
& R=\frac{15.9 \times 10^{6}}{\mathrm{fc}(\mathrm{~Hz})}(\Omega) ; \text { FLJ-UR4LA1 } \\
& R=\frac{159 \times 10^{6}}{\mathrm{fc}(\mathrm{~Hz})}(\Omega) ; \text { FLJ-UR4LA2 }
\end{aligned}
$$

Obtain R that corresponds to the desired fc from the above equation first. (In a standard application, the $R$ calculated here serves as $R_{1}, R_{2}, R_{3}$ or $R_{4}$ shown in Fig. 11.)
Based on the $R$ calculated here, obtain external resistance $R_{1}, R_{2}, R_{3}$ and $R_{4}$ referring to Table 1. For example, a Bessel lowpass filter has:
$\mathrm{R}_{1}=0.673 \times \mathrm{R}$
$\mathrm{R}_{2}=0.712 \times \mathrm{R}$
$\mathrm{R}_{3}=0.384 \times \mathrm{R}$
$R_{4}=1.014 \times R$

## Design Example

A Chebyshev lowpass filter (pass band ripple of 0.5 dB ) with $\mathrm{fc}=4 \mathrm{kHz}$ using FLJ-UR4LA2
From $R=\frac{159 \times 10^{6}}{\mathrm{fc}(\mathrm{Hz})}$

$$
\mathrm{R}=\frac{159 \times 10^{6}}{4 \times 10^{3}}=39.75 \mathrm{k} \Omega
$$

From Table 1,
$\mathrm{R}_{1}=2.182 \mathrm{R}=2.182 \times 39.75 \mathrm{k} \Omega=86.73 \mathrm{k} \Omega$
$\mathrm{R}_{2}=1.286 \mathrm{R}=1.286 \times 39.75 \mathrm{k} \Omega=51.12 \mathrm{k} \Omega$
$\mathrm{R}_{3}=2.178 \mathrm{R}=2.178 \times 39.75 \mathrm{k} \Omega=86.57 \mathrm{k} \Omega$
$\mathrm{R}_{4}=0.432 \mathrm{R}=0.432 \times 39.75 \mathrm{k} \Omega=17.17 \mathrm{k} \Omega$
4-pole lowpass filter resistance table (Table 1)

|  | Bessel |  | Chebyshev (0.5 dB ripple) |
| :--- | :--- | :--- | :--- |
|  |  | $0.673 R$ |  |
| $\mathrm{R}_{1}$ | 0.182 R |  |  |
| $\mathrm{R}_{2}$ | 0.712 R |  | 1.286 R |
| $\mathrm{R}_{3}$ | 0.384 R |  | 2.178 R |
| $\mathrm{R}_{4}$ | 1.014 R | 0.432 R |  |

4-pole highpass filter resistance table (Table 2)

|  | Chebyshev |
| :--- | :---: |
| $\mathrm{R}_{1}$ | 0.726 R |
| $\mathrm{R}_{2}$ | 0.491 R |
| $\mathrm{R}_{3}$ | 0.386 R |
| $\mathrm{R}_{4}$ | 2.757 R |

2. A 4-pole Chebyshev highpass filter modified from FLJUR4HA1/2 (normal band ripple of 0.5 dB ).

The circuit diagram is shown in Fig. 11.
Obtain external resistance $R_{1}$ to $\mathrm{R}_{4}$ from Table 2.
3. Application of FLJ-UR1BA1/2
$Q=5$ band elimination filter
A band elimination filter can be made using an external operational amplifier as shown in Fig. 12.
a. Cutoff frequency fc is set by R. Adjust VR 1 to tune the fc accurately.
b. Then, adjust VR2 to control volume of attenuation.
c. Fig. 12 shows $\mathrm{Q}=5$. For $\mathrm{Q}=10$ or 20 , connect one of pins 6 to 10 to ground.
How to set operational Q
The FLJ-UR1BA1/2 pin connection allows selection of $Q=5,10,20,30,40$ or 50 . For other than the above, set $Q$ as follows: where the range of $Q$ is $1.81 \leqq Q \leqq 50$
a. Setting of Q at the range of $1.81 \leqq \mathrm{Q}<5$ Connect pins as shown in Fig. 13. Obtain Rg from the equation given below.

$$
R q=\frac{10(Q-1) \times 10^{3}}{5-Q}
$$

b. Setting of $Q$ at the range of $5<Q<50$

Connect pins as shown in Fig. 14. Obtain Rq from the equation given below.

$$
\mathrm{Rq}=\frac{5 \times 10^{3}}{\mathrm{Q}-5}(\Omega)
$$

(Fig. 12)

(Fig. 13)

(Fig. 14)

4. How to change $Q$ of FLJ-UR2BA1/2 The Q of FLJ-UR2BA1/2 is set 5 at the time of shipment. This can be changed from 5 to 10 .
a. Connect pins as shown in Fig. 15.
b. $R q, R_{1}, R_{2}, R_{3}$ and $R_{4}$ are to be changed.

Calculations are:
$R q=3.92 \mathrm{k} \Omega$
Resistances for setting fc are:
$\mathrm{R}_{1}=1.0355 \mathrm{R}$
$\mathrm{R}_{4}=0.95 \mathrm{R}_{3}$
$\mathrm{R}_{2}=0.95 \mathrm{R}_{1}$
$\mathrm{VR}_{1} \geqq 0.1 \mathrm{R}_{1}$
$\mathrm{R}_{3}=0.9657 \mathrm{R}$
$V R_{2} \geqq 0.1 R_{2}$.
(Fig. 15)

$R$ given here is the fc setting resistance in the standard. use as mentioned above and obtained from the following equation:
$R=\frac{15.9 \times 10^{6}}{\mathrm{fc}(\mathrm{Hz})}(\Omega) ;$ FLJ-UR2BA1
$R=\frac{159 \times 10^{6}}{\mathrm{fc}(\mathrm{Hz})}(\Omega)$; FLJ-UR2BA2
Unlike the FLJ-UR1BA1/2, FLJ-UR2BA1/2 requires fine adjustments.
c. Adjustment procedure

1. Set the input signal frequency to $1.036 \times \mathrm{fc}$.
2. Adjust $\mathrm{VR}_{1}$ to obtain a phase difference of $180^{\circ}$ between the input signal and the output signal at pin 9 .
3. Set the input signal frequency to fc.
4. Adjust $\mathrm{VR}_{2}$ to obtain a phase difference of $0^{\circ}$ between the input signal and the output signal (pin 20).
5. A 2-pole Bessel lowpass filter modifying FLJ-UR2LH1/2, FLJ-UR2LH1/2 is a 2-pole Butterworth lowpass/highpass simultaneous output filter. A 2-pole Bessel lowpass filter is implemented just by changing fc setting resistances $R_{1}$ and $R_{2}$. The output is obtained at pin 20. Calculate $R_{1}$ and $R_{2}$ as shown below.
$R_{1}=0.6408 \mathrm{R}$
$\mathrm{R}_{2}=0.9612 \mathrm{R}$
6. A 6-pole lowpass/highpass filter example FLJ-UR2LH1/2, FLJ-UR4LA1/2 and FLJ-UR4HA1/2 can be combined to make 6-pole lowpass/highpass filters.
a. Lowpass filter

Fig. 16 shows the circuit diagram for the 6-pole lowpass filter configuration. Table 3 is the external resistance table. The combination of FLJ-UR2LH1 and FLJUR4LA1 or FLJ-UR2LH2 and FLJ-UR4LA2 depends on the fc setting range.
Design Example
Example of 6-pole Butterworth lowpass filter with $\mathrm{fc}=$ 6 kHz.
Assume the desired cutoff frequency is 6 kHz . The combination of FLJ-UR2LH2 and FLJ-UR4LA2 should be selected because of the fc desired.
According to the relation between fc and external resistance $R$, external resistance values $R_{11}$ to $R_{24}$ are as follows:
$R=\frac{159 \times 6^{6}}{6 \times 10^{3}}=26.5 \mathrm{k} \Omega$
From the Butterworth resistance values in Table 3,
$R_{11}=0.7303 \mathrm{R}=0.7303 \times 26.5=19.35 \mathrm{k} \Omega$
$R_{12}=1.3694 \mathrm{R}=1.3694 \times 26.5=36.29 \mathrm{k} \Omega$
$R_{21}=0.9540 \mathrm{R}=0.9540 \times 26.5=25.28 \mathrm{k} \Omega$
$R_{22}=1.0482 \mathrm{R}=1.0482 \times 26.5=27.78 \mathrm{k} \Omega$
$R_{23}=1.4786 \mathrm{R}=1.4786 \times 26.5=39.18 \mathrm{k} \Omega$
$R_{24}=0.6763 \mathrm{R}=0.6763 \times 26.5=17.92 \mathrm{k} \Omega$
b. Highpass filter

Fig. 17 shows the circuit diagram for a 6-pole highpass filter configuration. Table 4 is the external resistance table. External resistance values can be determined in the same way as the 6 -pole lowpass filter configuration.
(Fig. 16)


6-pole lowpass filter resistance table (Table 3)

(Fig. 17)


6-pole highpass filter resistance table (Table 4)

|  | Butterworth | Chebyshev ( 0.1 dB ) |
| :---: | :---: | :---: |
| $\mathrm{R}_{11}$ | 0.732 R | $0.435 R$ |
| $\mathrm{R}_{12}$ | 1.366R | 0.605R |
| $\mathrm{R}_{21}$ | 1.215R | 0.831R |
| $\mathrm{R}_{22}$ | 0.823R | 0.838R |
| $\mathrm{R}_{23}$ | 0.434R | 0.356R |
| $\mathrm{R}_{24}$ | 2.303R | 3.172R |

7. A 8 -pole lowpass/highpass filter example
a. Fig. 18 shows the circuit diagram for a lowpass/highpass filter configuration. Two FLJ-UR4LA1's or FLJUR4LA4's can be used in a lowpass filter configuration, and two FLJ-UR4HA1's or FLJ-UR4HA2's in a highpass filter configuration. Table 5 gives the resistances for the lowpass filter, and Table 6 for the highpass filter configuration.
b. A 8-pole Butterworth lowpass filter

Fig. 19 shows another example of 8 -pole Butterworth lowpass filter. Two FLJ-UR4LA1's or FLJ-UR4LA2's are used in the same manner as in Fig. 18. Same resistances are employed for eight resistors ( $\mathrm{R}_{11}$ to $\mathrm{R}_{24}$ ) but $\mathrm{R}_{\mathbf{Q}}$ values are varied at 2 poles each internally. Four more external resistors are used, but the advantage is that the eight resistances are the same. $R$ is obtained from the equation given below.

$$
\begin{aligned}
& R=\frac{15.9}{\mathrm{fc}(\mathrm{~Hz})} \times 10^{6}(\Omega) ; \text { FLJ-UR4LA1 } \\
& R=\frac{159}{\mathrm{fc}(\mathrm{~Hz})} \times 10^{6}(\Omega) ; \text { FLJ-UR4LA2 }
\end{aligned}
$$

(Fig. 18)


8-pole lowpass filter resistance table (Table 5)

|  | Bessel | Butterworth | Chebyshev ( 0.05 dB ) |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{11}$ | 0.525R | $0.942 R$ | 2.520R |
| $\mathrm{R}_{12}$ | 0.600R | 1.062R | 2.232R |
| $\mathrm{R}_{13}$ | 0.233 R | 0.689R | 1.842R |
| $\mathrm{R}_{14}$ | 1.272R | 1.452R | 0.653R |
| $\mathrm{R}_{21}$ | 0.671R | 1.111R | 2.986R |
| $\mathrm{R}_{22}$ | 0.389R | 0.900R | 0.750R |
| $\mathrm{R}_{23}$ | 0.428R | 1.962R | 5.248R |
| $\mathrm{R}_{24}$ | 0.486R | 0.501R | 0.173R |

## 8 -pole highpass filter resistance table (Table 6)

|  | Butterworth |  | Chebyshev |
| :--- | :---: | :---: | :---: |
|  | 1.416 R |  | 0.5619 R |
| $\mathrm{R}_{11}$ | 0.306 R |  | 0.3165 R |
| $\mathrm{R}_{12}$ | 0.715 R |  | 0.3762 R |
| $\mathrm{R}_{13}$ | 0.915 R |  |  |
| $\mathrm{R}_{14}$ | 1.093 R |  | 2.2090 R |
| $\mathrm{R}_{21}$ | 1.111 R |  | 0.7039 R |
| $\mathrm{R}_{22}$ | 0.900 R |  | 0.6371 R |
| $\mathrm{R}_{23}$ | 0.391 R |  | 0.3287 R |
| $\mathrm{R}_{24}$ | 2.561 R |  | 3.3520 R |

(Fig. 19)

8. $72 \mathrm{~dB} /$ oct high rolloff lowpass filter

Fig. 20 shows an example of a Chebyshev lowpass filter with high rolloff of $72 \mathrm{~dB} /$ oct achieved by combining FLJUR4LB1/2 and FLJ-UR4LA1/2. Resistances R $_{11}$ to $R_{24}$ are as follows:
$R_{11}=R_{12}=R_{13}=R_{14}=R$
$R_{21}=1.801 R$
$R_{22}=1.221 R$
$R_{23}=1.797 R$
$R_{24}=0.4788 \mathrm{R}$
9. Example of a digital tuneable filter

The FLJ-ACR1/2 is provided as FLJ-UR series accessory. FLJ-ACR1/2 is composed of resistance networks and analog switches. Combined use of those instead of external resistors provides a digital tuneable filter in which fc can be set by digital (BCD) codes (See Fig. 21).
(Fig. 20)

(Fig. 21) R shown here is $1.59 \mathrm{M} \Omega$ for $\mathrm{FL}-\mathrm{ACR} 1$ and $159 \mathrm{k} \Omega$ for FLJ-ACR2.

(Fig. 22)

(Fig. 23)


A model such as FLJ-UR1BA1/2 that requires two external resistors is shown in Fig. 22. A model that requires 4 resistors is shown in Fig. 21. In the examples shown in Figs. 21 and 22, when all digitals are 0 (when no filter external resistor is installed), no filter function is expected. The wiring shown in Fig. 23 is also possible. See FLJ-ACR data sheets.

FLJ-UR4LA, 4HA, 2LH Frequency Response (Fig. 24)


FLJ-UR4LB Frequency Response (Fig. 26)


FLJ-UR1BA, 2BA Frequency Response (Fig. 28)


FLJ-UR2EA Frequency Response (Fig. 25)


FLJ-UR4HB Frequency Response (Fig. 27)


FLJ-UR1BA, 2BA Frequency Response Enlarged Diagram (Fig. 29)


Higher Order Butterworth Lowpass Filter Frequency Response (Fig. 30)


4-pole Chebyshev Lowpass Filter Frequency Response (Fig. 32)
Ripple 0.5 dB (The center shows the enlarged ripple.)


8-pole Chebyshev Lowpass Filter Frequency Response (Fig. 34)
Ripple 0.05 dB (The center shows the enlarged ripple.)


Higher Order Bessel Lowpass Filter Frequency Response (Fig. 31)


6-pole Chebyshev Lowpass Filter Frequency Response (Fig. 33)
Ripple 0.1 dB (The center shows the enlarged ripple.)


Higher Order Butterworth Highpass Filter Frequency Response (Fig. 35)


4-pole Chebyshev Highpass Filter Frequency Response (Fig. 36)
Ripple 0.5 dB (The center shows the enlarged ripple.)


8-pole Chebyshev Highpass Filter Frequency Response (Fig. 38)
Ripple 0.05 dB (The center shows the enlarged ripple.)


Band Elimination Filter Frequency Response (Fig. 40)
FLJ-UR1BA1/2+External amplifier (Refer to Application 3, Q $=5$ )


6-pole Chebyshev Highpass Filter Frequency Response (Fig. 37)
Ripple 0.1 dB (The center shows the enlarged ripple.)


FLJ-UR2BA1/2 Bandpass Filter Frequency Response $Q=10$ (Fig. 39)


FLJ-VL,VH,VB VOLTAGE TUNEABLE FILTER

## FEATURES

- Cuttoff frequency tuned by external voltage.
- Wide range of control frequency.
- Small hydrid.


## GENERAL DESCRIPTION

FLJ-V Series are filters whose cutoff frequency or center frequency can be set with an external control voltage.
Hybrid construction has made it possible to build highly reliable, high performance filters in small size at low cost.
FLJ-VL is a lowpass filter and FLJ-VH is a highpass filter. Both filters have $24 \mathrm{~dB} /$ octave rolloff characteristics. FLJ-VB is a bandpass filter which has $12 \mathrm{~dB} /$ octBW at $Q=5$ characteristic.


BLOCK DIAGRAM (Fig. 1)


PIN CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | INPUT | 21 | CONTROL V. INPUT |
| 2 | GND | 22 | GND |
| 4 | Rq1 | 34 | -Vcc (-15V) |
| 7 | Cext 1-1 | 36 | GND |
| 8 | Rq1. Cext 1-1 | 37 | GND |
| 9 | Cext1-2 | 40 | +Vcc ( +15 V ) |
| 10 | Cext 1-2 |  |  |
| 11 | Rq2 |  |  |
| 14 | Cext2-1 |  |  |
| 15 | Rq2, Cext2-1 |  |  |
| 16 | Cext 2-2 |  |  |
| 17 | Cext2-2 |  |  |
| 18 | ZERO ADJ. |  |  |
| 20 | OUTPUT |  |  |

DO NOT CONNECT UNUSED PINS TO OTHERS.

## SPECIFICATIONS

Typical values at $25^{\circ} \mathrm{C}$ with $\pm 15 \mathrm{~V}$ supply, 10 V control voltage, $\pm 1 \mathrm{~V}$ rated input unless otherwise specified.

|  | FLJ-VL (Lowpass Filter) | FLJ-VB (Bandpass Filter) | FLJ-VH (Highpass Filter) |
| :---: | :---: | :---: | :---: |
| ABSOLUTE MAXIMUM |  |  |  |
| Power Supply Voltage Input Voltage Control Input Voltage | $\begin{aligned} & \pm 18 \mathrm{~V} \\ & \pm \mathrm{Vcc} \\ & \pm \mathrm{Vcc} \end{aligned}$ | * "Same as FLJ-VL" <br> * "Same as FLJ-VL" <br> * "Same as FLJ-VL" | * "Same as FLJ-VL" <br> * "Same as FLJ-VL" <br> * "Same as FLJ-VL" |
| FILTER CHARACTERISTICS |  |  |  |
| Frequency Set Range Frequency Set Accuracy Control Input Voltage Range Control Input Impedance Characteristic Rolloff Pass Gain vs. Control Input V. Distortion Frequency Set T.C. | $\begin{aligned} & 100 \mathrm{~Hz} \sim 100 \mathrm{KHz} \\ & \pm(3 \%+0.01 \% \text { F.S. }) \text { max. } \\ & +10 \mathrm{mV} \sim+10 \mathrm{~V} \\ & 50 \text { Kohm min. } \\ & 4 \text { pole Butterworth } \\ & 24 \mathrm{~dB} / \text { oct } \\ & \pm 0.5 \mathrm{~dB} \\ & 0.1 \% \text { max. } \\ & \pm 0.03 \% /{ }^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 200 \mathrm{~Hz} \sim 20 \mathrm{KHz} \\ & *+100 \mathrm{mV} \sim+10 \mathrm{~V} \end{aligned}$ <br> 2 pole pair Butterworth $12 \mathrm{~dB} /$ oct $\mathrm{BW}(\mathrm{Q}=5)$ $\pm 1 \mathrm{~dB}$ | $\begin{aligned} & 20 \mathrm{~Hz} \sim 20 \mathrm{KHz} \\ & { }^{*}+10 \mathrm{mV} \sim+10 \mathrm{~V} \end{aligned}$ <br> 4 pole Butterworth $24 \mathrm{~dB} /$ oct $\pm 0.5 \mathrm{~dB}$ |
| AMPLIFIER CHARACTERISTICS |  |  |  |
| Input Voltage Rated Input Voltage Input Impedance Offset Voltage Offset V. Variance vs. Control V. Temperature Drift Noise <br> Output Voltage/Current Output Impedance Load Resistance Small Signal BW | $\begin{aligned} & \pm 10 \mathrm{~V} \text { min. } \\ & \pm 1 \mathrm{~V} \\ & 50 \mathrm{Kohm} \text { min. } \\ & \pm 10 \mathrm{mV} \text { Zero Adjustable } \\ & \pm 20 \mathrm{mV} \text { max. } \\ & 300 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & 800 \mu \mathrm{Vrms} \text { max. } \\ & @ 10 \mathrm{~Hz} \sim 300 \mathrm{KHz} \\ & \pm 10 \mathrm{~V} / 5 \mathrm{~mA} \text { min. } \\ & 50 \mathrm{ohm} \text { max. } \\ & 10 \mathrm{Kohm} \text { min. } \\ & \mathrm{DC} \sim \mathrm{fc} \\ & \hline \end{aligned}$ | $\pm 2 \mathrm{~V}$ min. <br> $\pm 2 \mathrm{~V} / 5 \mathrm{~mA}$ min. | $\pm 10 \mathrm{~V}$ min. <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $\pm 10 \mathrm{~V} / 5 \mathrm{~mA}$ min. <br> $*$ <br> $\mathrm{fc} \sim 300 \mathrm{KHz}$ |
| POWER REQUIREMENTS \& ENVIRONMENT |  |  |  |
| Power Supply Voltage Current Operating Temperature Range Operating Humidity Range Storage Temperature Range Storage Humidity Range | $\begin{aligned} & \pm 15 \mathrm{~V},+10 \%,-5 \% \\ & \pm 36 \mathrm{~mA} \\ & -20^{\circ} \mathrm{C} \sim+70^{\circ} \mathrm{C} \\ & 10 \% \sim 95 \% \mathrm{RH} \\ & -30^{\circ} \mathrm{C} \sim+80^{\circ} \mathrm{C} \\ & 10 \% \sim 80 \% \mathrm{RH} \end{aligned}$ | * | * |

## TECHNICAL NOTES

1. The rated input voltage is $\pm 1 \mathrm{~V}$. The maximum performance is obtained if input voltage does not exceed this range.
2. These filters are 4pole Butterworth(2pole pair) filters. Cutoff frequency is controlled by external voltage. The relationship between control voltage and cutoff frequency is linear (=proportional). Cutoff frequency ranges can be shifted toward lower frequency region if four external capacitors are added. See Figure 3.
FLJ-VL:
Cext1, Cext $2=\frac{1}{\mathrm{fc}(\max ) \times 2 \pi \times 6.36 \times 10^{3}}-250 \times 10^{-12}$
FLJ-VB, VH:
Cext1, Cext $2=\frac{1}{\mathrm{fc}(\max ) \times 2 \pi \times 6.36 \times 10^{3}}-1250 \times 10^{-12}$
Cext1, Cext 2 : F (Farad)
fc (max) : -3 dB frequency at 10 V control voltage.
3. Zero offset adjustment range is approximately $\pm 50 \mathrm{mV}$.
4. Control input voltage signal has approximately 10 KHz of frequency response. However, it takes long time before the output DC offset (=approx. 10 mV ) settles under the new fc
set. It is not recommended to use alternating signals for the control input, depending on applications. The cutoff frequency shall be affected by unstable control voltage if it is small signal, even if.it is DC.
5. FLJJ-VL can be used as Bessel filter. Connect Rq1 $=95.3 \mathrm{~K} \Omega$ and $\mathrm{Rq} 2=9.53 \mathrm{~K} \Omega$ as shown Figure 3. External capacitors should be:
Cext1 $=250\left(\frac{100}{\mathrm{fc}(\max )(\mathrm{KHz}) \times 1.43241}-1\right)$
Cext2 $=250\left(\frac{100}{\mathrm{fc}(\max )(\mathrm{KHz}) \times 1.60594}-1\right)$
$\mathrm{fc}(\max ) \leqq 62.2 \mathrm{KHz},-3 \mathrm{~dB}$ frequency at 10 V control input voltage.
Cext1, Cext2 : pF (pico Farad)

TYPICAL CONNECTION (Fig. 3)


AMPLITUDE VS. FREQUENCY (Fig. 4)

FLلV-VL (Fig. 4-1)


FLJ-VH (Fig. 4-2)


FLJ-VB (Fig. 4-3)


FLJ-VL DISTORTION VS. f/fc (Fig. 5-1)
FLJ-VH DISTORTION VS. f/fc (Fig. 5-2)
DISTORTION VS. INPUT LEVEL (Fig. 6)




NOISE VS. CONTROL VOLTAGE (Fig. 7)


FLT-U2
Microelectronic Universal Active Filter

## FEATURES

- State variable filter
- LP, BP, or HP functions
- 2-Pole response
- Low-noise operational amplifiers
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operation
- Low cost


## GENERAL DESCRIPTION

The FLT-U2 is a universal active filter manufactured with thick-film hybrid technology. It uses the state variable active filter principle to implement a second order transfer function. Three committed operational amplifiers are used for the second order function while a fourth uncommitted operational amplifier can be used as a gain stage, summing amplifier, buffer amplifier, or to add another independent real pole.
Two-pole lowpass, bandpass, and highpass output functions are available simultaneously from three different outputs, and notch and allpass functions are available by combining these outputs in the uncommitted operational amplifier. To realize higher order filters, several FLT-U2's can be cascaded. Q range is from 0.1 to 1,000 and resonant frequency range is 0.001 Hz to 200 kHz . Frequency stability is $0.01 \% /{ }^{\circ} \mathrm{C}$ and resonant frequency accuracy is within $\pm 5 \%$ of calculated values. Frequency tuning is done by two external resistors and Q tuning by a third external resistor. For resonant frequencies below 50 Hz , two external tuning capacitors must be added. Exact tuning of the resonant frequency is done by varying one of the resistors around its calculated value.
The internal operational amplifiers in the FLT-U2 have 3 MHz gain bandwidth products and a wideband input noise specification of only $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. This results in considerably improved operation over most other competitive active filters which employ lower performance amplifiers. By proper selection of external components any of the popular filter types such as Butterworth, Bessel, Chebyshev, or Elliptic may be designed. Applications include audio, tone signalling, sonar, data acquisition, and feedback control systems.

Two models are available for operation over the commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and military, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, temperature ranges.


## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ supplies, unless otherwise stated.


## TECHNICAL NOTES

1. The FLT-U2 has simultaneous lowpass, bandpass, and highpass output functions. The chosen output for a particular function will be at unity gain based on Tables II and III. This means that the other two unused outputs will be at other gain levels. The gain of the lowpass output is always 10 dB higher than the gain of the bandpass output and 20 dB higher than the gain of the highpass output.
2. When tuning the filter and checking it over its frequency range, the outputs should be checked with a scope to make sure there is no waveform clipping present, as this will affect the operation of the filter. In particular the lowpass output should be checked since its gain is the highest.
3. Check $f_{1}$, the center frequency for bandpass and the cutoff frequency for lowpass or highpass, at the bandpass output. Here the peaking frequency can easily be determined for high Q filters and the $0^{\circ}$ or $180^{\circ}$ phase frequency can easily be determined for low $Q$ filters (depending on whether inverting or noninverting).
4. Tuning resistors should be $1 \%$ metal film resistors with 100 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature stability or better for best performance. Likewise external tuning capacitors should be NPO ceramic or other stable capacitor types.

## THEORY OF OPERATION

The FLT-U2 block diagram is shown in Figure 1. This is a second order state-variable filter using three operational amplifiers. Lowpass, bandpass, and highpass transfer functions are simultaneously produced at its three output terminals. These three transfer functions are characterized by the following second order equations:

$$
\begin{aligned}
& H(s)=\frac{K_{1}}{S^{2}+\frac{\omega_{0}}{Q} S+\omega_{0}^{2}} \quad \text { LOWPASS } \\
& H(s)=\frac{K_{2} S}{S^{2}+\frac{\omega_{0}}{Q} S+\omega_{0}^{2}} \quad \text { BANDPASS } \\
& H(s)=\frac{K_{3} S^{2}}{S^{2}+\frac{\omega_{0}}{Q} S+\omega_{0}^{2}} \quad \text { HIGHPASS }
\end{aligned}
$$

where $K_{1}, K_{2}$, and $K_{3}$ are arbitrary gain constants.
A second order system is characterized by the location of its poles in the s-plane as shown in Figure 2. The natural radian frequency of this system is $\omega_{0}$. In Hertz this is $f_{0}=\frac{\omega_{0}}{2 \pi}$.
The resonant radian frequency of the circuit is different from the natural radian frequency and is:

$$
\omega_{1}=\omega_{0} \sin \emptyset=\sqrt{\omega_{0}^{2}-\sigma_{1}^{2}}
$$

The damping factor determines the amount of peaking in the filter frequency response and is defined as:

$$
d=\cos \emptyset
$$

The point at which the peaking becomes zero is called critical damping and is $d=\sqrt{2} / 2$.
$Q$ is found from $d$ and is a measure of the sharpness of the resonance of the peaking:

$$
\begin{aligned}
& Q=\frac{1}{2 d} \\
& \text { Also, } Q=\frac{f_{0}}{-3 \mathrm{~dB} \text { Bandwidth }}=\frac{\omega_{0}}{2 \sigma_{1}}
\end{aligned}
$$

For high $Q$ filters the natural frequency and resonant frequency are approximately equal.

$$
\omega_{1} \simeq \omega_{0} \text { or } f_{1} \simeq f_{0}
$$

This is true since $\omega_{1}=\omega_{0} \sin \emptyset$ and $\sin \varnothing \simeq 1$ as the poles move close to the $\mathrm{j} \omega$ axis in the s-plane.
For high $\mathrm{Qs}(\mathrm{Q}>1)$ we therefore have for the second order filter:

$$
\begin{aligned}
f_{0} & \simeq \text { Bandpass center frequency } \\
& \simeq \text { Lowpass corner frequency } \\
& \simeq \text { Highpass corner frequency }
\end{aligned}
$$

In the simplified tuning procedure which follows, the tuning is accomplished by independently setting the natural frequency and Q of the filter. This is done most simply by assuming unity gain for the output of the desired filter function. Unity gain means a gain of one ( $\pm$ ) at dc for lowpass, at center frequency for bandpass, and at high frequency ( $f \gg f_{0}$ ) for highpass. Unity gain does not apply to all outputs simultaneously but only to the chosen output based on the component values given in the tables. Figure 3 shows the relative gains of the three simultaneous outputs assuming the bandpass gain is set to unity. Note that lowpass gain is always 10 dB higher than bandpass gain and highpass gain is always 10 dB lower than bandpass gain.

## SIMPLIFIED TUNING PROCEDURE

1. Select the desired transfer function (lowpass, bandpass, or highpass) and inverted or noninverted output. From this determine the filter configuration (inverting or noninverting) using Table I.

## TABLE I FILTER CONFIGURATION

|  | LP | BP | HP |
| :--- | :---: | :---: | :---: |
| INVERTING INPUT | INV | NON-INV | INV |
| NONINVERTING INPUT | NON-INV | INV | NON-INV |

2. Starting with the desired natural frequency and $Q$ (determined from the filter transfer function or s-plane diagram), compute $f_{0} Q$. For $f_{0} Q>10^{4}$ the actual realized $Q$ will exceed the calculated value. At $f_{0} Q=10^{4}$ the increase is about $1 \%$ and at $f_{0} Q=10^{5}$ it is about $20 \%$.
3. Inverting Configuration. Using the value of $Q$ from Step 2 find $R_{1}$ and $R_{3}$ from Table II. $R_{2}$ is open, or infinite.
TABLE II INVERTING CONFIGURATION

|  | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ |
| :---: | :---: | :---: | :---: |
| LOWPASS | 100 K | OPEN | $\frac{100 \mathrm{~K}}{3.80 \mathrm{Q}-1}$ |
| BANDPASS | $\mathrm{Q} \times 31.6 \mathrm{~K}$ | OPEN | $\frac{100 \mathrm{~K}}{3.48 \mathrm{Q}}$ |
| HIGHPASS | 10 K | OPEN | $\frac{100 \mathrm{~K}}{6.64 \mathrm{Q}-1}$ |

4. Noninverting Configuration. Using the value of $Q$ from Step 2 find $R_{2}$ and $R_{3}$ from Table III. $R_{1}$ is open, or infinite.
TABLE III NONINVERTING CONFIGURATION

|  | $\mathbf{R}_{1}$ | $\mathbf{R}_{2}$ | $\mathbf{R}_{3}$ |
| :---: | :---: | :---: | :---: |
| LOWPASS | OPEN | $\frac{316 \mathrm{~K}}{\mathrm{Q}}$ | $\frac{100 \mathrm{~K}}{3.16 \mathrm{Q}-1}$ |
|  |  | OPEN | 100 k |
| BANDPASS | OIGHPASS | OPEN | $\frac{31.6 \mathrm{~K}}{3.48 \mathrm{Q}-1}$ |

5. Using the value of $f_{0}$ from Step 2, set the natural frequency of the filter by finding $R_{4}$ and $R_{5}$ from the equation:

$$
R_{4}=R_{5}=\frac{5.03 \times 10^{7}}{f_{0}}
$$

where $R_{4}$ and $R_{5}$ are in ohms and $f_{0}$ is in Hertz. The natural frequency varies as $\sqrt{\mathrm{R}_{4} \mathrm{R}_{5}}$ and therefore one value may be increased and the other decreased and the natural frequency will be constant if the geometric mean is constant. To maintain constant bandwidth at the bandpass output while varying center frequency, fix $\mathrm{R}_{4}$ and vary $\mathrm{R}_{5}$.
6. For $\mathrm{f}_{0}<50 \mathrm{~Hz}$ the internal 1000 pF capacitors should be shunted with external capacitors across pins 5 \& 7 and 13 \& 14. If equal value capacitors are used, $R_{4}$ and $R_{5}$ are then computed from:

$$
R_{4}=R_{5}=\frac{5.03 \times 10^{10}}{f_{0} C}(C \text { in } p F)
$$

For unequal value capacitors this becomes:

$$
R_{4}=R_{5}=\frac{5.03 \times 10^{10}}{f_{0} \sqrt{ } C_{1} C_{2}}\left(C_{1} C_{2} \text { in } p F\right)
$$

In both cases the capacitance is the sum of the external values and the internal 1000 pF values.


Figure 1.
FLT-U2 Block Diagram


Figure 2.
S-Plane Diagram


Figure 3.
Relative Gains of Simultaneous Outputs, $Q=1$


## SIMPLIFIED TUNING PROCEDURE, (Cont'd)

7. This procedure is based on unity gain output for the desired function. For additional gain, the fourth uncommitted operational amplifier should be used as an inverting or noninverting gain stage following the selected output. See Figure 4. A third pole on the real axis of the s-plane may also be added to the transfer function by adding a capacitor to the gain stage as shown in Figure 5.

## FILTER DESIGN EXAMPLES

Bandpass Filter With 1 kHz Center Frequency Q = 10 and Inverted Output

1. From Table I the noninverting configuration is chosen to realize an inverted bandpass output $\mathrm{f}_{0} \mathrm{Q}=10^{4}$ which means the realized $Q$ will be about 1\% higher than calculated.
2. From Table III, using $Q=10$, we find:

$$
\begin{aligned}
& \mathrm{R}_{1}=\text { open } \\
& \mathrm{R}_{2}=100 \mathrm{~K} \text { ohms } \\
& \mathrm{R}_{3}=\frac{100 \mathrm{~K}}{3.48 \mathrm{Q}-1}=\frac{100 \mathrm{~K}}{33.8}=2.96 \mathrm{~K} \mathrm{ohms}
\end{aligned}
$$

3. Using $f_{0}$ of $1 \mathrm{kHz}, R_{4}$ and $R_{5}$ are found from the equation:

$$
R_{4}=R_{5}=\frac{5.03 \times 10^{7}}{1000}=50.3 \mathrm{~K} \text { ohms }
$$

4. This completes the filter design which is shown in Figure 6. To choose the nearest $1 \%$ standard value resistors either 49.9 K or 51.1 K ohms could be used; likewise one value of 49.9 K and one of 51.1 K could be used giving the geometric mean of $\sqrt{\mathrm{R}_{4} \mathrm{R}_{5}}=\sqrt{49.9 \mathrm{~K}} \times 51.1 \mathrm{~K}=50.5 \mathrm{~K}$ which is even closer. But due to the filter $\pm 5 \%$ frequency tolerance it may be better to hold $\mathrm{R}_{4}$ constant while varying $\mathrm{R}_{5}$ to tune it exactly.

Three-Pole Noninverting Butterworth Low Pass Filter With dc Gain of 10 and Cutoff Frequency of 5 kHz .
The s-plane diagram of the 3-pole Butterworth filter is shown in Figure 7. We will use a second order filter to realize the two complex conjugate poles and the uncommitted operational amplifier to provide the third real axis pole and a dc gain of 10.

1. From Table I, the noninverting filter configuration would normally be used to give a noninverting low pass output. In this case, however, we choose an inverting uncommitted op amp with a gain of 10 and therefore we use the inverting configuration for the filter. By comparing the second order portion of the Butterworth function $S^{2}+\omega_{0} S+\omega_{0}{ }^{2}$ to the standard second order function $S^{2}+\omega_{0} S+\omega_{0}{ }^{2}$ we find $Q=1$ $f_{0} Q$ is then $5 \times 10^{3}$ so that $Q$ will not exceed its specified value.
2. From Table II, using $Q=1$, we find:

$$
\begin{aligned}
& \mathrm{R}_{1}=100 \mathrm{~K} \text { ohms } \\
& \mathrm{R}_{2}=\text { open } \\
& \mathrm{R}_{3}=\frac{100 \mathrm{~K}}{3.80 \mathrm{Q}-1}=35.7 \mathrm{~K} \text { ohms }
\end{aligned}
$$

3. Using $f_{0}$ of $5 \mathrm{kHz}, \mathrm{R}_{4}$ and $\mathrm{R}_{5}$ are found from the equation:

$$
R_{4}=R_{5}=\frac{5.03 \times 10^{7}}{5000}=10.1 \mathrm{~K} \text { ohms }
$$

4. For the uncommitted output amplifier, a gain of -10 is required. This defines $R_{7} / R_{6}=10$ and we arbitrarily choose $R_{6}$ $=2 \mathrm{~K}, \mathrm{R}_{7}=20 \mathrm{~K}$ ohms.


Figure 5.
Using the Uncommitted Op Amp to Add a Real Axis Pole


Figure 6.
Bandpass Filter Example


Figure 7.
S-Plane Diagram of 3-Pole Butterworth Lowpass Filter


Figure 8.
Three Pole Butterworth Low Pass Filter Example

## FILTER DESIGN EXAMPLES, (Cont'd)

5. The final step is to realize the real axis pole of the Butterworth filter. This pole is at 5 kHz and is set by using capacitor $\mathrm{C}_{3}$ across the feedback resistor $\mathrm{R}_{7}$ :

$$
\mathrm{C}_{3}=\frac{1}{2 \pi \mathrm{fR}_{7}}=\frac{1}{6.28 \times 5 \times 10^{3} \times 20 \times 10^{3}}=1590 \mathrm{pF}
$$

6. This completes the 3 -pole Butterworth filter which is shown in Figure 8.

Highpass Filter with Gain of -1, 20 kHz Cutoff Frequency, and Critical Damping

1. From Table I the inverting configuration must be used to realize a highpass gain of -1 . An s-plane diagram of this function is shown in Figure 9. Critical damping requires the pole positions to be on a line $45^{\circ}$ with respect to the real axis and this results in no frequency peaking. The damping factor d is:

$$
\begin{aligned}
& d=\cos \emptyset=\cos 45^{\circ}=0.707 \\
\text { and } \quad & Q=\frac{1}{2 d}=\frac{1}{2(0.707)}=0.707
\end{aligned}
$$

Because this is a low $Q$ system the natural frequency will not be the same as the highpass cutoff frequency $\mathrm{f}_{1}$. From Figure 9 :

$$
\mathrm{f}_{0}=\frac{\mathrm{f}_{1}}{\cos \emptyset}=\frac{20 \mathrm{kHz}}{0.707}=28.3 \mathrm{kHz}
$$

Then $f_{0} Q=0.707 \times 28.3 \times 10^{3}=2 \times 10^{4}$ and the $Q$ will exceed its desired value by slightly over $1 \%$.
2. From Table II, using $Q=0.707$ we find:

$$
\begin{aligned}
& \mathrm{R}_{1}=10 \mathrm{~K} \text { ohms } \\
& \mathrm{R}_{2}=\text { open } \\
& \mathrm{R}_{3}=\frac{100 \mathrm{~K}}{6.64 \mathrm{Q}-1}=\frac{100 \mathrm{~K}}{3.69}=27.1 \mathrm{~K} \mathrm{ohms}
\end{aligned}
$$

3. Using $f_{0}=28.3 \mathrm{kHz}, \mathrm{R}_{4}$ and $\mathrm{R}_{5}$ are found from the equation:

$$
R_{4}=R_{5}=\frac{5.03 \times 10^{7}}{28.3 \times 10^{3}}=1.78 \mathrm{~K} \text { ohms }
$$

4. This completes the highpass filter design which is shown in Figure 10. When using this filter, care should be exercised so that clipping does not occur in the filter due to excessive input levels. If clipping occurs, the filter will not operate properly. Clipping will first occur at the lowpass output around $f_{0}$ since its gain is 20 dB higher than the highpass output. The signal level should be reduced so that clipping does not occur anywhere in the frequency range used. If higher signal level is required, the highpass output should be amplified by a gain stage using the uncommitted operational amplifier.


S-Plane Diagram of Highpass Filter with Critical Damping


## ADVANCED FILTERS

All of the common filter types can be realized by using cascaded FLT-U2 stages. This includes multi-pole Butterworth, Bessel, Chebyshev, and Elliptic types. The basic procedure is to implement each pole pair with a single FLT-U2 and cascade enough units to realize all poles. A real axis pole is implemented by an uncommitted operational amplifier stage. Each stage should be separately tuned with an oscillator and scope and then the stages connected together and checked. See Figure 11.
A notch filter can be constructed in several ways. The first way is to use the FLT-U2 as an inverting bandpass filter and sum the output of the filter with the input signal by means of the uncommitted operational amplifier. This produces a net subtraction at the center frequency of the bandpass which produces a null at the output of the amplifier. (See Figure 12.) Likewise lowpass and highpass outputs (which are always in phase) can be subtracted from each other with an external operational amplifier. The highpass output must have some gain added to it, however, so that its gain is equal to that of the lowpass output. A third method is to use two separate FLT-U2's, one as a two-pole lowpass filter and the other as a two-pole highpass filter. Again the outputs are subtracted in an operational amplifier. This method permits independent tuning of the two sections to get the best null response.
Further discussion of filter designs is beyond the scope of this data sheet and the user is referred to the various texts on filter design, some of which are listed below.
Estep, G.J., The State Variable Active Filter Configuration Handbook, 2nd Edition, Agoura, Ca., 1974.
Reference Data for Radio Engineers, Howard W. Sams \& Co. Inc., 5th Edition.
Christian, E., and Eisenmann, E., Filter Design Tables and Graphs, McGraw-Hill Book Co., 1974.


Figure 11. Realization of a Complex Multipole Filter


Figure 12. Realization of Notch Filter

| ORDERING INFORMATION |  |
| :--- | :---: |
|  | OPERATING |
| MODEL | TEMP. RANGE |
| FLT-U2 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| FLT-U2M | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

# ROJ-20,1K RESISTOR TUNEABLE OSCILLATOR 

## FEATURES

- Oscillation frequency is set by two external resistors.
- Ultra-low distortion .. . 0.0018\% typical.
- Stable.
- Small hybrid package.


## GENERAL DESCRIPTION

ROJ-20 and ROJ-1K are resistor tuneable osciliators whose oscillation frequency is set with two external resistors.

Output frequency range of the ROJ-20 is 20 Hz to 20 KHz while that of the ROJ- 1 K is 1 KHz to 100 KHz . Output distortion is as low as $0.0018 \%$ typical at 1 KHz frequency range. Output voltage temperature coefficient is also as low as $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
Output voltage amplitude is internally trimmed at $2.5 \mathrm{Vrms} \pm 0.5 \%$ and this amplitude is adjusted to the range from 500 mV to $20 \mathrm{Vp}-\mathrm{p}$ with external resistors. Sine and cosine waves are generated from two output terminals. A synchronization input terminal is provided in order to fine tune the relationship of these two outputs.
Hybrid construction has made it possible to build highly stable oscillators in small size at low cost.

## TECHNICAL NOTES

1. Typical connections are shown in Figure 3. Do not connect unused pins to any points. The external synchronization pin (Pin 1) is left open normally.
2. Output voltage level is $20 \mathrm{Vp}-\mathrm{p}$ when the pins 12 and 14 are connected, 2.5 Vrms when these pins are disconnected.
Any output voltage level can be set using external resistors RV1 and RV2 as shown Figure 4-a and 5-a.
The curves 4-b and 5-b show approximate values. The use of potentiometers


## SPECIFICATIONS

Typical value at $25^{\circ} \mathrm{C}$ with $\pm 15 \mathrm{VDC}$ supplies unless otherwise specified.

|  | ROJ-20 | ROJ-1K |
| :---: | :---: | :---: |
| OSCILLATED FREQUENCY |  |  |
| Frequency Range (Note 1) . . . . . . . <br> Accuracy, Calculated Frequency <br> Wave Shape | $\begin{aligned} & 20 \mathrm{~Hz}-20 \mathrm{KHz} \\ & 0.5 \% @ 1 \mathrm{KHz} \\ & \mathrm{Sin}, \text { Cosin } \end{aligned}$ | $\begin{aligned} & 1 \mathrm{KHz}-100 \mathrm{KHz} \\ & 0.5 \% @ 10 \mathrm{KHz} \\ & \text { * Same as left } \end{aligned}$ |
| OUTPUT CHARACTERISTICS |  |  |
| Output Voltage/Current Voltage Level Accuracy (Note 2) " (20Vp-p, Note 3) <br> Distortion <br> Output Impedance $\qquad$ Load $\qquad$ <br> Voltage Level Tracking Error Output Voltage TC Frequency TC | ```\pm10V/5mA 2.5Vrms }\pm0.5%max 0.05% (<10KHz) 0.0018% typ 0.005% max. (70Hz - 10KHz) 50 ohm max. 2 Kohm min. 100pF max. 0.4% (Rext1=Rext2) 50ppm/ }\mp@subsup{}{}{\circ}\textrm{C 15ppm/*}\textrm{C``` |  |
| POWER REQUIREMENTS \& ENVIRONMENT |  |  |
| Power Supply Voltage Power Supply Current Operating Temperature Range Storage Temperature Range Relative Humidity | $\begin{array}{\|l\|} \hline \pm 15 \mathrm{~V} \pm 10 \% \\ +14 \mathrm{~mA},-21 \mathrm{~mA} \\ -20^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -30^{\circ} \mathrm{C} \text { to }+80^{\circ} \mathrm{C} \\ 10 \% \text { to } 95 \% \text { Non Condensing } \\ \hline \end{array}$ | * |

are recommended when an accurate level of output is desired.
3. Output frequency can be slightly shifted toward lower frequency range if two Cext are added. See Figure 3.
Relationship among Rext, Cext and fo are:
ROJ-20 Rext $=\frac{159}{(\text { Cext }+0.01) \times \text { fo }}($ Kohm $)$ Cext: $\mu \mathrm{F}$ fo: Hz
ROJ-1K Rext $=\frac{159}{(\text { Cext }+0.001) \times \mathrm{fo}_{0}}$ (Kohm)
4. Output frequency could become unstable if the capacitive load exceeds 100 pF . The use of 50 ohm resistor or an output buffer amplifier is recommended. See Figure 6.
5. Output frequency can be synchronized with the input from the pin 1. First, oscillate at nearly equal frequency to the one desired to be synchronized. Then, apply synchronization frequency to pin 1 at several Vrms level.
Phase difference between synchronization input and output frequency vs. the frequency ratio is shown in Fig. 7.

Note 1. Two external resistors are:
ROJ-20 Rext $=\frac{15.9}{\text { fo }(\mathrm{KHz})}(\mathrm{Kohm})$
ROJ-1K

$$
\text { Rext }=\frac{159}{\text { fo }(\mathrm{KHz})}(\text { Kohm })
$$

Note 2. Pins 12 and 14 OPEN.
Note 3. Pins 12 and 14 CONNECTED.

## OUTPUT LEVEL ADJUSTMENT (Technical Note 2)



LARGE CAPACITIVE LOAD (Fig.6) (Technical Note 4)


PHASE DIFFERENCE BETWEEN SYNC INPUT AND OUTPUT
(Fig.7) (Technical Note 5)

fin: Sync Input Frequency
fo: Frequency when no Sync in is given.

## DISTORTION vs. FREQUENCY (Fig.8)



## DATA ACQUISITION SUBSYSTEMS



## DATA ACQUISITION SUBSYSTEMS

| MODEL | RESOLUTION | CHANNELS | THROUGHPUT RATE | $\begin{aligned} & \text { LINEARITY } \\ & \text { (MAX) } \end{aligned}$ | GAIN RANGE | INPUT RANGE | PACKAGE | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAS-952R | 8 Bits | 16 Single Ended | 17 kHz | $\pm 1 / 2 \mathrm{LSB}$ | - | 0 to +5 V | 40-pin DIP Monolithic | -25 to +85 | 7-3 |
| HDAS-8MC | 12 Bits | 8 Diff. | 50 kHz | $\pm 3 / 4$ LSB | 1 to 200 | 0 to +50 mV <br> 0 to +10 V <br> $\pm 50 \mathrm{mV}$ to $\pm 10 \mathrm{~V}$ | 62-pin Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 7-9 |
| HDAS-16MC | 12 Bits | 16 Single Ended | 50 kHz | $\pm 3 / 4$ LSB | 1 to 200 | $\begin{gathered} 0 \text { to }+50 \mathrm{mV} \\ 0 \text { to }+10 \mathrm{~V} \\ \pm 50 \mathrm{mV} \text { to } \pm 10 \mathrm{~V} \end{gathered}$ | 62-pin Hybrid | $\frac{0 \text { to }+70}{-55 \text { to }+125}$ | 7-9 |
| MDAS-8D | 12 Bits | 8 Diff. | 50 kHz | $\pm 1$ LSB | - | $\begin{gathered} 0 \text { to }+5 \mathrm{~V} \\ 0 \text { to }+10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Module | 0 to +70 | 7-17 |
| MDAS-16 | 12 Bits | 16 Single Ended | 50 kHz | $\pm 1$ LSB | - | $\begin{gathered} 0 \text { to }+5 \mathrm{~V} \\ 0 \text { to }+10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Module | 0 to +70 | 7-17 |
| MDAS-940D | 12 Bits | 8 Diff. | 33 kHz | $\pm 1 / 2$ LSB | 1, 2, 4, 8 | $\begin{gathered} 0 \text { to }+5 \mathrm{~V} \\ 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Module | 0 to +70 | 7-23 |
| MDAS-940S | 12 Bits | 16 Single Ended | 33 kHz | $\pm 1 / 2$ LSB | 1, 2, 4, 8 | $\begin{gathered} 0 \text { to }+5 \mathrm{~V} \\ 0 \text { to }+10 \mathrm{~V} \\ \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | Module | 0 to +70 | 7-23 |

Output logic for all devices is three-state TTL.

## FEATURES

－ 16 Single－ended channels
－8－Bit resolution
－Monolithic CMOS construction
－Three－state outputs
－Ratiometric operation
－Low cost

## GENERAL DESCRIPTION

The DAS－952R is a single－chip，16－ channel， 8 －bit data acquisition system． Using monolithic CMOS technology，this single DIP product includes a 16 －channel multiplexer，an 8 －bit successive approx－ imation A／D converter，and microproc－ essor－compatible control logic．
The design of this system emphasizes high accuracy，excellent repeatability，low power consumption，and a minimum of ad－ justments（no full scale or zero adjustment required）．Latched and decoded address inputs and latched TTL three－state outputs allow easy interfacing to microprocessors．
The input multiplexer allows random ac－ cess to any one of 16 single－ended analog input channels and provides necessary logic for additional channel expansion． Connection of the multiplexer output to the converter input is by external pin connec－ tion．This permits easy signal conditioning such as amplification，linearization，or the use of a sample and hold．
The 8－bit A／D converter uses a 256R lad－ der network，successive approximation register，and a chopper－stabilized com－ parator to implement the successive ap－ proximation conversion technique with a switching tree．Using a 256R ladder net－ work ensures monotonicity while the chopper－stabilizer comparator makes the converter highly resistant to thermal ef－ fects and long term drift．In ratiometric conversion，the converter expresses the analog value being measured as a percen－ tage of reference input．Full－scale range may be selected within limits，to adjust the sensitivity of the converter to the desired application or to refer the output to a secondary standard．
Accuracy，speed，flexibility，excellent per－ formance over a wide temperature range （ $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ）and low cost make the DAS－952R an easy and practical answer to many data acquisition needs．


## MECHANICAL DIMENSIONS

 （INCHES（MM）INPUT／OUTPUT CONNECTIONS


| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | CH 4 IN | 21 | OUTPUT ENABLE |
| 2 | CH 5 IN | 22 | CLOCK INPUT |
| 3 | CH 6 IN | 23 | －REF．${ }^{\text {N }}$ |
| 4 | CH 7 IN | 24 | BIT 8 OUT（LSE） |
| 5 | CH 8 in | 25 | BIT 7 OUT |
| 6 | CH 9 IN | 26 | BIT 6 OUT |
| 7 | CH 10 IN | 27 | BIT 5 OUT |
| 8 | CH 11 IN | 28 | BIT 4 OUT |
| 9 | CH 12 IN | 29 | BIT 3 OUT |
| 10 | CH 13 IN | 30 | BIT 2 OUT |
| 11 | CH 14 IN | 31 | BIT 1 OUT（MSB） |
| 12 | CH 15 IN | 32 | ADDRESS ENABLE |
| 13 | E．O．C． | 33 | CA 8 INPUT |
| 14 | CH 16 N | 34 | CA 4 INPUT |
| 15 | MULTIPLEXER OUTPUT | 35 | CA 2 InPut |
| 16 | START CONVERT | 36 | CA 1 INPUT |
| 17 | $+\mathrm{V}_{S}$ | 37 | EXPANSION CONTROL |
| 18 | A／D $\mathbb{N}$ | 38 | CH 1 INPUT |
| 19 | ＋REF．IN | 39 | CH 2 INPUT |
| 20 | GROUND | 40 | CH 3 INPUT |

## ABSOLUTE MAXIMUM RATINGS

| (Except Digital and REF inputs) . . . . -0.3 V to $\mathrm{V}_{\mathrm{s}}+0.3 \mathrm{~V}$ <br> Voltage at Digital Inputs........ <br>  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C},+\mathrm{V}_{\text {SUPPLY }}=+\mathrm{V}_{\text {REF }},-\mathrm{V}_{\text {REF }}=\mathrm{G}_{\mathrm{ND}}$, clock $=\mathbf{6 4 0}$ kHz unless otherwise noted.


## PHYSICAL/ENVIRONMENTAL

Operating Temperature Range $\ldots . .-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range ...... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Package
40 Pin Plastic DIP

## FOOTNOTES:

1. Logic is provided for expanding the number of channels externally.
2. Channel ON-resistances matched to within $75 \Omega$ maximum difference between any two channels.
3. Measured from + REF input to - REF input.
4. This is the comparator input current, a bias current into or out of the chopper stabilized comparator. It varies directly with clock frequency and is relatively independent of temperature.
5. Total unadjusted error is the sum of linearity, zero, and full-scale errors at any point on the transfer function.
6. $V_{s}=+R E F=+5 \mathrm{~V} \pm 0.25 \mathrm{~V}$.
7. For clock frequency of 640 kHz . See technical note 4.

## TECHNICAL NOTES

1. The analog input voltage is expressed as a percentage of fullscale voltage range. Full-scale voltage range may be varied from +0.512 V to +5.25 V . The system uses an 8 -bit converter with the full-scale range divided into 256 steps (one step $=1 \mathrm{LSB}$ ). The ability to select the full-scale range by means of the reference voltage allows selection of the size of the LSB, thereby allowing selection of the converter's sensitivity. The center of the full-scale voltage range must be held within $\pm 0.1 \mathrm{~V}$ of the center of the supply range because the analog switch tree changes from N -channel switches to P-channel switches at this point. Failure to maintain the symmetry of these ranges may result in erratic switch operation. This condition is automatically satisfied in configurations where + REF $=+V_{s}$ and - REF $=$ GND. For configurations where + REF $<+\mathrm{V}_{\mathrm{s}}$, - REF must be greater than GND by an equal amount. + REF can never exceed $+V_{s}$ and -REF can never be less than GND.
2. The system requires less than 1 mA of supply current. For applications where full scale range is selected between +4.75 V and +5.25 V , the reference can be used to generate the supply.
3. To preserve the accuracy of the system over its full operating temperature range, the reference source should have a temperature coefficient of $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less. For ambient temperature changes less than $75^{\circ} \mathrm{C}$, a reference temperature coefficient of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ is sufficient to maintain accuracy.
4. Conversion time and throughput rate for the DAS-952R is dependent on external clock frequency. The clock may be varied from 10 kHz to 1.2 MHz (see comparator input current graph).

DAS-952R

## DESCRIPTION OF OPERATION

Any one of 16 single-ended analog inputs may be selected by using the address decoder. The multiplexer input selection table shows the channel address input states required to select each channel. Channel address input states are latched into the address decoder on the low-to-high transition of the ADDRESS ENABLE input. Channel address inputs are required to be stable for 50 nanoseconds before and after the ADDRESS ENABLE low-to-high transition. Additional channel expansion is accomplished by disabling the internal multiplexer (all channels are off when EXPANSION CONTROL input is low) and connecting the additional signals directly to the converter input.
The converter input may also be used to introduce various signal conditioning devices into the analog signal path. The analog signal at the multiplexer input selected is available to the comparator after a maximum delay time of 2.5 microseconds. The converter's successive approximation register is reset on the positive going edge of 200 nanoseconds start conversion pulse, and conversion is initiated on the falling edge of the pulse.
A conversion in progress may be interrupted by a new start conversion pulse. The EOC output goes low in 1 to 8 clock periods after the rising edge of the start conversion pulse. For continuous conversions the EOC output can be tied to the start conversion input and an initial external start conversion pulse applied after power up.
The 8-bit A/D converter requires 64 clock periods to resolve the analog signal voltage level. The converter employs a chopperstabilized comparator for extreme resistance to input offset drift errors. The 256R ladder network ensures monotonicity and does not cause load variations on the reference voltage. The values of the top and bottom resistors are different from the rest of the ladder so that the first output transition occurs when the analog voltage level reaches $+1 / 2$ LSB and each succeeding output transition occurs at intervals of 1 LSB up to full scale.
The 8 -bit, straight binary, positive true result appears at the three-state output latches, which are enabled when the OUTPUT ENABLE control is high.

CHANNEL ADDRESS TABLE


## TYPICAL PERFORMANCE

## MULTIPLEXER ON RESISTANCE



COMPARATOR INPUT CURRENT


## RATIOMETRIC CONVERSION SYSTEM



TIMING DIAGRAM


## DATA ACQUISITION SYSTEM WITH SAMPLE-HOLD

For applications where a sample-hold is required, connections are made as shown in the accompanying diagram. The sample-hold may be put in the sample mode after the multiplexer output settles (see timing diagram). The start conversion input can be taken high as shown in the timing diagram but should not be taken low until the sample-hold has acquired the input voltage. The acquisition time of the samplehold is dependent on the value of the hold capacitance. This value must be selected for the acquisition time and hold-mode voltage droop required by the converter speed and accuracy, respectively. Optimal values of hold capacitance may be selected after throughput rate is determined. See SHM-LM-2 data sheet.


## APPLICATIONS



32 CHANNEL, 35 kHz DATA ACQUISITION SYSTEM


REFERENCE AND SUPPLY CIRCUITS
DUAL ADJUSTABLE REFERENCE


NOTE: VALUES OF R1, R2 AND $R_{3}$ ARE SELECTED TO YIELD THE DESIRED FULL SCALE CONVERSION RANGE. SEE TECHNICAL NOTE 1.

ADJUSTABLE REFERENCE AND SUPPLY


30 PPM/ ${ }^{\circ} \mathrm{C}$ REFERENCE AND SUPPLY


TYPICAL MICROPROCESSOR INTERFACE


## ORDERING INFORMATION

MODEL
DOS-952R

DESCRIPTION
16 Channel, 8-Bit Monolithic Data Acquisition System

## FEATURES

- Miniature 62-pin hermetic package
- 12-Bit resolution, 50 KHz
- Full-scale gain range of $\mathbf{5 0} \mathbf{~ m V}$ to $\mathbf{1 0 V}$
- Three-state outputs
- 16 Channels single-ended or 8 channels differential
- Auto-sequencing channel addressing
- MIL-STD-883 versions


## GENERAL DESCRIPTION

Using thin-and thick-film hybrid technology, DATEL offers complete low-cost data acquisition systems with superior performance and reliability.
The HDAS-8 (with 8 differential input channels), and the HDAS-16 (with 16 singleended input channels), are complete high performance 12-bit data acquisition systems in 62-pin packages. Each HDAS may expand to 32 single-ended or 16 or more differential channels by adding external multiplexers.
Combined acquisition and A/D conversion time is 20 microseconds maximum, giving a minimum throughput rate of 50 KHz . The 12-bit binary data may be transferred out in three 4-bit bytes using the three-state data bus drivers. Output coding is straight binary in unipolar operation, and offset binary in bipolar operation.
Internal HDAS circuitry includes:

- Analog signal multiplexer
- Resistor programmable gain instrumentation amplifier
- A sample-and-hold circuit, complete with MOS hold capacitor
- a 10 volt buffered reference
- A 12-bit A/D converter with three-state outputs and control logic.
All that is required to power the HDAS devices are external +5 V and $\pm 15 \mathrm{~V}$ dc supplies.
Internal channel address sequencing is automatic after each conversion, or the user may supply external channel addresses.
The internal instrumentation amplifiers are supplied with a gain of 1 and a 10 volt fullscale range. An external resistor may be added to achieve gains of up to 200, corresponding to a 50 mV full-scale input range. This key feature is useful in low-level signal applications involving bridge amplifiers, transducers, strain gauge and thermocouple interfaces.
The HDAS devices are cased in a 62-pin hermetic package measuring 1.4" W $\times$ $2.3^{\prime \prime} \mathrm{L} \times 0.23^{\prime \prime} \mathrm{H}$. Models are available in two temperature ranges: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


HDAS-16/HDAS-8 Simplified Block Diagram


| ABSOLUTE MAXIMUM RATINGS |  |  |  |
| :---: | :---: | :---: | :---: |
| Parameters | Min. | Max. | Units |
| +15V Supply (Pin 43) | -0.5 | +18 | Volts dc |
| -15V Supply (Pin 44) | +0.5 | -18 | Volts dc |
| +5V Supply (Pin 18) | -0.5 | +7 | Volts dc |
| Analog Inputs (Note 1) | -35 | +35 | Volts |
| Digital Inputs . . . . . . . . . . . . . . . . | -0.5 | +7 | Volts |
| Thermal Resistance |  |  |  |
| Junction-Case |  | 13 | ${ }^{\circ} \mathrm{C} /$ Watt |
| Case-Ambient |  | 17 | ${ }^{\circ} \mathrm{C}$ Watt |
| Junction-Ambient . . . . . . . . . . . |  | 30 | ${ }^{\circ} \mathrm{C} /$ Watt |
| Power Dissipation ............... |  | 1.75 | Watts |
| Lead Temp. (10 Sec.) . . . . . . . . . . . . |  | 300 | ${ }^{\circ} \mathrm{C}$ |

FUNCTIONAL SPECIFICATIONS
The following specifications apply over the operating temperature range and power supply range unless otherwise indicated.

| ANALOG INPUTS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Signal Range |  |  |  |  |
| Unipolar |  |  |  |  |
| Gain $=1$ | 0 | - | + 10 | Volts |
| Gain $=200$ | 0 | - | + 50 | mV |
| Blpolar |  |  |  |  |
| $\text { Gain }=1 .$ | -10 | - | +10 | Volts |
| $\text { Gain }=\mathbf{2 0 0}$ | -50 | - | +50 | mV |
| Input Gain Equation $\qquad$ <br> (Note 2) | Gain $=1 \pm(20 \mathrm{~K}$ Ohm/RGAIN $)$ |  |  |  |
| Gain Equation Error . . . . . . . . . . . . . | - | - | $\pm 0.1$ | \% |
| Instrumentation Amp. Input Impedance | $10^{8}$ | $10^{12}$ |  | Ohms |
| $\begin{aligned} & \text { Input Blas Current: } \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \ldots \ldots \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | Doubles every $\overline{10^{\circ}} \stackrel{ \pm 250 \mathrm{pA}}{\mathrm{pabove} 70^{\circ} \mathrm{C}}$ |  |  |  |
| $\begin{aligned} & \text { Input Offset Current: } \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \because \because \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | Doubles | every $\overline{10}$ | C above | ${ }^{n A} 0^{\circ} \mathrm{C}$ |
| Multiplexer |  |  |  |  |
| Channel ON Resistance <br> Channel OFF Input | - | - | 2.0 | K Ohms |
| Leakage Channel OFF Output | - | 30 | - | pA |
| Leakage.... . . . . . . . . . . . . . . . . | - | 1.0 | - | nA |
| Channel ON Leakage | - | 100 | - | pA |
| Input Capacitance |  |  |  |  |
| HDAS-16, Channel On . . . . . . . . . . | - | 100 | - | pF |
| HDAS-8, Channel On . . . . . . . . . . . | - | 50 | - | pF |
| $+25^{\circ} \mathrm{C}$, Channel Off | - | 5 | - | pF |
| Input Offset Voltage |  |  |  |  |
| $\begin{aligned} \text { Gain }= & 1 \text { to } 200,+25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \text {. . . . . . . . . . . } \end{aligned}$ |  |  | $\begin{aligned} & \pm 2 \\ & \pm 20 \end{aligned}$ | mV |
| Common Mode Range . . . . . . . . . . . . | $\pm 11$ | - | - | Volts |
| CMRR, Gain = 1, at $\mathbf{6 0} \mathbf{H z} \ldots . .$. | -70 | -82 | - | dB |
| Input Voltage Nolse (Referred to Input) |  |  |  |  |
| $\qquad$ <br> Channel Crosstalk | -80 | 150 | $200$ | $\mu \mathrm{V}$ RMS dB |
| PERFORMANCE |  |  |  |  |
| Resolution . . . . . . . . . . . . . . . . . . . . | 12 | - | - | Bits |
| Integral |  |  |  |  |
| Nonlinearity: $+25^{\circ} \mathrm{C}$ | - | - | $\pm 3 / 4$ | LSB |
| $0^{+}{ }^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | - | - | $\pm 1$ | LSB |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - | $\pm 1$ | LSB |


| PERFORMANCE (cont.) | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Differential |  |  |  |  |
| Nonlinearity: |  |  |  |  |
| $+25^{\circ} \mathrm{C}$ | - | - | $\pm{ }^{3 / 4}$ | LSB |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | - | - | $\pm 1$ | LSB |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - |  | LSB |
| Differential Nonlinearity |  |  |  |  |
| Tempco | - | - | $\pm 2$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| Unipolar Zero Error |  |  |  |  |
| $+25^{\circ} \mathrm{C}$ (Note 3) . | - | - | $\pm 0.1$ | \%FSR |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - | $\pm 0.3$ | \%FSR |
| Unipolar Zero Tempco | - | - | $\pm 20$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| Bipolar Zero Error |  |  |  |  |
| $\begin{aligned} & \pm 25^{\circ} \mathrm{C} \text { (Note } 3 \text { ) } \because \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | - | - | +0.1 | \%FSR |
| Bipolar Zero Tempco | - | - | $\pm 0.3$ $\pm 35$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| Bipolar Offset Error |  |  |  |  |
| + $25^{\circ} \mathrm{C}$ (Note 3) | - | - | 0.1 | \%FSR |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - | 0.3 | \%FSR |
| Bipolar Offset Tempco . . . . . . . . . . . | - | - | $\pm 35$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| Gain Error |  |  |  |  |
| +25 ${ }^{\circ} \mathrm{C}$ (Note 3) $\ldots$. . . . . . . . . . . . . . | - | - | $\pm 0.2$ | \%FSR |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - | $\pm 0.3$ | \%FSR |
| Gain Error Tempco | - |  | $\pm 30$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| No Missing Codes . . . . . . . . . . . . . . . Over the operating temperature range |  |  |  |  |
| DYNAMIC CHARACTERISTICS |  |  |  |  |
| Acquisition Time, |  |  |  |  |
|  | - | 9 |  | $\mu \mathrm{Sec}$. $\mu$ Sec. |
| At Gain $=10,+25^{\circ} \mathrm{C}$ | - | 9 | - | $\mu \mathrm{Sec}$. |
| At Gain $=50,+25^{\circ} \mathrm{C}$ | - | 16 | - | $\mu \mathrm{Sec}$. |
| At Gain $=200,+25^{\circ} \mathrm{C}$ | - | 60 | - | $\mu \mathrm{Sec}$. |
| Aperture Delay Time | - | 100 | 500 | nSec. |
| Aperture Uncertainty | - | - | 1 | nSec. |
| S/H Droop Rate . . | - | - | 800 | $\mathrm{mV} / \mathrm{Sec}$. |
| Feedthrough Accuracy | - | - | $\pm 0.01$ | \% |
| A/D Conversion Time: |  |  |  |  |
| +25 ${ }^{\circ} \mathrm{C}$. . . . . . | - | 9 | 10 | $\mu \mathrm{Sec}$. |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - | 15 | $\mu \mathrm{Sec}$. |
| Throughput Rate |  |  |  |  |
| $+25^{\circ} \mathrm{C} \ldots \ldots \ldots$ $-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ | 50 33 | 55 | - | $\begin{aligned} & \mathrm{KHz} \\ & \mathrm{KHz} \end{aligned}$ |
| DIGITAL INPUTS |  |  |  |  |
| Logic Levels: <br> (Pins 5, 8, 13, 14, 15, 16, 19, and 20) |  |  |  |  |
| Logic 1 | 2.0 | - | 5.5 | Volts |
| Logic 0 | 0 | - | 0.8 | Volts |
| (Pins 21, 26, 31) |  |  |  |  |
| Logic 1 | 2.0 | - | 5.5 | Volts |
| Logic 0 | 0 | - | 0.7 | Volts |
| Logic Loading: |  |  |  |  |
| (Pins 5, 8, 13, 14, 15, 16, 19, and 20) |  |  |  |  |
| Logic 1 <br> Logic 0 | - | - | 1 -280 | ${ }_{\mu \mathrm{A}} \mathrm{A}$ |
| (Pins 21, 26, 31) |  |  |  |  |
| Logic 1 . . . . . . . . . . . . . . . . . . . . . . | - | - | 20 | $\mu \mathrm{A}$ |
| Logic 0 | - | - | -0.40 | $\mu \mathrm{A}$ |
| Multiplexer Address Set-up Time | 20 | - | - | nSec. |
| Enable to Data Valid |  |  |  |  |
| Delay . . . . . . . . . . . . . . . . . . . . . . | - | 20 | 30 | nSec. |
|  | 40 | - | - | nSec. |


| OUTPUTS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Logic Levels: (Pin 7 \& Output Data) |  |  |  |  |
| Logic 1 | 2.4 | - | - | Volts |
| Logic 0 | - | - | 0.4 | Volts |
| (Pins 9, 10, 11, and 12) |  |  |  |  |
| Logic 1 | 4.4 | - | - | Volts |
| Logic 0 | - | - | 0.1 | Volts |
| Logic Loading: |  |  |  |  |
| Logic 1 | - | - | 400 | $\mu \mathrm{A}$ |
| Logic 0 | - | - | 4 | mA |
| Internal Reference: |  |  |  |  |
| Voltage, $\mathbf{+ 2 5}^{\circ} \mathrm{C}$ | +9.99 | + 10.00 | +10.01 | Volts dc |
| Drift .. | - | - |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| External current | - |  |  | mA |
| Data Output Coding . . . . . . . . . . . . . | Straight binary ( | inary (unip polar) |  | offset |
| POWER REQUIREMENTS |  |  |  |  |
| Power Supply Range: |  |  |  |  |
| + 15V dc Supply | + 14.5 | + 15.0 | + 15.5 | Volts dc |
| -15V dc Supply | -14.5 | -15.0 | -15.5 | Volts dc |
| + 5 dc Supply | +4.75 | +5.0 | +5.25 | Volts dc |
| Supply Current: |  |  |  |  |
| +15V Supply | - | - |  | mA |
| -15V Supply | - | - | -45 | mA |
| +5V Supply .. | - | - | +95 | mA |
| Power Dissipation | - | 1.45 | 1.75 | Watts |
| PHYSICAL - ENVIRONMENTAL |  |  |  |  |
| Operating |  |  |  |  |
| Temperature Range: |  |  |  |  |
| MC Models | 0 | - | +70 | deg. C |
| MM Models | -55 | - | +125 | deg. C |
| Storage Temperature |  |  |  |  |
| Range: . | -65 | - | +150 | deg. C |
| Weight |  |  | 9.7) | oz. (gram) |
| Package Type | 62-pin h | metically | sealed | ramic DIP |
| Pin Type . . |  | Kovar |  |  |

## SPECIFICATION NOTES

1. Analog inputs will withstand $\pm 35$ volts with power on. If the power is off, the maximum safe input (no damage) is $\pm 20$ volts.
2. The gain equation error is guaranteed before external trimming and applies at gains under 50. This error increases at gains over 50.
3. Adjustable to zero.
4. $\overline{\text { STROBE }}$ pulse width must be smaller than $\overline{\text { EOC }}$ period to achieve maximum throughput rate.

## TECHNICAL NOTES

1. Input channels are protected to 20 volts beyond the power supplies. All digital output pins have one second short circuit protection; CHOLD has a ten second short circuit protection.
2. To retain high system throughput rate while digitizing low level signals, apply external high-gain amplifiers for each channel. Datel's AM-551 is suggested for such amplifier-per-channel applications.
3. The HDAS devices have self-starting circuits for free-running sequential operation. If, however, in a power-up condition the supply voltage slew rate is less than $3 V$ per microsecond, the free running state might not be initialized. Apply a negative pulse to the STROBE, to eliminate this condition.
4. For unipolar operation, connect BIPOLAR INPUT (pin 38) to S/H OUT (pin 39). For bipolar operation, connect BIPOLAR INPUT (pin 38) to + 10V REFERENCE OUT (pin 40).
5. RDELAY may be a standard value $5 \%$ carbon composition or film type resistor.
6. RGAIN must be very accurate with low temperature coefficients. If necessary, fabricate the gain resistor from a precision metal film type in series with a low value trim resistor or potentiometer. The total resistor temperature coefficient must be no greater than $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## PIN CONNECTIONS

| PIN No. | HDAS-16 | HDAS-8 |
| :---: | :---: | :---: |
| 1 | CH3 IN | CH3 HIGH IN |
| 2 | CH2 IN | CH2 HIGH IN |
| 3 | CH1 ${ }^{\text {IN }}$ | CH1 HIGH IN |
| 4 | CHO | CHO HIGH IN |
| 5 | MUX ENABLE | * |
| 6 | R DELAY | * |
| 7 | EOC | * |
| 8 | STROBE | * |
| 9 | A8 MULTIPLEXER | * |
| 10 | A4 ADDRESS | * |
| 11 | A2 OUT | * |
| 12 | A1 | * |
| 13 | RA8 MULTIPLEXER | * |
| 14 | RA4 ADDRESS | * |
| 15 | RA2 IN | * |
| 16 | RA1 | * |
| 17 | DIGITAL COMMON | * |
| 18 | +5 V dc | * |
| 19 | LOAD ENABLE | * |
| 20 | CLEAR ENABLE | * |
| 21 | ENABLE (Bits 9-12) | * |
| 22 | BIT 12 OUT (LSB) | * |
| 23 | BIT 11 OUT | * |
| 24 | BIT 10 OUT | * |
| 25 | BIT 9 OUT | * |
| 26 | ENABLE (Bits 5-8) | * |
| 27 | BIT 8 OUT | * |
| 28 | BIT 7 OUT | * |
| 29 | BIT 6 OUT | * |
| 30 | BIT 5 OUT | * |
| 31 | ENABLE (Bits 1-4) | * |
| 32 | BIT 4 OUT | * |
| 33 | BIT 3 OUT | * |
| 34 | BIT 2 OUT | * |
| 35 | BIT 1 OUT (MSB) | * |
| 36 | GAIN ADJUST | * |
| 37 | OFFSET ADJUST | * |
| 38 | BIPOLAR INPUT | * |
| 39 | SAMPLE/HOLD OUT | * |
| 40 | + 10V OUT | * |
| 41 | ANALOG SIGNAL COMMON | * |
| 42 | ANALOG POWER COMMON | * |
| 43 | +15 V dc | * |
| 44 | -15 V dc | * |
| 45 | C HOLD HIGH | * |
| 46 | C HOLD LOW | * |
| 47 | R GAIN LOW | * |
| 48 | R GAIN HIGH | * |
| 49 | AMP. IN HIGH ${ }^{1}$ | * |
| 50 | AMP. IN LOW ${ }^{1}$ | * |
| 51 | CH 15 IN | CH7 LOW IN |
| 52 | CH 14 IN | CH6 LOW IN |
| 53 | CH 13 iN | CH5 LOW IN |
| 54 | CH12 in | CH4 LOW IN |
| 55 | CH11 N | CH3 LOW IN |
| 56 | CH10 in | CH2 LOW IN |
| 57 | CH9 IN | CH1 LOW IN |
| 58 | CH8 ${ }^{\text {N }}$ | CHO LOW IN |
| 59 | CH7 ${ }^{\text {IN }}$ | CH7 HIGH IN |
| 60 | CH6 in | CH6 HIGH IN |
| 61 | CH5 ${ }^{\text {N }}$ | CH5 HIGH IN |
| 62 | CH 4 iN | CH4 HIGH IN |

* Same as HDAS-16

1. Caution: pins 49 and 50 do not have overvoltage protection; therefore, protected multiplexers, such as DATEL's MX-1606 an MX-808 are recommended. See the channel expansion description.

Table 1. Description of Pin Functions

| FUNCTION | $\begin{aligned} & \hline \text { LOGIC } \\ & \text { STATE } \end{aligned}$ | DESCRIPTION |
| :---: | :---: | :---: |
| DIGITAL INPUTS |  |  |
| STROBE | 1 to 0 | Initiates acquisition and conversion of analog signal |
| $\overline{\text { LOAD }}$ | 0 | Random Address Mode Initiated on falling edge of STROBE |
|  | 1 | Sequential Address Mode |
| $\overline{\text { CLEAR }}$ | 0 | Allows next STROBE pulse to reset MULTIPLEXER ADDRESS to CHO overriding LOAD COMMAND |
| MULTIPLEXER ENABLE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Disables internal MULTIPLEXER Enables internal MULTIPLEXER |
| MULTIPLEXER ADDRESS IN |  | Selects channel for Random Address Mode 8, 4, 2, and 1 natural binary coding |
| DIGITAL OUTPUTS |  |  |
| EOC |  | End of Conversion (STATUS) |
|  | 0 | Conversion complete |
|  | 1 | Conversion in process |
| ENABLE (1-4) | 0 | Enables three-state outputs bits 1-4 |
|  | 1 | Disables three-state outputs bits 1-4 |
| ENABLE (5-8) | 0 | Enables three-state outputs bits 5-8 |
|  | 1 | Disables three-state outputs bits 5-8 |
| ENABLE (9-12) | 0 | Enables three-state outputs bits 9-12 |
|  | 1 | Disables three-state outputs bits 9-12 |
| MULTIPLEXER |  | Output of MULTIPLEXER Address |
| ADDRESS OUT |  | Register 8, 4, 2, 1 natural binary coding |
| ANALOG INPUTS |  |  |
| Channel Inputs |  | voltage to $\pm 20 \mathrm{~V}$ beyond power supplies. |
| Bipolar Input |  | ipolar operation, connect to pin 39 UT) <br> ploar operation, connect to pin 40 OUT) |
| AMP. IN HIGH AMP. IN LOW | Thes tatio beyo | pins are direct inputs to the instrumenamplifier for external channel expansion d 16SE or 8D channels. |
| ANALOG OUTPUTS |  |  |
| S/H OUT | Sam | le/Hold Output |
| + 10V OUT | Buff | ed +10 V reference output |
| ADJUSTMENT PINS <br> ANALOG SIGNAL <br> COMMON ......... Low level analog signal return |  |  |
| GAIN ADJUSTMENT | Exter instru | nal gain adjustment, see calibration tions. |
| OFFSET ADJUSTMENT | Exte | nal offset adjustment. See calibration ctions. |
| RGAIN. | Optio <br> for G | nal gain selection point. Factory adjusted $=1$ when left open. |
| CHOLD <br> RDELAY | Optio Optio conn Must throu | nal hold capacitor connection. nal acquisition time adjustment when ected to +5 V , factory adjusted for $9 \mu \mathrm{Sec}$. be connected to +5 V either directly or h a resistor. |

Table 2. Calibration Table

| UNIPOLAR RANGE | ADJUST | INPUT VOLTAGE |
| :---: | :---: | :---: |
| 0 TO +5V | ZERO GAIN | $\begin{aligned} & +0.6 \mathrm{mV} \\ & +4.9982 \mathrm{~V} \\ & \hline \end{aligned}$ |
| $0 \mathrm{TO}+10 \mathrm{~V}$ | ZERO GAIN | $\begin{gathered} +1.2 \mathrm{mV} \\ +9.9963 \mathrm{~V} \end{gathered}$ |
| BIPOLAR RANGE |  |  |
| $\pm 2.5 \mathrm{~V}$ | OFFSET GAIN | $\begin{aligned} & -2.4994 \mathrm{~V} \\ & +2.4982 \mathrm{~V} \end{aligned}$ |
| $\pm 5 \mathrm{~V}$ | OFFSET GAIN | $\begin{aligned} & \hline-4.9988 \mathrm{~V} \\ & +4.9963 \mathrm{~V} \end{aligned}$ |
| $\pm 10 \mathrm{~V}$ | OFFSET GAIN | $\begin{aligned} & \hline-9.9976 \mathrm{~V} \\ & +9.9927 \mathrm{~V} \end{aligned}$ |

## CALIBRATION PROCEDURES

1. Offset and gain adjustments are made by connecting two 20 K trim potentiometers as shown in Figure 1.
2. Connect a precision voltage source to pin $4(\mathrm{CHO} \mathrm{IN})$. If the HDAS-8 is used, connect pin 58 (CHO LOW IN) to analog ground. Ground pin 20 (CLEAR) and momentarily short pin 8 (STROBE). Trigger the A/D by connecting pin 7 (EOC) to pin 8 (STROBE). Select proper value for RGAIN and RDELAY by referring to Table 3 .
3. Adjust the precision voltage source to the value shown in Table 2 for the unipolar zero adjustment (ZERO $+1 / 2$ LSB) or the bipolar offset adjustment (-FS + $1 / 2$ LSB). Adjust the offset trim potentiometer so that the output code flickers equally between 000000000000 and 000000000001.
4. Change the output of the precision voltage source to the value shown in Table 2 for the unipolar or bipolar gain adjustment (+FS - $11 / 2$ LSB). Adjust the gain trim potentiometer so that the output flickers equally between 111111111110 and 11111111 1111.


Figure 1. External Adjustment

## THEORY OF OPERATION

The HDAS devices accept either 16 single-ended or 8 differential input signals. For single-ended circuits, the AMP IN LO (pin 50) input to the instrumentation amplifier must terminate at ANALOG SIGNAL COMMON (pin 41). For differential circuits, both the HI and LO signal inputs must terminate externally for each channel. Tie unused channels to the ANALOG SIGNAL COMMON (pin 41). Obtain additional channels by connecting external multiplexers to the AMP IN HI (pin 49) and the AMP IN LO (pin 50), (See Figures 5 and 6).
The acquisition time is the amount of time the multiplexer, instrumentation amplifier, and Sample/Hold require to settle within a specified range of accuracy after STROBE (pin 8) goes low. The acquisition time period can be observed by measuring how long EOC is low after the falling edge of STROBE (See Figure 2.) For higher gains increase the acquisition time. Do this by connecting a resistor from RDELAY (pin 6) to +5 V (pin 18). An external resistor, RGAIN, can be added to increase the gain value. The gain

Table 3. Input Range Parameters (Typical)

| INPUT RANGE | GAIN | RGAIN ( $\Omega$ | ACQUISITION <br> AND SETTLING <br> DELAY | RDELAY ( $\Omega$ ) | THROUGHPUT | SYSTEM <br> ACCURACY <br> (\%of FSR) |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | 1 | OPEN | $9 \mu \mathrm{Sec}$. | 0 (SHORT) | 55.5 KHz | $0.009 \%$ |
| $\pm 5 \mathrm{~V}$ | 2 | 20.0 K | $9 \mu \mathrm{Sec}$. | 0 (SHORT) | 55.5 KHz | $0.009 \%$ |
| $\pm 2.5 \mathrm{~V}$ | 4 | 6.667 K | $9 \mu \mathrm{Sec}$. | 0 (SHORT) | 55.5 KHz | $0.009 \%$ |
| $\pm 1 \mathrm{~V}$ | 10 | 2.222 K | $9 \mu \mathrm{Sec}$. | 0 (SHORT) | 55.5 KHz | $0.009 \%$ |
| $\pm 200 \mathrm{mV}$ | 50 | 408.2 | $16 \mu \mathrm{Sec}$. | 7 K | 40.0 KHz | $0.010 \%$ |
| $\pm 100 \mathrm{mV}$ | 100 | 202.0 | $30 \mu \mathrm{Sec}$. | 21 K | 25.6 KHz | $0.011 \%$ |
| $\pm 50 \mathrm{mV}$ | 200 | 100.5 | $60 \mu \mathrm{Sec}$. | 51 K | 14.5 KHz | $0.016 \%$ |

NOTES
$\operatorname{RGAIN}(\Omega)=\frac{20,000}{(\text { GAIN-1) }}$ RDELAY $(\Omega)=\frac{(\text { Delay } \mu \mathrm{sec} . \times 1000)}{-9000}$

1. For gains between 1 and 10, RDELAY (pin 6) must be shorted to +5 V (pin 18).
2. Throughput period equals Acquisition and Settling Delay, plus A/D conversion period ( 10 microseconds maximum).
is equal to 1 without an RGAIN resistor. Table 3 refers to the appropriate RDELAY and RGAIN resistors required for various gains.
The HDAS devices enter the hold mode and are ready for conversion as soon as the one-shot (controlling acquisition time) times out. An internal clock is gated ON, and a start-convert pulse is sent to the 12-bit A/D converter, driving the EOC output high.
The HDAS devices can be configured for either bipolar or unipolar operation. (See Table 2). The conversion is complete within a maximum of 10 microseconds. The EOC now returns low, the data is valid and sent to the three-state output buffers. The sample/hold amplifier is now ready to acquire new data. The next falling edge of the STROBE pulse repeats the process for the next conversion.

Table 4. Output Coding

| UNIPOLAR |  |  | STRAIGHT BINARY |
| :--- | :---: | :---: | :---: |
|  | $\mathbf{0}$ to $+\mathbf{1 0 V}$ | $\mathbf{0}$ to $\mathbf{+ 5 V}$ |  |
| + FS -1 LSB | +9.9976 | +4.9988 | 111111111111 |
| $+1 / 2$ FS | +5.0000 | +2.5000 | 100000000000 |
| +1 LSB | +0.0024 | +0.0012 | 000000000001 |
| ZERO | 0.0000 | 0.0000 | 000000000000 |


| BIPOLAR |  |  | OFFSET BINARY* |
| :--- | :--- | :--- | :--- |
|  | $\mathbf{\pm 1 0} \mathbf{~ V}$ | $\mathbf{\pm 5 V}$ |  |
| + FS - 1 LSB | +9.9951 | +4.9976 | 111111111111 |
| +1/2FS | +5.0000 | +2.5000 | 110000000000 |
| +1 LSB | +0.0049 | +0.0024 | 100000000001 |
| ZERO | 0.0000 | 0.0000 | 100000000000 |
| - FS + 1 LSB | -9.9951 | -4.9976 | 000000000001 |
| - FS | -10.000 | -5.0000 | 000000000000 |

*For 2's complement - add inverter to MSB line.

## MULTIPLEXER ADDRESSING

The HDAS devices can be configured in either random or sequential addressing modes. Refer to Table 5 and the subsequent descriptions. The number of channels sequentially addressed can be truncated using the MUX ADDRESS OUT (pins 9, 10, 11 and 12) and appropriate decoding circuitry for the highest channel desired. The decoding circuit can drive the CLEAR (pin 20) function low to reset the addressing to channel 0 .

## RANDOM ADDRESS

Set pin 19 (늠) to logic 0 . The next falling edge of STROBE will load the MUX CHANNEL ADDRESS present on pin 13 to pin 16. Digital address inputs must be stable 20 nanoseconds before and after falling edge of STROBE pulse.
3. The analog input range to the A/D converter is 0 to +10 V for unipolar signals, and -10.0 V to +10.0 V for bipolar signals.
4. Full-scale can be accommodated for analog signal ranges of $\pm 50 \mathrm{mv}$ to $\pm 10 \mathrm{~V}$.

## FREE RUNNING SEQUENTIAL ADDRESS

Set pin 19 ( $\overline{\text { LOAD }})$ and pin 20 ( $\overline{\text { CLEAR }})$ to logic 1 or leave open. Connect pin 7 (EOC) to pin 8 (STROBE). The falling edge of EOC will increment channel address. This means that when the EOC is low, the digital output data is valid for the previous channel ( CHn -1) than the channel indicated on MUX ADDRESS OUTPUT. The HDAS will continually scan all channels.

## Example:

CH 4 has been addressed and a conversion takes place. The EOC goes low. That channel's data becomes valid, but MUX ADDRESS CODE is now CH5.

## TRIGGERED SEQUENTIAL ADDRESS

Set pin 19 ( $\overline{\text { LOAD }})$ and pin 20 ( $\overline{\text { CLEAR }})$ to logic 1 or leave open. Apply a falling edge trigger pulse to pin 8 (STROBE). This negative transition causes the contents of the address counter to be incremented by one, followed by an AID conversion in 9 microseconds.

## DIFFERENTIAL OR SINGLE-ENDED INPUTS

The location of the analog signals being digitized dictates whether to use single-ended or differential inputs. Problems arise when the ground of the internal A/D converter is at a potential difference far from the ground of the analog signal. This results in a common mode voltage.

## Table 5. Mux Channel Addressing

| MUX ADDRESS $\longrightarrow$ |  |  |  |  |  | HDAS-8 <br> (3-BIT ADDRESS) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIN |  |  |  |  |  |  |
| 9 | 10 | 11 | 12 | 5 |  |  |
| RA8 | RA4 | RA2 | RA1 | $\begin{aligned} & \operatorname{MUX} \\ & \text { ENAB. } \end{aligned}$ |  |  |
| X | X | X | X | 0 | NONE |  |
| 0 | 0 | 0 | 0 | 1 | 0 |  |
| 0 | 0 | 0 | 1 | 1 | 1 |  |
| 0 | 0 | 1 | 0 | 1 | 2 |  |
| 0 | 0 | 1 | 1 | 1 | 3 |  |
| C | 1 | 0 | 0 | 1 | 4 |  |
| 0 | 1 | 0 | 1 | 1 | 5 |  |
| 0 | 1 | 1 | 0 | 1 | 6 |  |
| 0 | 1 | 1 | 1 | 1 | 7 |  |
| , | 0 | 0 | 0 | 1 | 8 |  |
| 1 | 0 | 0 | 1 | 1 | 9 |  |
| 1 | 0 | 1 | 0 | 1 | 10 |  |
| 1 | 0 | 1 | 1 | 1 | 11 |  |
| 1 | 1 | 0 | 0 | 1 | 12 |  |
| 1 | 1 | 0 | 1 | 1 | 13 |  |
| 1 | 1 | 1 | 0 | 1 | 14 | HDAS-16 |
| 1 | 1 | 1 | 1 | 1 | 15 | (4-BIT ADDRESS) |



Figure 2. HDAS Timing Diagram

This common mode voltage occurs often when analog signals are taken from different locations away from the A/D converter. If signal sources are monitored from various locations, a differential type input is needed.


Figure 3. Multiplexer Equivalent Circuit
Location of signal sources close to the HDAS devices (essentially on the same chassis) eliminates the common mode voltage. A single-ended hook-up can then be used, reducing the cost per channel.
The single-ended mode can still be used, even when the signal sources are far from the HDAS, if all the signal sources are returned to the same point. In effect, the analog signals are remote from the HDAS, but in one location. The instrumentation amplifiers' LO (pin 50) input would then be tied to this common return point of the signal sources.

ANALOG SIGNAL COMMON, POWER COMMON, and DIGITAL COMMON are connected internally. Avoid ground-related
problems by connecting the commons to one point . . . the ground plane beneath the converter when the above special grounding considerations do not apply.

## INPUT VOLTAGE PROTECTION

As shown in Figure 3, the multiplexer has reversed biased diodes which protect the input channels from being damaged by overvoltage signals. The HDAS input channels are protected up to 20 V beyond the supplies and can be increased by adding series resistors (Ri) to each channel. The input resistor must limit the current flowing through the protection diodes to 10 mA .
The value of Ri for a specific voltage protection range ( Vp ) can be calculated by the following formula:

$$
V p=\left(R \text { signal }+R i+\begin{array}{l}
\text { Ron })(10 \mathrm{~mA}) \\
\text { where } R_{O N}=2 K
\end{array}\right.
$$

NOTE: Increased input series resistance will increase multiplexer settling time significantly.


Figure 4. Low-Level Inputs


MX1606-16 CHANNEL CMOS MULTIPLEXER
IC1 - TYPE "D" FLIP FLOP
Figure 5. 32-Channel, Single-Ended Data Acquistion System

Remote monitoring of low level signals can be difficult, especially when analog signals pass through an environment with high levels of electrical noise. One solution is to use an instrumentation amplifier to extract the common mode voltage and amplify the voltage difference. The HDAS-8, an eight channel differential input system, can reject common-mode noise and allow amplification up to a gain of 200 . Direct connections to thermocouples, transducers, strain gages and RTD can be made
through shielded twisted pairs. A differential RC filter may be used to attenuate normal mode noise.

MULTIPLEXER EXPANSION
Figure 5 shows an interconnection scheme for expanding the multiplexer channel capacity of the HDAS-16 from 16 channels singleended to 32 channels. Figure 6 shows a similar scheme to expand the HDAS-16 to 16 differential channels.


Figure 6. 16-Channel Differential Data Acquistion System


Figure 7. Simple Connection Diagram

## NOTES:

1. For HDAS-16, tie pin 50 to a "signal source common" if possible. Otherwise tie pin 50 to pin 41 (ANA SIG COM).
2. BIPOLAR connection yields $\pm 10 \mathrm{~V}$ range. UNIPCLAR connection yields 0 to +10 V range. Other ranges are created by selecting appropriate value for $\mathrm{R}_{\mathrm{GAIN}}$


Figure 8. Processor Interface
3. DIG COM, ANA PWR COM, and ANA SIG COM are internally connected.

| ORDERING INFORMATION |  |
| :---: | :---: |
| MODEL | operating TEMP RANGE |
| HDAS-16MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| HDAS-16MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| HDAS-16/883B | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| HDAS-8MC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| HDAS-8MM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| HDAS-8/883B | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ACCESSORIES |  |
| Part Number | Description |
| 58-6322-1 | Evaluation Socket |
| TP20K ( $20 \mathrm{~K} \mathrm{ohms} \mathrm{)}$ | Trimming Potentiometer |
| Receptacle for PC board mounting can be ordered through AMP Incorporated, \#3-331272-4 (component lead spring socket) 62 required. |  |
| Each includes PC board with offset and gain potentiometers, bifurcated terminals for electrical connections. |  |
| /883B Models are fully compliant to MIL-STD-883. |  |

## FEATURES

- 16 Channels single ended or 8 channels differential
- 12-Bit resolution
- 50 kHz Throughput rate
- Three-state outputs
- Low cost


## DESCRIPTION

The MDAS-16 and MDAS-8D data acquisition modules are complete, self-contained systems featuring 16-channel singleended or 8-channel differential operation respectively. Resolution is 12 bits and throughput rate is 50 kHz . Output data is buffered three-state for interfacing to minior microcomputer data buses. Output data can be transferred in three 4-bit bytes. Output coding is straight binary for unipolar operation and offset binary or two's complement for bipolar operation.
The $4.6 \times 2.5 \times 0.375$ inch size of these modules is $1 / 2$ inch narrower than other competitive models. The small size and low cost are made possible by extensive use of hybrid and monolithic circuits to reduce parts count and increase reliability. Both models use DATEL's ADCHZ12BGC 12-bit hybrid A/D converter along with a monolithic sample-hold and analog multiplexer.
The MDAS-16 and MDAS-8D feature a high degree of user flexibility with pinprogrammable input ranges of 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V} \mathrm{dc}$. The systems may be operated in either random or sequential channel addressing modes. For applications where lower than 12-bit resolution can be used, the A/D converter can be short-cycled to achieve a faster conversion rate. Output data is also available in serial form with a gated clock output.
The modules are housed in a shielded steel case. Input-output connections are made using a 72-pin connector.


MECHANICAL DIMENSIONS INCHES (MM)


## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and +5 V supplies unless otherwise indicated.



## BLOCK DIAGRAM MDAS-16, MDAS-8D



PIN CONNECTIONS FOR MDAS-16

|  | Top | Bottom |  |
| :---: | :---: | :---: | :---: |
| +15 V dc | 1 T | 18 | -15 V dc |
| Analog Gnd. | 2 T | 2B | Analog Gnd. |
| Ch. 0 In | $3 T$ | 3B | Ch. 8 In |
| Ch. 1 In | 4 T | 4B | Ch. 9 In |
| Ch. 2 In | 5 T | 5B | Ch. 10 In |
| Ch. 3 In | 6 T | 6B | Ch. 11 In |
| Ch. 4 In | 7 T | 7B | Ch. 12 In |
| Ch. 5 In | 8 T | 8B | Ch. 13 In |
| Ch. 6 In | 9 T | 9B | Ch. 14 In |
| Ch. 7 In | 10T | 10B | Ch. 15 In |
| Amplifier in high | 11 T | 11B | Amplifier in low |
| Range 1 Select | 12T | 12B | Range 2 Select |
| Sample Hold Out | 13 T | 13B | Amplifier Out |
| Enable (Bits 1-4 Out) | 14T | 14B | Sum. Junc. (Bipolar Off.) |
| Bipolar Offset | 15T | 15B | Enable (Bits 5-8 Out) |
| Ext. Offset Adjust | 16T | 16B | Ext. Gain Adjust |
| Enable (Bits 9-12) | 17 T | 178 | Mux Enable |
| Serial Out | 18T | 18B | Count Enable |
| 8 Out 4 Out Mux | 19T | 19B | $\left.\begin{array}{l}8 \\ 4 \\ 4 \\ \text { In } \\ \end{array}\right\} \quad$ Mux |
| 4 Out 2 Out 4 Address | 217 | 20B | 4 2 In In ${ }^{\text {l }}$ |
| 1 Out Lines | 22 T | 22 B | 1 ln ) Lines |
| Delay Out | 23 T | 23B | MSB Out (TTL) |
| MSB in (TTL) | 24 T | 24B | Load Enable |
| Strobe | 25 T | 25B | Clear Enable |
| A/D Trigger | 26 T | 26B | Clock Out |
| A/D Trigger | 27 T | 27B | EOC (status) |
| Short Cycle | 28 T | 28B | MSB Out (TTL) |
| Bit 1 Out* (MSB) | 29 T | 298 | Bit 2 Out** |
| Bit 3 Out* | 30T | 30B | Bit 4 Out* |
| Bit 5 Out* | 31 T | 31B | Bit 6 Out* |
| Bit 7 Out* | 32T | 32B | Bit 8 Out* |
| Bit 9 Out* | 33 T | 33B | Bit 10 Out* |
| Bit 11 Out* | 34 T | 34 B | Bit 12 Out* (LSB) |
| Digital Gnd. | 35 T | 35B | Digital Gnd. |
| $+5 \mathrm{Vdc}$ | 36 T | 36B | $+5 \mathrm{Vdc}$ |

[^4]PIN CONNECTIONS FOR MDAS-8D

|  | Top | Bottom |  |
| :---: | :---: | :---: | :---: |
| +15 V dc | 1 T | 1B | -15 V dc |
| Analog Gnd. | 2 T | 2B | Analog Gnd. |
| Ch .0 high in | $3 T$ | 3B | Ch. 0 low in |
| Ch. 1 high in | 4 T | 4B | Ch. 1 low In |
| Ch. 2 high in | 5 T | 5B | Ch. 2 low In |
| Ch. 3 high in | 6 T | 6B | Ch. 3 low In |
| Ch. 4 high In | 7 T | 7B | Ch. 4 low In |
| Ch. 5 high in | 8 T | 8B | Ch. 5 low In |
| Ch. 6 high in | 9 T | 98 | Ch. 6 low in |
| Ch .7 high In | 10T | 10B | Ch. 7 low In |
| Amplifier in high | 11T | 11B | Amplifier In low |
| Range 1 Select | 12T | 12B | Range 2 Select |
| Sample Hold Out | 13 T | 13B | Amplifier Out |
| Enable (Bits 1-4 Out) | 14 T | 14B | Sum. Junc. (Bipolar Off.) |
| Bipolar Offset | 15 T | 15B | Enable (Bits 5-8 Out) |
| Ext. Offset Adjust | 16T | 16B | Ext. Gain Adjust |
| Enable (Bits 9-12 Out) | 17 T | 17B | Mux Enable |
| Serial Out | 18T | 18B | Count Enable |
| 8 Out Mux | 19 T | 19B |  |
| 4 Out ${ }^{\text {Mux }}$ | 201 | 20B | 4 ln - Mux |
| 2 Out ${ }^{\text {l }}$ Out ${ }^{\text {a }}$ | 21 T | 21 B | 2 In ${ }_{1}$ In ${ }^{\text {a }}$ |
| 1 Out Lines | 22 T | 22 B | 1 ln ) |
| Delay Out | 237 | 23B | MSB Out (TTL) |
| MSB In (TTL) | 24 T | 24B | Load Enable |
| Strobe | 25 T | 25B | Clear Enable |
| A/D Trigger | 26 T | 26B | Clock Out |
| A/D Trigger | 27 T | 27B | EOC (status) |
| Short Cycle | 28 T | 28B | MSB Out (TTL) |
| Bit 1 Out* (MSB) | 297 | 29B | Bit 2 Out* |
| Bit 3 Out* | 30T | 30B | Bit 4 Out* |
| Bit 5 Out* | 31 T | 31B | Bit 6 Out* |
| Bit 7 Out* | 32 T | 32B | Bit 8 Out* |
| Bit 9 Out* | 33T | 33B | Bit 10 Out* |
| Bit 11 Out* | 34 T | 34B | Bit 12 Out* (LSB) |
| Digital Gnd. | 35 T | 35B | Digital Gnd. |
| $+5 \mathrm{Vdc}$ | 36 T | 36B | +5 V dc |

*Three-State Outputs

TABLE 1 DESCRIPTION OF CONTROL PIN FUNCTIONS

| FUNCTION | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| Amplifier In Low | 11B | Analog monitoring point for MDAS-8D. For the MDAS-16 this pin must be grounded. |
| Amplifier In High | 11T | Analog monitoring point. |
| Range 2 Select Range 1 Select | $\begin{aligned} & 12 \mathrm{~B} \\ & 12 \mathrm{C} \end{aligned}$ | These pins program analog input voltage range. See Table 2. |
| Amplifier Out | 13B | Analog monitoring point. |
| Sample Hold Out | 13 T | Analog monitoring point. |
| Summing Junction | 14B | Used to program analog input voltage range and bipolar offset. See Table 2. |
| Enable | 14 T | Input low enables tri-state outputs for bits 1-4. Input high inhibits outputs. |
| $\overline{\text { Enable }}$ | 15B | Input low enables tri-state outputs for bits 5-8. Input high inhibits outputs. |
| Bipolar Offset | 15T | Connects to 14B for bipolar operation and to analog ground for unipolar operation. See Table 2. |
| Ext. Gain Adjust | 16B | Used to adjust out gain error. Operates independently of the internal adjustment. See External Adjustments diagram. |
| Ext. Offset Adjust | 16 T | Used to adjust out offset error. Operates independently of the internal adjustment. See External Adjustments diagram. |
| Mux Enable | 17B | Input high enables multiplexer. Input low inhibits analog multiplexer. |
| Enable | 17 T | Input low enables three-state outputs for bits 9-12. Input high inhibits outputs. |
| Count Enable | 18B | Input high enables Mux Address Register. Input low inhibits Mux Address Register. |
| Mux Address In | $\begin{aligned} & \text { 19B, 20B, } \\ & 21 \mathrm{~B}, 22 \mathrm{~B} \end{aligned}$ | Digital inputs for channel address selection in random addressing mode. Straight binary coding. See Table 3. |
| Mux Address Out | $\begin{aligned} & \text { 19T, 20T, } \\ & 21 \mathrm{~T}, 22 \mathrm{~T} \end{aligned}$ | Straight binary coded output of Mux Address Register. |
| MSB Out | 23B | Bit 1 TTL output A/D converter. Connect to pin 24T for straight binary or offset binary output coding. |
| Delay Output | 23 T | An output delay pulse for 6 microseconds to allow for multiplexer and amplifier settling time and sample hold acquisition time. This pin is normally connected to A/D Trigger (pin 27T) to initiate A/D conversion. |
| Load Enable | 24B | Input high for sequential addressing. Input low for random addressing. |
| MSB In | 24 T | Bit 1 input to three-state output buffers. Connect to either pin 23B (MSB Out) or pin 28B (MSB Out). |
| Clear Enable | 25B | Input low and a negative transition on pin 25T resets Mux address counter to zero. |
| Strobe | 25T | Negative input transition initiates channel scanning sequence in sequential mode or a conversion in the random mode. A Schmidt trigger input adds hysteresis for good noise rejection. |
| Clock Output | 26B | A/D converter clock pulses for synchronization of serial data. Negative going pulses of approximately 100 nseconds duration. |
| A/D Trigger | 26 T | A positive logic transition on this input initiates A/D conversion. |
| EOC (status) | 27B | End of conversion (status) output. Output high during conversion and low when conversion is complete. |
| A/D Trigger | 27 T | A negative logic transition on this input initiates A/D conversion. This pin is normally connected to pin 23T (Delay Output). |
| MSB Out | 28B | Complemented bit 1 TTL output of A/D converter. Connect to pin 24T for two's complement output coding. |
| Short Cycle | 28 T | For 12-bit resolution connect this pin to ground. To short cycle A/D converter for lower resolution, connect this pin to output bit $\mathrm{n}+1$ for a resolution of n bits. Short cycling of the A/D converter can only be done with the Enable inputs (pins 14T, 15B and 17T) low. |

## CONNECTION DIAGRAMS AND TABLES

TABLE 2 INPUT RANGE SELECTION

| INPUT RANGE | CONNECT THESE PINS TOGETHER |  |  |
| :---: | :---: | :---: | :---: |
|  | RANGE 1 PIN $12 T$ | RANGE 2 PIN 12B | BIPOLAR OFF. <br> PIN 15T |
| 0 to +5 V | 13B | 13T | 2B OR 2T |
| 0 to +10 V | 2B OR 2T | 13T | 2B OR 2T |
| $\pm 2.5 \mathrm{~V}$ | 13B | 13 T | 14B |
| $\pm 5 \mathrm{~V}$ | 2B OR 2T | 13T | 14B |
| $\pm 10 \mathrm{~V}$ | 2B OR 2T | OPEN | 14B |

TABLE 4 THROUGHPUT RATES VS. NO. BITS FOR SHORT-CYCLED A/D CONVERTER

| NO. BITS | THROUGHPUT |
| :---: | :---: |
| RATE |  |
| 12 | 50 kHz |
| 10 | 53 kHz |
| 8 | 57 kHz |
| 4 | 67 kHz |

table 3 MUX CHANNEL ADDRESSING

| $\longleftarrow$ MUX ADDRESS $\longrightarrow$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIN |  |  |  |  |  |  |
| 198 | 20B | 21 B | 22B | 17B |  |  |
| 8 | 4 | 2 | 1 | MUX <br> ENAB. |  |  |
| x | X | x | X | 0 | NONE |  |
| 0 | 0 | 0 | 0 | 1 | 0 |  |
| 0 | 0 | 0 | 1 | 1 | 1 |  |
| 0 | 0 | 1 | 0 | 1 | 2 |  |
| 0 | 0 | 1 | 1 | 1 | 3 |  |
| 0 | 1 | 0 | 0 | 1 | 4 |  |
| 0 | 1 | 0 | 1 | 1 | 5 |  |
| 0 | 1 | 1 | 0 | 1 | 6 | MDAS-8D |
| 0 | 1 | 1 |  | 1 | 7 | (3 BIT ADDRESS) |
| 1 | 0 | 0 | 0 | 1 | 8 |  |
| 1 | 0 | 0 | 1 | 1 | 9 |  |
| 1 | 0 | 1 | 0 | 1 | 10 |  |
| 1 | 0 | 1 | 1 | 1 | 11 |  |
| 1 | 1 | 0 | 0 | 1 | 12 |  |
| 1 | 1 | 0 | 1 | 1 | 13 |  |
| 1 | 1 | 1 | 0 | 1 | 14 | MDAS-16 |
| 1 | 1 | 1 | 1 | 1 | 15 | (4 BIT ADDRESS) |

## TABLE 5 CALIBRATION TABLE

| UNIPOLAR RANGE | ADJUST. | INPUT VOLTAGE |
| :---: | :---: | :---: |
| 0 to +5 V | $\begin{aligned} & \text { ZERO } \\ & \text { GAIN } \end{aligned}$ | $\begin{array}{r} +0.6 \mathrm{mV} \\ +4.9982 \mathrm{~V} \\ \hline \end{array}$ |
| 0 to +10 V | $\begin{aligned} & \text { ZERO } \\ & \text { GAIN } \end{aligned}$ | $\begin{array}{r} +1.2 \mathrm{mV} \\ +9.9963 \mathrm{~V} \\ \hline \end{array}$ |
| BIPOLAR RANGE |  |  |
| $\pm 2.5 \mathrm{~V}$ | $\begin{gathered} \text { OFFSET } \\ \text { GAIN } \end{gathered}$ | $\begin{aligned} & \hline-2.4994 \mathrm{~V} \\ & +2.4982 \mathrm{~V} \end{aligned}$ |
| $\pm 5 \mathrm{~V}$ | $\begin{aligned} & \text { OFFSET } \\ & \text { GAIN } \end{aligned}$ | $\begin{array}{r} -4.9988 \mathrm{~V} \\ +4.9963 \mathrm{~V} \\ \hline \end{array}$ |
| $\pm 10 \mathrm{~V}$ | OFFSET GAIN | $\begin{array}{r} -9.9976 \mathrm{~V} \\ +9.9927 \mathrm{~V} \\ \hline \end{array}$ |



FIG 1 EXTERNAL ADJUSTMENTS

## SET-UP AND CALIBRATION INSTRUCTIONS

1. Select input voltage range desired and connect pins 12 B , 12T, and 15T in accordance with Table 2. If the MDAS-16 is used, ground pin 11B. Ground all analog channel inputs which are not to be used. Leave pin 17B open.
2. Determine resolution to be used. For full 12 bits, ground pin 28T. For lower resolution requirements, connect pin 28T to bit output $n+1$ for $n$ bit resolution. For example: for 8 -bit resolution, connect pin 28T to pin 33T (Bit 9 Out). To operate the A/D converter in this short cycled mode, the Enable inputs (pins 14T, 15B, and 17T) must be connected to ground, thereby enabling the three-state outputs. For 12-bit resolution the three-state outputs can be either enabled or disabled.
3. Select the output coding desired. For straight binary (unipolar) or offset binary (bipolar) connect pin 23B (MSB Out) to pin 24T (MSB In). For two's complement (bipolar) connect pin 28B (MSB Out) to pin 24T.
4. Select desired multiplexer mode. Connect pin 23T (Delay Out) to pin 27T (A/D Trigger).
A. Free Running Sequential Addressing Connect pin 27B (EOC) to pin 25T (Strobe). Leave pins 24B (Load Enable) and 25B (Clear Enable) open. Sequencing is initiated by a positive logic transition applied to pin $26 T$ (A/D Trigger). Pin 26T must remain high during free running sequential addressing. Sequencing is stopped by a low applied to pin 26T.

## B. Triggered Sequential Addressing

Leave pins 24B (Load Enable) and 25B (Clear Enable) open. Apply a falling edge trigger to pin 25T (Strobe). The negative transition of the strobe will cause the contents of the address counter to be incremented by one.
C. Random Addressing Ground pin 24B (Load Enable). Leave pin 25B (Clear Enable) open. Each negative transition applied to pin 25T (Strobe) will cause the data at pins 19B, 20B, 21B and 22B (Mux Address In) to be loaded into the Address Register. Address inputs must be stable for at least 300 nanoseconds after negative transition of Strobe.
5. Calibration Procedure
A. Offset and gain adjustments may be made either internally or externally. Self-contained trimming potentiometers are provided for the internal adjustments. For external adjustments, 20 K trimming potentiometers must be used with pins 16B and 16T. Connect as shown in Figure 1.
B. Connect power supplies to the module and a precision voltage source to pin 3T (Channel 0 In ). If the MDAS-8D is used, connect pin 3B (Channel 0 low) to analog ground. Ground pin 25B (Clear Enable) and momentarily short pin 25T (Strobe) to ground. Use an oscilloscope to monitor the serial output code at pin 18T. Trigger the A/D converter with 50 kHz positive going pulses applied to pin 26T (A/D Trigger).
C. Adjust the precision voltage source to the value shown in Table 5 for the unipolar zero adjustment (zero $+1 / 2$ LSB) or the bipolar offset adjustment ( - FS $+1 / 2$ LSB). Adjust the offset trimming potentiometer so that the output code flickers equally between 000000000000 and 000000000001.
D. Change the output of the precision voltage source to the value shown in Table 5 for the unipolar or bipolar gain adjustment ( + FS $-11 / 2$ LSB). Adjust the gain trimming potentiometer so that the output flickers equally between 111111111110 and 111111111111.

## MDAS-16, MDAS-8D TIMING DIAGRAM

 OUTPUT CODE 010101010101

## ORDERING INFORMATION

MDAS-16
MDAS-8D

Included with each module is a mating right-angle 72 pin connector. (AMP 3-86063-2). Order additional connectors using the following number: 58-2083010.

## FEATURES

- 16 channels single-ended or 8 channels differential
- 12-Bit resolution
- 2-Bit gain programming
- 33 kHz throughput rate
- Resistor-Programmed low level inputs
- Three-state bussable outputs


## GENERAL DESCRIPTION

DATEL's MDAS-940S and MDAS-940D are complete, self-contained data acquisition substystems featuring 16 channel single-ended or 8 channel differential A/D inputs respectively. Resolution is 12 binary bits with accuracy of $\pm 0.025 \%$ at a throughput rate of 33 kHz . Both models contain a Programmable Gain Amplifier with digitally selectable gain ranges of 1,2 , 4 and 8. Gain selection is accomplished through the input of a 2-bit word.
Output data is buffered three-state with 3 separate enable lines brought out for easy interfacing to 4-, 8-, or 16-bit data busses. Data is also available in serial form with a gated clock output. Output coding is straight binary for unipolar operation and offset binary or two's complement for bipolar operation.
These modules also feature pin-programmable input ranges of 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$, which allows for analog measurements with an effective full-scale range of 0.625 V when the PGA is selected for a gain of 8 . Thus, inputs from strain gages, and other low level signal sensors may be accepted without external signal conditioning. The systems may be operated in either random or sequential channel addressing modes.
The extensive use of hybrid and monolithic circuits reduces the parts count, increases reliability, and makes possible the small size and low cost of these modules. Both models use DATEL's ADC-HS12BGC hybrid A/D converter with internal samplehold along with a monolithic analog multiplexer.
The modules are housed in a $4.6 \times 3.0 \times$ 0.38 inch shielded steel case. Input-output connections are made by means of a 72-pin connector.


## FUNCTIONAL SPECIFICATIONS

Typical at $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ dc and +5 V dc supplies, $\mathrm{G}=1, \pm 10 \mathrm{~V}$ Input Range, unless otherwise noted.



## BLOCK DIAGRAM MDAS-940



PIN CONNECTIONS FOR MDAS-940

| Signal | Bottom | Top | Signal |
| :---: | :---: | :---: | :---: |
| -15 V dc | 1B | 1 T | +15V dc |
| Analog Gnd. | 2B | $2 T$ | Analog Gnd. |
| Ch. 8 In/Ch. 0 Low In | 3B | $3 T$ | Ch. $0 \mathrm{ln} / \mathrm{Ch} .0$ High in |
| Ch. 9 In/Ch. 1 Low In | 4B | 4 T | Ch. 1 In/Ch. 1 High In |
| Ch. $10 \mathrm{In} / \mathrm{Ch} .2$ Low in | 58 | 5 T | Ch. $2 \mathrm{In} / \mathrm{Ch} .2$ High in |
| Ch. $11 \mathrm{In} / \mathrm{Ch} .3$ Low In | 6B | $6 T$ | Ch. $3 \mathrm{In} / \mathrm{Ch} .3$ High In |
| Ch. $12 \mathrm{In} / \mathrm{Ch} .4$ Low in | 78 | 7 T | Ch. $4 \mathrm{In} / \mathrm{Ch} .4$ High In |
| Ch. $13 \mathrm{In} / \mathrm{Ch} .5$ Low In | 8B | 8 T | Ch. $5 \mathrm{In} / \mathrm{Ch} .5$ High In |
| Ch. $14 \mathrm{In} / \mathrm{Ch} .6$ Low In | 9B | 9 T | Ch. $6 \mathrm{In} / \mathrm{Ch} .6$ High In |
| Ch. $15 \mathrm{In} / \mathrm{Ch} .7$ Low In | 10B | 10T | Ch. $7 \mathrm{In} / \mathrm{Ch} .7$ High In |
| Amplifier In | 11B | 11 T | Amplifier In + |
| Range 1 Select | 12B | 12 T | Range 2 Select |
| P.G.A. Out | 13B | 13T | Sample Hold Out |
| Sum. Junc. | 14B | 14 T | Enable (Bits 1-4 Out) |
| Enable (Bits 5-8 Out) | 15B | 15T | Bipolar Offset |
| Gain 2 Select In | 16B | 16T | Gain 1 Select In |
| Mux Enable | 17B | 17T | Enable (Bits 9-12) |
| Count Enable | 18B | 18T | Serial Out |
|  | 19B | 19T | 8 Out Mux |
| 4 in Mux | 20 B | 207 | $\begin{array}{ll} 4 & \text { Mux } \\ 0 & \text { Out } \end{array}$ |
| 2 In Address | 218 | 21 T | 2 Out Address |
| MSB OUT (TTL) | 238 | 235 | Delay Out |
| Load Enable | 24B | $24 T$ | MSB In (TTL) |
| Clear Enable | 25B | 25T | Strobe |
| Clock Out | 26B | 26T | Trigger |
| EOC (status) | 27B | $27 T$ | Gain 1 Select Out |
| MSB Out (TTL) | 28B | 287 | Gain 2 Select Out |
| Bit 2 Out* | 29B | 297 | Bit 1 Out* (MSB) |
| Bit 4 Out* | 30B | 307 | Bit 3 Out* |
| Bit 6 Out* | 31B | 31 T | Bit 5 Out* |
| Bit 8 Out* | 32B | 32T | Bit 7 Out* |
| Bit 10 Out* | 33B | 33 T | Bit 9 Out* |
| Bit 12 Out* | 34B | 34T | Bit 11 Out* |
| Digital Gnd. | 35B | 35T | Digital Gnd. |
| $+5 \mathrm{Vdc}$ | 36B | 36T | $+5 \mathrm{Vdc}$ |


| PIN | MNEMONIC | DESCRIPTION |
| :---: | :---: | :---: |
| 1T | +15 V dc | Positive analog supply voltage. +15 V dc at 65 mA typical. |
| 1B | -15V dc | Negative analog supply voltage. -15 V dc at 60 mA typical. |
| 2T/2B | Analog Gnd. | Analog common. Analog common and digital common (Pins 35T/35B) are connected within the module and should not be connected externally. |
| 3T/3B through 10T/10B | Channel In | Analog inputs to multiplexer. MDAS-940S has 16 single-ended inputs. The MDAS-940D has 8 differential inputs. |
| 11 T | Amplifier In + | Analog monitoring point for the positive input of the internal Programmable Gain Amplifier. |
| 11B | Amplifier In- | Analog monitoring point for the negative input of the internal Programmable Gain Amplifier. For normal operation on the MDAS-940S this pin must be grounded. |
| 12T | Range 1 Select | A/D converter input resistor. Should be grounded when not being used. See Input Range Selection Chart. |
| 12B | Range 2 Select | A/D converter input resistor. Should be grounded when not being used. See Input Range Selection Chart. |
| 13 T | Sample-Hold Output | Sample-Hold output. Connect to desired range select pin for normal operation. See Input Range Selection Chart. |

[^5]| PIN | MNEMONIC | DESCRIPTION |
| :---: | :---: | :---: |
| 13B | P.G.A. Out | Analog monitoring point for the output of the internal Programmable Gain Amplifier. |
| 14 T | Enable 1-4 | Enable line for three-state output, bits 1-4. Input low enables output, input high inhibits output. Max. enable delay is 30 nsec. |
| 14B | Summing Junction | Comparator input for A/D converter, used in range selection. See Input Range Selection Chart. Make no other external connections to prevent performance degradation. |
| 15T | Bipolar Offset | A/D Converter Bipolar Offset. Connnect to Summing Junction (Pin 14B) for bipolar operation, or to analog common (Pins 2T/2B) for unipolar operation. See Input Range Selection Chart. |
| 15B | Enable 5-8 | Enable Line for three-state outputs, bits 5-8. Input low enables output, input high inhibits output. Max. enable delay is 30 nsec. |
| 16T/16B | Gain Select <br> IN 1 \& 2 | Address lines that select gain 8 of Internal Programmable Gain Amplifier. Gains of $1,2,4$, or 8 may be selected. See Gain Selection Chart. |
| 17T | Enable 9-12 | Enable line for three-state outputs, bits 9-12. Input low enables output, input high inhibits output. Max. enable delay is 30 nsec. |
| 17B | Mux. Enable | Enable line for analog multiplexer. Input high enables multiplexer, Input low disconnects multiplexer for external channel expansion. |
| 18 T | Serial Out | Serial Output data in NRZ format, MSB first. Data is synchronous with Clock Out (Pin 26B), use negative edge of clock to strobe each bit. |
| 18B | Count Enable | Enable line for Mux. Address Register Sequencing. Input high enables register sequencing, Input low inhibits register sequencing. Enable delay is 20 nsec . |
| 19T through 22T | Mux. Address Out | Binary coded output of Mux. Address Register. Should be buffered externally if long etch runs or cables are to be driven. |
| 19B through 22B | Mux. Address In | Address lines that select one out of 16 (8-MDAS-940D) input channels when operating in the random addressing mode. Straight binary coding. |
| 237 | Delay Out | $20 \mu \mathrm{sec}$. pulse used to delay start of A/D conversion to allow settling of the multiplexer, amplifier, and sample-hold. Negative going edge initiates A/D conversion. |
| 23B | MSB Out | Bit 1 output of A/D converter. Connected to MSB In (Pin 24T) for straight binary or offset binary coding. |
| 24 T | MSB In | Bit 1 input to three-state output buffer. Connect to MSB Out (Pin 23B) for straight or offset binary coding. Connect to MSB Out (Pin 28B) for Two's Complement coding. |
| 24B | $\frac{\overline{\text { Load }}}{\text { Enable }}$ | Input high for sequential addressing. Input low for random addressing. Loads address code for random addressing on high to low transition of STROBE. |
| $25 T$ | Strobe | Negative input transition initiates channel sequencing and gain selection in sequential mode, A/D conversion when in random mode. |


| PIN | MNEMONIC | DESCRIPTION |
| :---: | :---: | :---: |
| 25B | $\frac{\overline{\text { Clear }}}{\text { Enable }}$ | Input low in conjunction with a negative transition on Strobe (Pin 25T) will reset the mux address register to zero. |
| 26 T | Trigger | Logic low to high transition resets A/D converter and initiates next conversion. |
| 26B | Clock Out | A/D converter clock output. Used as shift clock for serial output data. |
| $27 T$ | Gain 1 <br> Select Out | Output 1 of Gain Select Register. |
| 27B | EOC | Conversion status signal. Output high during conversion, low when conversion is complete. |
| 28 T | $\begin{aligned} & \text { Gain } 2 \\ & \text { Select OUT } \end{aligned}$ | Output 2 of Gain Select Register. |
| 28B | $\overline{\text { MSB }}$ out | Complimented Bit-1 output of A/D converter. Connected to MSB in (Pin 24T) for two's complement coding. |
| 29T/29B through 34T/34B | Data Outputs | Three-state digital outputs. |
| 35T/35B | Digital Ground | Digital common. Digital Common and Analog Common (Pins 2T/2B) are connected within the module and should not be connected externally. |
| 36T/36B | Logic Supply | +5 V dc at 200 mA typical. |

## CONNECTION AND CALIBRATION

1. Select input voltage range desired and connect pins 12B, 12T, and 15T in accordance with Table II. If the MDAS- 940 S is used, ground pin 11B. Ground all analog channel inputs which are not to be used. Leave pin 17B open.
2. Select the output coding desired. For straight binary (unipolar) or offset binary (bipolar) connect pin 23B (MSB Out) to pin 24T (MSB In). For two's complement (bipolar), connect pin 28B (MSB Out) to pin 24T.
3. Select desired multiplexer mode.
A. Free Running Sequential Addressing Connect pin 27B (EOC) to pin 25T (Strobe). Leave pins 24B (Load Enable) and 25B (Clear Enable) open. Sequencing is initiated by a positive logic transition applied to pin 26T (Trigger). Pin 26T must remain high during free running sequential addressing. Sequencing is stopped by a low applied to pin 26T.

## B. Triggered Sequential Addressing

Leave pins 24B (Load Enable) and 25B (Clear Enable) open. Apply a falling edge trigger to pin 25 T (Strobe). The negative transition of the strobe will cause the contents of the address counter to be incremented by one.

## 4. CALIBRATION

A. Connect power supplies to module and ground all analog channel inputs. Monitor PGA Out pin (Pin 13B) and adjust P.G.A. Null adjustment for 0.0000 V .
B. Connect a precision voltage source to pin 3 T (Chan 0 In ). If the MDAS-940D is used, connect pin 3B (Chan 0 low) to analog ground. Ground pin 25B (Clear Enable) and momentarily short pin 25T (Strobe) to ground. Use an oscilloscope to monitor the serial output code at pin 18T. Trigger the A/D converter with 50 kHz positive going pulses applied to pin 26T (Trigger).
C. Adjust the precision voltage source to the value shown in the Calibration Table for the unipolar zero adjustment (zero $+1 / 2$ LSB) or the bipolar offset adjustment (-FS $+1 / 2$ LSB). Adjust the offset trimming potentiometer so that the output code flickers equally between 00000000 0000 and 000000000001.
D. Change the output of the precision voltage source to the value shown in the Calibration Table for the unipolar or bipolar gain adjustment ( $+\mathrm{FS}-11 / 2$ LSB). Adjust the gain trimming potentiometer so that the output flickers equally between 111111111110 and 111111111111.

CALIBRATION TABLE

| UNIPOLAR RANGE | ADJUST. | INPUT VOLTAGE |
| :---: | :---: | :---: |
| 0 TO $+5 \mathrm{~V}$ | ZERO | +0.6 mV |
|  | GAIN | +4.9982 V |
| 0 TO $+10 \mathrm{~V}$ | ZERO | +1.2 mV |
|  | GAIN | +9.9963 V |
| BIPOLAR RANGE |  |  |
| $\pm 5 \mathrm{~V}$ | OFFSET | -4.9988 V |
|  | GAIN | +4.9963 V |
| $\pm 10 \mathrm{~V}$ | OFFSET | -9.9976 V |
|  | GAIN | +9.9927 V |

GAIN SELECTION CHART

| GAIN <br> SELECT | GAIN <br> SELECT | PGA <br> GAIN 1 |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 2 |
| 1 | 0 | 4 |
| 1 | 1 | 8 |

${ }^{1}$ A factory option allows the gain range to be incremented upwards (for example: 10, 20, 40 and 80) for OEM orders. To retain 12-bit linearity, the P.G.A. gain must not exceed 100. For more information contact your nearest DATEL sales office.

MUX CHANNEL ADDRESSING

| MUX ADDRESS |  |  |  |  | ON CHANNEL |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIN |  |  |  |  |  |  |
| 19B | 20B | 21B | 22B | 17B |  |  |
| 8 | 4 | 2 | 1 | MUX ENAB. | $\begin{gathered} \text { MDAS } \\ 940 S \end{gathered}$ | $\begin{aligned} & \text { MDAS } \\ & \text { 940D } \end{aligned}$ |
| X | X | X | X | 0 | - | - |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 2 | 2 |
| 0 | 0 | 1 | 0 | 1 | 3 | 3 |
| 0 | 0 | 1 | 1 | 1 | 4 | 4 |
| 0 | 1 | 0 | 0 | 1 | 5 | 5 |
| 0 | 1 | 0 | 1 | 1 | 6 | 6 |
| 0 | 1 | 1 | 0 | 1 | 7 | 7 |
| 0 | 1 | 1 | 1 | 1 | 8 | 8 |
| 1 | 0 | 0 | 0 | 1 | 9 | - |
| 1 | 0 | 0 | 1 | 1 | 10 | - |
| 1 | 0 | 1 | 0 | 1 | 11 | - |
| 1 | 0 | 1 | 1 | 1 | 12 | - |
| 1 | 1 | 0 | 0 | 1 | 13 | - |
| 1 | 1 | 0 | 1 | 1 | 14 | - |
| 1 | 1 | 1 | 0 | 1 | 15 | - |
| 1 | 1 | 1 | 1 | 1 | 16 | - |

Data must be present for 70 nsec. min. after the high to low transition of STROBE.
INPUT RANGE SELECTION

| CONNECT THESE PINS TOGETHER |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUT <br> RANGE | RANGE 2 <br> PIN 12T | RANGE 1 <br> PIN 12B | BIPOLAR OFF. <br> PIN 15T |
| $0 \mathrm{TO}+5 \mathrm{~V}$ | 13 T | 14 B | 2 T or 2B |
| $0 \mathrm{TO}+10 \mathrm{~V}$ | 13 T | - | 2 or 2 B |
| $\pm 5 \mathrm{~V}$ | 13 T | - | 14 B |
| $\pm 10 \mathrm{~V}$ | - | 13 T | 14 B |

TIMING DIAGRAM OUTPUT CODE: 010101010101


1. Negative going edge of Delay pulse initiates conversion if Trigger (Pin-26T) is open or high.

Allows for multiplexer and amplifier settling time and sample-hold acquisition time.
2. Train of negative going $-5 \mathrm{~V}, 100 \mathrm{nsec}$. pulses at 1.5 MHz rate.

CHANNEL EXPANSION WITH MDXP－32 AND MDXP－32－1 SINGLE LEVEL MULTIPLEXING FOR 48 SINGLE－ENDED CHANNELS


DATEL＇s MDX－P－32 and MDXP－32－1 are input channel expan－ sion modules that are compatible with MDAS－940．Both models contain 32 analog multiplex channels which permit expanding the MDAS－940S up to 48 single－ended channels and the MDAS－940D up to 24 differential channels．With double level multiplexing，up to 256 single－ended channels or 128 differential channels can be achieved using 1 MDXP－32 and 7 MDXP－32－1＇s．Both modules are contained in a $4.6 \times 2.5 \times$ 0.375 in ．shielded steel case and operate over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range．

|  | ORDERING INFORMATION |
| :--- | :---: |
|  | INPUT CHANNEL |
| MODEL | SELECTION |
| MDAS－940D | 8 Chan．Differential |
| MDAS－940S | 16 Chan．Single Ended |

Included with each module is a mating right－angle 72－pin con－ nector．（AMP 3－86063－2）．Use the following number to order additional connectors：58－2083010．

# SDAS-8 Analog Input 8 Channel Differential Serial Microsystem 

## SDAS-8 FEATURES

- 8 Differential Analog Input Channels, $\pm 4.095 \mathrm{Vdc}$ full scale.
- Serial RS-232-C full duplex data link, 75-9600 baud.
- Simple ASCII commands.
- Direct thermocouple input (J, K, S, T) and linearization.
- Resistor-selected gain $\times 1$ to $\times 200$.
- Includes crystal time-of-day clock (23:59:59).
- Output is command-selected as ASCII hexadecimal or decimal, volts, ${ }^{\circ} \mathrm{F}$ or ${ }^{\circ} \mathbf{C}$.
- A/D resolution is 12 bit binary and polarity (13 bits)
- Choice of $\mathbf{5 0}$ to $\mathbf{6 0 ~ H z}$ normal mode AC rejection.
- Also includes optoisolated ( 2500 Vpk ) 20mA serial loop I/O
- 3 scan transmit start methods

1. Local $10 \mu S T T L$ trigger input.
2. Polled by host ASCII command.
3. Auto-start using internal timer, 1 second to 17:59:59 hours intervals.

- $4^{\prime \prime} \times 6^{\prime \prime} \times 0.4^{\prime \prime}$ steel-cased module, for direct PC-board mounting or standoffs.
- Uses regulated $+5 \mathrm{Vdc} @ 500 \mathrm{~mA}, \pm 15 \mathrm{Vdc} @ 50 \mathrm{~mA}$ power.
- Easily interfaces to popular RS-232-C terminals, microcomputers and serial-port personal computers.
- May be positioned many hundreds of feet from host.
- Multidrop up to 4 stations ( $\mathbf{3 2}$ differential channels) using the 20 mA serial $1 / 0$.
- Extensive editing, formatting and ident. header controls.



## APPLICATIONS

- Simple A/D input to any RS-232-C terminal.
- Remote data logging to any host computer.
- Direct data acquisition mode with clock for any printer from local TTL trigger scan transmit.
- Diagnostic instruments, analytical systems, multichannel computer-controlled test equipment.


## SIMPLIFIED BLOCK DIAGRAM

TABLE OF CONTENTS:
Introduction Specifications Ordering Guide Dimensions I/O Connections Command Summary Data Output Format Status Message Calibration Procedure Command Tables Multidrop Usage Serial Data Format Thermocouple Inputs

## INTRODUCTION

Designed to simplify the connection of analog input signals to digital computers, the SDAS-8 is an 8 -channel differential input A/D smart microsystem combined with a full-serial, full duplex terminal I/O port operated by an internal microprocessor. The serial port accepts input commands from the user's host computer or terminal and transmits ASCII analog data and status from dc or slowly varying transducer signals. The SDAS-8 is housed in a steel-cased modular package measuring only $4^{\prime \prime} \times 6^{\prime \prime} \times 0.4^{\prime \prime}$ for printed circuit board or standoff mounting. Using standard RS-232-C serial interfacing levels and simple ASCII commands, the SDAS-8 connects to all popular computers including personal computers with a programmable serial port.
The normal application for SDAS-8 is as a remote analog data input to a computer. The user's host computer would take the SDAS-8 data strings under program control and would process this data for arithmetic manipulation (peak detection, averaging, scaling and offset), display formatting (columnizing data with engineering unit labels), data storage to disk or tape or data retransmission.

## SPECIAL FEATURES

SDAS-8 includes two onboard crystal-stabilized clocks, both of which are controlled and displayed with simple user commands. A settable 24-hour (23:59:59) time of day clock may be optionally tagged with each returned data scan transmission. A selectable independent interval timer causes automatic scan transmissions from 1 second to 17:59:59 hours intervals. Direct thermocouple inputs are available using the gain-selected, resistorprogrammed instrumentation amplifier and a separate coldjunction compensation input channel. Under serial ASCII command, SDAS will directly linearize type J, K, T and S thermocouples with software correction for the local TC-to-copper cold junction EMF error using an external connector temperature sensor. Other ASCII commands produce direct data output in degrees Celsius or Fahrenheit from thermocouple inputs.
SDAS-8 includes both RS-232-C (non-isolated) and 20 mA loop (isolated) serial ports. Using the loop ports, up to 4 SDAS-8 stations ( 32 Differential channels) may be multi-dropped in series on input and output loops ( 4 wires).
Individual channels may then be polled under host computer command many hundreds of feet away.
Requiring regulated +5 V and $\pm 15 \mathrm{~V}$ dc power, SDAS -8 readily adapts to existing computers. Remote 2 -wire data acquisition to any distance requires the addition of standard RS-232-C autodial, auto-answer telephone modems at both ends.
The standard SDAS-8 analog input range is $\pm 4.095 \mathrm{Vdc}$ full scale at a gain of one. Analog signals are converted to a 12 -bit binary representation plus polarity for bipolar signals, yielding a resolution of one part in 8192. For programming convenience, channel data is transmitted either as ASCII decimal or as ASCII hexadecimal under serial command. To simplify program number conversion, bit weighting in hex is 1 millivolt per count at gain $=1$. All data is tagged with a hexadecimal checksum which may be compared for data link integrity.
The differential instrumentation amplifier is gain programmable with an external, user-supplied precision resistor for practical gains up to X200. For J and K thermocouples, SDAS-8 is calibrated for a gain of X80. S and T thermocouples require a gain of X160. The gain resistor is omitted for the gain-of-one $\pm 4.095 \mathrm{Vdc}$ range. The dual-slope, sign/magnitude A/D converter used in SDAS-8 continually overwrites a local random access semiconductor
memory (RAM) buffer at 15 samples per second ( 12.5 Hz for 50 Hz NMR). Depending on baud rate, protocol overhead and formatting, per channel bandwidth is typically 1 Hz .
A/D scan transmissions may be started by the remote host computer in polled mode or after host initialization of the SDAS-8 autostart timer. Scan starts may also occur using a local TTL start trigger input. In this mode, no host computer is needed. SDAS-8 will directly transmit to a serial input printer such as Datel's MPP-20 or APP-48 series.
A wealth of formatting controls are included for manual set-up, evaluation and calibration. Line length may be commandselected from 20 to 132 characters per line. Editing features include two types of rubout format, similar to micro-computer monitor programs. Line feed characters may be suppressed and filler NUL's may be command-selected for slow printers. Syntax errors which won't execute are echoed with a "\#."
A status message indicates system state at any time. Half duplex operation may be invoked by suppressing the character echo and the string transmission can be throttled for host input buffer management using the XON/XOFF commands. A selectable (20 character) identification message may precede all data to tag the location, date, scale factors, etc. Line formatting prevents skewing or slicing of data for any one channel over two lines.
Careful selection of A/D integration periods offers rejection of 50 or 60 Hz input noise.
SDAS-8 input/output connections are made through a dual-row right-angle connector whose mating pins may be PC board mounted or adapted to a flat cable header.

## ST-705: A COMPLETE SDAS-8 SINGLE BOARD SUBSYSTEM

SDAS-8 is also available on the Model ST-705 single-board system which includes an AC power supply, screw-terminal analog input connections and a standard 25-pin RS-232-CDB-25P connector for direct plug-in to the user's terminal or computer. The ST-705 also includes the local thermocouple cold-junction compensation amplifier and connector temperature sensor. For local triggered scan starts, a TTL one-shot circuit accepts a switch input. Extra PC board pads are included for user-installed input voltage dividers (higher voltage ranges), current shunts (direct 4-20mA measurement, etc.) overvoltage protection clamp zeners or RC hash filters. Barrier screw terminals are installed to connect an AC line cord and pads are included for user-installed gain resistors.
The ST-705 is configured on a Multibus format PC board for mounting convenience in Multibus stand-alone card cages or in the user's host Multibus computer. The ST-705 may also be mounted in a separate chassis on standoffs. Although the ST-705 does not connect to the Multibus computer signals, pads are included to use +5 V and $\pm 15 \mathrm{Vdc}$ power from the host computer, thereby eliminating the ST-705 AC power supply. Using a combination of the transformer-isolated AC supply and the optoisolated 20 mA loop serial port, full isolation of the analog inputs is achieved on the ST-705.

## SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$, rated power unless otherwise noted)

## ANALOG INPUT

Number of channels - 8 Differential plus single-ended CJC input* ${ }^{*} V_{\text {cJc }} \mathbb{N}=\left(\right.$ Connector Temp. $\left.-0^{\circ} \mathrm{C}\right) \times 40.96 \mathrm{mV}$
Configuration - High impedance, non-isolated, voltage input, true balanced differential.
Full Scale Input Range - $\pm 4.095$ Volts dc (standard), gain $=1$. The full scale input range may be reduced up to gains of X200 using an external user-supplied gain programming resistor.

Full Scale Temperature Ranges (using calibrated thermocouples and external cold junction compensation).

| J Type | $-165^{\circ} \mathrm{C}$ to $+760^{\circ} \mathrm{C}$ |
| :--- | ---: |
| K Type | $-165^{\circ} \mathrm{C}$ to $+1232^{\circ} \mathrm{C}$ |
| S Type | $0^{\circ} \mathrm{C}$ to $+1768^{\circ} \mathrm{C}$ |
| T Type | $-200^{\circ} \mathrm{C}$ to $+400^{\circ} \mathrm{C}$ |

Common Mode Voltage Range $- \pm 11 \mathrm{~V}$ max. referred to signal common (user's external input circuit must prevent exceeding CMV range).
Common Mode Rejection - 70 dB min., dc to $60 \mathrm{~Hz}, 1$ kilohm unbalance, GAiN = 1
Input Overvoltage $- \pm 14 \mathrm{~V}$ max. referred to signal common (no damage)
Normal mode rejection - at 50 Hz (SDAS-8E) 40 dB min., at 60 Hz (SDAS-8A) 40 dB min.
Input Offset Voltage - $\pm 200$ microvolts max.
Input Bias current - $\pm 80 \mathrm{nA}$ max.
(The user's external circuit must bias the input to remain within
the CMV range. The input is not isolated.)
Input Impedance - 800 kilohms, min. either input to signal common.
Resolution - 1 millivolt per count (GAIN = 1)
Analog to Digital Conversion - 12 binary bits and polarity ( 1 part in 8192) dual-slope conversion with auto-zeroing in the A/D converter.

## PERFORMANCE

A/D Sampling Rate - Continuous transfer of all 8 channels to local memory at 15 samples/second ( 60 hz NMR version, SDAS8 A ) or 12.5 samples/second ( 50 Hz NMR version, SDAS-8E), jumper selected.
Highest Bandwidth - Approximately 1 Hz (9600 baud, suppress clock and ident. header strings, select only one channel, polled mode). More rapid polling will re-transmit previously sent A/D samples.
Input Offset Voltage Temperature Coefficient $- \pm 3.6$ microvolts $/{ }^{\circ} \mathrm{C}$ max., referred to input.
$\left.\begin{array}{c}\text { Gain Temperature Coefficient - }(\text { GAIN }=1) \\ \pm 20 \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \text { typ., } \\ \pm 50 \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \text { max. }\end{array} \begin{array}{c}\text { voltage mode } \\ \text { only, no TC } \\ \text { linearization }\end{array}\right]$
(external R GAIN resistor TC will add to these figures)
Accuracy (repeatability and non-linearity relative to calibration source) - $\pm 0.02 \%$ of full scale range, $\pm 1$ count $@+25^{\circ} \mathrm{C}$
Temperature Mode Accuracy (not including CJC and thermocouple calibration accuracy).

|  |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |
|  |  |  |

Rollover Error (Input polarity inversion, not including accuracy)

Calibration Control - 2 multiturn, external access potentiometers (zero and full scale gain) at edge of module, opposite connector. Recalibration is suggested every 90 days in nonhostile environments.
Internal Time of Day Clock - 23:59:59 hours:minutes:seconds ( 1 second resolution), $\pm 0.05 \%$ max., $\pm 0.01 \%$ typ. accuracy, crystal-controlled.
Cold Junction Compensation input range
$\pm 99^{\circ} \mathrm{C}$

## COMMUNICATIONS

Data Encoding - Full Serial ASCII characters per ANSI $\times$ 3.4-1977 coding.
Baud Rates - 75, 150, 300, 600, 1200, 2400, 4800, 9600 (pin selected, see Baud rate table). Baud coding is acquired at power-up. Turn off power to reset if baud rate is changed.

## Signal Levels

1. EIA RS-232-C $(-3$ to $-15 \mathrm{~V}=" 1$ " MARK,+3 to $+15 \mathrm{~V}=$ " 0 " SPACE), non-isolated.
2. 20 mA loop (20mA = "1" MARK, $0 \mathrm{~mA}=$ " 0 " SPACE) isolated, $\pm 2500 \mathrm{~V} \mathrm{pk}, 100$ megohms*
*Current loop external excitation is required. Receiver drop: 1.6 V in series with 75 ohms. Transmitter " 1 " drop, approx. 1.2V.
Mode - Full Duplex asynchronous, 4 wire.
Character Format - 1 Start bit (= "1"), 8 Data Bits (LSB first), no parity, 1 stop bit ( $=$ " 0 "), non-return to zero, compatible with terminals.
Handshake host buffer control protocol - Software only, received by SDAS-8:

$$
\begin{aligned}
& \text { XOFF }=\mathrm{DC} 3=13 \mathrm{HEX}=\text { Control } \mathrm{S} \\
& \text { Stop SDAS-8 transmission immediate } \\
& \hline \text { XON }=\mathrm{DC1}=11 \mathrm{HEX}=\text { Control } \mathrm{Q} \\
& \text { Resume SDAS-8 transmission }
\end{aligned}
$$

Hardware DSR or RTS Input to SDAS-8 is not implemented.
Distance (assuming low electrical noise environments, twisted pair or coaxial cabling):

$$
\begin{array}{ll}
\text { RS-232-C } & 50 \text { feet }(15 \mathrm{~m}) \\
20 \mathrm{~mA} \text { isoloop } & 10,000 \text { feet }(3050 \mathrm{~m})
\end{array}
$$

Multidrop - Up to 4 polled stations (32D channels) may be connected in serial using two separate transmit and receive 20 mA loops with external excitation (Not implemented for RS-232-C). Station selection is by station number ( 1 thru 4) command prefix. Auto-start or trigger start modes are not allowed.

## CONTROL FEATURES

(Refer to command menu table. All commands are upper case ASCII characters plus controls)

## Command Types (Input through receiver port)

1. Display formatting (line length $20,40,48,72,80,132$ char.)
2. Editing
3. A/D Channel Selection
4. A/D Data type (hex/dec radix, temperature)
5. Time-of-Day clock controls
6. Data link controls
7. Identification Header (20 characters max.)
8. Scan transmit start controls
9. Resets

Error checksum - All data strings are tagged with the hexadecimal 2's complement binary sum of the preceding data and control character string. Adding the hex values of all characters + checksum in a data string should equal zero. (This includes delimiters, syntax and controls).

## Specifications, Continued

## Scan Start Methods

1. Local 10 microsecond TTL trigger input
2. Polled by ASCII command
3. Auto-start using internal timer, 1 second to 17:59:59 hours interval, command selected.

## POWER REQUIREMENTS

+5 Vdc regulated $\pm 5 \%$ @ 500 mA max., 400 mA typ.
$\pm 15 \mathrm{Vdc}$ regulated $\pm 5 \%$ @ 50mA max., 30mA typ.

## INPUT/OUTPUT CONNECTIONS

Pins 1, 2, 41-44 - Common logic, data and analog grounds
Pins 3, $4+5 \mathrm{Vdc}$ reg. power in.
Pin $5+15 \mathrm{Vdc}$ reg. power in.
Pin 6 -15Vdc reg. power in.
Pins 7-22-8 Differential Analog inputs
Pin 23 - Single-ended cold junction compensation input. Vac $\mathrm{IN}=\left(\right.$ Connector temp $\left.-0^{\circ} \mathrm{C}\right) \times 40.96 \mathrm{mV}$ (see typical circuit) or use CJC module. Leave pin 23 open for non-thermocouple inputs.
Tie pin 23 to ground for external CJC.
Pin 24 - Reference out, +2.048Vdc. May be used in external ratiometric circuits to develop a common, TC-tracking system reference. An external high impedance follower would be required.
Pin 25 - A/D converter input after PGIA and multiplexer (see block diagram)
Pins 26, 27 - External resistor (mount close to connector) to increase gain up to X200. R GAIN = 20Kiloms $\div($ GAIN-1). Use a low drift precision resistor and add resistor TC to overall drift. Leave pins 26, 27 open for GAIN = 1 (FSR = $\pm 4.095 \mathrm{~V}$ ).
Pins 28, 29, 30, 34 - Baud rate select, see chart
Pin 31 - Received Data In, RS-232-C input. Input to type 1489 circuit.
Pin 32 - Loop / $\overline{\text { RS-232-C }}$ Select input, compatible to TTL or RS-232-C levels, 2.7 kilohm pullup to +5 V , type 1489 circuit.

## ORDERING GUIDE

## MODEL NUMBERING:



SDAS-8A1
60 Hz NMR,
Master station
1, channels $1-8$
A right-angle, PCB mating connector is included.
Contact Datel for quantity discounts.

| PIN 32 | 20mA loop input | RS-232-C |
| :--- | :--- | :--- |
| OPEN | ENABLED | DISABLED, <br> LEAVE OPEN |
| GROUND | DISABLED, <br> INPUT $=$ DON'T <br> CARE | ENABLED |

Pin 33-Scan Trigger In. A local 10 microsecond positive pulse will initiate a scan transmission per the pre-selected format. Input is a 1489 circuit, compatible to TTL or RS-232-C levels. Trigger pulses sent during scan transmission will be ignored and will not be saved. Do not send trigger pulses during command inputs.
PIN 35 - Transmitted Data Out, RS-232-C output. Output from type 1488 circuit.
Pin 36-39-20mA serial data loop I/O. Optoisolation: 2500 V pk, 100 megohms. Both ports require external excitation currents. Receiver drop 1.6 V in series with 75 ohms. Transmitter " 1 " drop, approx. 1.2V.
Pin 40 - Request to Send Out. When the SDAS-8 emulates a modem, RTS is asserted whenever power is on. RTS should also be jumpered on the DSR and CTS lines to enable most terminals. (see block diagram).

## MECHANICAL, PHYSICAL, ENVIRONMENTAL

Case Fabrication - Fully enclosed (6 sided) 2-piece steel housing.
Outline dimensions - $4^{\prime \prime} \times 6^{\prime \prime} \times 0.4^{\prime \prime}(101,6 \times 152,4 \times 10,2 \mathrm{~mm})$
Mounting Method - Via 4 corner standoff holes, 4-40 threads on user's printed circuit board or 4 standoffs.
Connector - Dual in-line right angle connector, two rows of 22 square $.025^{\prime \prime}$ pins, $0.100^{\prime \prime}$ spacing (row and pin - pin). Mating connector type: AMP 1-86063-8 or ITT/Cannon UBS 4-044-1D (Datel Model 60-12284-1). SDAS-8 may be adapted to flat cable headers, 3 M model $609-4400 \mathrm{M}$ or equal.
Operating Temperature Range -0 to $+60^{\circ} \mathrm{C}$
Storage Temperature Range $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Weight - 10 ounces (284 grams)

## ACCESSORIES/RELATED PRODUCTS

| MODEL | DESCRIPTION |
| :---: | :---: |
| 60-12284-1 | Spare mating connector (one is included with SDAS-8) |
| TPM-15/150-5/1000 (115 VAC input) TPM-15/150-5/1000E (230 VAC input) TPM-15/150-5/1000J (100 VAC input) | $\left\{\begin{array}{l} \text { Modular AC } \\ \text { power supply, } \\ 5 \text { Vdc regulator } \\ @ 1 \mathrm{~A} \text { and } \\ \pm 15 \mathrm{Vdc} \text { reg. @ } \\ 150 \mathrm{~mA} \end{array}\right.$ |
| 58-2079260 | DB-25P solder tab RS-232-C connector |
| $\begin{aligned} & \text { ST-705A } \\ & \text { (115 VAC/60 Hz) } \\ & \text { ST-705E } \\ & (230 \mathrm{VAC} / 50 \mathrm{~Hz}) \\ & \text { ST-705J } \\ & (100 \mathrm{VAC} / 50 \mathrm{~Hz}) \end{aligned}$ | $\left\{\begin{array}{l}\text { Complete SDAS-8 } \\ \text { subsystem, AC } \\ \text { power supply, } \\ \text { screw terminal } \\ \text { inputs, CJC } \\ \text { amplisensor, } \\ \text { DB-25 connector }\end{array}\right.$ |
| MPP-20, 48 Printers | Request Brochures |

## Mechanical Dimensions - Inches (mm)

## A/D CODING TABLE

Input Volts (R GAIN $=\infty$ ) (no connection)
$+4.096 \mathrm{~V}$
$+4.095 \mathrm{~V}$
$+2.048 \mathrm{~V}$
$+1.024 \mathrm{~V}$
$+0.256 \mathrm{~V}$
$+0.002$
$+0.001$
0.000
-0.001
-0.002
$-0.256 \mathrm{~V}$
-1.024 V
-2.048 V
-4.095 V
$-4.096 \mathrm{~V}$

Hexadecimal Display*
+++++
$\emptyset F F F H$
0800 H
0400 H
0100 H
0010 H
$\oplus 001 \mathrm{H}$
0000 H
FFFFH
FFFEH
FFOOH
FCOOH
F800H
F001H
-
Decimal
Display
+++++
+4.095
+2.048
+1.024
+0.256
+0.002
+0.001
+0.000
-0.001
-0.002
-0.256
-1.024
-2.048
-4.095
-----

## BAUD RATE SELECTION TABLE

Where Baud Rate $=1 \div$ Bit Period (in seconds) and logic " 1 " $=$ +5 V or open; " 0 " = ground or zero volts

| BAUD RATE | BAUD <br> SELL. 8 <br> (pin 34) | BAUD <br> SEL. 4 <br> (pin 28) | BAUD <br> SEL. 2 <br> (pin 29) | BAUD <br> SEL. 1 <br> (pin 30) |
| :---: | :---: | :---: | :---: | :---: |
| 75 | 1 | 0 | 0 | 1 |
| 150 | 1 | 0 | 0 | 0 |
| 300 | 0 | 1 | 1 | 1 |
| 600 | 0 | 1 | 1 | 0 |
| 1200 | 0 | 1 | 0 | 1 |
| 2400 | 0 | 1 | 0 | 0 |
| 4800 | 0 | 0 | 1 | 1 |
| 9600 | 0 | 0 | 1 | 0 |

*In hex, the polarity bit 12 has been extended to the top 3 MSB's
(Bits 13, 14, 15)

INPUT/OUTPUT CONNECTIONS

| RGAIN $=20 \mathrm{~K} \Omega \div($ GAIN -1$)$ |  |  |  |
| :---: | :---: | :---: | :---: |
| SIG./DIG. GND |  | SIG./DIG. GND |  |
| +5VDC REG. PWR IN |  | +5VDC REG. PWR IN |  |
| + 15 VDC REG. PWR $\mathbb{N}$ |  | -15VDC REG. PWR IN |  |
| CH. 1 HIIN | $\checkmark \infty$ | CH. 1 LOIN |  |
| CH .2 HIN | $\cdots$ - | CH. 2 LOIN |  |
| CH. 3 HIN | $\pm \quad \vec{N}$ | CH. 3LOIN |  |
| CH .4 HIIN | $\stackrel{\rightharpoonup}{\omega} \quad \stackrel{\rightharpoonup}{*}$ | CH. 4 LOIN | CONNECTOR |
| CH. 5 HIN | जे के | CH. 5 LOIN | END <br> VIEW |
| CH. 6 HIIN | $\vec{v} \quad \vec{\infty}$ | CH. 6 LOIN |  |
| CH .7 HIIN | $\stackrel{\rightharpoonup}{\circ}$ | CH. 7 LOIN |  |
| CH .8 HIIN | N N | CH. 8 LOIN |  |
| COLD JCT. COMP. IN | N N | REF. OUT |  |
| ADC IN | ペN | RGAININ | LABEL <br> SIDE |
| RGAININ | N N | BAUD 4 SELECT |  |
| BAUD 2 SELECT | ¢ ¢ | BAUD 1 SELECT |  |
| RX DATA IN | $\stackrel{\omega}{\omega}$ | LOOP / $\overline{\text { RS-232-C }}$ SEL. |  |
| SCAN TRIG. IN. | $\stackrel{\omega}{\omega}$ | BAUD 8 SELECT |  |
| Tx DATA OUT | બ ¢ | + LOOP OUT (ISOL.) |  |
| - LOOP OUT (ISOL.) | $\underset{\sim}{\omega} \quad \omega$ | + LOOP IN (ISOL.) |  |
| - LOOP IN (ISOL.) | $\stackrel{\text { ¢ }}{ }$ | REQ. TO SEND OUT |  |
| SIG./DIG. GND. | $\pm$ T | SIG./DIG. GND. |  |
| SIG./DIG. GND. | $\stackrel{\omega}{\omega}$ - | SIG./DIG. GND. |  |

## DATA LINK HANDSHAKING

SDAS-8 uses a minimal subset of the EIA RS-232-C I/O line designation (refer to the block diagram), consisting of Transmitted Data, Received Data, Signal Ground and Protective Ground. SDAS-8 also supplies an RS-232-C level Request-toSend output which is always asserted when power is applied. Users may also need to assert the Data Set Ready input to the terminal or computer.
Otherwise, it is assumed that SDAS-8 will be used full duplex and all handshaking is data-encoded. Users who must operate halfduplex may suppress normal character echo from SDAS-8 back to the display by using the $Q$ (CR) command. Users would normally write their computer program to change a half-duplex line from transmit to receive after the $X$ (CR) scan command is sent with the echo suppressed. After a polled (X command) A/D scan was received, the host should turn the line around to transmit to be ready for the next command.
SDAS-8 also interprets the XOFF/XON protocol (control S or DC3/control Q or DC1) to intermittently halt the SDAS-8 transmitter in mid-string. This is used with computers which have a limited input string buffer length to prevent buffer overflow.

Send Escape first when operating SDAS-8 from a terminal
User's who wish to operate SDAS-8 manually from a CRT or printer terminal or from a microcomputer which is emulating an ASCII terminal should first send an Escape character to remove SDAS-8 from the power-up printer mode. This mode is intended for direct connection to Datel's APP-20 and APP-48 miniature thermal printers using the triggered scan start. These printers require suppression of Line Feed and 216 NUL characters following the Carriage Return to allow time to print each line. Sending an Escape after power-up reinstates the Line Feed following Carriage Return and cancels the filler NUL's.

## ERROR DETECTION

All data is tagged with a 4-character hexadecimal checksum. The 16-bit (4 ASCII hex character) checksum is a 2's complement sum of all the previous data and control characters sent in the string before the checksum characters (the MSB bit 7 in each previous character is set to zero). By adding the checksum to the string sum, a zero result will indicate no data errors. Normally a user's program should perform this addition and CALL an errorflagging subroutine if the algebraic result is not zero. If the data link reliability is high, or occasional data errors are tolerable, this procedure is not required.

## DISPLAY FORMATTING

For highest data efficiency, data is packed with a minimum of formatting characters. Normally, for data logging or display applications, the user would format the data (arrange it in tabular columns), apply labels ("gallons per hour," "RPM," "pump No. 4" etc.) and apply offset and span scaling arithmetic to the data. This is best done in the user's computer, probably using high-level language such as BASIC or FORTRAN which have display/ printout formatting syntax.

## Using SDAS-8 with Datel's MPP-20 and APP-48A2 Printers

When SDAS-8 is first powered up, either of these full serial RS-232-C printers may be directly connected and operated in the triggered scan mode with a TTL start pulse to SDAS-8 pin 33. The 216 NUL filler characters following CR allow adequate time for the 750 mS print cycle provided that 2400 BAUD or lower is selected. In addition, the printer connector jumpering and DIP switches must also match the SDAS-8 word format (8 data, no parity, 1 stop).

## SERIAL COMMAND SUMMARY

## LEGEND:

1. $X X X-X$ are characters entered and displayed on the terminal.
2. ( ) are blind control characters (such as carriage return or escape) which do not appear on the terminal.
3. [ ] are notes on the command. They are not entered or displayed.
4. Carriage return (CR) requests the SDAS-8 to execute the command consisting of the previous character string.
5. The asterisk (*) confirms that the command was executed, and is ready for the next command.
6. The pound sign (\#) indicates that the returned character string is not executable. Re-enter a corrected string.

## COMMAND CHARACTERS

G (CR) - Display status message
B (CR) - Display time (HR: MIN: SEC)
B 23:59:59 (CR) - Set time in 24 hour format
(Escape) - Reset all controls to power-up status except clock
(Backspace) - Delete previous character
(Control S or DC3 or XOFF) - [13 HEX] Stop transmission immediate and wait
(Control Q or DC1 or XON) - 111 HEX] Start transmission immediate, mid-string
R - Stop output transmission from SDAS-8.
Stop L mode auto-start timer. (CR) not required. Revert to trigger or polled-start mode.

## A/D CONTROLS

X (CR) - Displav one scan
M:2 (CR) - Set up to display channel 2 only
M:1, 8 (CR) - Set up to display channels 1-8
LO2 (CR) - Start automatic scan transmissions every 2 seconds. $R$ or (ESC) are the only way to stop $L$ mod.
L59:59 (CR) - Start automatic scan transmissions every 59 minutes :59 seconds
L17:59:59 (CR) - Start automatic scan transmissions every 17:59:59 hours: minutes / seconds (max).
H (CR) - Format A/D data as hexadecimal ASCII
D (CR) - Format A/D data as decimal ASCII (cancel hex)
V (CR) - Format AVD data as DC volts, (cancel thermocouple)
$J$ (CR) -Format A/D data linearized to selected thermocouple
$K$ (CR)
$S$ (CR)
T(CR)

## NOTICE

The circuits and software programs contained in SDAS-8 are proprietary to Datel. Purchase of this product entitles the customer to the product's usage in his application but does not transfer rights to the circuits or software programs contained within the product. The user may not disclose to third parties any information learned about SDAS-8 internal proprietary information. The user is explicitly prohibited from disassembling the software program. Reproduction of the software program by any means is illegal except under contract agreement. Circuits or software programs which are developed by the user and are incorporated within this product via EPROM reprogramming which are based on contracted disclosure of information proprietary to Datel, may convey rights as agreed to in the terms of said contract.
The applications information shown in this brochure is in-

*     - Power-up prompt. Previous command executed; ready for next command.
\# - Echoed string not executable; try again.
A (CR) - Transmit A/D data from CJC channel, equivalent ambient temperature. Range $\pm 99^{\circ} \mathrm{C}$
F (CR) - Format A/D data as Fahrenheit.
C (CR) - Format A/D data as Celsius.


## TERMINAL CONTROLS

W (CR) - Toggles between rubout echo as BS-SP-BS or / $X$ where $X$ is the last character.
P80 (CR) - Set column width to 20, 40, 48, 72, 80 or $132(20=$ power up state)
E (CR) - Echo all printables (power up state) for full duplex
Q (CR) - Don't echo printables (for half duplex)
N nnn (CR) - Insert nnn nulls between, CR, NULL's, LF
N255 (CR) - Suppress line feed. End all scans with CR, (NULL's), no line feed, N255 (CR) is a toggle, which cycles on and off with each application. Confirm the line feed status bit using the $G$ status.

## IDENT STRING

I: nnn - n (CR) - Start all A/D scans with the Ident character string nnn - n (20 characters max)
All lower case printables - Echo if selected. Not acted upon.
All non-specified controls - Echo if selected. Not acted upon.
BN (CR) - Delete, time and station
BY (CR) - Resume, time and station
POWER UP MODE
Station 1
20 characters per line
Trigger/polled scan start
8 channels, 1-8
Echo on
Elapsed time from power-on
The line terminator sequence at power up is:
<CR, NUL, NUL, -- (216 NUL's), no LF>
For CRT's, send ESCAPE to cancel the NUL's and restore LF.
tended to illustrate design suggestions for many possible applications. It is not intended as production-ready circuits for specific applications. Since Datel has no control over the selection, mounting, interconnection, fabrication and environmental factors of external components in the user's application, explicit performance in a specific application cannot be warranted.
This information is believed to be accurate and reliable. Datel cannot assume responsibility for infringement of present or future patents or other third party rights resulting from product use. No license is granted by implication or otherwise under any patent, patent rights or otherwise of Datel. Prices and specifications may be subject to change without notice consistent with product improvement or manufacturing conditions. Datel's policy is to prevent specification changes within a specific product model number.

DATA OUTPUT FORMAT

The following message samples were prepared on an SDAS-8 directly connected to an RS-232-C Datel APP-48A2 thermal printer and a CRT terminal. These data printouts indicate the degree of formatting control, channel selection, editing and message readability offered by SDAS-8. Note throughout these samples the visual format consistency even when changing line length. Each data point uses a constant 9 characters and is tagged with a hex checksum for optional error detection. Hexadecimal samples always include an " H " in the data with optional C or F temperature tags trailing the H . The suppressable clock line

## LOADING AN IDENT/HEADER STRING:

$$
\text { :I: AFF-20 } 48 \text { FRIUTDUT: }
$$

SETTING AND DISPLAYING THE CLOCK:

$$
\begin{aligned}
& +E=5: 60: 010 \\
& +E \\
& 2: 60: 62
\end{aligned}
$$

## 20-COLUMN OUTPUT:

PREVIOUS
READY
PROMPT*
OPTIONAL CLOCK
AND STATION
NUMBER

40-COLUMN OUTPUT USING THE IDENT/HEADER AS A DATE STAMP WITH FAHRENHEIT THERMOCOUPLE PRESENTATION: $+2$
10.17BS ERTEH 3

23:5:5 1=


日7: +8GFGB: +GTF, ERE
includes the station number añd an optional 20-character ident/ header message is returned with each sample (4 headers may be used with 4 multidrop stations).
While some computer programs may re-format returned data strings, many will simply reflect the string out to a printer or other ASCII device. SDAS-8 data will preserve the consistent readability of this output.
ASCII Controls which are blind (CR, LF, NUL's, DEL, ESCAPE, etc.) of course are not displayed but their effects can be seen in the editing and non-executable command strings.

```
STATUS MESSAGE:
    +:I]
    ESG4B1% HE% STATUS
    STATION 1 ONLINE
    TINE 23:67:15
    40 CHARS FEF LINE
    GTART EHAKI, IS i
    FINHL EHNN: IS S
    TYFE I THEFHOCOUFLE
    EOHO IS ON
    OUTFUT IS HEK. DEG F
    IEL ELHOED,LAST CHF
    NO LF HFTEF EF
```

AMBIENT CJC CELSIUS DECIMAL OUTPUT:
:म
ELAG-G IDENT ETRTHG
23:16:13 1=
C.IT: +27EFFGE

## RESPONSE TO NON-EXECUTABLE COMMAND STRING:

*EHD EOHNHND SHMFLE
EHD COHNHNN SHNFLE\#

RESPONSE TO PRINTER-COMPATIBLE BACKSPACE FUNCTION:

```
*[DEL/L;'E/[i
```

48-COLUMN CELSIUS THERMOCOUPLE OUTPUT:
$\%$
IEM FC EOBELOGGER
23:22004 1=


$\therefore \mathrm{FG49}$
HEXADECIMAL CELSIUS OUTPUT AFTER SELECTING CHANNELS 1-3:
+1: $1: 3$
:+
LO FRESG TUREO TEMF
603 3012 $1=$

HEX VOLTS OUTPUT, CHANNELS 1-3:
:+8:
MHNIFOLD GHLAF
60:3020 $1=$


## STATUS MESSAGE FORMAT

In response to a G (CR) command (or 2G, 3G, 4G for Multidrop stations), SDAS-8 will transmit a status message in 20 column format. The status message contains two parts: an encoded hexa-decimal header and a plain-English body. The header may be read by the user's host computer (after being intercepted by a string-capture parsing program)

The status message indicates the contents of 3 status bytes ( 24 bits) which SDAS-8 assembles when status is requested. The 3 bytes are represented by 6 ASCII hex characters such that the least significant 4-bit hex nybble of each ASCII hex character

```
Status Message format ( }\square=\mathrm{ variable)
FFFFF/HEX STATUS <CR, NULS, LF>
STATION }1\mathrm{ ON LINE <CR,NULS, LF>
20. CHARS. PER LINE <CR, NULS, LF>
TRIGGER]SCAN START <CR, NULS, LF>
TIMER
START CHAN. = 1 <CR, NULS, LF>
FINAL CHAN. = 8 <CR, NULS, LF>
TYPE J THERMOCOUPLE <CR, NULS, LF>: not listed on
default
ECHO IS ON OCR,NULS, LF>
OUTPUT = DEC. VOLTS <CR,NULS, LF>
    HEX. DEG.C
BS = LASTCHAR. <CR, NULS, LF>
    BS-SP-BS
LF ADDED AFTER CR <CR, NULS, LF>
NO LF AFTER CR
```


## Encoded HEX Status:

```
FFFFFF/HEX STATUS <CR, NULS, LF >
\(\left[\begin{array}{l}\square \\ \text { CHAN. SELECT BYTE (HI CHAN., LO CHAN.) } \\ \text { 2ND STATUS BYTE }\end{array}\right.\)
1ST STATUS BYTE
```

Power up default state will be: 000081
1st Status Byte

$$
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array}
$$

— DEFAULT STATE
BITS $1+0-00$ For J type thermocouples (default state)

- 01 For K type thermocouples
- 10 For S type thermocouples
- 11 For T type thermocouples

BIT $2-0=$ ECHO ON (default state)
$-1=$ ECHO OFF
BIT $3-0=$ Output in volts [default] [overrides bits $0+1+5]$
$-1=$ Output in temperature
comprise the upper and lower nybbles of each of the 3 bytes.
Two of the status bytes indicate various formatting parameters and the third byte indicates A/D channel selection for that station.

The encoded hex status is placed at the beginning of the message to simplify the task of the user's parsing program (to avoid searching the entire message string for status information).
At power-up, the status defaults to the state shown including 216 filler NUL's after CR and suppression of line feed. An Escape command sent anytime thereafter reverts to this default state except that the NUL's are deleted and LF is inserted after CR.

BIT $4-0=$ Output in Decimal (default state)
$-1=$ Output in Hexadecimal
BIT $5-0=$ Output in Celcius (default)
$-1=$ Output in Fahrenheit
BIT $6-0=$ Rubout or Backspace as / last char.(default)
$-1=$ Rubout as BS-SP-BS sequence
BIT $7-0=$ LF enabled after fill characters
$-1=$ LF disabled after CR (default)

## 2nd Status Byte

$$
\begin{array}{|c|c|c|ccccc|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \mathrm{O} & \mathrm{X} & \mathrm{O} & \mathrm{O} & \mathrm{O} & \mathrm{O} & \mathrm{O} & \mathrm{O} \\
\hline
\end{array}
$$

BITS $1+0 \quad-00=$ Communicating with station 1 (default)
$-01=$ Communicating with station 2
$-10=$ Communicating with station 3
$-11=$ Communicating with station 4
BITS 4+3+2-000 $=20$ Characters per line (default)
$-001=40$ Characters per line
$-010=48$ Characters per line
$-011=72$ Characters per line
$-100=80$ Characters per line
$-101=132$ Characters per line
BIT $5-0=$ Trigger or polled start mode (default)
$-1=$ Timer start mode
BIT 6 - Don't care
BIT $7-0=$ XON SET (default)
$-1=$ XOFF SET
3rd Channel Selection Byte

$$
\begin{array}{|l|l|l|l|l|l|l|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
0 \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & 0
\end{array} 1.1 \text { - DEFAULT STATE }
$$

BITS $0+1+2+3-$ Low channel scan selection BITS 4+5+6+7-High channel scan selection

## DUMB TERMINAL SESSION

A typical application for SDAS-8 is a remote A/D data transmitter controlled by a host computer which continually logs A/D scans. However, SDAS-8 may also be controlled manually from a dumb terminal.
For demonstration purposes, a typical session with a dumb terminal will be described. The dumb terminal consists of a keyboard input device and a data output device consisting of a printer or a CRT display.
All conversations use ASCII characters (ANSI x3.4-1977) sent over EIA RS-232-C digital data lines. A minimum of 4 wires (RxD, TxD, signal ground and chassis ground) carry all information. SDAS emulates an on-line data base by echoing all printable characters it receives. The user's dumb terminal would normally be configured in full duplex so that the keyboard characters appear on the display as SDAS-8 echoes them.
Power to the terminal is first turned on. Then SDAS-8 is turned on and after several seconds of self-test, it transmits an asterisk (*) prompt indicating that it is ready for a command For a dumb terminal, the user must send ESCAPE to cancel the power-up printer mode. To see a plain-language status message, the user then presses $G$ and carriage return (CR). SDAS-8 responds by transmitting a status message terminated by an asterisk. The carriage return tells SDAS-8 to interpret the G (status) command and execute it.
The returned asterisk indicates that SDAS-8 successfully completed the command and is ready for a new command In this way, SDAS-8 operates similarly to a microcomputer monitor program.
The user may then send any of the commands, most of which are a few characters long. Sending an X(CR) will immediately send a full analog scan in decimal volts format. The scan will begin with the elapsed time from power on, the analog channel data and ends with a 4-character hexadecimal checksum. This checksum is used by a host data logging computer to continually verify the integrity of the data link
Repeated $X$ (CR) commands will send subsequent analog
scans. This is the normal polled mode that a host computer would use.
SDAS-8 can also initiate its own scans by commanding it into the timer auto-start mode. By pressing L03 (CR) for example, SDAS-8 will automatically send scans every 3 seconds and a wide range of other timer intervals may be commanded, from 1 second to 17:59:59 hours.
A full menu of other commands may be invoked at any time during operation since SDAS-8 continually listens to its serial input except during scan transmission.
These commands alter the data format, printout format, and other controls. Data may be sent as decimal or in 2's complement hexadecimal, either as DC volts or linearized to $\mathrm{J}, \mathrm{K}, \mathrm{S}$, or T thermocouples in degrees Fahrenheit or Celsius. The local connector temperature may also be sent to invoke cold junction compensation.
Power-up display width is initiated for 20 columns but may be selected up to 132 columns. Therefore, all popular printers may be employed.
Editing controls include 2 popular rubout formats, and a pound sign (\#) acknowledgement of an unintelligible (non-executable) command string.
The 24 hour clock may be set and read for actual time or it may be suppressed in returned scan strings to reduce transmission time. Popular XON/XOFF transmitter controls are accepted by SDAS8 to accommodate host computers which need to avoid overflowing their input buffers. This is a common time-share/modem control
Users who prefer to use local half-duplex display of their keyboards may suppress the echo feature.
A selectable number of NULL characters may be inserted between Carriage Return and Line Feed to accommodate certain printers. Line feed may be suppressed so that carriage return alone acts like a print command or NEWLINE/ENTER.
The polled scan transmission mode will also accept a local SDAS-8 TTL trigger start pulse. For example, a simple data logger requiring no keyboard may be built using a 74123 one-shot trigger generator and Datel's miniature MPP-20 thermal printer.

## SDAS-8 CALIBRATION PROCEDURE

This calibration is performed by alternately connecting the input terminals for channel 1 to ground (zero volts) and +/-4.000 Vdc (nearly full scale). Adjustments are made to the calibration potentiometers until the instrument performs properly.

1. Make the normal external connections from SDAS-8 to a DC power supply and a separate video RS-232-C CRT terminal. A microcomputer executing a dumb terminal emulator program may also be used instead as well as a printing terminal. If a keyboard input device is not available, SDAS-8 scans may be seen on a printer only using the local scan trigger input repeatedly pulsed at pin 33 . Strap the baud rate pins to as high a baud rate as possible. Set the input PGIA gain equal to one by making no connection to pins 26 and 27. The complete ST-705 is recommended to simplify connections.
2. Assuming the use of a video terminal or emulator, first turn on the terminal power.
3. Turn on the SDAS-8 power supply. An asterisk (*) prompt will appear on the terminal after power up self-test. Because of the power-up printer mode, the asterisk may take many seconds at low baud rates.
4. Cancel the printer mode by sending an ESCAPE character to SDAS-8.
5. Delete the clock line by sending $B N(C R)$
6. Delete the ident line by sending $\mathrm{I}:<\mathrm{CR}>$
7. Select channel 1 by sending $\mathrm{M}: 1<\mathrm{CR}>$
8. Select decimal volts display by sending $\mathrm{D}<\mathrm{CR}>$ and $\mathrm{V}<\mathrm{CR}>$.
9. Cancel filler NUL's by sending $N \phi<C R>$
10. SDAS-8 should now be ready for operation. Sending a G<CR> status request will confirm the previous parameters. A single analog scan may be seen by sending $X<C R>$
11. Start SDAS-8 sampling once per second by sending L $\phi 1<C R>$. This may be terminated with an $R<n o C R>c o m m a n d$.
12. Connect a precision DC voltage source of known accuracy (such as Datel's DVC-8500 or DVC-350 DC voltage calibrators) to pins 7, 8 and 1. Connect the calibrator HI (positive) output to pin 7 and the LO (negative or ground) output to pins 8 and 1 connected together. All 3 pins must be connected.
13. Set the calibrator output to zero output. SDAS-8 should display zero or within a few counts of zero. An identical reading should be seen if the calibrator is disconnected and pins 7 and 8 are both grounded to pin 1.
14. Adjust any small offset error to a reading of 0.000 by

## CALIBRATION, CONTINUED

rotating the "ZERO" potentiometer at the end of the SDAS-8 case using a small slotted screwdriver.
15 . Select an output of +4.000 Vdc on the calibrator.
16. Adjust the SDAS-8 displayed output on the terminal to read +4.000 by rotating the "GAIN" potentiometer on the SDAS-8 case, adjacent to the "ZERO" pot.
17. The "ZERO" and "GAIN" adjustments interact somewhat, therefore repeat steps 14 through 16 until no further improvement can be achieved.
18. A rollover test can be made by reversing the positive and negative calibrator output leads (sometimes this is available using a polarity inversion switch). The SDAS-8 displayed output should be within -3.998 to -4.002 volts. If the application will use predominantly negative inputs, the user may wish to readjust the "GAIN" pot.
19. This completes the calibration for a gain of one. The user may now proceed to higher gain and thermocouple input calibration if desired.
20. Programmable Gain Instrumentation Amplifier Calibration: If the user is increasing the system amplification by adding an external gain resistor connected adjacent to pins 26 and 27, calculate the desired resistance using the gain equation (RGAIN $=20 \mathrm{~K} \Omega \div($ GAIN -1$)$ ).
21. Connect the gain resistor and repeat the calibration steps using proportionately lower calibrator output voltages (a precision attenuator may be desirable).
22. Two important exceptions should be noted: PGIA gain should be adjusted by trimming the external gain resistor, not by adjusting the SDAS-8 "GAIN". This is to avoid offset interaction.
23. Similarly, higher gain offset corrections should be made externally in the user's circuit with small offset adjustment circuits.

If both external PGIA offset and gain adjustments are impractical, the SDAS-8 pots may be used but will no longer be calibrated at a gain of one.

## The guiding rule is to recalibrate if gain changes are made.

24. SDAS-8 is internally resistor-trimmed before shipment for common mode rejection errors. To prevent PGIA settling time difficulties, the channel multiplexing is inhibited and the PGIA is continuously connected to Channel 1 by sending the command Y:E $\phi \phi 2<C R>$. SDAS-8 must be powered down to reset this command. The PGIA analog output then appears continuously on pin 25 and A/D scans are terminated. The CMR should not normally need adjustment. Contact Datel if you need assistance.
25. Temperature Measurements are a complex interaction between the calibration accuracy of the selected thermocouple, the PGIA gain resistor, the CJC sensor, any CJC gradient error and previous SDAS-8 "GAIN" and "ZERO" pot adjustments.
A suggested procedure is to make two calibrated temperature sources available (an ice bath and a calibrated oven), and a reference-grade thermocouple. Since this may be impractical, an attenuated voltage calibrator developing equivalent millivolt temperature outputs may be used which track the published ANSI and NBS thermocouple tables. Using the calibrator method, ground the CJC input (connect pin 23 to pin 2).
Select the appropriate linearization using the $J, K, T$, or $S$ $<C R>$ commands and degrees Celcius using C<CR>. Calibrate as before, using the PGIA resistor if possible for the high calibration temperature. Use the ice bath and the SDAS-8 "ZERO" pot for $0^{\circ}$ Celsius. Null out any interaction with the "ZERO" and "GAIN" pots after initial PGIA resistor adjustment.

# DETAILED COMMAND DESCRIPTION (SEE NEXT PAGE) 

Command descriptions: The tables on the next page list ASCII character commands sent by the host computer or user's terminal and then acted upon by SDAS-8. All commands are upper case capitals only. Lower case letters sent to SDAS-8 are echoed back to the host or terminal but are not acted upon.
Command Sequence - As each character is sent from the host or terminal, it is immediately retransmitted (echoed) so that it may be displayed on the terminal (in full duplex mode) to aid in typing or for the host to confirm proper transmission. Execution of the command by SDAS-8 does not begin until the host or terminal sends ASCII Carriage Return (CR). Until CR is sent, typing or transmission errors may be fixed by sending ASCII backspace or delete characters. After SDAS-8 performs the command, it indicates completion by sending as asterisk(*). The next command may begin immediately after the asterisk and host software should test for errors if the asterisk is not sent when expected. The only mode which appears to withhold asterisk acknowledgements is the auto-scan L mode. During the L mode, no other commands can be accepted (true to the asterisk convention) except the R or Escape command to terminate the L command, at which time an asterisk is sent.
These tables list the command character, its hexadecimal byte equivalent code, and its keyboard input equivalent using the "controp" ( $\uparrow$ ) key. Other keyboard forms are also shown.

All control characters are "blind" (do not remain displayed) and are designated by parenthesis( ).The parenthesis should not be sent Although command characters sent to SDAS-8 are terminated with a single (CR), output character strings returned from SDAS-8 are terminated with a selectable (CR, NUL's, LF) format to suit differing terminals and printers.
These tables also include (where applicable) the command(s) to alter the command which is listed.
Most printable characters may be optionally echoed (full duplex) or non-echoed (half-duplex). Control characters vary and this is shown in the "echo" column.
The command formats listed below are for a single SDAS-8, channels $1-8$, station 1 . For multidrop applications, most commands require a station number prefix ( $1,2,3$, or 4 ) for channels $9-16,17-24$, and 25-32 respectively. Some commands (such as the L mode) are not allowed in multidrop. The "Multidrop Usage" column lists these variations.
During locally-triggered scans (trigger input to pin 33), SDAS-8 ignores inport serial characters but stores a single character in its UART buffer.

| INPUT ASCII CHARACTERS | EQUIVALENT CONTROL ( 1 ) CHAR. OR HEX | MULTIDROP USAGE | FUNCTION | NOTES: <br> ECHOABLE? <br> HOW TO ALTER? <br> OUTPUT RESPONSE, ETC. |
| :---: | :---: | :---: | :---: | :---: |
| Nnnn<CR> |  | Acted upon by all stations simultaneously. <br> Only Sta. 1 acknowledges. | FILL CHARACTERS AND LINE FEED SUPPRESSION <br> Insert nnn NULL's $(\mathbf{\omega} \mathrm{H})$ ) after CR to allow buffering delay for printers. nnn may be a 1.2. or 3 digit digit number with a range of 0 to 254 nulls. | The power up state of the SDAS-8 is 216 NUL's after CR and no LF for Datel APP-20/48 printer usage with locally-triggered scans. <br> Example: <br> N3<CR> causes all SDAS-8 transmissions to end with <CR NUL NUL NUL LF> |
| N255<CA> |  | Acted upon by all stations simultaneously. Only Sta. 1 acknowledges. | N255<CR> alternately toggles Line Feed (LF) suppression on and off after the CR. NUL's sequence sent from SDAS-8. LF suppression state may be checked with the $\mathbf{G}$ (status) command. |  |
| E <CR> |  | Acted upon by ALL stations. NO PREFIX. Only Sta. 1 acknowledges. | ECHO COMMANDS FOR HALF OR FULL DUPLEX <br> Echo all characters as sent except: <br> CR echoes as selectable <CR . NULS. LF> *(see description) <br> Escape echoes as <CR. NUL's, LF> * (see description). <br> Rubout or Delete (see W description). | Alter with Q <CR> |
| Q<CR> |  | Acted upon by ALL stations. NO PREFIX. Only Sta. 1 acknowledges. | Stop echo on all commands including the next $E<C R>$ until echo is restored. Normal $X$ and $L$ scans occur at all times. | Alter with E<CR> or Escape. |
| <CR> | ©D hex. Also designated " 4 or "ENTER" or "NEWLINE" or "RETURN" on some keyboards. | ALL <br> STATIONS <br> NO PREFIX | COMmANDS <br> Execute the previously sent character string. if intelligible. If execution is successful, SDAS-8 responds with an asterisk (*) prompt. If the string is not executable, SDAS-8 echoes the string, terminated with a pound (\#) sign <CR, NUL.s LF> and a new 'prompt. The line terminator sequence $<C R$. NUL's LF $>$ always includes the CR, and useroptional filler NUL's (ASCH $\emptyset \mathrm{H}$ ) and user-optional Line Feed. Successful L command execution delays the prompt until R or Escape <CR> clears the command buffer. | Output responses: <br> 1) If executable: <br> <CR, NUL's LF> [execution interval] <br> 2) If not executable <CR, NUL's LF> [unintelligible string\|" <CR, NUL's LF> <br> An empty string (CR) alone is not executable and is returned as: <br> <CR. NUL's, LF>\# <br> <CR, NUL's, LF > - |
| Rubout or <br> Delete <br> or <br> Backspace <br> W<CR> | 7FH <br> 08H or Control H. | Echoed by selected station only. <br> Echoed by selected station only. | TERMINAL EDITING CONTROLS <br> Delete echoes as one of two formats depending on the last state of the W command toggle. For printer usage. delete echoes as slash. last character (this is the power-up default mode). Example: ABC lan unintelligible command string) prints $A B C / C / B / A$ if 3 deletes are sent. For video display terminal usage, delete echoes as backspace-space-backspace, moving the cursor backwards on the display and erasing previously sent characters. <br> W alternately toggles delete or backspace characters sent to SDAS-8 as either slash, last character or BS -space-BS (see delete). Delete usage ( W state) may be checked using the G (status) command. | Deletes always echoes unless no previous characters were sent after the last * prompt. <br> $W<C R>$ is selectable echo |
| XOFF <br> XON | DC3. <br> Control S or 13 HEX <br> DC1. Control Q or 11 HEX. | ALL STATIONS <br> ALL STATIONS | HOST BUFFER OVERFLOW HANDSHAKES <br> Halt transmission immediately in mid-string (a character in progress will be completed). Send only XON or Escape after sending XOFF. <br> Resume transmission in mid-string, XON/XOFF are commonly used for flow control of computers and printers with limited buffer size. | Restored by XON <br> XON/XOFF do not echo. XOFF/ XON may be sent several times during transmission without losing characters. <br> Do not set XOFF within a command string before sending CR. |
| Pnnn <CR> |  | ALL STATIONS, no prefix. | LINE LENGTH CONTROLS <br> Pnnn<CR> establishes the maximum number of characters sent per line before the $<C R$. NULS, LF $>$ line terminator. SDAS-8 supports line lengths from 20 characters per line (powerup default value) to 132 character/line. Channel samples will be spaced for easiest viewing and vertical tabular alignment to avoid skewing a data sample over 2 lines. nnn may be 20. 40. 48, 72, 80, 132 characters per line. | Example: <br> P80 <CR> will adjust SDAS-8 output not to exceed 80 char./line. The G status message is always 20 char./line. Pnnn <CR> is selectable echo. |
| D<CR> $\mathrm{H}<\mathrm{CR}>$ <br> M:n.m<CR> |  | Use station prefix, example: $30<C R>$ for station 3 (Ch. 17-24) only. <br> Use station prefix, example: 3M:17, 18 <CR> | A/D CONTROLS <br> Radix controls: <br> $D<C R>$ formats output A/D data as ASCII bipolar (sign/magnitude) decimal. H <CR> formats output as sign-extended, 2's complement binary transmitted as ASCII hexadecimal. <br> Number of channels: <br> The M command selects the channels to be sent. <br> M:5<CR> sends channel 5 only. <br> 4M:25, 29 <CR> sends channel 25 through 29 whenever station 4 is polled. | D and H are selectable echo, Refer to the coding table for information. <br> Power-up default is Decimal. HEX data is always tagged with an " H " last character. <br> M:n,m<CR> is selectable echo. Only one sequential interval is allowed per station. Power-up default mode enables all channels. |


| NPUT ASCII CHARACTERS | EQUIVALENT CONTROL OR HEX | multiorop USAGE | function | NOTES: ECHOABLE? OUTPUT RESPONSE, ETC. |
| :---: | :---: | :---: | :---: | :---: |
| $x<C$ P $>$ <br> Ln-n<ch $>$ |  |  | CAN TRAN8MI88ION STARTS: $X<C R>$ starts a single scan transmission and is the normal polled mode from a host computer. <br> L mode is an auto-start scan transmission auto- matically sent from SDAS-8 using the timer inter matically sent from SDAS-8 using the timer val specified in the $L$ mode command string L. mode timer range is 01 second to 17:59:59 hours: minutes: seconds. Examples: LD1 <CR> $\qquad$ <br> L05: L08: 3 $00<C R>$ $30: \theta \in C$ $<C R>n o l$ is 1 second $R>$ is 5 min $<\mathrm{Cr}>$ is $81 / 2$ $\square$ $\square$ | $\mathrm{X}<\mathrm{CR}>$ is selectable echo. |
| $10 n-$ CCA> |  |  |  |  |
|  |  | ${ }_{\text {Stations }}^{\text {Ald }}$ | SYSTEM RESETS Master reset, accepted at any time. Cancels transmission in progress. Clears command but- | Echoes as <CR, NUL's, LF> : Video terminals must send ESC first to reset printer mode. |
|  |  | ${ }_{\text {Statans }}^{\text {Alt }}$ | Used to stop L mode or any transmission in Cancelled strings are lost |  |
| $B<C R>$ Bhh: mm: ss <CR> $\mathrm{BN}<\mathrm{CR}>$ $\mathrm{BY}<\mathrm{CR}>$ |  |  | IIME-OF-DAY CLOCK CONTROL Sends clock string in 24 hour (23:59:59 Hours: Sets clock. Example: B16:00:00<CR> sets 4 PM. Bضض:ضض:ضض<CR> is midnight. BN Inhibits clock characters in scan transmission. to reduce transmission time. BY Enables clock/ station line |  |
|  |  | ${ }_{\text {Stations }}^{\text {ALt }}$ <br> ${ }_{\text {STALtions }}$ <br> ${ }_{\text {Stations }}^{\text {ALt }}$ |  |  |
| ${ }_{\text {G<Ca }}$ |  |  |  | May be eferninate dy Aor Escape |

## MULTIDROP APPLICATIONS

This application shows up to four multidrop SDAS-8 stations sharing common transmit and receive 20 mA serial data loops. Because each T/R serial port is optically isolated, the internal analog channels may have several hundred volts of isolation from station to station (within a single station however, analog inputs must remain within the $\pm 11 \mathrm{~V}$ common mode voltage range). By using the current loop mode, stations may be separated thousands of feet in low noise environments. The two current loops require a source of excitation and a typical circuit and external power supply is shown. Some host computers and terminals include their own excitation supplies. Users should carefully test such remote systems because low data errors are a complex result of shielding, noise protection, wire type, baud rate, and link ringing suppression.
Multidrop SDAS-8 stations are addressed with a station number prefix before each command (Example: "3M:2(CR)" configures station 3 (channels 17-24) to respond with only channel 18 in returned data strings). Ommission of the station number prefix always implies station 1 (channels 1-8), which responds with or without the 1 prefix.

In multidrop applications, separate stations may have differing identification header strings and the station number is always included at the end of the clock line.
Self start auto scans (L mode) are not allowed in multidrop applications, to avoid data collisions on the host computer's receive port. Locally triggered scan starts are also not advisable in multidrop. Normal multidrop applications should use a polled mode, "4X(CR)" for each station.
Multidrop allows a mix of different gains and transducer types from station to station. Longer distance applications or those demanding only two wires or applications where installing more wires is unsuitable should consider using auto-answer RS-232-C modems and either telephone or radio links.
The serial loop port circuits shown for each SDAS-8 station have been simplified for this drawing. The actual circuits contain some additional protection not shown for miswiring abuse (reverse polarity clamps, current limiters, etc.).

## TYPICAL 20mA ISOLATED SERIAL LOOP MULTIDROP WIRING, 4 CONDUCTOR



## MISCELLANEOUS APPLICATION NOTES

1. The baud rate code is internally stored in the SDAS-8 memory at power-up. To change the baud rate, turn off power first to reload the baud rate code.
2. Since SDAS-8 is a software-based subsystem, excessive electrical noise can introduce data errors or can disable SDAS-8, requiring power down to reset Use power supplies with larger bypass capacitors to maintain continuous voltage in the presence of power dropouts. This is particularly important for the +5 V supply powering the microprocessor and memory. In cases of severe, unavoidable power supply problems, use an external means (relay, microprocessor reset pin, etc.) to remotely reset SDAS-8 by momentarily powering down.
Similarly, excessive serial data link noise could send characters which affect data integrity. Periodic $G$ status code tests by the host computer may be recommended
Sources of high radiation should be avoided to prevent errors in command/control bits. PROM checksum errors will print a warning on power up if they occur.
3. For video terminals, send ESCAPE first after power up to disable the 216 NUL's and reinstate LF's. At low baud rates, ESCAPE is not acknowledged until the * asterisk appears on power-up after many seconds of initial NUL's.
4. Be aware that the analog signal inputs are high impedance differential but are not isolated Therefore the common mode voltage range can be exceeded Even with a transformer-isolated AC power supply, the RS-232-C ports are not isolated from the analog section. Use the 20 mA isoloop ports if required Or, external isolation amplifiers such as DatePs AM-227 may be used Telephone modems also provide some isolation methods.
5. When connecting SDAS-8 to a host computer, the host must have a spare programmable auxiliary RS-232-C serial port which is not connected to the host console device. On some personal computers, the "console" is an internal connection to the keyboard and display. Therefore, the RS-232-C port is truly a spare which is assignable to SDAS-8.
On some older microcomputers, the RS-232-C port in the CPU is for an external terminal used as a console. An additional RS-232-C port board and driver programs may be required.

This port must be programmable, either using a terminal emulator program for the computer or as a port with known internal addresses and register formats. The port baud rate and word format may need to be altered and this is usually done with jumpers or switches or with control data loaded into registers or memory addresses.
6. SDAS-8 is intended for DC or slowly-varying inputs such as from transducers. A limited amount of increased data rate may be obtained by suppressing the clock/station and header lines, increasing the baud rate, and requesting only one channel. The A/D converter however continuously overwrites all 8 channels into RAM buffer at 15 samples per second on interrupt basis.
7. Except for the L-mode autoscan, users should write their host control programs to inhibit sending new commands until the previous asterisk (*) command acknowledgement is received
8. Miscellaneous uses for the Ident/Header string include:
A. Separation of adjacent records by loading 1 space character in the Ident.
B. Self-sorting of data from multidrop SDAS-8 clusters on several serial ports to multiple mass storage/disk files. The header string would contain the drive number and file name. For temporary buffering, the header could contain a hex memory location or displacement which could be dynamically incremented with each scan block
C. Operator names (locally entered from hand-held termi nals), dates, locations, job numbers, batch numbers, reflected $(\mathrm{G})$ status hex codes, calibration data results from previous host computations, system revision levels, driver program information.

SERIAL DATA FORMAT
(REQUESTING 1 SCAN OF 8 A/D CHANNELS)

NOTE:
RS-232-C data is LO true, handshakes are HI true.


## SDAS-8 THERMOCOUPLE INPUT

Direct thermocouple inputs may be accepted by SDAS-8 for J, K, S, and T ANSI thermocouple types. Thermocouple mea surement requires several data manipulation and signal conditioning factors which are automatically provided by SDAS-8 and some external circuits. Thermocouples require substantial gain since they are millivolt level outputs. The internal SDAS-8 resistor-programmable gain amplifier (PGA) should be selected for a gain of X80 for J, K thermocouples and X160 for S , T thermocouples. These gains require low-drift preci sion gain resistors listed below which must be mounted close to SDAS-8 to avoid noise errors:

| TC | Gain | Gain Resistor* | Temp. Range |
| :---: | ---: | :---: | ---: |
| J | X 80 | $253.16 \Omega$ | $-165^{\circ} \mathrm{C} /+760^{\circ} \mathrm{C}$ |
| K | X 80 | $253.16 \Omega$ | $-165^{\circ} \mathrm{C} /+1232^{\circ} \mathrm{C}$ |
| S | X 160 | $125.79 \Omega$ | $0^{\circ} \mathrm{C} /+1768^{\circ} \mathrm{C}$ |
| T | X 160 | $125.79 \Omega$ | $-200^{\circ} \mathrm{C} /+400^{\circ} \mathrm{C}$ |

* The PGA gain resistor is normally developed using a higher value precision metal film or wirewound resistor which is adjusted to final value with a parallel trim resistor.
Thermocouples are nonlinear devices which require linea rization correction. In SDAS-8, this is automatically performed in software using a look-up table and linear interpolation algorithm. This function is invoked by sending a $\mathrm{J}, \mathrm{K}$, S, or T command first (example: 3K (CR) for station 3, channels 17-24) to SDAS-8. All subsequent analog scans will be linearized to the selected thermocouple. The user may subsequently request offset and scaling to degrees Celcius or

Fahrenheit and data formatting to ASCII decimal or ASCII hexadecimal (These are all automatically performed in software by SDAS-8). The thermocouple linearization mode is negated by sending the $V(C R)$ command to revert to dc volts.
Thermocouple connections also require correction for the EMF voltage error which is developed by the two junctions at the screwterminal input connector. On this connector, two thermocouple-to-copper junctions are formed Since the two thermocouple wires are dissimilar, the EMF voltages devel oped at the connector are different and this voltage difference changes over temperature. Over a small temperature range, this function is essentially linear. SDAS-8 automatically performs a software correction for this voltage difference error which is called cold junction compensation (CJC). To make this correction however requires temperature mea surement of the screw terminal connector. This temperature is converted to a voltage input to a 9th SDAS-8 single-ended channel input (pin 23). The conversion function for this CJC input is VCJC $=\left(\right.$ Temp. $\left.-0^{\circ} \mathrm{C}\right) \times 40.96 \mathrm{mV}$. Simple external circuits and a semiconductor temperature sensor will perform this conversion. This entire CJC function is offered on Datel's ST-705 complete SDAS-8 single-board subsystem. A sample circuit is shown in this brochure. The user may access this CJC channel at any time by sending the A (CR) command (ambient temperature). For non-thermocouple applications, this channel may also be used to measure local equipment temperature as long as a CJC sensor and circuit are connected In volts mode (V command), a normal scan (X command) ignores any input on the CJC channel.

TYPICAL SDAS-8 COLD
JUNCTION COMPENSATION (CJC)
EXTERNAL SENSOR CIRCUT
(Included on ST-705)


## FEATURES

- $\mathbf{1 0} \mathbf{~ k H z}$ to $\mathbf{1 0 0} \mathbf{~ k H z ~ F S}$
- 0.01\% Maximum linearity at 10 kHz (VFQ-2)
- Single- or dual-supply operation
- Open collector output
- Pulse and square wave outputs
- Operates as V/F or F/V


## GENERAL DESCRIPTION

DATEL's VFQ series is a family of lowcost, monolithic voltage-to-frequency converters combining bipolar and CMOS technologies. These devices accept a positive analog input current and produce an output pulse train with a frequency linearly proportional to an input current. The full-scale output pulse rate can be set from 10 kHz to 100 kHz by means of two external capacitors.
Linearities are specified for both 10 kHz and 100 kHz full-scale outputs. The maximum linearity, at 10 kHz , of the VFQ-1 is $0.05 \%$, while the VFQ-2 has a maximum of $0.01 \%$, and the VFQ-3 has a $0.25 \%$ maximum. The linearity holds over the full output range of zero to full scale.
The internal circuitry of these converters includes an operational integrator, a comparator, digital delay circuit, single-pole double-throw electronic switch, a start circuit, a divide by two circuit, and two output driver circuits. Operation is based on the well-known charge balancing integrator principle. The two outputs are open collector NPN which can sink up to 10 mA and give a logical high output up to +18 volts. In normal operation these devices require only five external components and a reference. If the zeroing adjustment is used, a trimming potentiometer and two more resistors are required. The VFQ series can be operated from dual $\pm 4$ to $\pm 7.5 \mathrm{~V}$ supplies or from a single +10 V to +15 V supply. They may also be operated as frequency-to-voltage converters.
Each model is available in a 14-pin Plastic DIP for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operation, with the VFQ-1 also available in a 14-pin Ceramic DIP for $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operation.


| ABSOLUTE MAXIMUM RATINGS | VFQ-1 | VFQ-2 | VFQ-3 |
| :---: | :---: | :---: | :---: |
| Supply Voltage, pin 4 to pin 14 | 18 Volts | * | * |
| Input Current, pin 3 | $\pm 10 \mathrm{~mA}$ | * | * |
| Output Voltage, pins 8 to 10 | +25 Volts | * | * |
| Reference ( $\mathbf{p i n} 7$ ) to $-V_{\text {ss }}$ | $\pm 1.5$ Volts | * | * |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}, \pm 5 \mathrm{~V}$ supplies, -5 V ref., unless otherwise noted.

| InPUTS |  |
| :---: | :---: |
| Input Current Range Input Current Overrange, max. Input Offset Voltage, max. ${ }^{1}$ Reference Input |  |
| OUTPUTS |  |
| Type Outputs Pulse Output, pin 8 Square Wave Output, pin 10 Output Logic Levels |  |
| PERFORMANCE |  |
| Linearity, 10 kHz Full-Scale, max. <br> Linearity, 100 kHz Full-Scale, max. <br> Gain Tempco, max. <br> Zero Tempco, max. <br> Full Scale Accuracy, before trim Output Settling Time, 0.01\% |  |
| SPECIFICATIONS AS F/V |  |
| Nonlinearity, max. ${ }^{2}$ <br> Input Frequency Range. <br> Input Voltage, min. <br> Input Voltage, max <br> Input Pulse Width, Negative pulse, min. Input Pulse Width, Positive pulse, min. Output Voltage Range ${ }^{3}$ <br> Output Load, min. |  |
| POWER REQUIREMENTS |  |
| Positive Supply (pin 14) Negative Supply (pin 4) <br> Quiescent Current, max. ${ }^{4}$ VFQ-1C, $2 C$ VFQ-1R.. VFQ-3C | $\begin{gathered} +4.0 \mathrm{~V} \text { to }+7.5 \mathrm{~V} \\ -4.0 \mathrm{~V} \text { to }-7.5 \mathrm{~V} \\ \pm 4 \mathrm{~mA} \\ \pm 6 \mathrm{~mA} \\ \pm 10 \mathrm{~mA} \end{gathered}$ |
| PHYSICAL/ENVIRONMENTAL |  |
| Operating Temperature Range: <br> Suffix C <br> Suffix R . <br> Storage Temperature Range <br> Package, C Suffix <br> Package, R Suffix <br> *Specifications same as VFQ-1 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 14 pin Plastic DIP 14 pin Ceramic DIF |
| FOOTNOTES: <br> 1. Before Trimming, $1 \mathbb{N}=0$. <br> 2. 10 Hz to 100 kHz <br> 3. $\mathrm{RL}_{\mathrm{L}} \geq 2 \mathrm{k}$ |  |

## TECHNICAL NOTES

1. To calibrate the VFQ as a V/F converter, connect as shown in the diagrams. Connect a precision voltage source (such as DATEL DVC-8500) to the input resistor. Connect a 5 digit counter, with time base set to one second, to the output (pin 8 ).
Zero. Set the voltage reference to +0.01 V and adjust the zero adjust potentiometer for an output frequency of 10 Hz (for 10 kHz FS) or 100 Hz (for 100 kHz FS ).
Gain. Assuming the 10 V FS input, set the voltage reference to +10.000 V and trim the value of $R 1$ to give an output frequency of $10,000 \mathrm{~Hz}$ (for 10 kHz FS ) or $100,000 \mathrm{~Hz}$ (for 100 kHz FS ).
2. The two outputs (pins 8 and 10) are open collector NPN transistors for easy interfacing to a variety of standard logic circuits. A pull-up resistor must be used as shown in the diagrams. The resistor may be tied to any voltage up to +18 V , which can be separate from + Vdd.
3. Note that the negative reference voltage must be within $\pm 1.5 \mathrm{~V}$ of the negative supply ( $-\mathrm{V}_{\mathrm{Ss}}$ ). For a given fullscale output frequency the value of $\mathrm{C}_{2}$ is dependent on the negative reference voltage.
4. Note the minimum-maximum waveform requirements for the input when using the VFQ as a frequency-tovoltage converter. See "Input Waveform Limits" diagram. The minimum $\pm 0.4 \mathrm{~V}$ must be observed as well as the minimum widths for both positive and negative going portions of the waveform. If the input waveform exceeds the maximum amplitude limits, an input resistor and back-to-back clamping diodes should be used as shown in the connection diagram.
5. For F/V operation, the input signal must cross through zero in order to trip the comparator. In order to overcome the hysteresis the amplitude must be greater than $\pm 200 \mathrm{mV}$. If only a unipolar input signal $\left(F_{i n}\right)$ is available, it is recommended that either an offset circuit using resistors be used or that the signal be coupled in via a capacitor.

PERFORMANCE CHARACTERISTICS

MAX. NONLINEARITY - 10 KHZ FULLSCALE




NOTE:
For F/V operation, if only a unipolar input signal is available, an offset circuit using resistors should be used or the signal should be capacitor coupled.

VFQ FORMULAS
$f_{\text {OUT }}=\frac{V_{\text {IN }}}{R_{1}} \times \frac{1}{V_{\text {REF }} C_{2}}$
$R_{1}=\frac{V_{\text {IN }} \text { (max.) }}{10 \mu \mathrm{~A}}$
$82 \mathrm{~K} \leq \mathrm{R}_{2} \leq 120 \mathrm{~K}$
$3 \mathrm{C}_{2} \leq \mathrm{C}_{1} \leq 10 \mathrm{C}_{2}$
$\mathrm{C}_{1} \quad($ optimum $)=4 \mathrm{C}_{2}$
F/V CONVERTER
$V_{\text {out }}=\operatorname{Fin}_{\text {in }}\left(V_{\text {ref }} \times C_{2} \times R_{1}\right)$
OUTPUT TIME CONSTANT:
$T=R_{1} C_{1}$

## APPLICATION DIAGRAMS

NORMAL CONNECTION-10 kHz FULL SCALE


NOTE: FOR 100 kHz FULL SCALE, $\mathrm{C}_{1}=100 \mathrm{pF}$ AND C $\mathrm{C}_{2}=20 \mathrm{pF}$

## SINGLE SUPPLY OPERATION



TEMPERATURE TO FREQUENCY CONVERTER


NOTES:

1. $V_{g o}$ IS THE EXTRAPOLATED ENERGY-BAND-GAP VOLTAGE FOR SILICON AT $0^{\circ} \mathrm{K}$.
2. R IS A STABLE METAL FILM RESISTOR (50 PPM $/{ }^{\circ} \mathrm{C}$ OR BETTER)

ITS EXACT VALUE SHOULD BE FOUND BY ADJUSTING IT TO GIVE AN OUTPUT FREQUENCY OF $10 \times^{\circ} \mathrm{K}$ IN HZ FOR
A KNOWN TEMPERATURE SUCH AS $300^{\circ} \mathrm{K}$. IT WILL THEN BE CORRECTLY CALIBRATED FOR ALL OTHER TEMPERATURES.
3. WHEN PROPERLY IMPLEMENTED THIS CONVERTER IS ACCURATE TO 10 K

BIPOLAR OPERATION (0 to $\mathbf{2 0} \mathbf{~ k H z}$ )


FREQUENCY TO VOLTAGE CONVERTER
( 0 to 100 kHz INPUT)


NOTE: IF THE AMPLITUDE OF THE INPUT WAVEFORM EXCEEDS THE SPECIFIED MAXIMUM THE FOLLOWING INPLT CIACUT


ORDERING INFORMATION

MODEL NO.
VFQ-1C
VFQ-1R
VFQ-2C
VFQ-3C
ACCESSORIES
Part Number
TP50K

## Description

Trimming Potentiometer

## POWER PRODUCTS

DATEL manufactures a wide range of power supplies for data conversion and general purpose applications. We offer quality products, competitive pricing, and fast delivery. Power Supplies are a major part of DATEL business, not just a convenient sideline.

DATEL's comprehensive line of dc-to-dc converters feature:

1-, 3-, 4.5-, 5-, 10-, and 15-Watt devices<br>Single, Dual, and Triple Output versions<br>High Efficiency<br>Miniature Size<br>Wide Input Voltage Range Models

DATEL also offers compact modular AC line-operated supplies for circuit board and chassis mounting. Single, Dual, and Triple output versions are available. Included in this line are switching supplies and plug-in power adapters.

## Single Output Line Operated Power Modules

| SPECIFICATIONS, $25^{\circ} \mathrm{C}$ | UPM-5/250 | UPM-5/500 | UPM-5/1000 | UPM-5/1000B |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage | 5 V dc | 5 V dc | 5 V dc | 5 V dc |
| Output Voltage Accuracy | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 2 \%$ |
| Rated Output Current | 250 mA | 500 mA | 1.0A | 1.0A |
| Line Regulation, max. | 0.05\% | 0.05\% | 0.05\% | 0.25\% |
| Load Regulation, max. | 0.1\% | 0.1\% | 0.1\% | 0.25\% |
| Temp. Coefficient, max. | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ |
| Output Ripple, RMS max. | 1 mV | 1 mV | 1 mV | 1 mV |
| Output Impedance, max. | $0.05 \Omega$ | $0.05 \Omega$ | $0.01 \Omega$ | $0.01 \Omega$ |
| Trans. Recovery Time, max. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. |
| Isolation Resistance, min. | 100 Meg . | 100 Meg . | 100 Meg . | 100 Meg . |
| Isolation Capacitance, max. | 250 pF | 250 pF | 250 pF | 250 pF |
| Breakdown Voltage, min. | 1500 VAC | 1500 VAC | 1500 VAC | 1500 VAC |
| Operating Temp. Range | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ (No Derating) |  |  |  |
| Storage Temp. Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
| Case Material | Phenolic | Phenolic | Phenolic | Phenolic |
| Module Size, Inches | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 1.25$ | $3.5 \times 2.5 \times 1.25$ |
| Module Size, Millimeters | 88,9 $\times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 31,8$ | $88,9 \times 63,5 \times 31,8$ |
| Module Weight | 14 oz . $(397 \mathrm{~g})$ | 14 oz . (397g) | 18 oz ( 510 g ) | 18 oz . (510g) |
| Case/Pin Configuration | C1 | C1 | C2 | C2 |
| Mating Socket | MS-7 | MS-7 | MS-7 | MS-7 |

## FOOTNOTES:

1. For UPM-5/2000 operating temperature range should be restricted for a maximum case temperature of $80^{\circ} \mathrm{C}$ in use.

This line of single output voltage regulated dc power supplies features five 5 volt output models with output currents from 250 mA to 2 amperes. In addition, there are 4 other models with 6 V to 15 V outputs. All outputs have current limiting short circuit protection. Temperature coefficients are $0.02 \% /{ }^{\circ} \mathrm{C}$ and output ripple voltage is 1 to 2 millivolts RMS.

## INPUT VOLTAGE SPECIFICATIONS

Standard input specification: 115 VAC $\pm 10 \%$ at $60-440 \mathrm{~Hz}$

| UPM-5/2000 | UPM-6/150A | UPM-9/100A | UPM-12/100A | UPM-15/100A |
| :---: | :---: | :---: | :---: | :---: |
| 5 V dc | 6 V dc | 9 V dc | 12 V dc | 15 V dc |
| $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ |
| 2.0A | 150 mA | 100 mA | 100 mA | 100 mA |
| 0.05\% | 0.05\% | 0.05\% | 0.02\% | 0.02\% |
| 0.1\% | 0.1\% | 0.1\% | 0.05\% | 0.05\% |
| $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ |
| 1 mV | 1 mV | 2 mV | 2 mV | 2 mV |
| $0.005 \Omega$ | $0.05 \Omega$ | $0.01 \Omega$ | $0.01 \Omega$ | $0.01 \Omega$ |
| $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. |
| 100 Meg . | 100 Meg . | 100 Meg . | 100 Meg . | 100 Meg . |
| 250 pF | 250 pF | 250 pF | 250 pF | 250 pF |
| 1500 VAC | 1500 VAC | 1500 VAC | 1500 VAC | 1500 VAC |
| '(1) | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ (No Derating) |  |  |  |
| $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |
| Phenolic | Phenolic | Phenolic | Phenolic | Phenolic |
| $3.5 \times 2.5 \times 1.56$ | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 0.875$ |
| 88,9 x 63,5 $\times 39,6$ | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 22,2$ |
| 24 oz . (680g) | 14 oz . $(397 \mathrm{~g})$ | 14 oz . (397g) | 14 oz . (397g) | 14 oz . (397g) |
| C3 | C1 | C1 | C1 | C1 |
| MS-7 | MS-7 | MS-7 | MS-7 | MS-7 |

## 

## Dual Output Line Operated Power Modules

| SPECIFICATIONS, $25^{\circ} \mathrm{C}$ | BPM-5/250 | BPM-5/500 | BPM-12/60 | BPM-12/100 |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage | $\pm 5 \mathrm{~V}$ dc | $\pm 5 \mathrm{~V}$ dc | $\pm 12 \mathrm{~V}$ dc | $\pm 12 \mathrm{~V}$ dc |
| Output Voltage Accuracy | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 2 \%$ |
| Rated Output Current | $\pm 250 \mathrm{~mA}$ | $\pm 500 \mathrm{~mA}$ | $\pm 60 \mathrm{~mA}$ | $\pm 100 \mathrm{~mA}$ |
| Line Regulation, max. | 0.05\% | 0.05\% | 0.02\% | 0.02\% |
| Load Regulation, max. | 0.1\% | 0.1\% | 0.05\% | 0.05\% |
| Temp. Coefficient, max. | $0.02 \% /^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ |
| Output Ripple, RMS max. | 1 mV | 1 mV | 2 mV | 2 mV |
| Output Impedance, max. | $0.05 \Omega$ | $0.03 \Omega$ | $0.2 \Omega$ | $0.1 \Omega$ |
| Trans. Recovery Time, max. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. |
| Isolation Resistance, min. | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ |
| Isolation Capacitance, max. | 250 pF | 250 pF | 250 pF | 250 pF |
| Breakdown Voltage, min. | 1500 VAC | 1500 VAC | 1500 VAC | 1500 VAC |
| Operating Temp. Range | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ (No Derating) |  |  |  |
| Storage Temp. Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
| Case Material | Phenolic | Phenolic | Phenolic | Phenolic |
| Module Size, Inches | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 1.25$ | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 0.875$ |
| Module Size, Millimeters | 88,9 $\times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 31,8$ | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 22,2$ |
| Module Weight | 14 oz . $(397 \mathrm{~g})$ | 18 oz ( 510 g ) | 14 oz . (397g) | 14 oz . $(397 \mathrm{~g})$ |
| Case/Pin Configuration | C1 | C2 | C1 | C1 |
| Mating Socket | MS-7 | MS-7 | MS-7 | MS-7 |

FOOTNOTES:

1. For BPM-12/300 and BPM-15/300, operating temperature range should be restricted for maximum case temperature of $80^{\circ} \mathrm{C}$ in use.

This broad line of dual output, voltage regulated dc Power supplies features 10 different models with a wide choice of output voltages and currents. Output voltages are $\pm 5, \pm 12$, and $\pm 15 \mathrm{~V}$ dc with $\pm 1 \%$ accuracy. Rated output currents range from $\pm 60$ to $\pm 500 \mathrm{~mA}$ with output short circuit protection.
Temperature coefficient is $0.02 \% /{ }^{\circ} \mathrm{C}$ and output ripple voltage is 1 to 2 millivolts RMS.

## INPUT VOLTAGE SPECIFICATIONS

Standard input specification: 115 VAC $\pm 10 \%$ at $60-440 \mathrm{~Hz}$

| BPM-12/200 | BPM-12/300 | BPM-15/60 | BPM-15/100 | BPM-15/200 | BPM-15/300 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 12 \mathrm{~V}$ dc | $\pm 12 \mathrm{~V}$ dc | $\pm 15 \mathrm{~V}$ dc | $\pm 15 \mathrm{~V}$ dc | $\pm 15 \mathrm{~V}$ dc | $\pm 15 \mathrm{~V}$ dc |
| $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ |
| $\pm 200 \mathrm{~mA}$ | $\pm 300 \mathrm{~mA}$ | $\pm 60 \mathrm{~mA}$ | $\pm 100 \mathrm{~mA}$ | $\pm 200 \mathrm{~mA}$ | $\pm 300 \mathrm{~mA}$ |
| 0.02\% | 0.02\% | 0.02\% | 0.02\% | 0.02\% | 0.02\% |
| 0.05\% | 0.05\% | 0.05\% | 0.05\% | 0.05\% | 0.05\% |
| $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ |
| 2 mV | 2 mV | 2 mV | 2 mV | 2 mV | 2 mV |
| $0.05 \Omega$ | $0.05 \Omega$ | $0.2 \Omega$ | 0.18 | 0.05, | $0.03 \Omega$ |
| $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. |
| $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ |
| 250 pF | 250 pF | 250 pF | 250 pF | 250 pF | 250 pF |
| 1500 VAC | 1500 VAC | 1500 VAC | 1500 VAC | 1500 VAC | 1500 VAC |
| (1) |  | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ (No Derating) |  |  | (1) |
| $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Phenolic | Phenolic | Phenolic | Phenolic | Phenolic | Phenolic |
| $3.5 \times 2.5 \times 1.25$ | $3.5 \times 2.5 \times 1.56$ | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 1.25$ | $3.5 \times 2.5 \times 1.56$ |
| $88,9 \times 63,5 \times 31,8$ | $88,9 \times 63,5 \times 39,6$ | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 31,8$ | $88,9 \times 63,5 \times 39.6$ |
| 18 oz . $(510 \mathrm{~g})$ | $24 \mathrm{oz} .(680 \mathrm{~g})$ | $14 \mathrm{oz} .(397 \mathrm{~g})$ | 14 oz . $(397 \mathrm{~g})$ | 18 oz . 510 g ) | 24 oz . 680 g ) |
| C2 | C3 | C1 | C1 | C2 | C3 |
| MS-7 | MS-7 | MS-7 | MS-7 | MS-7 | MS-7 |

## Chassis Mounting Modules

| SPECIFICATIONS, $25^{\circ} \mathrm{C}$ | UCM-5/250 | UCM-5/500 | UCM-5/1000 | UCM-5/1000B |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage | 5 V dc | 5 V dc | 5 V dc | 5 V dc |
| Output Voltage Accuracy | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 2 \%$ |
| Rated Output Current | 250 mA | 500 mA | 1.0A | 1.0A |
| Line Regulation, max. | 0.05\% | 0.05\% | 0.05\% | 0.25\% |
| Load Regulation, max. | 0.1\% | 0.1\% | 0.1\% | 0.025\% |
| Temp. Coefficient, max. | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ |
| Output Ripple, RMS max. | 1 mV | 1 mV | 1 mV | 1 mV |
| Output Impedance, max. | $0.05 \Omega$ | $0.05 \Omega$ | $0.01 \Omega$ | $0.01 \Omega$ |
| Trans. Recovery Time, max. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. |
| Isolation Resistance, min. | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | 100 M 2 |
| Isolation Capacitance, max. | 250 pF | 250 pF | 250 pF | 250 pF |
| Breakdown Voltage, min. | 1500 VAC | 1500 VAC | 1500 VAC | 1500 VAC |
| Operating Temp. Range | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ (No Derating) |  |  |  |
| Storage Temp. Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
| Case Material | Phenolic | Phenolic | Phenolic | Phenolic |
| Module Size, Inches | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 1.25$ | $3.5 \times 2.5 \times 1.25$ |
| Module Size, Millimeters | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 31,8$ | $88,9 \times 63,5 \times 31,8$ |
| Module Weight | 14 oz . $(397 \mathrm{~g})$ | 14 oz . (397g) | 18 oz . $(510 \mathrm{~g})$ | 18 oz . (510g) |
| Case/Pin Configuration | D1 | D1 | D2 | D2 |

FOOTNOTES:

1. For UCM-5/2000 and BCM-15/300, operating temperature range should be restricted for a maximum case temperature of $80^{\circ} \mathrm{C}$ in use.

This line of popular power supplies has input-output connections made to a terminal strip on top of the modules. These supplies are useful in applications where it is impractical or undesirable to use printed circuit cards or sockets. For simple mounting to a metal chassis, screw inserts are provided on the bottom of the modules.
All outputs have current limiting short circuit protection.

INPUT VOLTAGE SPECIFICATIONS
Standard input specification: 115 VAC $\pm 10 \%$ at $60-440 \mathrm{~Hz}$

| UCM-5/2000 | BCM-15/60 | BCM-15/100 | BCM-15/200 | BCM-15/300 |
| :---: | :---: | :---: | :---: | :---: |
| 5 V dc | $\pm 15 \mathrm{~V} \mathrm{dc}$ | $\pm 15 \mathrm{~V}$ dc | $\pm 15 \mathrm{~V}$ dc | $\pm 15 \mathrm{~V}$ dc |
| $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ |
| 2.0A | $\pm 60 \mathrm{~mA}$ | $\pm 100 \mathrm{~mA}$ | $\pm 200 \mathrm{~mA}$ | $\pm 300 \mathrm{~mA}$ |
| 0.05\% | 0.02\% | 0.02\% | 0.02\% | 0.02\% |
| 0.1\% | 0.05\% | 0.05\% | 0.05\% | 0.05\% |
| 0.02\%/ ${ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ |
| 1 mV | 2 mV | 2 mV | 2 mV | 2 mV |
| $0.005 \Omega$ | $0.2 \Omega$ | $0.1 \Omega$ | $0.05 \Omega$ | $0.05 \Omega$ |
| $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. |
| $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \Omega$ |
| 250 pF | 250 pF | 250 pF | 250 pF | 250 pF |
| 1500 VAC | 1500 VAC | 1500 VAC | 1500 VAC | 1500 VAC |
| See Footnote 1 | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ (No Derating) |  |  | See Footnote 1 |
| $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |
| Phenolic | Phenolic | Phenolic | Phenolic | Phenolic |
| $3.5 \times 2.5 \times 1.56$ | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 0.875$ | $3.5 \times 2.5 \times 1.25$ | $3.5 \times 2.5 \times 1.56$ |
| $88,9 \times 63,5 \times 39,6$ | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 22,2$ | $88,9 \times 63,5 \times 31,8$ | 88,9 $\times 63,5 \times 39,6$ |
| 24 oz . 6880 g ) | 14 oz . (397g) | 14 oz . (397g) | 18 oz ( 510 g ) | 24 oz. (680g) |
| D3 | D1 | D1 | D2 | D3 |

## Triple Output Modules

These power modules are specially designed for operation with data conversion and other circuits where both a dual analog supply and a 5 V logic supply are required. Using a triple output supply to power these circuits can be more economical than using two separate equivalent supplies.
All outputs have current limiting short circuit protection.

## INPUT VOLTAGE SPECIFICATIONS

Standard input specifications: 115 VAC $\pm 10 \%$ at $60-440 \mathrm{~Hz}$

| SPECIFICATIONS, $25{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { TPM-15/100-5/500 } \\ & \text { TPM-12/100-5/500 } \end{aligned}$ | $\begin{aligned} & \text { TPM-15/200-5/500 } \\ & \text { TPM-12/200-5/500 } \end{aligned}$ | $\begin{aligned} & \text { TPM-15/150-5/1000 } \\ & \text { TPM-12/150-5/1000 } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| Output Voltages, Dual 15V | $\pm 15 \mathrm{~V} \mathrm{dc} / 5 \mathrm{~V} \mathrm{dc}$ | $\pm 15 \mathrm{~V} \mathrm{dc} / 5 \mathrm{~V} \mathrm{dc}$ | $\pm 15 \mathrm{~V} \mathrm{dc} / 5 \mathrm{~V}$ dc |
| Output Voltages, Dual 12V | $\pm 12 \mathrm{~V} \mathrm{dc} / 5 \mathrm{~V}$ dc | $\pm 12 \mathrm{~V} \mathrm{dc} / 5 \mathrm{~V}$ dc | $\pm 12 \mathrm{~V} \mathrm{dc} / 5 \mathrm{Vdc}$ |
| Output Voltage Accuracy | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ |
| Rated Output Current | $\pm 100 \mathrm{~mA} / 500 \mathrm{~mA}$ | $\pm 200 \mathrm{~mA} / 500 \mathrm{~mA}$ | $\pm 150 \mathrm{~mA} / 1000 \mathrm{~mA}$ |
| Line Regulation, max. | 0.02\%/0.05\% | 0.02\%/0.05\% | 0.02\%/0.05\% |
| Load Regulation, max. | 0.05\%/0.1\% | 0.05\%/0.1\% | 0.05\%/0.1\% |
| Temp. Coefficient, max. | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ |
| Output Ripple, RMS max. | $2 \mathrm{mV} / 1 \mathrm{mV}$ | $2 \mathrm{mV} / 1 \mathrm{mV}$ | $2 \mathrm{mV} / 1 \mathrm{mV}$ |
| Output Impedance, max. | 0.1/0.05 | 0.1/0.05 | 0.1/0.05 |
| Trans. Recovery Time, typ. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. |
| Isolation Resistance, min. | $100 \mathrm{M} \Omega$ | $100 \mathrm{M} \boldsymbol{2}$ | $100 \mathrm{M} \Omega$ |
| Isolation Capacitance, typ. | 250 pF | 250 pF | 250 pF |
| Breakdown Voltage | 1500 VAC | 1500 VAC | 1500 VAC |
| Operating Temp. Range | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ |
| Storage Temp. Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Case Material | Phenolic | Phenolic | Phenolic |
| Module Size, Inches | $3.5 \times 2.5 \times 1.56$ | $3.5 \times 2.5 \times 1.56$ | $3.5 \times 2.5 \times 1.56$ |
| Module Size, Millimeters | $88,9 \times 63,5 \times 39,6$ | $88,9 \times 63,5 \times 39,6$ | $88,9 \times 63,5 \times 39,6$ |
| Module Weight | 24 oz . (681g) | 24 oz ( 681 g ) | 24 oz ( 681 g ) |
| Case/Pin Configuration | E3 | E3 | E3 |
| Mating Socket | MS-13 | MS-13 | MS-13 |

## Modular Switching Supplies

This series of single output, line operated switching power supplies features four different compact modules. Two models are for PC mounting and two models are for chassis mounting. These 5 volt supplies are available in 3 or 5 amp versions with overvoltage protection set at 6.5 volts and are also short circuit protected.

INPUT VOLTAGE SPECIFICATIONS
Standard input specifications: 90 to 130 VAC at 47 to 450 Hz

| SPECIFICATIONS, $25^{\circ} \mathrm{C}$ | USM-5/3 | USC-5/3 | USM-5/5 | USC-5/5 |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage | 5 V dc | 5 V dc | 5 V dc |  |
| Output Voltage Accuracy | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ |
| Rated Output Current | 3 Amps | 3 Amps | 5 Amps | 5 Amps |
| Efficiency, typical | 80\% | 80\% | 80\% | 80\% |
| Line Regulation, max. | 0.05\% | 0.05\% | 0.05\% | 0.05\% |
| Load Regulation, max. | 0.1\% | 0.1\% | 0.1\% | 0.1\% |
| Temp. Coefficient, max. | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ |
| Output Ripple, P-P max. | 50 mV | 50 mV | 50 mV | 50 mV |
| Output Impedance, max. | $0.001 \Omega$ | $0.001 \Omega$ | $0.002 \Omega$ | $0.002 \Omega$ |
| Trans. Recovery Time, max. | $300 \mu \mathrm{sec}$. | $300 \mu \mathrm{sec}$. | $300 \mu \mathrm{sec}$. | $300 \mu \mathrm{sec}$. |
| Isolation Resistance, min. | 50 M ת | $50 \mathrm{M} \Omega$ | 50 M ת | 50 M ת |
| Isolation Capacitance, max. | 100 pF | 100 pF | 100 pF | 100 pF |
| Breakdown Voltage, min. | 1000 VAC | 1000 VAC | 1000 VAC | 1000 VAC |
| Operating Temp. Range | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ |  |  |  |
| Storage Temp. Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
| Case Material | Phenolic | Phenolic | Phenolic | Phenolic |
| Module Size, Inches | $3.5 \times 2.5 \times 1.25$ | $3.5 \times 2.5 \times 1.25$ | $3.5 \times 2.5 \times 1.25$ | $3.5 \times 2.5 \times 1.25$ |
| Module Size, Millimeters | 88,9 $\times 63,5 \times 39,6$ | $88,9 \times 63,5 \times 39,6$ | $88,9 \times 63,5 \times 39,6$ | $88,9 \times 63,5 \times 39,6$ |
| Module Weight | $24 \mathrm{oz}$. (680g) | 24 oz. (680g) | $24 \mathrm{oz} .(680 \mathrm{~g})$ | 24 oz. (680g) |
| Case/Pin Configuration | C2 | H | C2 | H |
| Mating Socket | MS-7 | - | MS-7 | - |

FOOTNOTE:
For the USC/USM- $5 / 5$ only - derate $60 \mathrm{~mA} /{ }^{\circ} \mathrm{C}$ from $50^{\circ} \mathrm{C}$ to $71^{\circ} \mathrm{C}$

## High Voltage Modules

This series of dual high voltage supplies is specially designed for use with high voltage operational amplifiers such as DATEL's AM-300 series. The 3 supplies in this series offer output voltages of $\pm 120, \pm 150$, and $\pm 180$ volts with excellent regulation, stability, and low output ripple. All outputs have current limiting short circuit protection.

INPUT VOLTAGE SPECIFICATIONS
Standard input specifications:
115 VAC $\pm 10 \%$ at $60-550 \mathrm{~Hz}$.

| SPECIFICATIONS, $25{ }^{\circ} \mathrm{C}$ | BPM-120/25 | BPM-150/20 | BPM-180/16 |
| :---: | :---: | :---: | :---: |
| Output Voltage | $\pm 120 \mathrm{~V} \mathrm{dc}$ | $\pm 150 \mathrm{~V}$ dc | $\pm 180 \mathrm{~V}$ dc |
| Output Voltage Accuracy | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ |
| Rated Output Current | 20 mA | 20 mA | 16 mA |
| Line Regulation, max. | 0.05\% | 0.05\% | 0.05\% |
| Load Regulation, max. | 0.2\% | 0.2\% | 0.2\% |
| Temp. Coefficient, max. | $0.02 \% /{ }^{\circ} \mathrm{C}$ | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ |
| Output Ripple, RMS max. | 10 mV | 10 mV | 10 mV |
| Output Impedance, max. | $5 \Omega$ | $5 \Omega$ | $5 \Omega$ |
| Trans. Recovery Time, max. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. |
| Isolation Resistance, min. | $100 \mathrm{M} \Omega$ | 100 M 2 | 100 M 2 |
| Isolation Capacitance, max. | 250 pF | 250 pF | 250 pF |
| Breakdown Voltage, min. | 1500 VAC | 1500 VAC | 1500 VAC |
| Operating Temp. Range | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ (No Derating) |  |  |
| Storage Temp. Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| Case Material | Phenolic | Phenolic | Phenolic |
| Module Size, Inches | $3.5 \times 2.5 \times 1.56$ | $3.5 \times 2.5 \times 1.56$ | $3.5 \times 2.5 \times 1.56$ |
| Module Size, Millimeters | $88,9 \times 63,5 \times 39,6$ | $88,9 \times 63,5 \times 39,6$ | $88,9 \times 63,5 \times 39,6$ |
| Module Weight | 24 oz ( 681 g ) | 24 oz ( 681 g ) | 24 oz ( 681 g ) |
| Case/Pin Configuration | C3 | C3 | C3 |
| Mating Socket | MS-7 | MS-7 | MS-7 |

## Plug-In Power Adapters

This series of plug-in power adapters consists of 2 different single output regulated supplies. 5 V dc at 500 mA , and 12 V dc at 200 mA . Both models are packaged in a flame-retardant $2.06 \times 2.18 \times 1.71$ inch compact moided case. These adapters are a direct plug-in to any available AC outlet and offer isolated low-voltage operation. These light-weight miniature modules operate with minimal heat dissipation and use screw-type terminals for the DC output. All adapters are current limited short circuit protected.

### 4.5 Watt dc-to-dc Converters

These miniature, aluminum cased dc-to-dc converters are ideal for applications where mounting space is tight, yet highly regulated $\pm 15 \mathrm{~V}$ dc is required at up to 150 mA output current. Specifications include voltage accuracy of $\pm 1 \%$, line regulation of $0.05 \%$ maximum, load regulation of $0.05 \%$ maximum, and tempco of $0.005 \% /{ }^{\circ} \mathrm{C}$. For convenient heat sinking, two 2-56 studs are provided on the bottom of the case. All models have output current limiting protection.

## OTHER SPECIFICATIONS

Isolation Resistance, minimum Isolation Capacitance, maximum Breakdown Voltage, minimum Operating Temperature Range
Storage Temperature Range
$100 \mathrm{M} \Omega$
100 pF
300 V dc
$-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| SPECIFICATIONS, $\mathbf{2 5}^{\circ} \mathbf{C}$ | BPM-15/150-D5 | BPM-15/150-D24 | BPM-15/150-D28 |
| :--- | :--- | :--- | :--- |
| Output Voltage | $\pm 15 \mathrm{~V} \mathrm{dc}$ | $\pm 15 \mathrm{~V} \mathrm{dc}$ | $\pm 15 \mathrm{~V} \mathrm{dc}$ |
| Output Voltage Accuracy | $\pm 1 \%$ | $\pm 1 \%$ | $\pm 1 \%$ |
| Rated Output Current ${ }^{\prime}$ | $\pm 150 \mathrm{~mA}$ | $\pm 150 \mathrm{~mA}$ | $\pm 150 \mathrm{~mA}$ |
| Input Voltage | 5 V dc | 24 V dc | 28 V dc |
| Input Voltage Tolerance | $\pm 0.25 \mathrm{~V}$ | $\pm 3.5 \mathrm{~V}$ | $\pm 4 \mathrm{~V}$ |
| Maximum Input Current | 1.75 A | 0.35 A | 0.3 A |
| Efficiency, Full Load | $51 \%$ | $54 \%$ | $54 \%$ |
| Line Regulation, max. | $0.05 \%$ | $0.05 \%$ | $0.05 \%$ |
| Load Regulation, max. | $0.05 \%$ | $0.05 \%$ | $0.05 \%$ |
| Temp. Coefficient, max. | $0.005 \% /{ }^{\circ} \mathrm{C}$ | $0.005 \% /{ }^{\circ} \mathrm{C}$ | $0.005 \% /{ }^{\circ} \mathrm{C}$ |
| Output Ripple, RMS max. | 1 mV | 1 mV | 1 mV |
| Output Impedance, max. | $0.05 \Omega$ | $0.05 \Omega$ | $0.05 \Omega$ |
| Trans. Recovery Time, max. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. | $50 \mu \mathrm{sec}$. |
| Case Material | Aluminum | Aluminum | Aluminum |
| Module Size, Inches | $2.0 \times 2.0 \times 0.4$ | $2.0 \times 2.0 \times 0.4$ | $2.0 \times 2.0 \times 0.4$ |
| Module Size, Millimeters | $50,8 \times 50,8 \times 10,2$ | $50,8 \times 50,8 \times 10,2$ | $50,8 \times 50,8 \times 10,2$ |
| Module Weight | $3.0 \mathrm{oz} .(85 \mathrm{~g})$ | $3.0 \mathrm{oz} .(85 \mathrm{~g})$ | $3.0 \mathrm{oz} .(85 \mathrm{~g})$ |
| Case/Pin Configuration | B | B | B |
| Mating Socket | $\mathrm{MS}-6$ | $\mathrm{MS}-6$ | $\mathrm{MS}-6$ |

[^6]
## WIDE INPUT RANGE DC/DC CONVERTERS

| MODEL | OUTPUT <br> VOLTAGE | OUTPUT <br> CURRENT | INPUT <br> VOLTAGE | INPUT <br> VOLT. <br> RANG | NO LOAD INPUT <br> CURRENT MAX. |
| :---: | :---: | :---: | :---: | :---: | :---: |

SINGLE OUTPUT

| UPS-5/3000-D12 | +5 V | +3000 mA | 12 V | $9-18 \mathrm{~V}$ | 30 mA |
| :--- | :---: | :---: | :---: | :---: | :---: |
| UPS-5/3000-D24 | +5 V | +3000 mA | 24 V | $18-36 \mathrm{~V}$ | 20 mA |
| UPS-5/5000-D12 | +5 V | +5000 mA | 12 V | $9-18 \mathrm{~V}$ | 30 mA |
| UPS-5/5000-D24 | +5 V | +5000 mA | 24 V | $18-36 \mathrm{~V}$ | 20 mA |
| UPS-12/1250-D12 | +12 V | +1250 mA | 12 V | $9-18 \mathrm{~V}$ | 30 mA |
| UPS-12/1250-D24 | +12 V | +1250 mA | 24 V | $18-36 \mathrm{~V}$ | 20 mA |
| UPS-12/2500-D12 | +12 V | +2500 mA | 12 V | $9-18 \mathrm{~V}$ | 30 mA |
| UPS-12/2500-D24 | +12 V | +2500 mA | 24 V | $18-36 \mathrm{~V}$ | 20 mA |
| UPS-15/1000-D12 | +15 V | +1000 mA | 12 V | $9-18 \mathrm{~V}$ | 30 mA |
| UPS-15/1000-D24 | +15 V | +1000 mA | 24 V | $18-36 \mathrm{~V}$ | 20 mA |
| UPS-15/2000-D12 | +15 V | +2000 mA | 12 V | $9-18 \mathrm{~V}$ | 30 mA |
| UPS-15/2000-D24 | +15 V | +2000 mA | 24 V | $18-36 \mathrm{~V}$ | 20 mA |

## DUAL OUTPUT

| BPS-12/625-D12 | $\pm 12 \mathrm{~V}$ | $\pm 625 \mathrm{~mA}$ | 12 V | $9-18 \mathrm{~V}$ | 25 mA |
| :--- | :---: | :---: | :---: | :---: | :---: |
| BPS-12/625-D24 | $\pm 12 \mathrm{~V}$ | $\pm 625 \mathrm{~mA}$ | 24 V | $18-36 \mathrm{~V}$ | 25 mA |
| BPS-12/1250-D12 | $\pm 12 \mathrm{~V}$ | $\pm 1250 \mathrm{~mA}$ | 12 V | $9-18 \mathrm{~V}$ | 25 mA |
| BPS-12/1250-D24 | $\pm 12 \mathrm{~V}$ | $\pm 1250 \mathrm{~mA}$ | 24 V | $18-36 \mathrm{~V}$ | 25 mA |
| BPS-15/500-D12 | $\pm 15 \mathrm{~V}$ | $\pm 500 \mathrm{~mA}$ | 12 V | $9-18 \mathrm{~V}$ | 25 mA |
| BPS-15/500-D24 | $\pm 15 \mathrm{~V}$ | $\pm 500 \mathrm{~mA}$ | 24 V | $18-36 \mathrm{~V}$ | 25 mA |
| BPS-15/1000-D12 | $\pm 15 \mathrm{~V}$ | $\pm 1000 \mathrm{~mA}$ | 12 V | $9-18 \mathrm{~V}$ | 25 mA |
| BPS-15/1000-D24 | $\pm 15 \mathrm{~V}$ | $\pm 1000 \mathrm{~mA}$ | 24 V | $18-36 \mathrm{~V}$ | 25 mA |

TRIPLE OUTPUT

| TPS-5/1500-12/310-D12 | $+5 \pm 12 \mathrm{~V}$ | $+1500 \pm 310 \mathrm{~mA}$ | 12 V | $9-18 \mathrm{~V}$ | 50 mA |
| :--- | :--- | :--- | :--- | :---: | :--- |
| TPS-5/1500-12/310-D24 | $+5 \pm 12 \mathrm{~V}$ | $+1500 \pm 310 \mathrm{~mA}$ | 24 V | $18-36 \mathrm{~V}$ | 40 mA |
| TPS-5/1500-15/250-D12 | $+5 \pm 15 \mathrm{~V}$ | $+1500 \pm 250 \mathrm{~mA}$ | 12 V | $9-18 \mathrm{~V}$ | 50 mA |
| TPS-5/1500-15/250-D24 | $+5 \pm 15 \mathrm{~V}$ | $+1500 \pm 250 \mathrm{~mA}$ | 24 V | $18-36 \mathrm{~V}$ | 40 mA |
| TPS-5/310-5/1500-D12 | $+12 \pm 5 \mathrm{~V}$ | $+310 \pm 1500 \mathrm{~mA}$ | 12 V | $9-18 \mathrm{~V}$ | 50 mA |
| TPS-5/310-5/1500-D24 | $+12 \pm 5 \mathrm{~V}$ | $+310 \pm 1500 \mathrm{~mA}$ | 24 V | $18-36 \mathrm{~V}$ | 40 mA |

## MINIATURE DC/DC CONVERTERS

| MODEL | OUTPUT <br> VOLTAGE | OUTPUT <br> CURRENT | INPUT <br> VOLTAGE | INPUT <br> VOLT. <br> TOLERANCE | NO LOAD <br> INPUT <br> CURRENT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| UPS-12/80-D5 | +12 V | +80 mA | 5 V | $\pm 10 \%$ | 90 mA |
| UPS-15/65-D5 | +15 V | +65 mA | 5 V | $\pm 10 \%$ | 90 mA |
| BPS-12/40-D5 | $\pm 12 \mathrm{~V}$ | $\pm 40 \mathrm{~mA}$ | 5 V | $\pm 10 \%$ | 90 mA |
| BPS-15/33-D5 | $\pm 15 \mathrm{~V}$ | $\pm 33 \mathrm{~mA}$ | 5 V | $\pm 10 \%$ | 90 mA |


| FULL LOAD INPUT CURRENT MAX. | LINE REG. MAX. | LOAD REG. MAX. | TEMP. COEF. | CASE CONFIG. | CASE SIZE <br> ( $\mathrm{H} \times \mathrm{W} \times \mathrm{L}, \mathrm{INCHES} / \mathrm{MM}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |


| 1700 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | X | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| ---: | ---: | ---: | :--- | :--- | :--- |
| 810 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | X | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 2800 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | Z | $0.83 \times 2.56 \times 4.56(21.1 \times 66.0 \times 115.8)$ |
| 1350 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | Z | $0.83 \times 2.56 \times 4.56(21.1 \times 66.0 \times 115.8)$ |
| 1600 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | X | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 780 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}-$ | X | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 3200 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | Z | $0.83 \times 2.56 \times 4.56(21.1 \times 66.0 \times 115.8)$ |
| 1550 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | Z | $0.83 \times 2.56 \times 4.56(21.1 \times 66.0 \times 115.8)$ |
| 1600 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | X | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 780 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | X | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 3200 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | Z | $0.83 \times 2.56 \times 4.56(21.1 \times 66.0 \times 115.8)$ |
| 1550 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | Z | $0.83 \times 2.56 \times 4.56(21.1 \times 66.0 \times 115.8)$ |


| 1520 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | X 1 | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| ---: | ---: | ---: | :--- | :--- | :--- |
| 750 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | X 1 | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 3050 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | Z 1 | $0.83 \times 2.56 \times 4.56(21.1 \times 66.0 \times 115.8)$ |
| 1500 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | Z 1 | $0.83 \times 2.56 \times 4.56(21.1 \times 66.0 \times 115.8)$ |
| 1520 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | X 1 | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 750 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | X 1 | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 3050 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | Z 1 | $0.83 \times 2.56 \times 4.56(21.1 \times 66.0 \times 115.8)$ |
| 1500 mA | $\pm 0.2 \%$ | $\pm 1 \%$ | $0.02 \% /{ }^{\circ} \mathrm{C}$ | Z 1 | $0.83 \times 2.56 \times 4.56(21.1 \times 66.0 \times 115.8)$ |


| 1600 mA | $\pm 1 \%$ | $\pm 5 \%$ | $0.05 \% /{ }^{\circ} \mathrm{C}$ | T | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 780 mA | $\pm 1 \%$ | $\pm 5 \%$ | $0.05 \% /{ }^{\circ} \mathrm{C}$ | T | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 1600 mA | $\pm 1 \%$ | $\pm 5 \%$ | $0.05 \% /{ }^{\circ} \mathrm{C}$ | T | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 780 mA | $\pm 1 \%$ | $\pm 5 \%$ | $0.05 \% /{ }^{\circ} \mathrm{C}$ | T | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 1470 mA | $\pm 1 \%$ | $\pm 5 \%$ | $0.05 \% /{ }^{\circ} \mathrm{C}$ | T | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |
| 715 mA | $\pm 1 \%$ | $\pm 5 \%$ | $0.05 \% /{ }^{\circ} \mathrm{C}$ | T | $0.83 \times 2.56 \times 3.00(21.1 \times 66.0 \times 76.2)$ |


| FULL LOAD <br> INPUT <br> CURRENT | LINE REG. | LOAD <br> REG. | TEMP. COEF. | CASE <br> CONFIG. | CASE SIZE <br> (H x W x L, INCHES/MM) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 380 mA | $\pm 0.3 \%$ | $\pm 0.4 \%$ | $0.1 \% /{ }^{\circ} \mathrm{C}$ | 24 pin DIP | $0.40 \times 0.80 \times 1.25(10.2 \times 20.3 \times 31.8)$ |
| 380 mA | $\pm 0.3 \%$ | $\pm 0.4 \%$ | $0.1 \% /{ }^{\circ} \mathrm{C}$ | 24 pin DIP | $0.40 \times 0.80 \times 1.25(10.2 \times 20.3 \times 31.8)$ |
| 380 mA | $\pm 0.3 \%$ | $\pm 0.4 \%$ | $0.1 \% /{ }^{\circ} \mathrm{C}$ | 24 pin DIP | $0.40 \times 0.80 \times 1.25(10.2 \times 20.3 \times 31.8)$ |
| 380 mA | $\pm 0.3 \%$ | $\pm 0.4 \%$ | $0.1 \% /{ }^{\circ} \mathrm{C}$ | 24 pin DIP | $0.40 \times 0.80 \times 1.25(10.2 \times 20.3 \times 31.8)$ |

## 1 Watt dc-to-dc Converters

| MODEL | OUTPUT <br> VOLTAGE | OUTPUT <br> CURRENT | INPUT <br> VOLTAGE | INPUT VOLT. <br> TOLERANCE | NO LOAD <br> INPUT CURRENT <br> MAX. | FULL LOAD <br> INPUT CURRENT <br> MAX. |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| UPM-5/200-D5 | 5 V | 200 mA | 5 V dc | $\pm 10 \%$ | 95 mA | 400 mA |
| UPM-5/200-D12 | 5 V | 200 mA | 12 V dc | $\pm 10 \%$ | 100 mA | 220 mA |
| UPM-5/200-D28 | 5 V | 200 mA | 28 V dc | $\pm 10 \%$ | 40 mA | 100 mA |
| UPM-12/80-D5 | 12 V | 80 mA | 5 V dc | $\pm 10 \%$ | 220 mA | 500 mA |
| UPM-12/80-D28 | 12 V | 80 mA | 28 V dc | $\pm 10 \%$ | 50 mA | 100 mA |
| UPM-24/40-D5 | 24 V | 40 mA | 5 V dc | $\pm 10 \%$ | 220 mA | 500 mA |
| UPM-24/40-D12 | 24 V | 40 mA | 12 V dc | $\pm 10 \%$ | 95 mA | 210 mA |
| UPM-28/25-D5 | 28 V | 25 mA | 5 V dc | $\pm 10 \%$ | 160 mA | 400 mA |
| UPM-28/25-D12 | 28 V | 25 mA | 12 V dc | $\pm 10 \%$ | 80 mA | 180 mA |
|  |  |  |  |  |  |  |
| BPM-12/25-D5 | $\pm 12 \mathrm{~V}$ | 25 mA | 5 V dc | $\pm 10 \%$ | 150 mA | 350 mA |
| BPM-12/25-D12 | $\pm 12 \mathrm{~V}$ | 25 mA | 12 V dc | $\pm 10 \%$ | 80 mA | 165 mA |
| BPM-12/25-D28 | $\pm 12 \mathrm{~V}$ | 25 mA | 28 V dc | $\pm 10 \%$ | 30 mA | 65 mA |
| BPM-15/25-D5 | $\pm 15 \mathrm{~V}$ | 25 mA | 5 V dc | $\pm 10 \%$ | 160 mA | 400 mA |
| BPM-15/25-D12 | $\pm 15 \mathrm{~V}$ | 25 mA | 12 V dc | $\pm 10 \%$ | 80 mA | 180 mA |
| BPM-15/25-D28 | $\pm 15 \mathrm{~V}$ | 25 mA | 28 V dc | $\pm 10 \%$ | 30 mA | 80 mA |

This broad line of dc-to-dc converters features 14 one watt models with single and dual output voltages. Input voltages are 5,12 , and 28 V with single outputs of $5,12,24$, and 28 V , and dual outputs of $\pm 12$ and $\pm 15 \mathrm{~V}$. Output voltage accuracies are $\pm 1 \%$ with $0.02 \% /{ }^{\circ} \mathrm{C}$ temperature coefficient. Other features include low output ripple, 100 megohm isolation, and output current limiting.

| GENERAL SPECIFICATIONS | - ALL MODELS |
| :--- | :--- |
| Output Voltage Accuracy | $\pm 1 \%$ |
| Output Noise and Ripple, max. | 20 mV pk-pk (2 mV RMS) |
| Back Ripple Current, max. | $5 \%$ ( $3 \%$ typ.) of lis |
| Capacitive Coupling, max. | 50 pF |
| Breakdown Voltage, min. | 300 V dc |
| Transient Recovery Time, max. | 50 microseconds |
| Operating Temperature Range | $-20^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Case Material | Diallyl Phthalate |
| Weight | 1.5 ounce ( 43 grams) |

The 1 watt series uses 2 DILS-1 or DILS-2 terminal strips for sockets.

| LINE REG. MAX. | $\begin{aligned} & \text { LOAD } \\ & \text { REG. } \\ & \text { MAX. } \end{aligned}$ | TEMP. COEF. | OUTPUT IMPEDANCE | CASE CONFIG. | CASE SIZE <br> ( $\mathrm{H} \times \mathrm{W} \times \mathrm{L}$, INCHES/MM) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0.05\% | 0.1\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | 0.078 | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.1\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | 0.078 | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.1\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.07 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | 0.028 | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | $0.02 \Omega$ | F | $1.5 \times 2.0 \times 0.375 / 38,1 \times 50,8 \times 9,5$ |

## 3 Watt dc-to-dc Converters

| MODEL | OUTPUT <br> VOLTAGE | OUTPUT <br> CURRENT | INPUT <br> VOLTAGE | INPUT VOLT. <br> TOLERANC | NO LOAD <br> INPUT <br> CURRENT | FULL LOAD <br> INPUT <br> CURRENT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| UPS-5/600-D5 | 5 V | 600 mA | 5 V dc | $\pm 10 \%$ | 125 mA | 935 mA |
| UPS-5/600-D12 | 5 V | 600 mA | 12 V dc | $\pm 10 \%$ | 50 mA | 364 mA |
| UPS-5/600-D28 | 5 V | 600 mA | 28 V dc | $\pm 10 \%$ | 20 mA | 135 mA |
| UPS-12/250-D5 | 12 V | 250 mA | 5 V dc | $\pm 10 \%$ | 140 mA | 863 mA |
| UPS-12/250-D28 | 12 V | 250 mA | 28 V dc | $\pm 10 \%$ | 25 mA | 125 mA |
|  |  |  |  |  |  | 125 mA |
| UPM-24/125-D12 | 24 V | 125 mA | 12 V dc | $\pm 10 \%$ | 300 mA | 125 mA |
| UPM-28/100-D5 | 28 V | 100 mA | 5 V dc | $\pm 10 \%$ |  | 530 mA |
| UPM-28/100-D12 | 28 V | 100 mA | 12 V dc | $\pm 10 \%$ | 500 mA |  |
|  |  |  |  |  | 130 mA |  |
| BPS-12/125-D5 | $\pm 12 \mathrm{~V}$ | 125 mA | 5 V dc | $\pm 10 \%$ | 55 mA | 965 mA |
| BPS-12/125-D12 | $\pm 12 \mathrm{~V}$ | 125 mA | 12 V dc | $\pm 10 \%$ | 380 mA |  |
| BPS-12/125-D28 | $\pm 12 \mathrm{~V}$ | 125 mA | 28 V dc | $\pm 10 \%$ | 25 mA | 145 mA |
| BPS-15/100-D5 | $\pm 15 \mathrm{~V}$ | 100 mA | 5 V dc | $\pm 10 \%$ | 135 mA | 955 mA |
| BPS-15/100-D12 | $\pm 15 \mathrm{~V}$ | 100 mA | 12 V dc | $\pm 10 \%$ | 55 mA | 376 mA |
| BPS-15/100-D28 | $\pm 15 \mathrm{~V}$ | 100 mA | 28 V dc | $\pm 10 \%$ | 25 mA | 143 mA |

This broad line of dc-to-dc converters features 14 three watt models with single and dual output voltages. Input voltages are 5,12 , and 28 V with single outputs of $5,12,24$, and 28 V , and dual outputs of $\pm 12$ and $\pm 15 \mathrm{~V}$. Output voltage accuracies are $\pm 1 \%$ with $0.01 \% /{ }^{\circ} \mathrm{C}$ temperature coeffiecient. Other features include low output ripple and output current limiting.

GENERAL SPECIFICATIONS - ALL MODELS

Output Voltage Accuracy Output Noise and Ripple, max. Breakdown Voltage, min. Operating Temperature Range Storage Temperature Range Case Material
$\pm 1 \%$
20 mV pk-pk (2 mV RMS)
300 V dc
$-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Diallyl Phthalate

The 3 watt series uses 2 DILS-1 or DILS-2 terminal strips for sockets.

| LINE REG. | $\begin{aligned} & \text { LOAD } \\ & \text { REG. } \end{aligned}$ | TEMP. COEF. | BREAKDOWN VOLTAGE | REFLECTED RIPPLE CURRENT | CASE CONFIG. | CASE SIZE <br> (H x W x L, INCHES/MM) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.02\% | 0.04\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $32 \mathrm{~mA} \mathrm{pk-pk}$ | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.04\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $24 \mathrm{~mA} \mathrm{pk-pk}$ | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.04\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $21 \mathrm{~mA} \mathrm{pk-pk}$ | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.04\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $31 \mathrm{~mA} \mathrm{pk-pk}$ | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.04\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $21 \mathrm{~mA} \mathrm{pk-pk}$ | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
|  |  |  |  |  |  |  |
| 0.05\% | 0.05\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 300 V dc | $16 \mathrm{~mA} \mathrm{pk-pk}$ | G1 | $2.0 \times 2.0 \times 0.432 / 50,8 \times 50,8 \times 11,0$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | 300 V dc | 40 mA pk -pk | G1 | $2.0 \times 2.0 \times 0.432 / 50,8 \times 50,8 \times 11,0$ |
| 0.05\% | 0.05\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 300 V dc | 15 mA pk -pk | G1 | $2.0 \times 2.0 \times 0.432 / 50,8 \times 50,8 \times 11,0$ |
|  |  |  |  |  |  |  |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | 34 mA pk-pk | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | 23 mA pk -pk | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | 21 mA pk -pk | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $33 \mathrm{~mA} \mathrm{pk-pk}$ | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | 24 mA pk-pk | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | $0.01 \% /{ }^{\circ} \mathrm{C}$ | 500 V dc | 21 mA pk-pk | G1 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |

## 5 Watt dc-to-dc Converters

This comprehensive line of higher power dc-to-dc converters features 16 different models with both single and dual outputs. Input voltages are $5,12,24,28$, and 48 V with single output voltages of $5,12,15,24$, and 28 V , and dual outputs of $\pm 12$ and $\pm 15$ volts. Output voltage accuracies are $\pm 1 \%$ with $0.02 \% /$ ${ }^{\circ} \mathrm{C}$ temperature coefficientsl Other features include low output ripple, 100 megohm isolation, and output current limiting protection.

| MODEL | OUTPUT VOLTAGE | OUTPUT <br> CURRENT | $\begin{gathered} \text { INPUT } \\ \text { VOLTAGE } \end{gathered}$ | INPUT VOLT. TOLERANCE | NO LOAD INPUT CURRENT | FULL LOAD INPUT CURRENT MAX. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UPS-5/1000-D12 | 5 V | 1000 mA | 12 V dc | $\pm 10 \%$ | 50 mA | 640 mA |
| UPS-5/1000-D24 | 5 V | 1000 mA | 24 V dc | $\pm 10 \%$ | 25 mA | 320 mA |
| UPS-5/1000-D28 | 5 V | 1000 mA | 28 V dc | $\pm 10 \%$ | 20 mA | 275 mA |
| UPS-12/470-D5 | 12 V | 470 mA | 5 V dc | $\pm 10 \%$ | 500 mA | 2000 mA |
| UPS-12/470-D24 | 12V | 470 mA | 24 Vdc | $\pm 10 \%$ | 120 mA | 415 mA |
| UPM-24/210-D5 | 24V | 210 mA | 5 V dc | $\pm 10 \%$ | 500 mA | 2000 mA |
| UPM-24/210-D12 | 24V | 210 mA | 12 V dc | $\pm 10 \%$ | 200 mA | 830 mA |
|  |  |  |  |  |  |  |
| BPS-12/230-D5 | $\pm 12 \mathrm{~V}$ | $\pm 230$ | 5 V dc | $\pm 10 \%$ | 130 mA | 1650 mA |
| BPS-12/230-D12 | $\pm 12 \mathrm{~V}$ | $\pm 230$ | 12 V dc | $\pm 10 \%$ | 55 mA | 690 mA |
| BPS-12/230-D24 | $\pm 12 \mathrm{~V}$ | $\pm 230$ | 24 V dc | $\pm 10 \%$ | 25 mA | 340 mA |
| BPS-12/230-D28 | $\pm 12 \mathrm{~V}$ | $\pm 230$ | 28 V dc | $\pm 10 \%$ | 25 mA | 300 mA |
| BPS-15/190-D5 | $\pm 15 \mathrm{~V}$ | $\pm 190$ | 5 V dc | $\pm 10 \%$ | 135 mA | 1700 mA |
| BPS-15/190-D12 | $\pm 15 \mathrm{~V}$ | $\pm 190$ | 12 V dc | $\pm 10 \%$ | 55 mA | 710 mA |
| BPS-15/190-D24 | $\pm 15 \mathrm{~V}$ | $\pm 190$ | 24 V dc | $\pm 10 \%$ | 30 mA | 350 mA |
| BPS-15/190-D28 | $\pm 15 \mathrm{~V}$ | $\pm 190$ | 28 V dc | $\pm 10 \%$ | 25 mA | 300 mA |
| BPS-15/190-D48 | $\pm 15 \mathrm{~V}$ | $\pm 190$ | 48 V dc | $\pm 10 \%$ | 14 mA | 180 mA |


| GENERAL SPECIFICATIONS | - ALL MODELS |
| :--- | :--- |
|  |  |
| Output Voltage Accuracy | $\pm 1 \%$ |
| Output Noise and Ripple, max. | $50 \mathrm{mV} \mathrm{pk}-\mathrm{pk}(5 \mathrm{mV}$ RMS), |
|  | $35 \mathrm{mV} \mathrm{pk-pk}$ for dual output |
| Operating Temperature Range | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Case Material | Diallyl Phthalate |

The 5 watt series uses 2 DILS-1 or DILS-2 terminal strips for sockets.

| $\begin{aligned} & \text { LINE } \\ & \text { REG. } \end{aligned}$ | LOAD REG. | TEMP. COEF. | BREAKDOWN VOLTAGE, MIN. | REFLECTED RIPPLE CURRENT, MAX. | CASE CONFIG. | CASE SIZE <br> (H X W X L, INCHES/MM) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.02\% | 0.04\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $54 \mathrm{~mA} \mathrm{pk-pk}$ | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.04\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $22 \mathrm{~mA} \mathrm{pk-pk}$ | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.04\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $22 \mathrm{~mA} \mathrm{pk-pk}$ | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.04\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $61 \mathrm{~mA} \mathrm{pk-pk}$ | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.04\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $25 \mathrm{~mA} \mathrm{pk}-\mathrm{pk}$ | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.05\% | 0.1\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 300 V dc | 100 mA pk-pk | G2 | $2.0 \times 2.0 \times 0.750 / 50,8 \times 50,8 \times 19,1$ |
| 0.05\% | 0.1\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 300 V dc | 42 mA pk -pk | G2 | $2.0 \times 2.0 \times 0.750 / 50,8 \times 50,8 \times 19,1$ |
|  |  |  |  |  |  |  |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $58 \mathrm{~mA} \mathrm{pk-pk}$ | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | 24 mA pk-pk | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | 24 mA pk-pk | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $23 \mathrm{~mA} \mathrm{pk-pk}$ | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $60 \mathrm{~mA} \mathrm{pk-pk}$ | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $25 \mathrm{~mA} \mathrm{pk-pk}$ | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | $0.01 \% /{ }^{\circ} \mathrm{C}$ | 500 V dc | 25 mA pk -pk | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $24 \mathrm{~mA} \mathrm{pk-pk}$ | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | 25 mA pk -pk | G3 | $2.0 \times 2.0 \times 0.40 / 50,8 \times 50,8 \times 10,2$ |

## 10 Watt dc-to-dc Converters

| MODEL | OUTPUT <br> VOLTAGE | OUTPUT <br> CURRENT | INPUT <br> VOLTAGE | INPUT VOLT. <br> TOLERANCE | NO LOAD <br> INPUT <br> CURRENT | FULL LOAD <br> INPUT <br> CURRENT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX. |  |  |  |  |  |  |

This comprehensive line of higher power dc-to-dc converters features 12 different models with both single and dual outputs. Input voltages are $5,12,24,28$, and 48 V with single output voltages of $5,12,15,24$, and 28 V , and dual outputs of $\pm 12$ and $\pm 15 \mathrm{~V}$. Output voltage accuracies are $\pm 1 \%$ with $0.2 \% /{ }^{\circ} \mathrm{C}$ temperature coefficients. Other features include low output ripple, and output current limiting protection.

GENERAL SPECIFICATIONS - ALL MODELS

Output Voltage Accuracy
Output Noise and Ripple, max.
Operating Temp. Range Storage Temp. Range Case Material
$\pm 1 \%$
50 mV pk-pk ( 5 mV RMS)
$-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Phenolic

The 10 watt series uses the MS-7 socket.

| LINE REG. MAX. | LOAD REG. MAX. | TEMP. COEF. | BREAKDOWN VOLTAGE, MIN. | REFLECTED RIPPLE CURRENT | CASE CONFIG. | CASE SIZE <br> ( $\mathrm{H} \times \mathrm{W} \times \mathrm{L}$, INCHES/MM) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.02\% | 0.05\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $32 \mathrm{~mA} \mathrm{pk-pk}$ | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
| 0.02\% | 0.05\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $33 \mathrm{~mA} \mathrm{pk-pk}$ | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
| 0.02\% | 0.05\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $32 \mathrm{~mA} \mathrm{pk-pk}$ | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
| 0.05\% | 0.05\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 300 V dc | 120 mA pk-pk | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
| 0.05\% | 0.05\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 300 V dc | $46 \mathrm{~mA} \mathrm{pk-pk}$ | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
| 0.05\% | 0.05\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 300 V dc | $23 \mathrm{~mA} \mathrm{pk-pk}$ | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
| 0.05\% | 0.05\% | 0.02\%/ ${ }^{\circ} \mathrm{C}$ | 300 V dc | 20 mA pk-pk | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
| 0.05\% | 0.05\% | $0.02 \% /{ }^{\circ} \mathrm{C}$ | 300 V dc | $13 \mathrm{~mA} \mathrm{pk-pk}$ | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
|  |  |  |  |  |  |  |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | 130 mA pk-pk | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $54 \mathrm{~mA} \mathrm{pk-pk}$ | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
| 0.02\% | 0.02\% | 0.01\%/ ${ }^{\circ} \mathrm{C}$ | 500 V dc | $38 \mathrm{~mA} \mathrm{pk-pk}$ | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |
| 0.02\% | 0.02\% | $0.01 \% /{ }^{\circ} \mathrm{C}$ | 500 V dc | $39 \mathrm{~mA} \mathrm{pk}-\mathrm{pk}$ | CB | $3.5 \times 2.50 .875 / 88,9 \times 63,5 \times 22,2$ |

## Case/Pin Configurations and Sockets

CASE B


CASE C


CASE D
THREADED \#4-40


NOTE: PARENTHESIS INDICATES CONNECTION FOR BIPOLAR OUTPUT MODELS
(

CASE E3


CASE G


NOTE: PARENTHESIS INDICATE CONNECTIONS

CASE $F$


$$
\begin{aligned}
& \text { NOTE: PARENTHESIS INDICATE CONNECTIONS } \\
& \text { FOR UNIPOLAR OUTPUT MODELS }
\end{aligned}
$$

CASE H


## PLUG-IN POWER ADAPTER



SOCKET MS-6


## SOCKET MS-7



SOCKET MS-13


SOCKETS DILS-1, DILS-2


| Model | No. of <br> Contacts | A | B | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DILS-1 | 20 | 2.090 | 1.900 | .645 | WIRE-WRAP |
| DILS-2 | 20 | 2.090 | 1.900 | .145 | SOLDER PIN |

## FEATURES

- Easy +5 V dc supply conversion to $\pm 5 \mathrm{~V}$ supplies
- Simple voltage multiplication ( $\left.\mathrm{V}_{\text {OUT }}=(-) \mathrm{nV}_{\text {IN }}\right)$
- 99.9\% Typical voltage conversion efficiency (RL $=\infty$ )
- 98\% Typical power efficiency
- Wide operating voltage range of 1.5 V dc to 10.0 V dc
- Requires only 2 non-critical passive components


## GENERAL DESCRIPTION

The VI-7660 is a monolithic CMOS power supply circuit which offers unique performance advantages over previously available devices. The VI-7660 performs the complete supply voltage conversion from positive to negative for an input range of +1.5 V dc to +10.0 V dc, resulting in complementary output voltages of -1.5 to -10.0 V with the addition of only two noncritical external capacitors needed for the charge pump and charge reservoir functions. Note that an additional diode is required for $V_{\text {SUPPLY }}>6.5 \mathrm{~V}$ dc.
Contained on chip are a series dc power supply regulator, RC oscillator, voltage level translator, four output power MOS switches, and a unique logic element which senses the most negative voltage in the device and ensures that the output N channel switches are not forward biased. This assures latch-up free operation.
The oscillator, when unloaded, oscillates at a nominal frequency of 10 kHz for an input supply voltage of 5.0 volts. This frequency can be lowered by the addition of an external capacitor to the OSC terminal, or the oscillator may be overdriven by an external clock.
The LV terminal may be tied to GROUND to bypass the internal series regulator and improve low voltage operation. At medium to high voltages ( +3.5 to +10.0 volts), the LV pin is left floating to prevent device latch-up.
Typical applications for the VI-7660 will be data acquisition and microprocessor based systems where there is a +5 V dc supply available for the digital functions and an additional -5 V dc supply is required for the analog functions. The $\mathrm{VI}-7660$ is also ideally suited for providing low current, -5 V dc body bias supply for dynamic RAMs.
The VI-7660 operates over the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. It is available packaged in either an 8-pin TO-99 can or an 8-pin plastic DIP.


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Power Supply Voltage | 10.5 V |
| Input Voltage ${ }^{\text {1 LV, OSC (Pins 6, }}$ |  |
| $\mathrm{V}_{\mathrm{s}}>5.5 \mathrm{~V}$ | -0.3 V to $\left(\mathrm{V}_{\mathrm{s}}+0.3 \mathrm{~V}\right)$ |
| $\mathrm{V}_{\mathrm{s}}<\mathbf{5 . 5} \mathrm{V}$ | $\left(+\mathrm{V}_{\mathrm{s}}-5.5 \mathrm{~V}\right)$ to $\left(+\mathrm{V}_{\mathrm{s}}+0.3 \mathrm{~V}\right)$ |
| Input Current LV (Pin 6) | $20 \mu \mathrm{~A}$ |
| Output Short Circuit Duration ${ }^{2}$ | Continuous |
| Power Dissipation: VI-7660-13 | 300 mW |
| VI-7660-2 | 500 mW |

## FUNCTIONAL SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C},+5 \mathrm{~V}$ Supply, $\operatorname{Cosc}=0$, unless otherwise noted.


## PERFORMANCE



## TECHNICAL NOTES

1. For improved low voltage operation, the "LV" terminal (Pin 6) should be connected to ground (this disables the regulator). For supply voltages greater than 3.5 V , the "LV" terminal must be left open to insure latch-up proof operation. Never exceed the maximum rated supply voltage ( $+\mathrm{V}_{\mathrm{s}}$ ).
2. The output (Pin 5) should not be shorted to the supply voltage pin (Pin 8) for supply voltages above 5.5 V for extended periods of time. However, transient conditions, including start-up are acceptable.
3. If using polarized capacitors for charge pumping and charge reservoir functions, the positive terminal of C1 must be connected to Pin 2 of the VI-7660 and the positive terminal of C2 must be connected to ground. (See typical connection diagrams, page 4.)
4. To operate with voltages up to 10 V over temperature without the danger of latchup, a general purpose diode $\left(D_{x}\right)$ must be added in series with the devices output. The affect of the diode $\left(D_{x}\right)$ is the reduction of output voltage by one diode drop (0.6V).
$D_{x}$ must be used in high-voltage elevated temperature applications. The device will function properly in the specified temperature range with only the 2 external capacitors, provided the supply voltage does not exceed 6.5 V at $70^{\circ} \mathrm{C}$. Exceeding this maximum could result in destructive latch-up of the device. (Refer to the OPERATING VOLTAGE VS TEMPERATURE graph and the typical connection diagrams.)
5. The oscillator operates (unloaded) at a nominal frequency of 10 kHz for an input supply voltage of 5.0 V . This frequency can be lowered by the addition of an external capacitor to the OSCILLATOR terminal (Pin 7) or the oscillator may be overdriven by an external clock. For large values of the OSCILLATOR CAPACITOR, ( $>1000$ pF ), $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ should be increased to 100 $\mu \mathrm{F}$.

## PERFORMANCE






TEMPERATURE


## NEGATIVE VOLTAGE CONVERTER


$D_{x}$ must be included
for proper operation at
high voltages ( $>6.5 \mathrm{~V}$ )
and/or elevated temperatures.
*Ground if $+\mathrm{V}_{\mathrm{s}}<3.5 \mathrm{~V}$

This application shows the typical connections to provide a negative supply where a positive supply is available. The output characteristics of this circuit are those of a nearly ideal voltage source in series with $70 \Omega$. Thus, for a load current of -10 mA and a supply voltage of +5 V , the output voltage will be -4.3 V . The output equations are as follows:
$V_{\text {OUT }}$ without $D_{x}$

$$
V_{\text {OUT }}=-V_{S} \text { for }+V_{s}=1.5 \mathrm{~V} \text { to } 6.5 \mathrm{~V}
$$

$V_{\text {OUT }}$ with $D_{x}$

$$
V_{\text {OUT }}=-V_{S}+V_{F D X} \text { for }+V_{S}=6.5 \mathrm{~V} \text { to } 10.0 \mathrm{~V}
$$

Where: $\mathrm{V}_{\mathrm{FDX}}=$ Forward Voltage across $\mathrm{D}_{\mathrm{x}}$
The dynamic output impedance due to the capacitor impedance is approximately $1 / \omega \mathrm{C}$ where:
Giving $\frac{1}{\omega C}=\frac{C=C_{1}=C_{2}}{2 \Pi f_{\text {osc }} \times 10^{-5}}=3 \Omega$
For $C=10 \mu \mathrm{~F}$ and $\mathrm{f}_{\text {osc }}=5 \mathrm{kHz}$ ( $1 / 2$ of oscillator frequency)

## EXTERNAL CLOCKING



The oscillator frequency may be increased by overdriving the oscillator from an external clock. The $1 \mathrm{k} \Omega$ resistor is used to prevent latch-up when using CMOS logic. If TTL is used to over drive the oscillator, a $10 \mathrm{k} \Omega$ pullup resistor to $+\mathrm{V}_{\mathrm{s}}$ is required.

CASCADING VI-7660's
(ARITHMETIC CASCADING)


VI-7660's may be cascaded for increased output voltage. The practical limit is 10 devices for light loads due to the finite efficiency of each device. The output equation is as follows:

$$
V_{\mathrm{OUT}}=-\mathrm{n}\left(\mathrm{~V}_{\mathrm{s}}\right)
$$

where " $n$ "' is the number of devices cascaded. The output resistance is the sum of each VI-7660's Rout.


VI-7660's may be paralleled to reduce output resistance. The reservoir capacitor, $\mathrm{C}_{2}$, serves all devices; however, each device requires its own pump capacitor ( $\mathrm{C}_{1}$ ).
Output Resistance $=\frac{\mathrm{R}_{\text {OUT }} \text { (of VI-7660) }}{\mathrm{n} \text { (number of devices) }}$

## APPLICATIONS

## DECREASING OSCILLATOR FREQUENCY



Conversion efficiency can be maximized by lowering the oscillator frequency. This is achieved by connecting an additional capacitor Cosc as shown. Lowering the frequency will cause an increase in the impedance of $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$. This can be overcome by increasing the values of $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ by the same factor that the frequency has been decreased.


This circuit will generate -15 V dc from +5 V dc using two VI-7660's. The two devices are connected in cascade fashion with Pin 3 of device \#2 connected to $\mathrm{V}_{\mathrm{IN}}$ rather than ground. The geometric increase performed by this circuit is good until the input voltage limit is reached, at which point, arithmetic cascading should be utilized. Cascading is recommended for use in light load applications.


This application shows a combination of positive and negative multipliers. This circuit is an extension of the above application providing $\pm 15 \mathrm{~V}$ dc supplies from $\mathrm{a}+5 \mathrm{~V}$ dc input. The $1 \mathrm{M} \Omega$ resistor on Pin 6 of device number 1 is used to avoid startup problems by forcing the internal regulator on.

## EFFICIENT SUPPLY SPLITTING



In this application, the VI-7660 is connected as a voltage splitter. Note the "normal" output pin is connected to ground and the "normal" ground pin is used as the output. (The switches that allow the charge pumping are bidirectional; therefore, charge transfer can be performed in reverse as well as forward). The $1 \mathrm{M} \Omega$ resistor is used to avoid start-up problems by forcing the internal regulator on.

An application for this circuit would be driving low voltage ( $\pm 7.5 \mathrm{~V}$ dc) circuits from $\pm 15 \mathrm{~V}$ dc supplies, or low voltage logic from 9 V to 12 V batteries.


## FEATURES

- 2.455V dc Output
- Tempcos to $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- 2-to-120 mA Reference current
- $\pm 1.4 \%$ Tolerance
- Two terminals
- Low cost


## GENERAL DESCRIPTION

The VR-182 series precision references are two-terminal monolithic bandgap devices which feature 2.455 volts output with tight tolerance and low tempcos. Temperature coefficients are 100,50, and $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ respectively for Models VR-182A, VR-182B, and VR-182C.
An active regulator around the bandgap circuit results in 0.1 ohm typical dynamic impedance with a wide 2 -to-120 mA reference current range. Furthermore, the dynamic impedance is flat to 4 kHz rising to only 1.2 ohms at 50 kHz . Other specifications include $\pm 1.43 \%$ voltage tolerance, $10 \mu \mathrm{~V}$ RMS output voltage noise, and 10 ppm per 1000 hours long term stability.
These low cost references are easy to use and are ideal for use with monolithic $A / D$ and D/A converters which do not have internal references. They are also useful in voltage regulator circuits, switching power supplies, comparator circuits, and other analog signal processing applications.
The low 2.455 reference voltage allows these references to be used with 5 V dc logic supplies and other power supply voltages as low as 3.5 V dc. In many cases they give improved performance over higher priced Zener diode references which require higher supply voltages and have much higher dynamic impedances.
The VR-182 devices are supplied in a twolead hermetically sealed TO-18 package and operate over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Reference Current . . . Dissipation | $\begin{aligned} & .120 \mathrm{~mA}^{*} \\ & .300 \mathrm{~mW} \end{aligned}$ |

FUNCTIONAL SPECIFICATIONS
Typical at $25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{REF}}=\mathbf{2} \mathbf{m A}$ unless otherwise noted.

*Derate the 120 mA by $1 \mathrm{~mA} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$

## APPLICATION

VR-182 series voltage references are recommended for use with the following DATEL products:

| A/D Converters | D/A Converters |
| :--- | :--- |
| ADC-EK Series | DAC-08B |
| ADC-ET Series | DAC-IC8B |
|  | DAC-IC10B |

Application Equation: $R=\frac{V_{S}-2.455}{I_{L}+I_{R}}$
$\mathrm{V}_{\mathrm{S}}=$ Supply Voltage
$I_{R}=$ Reference Current
$I_{L}=$ Load Current

CONNECTION TO DATEL ADC-EK OR ADC-ET SERIES A/D CONVERTERS


FORWARD CHARACTERISTIC


DYNAMIC IMPEDANCE


## ORDERING INFORMATION

MODEL
VR-182A
VR-182B
VR-182C

TEMPCO/MAXIMUM
$100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$

## INSTRUMENT PRODUCTS

## PANEL MOUNT THERMAL PRINTERS



| MODEL | COLUMNS | INPUT INTERFACE | POWER <br> (Note 1) | CHARACTER SET | CASE | SPECIAL FEATURES | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DPP-Q7 | 7 | BCD | 115/230 VAC | Numeric (decimal or hex) plus sign | A | Simple interface to DATEL DPMS | 10-32 |
| APP-20A1 | 20 | Parallel | 115/230 VAC | 96 char ASCII | A | Inverted, tall character options | 10-5 |
| APP-20D1 | 20 | Parallel | +12 Vdc | 96 char ASCII | A | Inverted, tall character options | 10-5 |
| APP-20A21 | 20 | RS-232/20 mA loop | 115/230 VAC | 96 char ASCII | A | Inverted, tall, condensed character options | 10-8 |
| APP-20D21 | 20 | RS-232/20 mA loop | $+12 \mathrm{Vdc}$ | 96 char ASCII | A | Inverted, tall, condensed character options | 10-8 |
| APP-20A3 | 20 | IEEE-488 | 115/230 VAC | 96 char ASCII | A | Inverted, tall character options | 10-12 |
| APP-20D3 | 20 | IEEE-488 | $+12 \mathrm{Vdc}$ | 96 char ASCII | A | Inverted, tall character options | 10-12 |
| MPP-20A | 20 | RS-232/Parallel | 115 VAC | 127 char ASCII | A | Inverted, tall, enhanced character options | 10-36 |
| MPP-20D | 20 | RS-232/Parallel | $+12 \mathrm{Vdc}$ | 127 char ASCII | A | Inverted, tall, enhanced character options | 10-36 |
| MPP-20E | 20 | RS-232/Parallel | 230 VAC | 127 char ASCII | A | Inverted, tall, enhanced character options | 10-36 |
| APP-48A1 | 48 | Parallel | 115 VAC | 192 char ASCII | B | Inverted character option | 10-15 |
| APP-48D1 | 48 | Parallel | +12 Vdc | 192 char ASCII | B | Inverted character option | 10-15 |
| APP-48A2 | 48 | RS-232 | 115/230 VAC | 192 char ASCII | B | Inverted character option | 10-18 |
| APP-48D2 | 48 | RS-232 | $+12 \mathrm{Vdc}$ | 192 char ASCII | B | Inverted character option | 10-18 |
| APP-48A3 | 48 | IEEE-488 | 115/230 VAC | 192 char ASCII | B | Inverted character option | 10-22 |
| APP-48D3 | 48 | IEEE-488 | $+12 \mathrm{Vdc}$ | 192 char ASCII | B | Inverted character option | 10-22 |
| APP-48A4 | 48 | RS-232 | 115/230 VAC | 192 char ASCII | B | 132-character buffer for continuous throughput | 10-18 |
| APP-48D4 | 48 | RS-232 | $+12 \mathrm{Vdc}$ | 192 char ASCII | B | 132-character buffer for continuous throughput | 10-18 |
| APP-M20A1 | 20 | Parallel | 115/230 VAC | 96 char ASCII | C | Hardened for shock, vibration and humidity (mobile) | 10-26 |
| APP-M20D1 | 20 | Parallel | $+12 \mathrm{Vdc}$ | 96 char ASCII | C |  | 10-26 |
| APP-M20A21 | 20 | RS-232 | 115/230 VAC | 96 char ASCII | C |  | 10-26 |
| APP-M20D21 | 20 | RS-232 | +12 Vdc | 96 char ASCII | C |  | 10-26 |
| APP-M20A3 | 20 | IEEE-488 | 115/230 VAC | 96 char ASCII | C |  | 10-26 |
| APP-M20D3 | 20 | IEEE-488 | +12 Vdc | 96 char ASCII | C |  | 10-26 |
| APP-M48D1 | 48 | Parallel | $+12 \mathrm{Vdc}$ | 192 char ASCII | D |  | 10-28 |
| APP-M48D2 | 48 | RS-232 | +12 Vdc | 192 char ASCII | D |  | 10-28 |
| APP-M48D3 | 48 | IEEE-488 | +12 Vdc | 192 char ASCII | D |  | 10-28 |
| APP-M48D4 | 48 | RS-232 | +12 Vdc | 192 char ASCII | D | Hardened; 132-character buffer for continuous throughput | 10-28 |

NOTE 1: 100 VAC versions available for most models ("J" version); European line cords also available ("E" version). Consult factory. CASES:

A $=4.44^{\prime \prime} \mathrm{W} \times 2.76^{\prime \prime} \mathrm{H} \times 8.00^{\prime \prime} \mathrm{D}$
$B=8.20^{\prime \prime} \mathrm{W} \times 2.84^{\prime \prime} \mathrm{H} \times 8.14^{\prime \prime} \mathrm{D}$
$\mathrm{C}=5.36^{\prime \prime} \mathrm{W} \times 3.47^{\prime \prime} \mathrm{H} \times 8.00^{\prime \prime} \mathrm{D}$ (including mobile-mount brackets)
$\mathrm{D}=9.25^{\prime \prime} \mathrm{W} \times 3.25^{\prime \prime} \mathrm{H} \times 10.44^{\prime \prime} \mathrm{D}$ (including mobile-mount brackets)
DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356

## PANEL MOUNT DIGITAL PANEL METERS

| MODEL | DIGITS | DISLAY | POWER | CASE | DATA I/O | FEATURES | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DM-500 | $31 / 2$ | LED | $+5 \mathrm{Vdc}$ | D | - | Low cost | 10-86 |
| DM-3100L | $31 / 2$ | LED | $+5 \mathrm{~V} \mathrm{dc}$ | B | - |  | 10-53 |
| DM-3100MIL | $31 / 2$ | LED | $+5 \mathrm{Vdc}$ | B | - | MIL-STD-202 for shock, vibration | 10-55 |
| DM-3100N | $31 / 2$ | LED | $+5 \mathrm{~V} \mathrm{dc}$ | A | - | Provisions for 4-20 mA input | 10-57 |
| DM-3101 | $31 / 2$ | LED | $+5 \mathrm{Vdc}$ | A | - | High-intensity display | 10-57 |
| DM-3103 | $31 / 2$ | LED | $+5 \mathrm{Vdc}$ | B | - | High-intensity display | 10-53 |
| DM-9100 | $31 / 2$ | LED | $+5 \mathrm{Vdc}$ | C | - | Meets NEMA 12 vibration standards | 10-89 |
| DM-3100U1 | $31 / 2$ | LCD | +5 or +9 V dc | A | - | Units display; battery powered operation | 10-59 |
| DM-3100X | $31 / 2$ | LCD | +5 or +9 Vdc | B | - | Battery powered operation | 10-63 |
| DM-9150 | $31 / 2$ | LCD | $+5 \mathrm{Vdc}$ | C | - | Meets NEMA 12 vibration standards | 10-89 |
| DM-3100B | $31 / 2$ | LED | 115/230 VAC | B | - |  | 10-51 |
| DM-3100U2 | $31 / 2$ | LCD | 115 VAC | A | - | Units display | 10-61 |
| DM-3100U3 | $31 / 2$ | LCD | 230 VAC | A | - | Units display | 10-61 |
| DM-3104 | $31 / 2$ | LED | 115/230 VAC | B | - |  | 10-51 |
| DM-9115 | $31 / 2$ | LED | 115/230 VAC | C | - | Meets NEMA 12 vibration standard | 10-89 |
| DM-9165 | $31 / 2$ | LCD | 115/230 VAC | C | - | Meets NEMA 12 vibration standard | 10-89 |
| DM-LX3 | $31 / 2$ | LCD | $+5 \mathrm{Vdc}$ | uncased | - | Uncased; battery powered operation | 10-95 |
| DM-31 | $31 / 2$ | LED | $+5 \mathrm{Vdc}$ | uncased | - | Uncased | 10-49 |
| DM-4101N | $41 / 2$ | LED | +5 V dc | A | - | High-intensity display | 10-76 |
| DM-9200 | $41 / 2$ | LED | $+5 \mathrm{Vdc}$ | C | - | Meets NEMA 12 vibration standards | 10-89 |
| DM-9250 | $41 / 2$ | LCD | $+5 \mathrm{~V} \mathrm{dc}$ | C | - | Meets NEMA 12 vibration standards | 10-89 |
| DM-9215 | $41 / 2$ | LED | 115/230 VAC | C | - | Meets NEMA 12 vibration standards | 10-89 |
| DM-9265 | $41 / 2$ | LCD | 115/230 VAC | C | - | Meets NEMA 12 vibration standards | 10-89 |
| DM-3102A | $31 / 2$ | LCD | $+5 \mathrm{Vdc}$ | A | Serial BCD out | Autoranging 200 mV to 200 V ; units display | 10-65 |
| DM-3102B | $31 / 2$ | LCD | $+5 \mathrm{Vdc}$ | A | Serial BCD out | Autoranging 2 V to 1000 V ; units display | 10-65 |
| DM-4100D | $41 / 2$ | LED | +5V dc | A | Serial/parallel BCD out | High-speed sampling mode | 10-68 |
| DM-4101D | $41 / 2$ | LED | +5V dc | A | Serial/parallel BCD out | High-intensity display | 10-71 |
| DM-4101L | $41 / 2$ | LED | $+5 \mathrm{~V} \mathrm{dc}$ | B | Serial BCD out |  | 10-74 |
| DM-4105 | $41 / 2$ | LCD | $+5 \mathrm{Vdc}$ | A | Serial BCD out | Battery powered operation | 10-82 |
| DM-4200 | $41 / 2$ | LED | $+5 \mathrm{Vdc}$ | A | Serial BCD out |  | 10-84 |
| DM-4102 | $41 / 2$ | LED | $+5 \mathrm{~V} \mathrm{dc}$ | A | Serial BCD in | Display-only slave meter | 10-78 |
| DM-4103 | $41 / 2$ | LED | $+5 \mathrm{~V} \mathrm{dc}$ | B | Serial BCD in | Display-only slave meter | 10-78 |
| DM-4104 | $41 / 2$ | LED | $+5 \mathrm{~V} \mathrm{dc}$ | A | Parallel/Serial BCD in | Display-only slave meter | 10-80 |
| DM-4106 | $41 / 2$ | LCD | $+5 \mathrm{~V} \mathrm{dc}$ | A | Serial BCD in | Display-only slave meter | 10-78 |
| DBM-20 | - | LED | $+5 \mathrm{Vdc}$ | A | TTL out | 20 -segment analog bar graph display | 10-47 |
| PC-6 | 6 | LED | $+5 \mathrm{Vdc}$ | B |  | 10 megahertz counter/event timer | 10-106 |

CASES:

$$
\begin{aligned}
& A=2.53 " \mathrm{~W} \times 3.34 \text { "D } \times 0.94 \text { " }(64 \times 85 \times 24 \mathrm{~mm}) \\
& B=3.00^{\prime \prime} \mathrm{W} \times 2.15^{\prime \prime} \mathrm{D} \times 1.76^{\prime \prime}(76 \times 55 \times 45 \mathrm{~mm}) \\
& C=3.60 \text { "W } \times 3.57 \text { "D x } 1.67 \text { " }(91 \times 91 \times 42 \mathrm{~mm}) \\
& D=1.89^{\prime W} \times 1.22^{\prime \prime} \mathrm{D} \times 0.94 \text { " }(48 \times 31 \times 24 \mathrm{~mm})
\end{aligned}
$$

## PROCESS MONITORS



| $A-115 \mathrm{VAC}$ |  |
| :--- | :--- |
| $\mathrm{E}-$ |  |
| 230 VAC |  |
| $\mathrm{J}-100 \mathrm{VAC}$ |  |
| $\mathrm{D}-$ | +5 V dc |



## VOLTAGE CALIBRATORS

| MODEL | OUTPUT RANGE | SETTABLE INCREMENTS | ACCURACY | SOURCE/SINK CURRENT | DISPLAY | POWER | CASE/ MOUNTING | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DVC-350A | $\begin{gathered} \pm 1.2000 \\ \quad \text { or } \\ \pm 12.000 \end{gathered}$ | $\begin{gathered} 100 \mu \mathrm{~V} \\ \text { or } \\ 1 \mathrm{mV} \end{gathered}$ | 0.015\% | 20 mA | $\begin{gathered} 4 \text { 1/2 DIGIT } \\ \text { LCD } \end{gathered}$ | 9 V Battery or 115 VAC Adaptor (optional) | $5.75 \times 3.60 \times 1.29$ in ( $146 \times 91 \times 33 \mathrm{~mm}$ ) HAND HELD | 10-135 |
| DVC-8500 | $\pm 19.999$ | 1 mV | 0.005\% | 25 mA | 4 1/2 DIGIT MECHANICAL | $\begin{aligned} & 100 \text { VAC (J) } \\ & 115 \text { VAC (A) } \\ & 230 \text { VAC (E) } \end{aligned}$ | $\begin{gathered} 5.59 \times 2.11 \times 5.78 \\ (142 \times 54 \times 147 \mathrm{~mm}) \end{gathered}$ | 10-142 |

## FEATURES

- Minature 20 -column, parallel input, alphanumeric thermal printer includes all interface electronics and power supply
- Full 96-character ASCII set, TALL character mode, inverted printing option
- Fast 1.1 lines/second; 66 lines/minute
- Quiet, inkless, virtually maintenance-free
- Light-weight and compact; only 4.25 lbs (AC version), 2.2 lbs (DC version)
- Selectable positive/negative true data inputs
- Available with dual 115/230 VAC, 100 VAC, or +12 V dc power supply


## GENERAL DESCRIPTION

The APP-20 prints the full ASCII character set of upper and lower case letters, numerals, punctuation, etc. in 20 columns across, $25 / 16^{\prime \prime}$ wide ( $58,6 \mathrm{~mm}$ ) thermal paper. A dotline thermal printhead forms $5 \times 7$ matrix characters which are 0.11 inches ( $2,8 \mathrm{~mm}$ ) high. The printing rate is 1.1 lines per second regardless of the number of characters printed and a 150 foot roll of thermal paper prints almost 9,000 lines of data (180,000 characters max.) at 5 lines per inch (2 lines $/ \mathrm{cm}$ ) spacing.

The internal control microprocessor of the APP-20 offers special OEM programming features which would be impossible with a standard mechanical printer. Perhaps the most striking feature is the inverted text printout mode. In this mode, printing appears upside down from the front panel. However, when the paper is torn off and inverted, the last line printed is at the botton as normal text would be. In fact the APP-20 may be mounted with its front panel horizontal (facing upward) for text printing applications. In these applications the APP-20 is a text printer, like a teletypewriter. In the normal front-panel application, the APP-20 prints the last line at the top (Lister mode). This mode is commonly used in printing data logger applications. Since the Text and Lister Modes are pin-selected, users may combine inverted text with normal listings on the same printout.

Other programming features are either data-coded or pinselected (see specifications). These include double-height characters, single-character printing, form feed, horizontal tab, backspace, delete, and selected data polarity.

Extended-height characters are used for emphasis and may be intermixed on one line with regular height characters. Characters are normally entered as 8 -bit TTL parallel asynchronous data to a 20 -character line bufffer. However, single characters may be printed one at a time to echo a keyboard.

A form feed (FF) character advances the paper 11 lines to separate adjacent records and a horizontal tab (HT) com-


For a ruggedized version of the APP-20, suitable for mobile applications, see the APP-M20.
mand indexes input data to print in columns 4, 5, and 15 for tabular data. All data inputs may be selected as positive or negative true logic coding.

The AC power supply used in the APP-20A1 and APP-20E1 is a dual-voltage type ( $115 / 230$ VAC) so that OEMs need to stock only one version (USA or European line cords are supplied). Power consumption is 5 W at idle and averages 17 W while printing, with an occasional 24 W peak. Also available are 100 VAC and +12 V dc versions ( J 1 and D1).

The APP- 20 may be operated at $-20^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ and may be stored at $-45^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (the paper will begin to darken after several days exposure to temperatures exceeding $+60^{\circ} \mathrm{C}$ ).

|  | ORDERING GUIDE |
| :--- | :--- |
| MODEL | $\begin{array}{l}\text { DESCRIPTION }\end{array}$ |
| APP-20A1 |  |
|  | $\begin{array}{l}\text { 115 VAC Power (jumper-selectable for } 230 \\ \text { VAC), USA plug }\end{array}$ |
| APP-20E1 | 230 VAC Power (jumper-selectable for 115 |
|  | $\begin{array}{ll}\text { VAC), European plug }\end{array}$ |
| APP-20J1 | 100 VAC Power, USA plug |
| APP-20D1 |  |
| +12V dc Power at 1 Amp |  |$\}$

## ORDERING GUIDE

MODEL DESCRIPTION
APP-20A1 115 VAC Power (jumper-selectable for 230 VAC), USA plug
APP-20E1 230 VAC Power (jumper-selectable for 115
VAC), European plug
APP-20J1 100 VAC Power, USA plug
+12 V dc Power at 1 Amp
Automatic take-up reel/Rewind accessory, 115 VAC powered

10

## FUNCTIONAL SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$ unless noted)

## PRINTOUT

## Number of Columns 20

## Characters Printed

All upper and lower case ASCII letters, numbers, punctuation and special symbols shown in the ANSI X3.4-1977 specification.

Printing Format 5 columns $\times 7$ row matrix
Character Spacing (Horizontal)
Approx. 9 characters per inch

## Line Spacing

Approx. 0.2 inches ( $5,1 \mathrm{~mm}$ ). 5 lines per inch ( 4 dot widths spaced between lines)

Character Size Normal: $0.11^{\prime \prime} \mathrm{H} \times 0.07$ "W
Tall: $0.165^{\mathrm{H}} \mathrm{H} \times 0.07 \mathrm{FW}$

## Printing Method

Dot-line, thick-film non-impact ceramic thermal printhead.

## Paper Motion

Stepping Motor, Friction Roller, and gear reduction. Paper advance ( 4 dot widths) occurs automatically after printing. A line may be viewed immediately after printing.

## Printing Rate (Max.)

1.1 lines per second regardless of number of printed characters per line.

## Data Transfer Rate

2.2 KHz max. for loading one line of 20 characters

## Printing Paper

Thermal paper 2.31 inches wide $(58,6 \mathrm{~mm})$ with active surface facing away from roll center. Supplied on rolls of 150 feet length ( 45 m ). Approx. 140 feet usable ( 42 m ). Supplied in boxes of 10 rolls, DATEL model number 32-2242572.

## Printout Color

Black characters on white paper.

## Data Capacity

Approximately 8,400 lines (168,000 characters max.) per 140 feet of paper roll.

## Printhead Life

30 million lines typical (random character distribution and usage with DATEL-supplied paper and unmodified printers).

## Mechanism Life

5000 hours, typical

## Maintenance

Periodic cleaning with isopropyl alcohol of mechanism, printhead and roller is suggested for dirt accumulation de-
pending on operating conditions. Printhead design is selfcleaning.

## FRONT PANEL

Power On
Red Light-emitting diode illuminates when power is applied.

## Feed

2 position momentary toggle switch. Actuating either up or down advances paper continuously at 2.9 lines/second or 0.6 inches/second ( $1,5 \mathrm{~cm} / \mathrm{sec}$ ).

## End-of-Paper Indicator

Red LED illuminates when approximately one inch of paper remains (printing automatically stops). DATEL thermal paper features a red "paper low" warning stripe on the last six feet of paper.

## Housing Latch

Rotating "UNLOCK" knob $1 / 4$ turn counter-clockwise frees mechanism from housing and electronics. Knob is pulled out to replace paper roll. This disconnects power to the mechanism and stops printing.

## POWER SUPPLY

Supply Voltage

| APP-20A1: | 105 to 130 VAC (jumper selectable* for 210 to 260 VAC) |
| :---: | :---: |
| APP-20E1: | 210 to 260 VAC (jumper selectable* for 105 to 130 VAC) |
| APP-20J1: | 85 to 105 VAC (jumper selectable* for 170 to 210 VAC) |
| APP-20D1: | +10.5 to +15V dc |
|  | *Jumpers are located in the printer housing and are accessible when the print module assembly is removed |
| Frequency | 47 to 440 Hz |
| Power Consumption |  |
| AC models: | 5 W idling, 17 W average while printing |
| DC models: | 200 mA idling, 1 A average while printing |

## Line Cords

Captive 3 -wire line cords approximately 6 feet ( 2 m ) long supplied with grounding plugs for US (A and J models) or European (E models, 2 prong and gnd. shell). D models supplied with line cord terminating in spade lug connectors.

Fuses
A and J models: 1/2 Amp SLO-BLO
E models: $\quad 1 / 4$ Amp SLO-BLO
D models: $\quad 2$ Amp SLO-BLO
Dimensions: $\quad 0.25^{\prime \prime}$ dia $\times 1.25^{\prime \prime}$ long
3AG type accessible on rear panel

## PHYSICAL/ENVIRONMENTAL

Operating Temperature Range
$0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$
Storage Temperature Range
$-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Paper darkens above $+60^{\circ} \mathrm{C}$ )
Altitude
0 to 10,000 feet (3000 meters)
Relative humidity
$0 \%$ to $90 \%$ (no condensation)

## Acceleration (Non-operating)

$\pm 5 \mathrm{G}, 3$ axes, 0 to 50 Hz

## Weight

AC models: $\quad 4.25$ pounds (with paper roll), $1,93 \mathrm{~kg}$
DC models: $\quad 2.2$ pounds, 1 kg

## MECHANICAL

Housing Outline Dimensions
4.44"W x 2.76 "H x 8.75"D
( $113 \times 70 \times 222 \mathrm{~mm}$ )
Allow an additional $1.5^{\prime \prime}$ for connector hood and cable clearance.

## Bezel Dimensions

5.25"W x $2.82^{\prime \prime} \mathrm{H} \times 0.78^{\prime \prime} \mathrm{D}$
( $134 \mathrm{~mm} \times 72 \mathrm{~mm} \times 20 \mathrm{~mm}$ )
Front Panel Mounting Cutout
4.50 " $\mathrm{W} \times 2.78$ " H
( $115 \mathrm{~mm} \times 71 \mathrm{~mm}$ )
Mounting Method
Using four sets of 4-40 hardware (not supplied) in housing mounting flanges. Mounting bolts are concealed by slideout front panel bezel.

# APP-20A21,D21,E21,J21 Serial Input 20-Column Thermal Printers 

## FEATURES

- Miniature, 20 -column serial input alphanumeric thermal printer inlcudes all interface electronics and power supply
- RS-232-C and 20 mA current loop compatible
- 20 mA current loop input is optoisolated to 300 VRMS, 100 Megohms to eliminate ground loop noise; the APP-20 can be located hundreds of feet from the computer
- Selectable 75 to 9600 Baud Rates with 9/10/ 11-bit character lengths
- Prints full 96-character ASCII set with TALL and condensed printing modes.
- Jumper or logic selectable inverted (TEXT) printing or normal (LISTER) printing
- Available with dual $115 / 230$ VAC, 100 VAC, or +12 V dc power supply
- 4.25 LB feather weight (DC version only 2.2 LB). 1.2 lines per second ( 72 lines per minute) in "Paper Saver" mode
- Quiet, inkless, virtually maintenance-free


## GENERAL DESCRIPTION

The APP-20 prints the full ASCII character set of 96 upper and lower case letters, numerals, punctuation, etc. in 20 columns across $2-15 / 16^{\prime \prime}(58,6 \mathrm{~mm})$ wide thermal paper. A dot-line thermal print head forms $5 \times 7$ dot matrix characters which are 0.11 inches $(2,8 \mathrm{~mm})$ high. The print rate in "Paper Save" mode is 1.2 lines per second ( $1 / 2$ height characters continously) regardless of the number of characters printed per line. A 130 foot roll of thermal paper allows almost 16,850 lines to be printed at 10.8 lines per inch ( 4,2 lines/ cm ) spacing (in PAPER SAVER MODE).

The internal control microprocessor of the APP-20 offers special printout features which would be impossible with a conventional mechanical printer. One of the most striking features is the inverted text printout mode. In this mode, the printout appears to be upside down with respect to the front panel. However, when the paper is torn off and inverted, the last line printed is at the botton as normal text would be. In fact, the APP-20 may be mounted with its front panel facing upwards for text printing applications. In these applications, the APP-20 is a text printer, like a teleteypewriter. In normal applications, the APP- 20 prints the last line at the top (Lister Mode). This mode is commonly used in printing data logger applications. Since the Text and Lister Modes are pin selectable, users may combine inverted text with normal listings on the same printout.

Other programming features are either data-coded or pin selected. These include extended or reduced height characters, form feed, horizontal tab, and backspace.


For a ruggedized version of the APP-20, suitable for mobile applications, see the APP-M20

Extended and reduced height characters are standard. There are four character heights available. They are: Normal ( $0.115^{\prime \prime} \mathrm{H} \times 0.08^{\prime \prime} \mathrm{W}$ ), TALL ( 0.165 "H x 0.08"W), Paper Saver ( 0.065 "H x 0.08"W) and Extended Paper Saver ( 0.090 "H x 0.08 "W). Normal and TALL characters can be mixed on the same line, with the TALL characters being used to accent words, phrases or numbers. Paper Saver and Extended Paper Saver character heights can be mixed together on a single Ine in the same manner as the TALL and Normal character size combination and achieve the same effect, but because of their reduced height, substantially less paper is used. An additional benefit to reduced character height printing is a slight increase in the print rate and the optical density of the printout. This is particularly useful in printing data logger applications where the printer is left unattended for extended periods of time and running out of paper would be a serious problem.

A form feed (FF) character advances the paper 11 character lines to separate adjacent records, and a horizontal tab (HT) command indexes input data to print in columns 1, 4, 9 and 15 for tabular data.

The AC power supply used in the APP-20A21 and APP20E21 is a dual-voltage type ( $115 / 230 \mathrm{VAC}$ ) so that OEM's need to stock only one model (either U.S.A. or European line cords are supplied). Jumper plugs, located internally, select either 115 or 230 VAC, $47-400 \mathrm{~Hz}$. They can be accessed when the print module assembly is pulled out of the housing as in the paper loading procedure. Also available are 100 VAC (J21) and +12 V dc (D21) versions.

Power consumption is 5 watts at idle and averages 17 watts while printing with an occasional 24 watt peak.

The APP- 20 may be operated at $-20^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ and may be stored at $-45^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (The paper will begin to darken after several days of exposure to temperatures exceeding $+60^{\circ} \mathrm{C}$.

## FUNCTIONAL SPECIFICATIONS

## (Typical at $+25^{\circ} \mathrm{C}$ unless noted)

## PRINTOUT

## Number of Columns 20

## Characters Printed

All upper and lower case ASCII letters, numbers, punctuation, and special symbols shown in the ANSI X3.4-1977 specification.

Printing Format 5 columns $\times 7$ row dot matrix.

| Character Size <br> Tall $\quad 0.165^{\prime \prime} \mathrm{H} \times 0.08$ "W |  |
| :---: | :---: |
| Tall. | $\begin{gathered} \cdots . .0 .165 \mathrm{H} \mathrm{H} \times 0.08^{\mathrm{N}} \mathrm{~W} \\ (4,2 \times 2 \mathrm{~mm}) \end{gathered}$ |
| Normal | $\begin{aligned} & \cdots .0 .15{ }^{\prime \prime} \mathrm{H} \times 0.08^{\mathrm{N}} \mathrm{~W} \\ & (29 \times 2 \mathrm{~mm}) \end{aligned}$ |
| Extended Paper Saver..... 0.090"H x 0.08"W |  |
|  | (2,3 mm $\times 2 \mathrm{~mm}$ ) |
| Paper Saver | .. 0.065 "H x 0.08"W |
|  | $(1,7 \mathrm{~mm} \times 2 \mathrm{~mm})$ |

Character Spacing (Horizontal)
Approximately 9 characters $/ \mathrm{in}(3,5 / \mathrm{cm})$


## Printing Method

Dot-line, non-impact thermal printhead.

## Paper Motion

Stepping Motor, Friction Roller, and Gear Reduction. Paper advance ( 4 dot lines) occurs automatically after printing. A line is visible immediately after printing.

```
Print Rates
\begin{tabular}{cl} 
Tall................................ 0.90 lines \(/ \mathrm{sec}\). \\
& 54 lines \(/ \mathrm{min}\). \\
Normal........................... 1.05 lines \(/ \mathrm{sec}\). \\
& 63 lines \(/ \mathrm{min}\). \\
Extended Paper Saver..... 1.00 lines \(/ \mathrm{sec}\). \\
& 60 lines \(/ \mathrm{min}\). \\
& \\
Paper Saver................... 1.20 lines \(/ \mathrm{sec}\). \\
& 72 lines \(/ \mathrm{min}\).
\end{tabular}
Line Feed Cycle Times
    Tall............................... }680\textrm{mS
    Normal....................... }370\mathrm{ mS
    Extended Paper Saver..... 340 mS
    Paper Saver................. }250\textrm{mS
```


## Printing Paper

Thermal paper 2.31 in . $(58,6 \mathrm{~mm})$ wide with active surface
facing away from roll center. Supplied on rolls 130 feet long (approximately) in boxes of 10 rolls (Datel PIN 32-2242572)

## Printout Color

Black printout on white paper.

## Data Capacity

Based on a roll length of 130 feet, the approximate data capacities/character size are:
Tall............................ 6,550 lines/130' roll
Normal..................... 8,425 lines/130' roll
Extended Paper Saver... 13,260 lines/130' roll
Paper Saver................ 16,850 lines/130' roll

Note: These figures represent the maximum number of lines/roll for each character size. The mixing of character sizes either on the same line or on a line by line basis will affect the accuracy of these figures.

## Printhead Life

30 million lines (random character distribution and usage with DATEL-supplied paper and unmodified printers).

## Mechanism Life

5000 hours of actual use minimum.

## Maintenance

Periodic cleaning with clinical grade isopropyl alcohol of the printhead and roller is recommended for dirt accumulation depending on operating conditions.

## FRONT PANEL CONTROLS AND INDICATORS

## Power ON

Yellow light-emitting diode illuminates when power is applied.

## End Of Paper

A red light-emitting diode illuminates when the paper supply has one inch remaining, and the printing has stopped. Datel thermal paper features a red "paper low" warning stripe on the last six feet of paper.

## Paper Feed/Self-Test Switch

A two position momentary action toggle switch.
To activate the Paper Feed Function, lift the switch lever to the up position and hold it until the desired amount of paper is fed - then release it.
To activate the Self-Test function, depress the switch lever to the down position and release it. The printer will begin printing the full 96 ASCII character set. This will continue until the Self-Test mode is manually cancelled by lifting the toggle switch to the Paper Feed position and holding it there until a blank paper feed occurs, then release it. If Self-Test is invoked again without first removing power from the printer (which will reset the pattern back to the beginning), the pattern displayed will be continued from where it left off previously.

## Housing Latch

Rotating "UNLOCK" knob $1 / 4$ counter clockwise frees mechanism from housing and electronics.

| POWER SUPPLY |  |
| :---: | :---: |
| Supply Voltages |  |
| APP-20A21: | 105 to 130 VAC (jumper selectable* for 210-260 VAC) |
| APP-20E21: | 210 to 260 VAC (jumper selectable* for 105-130 VAC) |
| APP-20J21 | 85 to 105 VAC (jumper selectable* for 170-210 VAC) |
| APP-20D21: | +10.5 to +15 V dc |
|  | *Jumpers are located in the printer housing and are accessible when the print module assembly is removed. |
| Input Frequency Range | 47 to 440 Hz |
| Power Consumption |  |
| AC models. | 5 watts at idle, 17 watts avg. during printing. |
| DC models. | 360 mA at idle, 1.2 Avg. while printing. |

Note: The APP-20D21 (and APP-M20D21) will operate off a typical 3 A (min.) linear regulated general purpose power supply having transient tolerance of 10 A for 10 mS . If the supply is not exclusively for use with the APP-20, a larger unit is required because line disturbances may occur.

| Line Cords AC models... <br> DC models... | Captive 3-wire line cord approximately 6 feet (2m) long supplied with grounding plug for US (A and J models) or two prongs and ground shell for European ( E and V models). MOLEX ${ }^{\circledR}{ }^{\circledR}$ 03-09-1094 housing with MOLEX ${ }^{\circledR}$ 02-09-1118 crimp-on female terminals (sockets). |
| :---: | :---: |
| Fuse |  |
| AJ models.....................1/2 amp SLO-BLO |  |
| E models.......................1/4 amp SLO-BLO |  |
| D models....................... 2 amp SLO-BLO |  |
| 3AG type, dimensions......... 0 . | $.25^{\prime \prime}$ dia. $\times 1.25^{\prime \prime}$ long, mountd on printer housing rear panel. |

## PHYSICAL/ENVIRONMENTAL

Operating Temperature Range $-20^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$

## Storage Temperature Range

$-45^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Warning: The paper will begin to darken after several days of exposure to temperatures exceeding $+60^{\circ} \mathrm{C}$ ).

Altitude 0 to 10,000 feet (3048 meters)
Relative Humidity $0 \%$ to $90 \%$ (no condensation)
Acceleration (Non-Operating) $\quad+5 \mathrm{G}, 3$ axes, 0 to 50 Hz

## Weight

AC models:................. $4.25 \mathrm{lbs}(1.9 \mathrm{~kg})$, paper in-
cluded
DC models:................. $2.2 \mathrm{lbs}(1 \mathrm{~kg})$, paper included

## Housing Outline Dimensions

4.44 "W x 2.76 " $\mathrm{H} \times 8.75$ " $^{\text {D }}$ ( $113 \times 70 \times 222 \mathrm{~mm}$ )
*Allow an additional 1.5 " for connector hood and cable clearance.

## Bezel Dimensions

5.25 "W x 2.82 "H x 0.78"D ( $134 \times 72 \times 20 \mathrm{~mm}$ )

Front Panel Mounting Cutout
4.50 "W x 2.78 "H x ( $115 \times 71 \mathrm{~mm}$ )

## Mounting Method

Using 4 sets of 4-40 hardware in printer housing mounting flanges. Mounting bolts are concealed be the bezel attached to the slide out print module assembly.

## Interface Type

Serial asynchronous 20 mA current loop or RS-232-C compatible.

## Input Data Rates

The following data rates, which are selectable at the rear connector by either jumpers or TTL logic levels, are supported: $75,110,150,300,600,1200,2400,4800,9600$.

## Word Length

Automatic word length recognition is standard. Word lengths of 9,10 and 11 bits consisting of the following are supported:
A. 1 Start bit always
B. 7 or 8 data bits
C. Parity or no parity (parity adds 1 bit, no parity adds 0 bits)
D. 1 or 2 stop bits

Note: 8 data and one parity are not allowed.

| Data <br> "1" (MARK) | Current Loop: 20 mA nominal <br> (15 to 25 mA$)$ |
| :---: | :--- |
|  | RS-232-C: -3 to -15 V |
|  |  |
| "0" (SPACE) | Current Loop: 0 mA nominal <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> drop to to "1" Isolation: 300 <br> Vrms, 100 Megoms |

RS-232-C: +3 to +15 V (refer to EIA spec. for further information)

## Input Logic Levels

All connections are compatible with DTL/TTL and TTL-LS levels. CMOS 4049 buffers may also be used. Outputs can drive 2 TTL loads, min.
All logic inputs include internal pullup resistors and may be floated for the positive level, and tied to signal GND (pin 7) for low level. All inputs are level sensitive; risetime is not critical.

$$
\begin{array}{ll}
\text { Exceptions: } & \begin{array}{l}
\text { Tall character control (pin 8) floats to } \\
\text { ground via a 2K ohm resistor. Tall } \\
\text { character control (pin 9) has a 1K ohm } \\
\text { pullup and may not be driven by type } \\
\\
\\
4049 \text { CMOS. }
\end{array} .
\end{array}
$$

## APP-20A3,E3,J3,D3 IEEE-488 Bus Compatible 20-Column Thermal Printer

## FEATURES

- Complete 20 -column panel-mount printer with IEEE-488 interface and power supply built in
- Full 96 -character ASCII set, TALL character mode, inverted printing option
- Fast 1.1 lines/second
- Quiet, inkless, virtually maintenance-free
- Light-weight and compact; only 4.25 lbs (AC version), 2.2 lbs (dc version)
- Available with dual $115 / 230$ VAC, 100 VAC, or +12 V dc power supply


## GENERAL DESCRIPTION

The APP-20A3/E3/J3/D3 is a miniature 20 -column panelmount alpha-numeric thermal printer with complete power supply and interface electronics to accept data using the IEE-488 Standard General Purpose Instrument Bus (GPIB). The APP-20 functions as a Listen Only device with its own user-selectable 5-bit My Listen Address (MLA). While sharing a party-line 488 Instrument Bus, unique addressed messages can be sent to only the selected APP-20 or to groupes of remotely-addressed APP-20's.

The APP-20 prints the full ASCII character set of upper and lower case letters, numerals, punctuation, etc. in 20 columns across $25 / 16^{\prime \prime}$ wide ( $58,6 \mathrm{~mm}$ ) thermal paper. A dotline thermal printhead forms $5 \times 7$ matrix characters which are 0.11 inches ( $2,8 \mathrm{~mm}$ ) high. The printing rate is 1.1 lines per second regardless of the number of characters printed and a 150 foot roll of thermal paper prints almost 9,000 lines of data ( 180,000 characters max.) at 5 lines per inch (2 lines/cm) spacing.

The internal control microprocessor of the APP-20 offers special OEM programming features which would be impossible with a conventional mechanical printer. Perhaps the most striking feature is the inverted text printout mode. In this mode, printing appears upside down from the front panel. However, when the paper is torn off and inverted, the last line printed is at the bottom as normal text would be. In fact, the APP-20 may be mounted with its front panel horizontal (facing upward) for text printing applications. In these applications, the APP-20 is a text printer, like a teletypewriter. In the normal front-panel application, the APP20 prints the last line at the top (Lister mode). This mode is commonly used in printing data logger applications. Since the Text and Lister Modes are pin-selected, users may combine inverted text with normal listings in the same printout.

Other programming features are either data-coded or pinselected (see specifications). These include double-height characters, single-character printing, form feed, horizontal tab, backspace, delete, and selected data polarity.


Extended-height characters are used for emphasis and may be intermixed on one line with regular height characters.

A form feed (FF) character advances the paper 11 lines to separate adjacent records and a horizontal tab (HT) command indexes input data to print in columns 4, 9, and 15 for tabular data. The AC power supply used in the APP-20A3 and APP-20E3 is a dual voltage type (115/230 VAC) so that OEMs need to stock only one version. Power consumption is 5 watts at idle and averages 17 watts while printing. Also available are 100 VAC and +12 V dc models (J3, D3)

The printer may be operated at $+10^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$.

For a ruggedized version of the APP-20, suitable for mobile applications, see the APP-M20.

FUNCTIONAL SPECIFICATIONS
(Typical at $+25^{\circ} \mathrm{C}$ unless noted)
GENERAL
Function.
The APP-20 prints alphanumeric information on internal roll paper from externally supplied ASCII character codes.


| Maintenance | Periodic cleaning with isopropyl alcohol of mechanism, printhead and roller is suggested for dirt accumulation depending on operating conditions. Printhead design is self-cleaning. |
| :---: | :---: |
| FRONT PANEL Power On. | Red Light-emitting diode illuminates when power is applied |
| Feed | 2 position momentary toggle switch. Actuating either up or down advances paper continuously at 2.9 lines/second or 0.6 inches/second ( $1,5 \mathrm{~cm} /$ sec ). |
| End of Paper Indicator. | A red light emitting diode illuminates when the paper supply has one inch remaining. DATEL thermal paper features a red "paper low" warning stripe on the last six feet of paper. |
| Housing Lat | Rotating "UNLOCK" knob $1 / 4$ turn counter-clockwise frees mechanism from housing and electronics. Knob is pulled out to replace paper roll. This disconnects power to the mechanism and stops printing. |
| POWER SUPPLY <br> Supply Voltage <br> APP-20A3. |  |
|  |  |
|  | 105 to 130 VAC (jumper selectable* for 210-260 VAC) |
| APP-20E3. | .210 to 260 VAC (jumper selectable* for 105-130 VAC) |
| APP-20J3...........APP-20D3 $\ldots \ldots \ldots \ldots \ldots$ | 85 to 105 VAC (jumper selectable* for 170-210 VAC) |
|  | APP-20D3............. +10.5 to +15 V dc |
| *Jumpers are located in the printer housing and are accessible when the print module assembly is removed |  |
| Frequency $\qquad$ 47 to 440 Hz Power Consumption |  |
| AC models:...... | 5 W idling, 17 W average while printing |
| DC models: | 200 mA idling, 1 A average while printing |
| Line Cords | . Captive 3-wire line cords approximately 6 feet ( 2 m ) long supplied with grounding plugs for US (A and J models) or European (E models, 2 prong and ground shell) |
| Fuses ${ }^{\text {a }}$, models: $1 / 2$ Amp SLO-BLO |  |
|  |  |
| E models: ............ 1/4 Amp SLO-BLO |  |
| D models:.............. 2 Amp SLO-BLO |  |

Periodic cleaning with isopropyl alcohol of mechanism, printhead and roller is sugdepending on operating conditions. Printhead design is self-cleaning.

Red Light-emitting diode illuminates when power is ap2 position momentary toggle switch. Actuating either up or down advances paper continuously at 2.9 lines/second or 0.6 inches/second ( $1,5 \mathrm{~cm} /$ A red light emitting diode illuminates when the paper supply has one inch remaining. DATEL thermal paper feaing ared paper low of paper.
Rotating "UNLOCK" knob 1/4 turn counter-clockwise frees electronics. Knob is pulled out to replace paper roll. This disconnects pow to the mechanism and stops printing.


# APP-48A1, E1, J1, D1 Byte-Parallel Input 48 Column Thermal Printer 

## FEATURES

- Complete 48-column panel-mount printer with byte-parallel Centronics-compatible data electronics and power supply built-in.
- Prints full 96-character, upper and lower case ASCII alphanumerics. Includes 2nd
 symbols, mathematical operators.
- Thermal printhead, $5 \times 7$ dot matrix, few moving parts for OEM reliability. No ink, no ribbons, no hammers, no mess!
- Prints inverted text (like a TTY) under data-coded control. Last line printed at bottom of text.
- Internal microprocessor includes 1-line, 48-column data register.
- 6 pound mini-lightweight.
- Prints up to 72 lines per minute.
- Choice of $100 / 115 / 230$ VAC or 12 V dc power supplies.


## GENERAL DESCRIPTION

The APP-48 A1, E1, D1, J1 series is a miniature, panelmounting 48-column alphanumeric printer with quiet, inkless thermal printing and complete, internal byte-parallel data electronics and power supply. The 8 -bit parallel data signals are directly compatible with the universally-accepted Centronics Interface standard which uses an asynchronous 3wire handshake.

This interface is ideal for connection to popular microprocessors through Peripheral Interface (PIA/PIO) parallel port LSI integrated circuits. A conventional 25-pin D-connector is mounted on the APP-48 A1's rear panel for connection to a host computer data source.

The APP-48 is designed as a miniature, panel-mounting printing RO data terminal for applications in test and measurement, instrumentation, analytical instruments, diagnostic test systems, custom automatic test equipment and microcomputer development systems.

Besides the 8-bit parallel interface, the APP-48 is also available with full serial RS-232-C/20 mA loop interfaces and a byte-parallel IEEE-488 GPIB interface BUS. DATEL also manufactures a 20-column APP-20 mini-thermal printer with choice of parallel, serial or IEE-488 interfaces. A sevencolumn numeric full-parallel BCD thermal printer is also available as model DPP-Q7.

The printing technology on the APP-48 uses a quiet OEMrugged thermal $5 \times 7$ dot matrix method with no ink ribbons, platens, hammers or ink mess. Only two moving parts are used to provide very long life and high reliability.


For a ruggedized version of the APP-48, suitable for mobile applications, see the APP-M48.

The internal microprocessor controls the data electronics, printhead and motor drivers. Data-coded control characters (STX/ETX) allow inverted printout for text applications so that the last line will appear either at the top or bottom of the printout. Normal data entry uses standard 96 -character ASCII-encoded alphanumerics. SO/SI data-coded control characters map the input ASCII coding into a second set of 96 characters stored in a type 2716 Programmable Memory.

The lightweight 6 pound ( $2,7 \mathrm{~kg}$ ) APP-48 mounts through a 8.40"W X 2.92"H (213, $4 \times 74,2 \mathrm{~mm}$ ) front panel cutout with four screws. A choice of power supplies are available: $100 \mathrm{VAC}, 115 \mathrm{VAC}, 230 \mathrm{VAC}$, or 12 V dc. For AC units, power consumption is 40 watts printing, 12 w idle; DC units average 1.5A while printing, 0.7 A idle. The operating temperature range is 0 to $+50^{\circ} \mathrm{C}$.

|  | ORDERING GUIDE |
| :--- | :--- |
| MODEL | DESCRIPTION <br> APP-48A1 <br> Printer with 115/230 VAC (XfmR, USA line <br> cord, 115V wired. |
| APP-48-E1 | Printer with 115/230 VAC XfmR, European <br> line cord, 230V wired. |
| APP-48J1 | Printer with 100 BAC XfmR, USA line cord. |
| APP-48D1 | Printer with +12VDC Power. |
| 32-2242568 | Box of 10 paper rolls, black image. |
| 33-8193205 | Printer Stand Kit. |
| APP-TR5A | Take-up Reel/Rewind Accessory, 115 VAC <br> powered. |
| APP-TR5E | Take-up Reel/Rewind Accessory, 230 VAC <br> powered. |
| APP-TR5D | Take-up Reel/Rewind Accessory, +12V dc <br> powered. |
| 58-2079130 | Spare Mating DB-25S Connector (1 sup- <br> plied) |

## FUNCTIONAL SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$ unless noted)

## PRINTOUT

Number of Columns 48
Characters Printed
96-character set per ANSI X3.4-1977 specification. A second 96 -character is accessed by SO/SI control.

Printing Inversion Selectable using STX/ETX control characters (may not be intermixed on the same line)

Printing Format 5 dot columns $\times 7$ dot row matrix per character.

Line Spacing
0.164 inch ( $4,2 \mathrm{~mm}$ ) line to line. Approximately 6 lines per inch.

Printout Width (48 columns)
4.77 inches ( $121,2 \mathrm{~mm}$ )

Character Size
0.070 " $\mathrm{W} \times 0.110^{\prime \prime} \mathrm{H}(1,8 \times 2,8 \mathrm{~mm}$ )

## Printing Rate

1.2 lines/second maximum. Depends on data loading period and printing period. Data Loading Period equals $110 \mu \mathrm{~S}$ minute per character. Printing period equals 750 mS minute per line.

## Printing Paper

Thermal paper 5 inches ( 127 mm ) wide by 150 foot ( 45 m ) rolls. A red stripe appears when approximately 10 feet of paper remain. User-supplied paper must detach from the roll.

## Data Capacity

Approximately 11,000 lines in 150 feet usable per roll.
Printhead Life
30 million characters with random data and DATEL-supplied paper.

Mechanism Life
5000 hours in non-hostile applications.

| DATA CODED FUNCTIONS |  |  |
| :---: | :---: | :---: |
| Character | Meaning | Hex Code |
| Nul | Null, ignored | $\varnothing \varnothing$ |
| BS | Backspace, delete previous character, decrement column address counter toward the left | $\varnothing 8$ |
| SO | Map input data to 2nd 96character set, mixable within a line. | $\varnothing E$ |
| SI | Rese to normal ASCII character set, mixable within a line. | $\varnothing F$ |
| STX | Change to inverted (text) printing. Not mixable within a line. | Ø2 |
| ETX | Change to non-inverted (lister) printing. Not mixable within a line. | $\varnothing 3$ |
| HT | Tab successively to columns 9, 17, 25, 33. | $\varnothing 9$ |
| LF | Feed one line, no print, no data register change. | $\varnothing$ A |
| FF | Advance 11 lines, no register change. | $\varnothing \subset$ |
| CR | Print register contents, advanceone line, clear register. Requires 750 mS during which input data may not be loaded. LF is not required LF will be ignored in the sequence CR, LF. Loading of 48 characters and/or spaces will automatically start printing. | $\varnothing D$ |
| DEL | Decrement column address to the left, clear that data register, load a rubout obliteration pattern and increment column address to the right. | 7F |
| NOTE: | Data is loaded starting at the | margin. |

## POWER SUPPLY

## Required Power

APP-48A1..................... 105 to 130 VAC @ 47 to 440 Hz , jumper-selectable* for 210 to 250 VAC. Includes USA-style power cord.

APP-48E1.................... 210 to 250 VAC @ 47 to 440 Hz , jumper-selectable* for 105 to 130 VAC. Includes European-style power cord.

APP-48J1...................... 100 VAC @ 47 to 440 Hz . Includes USA-style power cord.

APP-48D1 $\qquad$ +10.5 to 15 V dc. Line cord with spade lugs included (black = +12 V dc , white $=12 \mathrm{~V}$ dc return, green = ground).

* Jumpers are located at the top rear of the power regulator board.


## CONSUMPTION

## AD models

40 watts max printing, 12 watts max idling
DC model
1.5A printing (average), 0.7 amps idling

FUSES

A1, J1 Models.
1 amp

E1 Model. $1 / 2 \mathrm{amp}$

D1 Model. 3 AG 5A SLO-BLO

## PHYSICAL

## Operating Temperature Range

 0 to $+50^{\circ} \mathrm{C}$
## Storage Temperature Range

$-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ without paper. Warning: The paper darkens after long exposure above $+60^{\circ} \mathrm{C}$.

## Outline Dimensions 8.20"W X 3.25"H X 8.14"D (208,3 X 72,1 X 206,8 mm)

## Bezel Dimensions

 9.25 "W X 3.25 "H X 0.75 " Thick (235,0 X 82,6 X 19,1 mm)Front Panel Mounting Cutout 8.40 "W X $2.92^{\prime \prime} \mathrm{H} 213,4 \times 74,2 \mathrm{~mm}$ ) requiring 4 \#8 mounting bolts.

Connector Type
DB-25P mounted on rear panel ( 25 pint D connector). Mates to a supplied DB-25S connector (DATEL P/N 582079130).

Humidity
$10 \%$ to $90 \%$, non-condensing

## Weight

6 pounds (no paper) 2,7kg)
Paper Roll
$0.7 \mathrm{lb}(0.3 \mathrm{~kg})$

# APP-48A2, E2, J2, D2 Serial Input 48-Column Thermal Printers 

## FEATURES

- Complete 48-column panel-mount printer with full serial data electronics and power supply built in.
- Accepts standard RS-232-C input at 110 to 9600 baud; also provides optoisolated 20 mA current loop input for operation hundreds of feet from the data source.
- Prints full $96-c h a r a c t e r, ~ u p p e r ~ a n d ~ l o w e r ~ c a s e ~$ ASCII alphanumerics. Includes a second 96character set of special figures, currency symbols, European punctuation, mathematical operators, Greek letters.
- Dot-line thermal printhead, few moving parts for OEM reliability.
- Prints inverted text like a TTY under software control. Last printed line is at bottom of text.
- Internal microprocessor includes 1-line, 48column data buffer. Optional 132 character buffer (APP-48_4) permits continous data input.
- Prints up to 72 lines per minute.
- 6-pound ( 2.7 kg ) mini-lightweight.
- Choice of $100 / 115 / 230$ VAC or +12 V dc power supplies.


## GENERAL DESCRIPTION

Datel APP-48 panel-mount alphanumeric thermal printer highlights half a decade of thermal printer experience and leadership. Beginning in 1975 Datel pioneered the concept of including all data and power supply electronics inside the miniature housing.

The non-moving thermal printhead technology employed today in the APP-48 obsoletes ink printers with their twirling printwheels banging hammers and internal mess due to ink ribbons or platens.

The APP-48 accepts full serial input which has been formatted into 10 or 11-bit packed ASCII characters and is driven to either 20 mA loop or RS-232-C data levels. One printable line (up to 48 columns) of input data is stored in an internal input register. Data input is then halted briefly ( 750 mS ) while the APP-48 drives the thermal printhead elements and advances to the next line after printing. The character is formed in a 5 column by 7 row dot matrix on speciallycoated, thermally sensitive paper measuring 5 inches


For a ruggedized version of the APP-48, suitable for mobile applications, see the APP-M48
( 127 mm ) wide. Input data may be accepted at switchselected data rates from110 to 9600 baud. Commonly used with teletypewriters, computer serial I/O ports and data terminals.

With the optional 132-character FIFO buffer installed (APP48_4), the printer wil accept continuous full serial input at 110 baud (11-bit word length) or 300 baud (10-bit word length).

The 20 mA current loop data input is optoisolated so that common mode noise is rejected. Also the APP-48 may be operated at lower baud rates many hundreds of feet from the data source using only voice grade telephone wire.

The RS-232-C inputs include Request-To-Send and Data-Terminal- Ready standard control signals to synchronize start-stop data transfer from a remote source. A rear-panel DIP switch set selects the data baud rate, input format and other parameters.

The APP-48 prints the full 96 -character set of standard ASClI characters. A second 96 -character alphanumeric data set is stored in internal memory. This set may be accessed by transmitting the shift out control code (SO) before loading the next character. Shift in (SI) restores the normal 96character ASCII set. The second set includes special figures, currency symbols, mathematical operators, European punctuation, Greek letters, etc.

The STX/ETX control codes change the mode to inverted printing where the last record is at the bottom of the text when viewed normally. In this mode the APP-48 may be mounted with its panel horizontal with printout feeding upwards like a teletypewriter. Under software control, lines may be alternated between lister (normal) and text (inverted) print modes.

The print mechanism of the APP-48 consists of a stationary dot-line thermal printhead, Software-controlled stepping motor and cogged belt/print roller drive. The lightweight 6 pound ( 2.7 kg ) APP-48 mounts through a 8.40 "W X 2.92 " H ( $213.4 \times 74.2 \mathrm{~mm}$ ) front panel cutout with four screws. A 3pronged line plug is captive to the internal AC power supply which is available as 115,230 , or $100 \mathrm{VAC}, 47$ to 440 Hz Power consumption is 40 watts maximum during printing and 12 watts while idling or accepting data. The printer is also available with $\mathrm{a}+12 \mathrm{~V}$ dc power supply. The dc version draws 1.5 amps while printing, 0.7 amps idling. The overall dimensions of the APP-48 are 8.12"W X 2.84"H X 8.32"D $(206,3 \times 72,2 \times 211,3 \mathrm{~mm})$. The operating temperature range is 0 to $+50^{\circ} \mathrm{C}$ and the front bezel measures $9.25{ }^{\prime \prime} \mathrm{W} \mathrm{X}$ 3.25 "H X 0.75 " thick ( $235,0 \times 82,6 \times 19,1 \mathrm{~mm}$ )

## SPECIFICATIONS,

(Typical at $+25^{\circ} \mathrm{C}$ unless noted)

## PRINTOUT

## Numbers of Columns 48 <br> Characters Printed

96-character set upper and lower case ASCII letters, numbers, punctuation per ANSE X3.4-1977 Specification. A second 96 -character set is accessible by transmitting the ASCII Shift Out (SO) character. This second set consists of European characters, mathematical symbols, Greek letters, some graphics symbols, monetary symbols, and others. The original ANSI X3.4 set is restored using the Shift in (SI) control character.

Printout Inversion.Character-lines may be printed out inverted with STX and ETX control characters. (Note: Normal and Inverted Text may not be intermixed on the same line)
Printout Format... 5 dot columns by 7 dot row matrix per character.
Printout Color.... Black characters on white paper.
Line Spacing........ 0.164 inch ( $4,2 \mathrm{~mm}$ ) line to line. Approximatelyu 6 lines per inch.

## Vertical Spacing

Between Characters 0.1 inch ( 2.5 mm )
Printout Width
(48 columns)....... 4.77 inches $(121,2)$
Character Size..... 0.070"WX0.110 H (1,8 X 2.8 mm )
Printing Method.... Dot-line, non- impact inkless ceramic thermal printhead.
Printing Rate....... Up to 72 lines per minute. (1.2 lines per second) at highest 9600 baud rate, regardless of the number of characters printed per line. The time required to print each line is:


Printing Paper...... Thermal paper 5 inches (127 mm ) wide $X 150$ foot ( 45 m ) rolls. Supplied only in boxes of 10 rolls. Reorder part no. 3322422568. A red warning strip is displayed on the paper when approximately 10 feet of paper remain*.
Data Capacity...... Approx. 11,00 lines in 150 feet usable per roll.
Printhead Life...... 30 million characters typical with random characters and Datel 332242568 paper rolls.
Mechanism Life.... 5,000 hours, typical in nonhostile environments.
*For users fabricating their own paper rolls, the end of the paper must detach from the core when paper is exhausted.

## INTERFACE

Interface Type..... Full serial asynchronous either with or without data loading handshake controls.

Input Data Rate.... A rear panel DIP switch set selects one of the following data baud rates:

| 110 | 1200 |
| :--- | :--- |
| 150 | 2400 |
| 300 | 4800 |
| 600 | 9600 |

Note: The external data source must either halt or pad nulls during the 750 mS print and advance cycle. Continuous data input at 110 or 300 baud is possible when the 132 character FIFO buffer option is installed (OAPP-48_4).

Data Format......... Selectable 10 or 11 bits per character. 7 or 8 data bits, odd, even or no parity. 1 or 2 stop bits.

## Electrical Data Inputs

Two inputs, EIA RS-232-C or 20 mA corrent loop on separate pin sets on the rear panel DB-25P data connector. A Request to Send output (RS-232-C circuit CA, pin 4) and Data Terminal Ready output (RS-232-C circuit CD, pin 20) are provided. (Note: The logic polarity of Requst to Send is Switch Selectable)

CD, pin 20) are provided. (Note: the logic polarity of Request to Send is switch selectable)

Self Test
An internal rotating 96-character ASCII set may be printed using two external jumpers from pin 25 to pin 7 (ground) and from pin 2 to 3.
Data Coding Levels
Current Loop* RS-232-C
"1"
(Mark) 20 mA nom -3 to -15V
" 0 "
(Space) 0 mA nom +3 to +15 V

* $10^{5}$ Megohms resistance, 1500 V dc isolation.


## DATA-CODED FUNCTIONS

Character meaning Hex. Octal
NUL Null, ignored 00 000
BS Backspace delete 08010

| previous character |  |  |
| :--- | :--- | :--- |
| Shift Out. Maps | OE | 016 |

input data into the
2nd 96-character
(non-standard set)
SI Shift In. Reset into OF 017
ASCII data set
Note1 SO and SI may be transmitted before each character. If SO or SI are not sent, printer will remain in last character set status. Pow-er-on reset selects the ASCII character set.
Note 2 Backspace decrements the column address counter loads a space character, and leaves column counter, decremented The recommended procedure to clear a line of any length before printing is to load 48 backspaces.


* A full input register will also automatically start the printing cycle


## FRONT PANEL

Power On $\qquad$ Yellow Light Emitting Diode (LED) iluminates when power is applied. Note: Since most users will connect the APP-48 through a master system power on-off switch. There is not spearate power on-off switch on the APP48.

Feed
. Momentary pushbutton switch (Note 1) advances paper as long as it is depressed. (Note 2)
End of Paper........ Red LED illuminates when approx. one inch of paper is remaining and disables further printing until paper is renewed. A red warning stripe appears on paper before the LED illuminates. (Note 2)
Note: 1 A line will finish printing if Feed is depressed while executing the print and advance cycle.

Note: 2 Feed and End of Paper functions cause Request to Send to go false to inhibit the data transmitter.

## POWER SUPPLY

| Required Power |  |
| :---: | :---: |
| APP-48A2........ | 105 to 30VAC @ 47 to 440 Hz , jumper-selectable * for 210 to 250 VAC. Includes USA-style power cord. |
| APP-48E2. | 210 to 250 VAC @ 47 to 440 Hz , jumper-selectable* for 105 to 130 VAC. Includes Europeanstyle power cord. |
| APP-48J2. | 100 VAC 47 to 440 Hz . Includes USA-style power cord. |
| APP-48D2. | .+10.5 to 15 V dc. Line cord with space lugs included (black = +12 V dc, white $=12 \mathrm{~V}$ dc return, green $=$ green ) . |

*Jumpers are located at the top rear of the power regulator board.

## Consumption

AC Model................ 40 watts max printing, 12 watts
max idling.
DC Model................ 1.5 A printing (avg), 0.7 amps
idling.

Fuses
AC Models.............. 115 and $100 \mathrm{VAC}, 1 \mathrm{amp}$
$230 \mathrm{VAC}, 1 / 2 \mathrm{amp}$
DC Model................ 3 AG, 5A SLO-BLO

## PHYSICAL



## ORDERING INFORMATION

MODEL

APP-48A2

APP-48E2

APP-48J2

APP-48D2
APP-48_4

33-2242568
$58-2079130$
33-8193205

APP-TR5A

APP-TR5E

APP-TR5D

## DESCRIPTION

Printer, 115/230 VAC (115 VAC wired), 47-440 Hz, USA Plug Printer, 115/230 VAC (230 VAC wired), $47-440 \mathrm{~Hz}$, European Plug
Printer, 100 VAC, $47-440 \mathrm{~Hz}$, USA Plug
Printer, +12V dc Power
Printer with optional 132character data buffer (specify desired power supply).
Box of 10 thermal paper rolls (150 feet per roll) Spare Mating DB-25S Data Connector (1 supplied) Printer stand kit (for benchtop applications) Take-up reel/rewind accessory, 115 VAC powered Take-up reel/rewind accessory, 230 VAC powered Take-up reel/rewind accessory, $\pm 12 \mathrm{~V}$ dc powered.

## APP-48A3, E3, J3, D3 IEEE-488 Bus Compatible 48-Column Thermal Printers

## FEATURES

- Complete 48-column panel-mount printer with IEEE-488 interface and built-in power supply
- Prints full 96-character, upper and lower case ASCII alphanumerics. Includes second 96character set of special figures, currency symbols, European punctuation, mathematical operators, etc.
- Dot-line thermal printhead, few moving parts for OEM reliability. No ink, no hammers, no mess!
- Prints inverted text (like a TTY) under software control
- Internal microprocessor includes one line, 48column data buffer
- Prints up to 72 lines per minute
- 6 pound ( 2.7 kg ) mini-light weight
- Choice of $100 / 115 / 230$ VAC or +12 V dc power supplies


## GENERAL DESCRIPTION

The APP-48A3/E3/J3/D3 is a miniature 48 -column panelmount/table top alphanumeric thermal printer. It comes complete with power supply and GPIB compatible interface electronics to provide hard copy output via the IEEE-488 General Purpose Interface Bus (GPIB). The APP-48 operates as a "Listen Only" device using a unique userselectable 5-bit "My Listen Address" (MLA).

The IEEE-488 IB compatible devices which can send data messages to the APP-48 include computers, programmable calculators, digital voltmeters and spectrum analyzers. In addition, by using readily available GPIB interface boards, most popular mini and microcomputers can easily make use of the APP-48.

The APP-48 is fully IEEE Std. 488-1978 GPIB (General Purpose Interface Bus) compatible. The GPIB compatible APP-48 communicates with the controller using standard open collector drives. One printable line (up to 48 columns) of input data is stored in an internal data buffer register. The data input is then halted for 750 mS while the APP-48 activates the thermal printhead elements to ouput the alphanumeric characters, after which the paper is advanced to the next line. Each character is formed by a 5 column by 7 row dot matrix on specially coated, heat sensitive paper which measures 5 inches ( 127 mm ) wide. There are no baud rate switches or jumpers to worry about as print rate is a direct function of the GPIB handshake protocol.

The APP-48 GPIB data format is 8 parallel, bi-directional lines, normally 7 data bits and 1 parity bit with 3 handshake lines:
A. DAV (Data Valid)
B. NRFD (Not Ready for Data)
C. NDAC (Not Data Accepted)


The APP-48 prints the full 96-character set of standard ASCII characters. A second 96 alphanumeric character set is stored in an internal memory. This set may be accessed by transmitting the shift out control code (SO) before loading the next character. Shift in (SI) restores the normal 96character ASCII set. The second set includes special figures, currency symbols, mathematical operators, European punctuation, Greek letters, etc.

The STX/ETX control codes change the mode to inverted printing where the last record is at the bottom of the text when viewed normally. In this mode, the APP-48 may be mounted with its panel horizontal with printout feeding upwards like a teletypewriter. Under software control, lines may be alternated between lister (normal) and text (inverted) print modes.

The print mechanism of the APP-48 consists of a stationary dot-line thermal printhead, software-controlled stepping motor and cogged belt/print roller drive. The lightweight 6 pound ( 2.7 kg ) APP-48 mounts through a $8.40 \mathrm{WW} \times 2.92 \mathrm{H}$ ( $213,4 \times 74,2 \mathrm{~mm}$ ) front panel cutout with four screws. A 3prong line plug is captive to the internal AC power supply which is available as 115,230 or 100 VAC, 47 to 440 Hz . Power consumption is 40 watts, maximum during printing and 12 watts while idling or accepting data. The printer is also available with a +12 V dc power supply. The de version draws 1.5 Amps while printing, 0.7 mA idling. The overall dimensions of the APP-48 are 8.12 "W x 2.84 "H x 8.32"D $(206,3 \times 72,2 \times 211,3 \mathrm{~mm})$. The operating temperature range is 0 to $+50^{\circ} \mathrm{C}$ and the front bezel measures 9.25 " W x 3.25 "H x 0.75 " thick ( $235,0 \times 82,6 \times 19,1 \mathrm{~mm}$ ).

[^7]
## FUNCTIONAL SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$ unless noted)

## PRINTOUT

$\left.\begin{array}{ll}\text { Numbers of Columns.. } 48 \\ \text { Characters Printed.... } 96 \text {-character set, upper and } \\ \text { lower case ASCII letters, } \\ \text { numbers, punctuation per } \\ \text { ANSI X3.4-1977 Specifica- } \\ \text { tion. A second 96-character } \\ \text { set is accessible by transmit- } \\ \text { ting the ASCII Shift Out (SO) } \\ \text { character. This second set } \\ \text { consists of European charac- } \\ \text { ters, mathematical symbols, } \\ \text { Greek letters, some graphics }\end{array}\right\}$

| Printing Ra | Up to 72 lines per minute, 1.2 lines per second max. regardless of the number of characters to be printed per line. |
| :---: | :---: |
| Printing Paper | .Thermal paper 5 inches (127 mm ) wide $\times 150$ foot ( 45 m ) rolls. Supplied only in boxes of 10 rolls. Reorder part no. $33-2242568$. A red warning stripe is displayed on the paper when approximately 10 feet of paper remain. |
| Data Capacity | . Approx. 11,000 lines in 150 feet usable per roll. |
| Printhead Life | .30 million characters typical with random characters and DATEL 33-2242568 paper rolls. |
| Mechanism Lif | 5000 hours, typical in nonhostile environments. |

## INTERFACE

Interface Type........... IEEE 488 STD (1978) compat-
ible.


End of Paper $\qquad$ Red LED illuminates when approximately one inch of paper is remaining and disables further printing until paper is renewed. A red warning stripe appeares on paper before the LED illuminates (Note 2)

Note 1: A line will finish printing if Feed is depressed while executing the print and advance cycle.

Note 2: Feed and End of paper functions inhibit data transmission from the controller to the printer.

## POWER SUPPLY

## Required power

APP-48A3...... 105 to 130 VAC at 47 to 440 Hz , jump-er-selectable* for 210 to 250 VAC. Includes USA-style power cord.
APP-48E3...... 210 to 250 VAC at 47 to 440 Hz, jump-er-selectable* for 105 to 130 VAC. Includes European-style power cord.
APP-48J3...... 100 VAC at 47 to 440 Hz . Includes USA-style power cord.
APP-48D3......+10.5 to 15 V dc. Line cord with spade lugs included (Black $=+12 \mathrm{~V}$ dc, White $=12 \mathrm{~V}$ dc return, Green = ground)
*Jumpers are located at the top rear of the power regulator board.

## Consumption

AC models..... 40 watts max printing, 12 watts max idling
DC models..... 1.5 A printing (avg), 0.7 Amps idling
Fuses
AC models..... 115 and 100 VAC, 1 Amp 230 VAC, $1 / 2$ Amp
DC models..... 3 AG 5A SLO-BLO
PHYSICAL/ENVIRONMENTAL
Operating Temp-
erature Range............ 0 to $+50^{\circ} \mathrm{C}$

Storage Temp
eratureRange
............ $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ without paper. The paper begins to darken after long exposure to $+60^{\circ} \mathrm{C}$ and above.

Weight....................... 6 pounds (no paper) ( $2,7 \mathrm{~kg}$ )
Paper Roll.
$0.7 \mathrm{lbs}(0,3 \mathrm{~kg})$
Outline Dimensions... 8.12"W x 2.84"H x 3.32"D
$(206,25 \times 74,2 \times 221,33 \mathrm{~mm})$


| ORDERING GUIDE |  |
| :--- | :--- |
| MODEL | DESCRIPTION |
| APP-48A3 | Printer, 115/230 VAC, 47-440 Hz, USA Plug <br> (115 VAC wired) |
| APP-48E3 | Printer, 115/230 VAC, 47-440 Hz, European <br> Plug (230 VAC wired) |
| APP-48J3 | Printer, 100 VAC, 47-440 Hz, USA Plug |
| APP-48D3 | Printer, +12V dc Power |
| 33-2242568 | Box of 10 black image paper rolls |
| 58-2079130 | Spare Mating DB-25S Data Connector (1 <br> supplied) |
| APP-TR5A | Takeup/Rewind Accessory, 115 VAC |
| APP-TR5E | Takeup/Rewind Accessory, 230 VAC |
| APP-TR5D | Takeup/Rewind Accessory, +12V dc |

## APP-M20

 Rugged Mobile 20-Column Thermal Printer
## FEATURES

- Ruggedized construction - designed to comply with MIL-STD-202E and 810C for shock, humidity, and vibration
- +12V dc powered, for use with standard vehicle battery; AC models also available
- Low power consumption - 1.2 A printing, 360 mA standby
- Illuminated printout, extra TALL character printing and paper advance features for easy viewing day or night
- 20 column output with the full 96 ASCII character set available
- Quiet non-distracting thermal printing
- Compact - smaller than a CB radio
- Slide mounted for easy removal
- Available in Serial, Parallel or IEEE-488 compatible versions


## APPLICATIONS

- Radio communications system with many varied applications
- Portable personal computers
- Test and measurement equipment for field use
- Hard copy output for medical and analytical instrumentation
- Diagnostic test equipment
- Remote data loggers and factory automation productivity systems


## GENERAL DESCRIPTION

The APP-M20 is a 20 column thermal printer specifically designed for use in harsh evironments. With its slide mount and illuminated printout, the APP-M20 is particularly well suited for use in mobile applications. The mechanical specifications (except for the mounting bracket) and electrical specifications correspond exactly to those of the popular panel mount models (APP-20D1, APP-20D21, APP-20D3).

The APP-M20 user will benefit from the microprocessor controlled interface, compact size (smaller than a CB radio) and quiet, inkless thermal printing. The TALL character height printing capability, Form Feed (paper advance) and illuminated paper output slot make reading the printer output at a glance extremely easy, both day and night. In addition, the APP-M20 offers a special "inverted text" option, where the last line printed is at the bottom of the printout. The APPM20 thermal printing mechanism requires virtually no maintenance outside of an occasional printhead cleaning. No replacement printheads or ribbons need to be carried. The APP-M20 can be ordered with the bracket installed either on the top, on the bottom (by special order), or in a panel mount configuration making it installable virtually anywhere.

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}$ unless noted)
(For complete specifications, refer to the standard parallel, serial, or IEEE-488 model brochures: APP-20D1, APP20D21, APP-20D3).

INTERFACE TYPES (3)
8-bit parallel (APP-M20D1)
Serial RS-232-C or 20 mA current loop (APP-M20D21)
IEEE-488 (APP-M20D3)

## PRINT CHARACTERISTICS

Printing Rate................. 63 lines/minute
Number of Columns........ 20
Characters Available...... 96 Standard ASCII
Character Height........... 0.11 " ( 127 mm )
PHYSICAL AND ENVIRONMENTAL
Dimensions
Overall Clearance...... 6.16"W x 3.57 "H x 11.52"D $(156,46 \times 90,68 \times 292,60 \mathrm{~mm})$
Housing.................. 5.36"W $\times 2.76^{\prime \prime} \mathrm{H} \times 8.00^{\prime \prime} \mathrm{D}$ $(136,14 \times 70,10 \times 203,20 \mathrm{~mm})$
Mounting Hood.......... 5.36 "W $\times 0.75^{\prime \prime} \mathrm{H} \times 8.0$ " D
$(135,14 \times 19,0 \times 203,20 \mathrm{~mm})$
Bezel...................... 5.25"W x 2.82"H x 0.78"D $(133,87 \times 71,91 \times 19,89 \mathrm{~mm})$
Weight......................... $2.5 \mathrm{lbs}(1,14 \mathrm{~kg})$
Operating Temp Range... $-20^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$
Storage Temp Range...... $-45^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Caution: the paper will begin to darken after several days of exposure to temperatures in excess of $+60^{\circ} \mathrm{C}$ )
Relative Humidity........... $0 \%$ to $95 \%$ non-condensing
Shock........................ 10 g at 10 to 500 Hz

## POWER

Power Requirement........ +10.5 to 14.4 V dc
Current Draw................. 1.2 A printing; 360 mA standby
Connector.................... MOLEX receptacle with crimpon female terminals

|  | ORDERING GUIDE |
| :--- | :--- |
| MODEL | DESCRIPTION |
| APP-MSOD1 | Parallel input 20-column ruggedized <br> printer |
| APP-M20D21 | Serial input 20-column ruggedized <br> printer |
| APP-M20D3 | IEEE-488 input 20-column ruggedized <br> printer <br> Automatic, panel-mount take-up reel <br> (+12V powered) |
| APP-TRD | 20-column thermal printer paper (10 <br> 130 rolls) |
| $32-2242572$ |  |

## APP-M48

Rugged Mobile 48-Column Thermal Printer

## FEATURES

- Ruggedized construction - designed to comply with MIL-STD-202E and 810C for shock, humidity, and vibration
-+12 V dc powered, for use with standard auto battery
- Low power consumption - 2.3A printing, 1A standby
- Illuminated printout, inverted text option and paper advance features for easy viewing day or night
- 48 column output with the full 96 ASCII character set, plus second 96 -character set of special symbols
- Quiet, non-distracting thermal printing; virtually maintenance free
- Compact size, slide-mounted for easy removal
- Available in Serial, Parallel or IEEE-488 compatible versions (APP-M48D1, APP-M48D2, APP-M48D3)


## APPLICATIONS

- Radio communications systems
- Portable personal computers
- Test and measurement equipment for field use
- Hard copy output for medical and analytical instrumentation
- Remote data loggers


## GENERAL DESCRIPTION

The APP-M48 is a 48 column thermal printer specifically designed for use in harsh environments. With its slide mount and illuminated printout, the APP-M48 is particularly well suited for mobile applications. The mechanical specifications (except for the mounting bracket) and electrical specifications correspond exactly to those of the popular panel mount models (APP-48D1, 2, 3).

The APP-M48 user will benefit from the microprocessor controlled interface, compact size, and quiet, inkless thermal printing. The inverted text option (last line printed is at the bottom of the printout), Form Feed (paper advance) and illuminated paper output slot make reading the printer output at a glance extremely easy, both day and night. In addition, the APP-M48 thermal printing mechanism requires virtually no maintenance. No replacement printheads of ribbons need to be carried. The APP-M48 can be ordered with the bracket installed either on the top, on the bottom (on special order) or in a panel mount configuration making it installable virtually anywhere.

Much effort has been put into the hardwhere design to ensure that the printers will stand up to the rigors of mobile op-

eration. The APP-M48 has passed testing by an independent laboratory for shock, vibration and humidity, conforming to MIL-STD-202E and MIL-STD-810C. Copies of these test results are available from DATEL upon request.

The APP-M48 voltage input requirements are +10.5 to +14.5 V dc at 2.3 A average while printing and 1 mA during standby. No special powerline conditioning is required.

The APP-M48 prints the full 96 ASCII character set across $5^{\prime \prime}(127 \mathrm{~mm})$ wide thermal paper. A second 96 -character set includes special characters such as currency symbols, European punctuation, mathematical operators, Greek letters, etc. A single dot line, thick film, thermal printhead forms $5 \times 7$ dot matrix characters which are $0.11^{\prime \prime}(2,8 \mathrm{~mm})$ high at a rate of 1.2 lines per second.

The operating temperature range is from $-20^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$. The printer can withstand up to $95 \%$ relative humidity.

A mounting bracket and slides are shipped with each printer for easy installation.

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}$ unless noted)
(For complete specifications, refer to the standard parallel, serial, or IEEE-488 model brochures: APP-48D1, APP48D2, APP-48D3)

## INTERFACE TYPES (4)

8-bit parallel (APP-M48D1)
Serial RS-232-C or 20 mA current loop (APP-M48D2)
RS-232-C/20 mA loop with 132 byte buffer (APP-M48D4)
IEEE-488 (APP-M48D3)

## PRINT CHARACTERISTICS

Printing Rate................ 72 lines/minute
Number of Columns........ 48
Characters Available....... 96 Standard ASCII plus 96 special characters
Character Height........... $0.11^{\prime \prime}(127 \mathrm{~mm})$

## PHYSICAL ENVIRONMENT

Dimensions
Overall Clearance..........9.25"W x 4.00"H x 10.44"D $(234,95 \times 101,6 \times 265,18 \mathrm{~mm})$
Housing....................... 8.20"W x 2.84 "H x 8.14"D $(208,28 \times 72,14 \times 206,76 \mathrm{~mm})$
Mounting Hood..............5.36"W x 0.75 "H x 8.0"D $(135,14 \times 19,0 \times 203,20 \mathrm{~mm})$
Printer Beze................. 19.25"W x 3.25 "H x 0.75 "D $(234,95 \times 82,55 \times 19,1 \mathrm{~mm})$
Weight. $6 \mathrm{lbs} .(2.7 \mathrm{~kg})$
Operating Temp Range... $-20^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$
Storage Temp Range...... $-45^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Caution: the paper will begin to darken after several days of exposure to temperatures in excess of $+60^{\circ} \mathrm{C}$ )
Relative Humidity.......... $0 \%$ to $95 \%$ non-condensing
Shock......................... 10 g at 10 to 500 Hz

## POWER

Power Requirement........ +10.5 to +14.4 V dc
Current Draw................ 2.3A printing; 1.0A standby
Connection.................. 5' long power cord

|  | ORDERING GUIDE |
| :--- | :--- |
| MODEL | DESCRIPTION |
| APP-M48D1 | Parallel input 48 column ruggedized printer |
| APP-M48D2 Serial input 48 column ruggedized printer |  |
| APP-M48D3IEEE-488 input 48 column ruggedized <br> printer |  |
| APP-48D4 | Same as APP-M48D2 but includes 132 char- <br> acter input buffer for continuous throughput |
| APP-TR5D | Automatic, panel-mount take-up reel (+12V <br> powered) |
| 32-2242572 | 48 column thermal printer paper (10 130' <br> rolls) |

## APP-TR1,2,5 <br> Take-Up/Rewind Reels for Panel Printers

## FEATURES

- Automatically takes up printout from all DATEL thermal printers and many other brands of panel mount printers
- Allows manual paper withdraw for easy viewing while powered ON
- Very fast rewind
- Easy-to-install panel mounting
- AC and DC powered models available
- +12 VDC model is ideal for vehicular/mobile applications
- Low cost - dependable


## DESCRIPTION

The APP-TR Series Take-up/Rewind Accessories automatically take up the printout as it is generated by DATEL panelmount thermal printers. The APP-TR is also compatible with other brands of panel-mount printers which use similar width paper. The APP-TR is a completely self-contained unit, designed for panel mounting.

The front bezels of the APP-TR1, APP-TR2, and APP-TR5 match the bezels of DATEL's DPP-Q7, APP-20, and APP-48 thermal printers respectively. The APP-TR2 is also compatidle with DATEL's low-cost MPP-20 printer.

The APP-TR bezels mount on hinges which allow the user to swing open the unit for easy access to the paper rollers. The paper is taken up by a slotted take-up shaft which does not require the use of spools or axles which are easily lost. Also, the APP-TR take-up mechanisms have been designed so that the paper can be pulled out and read while the power is on; when the paper is released it is automatically rewound.

A front panel mounted three-position switch (TAKE UP/OFF/ REWIND) is the only operator control on the unit. The "TAKE UP" position is the normal position, while the "REWIND" positions allows the paper to be quickly rewound to its original state (first line printed is at the outside of the roll).

The APP-TR is available with several power supply options: 90-130VAC (for American and Japanese line power), 210 260VAC (European), and a +12 V dc version ideal for mobile applications.

All of the necessary mounting hardware is provided for mounting the APP-TR in a standard $1 / 8^{\prime \prime}$ thick panel. The APP-TR must be mounted directly below and in line with the companion printer; the paper printout exiting from the printer must travel straight down to enter into the take up reel properly. The distance between the printer and the APP-TR depends on how much usable panel space is available, and how much of the printout the user wishes to display.




## 

## 

正
## FUNCTIONAL SPECIFICATIONS (Typical @ $25^{\circ} \mathrm{C}$ unless otherwise noted)

## COMPATIBILITY

APP-TR1A, E, D:

APP-TR2A, E, D:
DATEL's APP-20 and MPP-20 Panel-mount Thermal Printers or any printer using $2.31^{\prime \prime}$ - wide (max.) paper.

APP-TR5A, E, D:
DATEL's APP-48 Panel-mount Thermal Printer, or any printer using 5.00" - wide (max.) paper.

## POWER

## Requirements

```
APP-TR1A/
APP-TR2A: }90\mathrm{ to 130VAC, 0.18A, 10W, 47 to 440Hz
APP-TR5A: }90\mathrm{ to 130VAC, 0.3A, 16W, 47 to 440HZ
    APP-TR1E/
    APP-TR2E: 210 to 250VAC, 0.09A, 10W, 47 to 440Hz
APP-TR5E: 210 to 260VAC, 0.15A,16W, }47\mathrm{ to 440Hz
APP-TR1D/
APP-TR2D: +10 to +14V dc, 0.9A, 10W
APP-TR5D: +12 to +14V dc, 1.5A, 16W
Fuses
    APP-TR1/TR2A 1/2 Amp. SLO BLO
    APP-TR1A/APP-TR2A: 1/2 Amp, SLO BLO
    APP-TR5A: }1\mathrm{ Amp, SLO BLO
    APP-TR1E/APP-TR2E: 1/4 Amp, SLO BLO
    APP-TR5E: 1/2 Amp, SLO BLO
    APP-TR1D/
    APP-TR2D/
    APP-TR5D: 2 Amp, SLO BLO
Power Cords
    "A" models: 6', USA-style line cord
    "E" models: 6', European-style line cord (2 prongs and
        ground shell)
    "D" models: 6' line cord which spade lug termination (3):
        BLACK = +12V
        WHITE = 12V return
        GREEN = Chassis ground
```


## PHYSICAL/EVIRONMENTAL

## Case Dimensions

APP-TR1/
APP-TR2: $6.56 " \mathrm{~W} \times 3.25^{\prime \prime} \mathrm{H} \times 5.75$ "D $(166,62 \times 82,55 \times$ $146,05 \mathrm{~mm}$ )
APP-TR5: $\quad 9.25$ " $\mathrm{W} \times 3.25 \mathrm{H} \mathrm{H} \times 5.75$ "D $(234,95 \times 82,55 \times$ $146,05 \mathrm{~mm}$ )

## Panel Cutout Dimensions

APP-TR1/
APP-TR2: 5.944 "W $\times 3.040$ "H $\quad(150,977 \times 77,21 \mathrm{~mm})$ APP-TR5: 8.634 "W x 3.040 "H $\quad(219,30 \times 77,21 \mathrm{~mm})$
(Mounting hardware supplied for all models)

## Weight

APP-TR1/
APP-TR2: 1.05 lbs
APP-TR5; 1.25 lbs
Case Construction: Aluminum case, plastic front bezel
Operating Temperature Range: 0 to $+50^{\circ} \mathrm{C}$

## PERFORMANCE

| Paper roll capacity: | 150' (all models) |
| :--- | :--- |
| Paper tension: | 2 oz. min, 12 oz. max |
| Paper rewind time: | 45 seconds for 150 ' roll |

## FEATURES

- 6 Numeric columns and sign
- 4 Lines/second OEM-reliable thermal printer
- Includes all electronics for parallel BCD input Selectable leading zero blanking
- Positive or negative true TTL/DTL inputs
- Available in 100, 110, 230 VAC versions
- 4.4 Pound panel-mount featherweight
- No ink, ribbons or hammers; virtually maintenance free


## GENERAL DESCRIPTION

Imagine a low cost 7 -column panel-mounting printer just slightly larger than most digital panel meters. Imagine this lightwight, high-reliability digital panel printer installed in your instrument or system front panel. And imagine an inkless, non-impact thermal printing method with only two moving parts which will last for years.

This is DATEL's miniature 4 line per second DPP-Q7 thermal panel printer. A no-nonsense, simple to apply, OEMdesigned digital output device that weighs in at only 4.4 pounds $(2.0 \mathrm{Kg})$. OEM features are designed into the DPP-Q7 such as selectable leading zero blanking, selectable positive or negative true coding inputs and choice of 100 to 230 VAC line power. Full parallel TTL input BCD electronics are included as standard.

Other OEM design features include a selection of printout formats, manual print and advance front panel switch, and a low paper switch output. A unique mounting technique uses an aluminum housing which attaches directly through a front panel cutout. This housing permanenty holds the electronics, although the mechanical assembly can be completely removed for paper replacement using a single front panel thumbscrew.

As the mechanical assembly is removed, it disconnects from the internal electronics PC board connectors, so that no lethal power voltages are exposed during paper reloading. However, the external PC board connectors at the rear of the case remain connected to the signal inputs. The housing supports the weight of the mechanical assembly and is mounted on a front panel through a $4.50^{\prime \prime} \times 2.78^{\prime \prime}$ cutout and secured by four screws. Three DPP-Q7 panel printers can conviently be mounted across a $19^{\prime \prime} \times 3$ 1/2" high rack-mount panel.

OEM pricing makes the DPP-Q7 ideal for instrument products. Comparable impact parallel printers with BCD decoding and drive electronics usually list for more than the DPPQ7.


Standard $13 / 4^{\prime \prime}$ wide thermographic papers are used in handy 130 foots rolls giving about 7,800 lines per roll with 5 lines per inch. The 7 -segment digits are .155 " high with left-of-digit decimal points selectable at each digit. Seven column printing formats include sign, and six digits or 2 channel (ident) digits, sign and 4 data digits. Other 7 column decimal formats, as well as hexidecimal formats, are also available.

The DPP-Q7 Digital Panel Printer extends back 8.62" from the front surface of the mounting panel, including space allowance for the two 30-conductor PC board connectors and AC fuses.

Three universal AC line voltages (100,115, and 230 VAC) will power the DPP-Q7 Printer at approximately 20 watts.

The DPP-Q7 is ruggedly built, using a simple, but sophisticated mechanical design which is optimized for heavy duty OEM applications. A proprietary printhead character coating allows the head to be conservatively rated at 3 million lines, minimum.

## FUNCTIONAL SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$ unless noted)

## GENERAL

Number of columns 7-Column formats available:
a) Leading $\pm$ sign and 6 decimal digits
b) 2 Leading ident or channel digits, $\pm$ sign and 4 data digits

## Decimal digit format:

7 -segment 0 to 9 digits $.155^{\prime \prime}(4 \mathrm{~mm})$ high with $10^{\circ}$ slant and selectable left decimal point.

## Printing method:

Thick film thermal print head, black characters on white paper (using DATEL 32-2242570 paper)

Printer paper:
1.75 " wide $\times 130$ feet long, $(44,5 \times 39,62 \mathrm{~m})$, thermal paper with the thermal surface facing away from the center of the roll (DATEL P/N 32-2242570)

## Paper advance:

Via stepper motor

## PERFORMANCE

Max. printing rate: 4 lines per second
Print and paper advance cycle: 250 milliseconds
Line spacing: 0.2 inch ( 5 mm )
Line density: 5 lines per inch
Line capacity per paper roll: approx. 7,800 lines
Minimum print head life: 3 million lines

## INPUTS

DTL/TTL compatible, selectable positive or negative true, level sensitive, TTLLS low power Schottky logic used on all inputs.

## Logic Levels:

Positive true: $\quad+2.0 \mathrm{~V} \leq " 1 " \leq+5.0 \mathrm{~V}$

$$
0 \mathrm{~V} \leq " 0 " \leq+0.5 \mathrm{~V}
$$

Negative true: $\quad 0 \mathrm{~V} \leq " 1 " \leq+0.5 \mathrm{~V}$
$+2.0 \mathrm{~V} \leq 0 " \leq+5.0 \mathrm{~V}$
Note: Pullup resistors to +5 V may be optionally removed on all inputs and output.

Data: (24 lines)
Full parallel BCD (1-2-4-8), selectable positive or negativetrue, 1 TTLLS load plus 10 K Ohm pullup to +5 V . May be used with Form A (normally open) or Form B (normally closed) switch closure inputs. Level sensitive (rise-time non-critical). Data is stored.

Change Data Polarity: (Pin C1-B11)
Selects input polarity of data, decimal points and $\pm$ sign simultaneously.
LOW = positive true coding
HIGH = negative true coding
6 TTLS loads, plus 1 K Ohm pullup to +5 V , level sensitive

Print and Advance Command: (Pind C1-B14)
Level sensitive for Form A or Form B contact closure selectable positive or negative true.
1 TTLLS load plus 10 K Ohm pullup to +5 V .
Pulse Width: 1 microsecond to 200 mSec (data must be valid $1 \mu \mathrm{sec}$ after leading edge and 500 n Sec. before the print command).

Maximum print command rate: 3 per second
Paper advance automatically occurs after digit printing. Holding print command TRUE longer than the busy output is true ( 200 to 250 mSec . typ) causes continuous 4 lines/sec printing.

Change Print Polarity: (Pin C1-B7)
HIGH = negative true coding
LOW = positive true coding
1 TTLLS load, plus 10 K Ohm pullup to +5 V , level sensitive.
Leading Zero Suppress: (Pin C1-B4)
blanks all leading zero's to the left of decimal point except a zero just left of the decimal point.
HIGH = Leading 0's blanked
LOW = full print (no suppression)
2 Low Power TTL loads, plus 10 K Ohm pullup to +5 V , level sensitive.

Minus Sign: (Pin C1-B1)
Selectable positive or negative true using data level select input.
1 TTLS load plus 10 K Ohm pullup to +5 V , level sensitive.
Plus Sign: (Pin C1-A5)
(Selectable positive or negative true using change data polarity input). (Minus sign must also be printed since it is used as the horizontal portion of the plus sign).
1 TTLS load plus 10 K Ohm pullup to +5 V , level sensitive.
Note: Printing "plus" sign only results in vertical portion of plus sign. See above. Usable as $100 \%$ over-range digit.

## Blanked Character:

Created by loading 1-1-1-1 in a given column. Can be hardwired.

Decimal Points: (6 lines)
1 TTLS load plus 10 K Ohm pullup to +5 V , level sensitive. (Selectable positive or negative true using change data polarity inputs).

## No-Print Paper Advance: (Pin C1-A3)

Ground this line $.5 \mu \mathrm{~S}$ to .1 sec . minimum to advance one line. Hold to ground for continuous advance at 6.7 lines per second.

## No Print Paper Advance:

May also be created by loading the illegal BCD character 1-1-1-1 in all decimal locations, and disabling all decimal points and $\pm$ signs, then initiating a print/advance command.

Test: (Pin C2-B6)
LOW $= \pm .8$. 8 . 8 . 8 . 8 . 8 printout when print/advance command is given.
1 TTLS load plus 10 K Ohm pullup to +5 V , level sensitive (2 minutes max, this test, DPP-7)

Change Busy Polarity: (Pin C1-A2)
HIGH = positive true busy out
LOW = negative true busy out
1 TTLLS load, plus 10 K Ohm pullup to +5 V , level sensitive.

## OUTPUTS

## DTL/TTL compatible

$$
\begin{array}{lr}
\text { Positive true: } & 0 \mathrm{~V} \leq " 0 " \leq+0.4 \mathrm{~V} \\
& +2.4 \leq 1 " \leq+5.0 \mathrm{~V} \\
\text { Negative true: } & +2.4 \mathrm{~V} \leq " 0 " \leq+5.0 \mathrm{v} \\
& 0 \mathrm{~V} \leq 1 " \leq+0.4 \mathrm{~V}
\end{array}
$$

Busy: (Pin C2-B12) Open collector TTL 7438 with 1 k ohm pullup to +5 V )

Remains TRUE during print and advance cycle (approximately 200 to 250 milliseconds). Data inputs may be change 500 nanoseconds after transition to TRUE. Next print command can be enabled when busy goes FALSE. Selectable positive or negative true. 10 TTL loads.

## Out of Paper: (Pin C2-B4)

The switch opens when approx. 6' (2m) of paper are left on roll. Paper roll visually indicates "low paper" within 10 to 15 feet ( 3 to 4.5 m ) of end of roll using red stripe on roll. Switch is in series with PC board contacts which disconnect if printer mechanism is not completely seated in case. Open switch contact or print mechanism removed will disable both local and remote print command. Pin C2-B4 has an internal 1 K ohm pullup to +5 V normally grounded by switch before paper is low.

## FRONT PANEL

## Power On

Red light emitting diode illuminates when power is applied.

End of Paper
Yellow light emitting diode illuminates when the paper supply has 2 " remaining at which time the printer stops printing.

Paper Roll Replacement:
By sliding out front panel printer assembly. PC board interlock automatically disconnects all power to printer assembly and power supply with electronics remain with housing case. Removal by a single front panel $1 / 4$ turn thumbscrew.

## Print/Remote/Advance

Front panel 3 position toggle switch, stable in center position (REMOTE), must be held in top (ADVANCE) or bottom (PRINT) positions.

ADVANCE:
When switch is held up, the printer continuously advances paper without printing at a 6.7 line per second rate.

REMOTE:
Center position enables all external inputs.
PRINT:
When switch is pushed down, printer prints one line and stops. After print and advance, external input is accepted even if the switch is held down.

## TEMPERATURE RANGES

Operating: 0 to $+40^{\circ} \mathrm{C}$ (to $+50^{\circ} \mathrm{C}$ at derated speed) Storage: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Paper darkens above $+60^{\circ} \mathrm{C}$ )

Active printhead temperature sensor is employed to adjust drive energy to the existing head temperatures.

## HEXADECIMAL PRINTOUT

Users requiring full alphanumeric printout (upper and lower case letters, numerals, punctuation and special characters should select Datel's model APP-20 thermal printer using a $5 \times 7$ dot matrix character format: The DPP-Q7 is also available as an extended numeric printout called hexadecimal which includes 6 extra letters ( $A$ through $F$ ) beyond the 10 numerals. Hexadecimal code is ideal for machine microprocessor systems. Because of the 7 -segment format, the $b$ and d must be lower case. Also, the 1-1-1-1 code will no longer blank a column, although leading zero suppression may be selected. The type 4 printout (.9.9.9 .9.9.9 decimal or .F.F.F .F.F.F hexadecimal) with a blanked center column is available for two data points printed on the same line.

## Hexadecimal Coding

| Input | Printout | Input | Printout |
| :--- | :--- | :--- | :--- |
| 0000 | 0 | 1000 | 8 |
| 0001 | 1 | 1001 | 9 |
| 0010 | 2 | 1010 | A |
| 0011 | 3 | 1011 | b |
| 0100 | 4 | 1100 | C |
| 0101 | 5 | 1101 | d |
| 0110 | 6 | 1101 | E |
| 0111 | 7 | 1111 | F |

## POWER SUPLY

DPP-Q7A:
105-125 VAC, $47-440 \mathrm{~Hz}$ @ 40 watts max ( 10 watts, typ standby) U.S.A. grounding line cord. Jumper-selectable* for 230 VAC.

DPP-Q7E:
205-240 VAC, $47-440 \mathrm{~Hz} @ 40$ watts max (10 watts, typ standby). 2 prong with 8 gnd. shell line cord. Jumperselectable* for 115 VAC.

DPP-Q7J:
90-110 VAC, $47-440 \mathrm{~Hz}$ @ 40 watts max (10 watts, typ standby)

## AC Fuse:

DPP-Q7A/J: . $25^{\prime \prime} \times 1.25^{\prime \prime}$ Buss MDL or equivalent 1/2A SLO-BLO
DPP-Q7E: 1/4A SLO-BLO
Notes:

1. Case is grounded to $A C$ power ground
2. $+5 \mathrm{~V}, 200 \mathrm{~mA}$ max. logic power out available
*Jumpers are located in the printer housing and are accessable when the print module is removed.

## CONNECTORS

Data and Controls:
(2) 30 -conductor ( 15 per side)

Double-sided PC board connectors.
0.1 " centers. Datel \#58-2073083 (included)

AC Power
Supplied captive line cord with European or U.S.A. plug.
WEIGHT (with housing and full paper roll)
$4.4 \mathrm{lbs} .(2,0 \mathrm{~kg})$

## DIMENSIONS

Front panel mounting cutout:
4.50 " $\mathrm{W} \times 2.72^{\prime \prime} \mathrm{H}(115 \mathrm{~mm} \times 69 \mathrm{~mm})$

Front panel Bezel dimensions:
$5.25^{\prime \prime}$ W x 2.82 " H ( $134 \mathrm{~mm} \times 72 \mathrm{~mm}$ )
Depth behind front surface of mounting panel including clearance for rear PC connectors and fuses:
8.7" (221 mm)


# MPP-20 <br> Low-Cost Serial/Parallel Input 20-Column Thermal Printer 



## FEATURES

- Two communications modes:
- RS-232-C serial
- Centronics ${ }^{\circledR}$-compatible parallel
- No external interface logic required
- Two character sizes, 20-characters per line
- Prints full $96-$ character ASCII set with 31 additional special characters
- Enhanced and inverted character output formats via data-encoded commands
- Front panel SELF-TEST and FEED controls
- SUPERTORQUE mode for operation in sub-zero temperatures
- AC- or dc-powered models
- Rugged, lightweight 4.2 pounds design
- Low cost
- Very high OEM reliability
- Quiet, virtually maintenance-free operation

The MPP-20 Thermal Printer is the newest addition to DATEL's proven line of OEM-reliable thermal printers. Able to communicate in both serial and parallel modes, the low-cost MPP-20 thermal printer's rugged construction, variable output styles, and ease of application make it the choice of OEM's and end-users alike.

## GENERAL DESCRIPTION

Able to use the full set of 96 ASCII characters and 31 special characters, the device prints output characters on 2-5/ 16 inch wide ( $58,6 \mathrm{~mm}$ ) thermal printer (see Figure 1). The printout has 20 columns of characters with the print rate varying as a function of the print format selected. Whether operating in the serial or parallel mode, all signals interface with the device via a single connector which attaches to the rear of the enclosure. The user accomplishes all unit wiring using a 30 -pin card-edge connector (included).

The MPP-20 uses microprocessor-driven logic for timing character generation, printhead drive, and motor stepping. This technology accounts for the small size of the MPP-20 printer, at the same time making it easy to install and maintain.

The serial mode of operation uses straightforward two-, three-, or four-wire cabling schemes. One line carries serial transmissions of data to the MPP-20. Two other lines provide handshaking and status monitoring while the fourth is a system ground. The host queries the MPP-20 to detect when it is ready to accept data.

When ready, the MPP-20 loads one printable line of characters ( 20 columns wide) into an internal data buffer. The MPP-20 then halts any data input for a short period of time while it prints the line and advances the paper one line.

Parallel data operations are designed to be compatible with the Centronics® data bus configuration. This configuration has become an accepted de-facto standard for simple data transmission. The data is present on the data bus in the form of an eight-bit word. The MPP-20 loads and interprets
the data word upon receipt of a strobe signal from the host. The MPP-20 issues a negative going acknowledge pulse upon storage of each character.

In either mode, the MPP-20 interprets the received ASCII code into a printable character via a look-up table resident in the microprocessor's memory. The character is then fed to the print control logic for storage in a print buffer. After storing 20 consecutive characters (or spaces, punctuation, etc.), the print head burns an image of the characters onto the termperature-sensitive paper. The print drive logic controls a stepper motor which in turn drives the paper roll. The speed at which the motor turns is directly a function of the various output attributes selected (see Table 1). Selection of some attributes, such as ENHANCED feature, require longer burning time thus affecting the overall throughput rate. For instance, selecting the SUPERTORQUE attribute, used to drive the motor slowly in colder environments, would also add to the total throughput.

| ORDERING GUIDE |  |
| :---: | :---: |
| MODEL | DESCRIPTION |
| MPP-20A | 115 VAC-powered, USA-type power cord and plug included |
| MPP-20D | +10.5 to +15 V dc-powered, Molex connector and pins included |
| MPP-20E | 230 VAC-powered, European-type power cord and plug included |
| MPP-20J | 100 VAC-powered, USA-type power cord and plug included |
| 32-2242572 | Black printout paper, 10 rolls |
| 58-2073083 | Connector, input/output, dual 15 pin 0.100 inches on center, cardedge type (one included with each printer) |
| APP-TR2A/E/D/J | Take-up/Rewind Reel |

MODEL
MPP-20A
MPP-20D
MPP-20E
MPP-20J
32-2242572
58-2073083

APP-TR2A/E/D/J

115 VAC-powered, USA-type power cord and plug included 10.5 to + 15 V dc-powered, Molex connector and pins included保-powered, European-type power cord and plug included cord and plug included Black printout paper, 10 rolls Connector, input/output, dual 15 cardedge type (one included with each printer)
Take-up/Rewind Reel

FUNCTIONAL SPECIFICATIONS
(Typical at $25^{\circ} \mathrm{C}$ )

| Parameter PRINTOUT | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Print Rate (1) |  |  |  |  |
| Normal Size |  | - | 90 | - | lines/ minute |
| Tall | - | 50 | - | lines/ minute |
| Line Density |  |  |  |  |
| Normal Size | - | 7 | - | lines/inch |
|  | - | 3 | - | lines/inch |
| Tall | - | 3.8 | - | lines/inch |
|  | - | 1.2 | - | lines/inch |
| Line-to-Line Spacing |  |  |  |  |
| Normal Size | - | 0.14 | - | inches |
|  | - | 3.6 | - | mm |
| Tall | - | 0.26 | - | inches |
|  | - | 6.5 | - | mm |
| Character Size |  |  |  |  |
| Height, Normal | - | 0.10 | - | inches |
|  |  | 2.5 | - | mm |
| Height, Tall | - | 0.20 | - | inches |
|  | - | 5.1 | - | mm |
| Character Format | - | $5 \times 7$ | - | dot matrix |
| Character |  |  |  |  |
| Horizontal Spacing | - | 2.8 | - | mm |
|  | - | 0.11 | - | inches |
| Line Feed Cycle Time |  |  | see |  |
| Normal | - | 370 | table | ms |
| Tall | - | 680 | 1 | m |

POWER CONSUMPTION

| AC Models <br> DC Models | - - - - |  | $\begin{aligned} & 5.8 \\ & 17 \\ & \\ & 400 \\ & 1.6 \end{aligned}$ | watts, idling watts, printing mA , idling amps, printing |
| :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |
| MPP-20A | 105 | 115 | 130 | Voltts |
| MPP-20E | 200 | 220 | 250 | Volts |
| Frequency Range | 47 | - | 440 | Hertz |
| MPP-20J | 90 | 100 | 110 | Volts |
| Frequency | 47 | - | 440 | Hertz |
| MPP-20D | +10.5 | +12 | +15 | Volts, dc regulated |

VOLTAGE LEVELS
(TTL- and TTLS- compatible)

| Parameter <br> Lnput Logic <br> Low | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :--- | :--- |
| High | 0 | - | +0.8 | Volts dc <br> (logic 0, <br> or False) |
| Outputs <br> Low | +24 | - | +5.0 | Volts dc <br> (logic 1, <br> or True) |
| High | 0 | - | +0.4 | Volts dc <br> (logic 0, <br> or False) |

PRINT MECHANISM

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Printhead Life | $30 \times 10^{6}$ | - | - | character <br> life |
| Mechanism Life | 5000 | - | - | hours |


| ENVIRONMENT |
| :--- |
| Temperature <br> Range(2,4) <br> Operating -20 +25 +50 Degrees <br> Celcius <br> Storage -45 - +85 Degrees <br> Celcius <br> Relative Humidity <br> no condensation 0 - 90 Percent |

PAPER

| Data Capacity (3) Normal Size | - |  |  | 10,600 | Lines |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tall | - 2.31 inches by 140 foot Black on white, DATEL number 32-2242572 |  |  |  |  |
| Size |  |  |  |  |  |
| Type |  |  |  |  |  |

## NOTES

1. Transmission at 9600 baud.
2. Paper darkens after 48 hours of exposure to temperatures exceeding +60 degrees Celcius.
3. Capacity dependent upon the mix of normal and tall characters.
4. +50 degrees Celcius operation is for continuous operation. Derated throughput is usable up to +55 degrees Celcius.


Figure 1. MPP-20 Sample Printouts
Table 1. Throughput Rate Variations

|  | Normal Size |  | Tall Size |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Character Attribute | Millisecs added to basic cycle | Equiv. throughput lines/sec. | Millisecs added to basic cycle | Equiv through put lines/se | Notes |
| Std Size | 0 | 1.5 | - | - | - |
| Tall Size | - | - | 543 | . 86 | 1,3,4 |
| Enhanced | 560 | . 85 | 1081 | . 45 | 4 |
| Supertorque | 116 | 1.35 | 240 | . 71 | 5 |
| Special Font | 91 | 1.4 | 180 | . 74 | 2,3 |

## NOTES

1. Figure given is worst case, i.e., full line of tall characters. Minor variations occur with fewer tall characters per line.
2. Same speed reduction occurs regardless of proportion of standard and special characters.
3. All figures are for full lines of printable characters.
4. Two burns take place for each dot of character formation. Between burns in a pair, the paper makes a half increment so as to fill in the gaps with redundant marks. When enhancement is added to tall characters, quadruple burns are generated at each character-mapping point.
5. Supertorque is state of lowered step motor frequency. It executes by trebling the time delay in the paper motion subroutines.

The basic print cycle at 9600 Baud lasts 667 milliseconds. This serial mode print cycle reflects a 640 ms -long busy state and a 27 ms -long ready state.

Internal power supplies provide the various voltages used by the logic stepping motor and printhead. These supplies also provide an external +5 volts dc at 100 mA for user needs.

## TTL Compatiblity

All input/output signals, whether data or control, are designed to be fully TTL compatible. Table 2 lists the signals and their nominal current levels.

Table 2. TTL Signal Levels

| MPP-20 <br> SIGNAL | Input Current <br> Low (mA) |
| :--- | :---: |
| TEXT/LIST | 0.5 |
| $\overline{\text { EOP }}$ | 1.6 |
| $\overline{\text { NEG/POS TRUE }}$ | 0.7 |
| DATASTROBE | 5 |
| TALL CHARACTER | 0.5 |
| DATA BITS | 0.5 |
| BAUD RATE PINS | -0.7 |
| CR/CRLF | 0.5 |
| SO SUPPRESS | 0.5 |

Interface Specifications
R'S-232-C RDY/BSY (Pin A2):
Voltage Output (High) +4.5 volts dc with 3 K ohm terminator +4.75 volts dc open circuit, 330 ohms source resistance

Voltage Output (Low) -5.5 volts dc with 3 K ohm terminator -12 volts dc open circuit, 3K ohms source resistance
ACTIVE PRINTING
(Pin B9):

| (High) +5.0 volts dc (from 2 K ohms source) <br> (Low)  | 0 to +0.5 volts dc |
| :--- | :--- |
| Current Output <br> (Low) | 10 mA at 0.45 V dc |

$\overline{\text { ACK (Pin B3): }}$

| Voltage Output <br> (High) | +5.0 volts dc (from 500 ohms source) |
| :--- | :--- |
| Voltage Output (Low) | +0.4 volts dc (sinking 20 mA ) |
| Voltage Output (Low) | +0.9 volts dc (sinking 80 mA ) |
| BUSY (Pin A9): | Signal levels same as $\overline{\text { ACK (Pin B3) }}$ |

## OPERATIONAL DESCRIPTION

## Pin Functions：

Outputs
$\overline{\mathrm{EOP}}$（Pin B6）：This pin switches to logic ground when the paper（End Of Paper）sup－ ply is nearly exhausted，providing a 0.5 volt dc source at 50 mA for exter－ nal alarming．This signal is not avail－ able after withdrawing the print module for paper renewal．In sys－ tems where this is an inconven－ ience，the circuit shown in Figure 3 may be added at the MPP－20 user connector．


Figure 3．EOP Signal Support Circuit（User－Supplied）
With this circuit in place and the print module present but out of paper，the EOP state supports approximately 15 TTL loads（ 24 mA ）．Removing the print module assembly results in pins $A 3, B 6$ ，and B10 being disconnected．The circuit shown in Figure 3 supports approx－ imately 1 TTL load（ 1.6 mA ）．

XON／XOFF（Pin A7）：The MPP－20 uses this serial control line to notify the user of its status． Three basic conditions trigger activity on this line：
1）At completion of any lengthy operation，such as printing，the MPP－20 issues an XON control character to the user．
2）Upon receipt of an XON control character from the user device， the MPP－20 echoes a single XON，indicating that the printer is ready to receive．
3）The MPP－20 issues a single XOFF whenever the MPP－20 enters the busy state for reasons uncontrolled by user software． Typically，TEST，FEED，and EOP conditions trigger this state．

## Inputs

$\overline{\text { SUPERTORQ（ }}$（in B7）：Grounding this pin lowers the paper feed stepper motor frequency， providing extra torque in cold environments if necessary．Printer throughput is somewhat reduced． This pin is normally at a TTL high level（ +5 Volts dc．）See Table 1.
$\overline{\text { ENHANCE（Pin B8）：If this pin is logically low when the }}$ print cycle begins，the line prints bold by performing a double burn of each dot．
TEXT／LIST（Pin B2）：A logic low on this pin puts the printer in LISTER mode，which causes the characters to appear right side up when viewed from the front panel．The most recent line printed appears at the top of the printout while the first line appears at the bottom．
Floating the pin（no connection $=$ high） puts the printer in the TEXT mode．In this mode，the characters appear upside down when viewed from the front panel．Removing the paper from the printer and inverting it so that the characters are right side up，the printout appears as normal text．Definition of the print direction must be established before starting the print cycle．
NEG／$\overline{P O S}$ TRUE：Parallel data may be sent either
（Pin A8） positive or negative true．Parallel data may be inverted，for Centronics－ compatibility（positive－true data opera－ tion），by tying this pin to logic ground．
SO SUPPRESS：A logic low on this pin prevents SO （Pin A15）characters from taking effect．Does not affect the tall character select line，pin B11．
TALL CHARACTER：The TTL signal on this pin identifies （Pin B11） characters as tall or normal（high for tall）as an alternative to SO／SI codes． This line also functions during serial operation and overrides the SI control character（but not the SO）．With the NEG／POS TRUE pin A8 floated（high）， tall characters are not available，and SOISI therefore takes control．Centron－ ics－compatibility requires that this pin be grounded whenever positive true data is selected（pin A8 grounded）．

## Control Characters

The MPP-20 responds to a set of 15 specific control characters, each causing the printer to perform a specific function. These functions, their mnemonics, and hexidecimal codes appear in Table 3.

Table 3. MPP-20 Responses to Control Characters

| MNEMONIC | HEX CODE | NAME | ACTION PRODUCED |
| :---: | :---: | :--- | :--- |
| NUL | 00 | Null <br> Backspace | None <br> MS <br> Moves the column pointer back one position, deleting one charac- <br> ter. On reaching column 1, the printer ignores subsequent BS |
| Commands. |  |  |  |

## APP-20 Series



## MOUNTING DETAILS



## APP-48 Series

## MECHANICAL DIMENSIONS - INCHES (MM)



## MOUNTING DETAILS



## MPP-20/DPP-Q7

## Physical Dimensions




Figure 11. MPP-20 Mounting Details



## APP-M20 Series



APP-M48 Series


MOUNTING BRACKET


## APP-TR1,-TR2

## OUTLINE DIMENSIONS-INCHES (MM)



## APP-TR5

## OUTLINE DIMENSIONS-INCHES (MM)



## FEATURES

- 20-segment, high-intensity analog bar graph display
- TTL outputs for process control or alarm circuits
- Adjustable input range from +0.1 to +2.4 V dc full-scale. Higher voltage and current ranges (including 4-20 mA) with user-installed options
- Instant response with no overshoot


## DESCRIPTION

The DBM-20 Bar Meter is a panel-mounted, self-illuminated 20 -segment red LED (Light Emitting Diode) bar display. It accepts a dc or slowly varying input signal, converts that signal to digital form and displays it in the form of a progression of lighted LED segments arranged to shape a single bar graph.

The DBM-20 is particularly well-suited for trend measurement, where relative changes in the measured variable must be easily recognized. Applications of this type include measurement of belt speed, noise level, pollution effluent and the like.

The DBM-20 contains 20 TTL driver pads corresponding to the 20 bar graph LED segments. TTL outputs can be wired from the pads to any of the four unused finger connectors. These outputs can be used as setpoint trips in simple control loops, or to control alarm circuits. The meter also provides internal pads for the installation of additional logic circuitry, such as TTL comparitors, DIP relays, and driver ICs, to be used in conjunction with the TTL outputs.


The DBM-20 features an adjustable input range from +0.1 to +2.4 V dc full scale. Other voltage and current ranges (including $4-20 \mathrm{~mA}$ ) are easily obtained by installing resistors/ potentiometer on the provided locations. The inputs provide high input impedance ( $100 \mathrm{~K} \Omega$, minimum) and a low input bias current ( 10 nA , typical). The DBM-20's input configuration is single-ended unipolar.

The meter displays an instant response with no overshoot. The user has a choice of either a Bar mode display or Dot mode display. In the Bar mode, all LED's will light up from the left of the display up to the high end of the input signal. In the Dot mode, only the LED at the high end of the input signal will light.

A red optical display filter has 20 -unit graduation markings in white. The filter may be changed by opening the housing from the rear. The low-profile housing is a rugged, black polycarbonate case that is impact and solvent resistent. Its dimensions are 2.53 " $\mathrm{W} \times 3.34$ " $\mathrm{D} \times 0.94 \mathrm{H}$. Panel mounting cutout dimensions are $2.56^{\prime \prime} \mathrm{W} \times 0.97^{\prime \prime} \mathrm{H}$.


Simplified Block Diagram of DBM-20

FUNCTIONAL SPECIFICATIONS
(Typical at $+25^{\circ} \mathrm{C}$ unless noted)


INPUT/OUTPUT CONNECTIONS
Pin A........................... Power and Signal Common.
Pin F........................... Dot/Bar Control.
Dot mode............... Connect pins B and F.
Bar mode............... Connect pins F, L and H.
Pin J............................ Signal Input.
Pin $L \ldots \ldots \ldots . . . . . . . . . . . . . . . . . . . .+5 \mathrm{~V}$ dc Power Input.
Pins B, C, D, E, H,
K.

Connected to drilled internal PCB pads for user circuits.
PHYSICAL/ENVIRONMENTAL
Input/Output Con-
nector........................ Edgeboard PC type using bot-
tom side only. 10-pins,

cluded).
clis6" centers, DATEL model
Case Material............ Black polycarbonate plastic,
impact and solvent resistant.

|  | ORDERING GUIDE |
| :--- | :--- |
| MODEL | DESCRIPTION |
| DBM-20 | 20-segment LED bar meter (includes <br> one connector) <br> 115 VAC to +5 V dc power adapter (not <br> included) <br> UPA-5/500 <br> $58-2073082$ |

## FEATURES

- Compact single board design
- 0.56 " bright red $31 / 2$ digit display
- Fits into most panel cutouts
- 80 dB CMRR
- True balanced high-impedance inputs
- Logic powered (+5V dc @ 280mA)
- Standard $\pm 1.999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.


## GENERAL DESCRIPTION

The DM-31 is a low-cost single board DPM. The DPM adapts easily into most test instruments and data acquisition systems. Its compact dimensions ( $2^{\prime \prime} \times 3.5^{\prime \prime} \times 0.5^{\prime \prime}$ ) let the DPM be easily installed into most panel cutouts. The DM-31 has provisions for modifying the voltage and current ranges.

## APPLICATIONS

The DM-31 may be used for any application where a physical or electrical parameter needs to be measured and can be converted with user-supplied external circuits into the basic dc voltage, current or resistance ranges which the DM-31 accepts and displays. Such parameters include temperature, pressure, flow rate, RPM, noise, weight, velocity, frequency and many others. The DM-31 is intended for applications in analytical instruments, test and measurement equipment, data acquisition systems, research and development instrumentation, laboratory analyzers and other devices. Industries using the DM-31 include petrochemical, power utilities, batch and continuous processing, telecommunications, paper, glass, metals and chemical manufacturing, photographic, automotive and medical services.


## ORDERING INFORMATION <br> DM-31-1

Model Description
DM-31-1 Single-Board Digital Panel Meter (including plug connector)
ACCESSORIES
Part Number Description
39-2106705 14-pin dip connector
UPA $-5 / 500 \quad 115 \mathrm{~V}$ AC to +5 V dc power adaptor
39-8194910 DM-31 mounting accessory kit


Simplified Block Diagram of a DM-31

## FUNCTIONAL SPECIFICATIONS

## (Typical at $25^{\circ} \mathbf{C}, \mathbf{2 V}$ range unless noted)

## ANALOG INPUT




## PHYSICAL

## External Dimensions

$3.5^{\prime \prime} \mathrm{W} \times 2^{\prime \prime} \mathrm{H} \times 0.5^{\prime \prime} \mathrm{D}(88,9 \times 50,8 \times 12,7 \mathrm{~mm})$

## Panel Cutout Dimensions (For Optional Bezel/Filter)

$1.156^{\prime \prime} \mathrm{H} \times 2.375^{\prime \prime} \mathrm{W}(29,36 \times 60,33 \mathrm{~mm})$ Bezel/Panel thickness $0.040^{\prime \prime}$ to $0.062^{\prime \prime}$ ( 1,0 to $1,6 \mathrm{~mm}$ ) (snug fit at $0.062^{\prime \prime}$ )
Optional Snap-In Bezel/Filter Dimensions
Outside dimensions: $1.343^{\prime \prime} \mathrm{H} \times 2.531^{\prime \prime} \mathrm{W}(34,1 \times 64,3 \mathrm{~mm})$
Display opening: $0.812^{\prime \prime} \mathrm{H} \times 2.0^{\prime \prime} \mathrm{W}(20,6 \times 50,8 \mathrm{~mm})$ Front panel bezel relief height: $0.062^{\prime \prime}(1,6 \mathrm{~mm})$

## Mounting Kit

Optional, includes bezel/filter, DIP connector, standoffs, and hardware. See Ordering Information.

## Weight

1.2 ounces $(35 \mathrm{~g})$

## ENVIRONMENTAL

## Altitude

0 to 15,000 feet (4900m)
Operating Temperature Range
$32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $\left.50^{\circ} \mathrm{C}\right)$
Storage Temperature Range $-13^{\circ} \mathrm{F}$ to $+185^{\circ} \mathrm{F}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$

## Relative Humidity

10\% to $90 \%$ non-condensing

## FEATURES

- 3½ Digit red LED (DM-3100B) and high brightness red LED (DM-3104) models
- Selectable 115/230VAC powered
- Balanced high-impedance differential inputs
- 80 dB CMRR
- Autozeroing capability
- Allows ratiometric reference for drift correction
- Standard $\pm 1.999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.


## GENERAL DESCRIPTION

The DM-3100B and the DM-3104 are $31 / 2$ digit LED display devices. The DPM's are dual AC-powered DPM's, easily configurable for a variety of applications. The versatility is due to logic power outputs ( +5 V dc and -5 V dc) provided by the DPM.
The DM-3100B and the DM-3104 use $0.56^{\prime \prime}$ and $0.6^{\prime \prime}$ display respectively. The displays are clearly visible from many feet away in normal or dim light.
Inputs to the DPM's are balanced differential ( 80 dB Common Mode Rejection). The meter accurately displays small signals even in electrically noisy industrial environments. CMOS circuitry results in an extremely high input impedance (1000 Megohms, typically) and a very low bias current ( 5 picoamps). Inputs with a source impedance as high as 100 kilohms can be displayed accurately. The input circuitry safely tolerates overvoltages up to $\pm 250 \mathrm{~V}$ dc ( 155 V RMS). Inputs are sampled and displayed about four times per second.
The DPM's are designed for installations where existing dc supplies are noisy, inaccessible, or overloaded. The meters may be used wherever a voltage, or a unit which can be made proportional to voltage, must be displayed with accuracy and clarity.
The DPM's are supplied in DATEL's standard short depth black polycarbonate case.


## ORDERING INFORMATION

DM-3100B-1
DM-3104-1
Model Description
DM-3100B-1 3 1/2 Digit, LED, $115 / 230 \mathrm{~V}$ AC powered (includes one connector
DM-3104-1 $31 / 2$ Digit, LED high brightness, 115/230 V AC powered (includes one connector)

## ACCESSORIES

## Part Number Description

58-2075010 Connector, dual 18-pin, 0.1" centers
UPA-5/500 115 V AC to $\pm 5 \mathrm{~V}$ dc (@ 500 mA ) power adaptor


Simplified Block Diagram of DM-3104 and DM-3100B

## FUNCTIONAL SPECIFICATIONS

## (Typical at $25^{\circ} \mathrm{C}, 2 \mathrm{~V}$ range unless noted)

## ANALOG INPUT

| Full-Scale Input . . . . . . . Refer to "FEATURES" |  |
| :---: | :---: |
| Range | Ranges field-modifiable. |
| Input Impedance | 100 Megohms (minimum) |
|  | 1000 Megohms (typical) |
| Input Bias Current | .5 pA (typical) 50pA (maximum) |
| Input Overvoltage | $\pm 250 \mathrm{~V}$ dc, 175 V RMS continuous (maximum) $\pm 300 \mathrm{~V}$ intermittent (maximum) |
| External ReferenceRange | . $\pm 100 \mathrm{mV}$ to $\pm 2 \mathrm{~V}$ |
|  | referred to -Vs (EXT. REF LO) |
| Common-Mode Rejection | . 80 dB (typical), |
|  | from dc to 60 Hz , with a 1 |
|  | Kilohm unbalanced input |
| Common-Mode Voltage Range | . Both the inputs must |
|  | remain within 0.5 V dc below the +5 V dc supply and 1.0 V dc above the -5 V dc supply |
| Resolution $\qquad$ Display Accuracy | . 1 mV |
|  | . Adjustable to $\pm 0.1 \%$ of reading, $\pm 1$ count |
| Temperature Drift . of Zero | . Autozeroed $\pm 1$ count over a $0^{\circ}$ to +50 C temperature range |
| Temperature Drift of Gain | . $\pm 50 \mathrm{ppm}$ of |
|  | reading $/{ }^{\circ} \mathrm{C}$ (typical) $\pm 100$ ppm of reading $/{ }^{\circ} \mathrm{C}$ (maxi- |
|  | mum) |
| Warm-Up Time | . 10 minutes (typical) |
| Sampling Time | .83 .3 mS (nominal) |
| Sampling Rate | . 3 conversions per second. |
|  | May be rewired for up to 20 conversions per second |

DISPLAY
Number of Digits . . . . . . . 3 decimal digits and most significant " 1 " digit ( $31 / 2$ digits)
Brightness $\quad . . . . . . . . .2400 \mathrm{~min}, 4800$ typ microcandelas per display segment (seven segments per digit)
 DM-3104, $0.6^{\prime \prime}(15,2)$
Overscale. . . . . . . . . . . . . The inputs exceeding the fullscale range display a " 1 " MSD and sign with other digits blanked.
Autopolarity
. $\qquad$ . A "+" sign is automatically displayed for positive inputs and a "-" sign for negative inputs. The user may blank the polarity using the POLARITY ENABLE line.

## POWER REQUIREMENTS

## AC Power

115 or 230 VAC, $\pm 10 \%, 47$ to $440 \mathrm{~Hz}, 4$ watts typical

## dc Power

$+5 \mathrm{~V} \pm 0.25 \mathrm{Vdc} @ 250 \mathrm{~mA}$ typical, 400 mA maximum and -5 V dc @ 5 mA typical, 25 mA maximum. Logic spikes must be less than 50 mV . Bypass supplies externally if necessary.
(Users will normally power from AC-only; dc-only power is optional.)

## CALIBRATION

A multiturn screwdriver pot adjusts the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration in stable conditions is 90 days.

## PHYSICAL

## External Dimensions

Short-Depth Case 3.0"W x $2.15^{\prime \prime} \mathrm{D} \times 1.76^{\prime \prime} \mathrm{H}(76,2 \times 54,6 \times 44,7$ mm )

## Panel Cutout Dimensions

$1.812^{\prime \prime} \mathrm{H} \times 3.062^{\prime \prime} \mathrm{W}(46,0 \times 77,7 \mathrm{~mm})$

## Weight

5 ounces ( 142 g ) approximately

## ENVIRONMENTAL

## Altitude

0 to 15,000 feet ( 4900 m )
Operating Temperature Range
$32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $\left.50^{\circ} \mathrm{C}\right)$
Storage Temperature Range
$-13^{\circ} \mathrm{F}$ to $+185^{\circ} \mathrm{F}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$
Relative Humidity
$20 \%$ to $80 \%$ non-condensing



## FEATURES

- Balanced differential inputs
- 1000 M $\Omega$ CMOS high-impedance inputs
- $31 / 2$ Digit $0.56^{\prime \prime}$ red LED (DM-3100L) and $0.6^{\prime \prime}$ high brightness red LED Models (DM-3103).
- Logic Power (+5V dc)
- Compact Short-Depth cases
- 80 dB CMRR
- Autozeroing Capability
- Standard $\pm 1.999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.

1. Accepts shunts for $\pm 20 \mu A$ to $\pm 2 A$ FS ranges
2. Accepts attenuators for $\pm 2 \mathrm{~V}$ to $\pm 200 \mathrm{~V}$ FS ranges
3. Digital ohmmeter, $2 \mathrm{~K} \Omega$ to $10 \mathrm{M} \Omega$ FSR

## GENERAL DESCRIPTION

The DM-3100L and DM-3103 are $31 / 2$ digit Short-Depth versions of the DM-3100N and DM-3101 respectively. The DPM's have bright red LED displays making them easily readable from many feet away. The short-depth cases used are ideally suited for shallow panels. The DPM's are easily fieldmodifiable for different input voltage and current ranges.
The DPM's accept a DC or slowly-varying input voltage and display that input on front panel numerical indicators. They employ conventional dual-slope A/D converters plus 7 segment display decoder-drivers all in one LSI microcircuit. Since the microcircuits require approximately 10 V to power the A/D section, the internal DC/DC converters generate -5 V from +5 V power input to form bipolar supplies.
The DM-3100L and DM-3103 employ balanced differential inputs. When used with a bridge or transducer input, the DPM's offer high noise immunity. In such configurations the DPM's can accurately measure very small signals in the presence of much larger common mode signals.
The high impedance ( 1000 megohms) inputs will not load down sensitive input circuits.
The meters can be operated ratiometrically. That is, the DPM's

internal circuits automatically compensate for reference drifts in the supplies of balanced bridge or transducer sensors.
The DPM's find use in analytical instruments, industrial process controllers, portable diagnostic instruments, automatic test equipment, medical instruments, airborne, marine and ground vehicles and data acquisition/data logging systems.

| ORDERING INFORMATION DM-3100L-1/DM-3103-1 |  |
| :---: | :---: |
| Model | Description |
| DM-3100L-1 | 3 1/2-digit LED DPM in short depth case (includes one connector) |
| DM-3103-1 | High-brightness version of DM-3100L (includes one connector) |
| ACCESSORIES |  |
| Part Number | Description |
| 58-2075010 | Connector, dual 18-pin, $0.1^{\prime \prime}$ centers |
| UPA-5/500 | 115 V AC to $\pm 5 \mathrm{~V}$ dc (@ 500 mA ) power adaptor |



Simplified Block Diagram of DM-3100L and DM-3103

## FUNCTIONAL SPECIFICATIONS



DISPLAY

| Number of Digits . . . . . . 3 decimal digits and most significant " 1 " digit ( $31 / 2$ digits) |  |
| :---: | :---: |
| Decimal Points | Selectable using decimal point select signal lines. |
| Display Type | DM-3100L, red LED |
|  | DM-3103, High brightness red LED |
| Display Height | DM-3100L 0.56" (14,2 mm) |
|  | DM-3103 0.6" ( $15,2 \mathrm{~mm}$ ) |
| Brightness <br> (DM-3103) | 2400 minimum, 4800 typical |
|  | microcandelas per display |
|  | segment ( 7 segments per digit) |
| Overscale | The inputs exceeding the fullscale range blank the display leaving a " 1 " MSD and sign. |
| Autopolarity | . A " + " sign is automatically |
|  | displayed for positive inputs |
|  | and a "-" sign for negative |
|  | inputs. The user may blank |
|  | the polarity using the |
|  | POLARITY ENABLE line. |

## POWER REQUIREMENTS

External $+5, \pm 0.25 \mathrm{~V}$ dc regulated required at 280 mA typical, 450 mA maximum. Logic spikes must not exceed 50 mV . Power current varies rapidly so that unregulated supplies cannot be used.

## CALIBRATION

A multiturn screwdriver pot adjusts the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration in stable conditions is 90 days.

## FEATURES

- 3½ Digits LED display, +5V dc-powered
- Extended Operating Temperature Range ( $-46^{\circ} \mathrm{C}$ to $\left.+49^{\circ} \mathrm{C}\right)$
- Designed to meet Military Standards:
- Vibration Testing per MIL-STD-202
- Humidity Testing per MIL-STD-202
- Inspected per MIL-STD-105
- Balanced Different Inputs
- Withstands 3 shocks @ 25 g's for 11ms Vertical Axis
- Standard $\pm 1.999$ Vdc input range;


## GENERAL DESCRIPTION

The DM-3100MIL is a $31 / 2$ Digit, LED Display, +5 V dc-powered digital panel meter. The DPM is designed to operate over an extended temperature range of $-46^{\circ} \mathrm{C}$ to $+49^{\circ} \mathrm{C}$ and conform to military standards. The DM-3100MIL meets and exceeds vibration and humidity testing per MIL-STd-202. It will also withstand shock testing ( 3 shocks @ 25 g's for 11 ms vertical axis). The DPM successfully meets and exceeds the military specifications by using all hermetically sealed components and conformally coating the circuit boards. Its compact design lets this DPM fit into a short-depth case. The design and rigorous testing permits using the DM-3100MIL in portable test equipment for field use, ground vehicles, submerged vessels and aircraft. The DM-3100MIL offers a standard $+/-1.999 \mathrm{Vdc}$ input range; $a+/-199.9 \mathrm{mV}$ range is available to OEM quantity customers.
Overall, the DM-3100MIL is a highly reliable DPM designed for the rugged military environment.


## ORDERING INFORMATION

DM-3100MIL-1
Model Description
DM-3100MIL-1 Ruggedized, $3 ½$ digit meter
ACCESSORIES
Part Number Description
58-2075010 Connector, dual 18-pin, 0.1" centers (one included with each meter)
UPA-5/500 115V AC to +5V dc (@ 500 mA ) adaptor


FUNCTIONAL SPECIFICATIONS
(Typical at $25^{\circ} \mathrm{C}, 2 \mathrm{~V}$ range unless noted)


| Number of Digits | . 3 decimal digits and most significant " 1 " digit ( $31 / 2$ digits). |
| :---: | :---: |
| Decimal Points | . Selectable using decimal point select signal lines. |
| Display Type.. Display Helght | Red LED |
| Overscale | . Inputs exceeding the fullscale range blank the display leaving a " 1 " MSD and sign. |
| Autopolarity | . A " + " sign is automatically displayed for positive inputs and a "-" sign for negative inputs. The user may blank the polarity using the POLARITY ENABLE line. |

## POWER REQUIREMENTS

External $+5 \mathrm{dc}, \pm 0.25 \mathrm{~V}$ dc regulated required at 280 mA typical, 450 mA maximum. Logic spikes must not exceed 50 mV . Power current varies rapidly so that unregulated supplies cannot be used.

## CALIBRATION

A multiturn screwdriver pot adjusts the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration in stable conditions is 90 days.

## PHYSICAL

## External Dimensions

Short-Depth Case
$3.0^{\prime \prime} \mathrm{W} \times 2.15^{\prime \prime} \mathrm{D} \times 1.76^{\prime \prime} \mathrm{H}(76,2 \times 54,6 \times 44,7 \mathrm{~mm})$

## Panel Cutout Dimensions

$1.812^{\prime \prime} \mathrm{H} \times 3.062^{\prime \prime} \mathrm{W}(46,0 \times 77,7 \mathrm{~mm})$
Weight
5 ounces (142g) approximately

## ENVIRONMENTAL

## Altitude

0 to 50,000 feet
Operating Temperature Range
$-51^{\circ} \mathrm{F}$ to $88^{\circ} \mathrm{F}\left(-46^{\circ} \mathrm{C}\right.$ to $\left.49^{\circ} \mathrm{C}\right)$
Storage Temperature Range
$-124^{\circ} \mathrm{F}$ to $+185^{\circ} \mathrm{F}\left(-69^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )
Relative Humidity
MIL-STd-202, Method 106D (98\% relative humidity)

## Vibration

MIL-STd-202, Method 204C
Section 2.2, (Condition A) (10G at 10 to 500 Hz )

## Shock

3 shocks @ 25 g's for 11ms Vertical Axis

## Marking

MIL-STd-130
Marking Permanency
MIL-STd-202, Method 215
Inspection
MIL-STd-105

| INPUT/OUTPUT CONNECTIONS DM-3100MIL. |  |  |
| :---: | :---: | :---: |
| BOTTOM A |  | TOP B |
| INPUT SIGNAL LO | 1 | INPUT SIGNAL HI |
| ANALOG RETURN | 2 | ANALOG RETURN |
| NC | 3 | NC |
| NC | 4 | PWR COMMON |
| DEC PT 100 | 5 | NC |
| DEC PT 10 | 6 | NC |
| DEC PT 1 | 7 | NC |
| NC | 8 | NC |
| NC | 9 | NC |
| NC | 10 | NC |
| NC | 11 | NC |
| NC | 12 | NC |
| NC | 13 | NC |
| DISPLAY TEST | 14 | NC |
| NC | 15 | NC |
| NC | 16 | NC |
| NC | 17 | NC |
| PWR COMMON | 18 | +5V DC INPUT |

ㅁㅁ으른

# DM-3100N/DM-3101 Low-Cost, 3½ Digit LED Panel Meters 

## FEATURES

- Balanced differential inputs
- 1000 M $\Omega$ CMOS high-impedance inputs
- Compact low-profile case
- Logic powered (+5V dc)
- Internal provision for an offset pot for various applications
- 80 dB CMRR
- Standard $\pm 1.999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.
- Autozeroing capability


## GENERAL DESCRIPTION

The DM-3100N and its high-brightness equivalent, the DM3101 are $31 / 2$ digit Solid State devices using red LED displays. The bright red LED displays make them easily readable from many feet away. Packaged in compact low profile cases, these DPM's have provisions for userinstalled resitors and offset potentiometers.
The autozeroing capability further enhances the versatility of the meter. A pot can be internally installed so that an offset can be obtained with a zero input to the meter, or a zero reading with an offset input.
The DPM's accept a DC or slowly-varying input voltage and display that input on front panel numerical indicators. They employ conventional dual-slope A/D converters plus 7 segment display decoder-drivers all in one LSI microcircuit. Since the microcircuits require approximately 10 V to power the A/D section, the internal DC/DC converters generate -5 V from +5 V power input to form bipolar supplies.
Another feature of these DPM's is that a balanced differential input is used. When used with bridge or transducer inputs, it offers high noise immunity and can accurately measure very small signals in the presence of much larger common mode signals.
A very noteworthy feature of the meters is that they can be operated ratiometrically. This means that internal circuits in the DPM's automatically compensate for reference drifts in the supplies of balanced bridge or transducer sensors.

These DPM's find use in analytical instruments, industrial process controllers, portable diagnostic instruments, automatic test equipment, medical and patient monitoring instruments, airborne, marine and ground vehicles and data acquisition/data logging systems.

| ORDERING INFORMATION DM-3100N-1/DM-3101-1 |  |
| :---: | :---: |
| Model DM-3100N-1 | Description <br> $31 / 2$ Digit LED DPM in low-profile <br> case (includes one connector) |
| DM-3101-1 | High-brightness version of DM-3100N (includes one connector) |
| ACCESSORIES |  |
| Part Number 58-2073082 | Description <br> Dual 10-pin, $0.156^{\prime \prime}$ centers connector |
| TP-50K | Offset pot |
| UPA-5/500 | 115 V AC to $\pm 5 \mathrm{~V}$ dc (@ 500 mA ) power adaptor |



## FUNCTIONAL SPECIFICATIONS

## (Typical at $25^{\circ} \mathrm{C}, \mathbf{2 V}$ range unless noted)

## ANALOG INPUT

| Full-Scale | Refer to "FEATURES" |
| :---: | :---: |
| Range | Ranges field-modifiable. |
| Input Impedance | 100 Megohms (minimum) |
|  | 1000 Megohms (typical) |
| Input Bias Current | .5 pA (typical) 50 pA (maxi mum) |
| Input Overvoltage | .$\pm 250 \mathrm{~V}$ dc, 175 V RMS continuous (maximum) $\pm 300 \mathrm{~V}$ intermittent (maximum) |
| External Reference | . $\pm 100 \mathrm{mV}$ to $\pm 2 \mathrm{~V}$ |
| Range | referred to -Vs (EXT. REF LO) |
| Common-Mode | . 80 dB (typical), |
| Rejection | from dc to 60 Hz , with 1 Kilohm unbalance |
| Common-Mode | . Both the inputs must |
| Voltage Range | remain within 0.5 V dc below +5 V dc supply and 1.0 V dc above -5 V dc supply |
| Resolutio | .1 mV |
| Display Accuracy | . Adjustable to $\pm 0.1 \%$ of reading, $\pm 1$ count |
| Temperature Drift | . Autozeroed $\pm 1$ count over 0 |
|  | to $+50^{\circ} \mathrm{C}$ temperature range |
| Temperature Drift | .$\pm 50 \mathrm{ppm}$ of |
| Gain | ppm of reading $/{ }^{\circ} \mathrm{C}$ (maximum) |
| Warm-Up Time | . 10 minute (typical) |
| Sampling Time | . 83.3 mS (nominal) |
| Sampling Rate | . 3 conversions per second. |
|  | May be required up to 20 conversions per second. |

## DISPLAY

Number of Digits . . . . . . 3 decimal digits and most significant " 1 " digit ( $31 / 2$ digits)
Decimal Points . . . . . . . . Selectable using decimal point select signal lines.
Display Type DM-3100N, Red LED DM-3101, High brightness Red LED
Display Height . . . . . . . . DM-3100N, 0.56 " ( $14,2 \mathrm{~mm}$ ) DM-3101, $0.6^{\prime \prime}$ ( $15,2 \mathrm{~mm}$ )
Overscale. . . . . . . . . . . . . The inputs exceeding the fullscale range blank the display leaving a " 1 " MSD and sign.
Autopolarity A " + " sign is automatically displayed for positive inputs and a "-" sign for negative inputs. The user may blank the polarity using the POLARITY ENABLE line.

## POWER REQUIREMENTS

External $+5, \pm 0.25 \mathrm{~V}$ dc regulated required at 280 mA typical, 450 mA max. Logic spikes must not exceed 50 mV . Power current varies rapidly so that unregulated supplies cannot be used.

## CALIBRATION

A multiturn screwdriver pot adjusts the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration in stable conditions is 90 days.

## PHYSICAL

## External Dimensions

Low-Profile Case $2.53^{\prime \prime} \mathrm{W} \times 3.34$ "D x 0.94"H ( $64,3 \times 84,8 \times 23,8$ mm)

## Panel Cutout Dimensicns

$2.56^{\prime \prime} \mathrm{W} \times 0.97^{\prime \prime} \mathrm{H}$ (minimum) $(65,1 \times 24,6 \mathrm{~mm})$

## Mounting Method

Refer to end of this section.

## Weight

5 ounces (142g) approximately

## ENVIRONMENTAL

## Altitude

0 to 15,000 feet (4900m)
Operating Temperature Range
$32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $\left.50^{\circ} \mathrm{C}\right)$
Storage Temperature Range
$-13^{\circ} \mathrm{F}$ to $+185^{\circ} \mathrm{F}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$
Relative Humidity
$20 \%$ to $80 \%$ non-condensing



## FEATURES

- Ultra-low power consumption
- . $5^{\prime \prime}$ high $31 / 2$ digits LCD readout
- 5V or 9 to 15 V dc-powered
- Internal ratiometric reference for drift correction
- Selectable unit descriptors: $A, m A, V, m V, \Omega, K \Omega, A C$, or DC
- Balanced differential inputs with 5 pA bias currents
- Autozeroing with $\mathbf{8 0} \mathbf{d b}$ CMR noise rejection
- User-configurable to accept $\mathbf{4}$ to $\mathbf{2 0} \mathbf{~ m A}$ inputs
- Standard $\pm 1.999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.

1. Offset pot for 4-20 mA and other applications
2. Accepts shunts for $\pm 20 \mu A$ to $\pm 2 A$ FS ranges
3. Accepts attenuators for $\pm 2 \mathrm{~V}$ to $\pm 200 \mathrm{~V}$ FS ranges
4. Digital ohmmeter, $2 \mathrm{~K} \Omega$ to $10 \mathrm{M} \Omega$ FSR

## GENERAL DESCRIPTION

The DM-3100U1 is a $31 / 2$ digit, LCD-type DPM that uses very little power and can be powered by +4 V to +15 V dc sources. The $0.5^{\prime \prime}$ high numeric display is visible under ambient room light from many feet away. This device is packaged in a lowprofile case, allowing a higher packing density on the final product's panel. Besides measuring dc voltages and current, unit descriptors ( $A, m A, V, m V, \Omega, K \Omega, A C$, and $D C$ ) indicate what is being measured.
The versatility of this meter is further enhanced by its autozeroing capabilities. If the customer desires, an offset pot can be internally installed so that a desired reading can be obtained with a zero output to the meter.
This DPM accepts a dc or slowly varying input voltage and displays that input on front panel numerical indicators. It employs a conventional dual-slope A/D converter plus 7 segment display decoders/drivers all in one LSI microcircuit. Since this microcircuit requires approximately 9 V to power the A/D section, an internal dc/dc converter generates -5 V from +5 V power input. Together these two voltage sources form a bipolar power supply to power the A/D converter. The DM$3100 \mathrm{U1}$ may also be powered directly from a single 9 V battery @ 3 mA without using the dc/dc converter.
Another feature of the DM-3100U1 is that it employs a balanced differential input. When used with a bridge or

transducer input, it offers high noise immunity and can accurately measure very small signals in the presence of much larger common mode noise. Another characteristic of this balanced differential input is that it will not load down sensitive input circuits due to its high input impedance of 1000 megohms, and low 5 pA bias current.
A very noteworthy feature of this meter is that it can be operated ratiometrically. This means that it has internal circuits that can automatically compensate for reference drifts in the supplies of balanced bridge or transducer sensors and still give accurate readings.


Simplified Block Diagram of DM-3100U1

## FUNCTIONAL SPECIFICATIONS

(Typlcal at $25^{\circ} \mathrm{C}, \mathbf{2 V}$ range unless noted)



## POWER CONNECTIONS

## A/D Power In (Pin B15)

Connect +9 to +15 V dc source to this pin, referred to 9 V dc Power Common )PIN A15). When using a +5 V dc power source, connect this pin to pin B14.

## +5 V dc Power In (PIN B14)

Connect this pin to the +5 V dc power source, referred to +5 V dc
Power Ground (PIN A14)

## POWER REQUIREMENTS

5 V between B14/B15 and A14; 12 mA typ., 15 mA max. OR 9 to 15 V dc between B 15 and $\mathrm{A} 15 ; 9 \mathrm{~V}, 9 \mathrm{~mA} ; 15 \mathrm{~V}, 20 \mathrm{~mA}$. max

## CALIBRATION

A multiturn screwdriver pot adjusts the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration is 90 days.

## PHYSICAL-ENVIRONMENTAL

## Outline Dimensions

$2.53^{\prime \prime W} \times 3.25^{\prime \prime} \mathrm{D} \times 0.94^{\prime \prime} \mathrm{H}(64.3 \times 82.5 \times 23.8 \mathrm{~mm})$
Cutout Dimensions
2.56:W x $0.97{ }^{\prime \prime} \mathrm{H}$ min. ( $65.1 \times 24.6 \mathrm{~mm}$ )

Mounting Method
See Mounting Section
Weight
Approximately 5 ounces (142g)

## TEMPERATURE RANGE

Operating
0 to $+50^{\circ} \mathrm{C}$
Storage
$0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$
Altitude
0 to 15,000 feet ( 4900 m )
Relative Humidity
$20 \%$ to $80 \%$ non-condensing

## I/O SIGNAL FEATURES

Besides the common I/O Signals defined elsewhere, this device also has some important I/O features:

## Reference In/Out (Pins B1/A1)

Normally, REF. IN and REF. OUT should be jumpered together. An external floating source referred to EXT.REF. LO (Pin A15) may be substituted for ratiometric operations.

## Vertical Polarity in (Pin A13)

Vertical Polarity Out (Pin B13)
For reverse sensing applications, VERT. POL. OUT may be jumpered to HORIZ. POL. IN (no other connections). This will display a minus sign with positive inputs and no sign (implied positive) with negative inputs.
See Backplane Out

## Backplane Out (Pin A11)

Connect all unused Polarity, Decimal Points and Descriptors to Backplane Out.


# DM-3100U2,-U3 AC/dc-powered 312 Digit LCD Panel Meters 

## FEATURES

- Dual powered: +9 to +15V dc/115VAC (DM-3100U2), +9 to 15V dc/230VAC (DM-3100U3)
- Selectable unit descriptors: $\mathbf{A}, \mathrm{mA}, \mathrm{V}, \mathrm{mA}, \Omega, \mathrm{k} \Omega \mathrm{AC}$ or dc
- Balanced high-impedance differential inputs
- 80dB CMRR
- Autozeroing capability
- Internal provision for an offset potentiometer for various applications
- Standard $\pm 1.9999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.

1. Offset pot for $\mathbf{4 - 2 0} \mathrm{mA}$ and other applications
2. Accepts shunts for $\pm 20 \mu A$ to $\pm 2 A$ FS ranges
3. Accepts attenuators for $\pm 2 \mathrm{~V}$ to $\pm 200 \mathrm{~V}$ FS ranges
4. Digital ohmmeter, $2 \mathrm{~K} \Omega$ to $10 \mathrm{M} \Omega$ FSR

## GENERAL DESCRIPTION

The DM-3100U2 and DM-3100U3 are $31 / 2$ digit LCD display devices. The DPM's operate with either AC or +9 to +15 V dc voltages. The DM-3100U2 uses 115 V AC at 47 to 440 Hz . The DM-3100U3 uses 230 V AC at 47 to 440 Hz . The input voltage and current ranges are easily field-modifiable.
Both models use DATEL's low profile DPM case. The input section is balanced differential for excellent noise rejection and uses a high-impedance ( $1000 \mathrm{M} \Omega$ ) CMOS front end with low 5 pA bias currents.
Both meters are autozeroed and accept external ratiometric reference inputs to reduce drift errors in instrumentation systems.
The LCD display on both meters contains unit descriptors ( A , $\mathrm{mA}, \mathrm{V}, \mathrm{mV}, \Omega, \mathrm{K} \Omega, \mathrm{AC}, \mathrm{dc}$ ) which are pin-programmable for dedicated VOM and DVM applications.
The AC supply in both meters produces an additional filtered dc output of approximately +12 V dc @ 5 mA for customer use. A suggested application is to charge standby NiCad batteries. Since this power output pin is also used for power input when

dc-powered, the NiCads may be left continuously connected so the meter will continue operating if there is an AC power failure.

| ORDERING INFORMATION DM-3100U2-1/DM-3100U3-1 |  |
| :---: | :---: |
| Model <br> DM-3100U2-1 | Description <br> 3 1/2-Digit, LCD Digital panel meter, 115 V AC or +9 to +15 V dc powered (one connector included) |
| DM-3100U3-1 | 3 1/2-Digit, LCD Digital panel meter, $230 \mathrm{~V} \mathrm{AC} \mathrm{or}+9$ to +15 V dc powered (one connector included) |
| ACCESSORIES |  |
| Part Number | Description |
| 58-2073083 | Connector dual 15-pin, 0.1 " centers |
| TP-50K | Offset pot |



## FUNCTIONAL SPECIFICATIONS both models

(Typical at $+25^{\circ} \mathrm{C}$, unless noted)

\author{

ANALOG INPUT <br> | Full-Scale Input | Refer to "FEATURES" |
| :---: | :---: |
| Range | Ranges field-modifiable. |
| Input Impeda | 100 Megohms (minimum) | 1000 Megohms (typical) <br> Input Bias Current. ..... 5 pA (typical) 50 pA (maximum) <br> Input Overvoltage ...... $\pm 250 \mathrm{~V}$ dc, 175 V RMS continuous (maximum) $\pm 300 \mathrm{~V}$ dc intermittent (maximum) <br> External Reference ..... $\pm 100 \mathrm{mV}$ to $\pm 2 \mathrm{~V}$ referred <br> Range to -Vs <br> Common-Mode ........ 80 dB (typical), <br> Rejection from dc to 60 Hz , with a 1 Kilohm unbalanced input <br> Common-Mode . ....... Both the inputs must Voltage Range remain within 0.5 V dc below the +5 V dc supply and 1.0 V dc above the -5 V dc supply. <br> Resolution ............... 1 mV <br> Display Accuracy. . . . . . . Adjustable to $\pm 0.1 \%$ of <br> Temperature Drift ..... reading, $+/-1$ count <br> of Zero $\quad$ over a $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ temperature range <br> Temperature Drift $\ldots \ldots \pm 50 \mathrm{ppm}$ of reading $/{ }^{\circ} \mathrm{C}$ <br> of Gain (typical) $\pm 100 \mathrm{ppm}$ of reading $/{ }^{\circ} \mathrm{C}$ (maximum) <br> Sampling Time . . . . . . . . . 83.3 mS (nominal) <br> Sampling Rate ......... . 3 conversions per second

}

## DISPLAY



## POWER REQUIREMENTS

AC
$1 / 4$ watt, maximum, 115 or 230 V AC.
dc
+9 to +15 Vdc , filtered @ 9 mA typical, 20 mA maximum. Logic spikes must be less than 50 mV .

## CALIBRATION

A multiturn screwdriver pot adjusts the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration in stable conditions is 90 days.

## PHYSICAL

## External Dimensions

$2.53^{\prime \prime} \mathrm{W} \times 3.25^{\prime \prime} \mathrm{D} \times 0.94^{\prime \prime} \mathrm{H}(64,3 \times 82,5 \times 23,8 \mathrm{~mm})$

## Panel Cutout Dimensions

$2.56^{\prime \prime} \mathrm{W} \times 0.97^{\prime \prime} \mathrm{H}(65,1 \times 24, \mathrm{~mm})$
Mounting Method
Refer to end of this section.
Weight
5 ounces (142g) approximately

## ENVIRONMENTAL

## Altitude

0 to 15,000 feet ( 4900 m )
Operating Temperature Range
$+32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $50^{\circ} \mathrm{C}$ )
Storage Temperature Range
$+32^{\circ} \mathrm{F}$ to $131^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $\left.55^{\circ} \mathrm{C}\right)$
Relative Humidity
20\% to 80\% non-condensing

## I/O SIGNAL FEATURES

Besides the common I/O Signals defined elsewhere, this device also has some important I/O features.

## Horizontal Polarity In (Pin A11)

Horizontal Polarity Out (Pin B11)
Normally these inputs are jumpered together to continuously display the horizontal portion of the polarity sign.

## Vertical Polarity In (Pin A12)

Vertical Polarity Out (Pin B12)
Jumper these inputs when HORIZ. POL. is jumpered for automatic sign display with bipolar inputs. For reverse sensing applications VERT. POL. OUT may be jumpered to HORIZ. POL. IN (no other connections). This will display a minus sign with positive inputs and no sign (implied positive) with negative inputs. See BACKPLANE OUT.

## Backplane Out (Pin B10)

Connect all unused polarity, decimal points and descriptor pins to BACKPLANE OUT.

## Descriptors

Electrical units are displayed by connecting their respective pins to DESCRIPTOR COMMON Pin B11.


| INPUT/OUTPUT CONNECTIONS DM-3 100U3 |  |
| :---: | :---: |
| botrom a | TOP ${ }^{\text {a }}$ |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## FEATURES

- Consumes very low power
- Dual dc-voltage power in (+5V dc or +9 to +15V dc)
- Balanced high-impedance differential inputs
- 80 dB CMRR
- Autozeroing capability
- Standard $\pm 1.999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.

1. Accepts shunts for $\pm 20 \mu A$ to $\pm 2 A$ FS ranges
2. Accepts attenuators for $\pm 2 \mathrm{~V}$ to $\pm 200 \mathrm{~V}$ FS ranges
3. Digital ohmmeter, $200 \Omega$ to $10 M \Omega$ FSR

## GENERAL DESCRIPTION

The DM-3100X is a $31 / 2$ digit LCD display device. The DPM consumes typically less than 0.03 watts. Powered by a range of +4 V dc to +15 V dc the DM-3100X may be configured to measure different voltage, current and resistance ranges. The DPM is contained in a short-depth case.
The versatility of this meter is further enhanced by its autozeroing circuits which eliminate zero drift.
This DPM accepts a dc or slowly varying input voltage and displays that input on front panel numerical indicators. It employs a conventional dual-slope A/D converter plus 7 segment display decoder-drivers all in one LSI microcircuit. Since this microcircuit requires approximately 9 V to power the A/D section, an internal dc/dc converter generates 5 V from +5 V power input. Together these two voltage sources form a bipolar power supply to power the A/D converter. The DM3100X may also be powered directly from a single 9V battery @ 3 mA without using the $\mathrm{dc} / \mathrm{dc}$ converter.
The DM-3100X employs a balanced differential input. When used with a bridge or transducer input, it offers high noise immunity and can accurately measure very small signals in the presence of much larger common mode noise. The DPM's high-impedance input circuits will not load down the sensitive input circuits.
The meter can be operated ratiometrically. That is, the DPM's internal circuits automatically compensate for references drifts in the supplies of balanced bridge or transducer sensors and still give accurate readings.


The DM-3100X finds use in analytical instruments, industrial process controllers, portable diagnostic instruments, automatic test equipment, medical instruments, airborne, marine, and ground vehicles, and data acquisition/data logging systems.

| ORDERING INFORMATION DM-3100X-1 |  |
| :---: | :---: |
| Model | Description |
| DM-3100X-1 | 3 1/2-digit LCD DPM (Includes one connector) |
| ACCESSORIES |  |
| Part Number | Description |
| 58-2075010 | Connector, dual 18-pin, $0.1^{\prime \prime}$ centers |
| UPA-5/500 | 115 V AC to $\pm 5 \mathrm{~V}$ dc (@ 500 mA ) power adaptor |



## Simplified Block Diagram of a DM-3100X

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}, 2 \mathrm{~V}$ range unless noted)


## DISPLAY

| Number of Digits . . . . . . 3 decimal digits and most significant " 1 " digit ( $31 / 2$ digits) |  |
| :---: | :---: |
|  |  |
| Decimal Points | Selectable using decimal |
|  | point select signal lines |
| Display Type | Field effect liquid crystal |
| Display Height | $0.5^{\prime \prime}(12,7 \mathrm{~mm})$ |
| Overscal | The inputs exceeding the fullscale range display " +1 " |
|  | MSD with zeroes blanked. |
| Autopolarity | A " + " sign is automatically displayed for positive inputs |
|  | d a "-" sign for negative |
|  | , user may blank |
|  |  |

## POWER CONSUMPTION

The DPM requires 5 V dc regulated at 12 mA typical and 15 mA maximum, or 12 V dc regulated, at 12 mA typical and 15 mA maximum or 15 V dc regulated at 18 mA typical and 20 mA maximum. The logic spikes must not exceed 50 mV .

## PHYSICAL

## External Dimensions

Short-Depth Case 3.0"W x 2.15 "D x 1.76 "H ( $76,2 \times 54,6 \times$ $44,7 \mathrm{~mm}$ )

## Panel Cutout Dimensions

$3.062^{\prime \prime} \mathrm{W} \times 1.812^{\prime \prime} \mathrm{H}(46,0 \times 77,7 \mathrm{~mm})$

## Mounting Method

Refer to end of this section.

## Weight

5 ounce (142g) Approximately

## ENVIRONMENTAL

Altitude
0 to 15,000 feet ( 4900 m )
Operating Temperature Range
$+32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ} \mathrm{C}\right.$ to $\left.50^{\circ} \mathrm{C}\right)$
Storage Temperature Range
$+32^{\circ} \mathrm{F}$ to $131^{\circ} \mathrm{F}\left(0^{\circ} \mathrm{C}\right.$ to $\left.55^{\circ} \mathrm{C}\right)$
Relative Humidity
$20 \%$ to $80 \%$ non-condensing

## I/O SIGNAL FEATURES

Besides the common I/O Signals defined elsewhere, this device also has some important I/O features.

## Decimal Points

Connect selected pin to DECIMAL POINT COMMON (Pin B13). See Backplane Out.

## Horizontal Polarity In (Pin B15)

Horizontal Polarity Out (Pin B9)
Normally these inputs are jumpered together to continuously display the horizontal portion of the polarity sign. Omit the jumper for applications not requiring sign display. See Backplane Out.

## Vertical Polarity In (Pin B17)

Vertical Polarity Out (Pin B18)
Jumper these inputs when HORIZ.POL. is jumpered for automatic sign display with bipolar inputs. For reverse sensing applications, VERT.POL. OUT may be jumpered to HORIZ.POL. IN (no other connections). This will display a minus sign with positive inputs and no sign (implied positive) with negative inputs. See Backplane Out.

## Backplane Out (Pin A13)

Connect all unused Polarity, and Decimal Points to Backplane Out. For VOM or DVM applications, a $470 \mathrm{k} \Omega$ resistor may be used for each Decimal Point. A rotary switch pole to BI3 will then select the desired Decimal Point.


# DM-3102A, DM-3102B AUTORANGING 3 1/2 DIGIT PANEL METERS 

## FEATURES

- Two Model Ranges
-Model DM-3102A: $200 \mathrm{mV}, \mathbf{2 V}$, 20V, and 200V dc full scale autoranges
-Model DM-3102B: 2V, 20V, 200V, and 1000V dc full scale autoranges
- Accuracy Adjustable to $\pm 0.1 \%$ or $\pm 1$ count over any full scale range
- 31122 Digit LCD dlsplays $.5^{\prime \prime}$ high ( $12,7 \mathrm{~mm}$ )
- Low power consumption, 5 V dc at $\mathbf{3 0} \mathrm{mA}$ typical
- Multiplexed BCD data outputs to drive a slave display
- -5V dc power output at 15 mA for external low power circultry
- Seven unit descriptors: K, $\Omega$, m, DC, AC, V, A
- Balanced differential inputs with 9 megohms nominal Input impedance


## GENERAL DESCRIPTION

The DM-3102 is a $31 / 2$ digit, four decade, autoranging digital panel meter (DPM) with true balanced differential analog inputs. The low profile DPM is available in two model configurations. Model DM-3102A has 4 full-scale ranges of 200 $\mathrm{mV}, 2 \mathrm{~V}, 20 \mathrm{~V}$, and 200 V dc while Model DM-3102B has 4 fullscale ranges of $2 \mathrm{~V}, 20 \mathrm{~V}, 200 \mathrm{~V}$ and 1000 V dc.
Both models are powered from a +5 V dc power source, typically drawing 15 mA . Output power of -5 V dc at 15 mA is available to the user for powering low power external circuitry. The multiplexed BCD data outputs allow interfacing the DPM to micro-processors or UART'S. They may also drive an additional slave display meter. This is made easier with the presence of the STROBE, RUN/HOLD and BUSY/DONE signal lines. A RUN/HOLD signal freezes the display and stops A/D conversions. Based on a single chip CMOS A/D converter, the DM-3102A/B autoranging meter has an accuracy of $\pm 1$ count in 20,000 counts, or $.1 \%$ of any full scale range.
Typical conversion cycle time of the A/D converter is 300 milliseconds. (Worst-case autoranging time interval would be 900 milliseconds maximum.) Analog input signals enter through a $.1 \%$ matched resistor network and typical signal input impedance is 9 megohms.

## INTERFACING

To reduce the amount of wiring required to implement a slave display, four-wire BCD data is multiplexed using four digit drive outputs. Each digit drive sequentially turns on its respective signal when the drive signal is high. The digit is blanked when the drive line is low. The DM-3102A/B minimizes the wiring to a remote display, UART, or microprocessor since only 14 wires are needed to transfer the data which include 4 BCD data lines, 4 digit strobes, 4 range indications, polarity, and BUSY/DONE.


## DISPLAY DESCRIPTOR SELECTION

The DM-3102A/B display allows enabling optional unit descriptors by jumpering pins on the converter PWA. Polarity and overrange indicators, as well as the unit descriptors, are driven by logic on the converter PWA.

## PIN

| A3 | B5 | A2 | A1 | B1 | B2 | B3 | B4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DESCRIPTORS
'm[V]' m[A] AC DC '[m] V' '[m] A' $\quad \Omega \quad K$

To activate the desired unit descriptor, the corresponding pin must be connected to pin B6 B.P. (display common). Connect any unused unit descriptors to pin B12 (B.P.)

| ORDERING INFORMATION |  |
| :---: | :---: |
| Model | Description |
| DM-3102A | Digital panel meter autoranging $200 \mathrm{mV}, 2 \mathrm{~V}, 20 \mathrm{~V}, 200 \mathrm{~V}$ full scale ranges. (Includes two connectors) |
| DM-3102B | Digital panel meter autoranging 2V, $20 \mathrm{~V}, 200 \mathrm{~V}, 1000 \mathrm{~V}$ full scale ranges. (Includes two connectors) |
| ACCESSORIES |  |
| Part Number | Description |
| 58-2073083 | Dual 15-pin, 0.100" centers PC edge board connector (Not included - order two with DPM). |
| UPA-5/500 DM-4106 | AC to +5 V dc power adapter. Low-profile Slave Display (No description) |

## FUNCTIONAL SPECIFICATIONS

(Typical at $\mathbf{2} 5^{\circ} \mathrm{C}, \mathbf{2 V}$ range unless otherwise noted)


Sampling Rate $\qquad$ Approximately 3 conversions per second.
Decimal Points . Automatically shifted by autoranging logic.

## POWER REQUIREMENTS

## External

+5 V dc unregulated is required at 15 mA typical, 30 mA maximum. Logic spikes must not exceed 50 mV . [Note: Any current consumed by external devices using the -5 V output (pin A15) must be added to +5 V power consumption to yield total meter power consumption.]

## Power Output

-5 V dc unregulated is available to the user by closing solder gap SG2 (normally open). The solder gap is located on the bottom of the converter/display board.

## PIN DETAILS

## PIN\# SIGNAL DESCRIPTION

Analog HI Input (PINS A/B12)
Analog LO Input (PINS A/B9)
Differential input signals are applied to pins $\mathrm{A} / \mathrm{B} 12$ and $\mathrm{A} / \mathrm{B9} . \mathrm{A}$ single-ended input configuration is available by closing solder gap SG4. This effectively ties the ANALOG LO to input (pins A/B9) to ANALOG COMMON (pins A/B15).

## Reference IN/Out (Pins A13/B13)

The instrument is calibrated when a +0.1 V dc drop exists between pins B13 (+) and B15 (-). An internal reference voltage circuit, adjustable by potentiometer R3, provides this reference voltage. To use this internal reference, the user joins pins A13 and B13 at the connector. If the user wishes to generate an external reference voltage, pin A13 is used as the input, biased against pin B15.

## Busy/Done Out (Pin A11)

This output is High during A/D conversions. The falling edge indicates that a new valid digit Strobe output will appear in 1.3 milliseconds. The high Busy level may be used by automatic equipment to prevent changing the input voltage during conversion.

## Digit Strobe Out (Pin B7, B8, B9, B10)

Strobe consists of 4 positive pulses per conversion of approximately 4 microseconds width and approximately 1.6 milliseconds apart issued after an A/D conversion. They indicate that valid multiplexed data is available on the BCD data output lines, starting with the Most Significant Digit (MSD). The Polarity of the BCD data is not multiplexed out with the BCD data. A fifth line (Polarity Out, Pin A12 must be polled to determine the sign.

## Run/Hold IN (Pin B11)

For normal operation, leave this pin open. Grounding Pin B11 halts $A / D$ conversions and displays the last valid sample until the pin returns to a high state.

## Polarity Out (Pin A12)

A high on this line indicates a positive input; a low indicates a negative input. This output is valid even for a zero reading. In other words, a display of +0000 means that the signal is positive but less than the LSB.

## -5V Power Out (Pin A15)

Up to 15 mA of -5 V dc power may be taken to power external user-supplied circuits such as signal conditioners.

## PHYSICAL-ENVIRONMENTAL

## Outline Dimensions

2.53"W X $3.34^{\prime \prime} \mathrm{D} \times 0.94$ " $\mathrm{H}(64,3 \times 85 \times 23,8 \mathrm{~mm})$.

## Cutout Dimensions

$2.562^{\prime \prime}$ W X 0.97 "H min. $(65,1 \times 24,6 \mathrm{~mm})$

## Weight

Approximately 5 ounces (142g).

## Connector

Two dual 15-pin, $0.100^{\prime \prime}$ centers, Datel Part \#58-2073083 (two included with meter).

## Mounting Position

Limited by readability of LCD's (typical viewing angle of 70\%).

## Operating Temperature Range

$32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ} \mathrm{C}\right.$ to $\left.+50^{\circ} \mathrm{C}\right)$


## Altitude

0 to 15,000 feet $(4,900 \mathrm{~m})$
Storage Temperature
$-13^{\circ} \mathrm{F}$ to $185^{\circ} \mathrm{F}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$

## Relative Humidity



DM-3102A Wiring Diagram


## with Tri-State Data Outputs

## FEATURES

- Tri-state BCD data outputs
- Data outputs gated for use with 4-, 8-, 12- or 16-bit bus structures
- Standard $\pm 1.9999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.
- High-impedance differential inputs with low 5 pA bias currents
- Autozeroing, ratiometric for drift-free operation
- Low power consumption: +5 V dc at 500 mA
- Provides $\pm 13.5 \mathrm{~V}$ dc outputs at $\mathbf{2 0} \mathbf{~ m A}$ for external circuits
- Up to $\mathbf{3 0}$ conversions per second possible
- Designed for single-ended, bipolar inputs


## GENERAL DESCRIPTION

The DM-4100D provides full $41 / 2$ digit DPM capabilities with tristate BCD outputs. Built-in ability to provide $31 / 2$ digit displays with 10 times the normal sampling rate. Designed for singleended inputs, this meter has all the features found in DATEL's DPM product line plus voltage and data outputs. The unit is accurate to within $.02 \%$ FSR ( $\pm 2$ counts). Input circuitry is autozeroed on each conversion cycle to reduce zero drift. All this performance has been packed into a low-profile black polycarbonate case only $2.53^{\prime \prime}$ wide $\times 3.34^{\prime \prime}$ deep $\times 0.94^{\prime \prime}$ high ( $64,3 \times 85 \times 23,8 \mathrm{~mm}$ ).
The DM-4100D's 3-state BCD outputs take it beyond many socalled "microprocessor-compatible" DPM's. The 3-state outputs mean that the meter can be connected directly to a microcomputer's data bus. They also permit multiple DM4100D's to be daisy-chained to a single set of computer or printer input connections - the computer inputs "see" only those meter outputs which have been enabled. And, since each 4-bit group (corresponding to a single BCD-encoded numeral) may be gated separately, a single rear-panel change makes the DM-4100D compatible with processors using 4-, 8-, 12-, or


## ORDERING INFORMATION

 DM-4100D-1Model
DM-4100D-1 Micro-bussable 4 1/2-Digit, single-ended input DPM (includes 2 connectors)
ACCESSORIES
Part Number Description
58-2073083 Dual 15-pin edge connector, $0.1^{\prime \prime}$ centers
UPA-5/500 115V AC to 5 V dc power adaptor


16-bit data words. Digital outputs for the Display Polarity, Underrange, Out of Range, E.O.C., "Data Ready" (a 10 $\mu$ second pulse occurring $10 \mu$ seconds after the digital data is valid), and meter Run/Hold status make microcomputer control of the meter possible with minimal external hardware. Sufficient control circuitry is already built into the DM-4100D so that it can directly interface with DATEL's DPP-Q7 thermal printer (or a similar printer) to become a functional data logger. The DM-4100D's input CMOS circuitry can safely handle overvoltages to $\pm 250 \mathrm{~V}$ dc. The meter's converter board contains blank circuit pads to accept input attenuation resistors or current shunts. Temperature drift of the autozeroed input amplifier is $\pm 1$ count from $0^{\circ}$ to $+50^{\circ} \mathrm{C}$. Temperature drift of gain measures $\pm 50 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ (typical) and $\pm 100 \mathrm{ppm}$ of FSR $/{ }^{\circ} \mathrm{C}$ maximum.
The DM-4100D uses a dual slope integrating converter which provides normal mode rejection of AC power line noise. It provides an input-to-output conversion linearity to within $\pm .02 \%$ of reading, or $\pm 2$ counts. The standard sampling rate is 3 conversions per second, but a rear pin connector may be used to disable the least significant digit. In the $31 / 2$ digit mode, the DM-4100D provides 30 conversions/second.
Power to the meter is +5 V dc @ 380 mA typical ( 500 mA maximum), and may be supplied directly from a microcomputer bus. A built-in dc-dc converter (to power the meter's analog input circuitry) provides $\pm 13.5 \mathrm{~V}$ dc $\pm 5 \%$ ( $@ \pm 20 \mathrm{~mA}$ max.) to power user-supplied circuitry. The $\pm 13.5 \mathrm{~V}$ output was specifically intended to power an external instrumentation or CAZ amp, providing the DM-4100D with a differential analog input. DATEL's UPA-5/500, 5 V @ 500 mA power supply is available as an accessory.

## FUNCTIONAL SPECIFICATIONS

## (Typical at $25^{\circ} \mathrm{C}, 2 \mathrm{~V}$ range unless noted)

## ANALOG INPUT

| Full-Scale Input . . . . . . . Refer to "FEATURES" |  |
| :---: | :---: |
| Range | Ranges field-modifiable. |
| Input Impedance | . 100 Megohms (minimum) |
|  | 1000 Megohms (typical) |
| Input Bias Current. | .5 pA (typical) 50 pA (maximum) |
| Input Overvoltage | . $\pm 250 \mathrm{~V}$ dc, 155 V RMS |
|  | continuous (maximum) |
|  | $\pm 300 \mathrm{~V}$ intermittent |
|  | (maximum) |
| External Reference | . +100 mV to +2V |
| Range | referred to Analog Common |
| Common-Mode Rejection Range | . 80 dB (typical), |
|  | from dc to 60 Hz , with 1 |
|  | Kilohm unbalance |
| Common-Mode Voltage Range | . Both the inputs must |
|  | remain within 0.5 V dc below the +5 V dc supply and 1.0 V dc above the -5 V dc supply. |
| Resolution . . . . . . . . . . 1 mV (least significant digit) |  |
| Display Accuracy. <br> Temperature Drift | . Adjustable to $\pm 0.02 \%$ of reading, $\pm 2$ counts |
|  | . Autozeroed $\pm 1$ count over 0 to $+50^{\circ} \mathrm{C}$ temperature |
| of Zero | range |
| Temperature Drift of Gain | . $\pm 50 \mathrm{ppm}$ of |
|  | reading $/{ }^{\circ} \mathrm{C}$ (typical) $\pm 100$ |
|  | ppm of reading $/{ }^{\circ} \mathrm{C}$ |
|  | (maximum) |
| Sampling Time | .83 .3 mS (nominal) |
| Sampling Rate | . 3 conversions per second. |
|  | May be rewired for up to 20 conversions per second |

NOTE: The DM-4100D's display is not latched; the display may not track the meter's BCD data out.

```
DISPLAY
    Number of Digits . . . . . . 4 decimal digits and most
                                significant " 1" digit (41/2 digits)
    Decimal Points . . . . . . . Selectable using decimal
                                point select signal lines.
    Display Type............ Red LED's
    Display Height . . . . . . . 0.3'1' (7,6 mm)
    Overscale . . . . . . . . . . . . The display flashes when
                                inputs exceed the full-scale
                                range.
    Autopolarity .......... A "+" sign is automatically
                                displayed for positive inputs
                                and a "-" sign for negative
                                inputs. The user may blank
                the polarity using the
                POLARITY ENABLE line.
```


## CALIBRATION

A multiturn screwdriver pot (rear-panel mounted) adjusts the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration in stable conditions is 90 days.

## POWER CONSUMPTION

The DPM requires +5 V dc regulated ( $\pm 5 \%$ ) at 380 mA typical and 500 mA maximum. Logic spikes must not exceed 50 mV . Any current taken from the $\pm 13 \mathrm{~V}$ dc outputs must be added to the above specifications to yield the total meter power consumption.

## PHYSICAL

## External Dimensions

$2.53^{\prime \prime} \mathrm{W} \times 3.34$ " $\mathrm{D} \times 0.95{ }^{\prime \prime} \mathrm{H}(64,3 \times 85 \times 23,8 \mathrm{~mm})$

## Panel Cutout Dimensions

$2.562^{\prime \prime} \mathrm{W} \times 0.97^{\prime \prime} \mathrm{H}(65,1 \times 24,6 \mathrm{~mm})$

## Weight

Approximately 4.1 ounces (116 grams)

## ENVIRONMENTAL

## Altitude

0 to 15,000 feet ( 4900 m )
Operating Temperature Range
$32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $\left.50^{\circ} \mathrm{C}\right)$
Storage Temperature Range
$-13^{\circ} \mathrm{F}$ to $+195^{\circ} \mathrm{F}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

## Relative Humidity

$20 \%$ to $80 \%$ non-condensing

## I/O SIGNAL FEATURES

Besides the common I/O Signals defined elsewhere, this device also has some important I/O features.

## J2 ANALOG CONNECTOR (LOWER)

$-13 V,+13 V$ dc Power Out (Pins B11, B12)
Up to 20 mA of unregulated + and -13.5 V dc power may be taken directly from the meter to power external usersupplied circuits such as signal conditioners.

## Analog H1 Input (Pin B5)

Signal input normal voltage range is -1.9999 to +1.9999 V dc.
31/2/41/2 Mode Input (Pin B9)
Leave open or high for $41 / 2$ digit mode. Logic low (connected to POWER COMMON) causes Least Significant Digit to read permanent zero, and causes meter to operate in $31 / 2$ digit mode. Conversions in $31 / 2$ digit mode occur at 10 times usual speed, i.e., 30 conversions per second.

## $+5 \mathrm{~V} \ln$ (Pin B14)

Power input to the meter; connections made between +5 V IN and POWER COMMON (pins A14 and B13); requires regulated supply ( $\pm 5 \%$ ), capable of supplying 500 mA maximum.

## J1 DATA CONNECTOR (UPPER)

## Digit Enable Input

These are active high, and operate on data in groups of 4 bits (e.g., Enable 10's controls BCD 10, 20, 40 and 80; Enable 10,000's controls BCD 10,000 (overrange), PLUS/MINUS, OUT OF RANGE, and UNDERRANGE.
Enable 1's (Pin A1)
Enable 10's (Pin A6)
Enable 100's (Pin B1)
Enable 1,000's (Pin B6)
Enable 10,000's (Pin A11)

## BCD Data Outputs

$1,2,4,8$ (and 10, 20, 40, 80, etc) BCD data is fully latched. Outputs are 3 -state and controlled in groups of 4 . Outputs are DTL/TTL compatible, positive true, and sink $4.0 \mathrm{~mA} @ 0.4 \mathrm{~V}(21 / 2$ TTL loads).
BCD 1 (Pin A2), 2 (Pin A3), 4 (Pin A4), 8 (Pin A5)
BCD 10 (Pin A7), 20 (Pin A8), 40 (Pin A9), 80 (Pin A10)
BCD 100 (Pin B2), 200 (Pin B3), 400 (Pin B4), 800 (Pin B5)
BCD 1000 (Pin B7), 2000 (Pin B8), 4000 (Pin B9), 8000 (Pin B10)
BCD 10,000 (Pin A12)
Plus/Minus Polarity Out (Pin A13)
This is true for positive input. 3-state latch enabled by pin A11.

## BCD OUTPUT

## Format

BCD outputs 3-state, gatable in 4-bit groups, full parallel output available.

## Fanout

2½ TTL loads

## Logic Controls

E.O.C. pulse, "Data Ready" (Print Pulse), Overrange, Underrange, Out of Range, PLUS/MINUS Polarity OUT, and RUN/HOLD.

## D.C. Power In

+5 V dc, regulated ( $\pm 5 \%$ ), @ 380 mA typical, 500 mA maximum.

## D.C. Power Out

$\pm 13.5 \mathrm{~V}$ dc, $\pm 5 \%$, @ $\pm 20 \mathrm{~mA}$, unregulated, for external signal conditioning.

```
    INPUT/OUTPUT CONNECTIONS DM-4100D
ANALOG AND POWER (J2)-BOTTOM BOARD
            BOTTOM A TOP B
    REFERENCE OUT 1 REFERENCE IN
        ANALOG COM 2 ANALOG COM
            NO CONNECTION 3 NO CONNECTION
            NO CONNECTION 4 NO CONNECTION
            KEYWAY\longrightarrow KEYWAY
    NO CONNECTION 5 ANALOG HI IN
    NO CONNECTION 6 NO CONNECTION
        DISPLAY TEST }7\mathrm{ NO CONNECTION
        D.P. 1234.5 8 POLARITY ENABLE
        D.P. 123.45 9 4 1/2 3 1/2 MODE
        D.P. 12.345 10 NO CONNECTION
        D.P. 1.2345 11-13.5V OUT (20mA)
            D.P. COM 12+13.5V OUT (2OmA)
        NO CONNECTION 13 PWR COMMON
        PWR COMMON 14+5V IN
        NO CONNECTION 15 DISPLAY ENABLE
```

            INPUT/OUTPUT CONNECTIONS DM-4100D
            DIGITAL INTERFACE (J1)-TOP BOARD
        BOTTOM A
                                    TOP B
    | $\begin{array}{r} \text { ENABLE } 1 \text { 's } \\ \text { BCD } \\ \hline \end{array}$ | 1 | ENABLE 100's BCD 100 |
| :---: | :---: | :---: |
| KEYWAY |  |  |
| BCD 2 | 3 | BCD 200 |
| BCD 4 | 4 | BCD 400 |
| BCD 8 | 5 | BCD 800 |
| ENABLE 10 | 6 | ENABLE 1K |
| BCD 10 | 7 | BCD 1K |
| BCD 20 | 8 | BCD 2 K |
| BCD 40 | 9 | BCD 4 K |
| BCD 80 | 10 | BCD 8K |
| ENABLE 10K | 11 | E.C.O |
| BCD 10K | 12 | DATA READY |
| PLUS/MINUS OUT | 13 | RUN/ $\overline{H O L D}$ |
| OUT OF RANGE | 14 | +5VIN |
| UNDERRANGE | 15 | DIGITAL COMMON |

## 4½ Digit LED Panel Meter with Tri-State Data Outputs

## FEATURES

- Tri-state BCD data outputs
- Data outputs gated for use with 4-, 8-, 12- or 16 -bit bus structures
- Standard $\pm 1.9999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.
- High-impedance differential inputs with low 5 pA bias currents
- Autozeroing, ratiometric for drift-free operation
- Low power consumption: +5 V dc at 450 mA
- Provides $\pm 5 \mathrm{~V}$ dc outputs at 15 mA for external circuits
- Designed for differential, bipolar inputs


## GENERAL DESCRIPTION

The DM-4101D provides full $41 / 2$ digit DPM capabilities along with tri-state BCD outputs. Designed for differential bipolar inputs, this device provides an ideal display function without loading down sensitive input signals. The unit is accurate to within $.02 \%$ FSR ( $\pm 2$ counts). Input circuitry is autozeroed on each conversion cycle to reduce zero drift. All this performance has been packed into a low-profile black polycarbonate case only $2.53^{\prime \prime}$ wide $\times 3.34^{\prime \prime}$ deep $\times 0.94^{\prime \prime}$ high $(64,3 \times 84,8 \times$ 23,8mm).
The DM-4101D's 3-state BCD outputs take it beyond many socalled "microprocessor compatible" DPM's. Tri-state outputs mean that the meter can be connected directly to a microcomputer's data bus. They also permit multiple DM4101D's to be daisy-chained to a single set of computer or printer input connections - the computer inputs "see" only those meter outputs which have been enabled. And, since each 4 -bit group (corresponding to a single BCD-encoded numeral) may be gated separately, a single rear-panel change makes the DM-4101D compatible with processors using 4-, 8-, 12-, or 16 -bit data words. Digital outputs for the Display Polarity,


Underrange, Out of Range, E.O.C., "Data Ready" (a 10 microsecond pulse occurring 10 microseconds after the digital data is valid), and meter Run/Hold status make microcomputer control of the meter possible with minimal external hardware. Sufficient control circuitry is already built into the DM-4101D so that it can directly interface with DATEL's DPP-Q7 thermal printer (or a similar printer) to become a functional data logger.



The DM-4101D's input CMOS circuitry can safely handle overvoltages to $\pm 250 \mathrm{~V}$ dc. The meter's converter board contains blank circuit pads to accept input attenuation resistors or current shunts. Temperature drift of the autozeroed input amplifier is $\pm 1$ count from 0 to $+50^{\circ} \mathrm{C}$. Temperature drift of gain measures $\pm 50 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ (typical) and $\pm 100 \mathrm{ppm}$ of FSR $/{ }^{\circ} \mathrm{C}$ maximum.
The DM-4101D uses a dual slope integrating converter which provides normal mode rejection of AC power line noise. It provides an input-to-output conversion linearity to within $\pm .02 \%$ of reading $\pm 2$ counts. The standard sampling rate is 3 conversions per second.
Power to the meter is +5 V dc @ 380 mA typical $(450 \mathrm{~mA}$ maximum), and may be supplied directly from a microcomputer bus. A built-in dc-dc converter (to power the meter's analog input circuitry) provides $\pm 5 \mathrm{~V}$ dc $\pm 5 \%$ ( $@ \pm 15 \mathrm{~mA}$ maximum) to power user-supplied circuitry. The $\pm 5 \mathrm{~V}$ output was specifically intended to power an external instrumentation or CAZ amp, providing the DM-4101D with a differential analog input. DATEL's UPA-5/500, 5V @ .5A AC power supply is available as an accessory.

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}, 2 \mathrm{~V}$ range unless noted)

ANALOG INPUT


```
DISPLAY
    Number of Digits . . . . . . 4 decimal digits and most
                                    significant " 1" digit (41/2 digits)
    Decimal Points ......... . Selectable using decimal
                                point select signal lines.
    Display Type . . . . . . . . . . Red LED's
    Display Height . . . . . . . . 0.39" (9,9 mm)
    Overscale . . . . . . . . . . . The display flashes when
        inputs exceed the full-scale
        range.
    Autopolarity ........... A " }+\mathrm{ " sign is automatically
        displayed for positive inputs
        and a "-" sign for negative
        inputs. The user may blank
        the polarity using the
        POLARITY ENABLE line.
```

NOTE: The DM-4101D's display is not latched; therefore, the display may not track the meter's BCD data output.

## POWER CONSUMPTION

The DPM requires +5 dc regulated ( $\pm 5 \%$ ) at 380 mA typical and 500 mA maximum. Logic spikes must not exceed 50 mV . Any current taken from the $\pm 5 \mathrm{~V}$ dc outputs must be added to the above specifications to yield the total meter power consumption.

## PHYSICAL

## External Dimensions

$2.53^{\prime \prime} \mathrm{W} \times 3.34^{\prime \prime} \mathrm{D} \times 0.95^{\prime \prime} \mathrm{H}(64,3 \times 85 \times 23,8 \mathrm{~mm})$

## Panel Cutout Dimensions

$2.562^{\prime \prime} \mathrm{W} \times 0.97{ }^{\prime \prime} \mathrm{H}(65,1 \times 24,6 \mathrm{~mm})$

## Weight

Approximately 4.1 ounces (116 grams)

## ENVIRONMENTAL

## Altitude

0 to 15,000 feet ( 4900 m )
Operating Temperature Range
$32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $\left.50^{\circ} \mathrm{C}\right)$
Storage Temperature Range
$-13^{\circ} \mathrm{F}$ to $+195^{\circ} \mathrm{F}\left(-252^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

## Relative Humidity

$20 \%$ to $80 \%$ non-condensing

## I/O SIGNAL FEATURES

Besides the common I/O Signals defined elsewhere, this device also has some important I/O features.

## J2 ANALOG CONNECTOR (LOWER)

$+5 V$ Out (Pin B12)
-5V Out (Pin B11)
These voltage outputs provide +1 A and -15 mA respectively to power user-supplied external circuitry. May be used to power an instrumentation or C.A.Z. amplifier.

## J1 DATA CONNECTOR (UPPER)

## Digit Enable Input

These are active high, and operate on data in groups of 4 bits (e.g., Enable 10's controls BCD 10, 20, 40 and 80; Enable 10,000 controls BCD 10,000 (overrange), PLUS/MINUS, OUT
OF RANGE, and UNDERRANGE.
Enable 1's (Pin A1)
Enable 10's (Pin A6)
Enable 100's (Pin B1)
Enable 1,000's (Pin B6)
Enable 10,000's (Pin A11)

## BCD Data Outputs

1, 2, 4, 8 (and 10, 20, 40, 80, etc) BCD data is fully latched. Outputs are 3 -state and controlled in groups of 4 . Outputs are DTL/TTL compatible, positive true, and sink $4.0 \mathrm{~mA} @ 0.4 \mathrm{~V}\left(2^{11 / 2}\right.$ TTL loads).
BCD 1 (Pin A2), 2 (Pin A3), 4 (Pin A4), 8 (Pin A5)
BCD 10 (Pin A7), 20 (Pin A8), 40 (Pin A9), 80 (Pin A10)
BCD 100 (Pin B2), 200 (Pin B3), 400 (Pin B4), 800 (Pin B5)
BCD 1000 (Pin B7), 2000 (Pin B8), 4000 (Pin B9), 8000 (Pin B10)
BCD 10,000 (Pin A12)
Plus/Minus Polarity Out (Pin A13)
This is true for positive input. 3-state latch enabled by pin A11.

## BCD OUTPUT

## Format

BCD outputs 3-state, gatable in 4-bit groups, full parallel output available.

## Fanout

$21 / 2$ TTL loads.

## Logic Controls

E.O.C. pulse, "Data Ready" (Print Pulse), Overrange, Underrange, Out of Range, PLUS/MINUS Polarity OUT, and RUN/HOLD.

## CALIBRATION

A multiturn screwdriver pot (rear-panel mounted) adjusts the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration in stable conditions is 90 days.

## POWER CONNECTIONS

## +5V In (Pin B14)

Power input to the meter; connections made between +5 V IN and POWER COMMON (pins J1-A14 and B13 and J2-B14); requires a regulated supply ( $\pm 5 \%$ ), capable of supplying 450 mA max.

INPUT OUTPUT CONNECTIONS DM-4 1010 ANALOG AND POWER (J2)-BOTTOM BOARD
BOTTOMA TOP B

REFERENCE OUT [1] REFERENCE IN ANALOG COM 2 ANALOG LO IN NO CONNECTION 3 NO CONNECTION NO CONNECTION [4] NO CONNECTION KEYWAY——————WAY NO CONNECTION 5 ANALOG HI IN NO CONNECTION 6 NO CONNECTION DISPLAT TEST 7 NO CONNECTION D.P. 1234.58 POLARITY ENABLE D.P. 12345 NO CONNECTION D.P 12.345 NO CONNECTION
D.P $1.234511-5 V$ OUT $(15 \mathrm{~mA})$ D.P COM $12+5 V$ OUT

NO CONNECTION 13 PWR COMMON PWR COMMON $14+5 V$ IN
DISPLAYBLANK 15 DISPLAY ENABLE

## DM-4101L

4½ Digit LED Panel Meter with Data Outputs

## FEATURES

- Large .56" diglts
- Replaces the DM-4100L with improved driver circuit for 20\% brighter LED display
- $\pm \mathbf{5 V}$ dc outputs at 15 mA for user's circults
- Balanced differential inputs with 5 pA blas currents
- Internal ratiometric reference for drift correction
- Autozerolng with 86 dB CMR nolse rejection
- Standard $\pm 1.9999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.
- BCD Outputs available to drive DM-4103 slave displays


## GENERAL DESCRIPTION

The DM-4101L replaces DATEL's older DM-4100L DPM, offering higher performance at an even lower price. The improved display driver circuitry gives a $20 \%$ brighter output from the $.56^{\prime \prime}$ high LED's. Besides offering DATEL's standard input features, this device provides multiplexed BCD outputs. These outputs can drive a remote display, such as the DM4103 , or be used by an external microprocessor. This DPM is housed in a short-depth case, a feature appreciated by many OEM's.
The quality performance features of the DM-4100L have been retained. CMOS circuitry provides an extremely high input impedance ( 1000 Megohms), and extremely low input bias current ( 5 picoamps). The meter's dual slope converter autozeroes the input in each conversion cycle for a true zero reading. And a reference in/out loop permits use of the DM4101L in ratiometric and bridge-type circuits.
Additional features include a Busy/Done Output which indicates when an A/D conversion is complete. Overscale and Underscale outputs can be used with external circuitry for autoranging. A Run/Hold line permits a reading to be held for several seconds while an operator copies down the reading. And an externally-accessible Display Enable line can blank the display to minimize power consumption, while the A/D

converter and BCD outputs are running to drive an external slave display. BCD outputs, used in conjunction with a strobe line from the DM-4101L's A/D converter, can drive a remote slave display (Model DM-4103), or provide A/D data conversion for a microprocessor.
Power to the meter is +5 V dc at 350 mA maximum. Adc-to-dc converter in the DM-4101L provides a -5 V dc output (at 15 mA maximum) to power user circuitry.

| ORDERING INFORMATION <br> DM-4101L - 1 |  |  |
| :--- | :--- | :---: |
| Model | Description <br> DM-4101L-1 <br> 41/2-digit DPM with BCD <br> outputs (Includes one <br> connector) |  |
| DM-4103 | MUX'D BCD Slave Display |  |
| ACCESSORIES  <br> Part Number  <br> $58-2075010$ Description <br> Dual 18-pin, 0.1" centers PC <br> edgeboard connector <br> UPA-5/500 115V AC to 5V dc power adaptor |  |  |



Simplified Block Diagram of a DM-4101L

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}, 2 \mathrm{~V}$ range unless noted)


## DISPLAY



## POWER REQUIREMENTS

External $+5 \mathrm{~V}, \pm 0.25 \mathrm{~V}$ dc regulated required at 350 mA maximum, 250 mA typical. Logic spikes must not exceed 50 mV . +5 V OUT and -5 V OUT current must be added to the +5 V power requirements for total meter consumption.

## Mounting Method

Refer to end of this section.

## Weight

5 ounces (142g) approximately

## ENVIRONMENTAL

Altitude
0 to 15,000 feet ( 4900 m )
Operating Temperature Range
$32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $50^{\circ} \mathrm{C}$ )
Storage Temperature Range
$-13^{\circ} \mathrm{F}$ to $+185^{\circ} \mathrm{F}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$
Relative Humidity
$20 \%$ to $80 \%$ non-condensing

## I/O SIGNAL FEATURES

Besides the common I/O Signals defined elsewhere, this device also has some important I/O features.

## Reference Output (Pin B1)

Reference Input (Pin A1)
Normally Pins A1 and B1 are jumpered together. The instrument is calibrated when a +1.0 V dc drop exists between Pins A1 ( + ) and A3 (-). An external reference input to Pin A1 which is biased against Pin A3 may be used by disconnecting Pin B1. Ratiometric drift-correcting action may then be achieved over the reference input range of +0.1 V dc to +2.0 V dc.

## -5V Power Out (Pin B14)

Up to 15 mA of -5 V dc power may be taken to power external user-supplied circuits such as signal conditioners.

## +5V Power Out (Pin B16)

is an additional +5 V power source.


## PHYSICAL

## External Dimensions

Short-Depth Case 3.0"W x $2.15^{\prime \prime} \mathrm{D} \times 1.76^{\prime \prime} \mathrm{H}(76,2 \times 54,6 \times 44,7$ mm )

## Panel Cutout Dimensions

$1.812^{\prime \prime} \mathrm{H} \times 3.062^{\prime \prime} \mathrm{W}(46,0 \times 77,7 \mathrm{~mm}$ )

## FEATURES

- Improved replacement for the DM-4100N
- Improved driver circuit for 20\% brighter LED display
- Balanced, high-impedance differential inputs with 5 pA bias currents
- Internal ratiometric reference for drift correction
- $\pm \mathbf{5 V}$ dc outputs at 15 mA for user's circuits
- Displayed digits are .3" high
- Standard $\pm 1.9999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.



## GENERAL DESCRIPTION

The DM-4101N replaces DATEL's older DM-4100N DPM, offering higher performance at an even lower price. Improved display driver circuitry yields a $20 \%$ brighter output from the 3 " high LED's while requiring a maximum of 350 mA current. This device is packaged in a low-profile case, allowing a higher packing density on the final product's panel.
The DM-4101N offers such high performance features as ultrahigh impedance analog signal inputs ( $1000 \mathrm{M} \Omega$, typically) which require extremely low input bias currents (5 pA typical). Inputs are bipolar and autozeroed.
Other features include Overrange and Underrange Outputs which can be used in external autoranging circuits; a Hold input which permits display of a given value indefinitely; and a Busy/Done line which goes low at the end of a conversion cycle. The DM-4101N's display may be disabled to reduce power consumption, while keeping the A/D converter cycling. A Reference In /Out line can accept an external reference for use in ratiometric and bridge-type applications.
Power to the meter is +5 V dc @ 250 mA max. -5 V Out @ 15 mA is available to power user circuits.

| ORDERING INFORMATION |  |  |  |
| :--- | :--- | :---: | :---: |
| DM-4101N -1 |  |  |  |



Simplified Block Diagram of a DM-4101N

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}, \mathbf{2 V}$ range unless noted)


## DISPLAY

| Number of Digits | Four decimal digits and most significant " 1 " digit |
| :---: | :---: |
| Display Type | Red, light-emitting diode (LED) |
| Display Height | 0.3 inches ( $7,6 \mathrm{~mm}$ ) |
| Overscale | Inputs exceeding the full scale range cause the display to blink. |
| Autopolarity | A minus sign is automatically displayed for negative voltage inputs and may be blanked. |
| Sampling | 3 Conversions per second |

## POWER REQUIREMENTS

External $+5, \pm 0.25 \mathrm{~V}$ dc regulated required at 250 mA typical, 350 mA maximum. Logic spikes must not exceed 50 mV . +5 V OUT and -5 V OUT currents must be added to the +5 V IN power requirements.

## CALIBRATION

A multiturn screwdriver pot adjusts the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration is 90 days.

## PHYSICAL

## External Dimensions

$2.53^{\prime \prime} \mathrm{W} \times 3.25^{\prime \prime} \mathrm{D} \times 0.94^{\prime \prime} \mathrm{H}(64,3 \times 82,5 \times 23,8 \mathrm{~mm})$

## Panel Cutout Dimensions

$2.56{ }^{\prime \prime} \mathrm{W} \times 0.97{ }^{\prime \prime} \mathrm{H}(65,1 \times 24, \mathrm{~mm})$

## Mounting Method

Refer to end of this section.

## Weight

5 ounces (142g) approximately

## ENVIRONMENTAL

## Altitude

0 to 15,000 feet (4900m)
Operating Temperture Range $+32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $50^{\circ} \mathrm{C}$ )
Storage Temperature Range
$+32^{\circ} \mathrm{F}$ to $131^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $\left.55^{\circ} \mathrm{C}\right)$
Relative Humidity
20\% to 80\% non-condensing

INPUT/OUTPUT CONNECTIONS DM-4101N
BOTTOM TOP

DEC PT 1999.9 |  | 1 |
| :--- | :--- |

DEC PT 199.99 |  | B | 2 |
| :--- | :--- | :--- |
|  | BUSY/DONE OUT |  |

DEC PT 19.999 C 3 RUN/ $\overline{\text { HOLD }}$ IN
DEC PT 1.9999 D 4 REF IN/OUT

+5VDC PWR OUT |  | 5 | ANALOG LO IN (-) |
| :--- | :--- | :--- |

-5VDC PWR OUT \begin{tabular}{|c|c|}
\hline \& 6 <br>
\cline { 2 - 3 } \& OVERSCALE OUT

 ANALOG HI IN(*) H 7 UNDERSCALE OUT DISPLAY TEST IN 

\hline \& 8 \& 8 <br>
\cline { 2 - 3 } \& DISPLAY ENABLE

 ANALOG GND 

\hline \& $\mathbf{~}$ <br>
\cline { 2 - 3 } \& -5VDC PWR IN <br>
\hline
\end{tabular} PWR COMMON $L$ 10 POLARITY ENABLE

# DM-4102, DM-4103, DM-4106 4½ Digit Multiplexed BCD Input LED Slave Displays 

## FEATURES

- Remote slave displays for DATEL digital panel meters
- Data repeater for second operator station up to $\mathbf{2 5}$ feet away
- Simple 12-wire Interface, Ideal for ribbon cable
- Operates with any 3 to $4 \frac{1}{2}$ digit DPM with multiplexed BCD data outputs


## GENERAL DESCRIPTION

The slave display meters function as repeaters for decimal data from a master data source. Data sources include DATEL's DPM's and a variety of microprocessor peripheral interface circuits. Depending on the model, the multiplexed BCD data is displayed using either LED or LCD display technology. The DM-4102 (LED) and the DM-4106 (LCD) are packaged in a low profile case, while the DM-4103 (LED) is packaged in a short depth case. The DM-4106 may use a battery source and is suitable for digital thermometer repeater applications.

Any of these slave displays may be used interchangeably with the multiplexed BCD output DPM's by rewiring the connector.

## CIRCUIT OPERATION

To reduce the amount of wiring required to implement a slave display, 4 -wire BCD data is multiplexed using 5 digit drive outputs which direct the BCD data to the proper digit. Using the DM-4200, -4101 L and -4105 master DPM's as BCD data sources, these slave displays rely on the persistence of vision of the human eye to store an image of the displayed digit. This multiplexing technique is commonly used with DPM's and DVM's. Each digit drive has the effect of sequentially turning on its respective digit when the drive signal is high. The digit is blanked when the drive is low.
Digits are scanned in this manner in the DM-4101L, -4200 , and -4105 approximately 150 times per second. The BCD data is updated with every A/D conversion which is approximately 3 times per second. For applications from other multiplexed data sources, digits must be updated at least 30 times a second ( 30 scans $/ \mathrm{sec}$ ) to avoid annoying display flicker.
Full parallel input data will require a multiplexer and possibly a storage register.
These display slaves may be connected to popular microprocessors by using peripheral interface circuits and a suitable rotating stack (FIFO) driver program.



## DM-4106

## ORDERING INFORMATION

Model Description
DM-4102 $41 / 2$ digit, LED, low-profile slave
DM-4103 $41 / 2$ digit, LED, short-depth slave
DM-4106 $\quad 41 / 2$ digit, LCD, low-profile slave
To Order, Specify Model Number.

## ACCESSORIES

Part Number Description
58-2073083 15-pin edge connector for DM-4102 and DM-4106 (one included with each order)
58-2075013 18-pin edge connector for DM-4103 (one included with each display)


## Microprocessor Output To Slave Display

## FUNCTIONAL SPECIFICATIONS

Data Input . . . . . . . . . . . . Multiplexed 1-2-4-8 binary coded decimal (BCD) data and polarity, TTL logic levels (" 0 " $\leq 0.08 \mathrm{~V}, " 1$ " $\geq 2.0 \mathrm{~V}$ ), 1 TTL load. Multiplex rate 30 scans/ second minimum.
Display . . . . . . . . . . . . . . $4^{11 / 2}$ digits ( $\pm 19999$ counts).
Power Required ........ +5 V dc regulated, wired from master DPM.
DM-4102 5V @ 250 mA max.
DM-4103 5V @ 350 mA max.
DM-4106 5V @ 10 mA max.
Operating Temperature $.32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}$
Range $\quad\left(0^{\circ}\right.$ to $\left.+50^{\circ} \mathrm{C}\right)$
Storage Temperature $\ldots-13^{\circ} \mathrm{F}$ to $+131^{\circ} \mathrm{F}$
Range $\quad-25^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$.
Case Material ........... . Polycarbonate Plastic.
Mounting Method ...... Refer to end of this section.
Decimal Points
. . . . . . . . . Jumper-selected 1.2.3.4.5, on rear connector.

| OUTPUT CONNECTIONS DM-4102 |  |  |
| :---: | :---: | :---: |
| BOTTOM A |  | TOP B |
| DEC PT 19.999 | 1 | DEC PT 1999.9 |
| DEC PT 1.9999 | 2 | DEC PT 199.99 |
| POLARITY INPUT | 3 | NO CONNECTION |
| NO CONNECTION | 4 | NO CONNECTION |
| NO CONNECTION | 5 | DISPLAY TEST |
| NO CONNECTION | 6 | B1 LSB |
| NO CONNECTION | 7 | B2 BCD |
| NO CONNECTION | 8 | B4 INPUTS |
| ( 1 LSD | 9 | B8 MSB |
| DIGIT D2 | 10 | display enable |
| DRIVE 03 | 11 | dec pt com |
| INPUTS D4 | 12 | NO CONNECTION |
| D5 MSD | 13 | OVERSCALE INPUT |
| PWR COMMON | 14 | +5VDC PWR IN |
| NO CONNECTION | 15 | +5VDC PWR OUT |

## FEATURES

- Bright 0.3" high LED display
- Operates with $21 / 2$ to $41 / 2$ digit DPM's
- Latches BCD data in 4-bit nibbles
- Interfaces directly to a 4-, 8-, 12-, or 16-Bit data bus or to a full parallel 18-bit data bus
- Remote fiashing alarm function
- Logic powered


## GENERAL DESCRIPTION

The DM-4104 slave display meter interfaces directly to a parallel 18-bit or to a multiplexed BCD (Binary Coded Decimal) master unit. This type of master unit includes DATEL's DPM's and a variety of microprocessor-based systems. The DM-4104 is packaged in a compact low-profile case.
Master digital panel meters accept a dc or slowly varying input voltage and display that input on front panel numerical indicators. In addition to dc voltages, DPM's can be adapted to measure practically any physical parameter which can be converted to electrical units. If the DPM provides parallel or multiplexed BCD outputs, the inputs of the DM-4104 Slaved Digital Panel Display can be electrically connected to these outputs to display the same information shown on the master DPM. There are several uses for slaved displays, among them being a remote workstation situation that requires the same up-to-the-instant information as the master unit. Other uses may be distributed networks, such as medical monitoring stations, industrial process control stations or linked data acquisition/ data logging systems. The DM-4104 is not dependent exclusively on master DPM's. Any device that can convert physical parameters into bussable BCD outputs, such as a parallel microcomputer port, can control the DM-4104.
The DM-4104 interfaces directly to $4,8,12$ or 16 -bit data busses or full parallel 18-bit data busses. The BCD data inputs are latchable (enables data to be stored on electrical command) and bussable in 4-bit NIBBLES. A display blank may be used as a flashing alarm, blinking the display off and on

using an external control. Right-of-digit selectable decimal points are included as well as a minus sign. The DM-4104 doesn't accept analog inputs.
Power requirements of the DM-4104 Slaved Digital Panel Display is an external $+5, \pm 0.25 \mathrm{~V}$ dc, regulated at 450 mA typical ( 550 mA maximum). Power current varies rapidly unregulated power supplies cannot be used. DATEL's UPM$5 / 1000$ Single Output Power Supply is the recommended power supply for the DM-4104.


[^8]
## FUNCTIONAL SPECIFICATIONS

| Input .............. configuration | . Full parallel BCD, internally latchable in 4-bit nybbles. |
| :---: | :---: |
| Number of Digits | .4 decimal digits and most significant " 1 " digit ( $41 / 2$ digits) |
| Isplay Type | . Red, light emitting diode (LED), self-illuminated |
| Display Height Decimal Points | .0 .3 inches $(7,6 \mathrm{~mm})$ <br> .Right-of-digit selectable decimal points are selected by rear connector pins. |
| Power Requirement | . External $+5 \mathrm{~V}, \pm 0.25 \mathrm{~V}$ dc regulated required at 450 mA typical, 550 mA maximum. Logic spikes must not exceed 50 mV . Power current varies rapidly so that unregulated |
| Connector | supplies cannot be used. .Dual 15-pin, $0.100^{\prime \prime}$ centers, DATEL \#58-2073083 (one included with meter) |

Low-Profile . . . . . . . . . . . $2.53^{\prime \prime} \mathrm{W} \times 3.34^{\prime \prime \prime} \mathrm{D} \times 0.94^{\prime \prime} \mathrm{H}$
Case Dimensions $\quad(64,3 \times 82,5 \times 23,8 \mathrm{~mm})$
Cutout Dimensions . . . . . $2.562^{\prime \prime} \mathrm{W} \times 0.97^{\prime \prime} \mathrm{H}$ (minimum)
$(65,1 \times 24,6 \mathrm{~mm})$
Mounting Method . . . . . . See end of this section.
Mounting Position. . . . . . See end of this section.
Weight . . . . . . . . . . . . . . . . 3 ounces $(15,9 \mathrm{~g})$
Operating . . . . . . . . . . . . $\left(0^{\circ} \mathrm{C}\right.$ to $+50^{\circ} \mathrm{C}$
Temperature Range $\quad 32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}$ )
Storage . . . . . . . . . . . . . . . $\left(-25^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$
Temperature Range $\quad-13^{\circ} \mathrm{F}$ to $185^{\circ} \mathrm{F}$ )
Altitude . . . . . . . . . . . . . . . 0 to 15,000 feet ( 4900 m )
Relative Humidity ...... $10 \%$ to $90 \%$, non-condensing

INPUT/OUTPUT CONNECTIONS DM-4 104

BOTTOM A
POWER/LOGIC COMMON 10 S $\overline{\text { HOLD /FOLLOW IN }}$
$80 \mathrm{BCD} \operatorname{IN}$ 40 BCD IN 20 BCD IN 10 BCD IN

# DM-4105 <br> Micro-powered LCD Panel Meter with Data Outputs 

## FEATURES

- Ultra-low power consumption
- .5" high 41⁄2 digits LCD readout
- Draws only 3 mA from a 5V dc power source
- Balanced differential Inputs with 5 pA blas currents
- Autozerolng with ratiometric reference for drift correction
- Right-most digit may be ${ }^{\circ} \mathbf{C}$ or ${ }^{\circ} \mathbf{F}$ descriptor for $31 / 2$ digit thermometer applications
- BCD outputs avallable to drive DM-4106 remote slave displays
- Standard $\pm 1.999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.


## GENERAL DESCRIPTION

The DM-4105 is a $41 / 2$ digit, LCD-type DPM that uses very little power and produces outputs usable by other devices. The 0.5 " high numeric display is visible under ambient room light from many feet away. Digit-serial BCD outputs are available to pass the digitized input signal on to microcomputers, data loggers, or printers.
The DM-4105 provides excellent electrical performance in a compact panel-mounting package. Analog inputs have a very high input impedances ( 1000 Megohm typical) with very low bias currents of 5 pA (typical). Common Mode Rejection Ratio (CMRR) is 86 dB . The meter is autozeroed on each conversion cycle to minimize drift of zero. A Reference In-Out loop can be used to correct drift in externally excited ratiometric circuits.
A variety of designed-in features makes it easy to use the DM4105 in many applications. Blank circuit pads will accept usersupplied current shunts, voltage dividers, and ohmmeter components. Overrange and Underrange outputs can be used to trigger external autoranging circuitry (the DM-4105 display has Overrange and Underrange descriptors which may be set by the user). In $31 / 2$ digit thermometer applications, a degree sign can be enabled on the display, while the right-most digit (LSD) can be solder-gap programmed as " $C$ " for Celsius readings or " $F$ " for Fahrenheit readings.

The DM-4105 is powered from +5 V dc at 3 mA typical ( 5 mA maximum.). It may be powered using 4 " $A A$ " alkaline cells. $A$ -5 V output (at up to 15 mA output) is provided to power external circuits. The meter's low-profile polycarbonate case is $2.53^{\prime \prime} \mathrm{W}$ $\times 3.25^{\prime \prime} \mathrm{D} \times 0.94^{\prime \prime} \mathrm{H}(64,3 \times 82,5 \times 23,8 \mathrm{~mm})$.

| ORDERING INFORMATION |  |
| :---: | :---: |
|  | DM-4105-1 |
| Model | Description |
| DM-4105-1 | 4 1/2-digit micro-powered DPM with data output (one connector included) |
| ACCESSORIES |  |
| Part Number | Description |
| 58-2073083 | 15-pin edge connector |
| UPA-5/500 | 115 V AC to 5 V dc power adaptor |
| DM-4106 | Low-profile slave display |



## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}, 2 \mathrm{~V}$ range unless noted)


## POWER CONSUMPTION

The DPM requires +5 to +6 V dc regulated at 3 mA typical and 5 mA maximum. Logic spikes must not exceed 50 mV . Any current taken from the -5 V dc output must be added to the above specifications to yield the total meter power consumption. These figures exclude use of the +5 V dc output.

## I/O SIGNAL FEATURES

Besides the common I/O Signals defined elsewhere, this device also has some important I/O features.

## Degree Symbol $\left(^{\circ}\right.$ ) In (Pin B5)

The temperature degree symbol may be displayed between the 1 's and 10's digit by tying pin B5 to B11. To blank the degree symbol, tie B5 to B10. The 1's digit may be dedicated an F (Fahrenheit) or $C$ (Celsius) unit abbreviation by modifying internal solder gaps. This modification provides a $31 / 2$ digit (1.9.9.9. ${ }^{\circ} \mathrm{C}$ ) instrument.

## -5V dc Power Out

Up to 15 mA of unregulated -5 V dc power may be taken directly from the meter to power external user-supplied circuits such as signal conditioners.

## +5V dc Power Out

A separate pin on the I/O connector lets the user take +5 V dc indirectly from the input power source. The amount of current taken is limited only by the power source.

## PHYSICAL

External Dimensions
$2.53^{\prime \prime} \mathrm{W} \times 3.34^{\prime \prime} \mathrm{D} \times 0.95^{\prime \prime} \mathrm{H}(64,3 \times 85 \times 23,8 \mathrm{~mm})$

## Panel Cutout Dimensions

$2.562^{\prime \prime} \mathrm{W} \times 0.97$ "H ( $65,1 \times 24,6 \mathrm{~mm}$ )

## Mounting Method

Refer to end of this section.

## Weight

Approximately 5 ounces (142g)

## ENVIRONMENTAL

## Altitude

0 to 15,000 feet ( 4900 m )
Operating Temperature Range
$32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}$ ( $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ )
Storage Temperature Range
$32^{\circ} \mathrm{F}$ to $131^{\circ} \mathrm{F}\left(0^{\circ} \mathrm{C}\right.$ to $\left.55^{\circ} \mathrm{C}\right)$
Relative Humidity
20\% to 80\% non-condensing

| INPUT/OUTPUT CONNECTIONS DM-4105 |  |  |
| :---: | :---: | :---: |
| Bottom A |  | TOP $B$ |
| DEC PT 19.999 | 1 | DEC PT 1999.9 |
| DEC PT 1.9999 | 2 | DEC PT 199.99 |
| POLARITY OUT | 3 | ANALOG GND |
| RUN/HOLD IN | 4 | OUT |
| BUSY/DONE OUT | 5 | degree sign in |
| STROBE OUT | 6 | B1 LSB |
| ANALOG HI IN( $($ ) | 7 | B2 BCD |
| ANALOG LO in (-) | 8 | B4 OUT |
| ( 11 LSD | 9 | 88 msB |
| DIGIT D2 | 10 | B.P. OUT |
| drive do | 11 | E.P. OUT (DISP COOM) |
| OUT D4 | 12 | SC |
| D5 mso | 13 | overscale out |
| W COMMON | 14 | +5VDC PWR |
| -5VDC PWR OUT | 15 | +5VDC PWR OUT |

## with Data Outputs

## FEATURES

- BCD outputs to drive DM-4102 remote slave displays
- $\pm 5 \mathrm{~V}$ dc outputs for user's circuits
- Balanced differential inputs with 5 pA bias currents
- Internal ratiometric reference for drift correction
- High-brightness .3" high LED display
- Standard $\pm 1.999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.


## GENERAL DESCRIPTION

The DM-4200 is a $41 / 2$ digit DPM using high-brightness LED's and housed in DATEL's low-profile enclosure. Besides offering DATEL's standard input features, this device provides mutliplexed BCD outputs. These outputs can drive a remote display, such as the DM-4102, or can be used by an external microprocessor.
A dual slope $A / D$ converter changes the signal inputs to a BCD digital code. Decoder drivers cause the input voltage to be displayed on . $3^{\prime \prime}$ high LED numerals. The BCD-encoded numerals (digit serial) are also output to a rear-panel connector where they may be used to drive a slave display, or become A/D inputs to a printer or microcomputer.
The DM-4200 is housed in a compact, low profile polycarbonate case only $.94^{\prime \prime}$ high. The DM- 4200 can be used in process control panels, OEM products, and medical instrumentation to provide a clear, unambiguous display of dc voltages.
CMOS input circuitry gives the DM-4200 very high input impedance ( $1000 \mathrm{M} \Omega$ typical, $100 \mathrm{M} \Omega$ minimum), and a very low input bias current ( 5 pA typical, 50 pA maximum). The meter's input amplifier is autozeroed to minimize zero drift. The reference voltage is brought out on a rear panel pin (Reference Out), where it can correct drift in external ratiometric bridge circuits.
BCD outputs, multiplexed by digit, are available. The outputs are 1 TTL load, and can be used to drive a remote display.


Overscale and Underscale outputs can be used with external circuits to autorange the meter. A Run/Hold output can be tied low to stop the meter's A/D conversions, and to continuously display the last reading. A Busy/Done output goes low to indicate the end of an A/D conversion.
A built-in dc-to-dc converter provides -5 V Out (at 15 mA maximum) to power user circuits. Power input is +5 V dc $( \pm .25 \mathrm{~V}$ ) regulated at 200 mA typical and 250 mA maximum.

## ORDERING INFORMATION DM-4200-1

Model Description
DM-4200-1 4 1/2-Digit DPM with BCD
outputs (includes connector)
ACCESSORIES
Part Number Description
DM-4102 Mux'd BCD Slave Display
58-2073083 Dual 15-pin, 0.1" centers, P.C. edgeboard connector

UPA-5/500 115 V AC to 5 V dc power adaptor


Simplified Block Diagram of a DM-4200

## FUNCTIONAL SPECIFICATIONS

(Typlcal at $25^{\circ} \mathrm{C}, 2 \mathrm{~V}$ range unless noted)


## POWER CONSUMPTION

The DPM requires +5 to +6 V dc regulated at 3 mA typical and 5 mA maximum. Logic spikes must not exceed 50 mV . Any current taken from the -5 V dc output must be added to the above specifications to yield the total meter power consumption. These figures exclude use of the +5 V dc output.

## Weight

Approximately 5 ounces(142g)

## ENVIRONMENTAL

## Altitude

0 to 15,000 feet ( 4900 m )
Operating Temperature Range
$32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ} \mathrm{C}\right.$ to $\left.50^{\circ} \mathrm{C}\right)$
Storage Temperature Range
$32^{\circ} \mathrm{F}$ to $+131^{\circ} \mathrm{F}\left(0^{\circ} \mathrm{C}\right.$ to $\left.55^{\circ} \mathrm{C}\right)$

## Relative Humidity

$20 \%$ to $80 \%$ non-condensing

## I/O SIGNAL FEATURES

Besides the common I/O Signals defined elsewhere, this device also has some important I/O features.

## -5V dc Power Out

Up to 15 mA of unregulated -5 V dc power may be taken directly from the meter to power external user-supplied circuits such as signal conditioners.

## +5V dc Power Out

A separate pin on the I/O connector lets the user take +5 V dc indirectly from the input power source. The amount of current taken is limited only by the power source.

## Data Outputs

4-wire Binary Coded Decimal (BCD 1-2-4-8) per digit, multiplexed. Polarity display may be disabled. This would be used for unsigned reverse sensing (implied positive) applications with negative inputs.


## PHYSICAL

## External Dimensions

$2.53^{\prime \prime} \mathrm{W} \times 3.34^{\prime \prime} \mathrm{D} \times 0.95$ " $\mathrm{H}(64,3 \times 85 \times 23,8 \mathrm{~mm})$

## Panel Cutout Dimensions

2.562 " $\mathrm{W} \times 0.97$ " $\mathrm{H}(65,1 \times 24,6 \mathrm{~mm}$ )

Mounting Method
Refer to end of this section.

## DM-500

 Low-Cost, $31 / 2$ Digit, LED Mini Panel Meter
## FEATURES

- Ultra-small size ( 0.89 " $\mathrm{H} \times 1.80^{\prime \prime} \mathrm{W} \times 1.89{ }^{\prime \prime} \mathrm{D}$ )
- DIN case and panel cutout
- $31 / 2$ Digit, bright LED ( $0.3^{\prime \prime}$ character) display
- +5V dc-powered
- Low power consumption, 60 mA typical
- Single-ended and differential inputs
- Dual-slope A/D conversion
- Standard 1.999 Vdc input range; easily modified with external circuits.
- 200 Hour burn-in and 1 year warranty


Photo Depicts Actual Size

- Low cost

Visibility, compact DIN size, and power efficiency combine to make this ultra-small panel meter ideal for applications such as portable instruments where low power consumption is critical.

## GENERAL DESCRIPTION

The DM-500 is a low cost, ultra-small $31 / 2$ digit, 5 V dc-powered digital panel meter (DPM). This panel meter uses a seven-segment light emitting diode (LED) display with $0.3^{\prime \prime}(8.0 \mathrm{~mm})$ tall characters. These high-efficiency, brilliant red LED characters provide high visibility for distant and angular viewing even under bright ambient light conditions. This DPM is contained in a lightweight, compact, easily-mounted DIN case suited for portable instruments while also allowing for higher packing density on test panel faces.
The DM-500 operates in either single-ended or differential modes. DATEL ships each unit ready for single-ended operation, with differential operation easily user-selectable. In either mode, the DM-500's provide high noise immunity. In the differential mode, the DM-500 accurately measures very small signals in the presence of much larger common-mode voltages. The high input impedance (typically 1000 Mohms) will not load down sensitive input circuits. The DM-500 panel meters employ conventional dual-slope A/D conversion techniques, with autozeroing further enhancing this versatile meter.
Standard units are configured for $+/-1.999 \mathrm{Vdc}$ input. Other voltage ranges (up to $+/-1.999 \mathrm{Vdc}$ ) and current ranges (up to
199.9 mA ) are easily obtained by using simple external circuits.

Overrange measurement conditions will blank the displays. As shown in Figure 1, the DM-500 accepts a hold signal from the user, inhibiting continuous sampling. When powered up, the DM-500 displays the last data sampled, acting as a temporary signal sample storage and display device. Other display functions include autopolarity, selectable decimal point, and display blanking.
Mounting the DM-500 mini panel meter is extremely easy. The housing it is contained in incorporates locking mechanisms as part of its construction. Once the proper-sized hole has been created, simply sliding the DM-500 into the hole engages the locking mechanisms.
The DM-500 will properly flush-mount onto panels up to $1 / 8^{\prime \prime}$ in thickness.
The DM-500 is a compact, high-quality panel meter fully tested for 200 hours before leaving the factory and fully warranted for one year.


Figure 1. DM-500 Simplified Block Diagram

## Pin Connections

| 1 | Input LO |
| :--- | :--- |
| 2 | Input HI |
| 3 | Hold |
| 4 | Blanking Numericals |
| 5 | Decimal Point 1 |
| 6 | Decimal Point 2 |
| 7 | Decimal Point 3 |
| 8 | +5 V dc Power |
| 9 | GND |

Note: Input LO (Pin 1) and Power GND (Pin 9) are internally connected.

## FUNCTIONAL SPECIFICATIONS

(Typical at +25 degrees Celsius, unless otherwise noted)

## Common Specifications:

Input Range ...................... $\pm 1.999 \mathrm{~V}$; user-configurable for other voltage and current ranges
Input Overvoltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 100 \mathrm{~V}$ max
Accuracy $\ldots \ldots \ldots \ldots \ldots \ldots . .0 .1 \%$ of reading +1 digit
A/D Conversion . . . . . . . . Dual-slope with autozeroing circuit
Sampling Rate . . . . . . . . . . . . . . . . . . . 2.5 samples/second
Input Configuration .... Single-ended. Differential input can be applied after cutting etch.
Gain Temperature Coefficiency ... Less than $+100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Zero Temperature Coefficiency . . Autozeroed $\pm 1$ count over 0 to $+50^{\circ} \mathrm{C}$
Input Impedance.
$1000 \mathrm{M} \Omega$
Bias Current ................................ 20 pA typical
Common Mode Rejection Ratio .............50dB typical
Common Mode Voitage Range $\ldots \pm 0.5 \mathrm{~V}, \pm 1 \mathrm{~V}$ dc maximum
Noise Rejection . . . . . . . . . . . NMR 40dB typical at $50 / 60 \mathrm{~Hz}$

External Controls ........... Hold and numerical blanking capabilities

Displayed Characters . . . . . . . . . . . . . . . . . . . . . . . . $\pm 1999$
Decimal point location .... Switched under external control Polarity Signs ..... + and - signs automatically displayed Polarity Disable (blanking) . . . . . . Available by cutting a part of the etch
Overrange . All digits blank (+ or - sign stays on depending on overrange polarity)
Power Supply . . . . . . . +5 V dc, $\pm 5 \%, 60 \mathrm{~mA}$ typical, 80 mA maximum. +7 V dc supply maximum

| tout Dimensions $\ldots$... ${ }_{\text {0, }}^{0.8}$ | $\underset{\mathrm{mm}) \mathrm{D}}{\mathrm{~mm}) \mathrm{H}} \times 1.80^{\prime \prime}(45,7 \mathrm{~mm}) \mathrm{W}$ |
| :---: | :---: |
| Weight | 1.22 ounces (35 grams) |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ |
| Operating Humidity | Less than 85\% |
| Storage Temperature Range | $-20^{\circ} \mathrm{C}$ to $+70^{\circ}$ |

## OPERATING INSTRUCTIONS

## Power Supply

Use a well regulated power source. When using a battery, tie a $100 \mu \mathrm{~F}$ to $1000 \mu \mathrm{~F}$ capacitor between the power terminals. Maximum supply voltage is +7 V dc .

## Inputs

Single-ended inputs-Apply the input voltage (or current) between pins 1 (Input LO) and 2 (Input HI). Pin 1 is internally tied to Pin 9 (GND). In electrically noisy environments, use a shielded cable for inputs, tying the shield to Pin 1.

Differential inputs-Cut the etch shown in Figure 2a, applying the input signal as shown in Figure 2b.


CUT THROUGH EXPOSED ETCH WHERE SHOWN

Figure 2a. Location of Etch


Figure 2b. Typical Differential Input Configuration

## Decimal Point Location

XXX.X Connect Pins 5 and 8
XX.XX Connect Pins 6 and 8
X.XXX Connect Pins 7 and 8

## Hold Function

A display remains constantly on when Pin 3 (Hold) is connected to Pin 9 (GND).

## Numerical Blanking

To blank the numbers on the display, tie Pin 4 (Blanking Numericals) to Pin 9.

## Polarity Sign Blanking

Remove the front panel and cut the + or - jumper wires to disable displaying the polarity of the input signal (see Figure 3).

## CALIBRATION

Calibration is suggested once every six months. See Figure 3.

## Procedure:

1. Allow the DM-500 to warm up for at least five minutes.
2. Ensure that the meter's environment is $+23^{\circ} \mathrm{C}$, humidity at less than 84\%.
3. Apply a voltage or current to the input close to positive full scale.
4. Adjust the full scale adjustment potentiometer for a reading identical to that of the voltage source.


Figure 3. Location of Polarity and Jumpers and Calibration Potentiometer


A: 0.94 (24)
B: 0.31 (8.0)
C: 1.89 (48)

PANEL CUTOUT DIMENSIONS

mm
INCHES
$45.7(+0.3,-0)$
B: $0.89(+0.01,-0)$
$22.7(+0.3,-0)$


D: 0.20 (5)
E: 1.22 (31)
F: 0.47 (12)

*Standard configuration is DM-500-1; other configurations available.

## FEATURES

- Fit into Industry standard DIN/NEMA size panel cutouts
- Meets NEMA vibration standards
- $31 / 2$ or $41 / 2$ digit display
- Bright $0.56^{\prime \prime}$ light emitting diode (LED) and $0.5^{\prime \prime}$ liquid crystal display (LCD)
- Powered by AC or dc sources
- Overvoltage protection $\pm 250 \mathrm{~V}$ dc
- High resolution 0.001 V ( $31 / 2$ digit DPM's) 0.0001 V ( $41 / 2$ digit DPM's)
- Balanced high-impedance differential inputs
- Autozeroing capability
- 80 dB CMRR
- Standard $\pm 1.9999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.


## GENERAL DESCRIPTION

The DM-9000 Series DPM's offer the user $31 / 2$ or $41 / 2$ digits of display, using either AC or dc power sources. This panel meter line offers two types of displays. The high-efficiency red LED's provide excellent readability from up to 23 feet ( 7 meters) away, even under bright ambient light. The high contrast LCD's have viewing angles of up to 75 degrees from normal and are ideally suited for low power applications.
These DPM's may be operated in Differential, Single-Ended or Ratiometric modes. In differential mode, the balanced inputs of the DM-9000 Series provide high noise immunity and accurately measure very small signals in the presence of much larger common-mode voltages. The high impedance (100 megohms) will not load down sensitive input circuits. The single-ended mode in the DM-9000 Series DPM's is solder gap selectable and is easy to use for simple applications.
For ratiometric measurements, the DPM's reference the input voltages to the user-supplied voltage using the REF IN/OUT pin (Pin 4). The ratiometric mode of operation corrects for input errors created by drift in transducer excitation sources, i.e., bridge type applications.
The $41 / 2$ digit panel meters (DM-92XX models) have OVERRANGE and UNDERRANGE outputs, usable in autoranging circuits and a BUSY/DONE output which goes low at the end of each analog-to-digital conversion cycle.
All models accept a HOLD (or RUN/HOLD) signal from the user, inhibiting continuous sampling. The units display the last data sampled, acting as temporary single sample storage and display devices.


DM-9100
DM-9115


DM-9150
DM-9165


DM-9250
DM-9265

## ORDERING INFORMATION

## Model

DM-9000 Series
To Order, Specify: Features
3 1/2 Digits
$41 / 2$ Digits
DM-9

LED, dc Power
LED, AC Power
LCD, dc Power
LCD, AC Power

## ACCESSORIES

Part Number
39-21025
58-2073078
UPA-5/500

Description
Screw Terminal Block Connector Dual 15-pin edge connector (one included with each meter) 115 V AC to 5 V dc Power adapter

Functionally, a DPM is made up of four parts; the integrator and A/D converter, decoder driver, display, and power supply (see Figure 1).

All AC models accept $100,117,220$ or 240 VAC sources. Refer to Table 1 for power supply pin connections


Figure 1. Simplified Block Diagram
Table 1. Power Supply Connections


## NOTE

The DM-9000 Series DPM's uses pins $P, 13,15$, and $S$ for power connections. Use of these pins is different for dc and AC models. AC models use different combinations of these pins for different power inputs. It is therefore important to check the information presented here for correct power applications.

## FUNCTIONAL SPECIFICATIONS

(Typical @ $25^{\circ} \mathrm{C}, \mathbf{2 V}$ range unless noted)

## ANALOG INPUT

Full Scale Input $\qquad$ Refer to "FEATURES"

Range . . . . . . . . . . . . . . . . . Ranges field-modifiable
Input Impedence ....... 100 Megohms (minimum)
Input Bias Current. ..... 5 pA (typical)
50 pA (maximum)
Input Overvoltage
ANALOG LO IN $\left.\} \ldots \ldots . . \begin{array}{l} \pm 100 \mathrm{~V} \text { dc } \\ \text { ANALOG HI IN }\end{array}\right\} \cdots{ }^{\text {continuous, referenced to }}$
POWER COMMON. $\pm 250 \mathrm{~V}$ dc ( 5 seconds maximum) referenced to POWER COMMON.
External Ref. Range . ... +100 mV to +2 V dc referenced to ANALOG RETURN.
Common-Mode ........ 80 dB (typical from
Rejection dc to 60 Hz , with a 1 Kilohm
unbalanced input
Common-Mode ........ Both the inputs must
Voltage Range remain within 0.5 V dc below the +5 V dc supply and 1.0 V dc above the -5 V dc supply
Resolution . . . . . . . . . . . $1 \mathrm{mV}, 31 / 2$ digit DPM's $100 \mu \mathrm{~V}, 41 / 2$ digit DPM's
Accuracy Adjustable to $\pm 0.02 \%$ of reading (maximum), $\pm 2$ counts
Temperature Drift ...... Autozeroed $\pm 1$ count
of Zero
over a 0 to $+50^{\circ} \mathrm{C}$
temperature range
Temperature Drift . ..... $\pm 50 \mathrm{ppm}$ of of Gain reading $/{ }^{\circ} \mathrm{C}$ (typical) $\pm 100 \mathrm{ppm}$ of reading $/{ }^{\circ} \mathrm{C}$ (maximum)
Warm-Up Time . . . . . . . . 5 minutes (typical)

|  | $31 / 2$ digit <br>  <br> DPM's | $41 / 2$ digit <br> DPM's |
| :--- | :---: | :---: |
| Sampling Time (nominal) | 83.3 ms | 74 ms |
| Conversion Time (nominal) | 333 ms | 296 ms |


| DISPLAY SPECIFICATIONS |  |
| :---: | :---: |
| Number of Digits . . . . . . $31 / 2$ and $41 / 2$ digits |  |
| Decimal Points | . . Selectable |
| Display Type. | . .LED (Red, high efficiency) |
|  | LCD (Liquid crystal with high |
|  | contrast ratio, high |
|  | temperature fluid) |
| Display Height | .LED 0.56" $(14,22 \mathrm{~mm})$ |
| Auto Polarity . | LCD 0.5" (12,70 mm) |
|  | . A " + " sign is automatically displayed for positive inputs |
|  | and a "-" sign is for negative |
|  | inputs. The user may blank |
|  | the polarity using solder gap |
|  | options. |

Over Scale
The display indicates inputs exceeding the full-scale range. Refer to the table below.

| Model Number | Overscale Display |
| :--- | :--- |
| DM-9100, DM-9115, | Blanks the display leaving a <br> "1" MSD and sign. |
| DM-9150, DM-9165 | Blanks "1" MSD and <br> displays all other digits as <br> zeroes and flashes. |
| DM-9250, DM-9265 | Blanks "1" MSD, displays all <br> other digits as zeros and |
| flashes error sign ( $\Delta$ in the |  |
| top left corner). |  |

## POWER CONSIDERATIONS

Power Consumption with no external load

| MODEL | Typical | Maximum |
| :---: | :--- | :---: |
| DM-9100 | 0.9 W | 1.1 W |
| DM-9115 | 2.6 W | 3.2 W |
| DM-9150 | 0.02 W | 0.025 W |
| DM-9165 | 0.9 W | 1.1 W |
| DM-9200 | 0.9 W | 1.1 W |
| DM-9215 | 2.6 W | 3.2 W |
| DM-9250 | 0.02 W | 0.025 W |
| DM-9265 | 0.9 W | 1.1 W |

Power output for AC models: +5 V dc @ 100 mA (maximum) Power output for dc models: Limited by user's dc source

## CALIBRATION

A screwdriver pot allows adjusting the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration period under normal operating conditions is 90 days.

## PHYSICAL-ENVIRONMENTAL

## External Dimensions

$3.6^{\prime \prime} \mathrm{W} \times 3.57^{\prime \prime} \mathrm{D} \times 1.67^{\prime \prime} \mathrm{H}(91,44 \mathrm{~mm} \times 90,68 \mathrm{~mm} \times 42,42 \mathrm{~mm})$

## Panel Cutout Dimensions

NEMA Standard: $3.924^{\prime \prime} \times 1.682^{\prime \prime}(99,67 \mathrm{~mm} \times 42,72 \mathrm{~mm}$ ) DIN Standard: $3.622^{\prime \prime} \times 1.772^{\prime \prime}(92 \mathrm{~mm} \times 45 \mathrm{~mm}$ )

## Weight

AC models: 11 Ounces ( 311,8 grams) dc models: 6 Ounces (170,1 grams)

## Altitude

0 to 15,000 feet ( 4900 m )

## TEMPERATURE RANGES

## Operating

$0^{\circ}$ to $50^{\circ}$ Celsius

## Storage

$-25^{\circ}$ to $+85^{\circ}$ Celsius

## Relative Humidity

$10 \%$ to $90 \%$, non-condensing (for LED models) 0 to $90 \%$ (noncondensing) from $-25^{\circ}$ to $+35^{\circ} \mathrm{C}$ derated linearly to $25 \%$ at $+50^{\circ} \mathrm{C}$ (for LCD models)

## INTERNAL GROUNDING CONNECTIONS:

The internal connections for ANALOG RETURN (Pin D), DIGITAL GROUND (Pin E) and POWER COMMON (Pin S) differ based on the DPM model. For $31 / 2$ digit DPM's DIGITAL GROUND and POWER COMMON are internally connected. For $41 / 2$ digit DPM's ANALOG RETURN, DIGITAL GROUND and POWER COMMON are internally connected. Depending on the application and input configuration, the user may have to make the grounding connections. POWER COMMON is internal for AC models and is not user accessible.

PIN DETAILS
Figure 2 shows the pin connections for the different models in the DM-9000 Series.


Figure 2. Pin Details of DM-9000 Series DPM's

Table 2 lists the voltage and current levels on the DM-9000
Series DPM's input/output pins.
Table 2. Logic Levels for Input/Output Pins

| Model Number | Pin <br> Number | Pin | Parameter | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 9100 \\ & 9115 \end{aligned}$ | 6 | HOLD IN | $\begin{aligned} & V_{I L} \\ & V_{I H} \end{aligned}$ | $3.5$ | -- | $1.5$ | Volts Volts |
|  | 8 | POLARITY OUT | Positive Inputs <br> Negative Inputs | $2.5$ |  | $0.5$ | Volts <br> Volts |
| $\begin{aligned} & 9150 \\ & 9165 \end{aligned}$ | 6 | HOLD IN | $\begin{aligned} & V_{I L} \\ & V_{I H} \end{aligned}$ | $3.5$ |  | $1.5$ | Volts <br> Volts |
| $\begin{aligned} & 9200 \\ & 9215 \\ & 9250 \\ & 9265 \end{aligned}$ | 6 | RUN/ $\overline{\text { HOLD }}$ IN | $\begin{gathered} V_{I H} \\ V_{I L} \\ I_{I L}(@ V=0 V) \\ I_{I H}(@ V=5 V) \end{gathered}$ | $2.8$ | $\begin{gathered} 2.2 \\ 1.6 \\ 0.02 \\ 0.1 \end{gathered}$ | 0.8 <br> 0.1 <br> 10 | Volts <br> Volts <br> milli- <br> amperes <br> milli- <br> amperes |
|  | $\begin{aligned} & \mathrm{K} \\ & 8 \\ & \mathrm{H} \\ & \mathrm{~J} \end{aligned}$ | BUSY/DONE <br> POLARITY OUT <br> OVERRANGE OUT <br> UNDERRANGE OUT | $\begin{aligned} & V_{\mathrm{OL}}(@ \mathrm{I}=1.6 \mathrm{~mA}) \\ & \mathrm{V}_{\mathrm{OH}}(@ \mathrm{I}=-1 \mathrm{~mA}) \\ & \mathrm{V}_{\mathrm{OH}}(@ \mathrm{I}=-10 \mu \mathrm{~A}) \end{aligned}$ | $2.4$ $4.9$ | $\begin{gathered} 0.25 \\ 4.2 \\ 4.99 \end{gathered}$ | $0.4$ | Volts <br> Volts <br> Volts |
| $\begin{aligned} & 9200 \\ & 9215 \end{aligned}$ | 7 | $\overline{\text { BLANK IN }}$ | VIL | -- | -- | 0.8 | Volts |

## PIN\# SIGNAL

$\left.\begin{array}{ll}1 & \text { ANALOG HI IN } \\ 2 & \text { ANALOG LO IN }\end{array}\right\}$

Differential input voltages connect to these inputs. A bias current path to POWER COMMON (if +5 V dc powered) or ANALOG RETURN from both these inputs must be externally provided. External circuits must restrict these inputs to be within the common-mode voltage range.

4 REF IN/OUT

The instrument is calibrated when a +1.0 V dc drop exists between this pin and ANALOG RETURN (Pin D). The DPM's are provided with a solder gap option to allow an external ratiometric reference. The external source must be biased against ANALOG RETURN (Pin D).

## PIN\# SIGNAL

$5+5 \mathrm{~V}$ dc OUT

6 RUN/HOLD IN (low = HOLD )

## DESCRIPTION

This pin delivers +5 V dc (@ 100mA maximum for AC models) for user circuits. The dc model output is limited to the user's dc source limit.

For models DM-9200, DM-9215, DM-9250, and DM-9265 a TTL high (or open) on this pin enables continuous sampling. A TTL low (or ground) will hold and display the last sample for temporary single sample storage. For models DM-9100, DM9115, DM-9150, and DM-9165 a TTL low (or open) on this pin enables continuous sampling. A TTL high holds the display.

## PIN\# SIGNAL

7 BLANK IN (active low)

## DESCRIPTION

This pin's function is available only on models DM-9200 and DM-9215. A TTL low (or ground) on this pin blanks the display, excluding the selected decimal points and the polarity sign. Data remains valid even with the display blanked.

8 POLARITY OUT
This pin goes low when the DPM receives a negative input signal. It is valid even for a zero reading. A display of +0000 means the signal is positive but less than the least significant digit.

9 DISPLAY TEST IN To test the display, apply + 5V dc to this pin for models DM9100, DM-9115, DM-9150, and DM-9165 or ground this pin for models DM-9200 and DM-9215. The display will read 1.888(8). This pin is not available in models DM-9250 and DM-9265.

10 DECIMAL POINT SELECT (active low) $x . x x x(x)$
11 DECIMAL POINT SELECT (active low) $\mathrm{xx} \times \mathrm{x}(\mathrm{x})$
$M$ DECIMAL POINT SELECT (active low) xxx.x(x)
$L$ DECIMAL POINT SELECT (active low) $x x x x$.(x)

## PIN\# SIGNAL DESCRIPTION

D ANALOG RETURN This pin may be used as a IN reference for some floating inputs. If not possible, inputs may be referenced to POWER COMMON (if +5 V dc powered). ANALOG RETURN is approximately -2.8 V below +Vs and can sink 30 mA to -Vs .

H UNDERRANGE This pin goes high if the preOUT (active high) vious input displays +1800 counts or less. The pin remains high until the beginning of signal integration in the next measurement cycle.
$J$ OVERRANGE OUT This pin is high if the previous (active high) input signal exceeds the A/D converter range of +19999 counts. Thepin remains high until the beginning of reference integration in the next measurement cycle. UNDERRANGE and OVERRANGE are normally used as up/down ranging gain selection controls for an auto-ranging input selection.

K BUSY/DONE OUT This pin goes high during A/D (low=DONE). conversions. The pin remains high until the conversion is complete or until the end of a measurement in the case of an OVERRANGE. The pin may be used to prevent the input voltage from changing during conversions.

## FEATURES

- Compact, single board design
- $31 / 2$ digit LCD display
- Balanced high-impedance differential inputs
- 80dB CMRR
- Low power consumption
- Fits easily into most panel cutouts
- Autozeroing capability
- Ratiometer reference for drift correction
- Standard $\pm 1.999 \mathrm{~V}$ dc input range; user-installed options set other voltage or current ranges.



## GENERAL DESCRIPTION

The DM-LX3 is a compact, uncased, single board digital panel meter (DPM). The DPM displays a range of input voltages and currents on a $0.75^{\prime \prime}$ LCD display. The DM-LX3 operates on logic power ( +5 V dc) or 4 "AA" alkaline batteries.
Despite its small size and low cost, the DM-LX3 offers very high instrument performance. CMOS circuitry provides 1000 Megohm input impedance and 5 picoamp input bias current; the meter will not "load down" sensitive input signals. Analog inputs to the meter are balanced differential, and offer 80 dB Common Mode Rejection. Overvoltages to $\pm 250 \mathrm{~V}$ dc (175 VRMS) are handled without damage.
A significant feature is an externally-accessible Reference InOut loop which sets the meter's gain. This permits the DM-LX3 to be used in ratiometric applications such as a digital ohmmeter. Here, an external reference voltage, derived from a bridge-type input circuit, causes the meter's gain to compensate for voltage drift in the bridge excitation source. Other circuit features include autopolarity, a display hold circuit, and a selectable display test. Autozeroing holds the meter's zero drift to $\pm 1$ count maximum over the $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ operating range. Temperature drift of gain is typically within $\pm 50 \mathrm{ppm}$ of reading $/{ }^{\circ} \mathrm{C}$. The meter's on-board dc-to-dc converter can also be used to supply -5 V out at 20 mA maximum to power user-supplied signal conditioning components.

## ORDERING INFORMATION <br> DM-LX3-1

Model Description
DM-LX3-1 3 1/2 Digit single board DPM with Liquid Crystal Display (includes one P1 connector)
ACCESSORIES
Part Number Description
39-2106705 P1 connector for J1 jack; 14-pin DIP connector and cover
UPA-5/500 115V AC in, + 5V dc (@ 500 mA ) out, power adaptor


## Simplified Block Diagram of a DM-LX3

## FUNCTIONAL SPECIFICATIONS

(Typlcal at $25^{\circ} \mathrm{C}, \mathbf{2 V}$ range unless noted)

| ANALOG INPUT |  |
| :---: | :---: |
| Full-Scale Input . . . . . . . Refer to "FEATURES" |  |
| Range | Ranges field-modifiable. |
| Input Impedance | 100 Megohms (minimum) |
|  | 1000 Megohms (typical) |
| Input Blas Current. | .5 pA (typical) 50 pA |
| Input Overvoltage | $\pm 250 \mathrm{~V}$ dc, 175 V RMS |
|  | continuous (maximum) |
|  | $\pm 300 \mathrm{~V}$ intermittent |
|  | (maximum) |
| External Reference | $\pm 100 \mathrm{mV}$ to $\pm 2 \mathrm{~V}$ |
| Range | referred to -Vs |
| Common-Mode | 80 dB (typical), |
| Rejection | from dc to 60 Hz , with a 1 |
|  | Kilohm unbalanced input |
| Common-Mode Voltage Range | Both the inputs must |
|  | remain within 0.5 V dc below |
|  | the +5 V dc supply and 1.0 V |
|  | dc above the -5 V dc supply. |
| Resolution | 1 mV |
| Display Accuracy | . Adjustable to $\pm 0.1 \%$ of reading, $\pm 1$ count |
| Temperature Drift of Zero | Autozeroed $\pm 1$ count |
|  | over a $0^{\circ}$ to $+50^{\circ} \mathrm{C}$ |
|  | temperature range |
| Temperature Drift | $\pm 50 \mathrm{ppm}$ of |
| of Gain | reading $/{ }^{\circ} \mathrm{C}$ (typical) $\pm 100$ |
|  | ppm of reading $/{ }^{\circ} \mathrm{C}$ |
|  | (maximum) |
| Sampling Time . | . 83.3 mS (nominal) |
| Sampling Rate | conversions per second. |

DISPLAY
Number of Digits . . . . . . . 3 decimal digits and most significant " 1 " digit ( $31 / 2$ digits)
Decimal Points . . . . . . . . . Selectable using decimal point select signal lines.
Display Type . . . . . . . . . . . LCD
Display Height . ..........0.75" (19mm)
Overscale.............. . The inputs exceeding the fullscale range display " +1 " MSD with zeroes blanked.
Underscale $\qquad$ The inputs below the 1800 counts display " -1 " MSD with zeroes blanked
Autopolarity $\qquad$ A " + " sign is automatically displayed for positive inputs and a "-" sign for negative inputs. The user may blank the polarity using the POLARITY ENABLE line.

## CALIBRATION

A multiturn screwdriver pot adjusts the full scale reading (gain). Zero is automatic (autozeroing). Suggested recalibration is 90 days.

## PHYSICAL

External Dimensions
$4.0^{\prime \prime} \mathrm{W} \times 2.0^{\prime \prime} \mathrm{H} \times 0.56^{\prime \prime} \mathrm{D}(102 \times 51 \times 14 \mathrm{~mm})$

## Panel Cutout Dimensions

$2.88^{\prime \prime} \times 1.13^{\prime \prime}(72 \times 29 \mathrm{~mm})$ (Requires a $0.125^{\prime \prime}(3,2 \mathrm{~mm})$ diameter hole for gain adjust pot)

## Weight

1.8 ounces $(52 \mathrm{~g})$

## ENVIRONMENTAL

## Altitude

0 to 15,000 feet ( 4900 m )
Operating Temperature Range
$+32^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(0^{\circ}\right.$ to $50^{\circ} \mathrm{C}$ )
Storage Temperature Range
$+32^{\circ} \mathrm{F}$ to $+131^{\circ} \mathrm{F}\left(0^{\circ} \mathrm{C}\right.$ to $\left.55^{\circ} \mathrm{C}\right)$
Relative Humidity
$20 \%$ to $80 \%$ non-condensing

## I/O SIGNAL FEATURES

Besides the common I/O Signals defined elsewhere, this device also has some important I/O features:

## -5V dc OUT (Pin 13)

A voltage output may be used from the internal dc-to-dc converter to power user-supplied external circuitry.

## POWER CONSUMPTION

+5V dc POWER IN
+5 V dc ( 3.5 to 7.0 V dc) at 3.5 mA nominal. May be supplied from four "AA" alkaline batteries in series, or a regulated (+/-5\%) power supply (DATEL UPA-5/500).

## dc POWER OUT

-5 V dc ( -3.5 V to -7.0 V dc, depending on input) @ 20 mA maximum.
Any current taken at -5 V dc out must be added to +5 V power to yield total meter power.

## DIGITAL PANEL METER CASE MOUNTING CONFIGURATIONS

DATEL DPM cases are designed to meet different industry-standard specifications. Table 6-1 shows the different case dimensions and the DPM models. A user may select a DPM depending on the front panel requirements: low profile, short depth, DIN, or NEMA dimensions. Some DPM models also meet NEMA vibration specifications. Figures 6-1 through 6-4 show different DPM case dimensions and panel installation methods.

## Table 10-1: DPM Case Dimensions

| Case Type | Dimensions W×D×H | DPM Mode Number |
| :---: | :---: | :---: |
| Low-Profile | $2.53^{\prime \prime} \times 3.34^{\prime \prime} \times 0.94^{\prime \prime}$ | DM-3100N |
|  | $(64,3 \times 84,8 \times 23,8 \mathrm{~mm})$ | DM-3100U1 |
|  |  | DM-3100U2 |
|  |  | DM-3100U3 |
|  |  | DM-3102 |
|  |  | DM-4100D |
|  |  | DM-4101D |
|  |  | DM-4101N |
|  |  | DM-4102 |
|  |  | DM-4104 |
|  |  | DM-4105 |
|  |  | DM-4106 |
|  |  | DBM-20 |
| Short-Depth | $3.00^{\prime \prime} \times 2.15^{\prime \prime} \times 1.76^{\prime \prime}$ | DM-3100B |
|  | $(76,2 \times 54,6 \times 44,7 \mathrm{~mm})$ | DM-3100L |
|  |  | DM-3100X |
|  |  | DM-4101L |
|  |  | DM-4103 |
|  |  |  |
|  | $\begin{aligned} & 1.89 \times 1.4 \times 0.94 \\ & (48 \times 34,3 \times 24) \end{aligned}$ | DM-500 |
| DIN/NEMA | $3.6^{\prime \prime} \times 3.57^{\prime \prime} \times 1.67^{\prime \prime}$ | DM-9100 |
|  | $(91,44 \times 90,68 \times 42,42 \mathrm{~mm})$ | DM-9115 |
|  |  | DM-9150 |
|  |  | DM-9165 |
|  |  | DM-9200 |
|  |  | DM-9215 |
|  |  | DM-9250 |
|  |  | DM-9265 |
| Uncased | $4.0^{\prime \prime} \times 2.0^{\prime \prime} \times 0.56^{\prime \prime}$ | DM-LX-3 |
|  | $(102 \times 51 \times 14 \mathrm{~mm})$ |  |
|  | $3.5^{\prime \prime} \times 2.0^{\prime \prime} \times 0.5^{\prime \prime}$ | DM-31 |
|  | (88,9 $\times 50,8 \times 12,7 \mathrm{~mm}$ ) |  |



Figure 10-1a: Mechanical and Panel Cutout Dimensions for a Low-Profile DPM Case


Figure 10-1b: Panel Installation of a Low-Profile DPM Case


Figure 10-2a: Mechanical and Panel Cutout Dimensions of a Short-Depth DPM Case


Figure 10-2b: Panel Installations of a Short-Depth DPM Case


Note: The DM-9000 Series DPM Case is designed to fit into industry standard DIN or NEMA size panel cutouts. Remove the plastic positioning pins 1,2,3 and 4 to fit the DPM into NEMA size panel cutout, or, pins 5, 6, 7, and 8 to fit the DPM into a Din size panel cutout.

Figure 10-3a: Mechanical and Panel Cutout Dimensions of a DIN/NEMA DPM Case


Figure 10-3b: Panel Installation of a DIN/NEMA DPM Case


Figure 10-4a: DM-LX3 Mechanical Dimensions


Figure 10-4b: DM-LX3 Panel Mounting


Flgure 10-5a: DM-31 Mechanical Dimensions


Figure 10-5b: DM-31 Panel Mounting with Optional Bezel/Filter

## MECHANICAL DIMENSIONS INCHES (mm)


A: 0.94 (24)
D: 0.20 (5)
B: 0.31 (8.0)
C: 1.89 (48)
E: 1.22 (31)
F: 0.47 (12)

Figure 10-6a: DM-500 Mechanical Dimensions

## PANEL CUTOUT DIMENSIONS



| INCHES | mm |
| :--- | :--- |
| A: $1.80(+0.01,-0)$ | $45.7(+0.3,-0)$ |
| B: $0.89(+0.01,-0)$ | $22.7(+0.3,-0)$ |

Figure 10-6b: DM-500 Panel Mounting

## FUNCTIONAL PINOUT DESCRIPTION

ANALOG HI IN ANALOG LO IN

ANALOG RETURN IN

ATTENUATOR IN

BLANK IN

BUSY/DONE OUT

BCD OUT

DATA READY OUT

## DECIMAL POINT SELECT IN

DESCRIPTORS IN

DIGIT DRIVES OUT

DISPLAY ENABLE IN

DISPLAY TEST IN

## EOC OUT

EXT REF LO IN

Differential input voltages connect to these inputs. A bias current path to POWER COMMON or ANALOG RETURN from both these inputs must be externally provided. External circuits must restrict these inputs to be within the common-mode voltage range.

This signal line may be used as a reference for some floating inputs. If not possible, inputs may be referenced to POWER COMMON. ANALOG RETURN is approximately -2.8 V below +Vs and can sink 30 mA to -Vs .

This signal line is used as ANALOG HI IN line for higher voltage and current ranges. Install the attenuator and shunt resistors prior to using this signal line.

Activating this signal line blanks the display, excluding the selected decimal points and the polarity sign. Data remains valid even with the display blanked.

This signal line is active during A/D conversions. The signal line remains active until the conversion is complete or until the end of measurement in the case of an OVERRANGE. This signal line may be used to prevent the input voltage from changing during conversions.

Depending on the DPM model, these signal lines are digit serial outputs or 3-state outputs. Refer to the data sheets for details on these signal lines.

This signal is a short pulse ( 10 microseconds) which is produced 10 microseconds after the data is valid in the DPM latches. This signal line may be used to trigger an external microprocessor-based device.

The decimal points are selectable depending upon the application and range of operation. To select a decimal point on the display, connect the decimal point signal line to ground or DECIMAL POINT COMMON.

Some DPM models are equipped with descriptors to display electrical units. The descriptors function as labels only. They do not select functions.

These signal lines multiplex the $B C D$ data and direct the $B C D$ to the proper digit. These signal lines scan the five displays approximately 150 times per second ( 1.3 Milliseconds per digit). DIGIT DRIVES may be used for driving remote slave displays.

This signal line must be active for normal operation. Not activating this signal line blanks the display; but keeps the A/D converter sampling to reduce display turn-on drift.

Activating this signal line displays 1888 on the DPM.

This signal line goes high during A/D conversions. This may be used to prevent the input voltage from changing during conversions.

The reference input from an external source must be referred to this signal line.

HORIZONTAL POLARITY
Activating this signal line displays the horizontal portion of the polarity sign.
OFFSET OUT

OHMS LO OUT
OVERRANGE OUT

OUT OF RANGE OUT
overscale out

POLARITY ENABLE IN

POLARITY OUT

POWER COMMON IN

REF IN/OUT

RUN/HOLD IN

UNDERRANGE OUT

UNDERSCALE OUT

VERTICAL POLARITY

REFERENCE IN Normally the DPM is calibrated when a +1 V dc drop exists between the signal line and ANALOG RETURN. For ratiometric operation, an external reference is biased against ANALOG RETURN, on EXT REF LO.

REFERENCE OUT This signal line is normally jumpered to the REFERENCE IN LINE. This signal line is approximately +1 V dc above ANALOG RETURN.

See HOLD.

After every A/D conversion; five negative pulses of approximately 6.7 microseconds width and approximately 1.3 milliseconds apart are issued on this line. The STROBE signal indicates that valid multiplexed data is available on the BCD data output lines. The data starts with the most significant digit.
This signal line provides a 0 to 6.9 V dc output referred to the negative rail. Using this signal line requires installing optional offset potentiometer.

This signal line is used in the ohmmeter configuration only. This signal line is 6.9 V dc above the DPM's -5 V dc negative rail.

This signal line is high if the previous input signal exceeds the A/D converter range of +19999 counts. The signal line remains high until the beginning of reference integration in the next measurement cycle. UNDERRANGE and OVERRANGE are normally used as up/down ranging gain selection controls for an auto-ranging input selection.

See OVERRANGE.

See overrange.

Activating this signal line causes a ' + ' sign to be displayed for positive inputs and a ' - ' sign for negative inputs.

This signal line is active when the DPM receives a negative input signal. It is valid even for a zero reading. A display of +0000 means the signal is positive but less than the least significant digit.

The common of the external dc power source must be connected to this signal line. This signal line may also be used as a bias current return path for signal inputs.

The DPM is calibrated when a +1 V dc drop exists between the signal line and ANALOG RETURN. The DPM's are provided with an option to allow external ratiometric reference. The external source must be biased against ANALOG RETURN, on EXT REF LO.

This signal line is active if the previous input displays 1800 counts or less. The signal line remains high until the beginning of signal integration in the next measurement cycle.

See UNDERRANGE.

This signal line must be used with the HORIZONTAL POLARITY line for automatic sign display of bipolar inputs.

## PC-6 <br> Programmable 10 MHz <br> Counter-Timer

## FEATURES

- Performs five functions: unit counter, frequency counter, sub-second period counter, frequency ratio counter, and sub-second interval timer
- Offers four full-scale ranges to measure frequency and time (period and interval)
- All functions, ranges, and input slopes programmable using TTL-compatible inputs or front-access command switches
- 6-digit LED display with descriptors


## GENERAL DESCRIPTION

The DATEL PC-6 is a low cost, ultra-compact, programmable 10 MHz Universal Counter-Timer. Frequency and time measurements are displayed on a 6 -digit, . $3^{\prime \prime}$ high Light Emitting Diode (LED) display. The counter is housed in a panelmount polycarbonate short depth case.
Frequency measurements to 10 MHz can be made using an internal crystal timebase (Frequency Counter function, with the measured Frequency display in kHz ), or with an external timebase (Frequency Ratio Counter where FA/FB is displayed). The PC-6 can also function as a Unit Counter, a Sub-Second Period Timer (single input, measuring the period of a single waveform), or a Sub-Second Interval Timer (dual input, measuring the time period from a start pulse on Input A to a stop pulse on Input B). Four ranges for each function permit resolution on frequency measurements to .1 Hz and resolution on time measurements to 100 pS .
The PC-6 differs from many available Universal counter-timers in being programmable. Counter function, range, and input slope are selected by a binary code. The code is input either

electrically on rear-panel, TTL-compatible digital inputs; or manually by setting a front-access Command DIP Switch.

## ORDERING INFORMATION To Order, Specify: PC-6 <br> 58-2075010 Dual 18-pin edge connector <br> UPA-5/500 115V AC in, +5V dc (@ 500mA) <br> out power adaptor

ACCESSORIES
Part Number Description


Simplified Block Diagram of a PC-6

PC-6

## SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$ unless noted)

## FUNCTIONS

## Unit (Event) Counter

Event counter dosplays total number of low-to-high transitions (or high-to-low, see Input Slope Selection Chart). Clears by RESET (Pin B-18).

## Measurement Range . . . .999,999 counts occuring at up to 10 MHz rate.

Frequency Counter
Measurement Range . . . 10 MHz max. with 50 nS min. pulse width.
Full Scale Ranges . . . . . $10000.0 \mathrm{kHz}, 9999.99 \mathrm{kHz}$, $999.999 \mathrm{kHz}, 99.9999 \mathrm{kHz}$.
Gate Times User-selectable: 10 mS , $100 \mathrm{mS}, 1 \mathrm{~S}, 10 \mathrm{~S}$.
Timebase . . . . . . . . . . . . . . Internal.
Displayed Unit . . . . . . . . . kHz.
Sub-Second Period Timer (Single Input)
Measurement Range.... 500 nS to .999999 S .
Full Scale Ranges ...... $99999.9 \mu \mathrm{~S}$, $9999.99 \mu \mathrm{~S}$, $999.999 \mu \mathrm{~S}, 99.9999 \mu \mathrm{~S}$.
Cycles Measured . . . . . . . User-selectable: 1, 10, 100, 1000.

Displayed Unit . ........ $\mu \mathrm{S}$.
Frequency Ratio Counter
Frequency Ratio Counter measures a frequency at Input A referenced to another frequency at Input $B$, and displays the unitless ratio FA/FB.

| ull Scale Ranges | $\begin{aligned} & .99999 .9: 1,9999.99: 1, \\ & 999.999: 1,99.9999: 1 \end{aligned}$ |
| :---: | :---: |
| Frequency Range, | . 10 MHz maximum |
| Input A | with $50 \%$ duty cycle square waves |
| requency | waves ${ }^{\text {w }}$ / MHz maximum |
| Input B |  |
| Cycles Measured. | .User-selectable: 1, 10, 100, |
|  | 1000. |
|  | Pure ratio FA/FB |

Displayed Unit . . . . . . . . Pure ratio, FA/FB.
Sub-Second Interval Timer (Dual Input)
Time Interval Timer measures time period from a start pulse at Input A to a stop pulse at Input B.

```
    Measurement Range . . . . }500\mathrm{ nS to .999999S.
    Full Scale Ranges ...... }99999.9 \muS,9999.99 \muS
        999.999 \muS, 99.9999 \muS.
    Cycles Measured . . . . . . . User-selectable: 1, 10, 100,
                1000.
Displayed Unit
                        \muS.
Test
Test measures the PC-6 internal oscillator frequency (10
MHz nominally).
Resolution .............. . 100 Hz, 10 Hz, 1 Hz%,. }1\textrm{Hz}
Gate TImes ............User-selectable: 10 mS, 100
                                mS,1S,10S
Overall Accuracy
\pm1 count
Crystal Accuracy
10 ppm accuracy, total (typical) over full temperature range.
```


## Display

Six self-illuminated red LED digits, $3^{\prime \prime}(7,6 \mathrm{~mm})$ high.

## Decimal Point

A decimal point is automatically positioned to set display for units shown

## Descriptors

Set of 8 LED lamps, which illuminate lenses to indicate Function and Displayed Unit. consists of: FREQ, TEST, UNIT, T.I. (Time Interval), F.R. (Frequency Ratio), P (Period), kHz , and $\mu \mathrm{S}$. Descriptors are automatically selected with Function and Range Selection, or may be disabled by opening Command Switch \#8.

## Overrange

"Over" lamp on front panel lights: counting on displayed digits continues

## Front-Access Control

Command Switch S1 can be used to select Function, Range, Input Slope, and to enable or disable Descriptors

## Time Between Measurement Cycles

200 mS , all Functions, all Ranges.

## I/O SIGNAL FEATURES <br> +5 V IN (Pins A-1, A-2) <br> POWER COMMON (Pins A-3, A-16)

Power to PC-6 is input here: +5 V (regulated) @ 350 mA required. All logic inputs may be tied to +5 V IN for Logic Hi ; all inputs may be tied to POWER COMMON for Logic Lo. All inputs are returned at POWER COMMON.

## INPUT A (Pin A-18)

INPUT B (Pin A-17)
Signals to be measured are input here (return at POWER COMMON). INPUT A is used for all functions except Test. INPUT B is used only in Frequency Ratio and Time Interval functions.
INPUT A: POS/NEG SLOPE IN
(Pin A-15)
INPUT B: POS/ $\overline{\text { NEG }}$ SLOPE IN
(Pin A-14)
These logic inputs select positive or negative slopes for INPUT A and INPUT B (see "Input Slope Selection" Chart).
Connecting either input to POWER COMMON sets that input for a negative slope; connecting either to +5 V iN selects a posibite slope.
F2 (PIn B-9) FUNCTION
F1 (Pin B-6) INPUT
F0 (Pin B-4) CODE
R1 (Pin B-10) RANGE
RO (PIn B-11) INPUT CODE
These five pins select all Functions and Ranges on the PC-6.
See "PC-6 Function and Range Selection Chart" for details. Inputs are CMOS with $10 \mathrm{k} \Omega$ pull-ups to +5 V for compatibility with open collector logic.
$1=$ Logic $\mathrm{HI}(+3.5 \mathrm{~V}<\mathrm{VH}<+5 \mathrm{~V})$.
$0=$ Logic LO ( $0 \mathrm{~V}<\mathrm{VL}<+1.5 \mathrm{~V}$ ).

## RESET INPUT (Pin B-18)

Connecting this pin to POWER COMMON stops any measurement in progress, resets the main counter, and displays all zeros. Tie to +5 V IN for normal operation. Input is to a Schmitt Trigger (negative-going threshold $=1.5 \mathrm{~V}$ typ; positive-going threshold is +0.8 V typ).

## POWER REQUIREMENTS

+5 V IN regulated at 350 mA typical between pins A1/A2 (+5V IN) and A3/A16 (POWER COMMON). Logic spikes must not exceed 50 mV . Current varies rapidly as digits switch so that unregulated supplies cannot be used.

## PHYSICAL-ENVIRONMENTAL

Outline Dimensions Short-Depth Case, 3.00"W x 2.15 "D x 1.76 " $\mathrm{H}(76,2 \times 54,6 \times 47,7 \mathrm{~mm}$ )

## Cutout Dimensions

$1.812^{\prime \prime} \mathrm{H} \times 3.062^{\prime \prime} \mathrm{W}(46,0 \times 77,7 \mathrm{~mm})$

## Mounting Method

See end of this section.
INPUT OUTPUT CONNECTIONS PC V. 6
BOTTOM A TOP B

- 5V PWR IN NO CONNECTION

NO CONNECTION
PWR COMMON $\frac{3}{3}$ NO CONNECTION NO CONNECTION 4 FUNCTION F $\varnothing$
KEYWAY $\longrightarrow$ KEYWAY
NO CONNECTION: 5 NO CONNECTION
NO CONNECTION 6 FUNCTION FI
NO CONNECTION 7 NO CONNECTION NO CONNECTION 8 NO CONNECTION NO CONNECTION 9 FUNCTION F? NO CONNECTION 10 RANGE RI NO CONNECTION 11 RANGE RO

RUN/HOLD 12 NO CONNECTION

## Weight

Approximately 7.4 ounces ( 210 g )
Operating Temperature Range
$0^{\circ}$ to $+50^{\circ} \mathrm{C}\left(32^{\circ}\right.$ to $\left.122^{\circ} \mathrm{F}\right)$
Storage Temperature Range
$-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}\left(-13^{\circ}\right.$ to $\left.+185^{\circ} \mathrm{F}\right)$

## Altitude

0 to 15,000 feet ( 4900 m )

## Relative Humidity

$10 \%$ to $90 \%$ non-condensing

THE WAVEFORMS BELOW INDICATE THE MINIMUM TIMES AN INPUT MUST BE HIGH OR LOW TO INCREMENT THE COUNTER CIRCUITRY IN THE PC-6.


PC-6 Input Waveforms


NOTES:

1) $\phi=$ Logic Low $\left(O V<V_{L}<+1.5 \mathrm{~V}\right)$
$1=$ Logic High $\left(+3.5 \mathrm{~V}<\mathrm{V}_{\mathrm{H}}<+5.0 \mathrm{~V}\right)$

- = Don't care.

2) FREQUENCY COUNTER may identically be selected by


Range Selection codes are those given in the above chart for $\phi \phi \phi$ Function Code.
3) TEST measures the internal oscillator frequency of the PC-6. This is nominally $10.0 \mathrm{MHz}(10000 \mathrm{kHz})$. In the lower three ranges on TEST, the 10.0 MHz frequency will be overscale (Overrange light will turn on). The least significant digits on these ranges are accurately displayed to permit more accurate calibration of the PC- 6 .
4) All input signals are returned at A-16, POWER COMMON.
5) On the PC-6, Gating Times or Number of Cycles Measured is selected automatically with the Full Scale Display Range.
6) To measure a single cycle in the INTERVAL TIMER function, the PC 6 must be "primed," first by a single cycle preceding that to be measured. The first cycle sets the counter circuitry; the second cycle is measured.
7) In FREQUENCY and PERIOD functions, tie INPUT B (pin A-17) to POWER COMMON (pin A-16).

## APPLICATION NOTES

The PC-6 is designed to fit into automatic test equipment. In most applications, the tester's built-in logic circuitry can program the PC-6's functions, ranges and input slopes. The PC-6 with external circuits (switches, power supply and connectors) may be configured as a full, self-contained benchtop counter for test and repair applications.


## PC-6 Typical Programmable Function Input



PC-6 Command Switch Location

THERMOCOUPLE INPUT INTELLIGENT PROCESS MONITORICONTROLLER

## FEATURES

- Microprocessor-based, with all operating parameters set/recalled using the front panel or via the RS-232-C serial communications port.
- Totally menu-driven monitor configuration including:

1. J, K, T, S, B, E, N, or R type thermocouple measurement.
2. Cold junction compensation (CJC) enable/disable option.
3. Celsius or Fahrenheit display option with 0.1, 1.0 degree resolution.
4. Up to 4 setpoint entries, with up to 25 degrees hysterisis.
5. Serial communications options for baud rate, parity, stop bits.

- Automatic display of open thermocouple conditions. Automatic gain and offset calibration.
- Total signal-to-logic and line-to-logic isolation (1400V).
- Over 50 simple ASCII commands usable via the serial port for data acquisition and control.
- Four MOSFET setpoint outputs (300V, 100mA load) are individually programmable for absolute, relative, high-, or low-going temperatures.
- Six character (five digits), 14 -segment, alphanumeric $0.4^{\prime \prime}$ high fluorescent blue-green display with six custom annuciators.

- Security feature to prevent front panel tampering.
- All parameter values saved in EEPROM.
- Optional analog output ( 0 to 10 V dc or $\mathbf{4 - t o - 2 0 ~ m A}$ ). Userprogrammable temperature range for scaling.
- Screw-terminal connectors for easy power and input connections.
- Compact $1 / 8$ DIN case, standard DIN panel mount cutout.
- Interfaces directly to Datel's thermal printers.
- Optional RS-485 interface for 32-point multi-drop applications.


## FUNCTIONAL DESCRIPTION

The functionality built into the PM-5050 allows high-precision process monitoring with real-time display of process parameters. The monitor supports eight thermocouple types: J, K, T, S, B, E, N, and R. Functionally, the PM-5050 has five sections: isolated analog input section, microprocessor and control logic, front panel key board and display, serial communications port, and setpoint outputs. (See the Block Diagram in Figure 1.)
The isolated analog input section consists of thermocouple input circuitry, signal conditioning pre-amplifiers, cold junction compensation (CJC) circuits, and a voltage-to-frequency converter. The analog input section is isolated up to 1400 V RMS from the control logic and power lines. The 128dB CMRR ensures accurate readings by rejecting unwanted common mode voltages sometimes introduced by ground loops. The CJC input is located in the screw terminal connector, thus offering a true cold junction compensation reference.

The microprocessor and control logic linearizes the input signal depending on the thermocouple type used. This section also processes commands received from both the front panel keypad and the RS-232-C serial communications port. The
monitor supports over 50 ASCII commands for operation via the serial communications port. The command structure uses simple command/reply message protocols. All control parameters set on the monitor are saved in an EEPROM and are automatically retrieved on power up.
A significant feature of the monitor is the easy-to-use front panel keypad. All meter functions are user-selectable by a few simple keystrokes. The display is completely menu-driven with selectable parameters appearing directly on the display. The vacuum fluorescent display has six custom annunciators, four for indicating setpoint status, and two for calibration parameters (full-scale, and zero). The PM-5050 displays five digits, such as 3001.6, providing a tenth of a degree of resolution.

DIGITAL LOGIC


NOTE: The optional analog output is user-configurable for $4-$ to- 20 mA or 0 to $\mathbf{+ 1 0 \mathrm { V }} \mathbf{~ d c}$.
Figure 1. PM-5050 Block Diagram

The PM-5050's serial port is configurable to perform as either a DTE or DCE device, depending on how the communication cable is wired. The monitor supports simple ASCII commands to exercise the functions. In addition to the commands that read, set, and invoke control parameters, the software in the monitor also supports diagnostic commands. The PM-5050 is configurable for baud rates from 110 to 9600 baud.
The PM-5050 provides the user four opto-isolated setpoint outputs (SP-1 through SP-4) to respond to four front panelselectable preset temperatures. The annunciators on the vacuum fluorescent display indicate the setpoint status.

The setpoint outputs are isolated from power lines, logic, and input to up to 1500 volts. The setpoints are individually programmable for high- or low-going, absolute, or relative temperatures. For relative setpoint operation, setpoints SP-2, SP-3, and SP-4 are active relative to setpoint SP-1. The setpoints may be set in degrees C or degrees F with user-selectable hysterisis bands up to 25 degrees.
The setpoint outputs are solid state MOSFET relays able to drive up to $100 \mathrm{~mA}, 300 \mathrm{~V}$ loads. The setpoint outputs are usable as alarm outputs or to control heater circuits in temperature control applications. The alarm status is displayed through the display annunciators.

Table 1 shows the various types of thermocouple input ranges available.

Table 1. Thermocouple Input Ranges, Accuracy and Drift, (maximum)

| Thermocouple Type | Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) | Accuracy | Temperature Drift $\left({ }^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: |
| J | $\begin{aligned} & -210 \text { to }-100 \\ & -100 \text { to }+760 \end{aligned}$ | $\begin{aligned} & +0.2^{\circ} \mathrm{C} \\ & +0.1^{\circ} \mathrm{C} \end{aligned}$ | 0.1 |
| K | $\begin{array}{\|c\|} \hline-212 \text { to }-100 \\ -100 \text { to } 0 \\ 0 \text { to }+1371 \\ \hline \end{array}$ | $\begin{aligned} & +0.3^{\circ} \mathrm{C} \\ & +0.1^{\circ} \mathrm{C} \\ & +0.2^{\circ} \mathrm{C} \end{aligned}$ | 0.15 |
| S | $\begin{array}{\|c\|} \hline 0 \text { to } 300 \\ +300 \text { to } 1768 \\ \hline \end{array}$ | $\begin{aligned} & +0.7^{\circ} \mathrm{C} \\ & +0.5 \mathrm{C} \end{aligned}$ | 0.3 |
| T | $\begin{aligned} & -270 \text { to }-200 \\ & -200 \text { to }+400 \end{aligned}$ | $\begin{aligned} & +1.0^{\circ} \mathrm{C} \\ & +0.5^{\circ} \mathrm{C} \end{aligned}$ | 0.1 |
| B | $\begin{aligned} & +210 \text { to }+750 \\ & +750 \text { to }+1820 \\ & \hline \end{aligned}$ | $\begin{array}{r} +1.0 \mathrm{C} \\ +0.6^{\circ} \mathrm{C} \end{array}$ | 0.3 |
| E | $\begin{array}{\|l\|} \hline-270 \text { to }-200 \\ -200 \text { to }-100 \\ -100 \text { to }+900 \\ \hline \end{array}$ | $\begin{aligned} & +0.7 \mathrm{C} \\ & +0.2^{\circ} \mathrm{C} \\ & +0.1^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | 0.15 |
| R | $\begin{aligned} & -50 \text { to } 0 \\ & 0 \text { to }+850 \\ & +850 \text { to }+1768 \end{aligned}$ | $\begin{aligned} & +1.2^{\circ} \mathrm{C} \\ & +0.4^{\circ} \mathrm{C} \\ & +0.5^{\circ} \mathrm{C} \end{aligned}$ | 0.3 |
| N | $\begin{array}{\|c\|} \hline-200 \text { to } 0 \\ 0 \text { to }+400 \\ \hline \end{array}$ | $\begin{aligned} & +0.4^{\circ} \mathrm{C} \\ & +0.2^{\circ} \mathrm{C} \end{aligned}$ | 0.3 |

## FUNCTIONAL SPECIFICATIONS

| (Typical at 25 degrees C, unless noted) |  |
| :---: | :---: |
| Analog-to-digital conversion | Voltage-to-frequency converter, microprocessor controlled |
| Conversion time | . 300 mSec , maximum |
| Resolution (User-selectable) | . 0.1 degree or 1 degree |
| Range Tempco | $+25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical <br> $+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum |
| CJC error 0 to $60^{\circ} \mathrm{C}$ | $+0.5^{\circ} \mathrm{C}$, maximum |
| Stability | Automatic gain and offset calibration every 1.8 seconds |
| Configuration | Differential (Isolated) |
| Range | -10 mV to +70 mV dc |
| Impedance | . 100 Megohms, minimum |
| Common mode voltage | 1400 V (peak AC or dc) |
| Differential input overvoltage protection | 115 VAC, continuous |
| (Short to or across AC line without damage.) | . $230 \mathrm{VAC}, 5$ seconds |
| Normal mode rejection ratio, at $50 / 60 \mathrm{~Hz}$ | 80 dB , minimum |
| Common mode rejection ratio, dc to $\mathbf{6 0 ~ H z}$ | 128 dB , minimum 140 dB , typical |
| display Specifications |  |
| Type | 14-segment, alphanumeric, blue-green vacuum fluorescent |
| Number of characters | 6 alphanumeric characters |
| Annunciators | . SP-1, SP-2, SP-3, SP-4, ZERO, F.S. |
| SETPOINT OUTPUT SPECIFICATIONS |  |
| Number of setpoint . . . . . . 4 outputs |  |
| Setpoint control | User-programmable for high or low-going, absolute or relative temperatures. |
|  | For relative operation, SP-2, SP-3, and SP-4 are active relative to SP-1 |
| Output type | Opto-isolated MOSFET's |
| Isolation | 1000 V minimum, 1500 V typical |
| Output rating (maximum) | .300 V at 100 mA resistive load |
| Hysteresis range | User-selectable; 25 degrees, maximum |

## POWER REQUIREMENTS

Operating Voltage 100, 115, 230 VAC +5 V dc , or +9 to +36 V dc (optional)

| Power Consumption |  |
| :---: | :---: |
| AC Models | 2.5W typical, 4W max. |
| DC Models | 385 mA @ 5V dc |
| SERIAL COMMUNICATION SPECIFICATIONS (RS-232-C standard) |  |
| Baud rate . . . . . . . . . . . . 110 to 9600 baud |  |
| Format |  |
| Data bits | 7 or 8 |
| Parity | Even, odd, or none |
| Stop bits | 1 or 2 |
| ANALOG OUTPUT SPECIFICATIONS (OPTION) |  |
| Types | Voltage or current, userselectable |
| VOLTAGE | . 0 to 10 V dc , at 2 A maximum |
| Resolution | . 12 bits |
| Non-linearity | $\pm 0.1 \%$ |
| Gain Tempco | $\pm 50 \mathrm{ppm} /$ degree C |
| Offset Tempco | $\pm 0.1 \mathrm{mV} /$ degree C |
| Span | Programmable using front panel keys. |
| CURRENT | 4-to-20 mA |
| Compatibility | . ISA type U |
| Excitation | . Internal |
| Accuracy | . $0.1 \%$ full-scale range |
| Load Resistance | 100 ohms, minimum 1000 ohms, maximum |
| Span and Offset | Programmable using front panel keys |

## PHYSICAL SPECIFICATIONS

Case quality . . . . . . . . . . . | High-impact, flame retardant |
| :---: |
| polycarbonate |

Case dimensions . . . . . . . $3.622^{\prime \prime} \mathrm{W} \times 1.771^{\prime \prime} \mathrm{H} \times 5.47^{\prime \prime} \mathrm{L}$

$(92 \mathrm{~W} \times 45 \mathrm{H} \times 139 \mathrm{~L}) \mathrm{mm}$

## ENVIRONMENTAL SPECIFICATIONS

Operating temperature $\ldots 0$ to $+60^{\circ} \mathrm{C}$
range (see note) $\quad\left(+32 \mathrm{~F}\right.$ to $\left.+140^{\circ} \mathrm{F}\right)$
Storage temperature . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
range $\quad\left(-40^{\circ} \mathrm{F}\right.$ to $\left.+185^{\circ} \mathrm{F}\right)$
Relative humidity . . . . . . 0 to $90 \%$, non-condensing

NOTE: The monitor will operate from $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ at a reduced accuracy.

## ANALOG OUTPUT

The PM-5050 has an optional analog output which outputs a voltage or current in proportion (or inverse proportion) to the temperature reading. The output is suitable for simple control applications (e.g., heater control) or to drive external measuring devices such as strip chart recorders.
An on-board 12-bit D/A converter provides a 0 to 10 V dc or 4 to 20 mA output. The temperature range for the output is programmable from either the front panel or the serial communications port. The on-board microprocessor performs the required D/A output scaling.

## PM-5050 MENU DESCRIPTION

The PM-5050 is operable from both the front panel key pad and the serial communications port. The front panel keypad consists of four keys: MENU SELECT, UP ARROW, DOWN ARROW, and ENTER. The menus are interactive, with the process parameter appearing directly on the display. The MENU select key scrolls through the menus available at each level and the ARROW keys scroll through options available for each parameter selected. The ENTER key sets the value for the selected parameter. Table 2 shows the parameter values.
The serial communications menu also allows enabling a data output mode. In this mode, the PM-5050 continuously outputs a data message to a printer at a user-selectable rate. The data message consists of information on the monitor configuration, status of setpoints, and thermocouple data.

Table 2. PM-5050 Front Panel Menu Options

| Menu | Menu Selection Choice | Parameter Selection Choices |
| :---: | :---: | :---: |
| Security Code | See Notes | Enable/Disable |
| Input | TC type <br> Unit <br> Resolution CJC | $\begin{aligned} & \mathrm{J}, \mathrm{~K}, \mathrm{~T}, \mathrm{~S}, \mathrm{~B}, \mathrm{E}, \mathrm{~N}, \\ & \text { and } \mathrm{R} \\ & \text { Degree C of Degree F } \\ & 0.1^{\circ} \mathrm{C} \text { or } 1.0^{\circ} \mathrm{C} \\ & \text { On or Off } \end{aligned}$ |
| Setpoint | 1 to 4 Hysterisis | User-selectable Up to 25 degrees |
| Serial Communications | Baud rate <br> Parity Stop bits ID number | ```110, 300, 600, 1200, 2400, 4800 and 9600 Odd, Even, or None 1 or 2 0 through 99``` |
| Self-test | Diagnostics |  |
| Calibration |  | A/D, CJC, and D/A |
| D/A output |  | Zero and full-scale |

## NOTES

The PM-5050 uses three different security codes for the following:

1. Enable the security to prevent front panel tampering.
2. Enabling the calibration mode to calibrate the meter.
3. Disabling the security to change monitor settings.

## PM-5050 SERIAL COMMUNICATIONS

A standard feature included in the PM-5050 is an RS-232-C serial communications port. The PM-5050 may operate as a DTE or DCE device depending on the connection scheme used from the J1 connector to a typical D-type connector.
The monitor receives configuration information and process parameters via the serial port, using conventional ASCII message formats. The monitor is configurable for different baud
rates, parity, stop bits and ID number using the front panel keys. The monitor supports over 50 simple ASCII commands usable via the serial port for data acquisition and control.
The host may issue three types of commands to the monitor: configuration commands, data acquisition commands, and diagnostic commands.

Configuration commands: These commands set the PM-5050 to the user-selected operating mode. The monitor responds to the commands either with an acknowledge character or by echoing the command message back to the source.
Data acquisition commands: These commands read and log in temperature data and the status of the monitor. The monitor responds with a fixed-format ASCII message. The reply message consists of an ASCII string containing the monitor's ID number, thermocouple data and status, the status of the monitor configuration, and checksum. The data acquisition commands also operate in a continuous mode. In this mode the PM-5050 sends data, status, and checksum to the host system at a user-selectable rate.
Diagnostic commands: These commands test the PM-5050 display, perform calibration, read RAM locations, read reference voltage values, and check the result of builtin self test routines. Table 3 lists some command descriptions.

Table 3. PM-5050 Command Descriptions (partial list)

| Configuration Commands | Set thermocouple type <br> Set temperature unit ( ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ ) <br> Set resolution (0.1 or 1.0) <br> Set/Read setpoints values <br> Set/Read hysteresis value <br> Set/Read D/A scaling values <br> Transmit data in decimal or hex format <br> Transmit to host temperature measured <br> Transmit to host CJC temperature |
| :---: | :---: |
| Data Acquisition Commands | Transmit to host last 64 data samples with status <br> Transmit to host the PM-5050 status <br> Enable/Disable command echo <br> Enable/Disable terminal emulation mode <br> Enable/Disable reply messages on set- <br> point conditions <br> Set reply message format <br> Send thermocouple data to host <br> Output digital data to D/A section |
| Diagnostics Command | Test display segments <br> Perform calibration <br> Read internal reference values <br> Read raw temperature value <br> Read CJC value <br> Perform self-test |

## APPLICATION: MONITORING AND CONTROLLING PROCESS TEMPERATURE

The PM-5050 has built-in features applicable to controlling process temperature. Figure 2 shows a typical PM-5050 application configuration.
The setpoint outputs provide the on/off control to a process and an alarm at preset temperatures. These setpoints may be absolute, or relative to a certain process temperature. The optional analog output is a linear controlling voltage ( 0 to +10 V dc ) that is usable to control a heater coil.


Figure 2. Temperature Control By A Host System Using the PM-5050

The PM-5050 automatically scales the analog output to a userprogrammed temperature range. All process parameters may be set from the front panel or via the serial communications port. Users may also operate the PM-5050 from an intelligent host system using simple ASCII commands to acquire data and control the process.

## PM-5050 INPUT/OUTPUT CONNECTIONS

The PM-5050 uses terminal blocks TB1 and TB2 for thermocouple inputs and power connections respectively. The setpoint outputs and serial communications are provided on the J 1 connector. Tables 4 through 6 show pinouts for I/O connections.

Table 4a. Setpoint Output Connections (J1)

| Setpoint | Connections |
| :---: | :---: |
| SP-1 | B1 |
|  | B2 |
| SP-2 | A1 |
|  | A2 |
| SP-3 | B4 |
|  | B5 |
| SP-4 | A4 |
|  | A5 |

Table 4b. RS-232-C Connections (J1)

| Signal | Connection |
| :---: | :---: |
| TXD | B21 |
| RXD | B20 |
| CTS | B18 |
| RTS | B19 |
| DTR | A16 |
| GND | B16 |
| +5 V dc | A6 |

Table 5. Thermocouple Input Connections (TB1)

| Signal | Connection |
| :---: | :---: |
| $T C+$ | TB1-2 |
| TC - | TB1-4 |

Table 6: AC Power Supply Connections (TB2)

| Signal | Connection |
| :--- | :---: |
| GROUND | TB2-1 |
| $115 / 230 / 100$ VAC Hot | TB2-2 |
| $110 / 230 / 100$ VAC Neutral | TB2-3 |

## PM-5050 MECHANICAL DIMENSIONS

The PM-5050 fits into standard 1/8 DIN panel cutouts. Mounting procedures involve tightening two screws through a metal
bracket (supplied) against the front panel. Figure 3 shows the mechanical dimensions of the monitor.


Figure 3. PM-5050 Mechanical Dimensions
ORDERING INFORMATION


DATEL warrants this product to be free of defects in material and workmanship for a period of one year from the date of shipment, under normal use and service. DATEL's obligation under this warranty are limited to replacing or repairing the product, at its option, at its factory or facility. The defective product must be shipped to DATEL's facility for repair or replacement within the warranty period, transportation and charges prepaid. This warranty shall not apply to a product which has been subject to misuse, negligence, or accident. In no case shall DATEL's liability exceed the original purchase price. The aforementioned provisions do not extend the original warranty period of this product which has either been repaired or replaced by DATEL.
NOTE: Equipment sold by DATEL, Inc. is not intended to be used, nor shall it be used, as a "Basic Component" under 10 CFR 21 (NRC).
Should this equipment be used in or with any nuclear installation or activity, you will indemnify us and hold us harmless from any liability or damage whatsoever arising out of the use of the equipment in such a manner.

## PM-5060 RTD/THERMISTOR INPUT INTELLIGENT PROCESS MONITOR/CONTROLLER



- Interfaces directly to DATEL's printers: APP-20_21, MPP-20, APP-48_2
- Six character (five digits), $\mathbf{1 4}$-segment, alphanumeric $0.4^{\prime \prime}$ high fluorescent blue-green display with six custom annunciators.
- Security feature to prevent front panel tampering.
- All parameter values saved in EEPROM.
- Optional analog output ( 0 to 10 V dc or 4 -to- 20 mA ). Userprogrammable temperature range for scaling.
- Screw-terminal connectors for easy power and input connections.
- Compact $1 / 8$ DIN case, standard DIN panel mount cutout.
- Optional RS-485 interface for 32-point multi-drop applications.

DATEL's PM-5060 Intelligent Process Monitor and Display is specifically designed for high-accuracy, real-time RTD and thermistor data acquisition and control applications. The high-isolation input and four setpoint outputs are totally controllable from the easy-to-use front panel or the RS-232-C asynchronous communications port. Engineered for rugged industrial environments, the PM-5060 offers up to 1400 V isolation, 128 dB CMRR, and a high RFI and EMI immunity.

## GENERAL DESCRIPTION

The PM-5060 is an ideal choice for applications requiring highly accurate high-resolution temperature measurement and display. The functionality built into the PM-5060 allows highprecision process monitoring with real-time display of process parameters. The monitor supports $100 \Omega$ platinum RTD types DIN 43760 (with Alpha $=0.00385$ ) and American (with Alpha $=0.00391$ ). The device also supports inputs from 2,2528, $3,000 \Omega, 5,000 \Omega$, and $10,000 \Omega$ thermistors. The PM-5060 is usable with two-, three-, or four-wire inputs.

Functionally, the PM-5060 has five sections: an isolated analog input section, microprocessor and control logic, front panel keyboard and display, serial communications port and setpoint outputs. (See the Block Diagram in Figure 1).

The isolated analog input section consists of RTD/thermistor input circuitry, signal conditioning pre-amplifiers, and a voltage-to-frequency converter. The analog input section is isolated up
to 1400 V RMS from the control logic and power lines. The 128 dB CMRR ensures accurate readings by rejecting unwanted common mode voltages sometimes introduced by ground loops.
The microprocessor and conttol logic linearize the input signal depending on the RTD/thermistor type used. This section also processes commands received from both the front panel keypad and the RS-232-C serial communications port. The monitor supports over 50 ASCII commands for operation via the serial communications port. The command structure uses simple command/reply message protocols. All control parameters set on the monitor are saved in an EEPROM and are automatically retrieved on power up.


NOTE: The optional analog output is user-configurable for $4-\mathrm{to}-20 \mathrm{~mA}$ or 0 to +10 V dc.
Figure 1. PM-5060 Block Diagram

A significant feature of the monitor is the easy-to-use front panel keypad. All meter functions are user-selectable by a few simple keystrokes. The display is completely menu-driven with selectable parameters appearing directly on the display. The vacuum fluorescent display has six custom annunciators, four for indicating setpoint status, and two for indicating calibration parameters (full-scale, and zero). The PM-5060 displays five digits, such as 1472.3, providing a tenth of a degree of resolution.

The PM-5060's serial port is configurable to perform as either a DTE or DCE device, depending on how the communication cable is wired. The monitor supports simple ASCII commands to exercise the functions. In addition to the commands that read, set, and invoke control parameters, the software in the monitor also supports diagnostic commands. The PM-5060 is configurable for baud rates from 110 to 9600 baud.

The PM-5060 provides the user four opto-isolated setpoint outputs (SP-1 through SP-4) to respond to four front panelselectable preset temperatures. The annunciators on the vacuum fluorescent display indicate the setpoint status.

The setpoint outputs are isolated to power lines, logic, and input to up to 1400 V . The setpoints are individually programmable for high- or low-going, absolute, or relative temperatures. For relative setpoint operation, setpoints SP-2, SP-3, and SP-4 are active relative to setpoint SP-1. The setpoints may be set in
degrees $C$ or degrees $F$ with user-selectable hysterisis bands up to $25^{\circ}$.

The setpoint outputs are solid-state MOSFET relays able to drive up to $100 \mathrm{~mA}, 300 \mathrm{~V}$ loads. The setpoint outputs are usable as alarm outputs or to control heater circuits in temperature control applications. The alarm status is displayed through the display annunciators. Table 1 lists the input ranges of common input devices and their accuracy.

Table 1. Input Ranges and Accuracy

| Input Type | Range | Accuracy |  |
| :---: | :---: | :---: | :---: |
|  |  | Typical | Maximum |
| 100 P Platinum RTD Alpha $=0.00391$ | -200 to $+850^{\circ} \mathrm{C}$ | $\pm 0.1^{\circ} \mathrm{C}$ | $\pm 0.5^{\circ} \mathrm{C}$ |
| 100s Platinum RTD <br> Alpha $=0.00385$ <br> (DIN 43760) | -200 to $+850^{\circ} \mathrm{C}$ | $\pm 0.2^{\circ} \mathrm{C}$ | $\pm 0.5^{\circ} \mathrm{C}$ |
| 2252, Thermistors | $\begin{array}{\|l} -50 \text { to } 0^{\circ} \mathrm{C} \\ 0 \text { to }+150^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & \pm 2^{\circ} \mathrm{C} \\ & \pm 0.2^{\circ} \mathrm{C} \end{aligned}$ | - |
| 3000, Thermistors | $\begin{aligned} & -50 \text { to } 0^{\circ} \mathrm{C} \\ & 0 \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \pm 3^{\circ} \mathrm{C} \\ & \pm 0.2^{\circ} \mathrm{C} \end{aligned}$ | - |
| 5000 S Thermistors | 0 to $+150^{\circ} \mathrm{C}$ | $\pm 0.2^{\circ} \mathrm{C}$ | - |
| 10000, Thermistors | 0 to $+150^{\circ} \mathrm{C}$ | $\pm 0.3^{\circ} \mathrm{C}$ | - |

## FUNCTIONAL SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$, unless noted)

| ANALOG INPUTS |  |
| :---: | :---: |
| Analog-to-digital | Voltage-to-frequency conversion converter, microprocessor controlled |
| Conversion Time | 300 mSec ., maximum |
| Resolution (User-selectable) | $0.1^{\circ} \text { or } 1^{\circ}$ |
| Range Tempco | $+25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical <br> $+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum |
| Stability | Automatic gain and offset calibration every 1.8 Sec . |
| Configuration | Differential (Isolated) |
| Range | -10 mV to +70 mV dc |
| Impedance | 100 Megohms, minimum |
| Common mode voltage | 1400 V (peak AC or DC) |
| Differential Input overvoltage protection Short to (or across) AC line without damage. | 115 VAC, continuous 230 VAC, 5 Sec. |
| Normal mode rejection . ratio, dc to 60 Hz | 80 dB , minimum |
| Input bias current | 8 nA, maximum |
| DISPLAY SPECIFICATIONS |  |
| Type | 14-segment, alphanumeric, blue-green vacuum fluorescent |
| Number of characters | 6 alphanumeric characters |
| Annunciators | SP-1, SP-2, SP-3, SP-4, ZERO, F.S. |
| SETPOINT OUTPUT SPECIFICATIONS |  |
| Number of setpoint outputs 4 |  |
| Setpoint control | User-programmable for high or low-going, absolute or relative temperatures. |
|  | For relative operation, SP-2, SP-3, and SP-4 are active relative to SP-1. |
| Output type | Opto-isolated MOSFET's |
| Output rating (maximum) | 300 V at 100 mA resistive load |
| Hysteresis range | User-selectable; $25^{\circ}$ max. |

SERIAL COMMUNICATION SPECIFICATIONS
(Standard RS-232-C)
Baud rate . . . . . . . . . . . . . . 110 to 9600 baud
Format
$\quad$ Data bits . . . . . . . . . . . . . . . . oven 8
$\quad$ Parity odd, or none
Stop bits . . . . . . . . . . . . . . . 1 or 2


PHYSICAL SPECIFICATIONS
Case quality
High-impact, flame retardant polycarbonate
Case dimensions . . . . . . . $3.622^{\prime \prime} \mathrm{W} \times 1.771^{\prime \prime} \mathrm{H} \times$ 5.47"L $(92 \mathrm{~W} \times 45 \mathrm{H} \times 139 \mathrm{~L}) \mathrm{mm}$
Length, including . . . . . . . . $6^{\prime \prime}$ ( 152 mm )
terminals
Bezel dimensions . . . . . . . $3.97^{\prime \prime} \mathrm{W} \times 2.08^{\prime \prime} \mathrm{H} \times 0.35^{\prime \prime} \mathrm{D}$ ( $101 \mathrm{~W} \times 53 \mathrm{H} \times 9 \mathrm{D}$ ) mm
Panel cutout . . . . . . . . . . . $1 / 8$ DIN standard $3.622^{\prime \prime} \mathrm{W} \times 1.772^{\prime \prime} \mathrm{H}$ $(92 \mathrm{~W} \times 45 \mathrm{H}) \mathrm{mm}$
Front panel control . . . . . . . Membrane keypad with 4 key switches
Weight . . . . . . . . . . . . . . . . . 1 pound, 4 ounces

## ENVIRONMENTAL SPECIFICATIONS

(The monitor will operate from $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ at a reduced accuracy.)

| Operating temperature $\ldots .0$ to $+60^{\circ} \mathrm{C}$ |
| :--- |
| range |
| $\left(+32^{\circ} \mathrm{F}\right.$ to $\left.+140^{\circ} \mathrm{F}\right)$ |


| Storage temperature $\ldots \ldots .-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- |
| range |
| $\left(-40^{\circ} \mathrm{F}\right.$ to $\left.+185^{\circ} \mathrm{F}\right)$ |

Relative humidity $\ldots \ldots . .0$ to $90 \%$, non-condensing

## POWER REQUIREMENTS

Operating Voltage . . . . . . . .115, 230, 100 VAC
(See Ordering Information) +5 V , or +9 to +36 V dc (optional)

Power Consumption
AC Models . . . . . . . . . . . 2.5 W typical, 4 W max.
DC Models . . . . . . . . . . . . 385 mA @ 5 V dc

## ANALOG OUTPUT

The PM-5060 has an optional analog output which outputs a voltage or current in proportion (or inverse proportion) to the temperature reading. The output is suitable for simple control applications (e.g., heater control) or to drive external measuring devices such as strip chart recorders.

An on-board 12-bit D/A converter provides a 0 to 10 V dc or 4 to 20 mA output. The temperature range for the output is programmable from either the front panel or the serial communications port. The on-board microprocessor performs the required D/A output scaling.

## PM-5060 MENU DESCRIPTION

The PM-5060 is operable from the both the front panel keypad and the serial communications port. The front panel keypad consists of four keys: MENU SELECTT, UP ARROW, DOWN ARROW, and ENTER. Table 2 shows the menu structures. The menus are interactive, with the process parameter appearing directly on the display. The MENU select key scrolls through the menus available at each level and the ARROW keys scroll through options available for each parameter selected. The ENTER key locks the value for the selected parameter.
The serial communications menu also allows enabling a data output mode. In this mode, the PM-5060 continuously outputs a data message to a printer at a user-selectable rate. The data message consists of information on the monitor configuration, status of setpoints, and input data.

Table 2. PM-5060 Front Panel Menu Options

| Menu | Menu Selection <br> Choice | Parameter Selection <br> Choices |
| :--- | :--- | :--- |
| Security Code | See Notes | Enable/Disable |
| Input | RTD, American <br> RTD, European | Alpha $=0.00391$ <br> Alpha $=0.00385$ |
|  | Thermistor | $2252 \Omega$ <br> $3000 \Omega$ <br> $5000 \Omega$ <br>  |
|  | Unit | $10000 \Omega$ |$|$|  | Resolution | $0.1^{\circ} \mathrm{C}$ or $1.0^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- |
| Setpoint | $1-4$ | User-selectable |
|  | Hysteresis | Up to $25^{\circ}$ |
|  | Baud rate | $110,300,600,1200$, |
|  | 2400,4800 and 9600 |  |
|  | Parity | Odd, Even, or None |
|  | Stop bits | 1 or 2 |
|  | ID number | 0 through 99 |
|  | Set data output | Multiples of 0.6 Sec. |
| rate | Diagnostics |  |
| Self-test |  | A/D and D/A |
| Calibration |  | Zero and Full-scale |
| D/A output |  |  |

NOTES: The PM-5060 uses three different security codes for the following:

1. Enabling the security to prevent front panel tampering.
2. Enabling the calibration mode to calibrate the meter.
3. Disabling the security to change monitor settings.

## PM-5060 SERIAL COMMUNICATIONS

A standard feature included in the PM-5060 is an RS-232-C serial communications port. The PM-5060 may operate as a DTE or DCE device, depending on the connection scheme used from the J1 connector to a typical D-type connector.

The monitor receives configuration information and process parameters via the serial port, using conventional ASCII message formats. The monitor is configurable for different baud rates, parity, stop bits and ID number using the front panel keys. The monitor supports over 50 simple ASCII commands usable via the serial port for data acquisition and control.
The host may issue three types of commands to the monitor: configuration commands, data acquisition commands, and diagnostic commands.

Configuration commands: These commands set the PM-5060 to the user-selected operating mode. The monitor responds to the commands either with an acknowledge character or by echoing the command message back to the source.

Data acquisition commands: These commands read and $\log$ in temperature data and the status of the monitor. The monitor responds with a fixed format ASCII message. The reply message consists of an ASCII string containing the monitor's ID number, RTD/thermistor data and status, the status of the monitor configuration, and checksum. The data acquisition commands also operate in a continuous mode. In this mode the PM-5060 sends data, status, and checksum to the host system at a user-selectable rate.
Diagnostic commands: These commands test the PM-5060 display, perform calibration, read RAM locations, read reference voltage values, and check the result of built-in self test routines. Table 3 lists some command descriptions.

Table 3. PM-5060 Command Descriptions (partial list)

| Command Type | Description |
| :---: | :---: |
| Configuration Commands | Set input type <br> Set temperature unit ( ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ ) <br> Set resolution ( 0.1 or 1.0 ) <br> Set/Read setpoints' values <br> Set/Read hysteresis value <br> Set/Read D/A scaling values <br> Transmit data in decimal or hex format <br> Transmit to host temperature measured |
| Data Acquisition Commands | Transmid to host last 50 data samples with status <br> Transmit to host the PM-5060 status <br> Enable/Disable command echo <br> Enable/Disable terminal emulation mode <br> Enable/Disable reply messages on setpoint <br> conditions <br> Set reply message format <br> Send temperature data to host <br> Output digital data to D/A section |
| Diagnostics Command | Test display segments Perform calibration Read internal reference values Read raw temperature value Perform self test |

## TWO-, THREE-, and FOUR-WIRE RTD CONFIGURATIONS

The PM-5060 accepts inputs from a variety of commercial RTD's and thermistors. The device operates with varying degrees of efficiency based upon the way the input signal is brought into the monitor. Figure 2 shows how inputs may be connected using two-, three-, or four-wire schemes. Each scheme has its advantages; the user must weigh accuracy versus economy when designing their configuration.

NOTE: When using a thermistor sensor, a $400 \Omega$ resistor inust be installed externally across the RTD+ and RTDinputs.


- MOST ACCURATE

Figure 2a. Four-wire Input Configuration

-MOREECONOMICAL,
ASSUMES THAT Re $e_{1}=R e_{2}$
Figure 2b. Three-wire Input Configuration

-MOST ECONOMICAL

- LEAST ACCURATE
-ERROR PROPORTIONAL TO DISTANCE d
- SIMILAR TO 4-WIRE CONFIGURATION,

BUTRe ${ }_{1}$ AND $\mathrm{Re}_{2}$ NOT FACTORED OUT.
Figure 2c. Two-wire Input Configuration

## PM-5060 INPUTIOUTPUT CONNECTIONS

The PM-5060 uses terminal blocks TB1 and TB2 for RTD/ thermistor inputs and power connections respectively. The setpoint outputs and serial communications are provided on the J 1 connector. Tables 4 through 7 show pinouts for I/O and power connections.

Table 4a. Setpoint Output Connections (J1):

| Setpoint | Connections |
| :---: | :---: |
| SP-1 | B1 |
|  | B2 |
| SP-2 | A1 |
|  | A2 |
| SP-3 | B4 |
|  | B5 |
| SP-4 | A4 |
|  | A5 |

Table 4b. RS-232-C Connections (J1)

| Signal | Connection |
| :---: | :---: |
| TXD | B21 |
| RXD | B20 |
| CTS | B18 |
| RTS | B19 |
| DTR | A16 |
| GND | B16 |
| +5 Vdc | A6 |

Table 5. AC Power Supply Connections (TB2)

| Signal | Connection |
| :--- | :---: |
| GROUND | TB2-1 |
| 115/230/100V AC Hot | TB2-2 |
| 110/230/100V AC Neutral | TB2-3 |

Table 6. DC Power Connections (TB2)

| Signal | Connection |
| :--- | :---: |
| +5 V dc | TB1-1 |
| +9 to +36 V dc | TB2-2 |
| GROUND | TB2-3 |

Table 7. Input Connections (TB1)

| Signal | Connection |
| :--- | :---: |
| CURRENT SOURCE | TB1-1 |
| RTD + | TB1-2 |
| RTD - | TB1-3 |
| GROUND | TB1-4 |

## PM-5060 MECHANICAL DIMENSIONS

ThePM-5060 fits into standard 1/8 DIN panel cutouts. Mounting procedures involve tightening two screws through a metal
bracket against the front panel. Figure 3 shows the mechanical dimensions of the monitor.
$1 / 8$ DIN CUTOUT
 is installed.

Figure 3. PM-5060 Mechanical Dimensions
ORDERING INFORMATION


POWER SUPPLY
$A=110 \mathrm{VAC}$ $\mathrm{E}=230 \mathrm{VAC}$ $\mathrm{J}=100 \mathrm{VAC}$ $\mathrm{D}=5 \mathrm{~V}$ dc or
+9 to +36 V dc

## *TO BE ANNOUNCED

DATEL warrants this product to be free of defects in material and workmanship for a period of one year from the date of shipment, under normal use and service. DATEL's obligations under this warranty are limited to replacing or repairing the product, at its option, at its factory or facility. The defective product must be shipped to DATEL's facility for repair or replacement within the warranty period, transportation and charges prepaid. This warranty shall not apply to a product which has been subjected to misuse, negligence, or accident. In no case shall DATEL's liability exceed the original purchase price. The aforementioned provisions do not extend the original warranty period of this product which has either been repaired or replaced by DATEL.
NOTE: Equipment sold by DATEL, Inc. is not intended to be used, nor shall it be used, as a "Basic Component' under 10 CFR 21 (NRC). Should this equipment be used in or with any nuclear installation or activity, you will indemnify us and hold us harmless from any liability or damage whatsoever arising out of the use of the equipment in such a manner.

## FEATURES

- Two bipolar signal inputs plus a precision excitation output for strain gage and other bridgetype applications
- Four MOFSET setpoint outputs (300V/100 mA load) and optional analog output for control applications
- 72 Commands to set control schemes, transmit data, perform bridge calibration and scaling, set communications protocol, and initiate diagnostic routines
- Microprocessor-based, with all operating parameters set through the front panel (or remote host) and stored internally in non-volatile EEPROM memory
- Easy-to-use scaling function converts bridge output to engineering units for display
- Two powerful math functions permit sophisticated input manipulation and advanced control algorithms
- Cyclical 5-digit display of up to eight system variables, including input PEAKS and VALLEYS
- Displays standard or user-defined engineering units
- Stand-alone, or operation via standard RS-232-C communication interface (RS-485 optional)

- Interfaces easily with serial-input printers, or logs data directly to computer disk via the serial communications port
- Adjustable sample rate with optional averaging
- Security feature prevents front panel tampering
- Screw terminal connectors for easy power and signal connections
- Menu-driven calibration procedure requires no potentiometer adjustments; continuous automatic gain and offset calibration
- Compact $1 / 8$ DIN case fits standard panel cutouts

DATEL's PM-5070 provides all the functions necessary for precision bridge measurement, including excitation output, input scaling, and the toughness to withstand harsh industrial enviroments. The PM-5070 goes beyond simple measurement. With two signal inputs, four setpoint outputs, optional analog output, and two powerful math functions, the PM-5070 is equipped to handle even demanding control applications. When combined with a host computer the PM-5070 forms a full-function operator station for real-time process monitoring and control, data archiving, and statistical analysis--all at a fraction of the cost of large dedicated systems.

## GENERAL DESCRIPTION

The PM-5070 consists of six functional sections: an isolated analog input section excitation circuit, microprocessor and control logic, front panel keyboard and display, serial communciations port, and setpoint outputs. A seventh section, analog output, is optional. Figure 1 is the block diagram of the PM5070.

The isolated analog input section consists of multiplexing circuitry, signal conditioning pre-amplifiers, and a voltage-tofrequency converter. The multiplexing circuitry arbitrates between the two signal inputs. Both input channels are true differential, with INPUT 1 offering a $\pm 50 \mathrm{mV}$ full-scale range and IN PUT 2 providing $\pm 10 \mathrm{~V}$. Typically, INPUT 1 is used for the bridge input, while INPUT 2, operating ratiometrically, is used as the excitation reference input. For applications requiring only a single input, multiplexing may be disabled and faster sample rates obtained. The single channel sample rate can be set to $100 \mathrm{~ms}, 200 \mathrm{~ms}, 300 \mathrm{~ms}$, or 400 ms ; multiplexed rates are $200 \mathrm{~ms}, 400 \mathrm{~ms}, 600 \mathrm{~ms}$, or 800 ms .

The analog input section is isolated up to 1500 V RMS from the control logic and power lines. A common mode rejection ratio of 140 dB ensures accurate readings in the presence of environmental noise and ground loops. Typical accuracy is 0.01\% over the full-scale range.

The excitation circuit utilizes a precision reference coupled with an amplifier to generate a +10 V excitation output. The output can drive up to a 30 mA , more than enough for bridge excitation or to power other types of external sensor circuitry.

The microprocessor and control logic provide the system timing used to convert the V/F output to an equivalent digital value. This section also processes commands received via both the front panel and the RS-232 serial communication port. The microprocessor accesses operating software contained in PROM memory, while user-defined operating parameters are stored in EEPROM and are automatically retrieved on power-up.

DIGITAL LOGIC


NOTE: The optional analog output is user-configurable for $4-\mathrm{to}-20 \mathrm{~mA}$ or 0 to +10 V dc .

Figure 1. PM-5070 Block Diagram

A major feature of the PM-5070 is the easy-to-use front panel keypad. During set-up and parameter selection, the MENU and ENTER keys are used to traverse a hierarchical menu structure which prompts the user for operating parameter values. The two arrow keys are used to scroll through the choices for a particular parameter, or in some cases, to ramp a numeric value to the required setting. If desired, the keypad can be disabled and operating parameters entered through the serial port using simple ASCII commands.

During set-up, the six-character alphanumeric display presents menu choices and parameters using easy to remember mnemonics. During operation, the readout displays up to five digits of numeric data plus engineering units. The display also features six annunciators: four for indicating setpoint status and two for calibration parameters (full-scale and zero). Another unique feature is the ability to alternately display up to eight system variables. When used in this mode, each of the selected variables displays for approximately two seconds.

The PM-5070's RS-232-C communication port connects directly to any host computer with similar interface (e.g. IBM PC/XT/AT or compatible). Commands and parameters can be
read/set at the host computer. In addition, data can be sent from the PM-5070 to the host for storage and analysis. The port is full duplex with handshake, and can be configured as DTE or DCE. The port supports baud rates ranging from 110 to 9,600 baud, one or two stop bits, and odd, even, or no parity.

The PM-5070 provides four opto-isolated setpoint outputs which respond to user-defined setpoint limits. A setpoint can be associated with any of the eight system variables (INPUT 1, INPUT 2, PEAK 1, PEAK 2, VALLEY 1, VALLEY 2, FUNCTION 1, or FUNCTION 2). Further, each setpoint is assigned a trip direction (high-or low-going) and a hysterisis (deadband) value. The setpoint outputs are fully isolated MOSFET relays able to drive $100 \mathrm{~mA} / 300 \mathrm{~V}$ loads. The outputs can be used in to trip alarm systems or in discrete control applications .

The PM-5070's optional analog output section consists of a precision 12-bit D/A converter which is user-configured to output either $0-10 \mathrm{~V}$ or $4-20 \mathrm{~mA}$. The output value can be set through the serial port or controlled proportionally by either IN PUT 1, INPUT 2, FUNCTION 1, or FUNCTION 2. Controlling the output with a function allows implementing sophisticated control algorithms such as PI and PD.

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}, 300 \mathrm{~ms}$ conversion rate unless noted)

## ANALOG INPUTS



EXCITATION
Voltage......................... 10 V dc
Load Current................ 30 mA max
Accuracy.................... $\pm 1.0 \%$

DISPLAY



## Current:

Range...................... 4-20mA
Compatibility........... ISA type $U$
Excitation............... Internal or external
Accuracy ............... $0.1 \%$ of full-scale range
Load Resistance..... 100 Ohm, minimum; 1000 Ohm, maximum

## PHYSICAL

| Case | Materi | High-impact, flame retardant polycarbonate |
| :---: | :---: | :---: |
| Case | Dimensions | 1/8 DIN cutout: |
|  |  | Width: 3.622" ( 92 mm ) |
|  |  | Height: $1.772^{\prime \prime}(45 \mathrm{~mm})$ |
|  |  | Depth: 5.47" (138 mm) w/o terminals |
|  |  | 6.00 " (148mm) w/terminals |
| Bezel | Dimensions | Depth: 0.35 " (9 mm) |
|  |  | Width: 3.96" (101 mm) |
|  |  | Height: 2.08 " ( 53 mm ) |
| Front Weigh Power | Panel Keypad | Membrane with 4 key switches |
|  |  | $1.32 \mathrm{lb}(0.6 \mathrm{Kg})$ |
|  |  | $\begin{aligned} & 90-110 \text { VAC, } 50 \mathrm{~Hz} \\ & \text { (PM-5070-1XXOJ) } \end{aligned}$ |
|  |  | $\begin{aligned} & 104-126 \text { VAC, } 60 \mathrm{~Hz} \\ & \text { (PM-5070-1XXOA) } \end{aligned}$ |
|  |  | 207-253 VAC, 50 Hz |
|  |  | (PM-5070-1XX0E) |
|  |  | 2.5 Watts typical, 4 Watts |
|  |  | maximum |

## ENVIRONMENTAL

```
Operating Temperature Range
    Rated Accuracy...... }32\mathrm{ to 140 % F (0 to +60 %}\textrm{C}
    Reduced Accuracy.. 5 to 158 钅(-15 to +70 '}\textrm{C}
Storage Temp. Range..... -91 to 185 % F (-40 to +85 '}\textrm{C}
Relative Humidity........... 0 to 90% non-condensing
```



Figure 2: PM-5070 Menu Flow Chart

## PM-5070 MENU

The PM-5070's powerful software provides capabilities and flexibility unmatched by conventional panel instruments. The 72 built-in software commands:

- Specify data acquisition and display parameters
- Define input scaling
- Define setpoint and analog output characteristics
- Create custom math functions
- Configure the serial communication protocol
- Specify data transmission parameters
- Let the user calibrate and diagnose the unit

Commands are issued and parameters entered in one of two ways: either directly at the monitor using the four front-panel
buttons, or at a host computer connected to the meter through the serial communications port.

When configuring the PM-5070 from the front panel, the MENU and ENTER keys are used to scan a hierarchical menu structure. Menu items display as easy-to-understand mnemonics (or entire words) on the alphanumeric readout. At the uppermost menu level there are seven menu items: SECURITY CODE, INPUT, SETPOINT, OUTPUT (if the analog output option is installed), SERIAL, DISPLAY, and SELFTEST. Each major menu contains submenus, and each submenu presents the parameters needed to complete the configuration. Figure 2 depicts the menu structure.

## Security Code Menu

Upon entering this menu the user is immediately prompted to enter one of five security codes. The codes, when correctly entered, allow the user to:

- Reset peak, valley, and math function variables
- Change operating parameters
- Calibrate the meter
- Set the sampling rate
- Specify input scaling parameters


## Input Menu

Using this menu, the user identifies the nature of each input signal and defines how the value of the signal will appear. Specified parameters include:

- Input is enabled/disabled
- Input is scaled/used ratiometrically
- Sample averaging (1 to 10 )
- Engineering units displayed
- Decimal point location

The INPUT menu also gives the user the opportunity to define one or two custom math functions to manipulate system variables for display or control output.

## Setpoint Menu

This menu allows the user to define, in turn, each of the four available setpoint outputs. For each setpoint the user specifies:

- The source which controls the output (INPUT 1, INPUT 2 PEAK 1, PEAK 2, VALLEY 1, VALLEY 2, FUNCTION 1, or FUNCTION 2)
- Setpoint limit
- Hysterisis
- Trip direction


## Output Menu

This menu is only available when the analog output option is installed. When available, the menu allows the user to define:

- The source which controls the output (either INPUT 1, INPUT 2, FUNCTION 1, or FUNCTION 2)
- The zero and full-scale limits of the controlling source


## Serial Menu

Using this menu the user defines the protocol used in communications through the serial port. Parameters specified include:

- Baud rate (110 to 9,600 )
- Number of stop bits
- Odd, even, or no parity
- Meter ID number (required for multidrop applications)
- Transmission rate for logging data to a printer


## MATH FUNCTIONS

One of the most powerful features of the PM-5070 are the two user-configurable math functions. The two functions have the generalized form:
[[(C1 $\times \mathrm{S} 1) \times$ VAR1] OP1 [(C2 $\times$ S2) $\times$ VAR2]] OP2 (C3)
Where:
$\mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 3=$ numeric constants
S1, S2 = scaling factors
VAR1, VAR2 $=$ any one of the eight system variables
OP1, OP2 = an arithmetic operator: $+,-, x, /$
The constants, scale factors, variables, and operators constituting the function are specified either from the front panel (within the INPUT menu), or from a host computer connected through the serial port.

During operation, the value of a function is calculated at the monitor's sample rate. This value can be displayed and/or used to control setpoint or analog outputs. Because of their flexibility, the two functions may be used in a variety of ways: for engineering units scaling, as control algorithms, or for combining inputs to calculate other physical process variables.

## SERIAL COMMUNICATIONS

A standard feature of the PM-5070 is an RS-232-C serial communications port. Using this port, the PM-5070 can be connected to a host computer or PLC having a similar interface. Any configuration parameter which can be set using the meter's front panel can alternatively be set by issuing a simple ASCII command from the host computer. Additionally, the host can read the current meter status, log data, and directly control the setpoint and analog outputs.

PM-5070 commands all conform to a simple ASCII format and can be incorporated into any structured language program. As an example, the command to change the trip limit of setpoint number 4 to 500 is: WSP 4,500

## TYPICAL STRAIN GAGE INTERFACE

Figure 3 illustrates a typical strain gage interface. The bridge output is connected to the PM-5070's INPUT 1 connections, while INPUT 2 is used to measure the excitation voltage. In this configuration INPUT 2 is used ratiometrically, meaningthat the monitor will adjust the INPUT 1 reading to compensate for any variations in the excitation source. Ratiometric operation is specified through the front panel or with a serial port command.

## Display Menu

With this menu the user specifies which of the eight system variables are to be displayed alternately at two second intervals.

## Selftest Menu

This menu provides access to a series of diagnostic tests which verify the integrity of the display segments and the meter's internal circuitry.


Figure 3. Strain Gage Interface


Figure 5: Signal/Power Connections

## WARRANTY

DATEL warrants this product to be free from defects in material and workmanship under normal use and service for a period of one year from the date of shipment. DATEL's obligations under this warranty are limited to replacing or repairing the unit, at its option, at its factory or facility, when the unit is returned to DATEL's facility, transportation charges prepaid, and which is after examination disclosed to the satisfaction of DATEL to be thus defective. This warranty shall not apply to any such equipment which shall have been repaired or altered except by DATEL or which shall have been subjected to misuse, negligence, or accident. In no case shall DATEL's liability exceed the original purchase price. The aforementioned provisions do not extend the original warranty period of any product which has either been repaired or replaced by DATEL.

NOTE: Equipment sold by DATEL, Inc. is not intended to be used, nor shall it be used, as a "Basic Component" under 10 CFR 21 (NRC).

Should this equipment be used in or with any nuclear installation or activity, the Purchaser will indemnify Datel, Inc. and hold Datel, Inc. harmless from any liability or damage whatsoever arising out of the use of the equipment in such a manner.

## FEATURES

- Two signal inputs, four MOSFET setpoint outputs ( $300 \mathrm{~V} / 100 \mathrm{~mA}$ load) and one analog output for control applications (optional)
- 72 Commands to set control schemes, transmit data, perform calibration and scaling, set communications protocol, and initiate diagnostic routines
- Microprocessor-based, with all operating parameters set through the front panel (or remote host) and stored internally in non-volatile EEPROM memory
- Easy-to-use input scaling function
- Two powerful math functions permit sophisticated input manipulation and advanced control algorithms
- Cyclical 5-digit display of up to eight system variables, including input PEAKS and VALLEYS
- Displays standard or user-defined engineering units
- Stand-alone, or operation via standard RS-232-C communication interface (RS-485 optional)

- Interfaces easily with serial-input printers, or logs data directly to computer disk via the communications port
- Adjustable sample rate with optional averaging
- Security feature prevents front panel tampering
- Screw terminal connectors for easy power and signal connections
- Menu-driven calibration procedure requires no potentiometer adjustments; continuous automatic gain and offset calibration
- Compact $1 / 8$ DIN case fits standard panel cutout

DATEL's PM-5080 Intelligent Process Monitor represents a new generation of microprocessor-based, panel-mounted instrumentation. The PM-5080 offers two voltage/current signal inputs, four programmable setpoint outputs, and an optional analog output. Powerful user-defined math functions make the PM-5080 easily adapted to a wide variety of process monitoring and control applications. When combined with a host computer, the PM-5080 forms a full-function operator station for real-time process monitoring and control, data archiving, and statistical analysis - all at a fraction of the cost of large dedicated systems.

## GENERAL DESCRIPTION

The PM-5080 consists of five functional sections: an isolated analog input section, microprocessor and control logic, front panel keyboard and display, serial communciations port, and setpoint outputs. A sixth section, analog output, is optional. Figure 1 is the block diagram of the $\mathrm{PM}-5080$.

The isolated analog input section consists of multiplexing circuitry, signal conditioning pre-amplifiers, and a voltage-to-frequency converter. The multiplexing circuitry gives the user a choice of two input pair combinations: one $0-100 \mathrm{mV}$ input and one $0-10 \mathrm{~V}$ input, or one $0-20 \mathrm{~mA}$ current input and
one $0-10 \mathrm{~V}$ input. For applications requiring only a single input, multiplexing may be disabled and faster sample rates obtained. The single channel sample rate can be set to $100 \mathrm{~ms}, 200 \mathrm{~ms}, 300 \mathrm{~ms}$, or 400 ms ; multiplexed rates are $200 \mathrm{~ms}, 400 \mathrm{~ms}, 600 \mathrm{~ms}$, or 800 ms .

DIGITAL LOGIC


NOTE: The optional analog output is user-configurable for $4-\mathrm{to}-20 \mathrm{~mA}$ or 0 to +10 V dc .
Figure 1. PM-5080 Block Diagram

The analog input section' is isolated up to 1500 V RMS from the control logic and power lines. A common mode rejection ratio of 140 dB ensures accurate readings in the presence of environmental noise and ground loops.

The microprocessor and control logic provide the system timing used to convert the V/F output to an equivalent via both the front panel and the RS-232-C serial communication port. The microprocessor accesses operating software contained in PROM memory, while user-defined operating parameters are stored in EEPROM and are automatically retrieved on powerup.

A major feature of the PM-5080 is the easy-to-use front panel keypad. During set-up and parameter selection, the MENU and ENTER keys are used to traverse a hierarchical menu structure which prompts the user for operating parameter values. The two arrow keys are used to scroll through the choices for a particular parameter, or in some cases, to ramp a numeric value to the required setting. If desired, the keypad can be disabled and operating parameters entered through the serial port using simple ASCII commands.

During set-up, the six-character alphanumeric display presents menu choices and parameters using easy-toremember mnemonics. During operation, the readout displays up to five digits of numeric data plus engineering units. The display also features six annunciators: four for indicating setpoint status and two for calibration parameters (full-scale and zero). Another unique feature is the ability to alternately display up to eight system variables. When used
in this mode, each of the selected variables displays for approximately two seconds.

The PM-5080's RS-232-C communication port connects directly to any host computer with similar interface (e.g. IBM PC/XT/AT or compatible). Commands and parameters can be read/set at the host computer. In addition, data can be sent from the PM-5080 to the host for storage and analysis. The port is full duplex with handshake, and can be configured as DTE or DCE. The port supports baud rates ranging from 110 to 9,600 baud, one or twostop bits, and odd, even, or no parity.

The PM-5080 provides four opto-isolated setpoint outputs which respond to user-defined setpoint limits. A setpoint can be associated with any of the eight system variables (INPUT 1, INPUT 2, PEAK 1, PEAK 2, VALLEY 1, VALLEY 2 FUNCTION 1 or FUNCTION 2). Further each setpoint is assigned a trip direction (high or low going) and a hysterisis (deadband) value. The setpoint outputs are fully isolated MOSFET relays able to drive $100 \mathrm{~mA} / 300 \mathrm{~V}$ loads. The outputs can be used to trip alarm systems or in discrete control applications.

The PM-5080's optional analog output section consists of a precision 12-bit D/A converter which is user-configured to output either $0-10 \mathrm{~V}$ or $4-20 \mathrm{~mA}$. The output value can be set through the serial port or controlled proportionally by either INPUT 1, INPUT 2, FUNCTION 1, or FUNCTION 2. Controlling the output with a function allows implementing sophisticated control algorithms such as PI and PD.
FUNCTIONAL SPECIFICATIONS
(Typical at $25^{\circ} \mathrm{C}, 300 \mathrm{mS}$ conversion rateunless noted)
ANALOG INPUTS


## DISPLAY

Type................................... 14 -segment, alpha
numeric, blue-green
vacuum flourescent
vumber of Characters....... 6 alphanumeric (5 digits
plus engineering units)

## SETPOINT OUTPUTS

| Number............................. 4 |  |
| :---: | :---: |
| Control Source. | INPUT 1, INPUT 2, PEAK |
|  | PEAK 2, VALLEY 1, |
|  | VALLEY 2, FUNCTION |
|  | FUNCTION 2, or serial port |
| Trip Direction | User-programmed as |
|  | high- or low-going |
| Hysterisis Range...............0-100\% |  |
| Output Type..................... Opto-isolated |  |
| Isolation........................... 1500VRMS |  |
| On Resistance.................. 25 Ohm |  |
| Output Rating | $300 \mathrm{~V}, 100 \mathrm{~mA}$ continuous |

## SERIAL COMMUNICATIONS

| Protocol. |  | RS-232-C, full duplex (standard) |
| :---: | :---: | :---: |
|  |  | RS-485/422 (optional) |
| Baud | Rat | User-programmable: 110-9600 Baud |
| Data | Bit | 7 or 8 |
| Stop | Bits | 1 or 2 |
| Parity |  | Even, odd, or none |

ANALOG OUTPUT (OPTION)

| Control Source. | INPUT 1, INPUT 2, FUNCTION 1, FUNCTION 2 , or serial port |
| :---: | :---: |
| Mode | User-configured: voltage, current |
| Voltage: |  |
| Range.. | 0-10V (2 mA max) |
| D/A Resolution | 12 bits |
| Non-linearity. | $\pm 0.1 \%$ |
| Gain Tempco. | $0.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Offset Tempco. | $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

Current:
Range..............................4-20 mA
Compatibility...................... ISA type $U$

Excitation........................... Internal or external
Accuracy ............................. $0.1 \%$ of full-scale range
Load Resistance................ 100 Ohm, minimum; 1000 Ohm, maximum
PHYSICAL


## PM-5080 MENU

The PM-5080's powerful software provides capabilities and flexibility unmatched by conventional panel instruments. The 72 built-in software commands:

- Specify data acquisition and display parameters
- Define setpoint and analog output characteristics
- Create custom math functions
- Configure the serial communication protocol
- Let the user calibrate and diagnose the unit

Commands are issued and parameters entered in one of two ways: either directly at the monitor using the four frontpanel buttons, or at a host computer connected to the meter through the serial communication port.

When configuring the PM-5080 from the front panel, the MENU and ENTER keys are used to scan a hierarchical menu structure. Menu items display as easy-to-understand mnemonics (or entire words) on the alphanumeric readout.

At the uppermost menu level there are seven menu items: SECURITY CODE, INPUT, SETPOINT, OUTPUT, (if the analog output option is installed), SERIAL, DISPLAY, and SELFTEST. Each major menu contains submenus, and each submenu presents the parameters needed to complete the configuration. Figure 2 depicts the menu structure.

## Security Code Menu

Upon entering this menu the user is immediately prompted to enter one of five security codes. The codes, when correctly entered, allow the user to:

- Reset peak, valley, and math function variables
- Change operating parameters
- Calibrate the meter
- Set the sampling rate
- Specify input scaling parameters


Figure 2. PM-5080 Menu Structure

## Input Menu

Using this menu, the user identifies the nature of each input signal and defines how the value of the signal will appear. Specified parameters include:

- Input is enabled/disabled/scaled
- Input is voltage or current
- Sample averaging (1 to 10)
- Engineering units displayed
- Decimal point location

The INPUT menu also gives the user the opportunity to define one or two custom math functions to manipulate system variables for display or control output.

## Setpoint Menu

This menu allows the user to define, in turn, each of the four available setpoint outputs. For each setpoint the user specifies:

- The source which controls the output (INPUT 1, INPUT 2 PEAK 1, PEAK 2, VALLEY 1, VALLEY 2, FUNCTION 1, or FUNCTION 2)
- Setpoint limit
- Hysterisis
- Trip direction


## Output Menu

This menu is only available when the analog output option is installed. When available, the menu allows the user to define:

- The source which controls the output (either INPUT 1, INPUT 2, FUNCTION 1, or FUNCTION 2)
- The zero and full-scale limits of the controlling source


## Serial Menu

Using this menu the user defines the protocol used in communications through the serial port. Parameters specified include:

- Baud rate (110 to 9,600)
- Number of stop bits
- Odd, even, or no parity
- Meter ID number (required for multidrop applications)
- Transmission rate for logging data to a printer


## Display Menu

With this menu the user specifies which of the eight system variables are to be displayed alternately at two second intervals.

## Selftest Menu

This menu provides access to a series of diagnostic tests which verify the integrity of the display segments and the meter's internal circuitry.

## MATH FUNCTIONS

One of the most powerful features of the PM-5080 are the two user-configurable math functions. The two functions have the generalized form:
[[(C1 $\times$ S1) $\times$ VAR1] OP1 [(C2 $\times$ S2) $\times$ VAR2] $]$ OP2 (C3)
Where:
$\mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 3=$ numeric constants
$\mathrm{S} 1, \mathrm{~S} 2=$ scaling factors
VAR1, VAR2 = any one of the eight system variables
$\mathrm{OP} 1, \mathrm{OP} 2=$ an arithmetic operator: $+,-, x, /$
The constants, scale factors, variables, and operators constituting the function are specified either from the front panel (within the INPUT menu), or from a host computer connected through the serial port.

During operation, the value of a function is calculated at the monitor's sample rate. This value can be displayed and/or used to control setpoint or analog outputs. Because of their flexibility, the two functions may be used in a variety of ways: for engineering units scaling, as control algorithms, or for combining inputs to calculate other physical process variables. One use of the math functions is illustrated in the application example given below.

## SERIAL COMMUNICATIONS

A standard feature of the PM-5080 is an RS-232-C serial communications port. Using this port, the PM-5080 can be connected to a host computer or PLC having a similar interface. Any configuration parameter which can be set using the meter's front panel can alternatively be set by issuing a simple ASCII command from the host computer. Additionally, the host can read the meter status, log data, and directly control the setpoint and analog outputs.

PM-5080 commands all conform to a simple ASCII format and can be incorporated into any structured language program. As an example, the command to change the trip limit of setpoint number 4 to 500 is: WSP 4,500 .

## APPLICATION EXAMPLE

A coal burning power plant is required to monitor the amount of carbon monoxide (CO) expelled into the atmosphere. To do this, the PM-5080's dual inputs are employed. One input is connected to a flow sensor which tracks the total flow of gas through the discharge flue; the second input is connected to an in-line analyzer which measures the amount of CO in the discharge gas.

Using the PM-5080's scaling function, the flow meter's 420 mA output is converted to $0-300$ cubic feet/minute for display. One of the monitor's math functions is used to compute and display the rate at which CO is expelled into the atmosphere:

CO Discharge Rate=Total Discharge Rate $\times \% \mathrm{CO}$ in flow

$$
\text { FUNCTION } 1=\text { INPUT1 } \times(\text { INPUT2 } \times 0.1)
$$

Formatting to the general form of the equation and scaling for display:

FUNCTION $1=[(C 1 \times$ S1 $\times$ VAR1) OP1 (C2 $\times$ S2 $\times$ VAR2 $)]$ OP2(C3) $=[(1 \times 0.1 \times$ INPUT1 $) \times(1 \times 0.01 \times$ INPUT2 $)] / 100$

In this example, the function is also used to control two setpoint outputs: one setpoint trips an alarm system should the CO discharge rate rise above a preset level; the second setpoint initiates an emergency plant shutdown if the discharge level reaches an even higher preset level. If desired, the function could also be used to drive an analog output which would control the plant's burners such that CO discharge is kept below a selected setpoint limit.


Figure 3. Application Example
 analog output option.
Figure 4. Mechanical Dimensions

## WARRANTY

DATEL warrants this product to be free from defects in material and workmanship under normal use and service for a period of one year from the date of shipment. DATEL's obligations under this warranty are limited to replacing or repairing the unit, at its option, at its factory or facility, when the unit is returned to DATEL's facility, transportation charges prepaid, and which is after examination disclosed to the satisfaction of DATEL to be thus defective. This warranty shall not apply to any such equipment which shall have been repaired or altered except by DATEL or which shall have been subjected to misuse, negligence, or accident. In no case shall DATEL's liability exceed the original purchase price. The aforementioned provisions do not extend the original warranty period of any product which has either been repaired or replaced by DATEL.

NOTE: Equipment sold by DATEL, Inc. is not intended to be used, nor shall it be used as a "Basic Component" under 10 CFR 21 (NRC).

Should this equipment be used in or with any nuclear installation or activity, the Purchaser will indemnify DATEL, Inc. and hold DATEL, Inc. harmless from any liability or damage whatsoever arising out of the use of the equipment in such manner.

## FEATURES

- Hand-held, lightweight 11 ounces ( $\mathbf{3 4 2}$ grams)
- Laboratory accuracy of $\pm 0.015 \%$ of FSR at $+25^{\circ} \mathrm{C}$, traceable to the National Bureau of Standards
- $41 / 2$ Digit LCD display
- $\mathbf{1 0 0} \mu \mathrm{V}$ increments
- Two output voltage ranges:

Decimal: $\pm 1.2 \mathrm{~V}$ dc, $\pm 12 \mathrm{~V}$ dc
Hexadecimal: $\pm \mathbf{1 V} \mathbf{d c}, \pm 10 \mathrm{~V}$ dc

- Up to 20 mA source or sink current capability
- Rated accuracy down to 6.5 V dc battery level using rechargeable 7.2 V battery or conventional 9 V battery
- Right and left binary shift for hexadecimal calibration of A/D or D/A converters
- Convenient, easy-to-use membrane keyboard with audible feedback
- Finger-touch cursor control with automatic voltage increment or decrement
- Dual voltage output capability: absolute 0 volts (with current limiting) and entered value
- Automatic current limiting and low battery indication
- AC adapter/charger operation optional


## THE DVC-350A'S ACCURACY AND PORTABILITY MAKES IT THE CALIBRATOR-OF-CHOICE FOR PRECISE ADJUSTMENT OF ANALYZERS, RECORDERS, CONTROLLERS, DATA ACQUISITION SYSTEM COMPUTERS, AND MANY OTHER LAB AND FIELD APPLICATIONS.

## INTRODUCTION

DATEL's Model DVC-350A hand-held, microprocessor-based voltage calibrator provides the user with two entry modes of operation and four output voltage ranges. The outputs have an unprecedented $0.015 \%$ accuracy, commonly found only in laboratory-type calibrators.

Complementing the DVC-350A's portability and flexibility is an outstanding array of features and the large $41 / 2$ digit LCD display. Mode of entry is switch-selectable as either decimal or hexadecimal. Decimal mode output ranges are $\pm 1.2 \mathrm{~V}$ dc in 100 $\mu \mathrm{V}$ increments and $\pm 12 \mathrm{~V}$ dc in 1 mV increments. Hexadecimal mode offers output voltage ranges of $\pm 1 \mathrm{~V}$ dc in $244 \mu \mathrm{~V}$ increments and $\pm 10 \mathrm{~V}$ dc in 2.44 mV increments.

The hexadecimal mode is notably useful for computer-oriented calibration of digital panel meters, A/D's, and data acquisition systems. It eliminates the need for tedious hexadecimal-todecimal number conversion; the DVC-350A does it all automatically. The DVC-350A accepts and converts hexadecimal numbers up to FFF hex.

## APPLICATIONS

The DVC-350A is a universal field and laboratory voltage calibrator with accuracy and stability traceable to the National Bureau of Standards.

In the lab, the DVC-350A is an ideal voltage source for engineering prototypes, breadboards, and test setups without competing with other instruments for space and AC outlets.

Size and portability, however, make the DVC-350A an outstanding field instrument. It easily fits into a coat pocket or attache case. It makes remote site calibration easy and accurate. The DVC-350A is extremely effective for calibrating A/D converters, V/F converters, DPM's and transducers (load cells, strain gages, LVDT'S, etc.).

## DESCRIPTION

The DVC-350A owes its accuracy to the precision and stability of the power supply, the analog output circuitry, and its high performance, 14-bit CMOS digital-to-analog converter, characterized by its precision and lower power consumption. As shown in Figure 1, the 14-bit digital input to the DAC is routed by the 8 -bit CMOS microprocessor which also takes the entered data from the keyboard and updates the $41 / 2$ digit LCD display.

The DVC-350A uses an extremely stable switching power supply. The power supply circuitry incorporates the latest power supply technology, operating with battery potentials from 20 V dc down to 6.5 V dc without degrading performance. The low battery indicator on the display turns on at a 6.7 V dc battery potential.

The DVC-350A uses one standard 9V alkaline battery or a rechargeable Nickel-Cadmium battery. The calibrator may also operate using an optional AC adaptor/charger when a Ni-Cd battery is installed. When using an alkaline battery, remove the battery before using the adapter.

The low output impedance amplifier of the DVC-350A will source or sink up to 20 mA over the specified output voltage ranges without compromising its performance and accuracy.

The device begins current limiting at 22 mA , turning on an overload symbol on the display. At higher current loading, the calibrator's accuracy will be somewhat degraded until such time as its short-circuit protection circuit shuts down the output at 33 mA . The overload circuitry protects the calibrator from external loads lower than 480 ohms on the 12 V scale or 48 ohms on the 1.2 V scale.

## FUNCTIONAL SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| VOLTAGE OUTPUT |  |
| :---: | :---: |
| Ranges |  |
| Decimal | . 0 to $\pm 1.2 \mathrm{~V} \mathrm{dc}, 0$ to $\pm 12 \mathrm{~V} \mathrm{dc}$ |
| Hexadecimal | $\begin{aligned} & 0 \text { to } \pm 0.99975 \mathrm{~V} \mathrm{dc}, \\ & 0 \text { to } \pm 9.9975 \mathrm{Vdc}(\mathrm{HEX}=\mathrm{FFF}) \end{aligned}$ |
| Zero Volts Output Error | + $100 \mu \mathrm{~V}$ |
| Output Type | Low-impedance dc voltage, current limited. |
| Current Capability | Output will sink or source 20 mA maximum over the full scale ranges. |
| Output Overload | Greater than +20 mA current will turn on the overload indicator and output accuracy will degrade. |
| Output Impedance | 30 milliohms. |
| Capacitive Load | No limitation. |
| Output Connector Type | Two banana-type jacks, $0.75^{\prime \prime}$ spacing on centers. |

## OUTPUT PROTECTION

| Current | 33 mA short circuit-proof (Will shut down at this point) |
| :---: | :---: |
| Voltage | 15 V (dc or AC peak-to-peak) maximum (Damage to output circuitry might result when exceeding this value). |
| Output Settling Time | 5 seconds to rated accuracy, 2 seconds to $99 \%$ of final output. |

## PERFORMANCE

| Accuracy | Within $\pm 0.015 \%$ of full scale |
| :---: | :---: |
| Resolution | 12 V scale; 1 mV increment 1.2V scale; $100 \mu \mathrm{~V}$ increment 10 V scale; 2.44 mV increment 1 V scale; $244 \mu \mathrm{~V}$ increment |
| Temperature Drift of Zero (12V scale) <br> (1.2V scale) | $\begin{aligned} & \text { within } \pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & \text { within } \pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Temperature Drift of Calibration $\begin{aligned} & \left(+15^{\circ} \mathrm{C} \text { to }+35^{\circ} \mathrm{C}\right) \\ & \left(0^{\circ} \mathrm{C} \text { to }+50^{\circ} \mathrm{C}\right) . \end{aligned}$ | $\pm 10 \mathrm{ppm}$ of setting $/{ }^{\circ} \mathrm{C}$ <br> $\pm 15 \mathrm{ppm}$ of setting $/{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Output Noise | $150 \mu \mathrm{~V}$ peak-to-peak, wideband ( 12 V dc scale) |

## POWER REQUIREMENTS



## PHYSICAL DIMENSIONS

| Size | $\begin{aligned} & 5.75^{\prime \prime} \mathrm{L} \times 3.6^{\prime \prime} \mathrm{W} \times 1.29^{\prime \prime} \mathrm{H} \\ & 146 \times 91 \times 33 \mathrm{~mm} \end{aligned}$ |
| :---: | :---: |
| Weight | . 11 ounces ( 342 grams) |
| Case | ABS plastic |
| Keyboard Life | 10 million cycles per switch (minimum) |
| Key Operating Force | .4 to 8 ounces, 124 to 248 grams |



Figure 1. DVC-350A Block Diagram

## SWITCHES AND INDICATORS

## (Refer to Figure 2)

Power, output polarity, range, and decimal/hexadecimal mode switches are located above the keypad; each is clearly labeled. Decimal and hexadecimal mode selection is switch-selectable.

The three-position polarity switch on the keyboard allows " + " or "-" polarity output selection as well as OV dc output indicated by the alternately flashing " + " and " - " sign.

An oscillating polarity sign (between + and - ) indicates that the calibrator is producing a 0 volt output. In this mode, the display still reads the last keyboard entry which becomes an output when the switch moves from the center position to the left $(-)$ or right $(+)$.

## KEYBOARD

## (Refer to Figure 2)

The DVC-350A's touch-sensitive membrane keyboard consists of 24 decimal, hexadecimal, and function keys. A minimum force of 4 ounces activates the keys. An internal buzzer provides audible feedback for all keypad entries (except the increment and decrement key).

## Cursor left/right keys

The cursor keys move the cursor left and right to select the desired digit to be incremented or decremented by the increment/decrement keys. The cursor is not visible on the display and the user must use the increment/decrement keys to find the cursor position. The device provides an audible feedback when using the cursor left/right keys until the cursor position is at either end of the display.


Figure 2. Keys, Indicators, Switches

## Increment/decrement keys

These keys allow the user to increase or decrease the value in a display position by one unit. The change is immediately present on the output. These keys are always active.

## Alpha keys

The A, B, C, D, E, F keys are only used in the hexadecimal mode and are combined with numeric keys to create a valid hexadecimal entry. Figures 3 and 4 clarify how the device converts decimal numbers to hexadecimal numbers while Table 1 lists equivalent voltage outputs for displayed hexadecimal values.

## Numeric keys

The numeric keys allow entering decimal values within the decimal and hexadecimal ranges. Out-of-range values result in a 'bad entry' indication.

## Decimal point key

This key is used to enter a decimal point when in decimal mode.

## Clear entry key

Pressing this key while in the decimal and hexadecimal modes clears the keyboard entry and the display.

## Enter key

Pressing the ENTER key permits the newly-entered decimal value to appear at the output connectors of the calibrator. This key must be used when entering a decimal number from the keyboard. The ENTER key does not need to be pressed when using the increment and decrement keys, since the output of the calibrator changes automatically with the use of these keys.

## Hex shift key

Pressing the HEX SHIFT key changes the function of the increment/decrement keys. After enabling this function, the increment key multiplies the displayed hexadecimal value by 2 and the decrement key divides the entered hexadecimal value by 2. A second depression of the HEX SHIFT key disables the function. The display shows 4 decimal points to indicate that the HEX SHIFT function is active. This key is only valid in the hex operation mode.

## DISPLAY

The DVC-350A uses a $41 / 2$ digit liquid crystal display with indication of current limit and low battery conditions. Sourcing or draining more than 22 mA turns on the current limit indicator in the upper left corner, indicating an automatic current limiting and overload condition.

When battery potential is lower than 6.5 V dc, the low battery indicator in the lower left corner turns on.

Invalid entries, in both modes, turn on the "bse" (bad entry) message, displaying it for about 3 seconds before returning to the last valid entry.

When in Hexadecimal mode with HEX SHIFT enabled, attempting to multiply a zero display by 2 results in a display of ' 1 ' in the LSB position since the microprocessor automatically shifts left. This action is graphically shown in Figure 5.


Figure 3. Hexadecimal Mode Operation


Note: In hexadecimal, B and $D$ are displayed as lower case, $\ddots$ and -1 respectively. Note the difference between letter ( 1 ) and the numeral (各) 。

Figure 4. Decimal, Binary, Hexadecimal Chart


Figure 5. HEX SHIFT Key Operation

Table 1. DVC-350A Coding Table

| $\begin{array}{l}\text { DISPLAYED } \\ \text { HEXADECIMAL VALUES }\end{array}$ | $\begin{array}{c}\text { DECIMAL VOLTAGE OUTPUT } \\ \text { EQUIVALENT }\end{array}$ |  |
| :--- | :---: | :---: |
|  | 10 VDC SCALE 1 VDC SCALE |  |\(\left.| \begin{array}{l}FFF <br>

\mathbf{0}\end{array}\right)\)

## EXAMPLES OF DVC-350A ENTRY

## Decimal Mode

```
Power: On
Mode: DEC (decimal)
Range: 12V dc,
Polarity: +
Enter: 9.354
```

Press the decimal number and decimal point keys, reading from left to right, followed by the ENTER key. The display will indicate a value of +9.354 and an analog voltage of +9.354 V dc will be present at the output of the unit.

## Hexadecimal Mode

```
Power: On
Mode: HEX (hexadecimal)
Range: 10 V dc
    Polarity: +
    Enter: 1FA
```

Follow the same procedure described in the earlier example with the addition of using the hexadecimal ALPHA keys. After pressing the ENTER key, the display will read 1FA with a corresponding output voltage of +1.235 V dc. The DVC-350A automatically converts the hexadecimal number entry into a decimal equivalent voltage output (see the conversion formula presented in Figure 3).


Figure 6. Terminals and Battery Locations

## HOUSING AND MECHANICAL DIMENSIONS

The ABS plastic housing has access holes for adjustment potentiometers. Procedures for adjustment are covered in the DVC-350A User Manual. Figure 6 shows the locations of the battery compartment and voltage connectors.

The mechanical dimensions of the DVC-350A appear in Figure 7.


Figure 7. DVC-350A Mechanical Dimensions

## ORDERING GUIDE

## DVC-350A

Includes:

## Calibrator

Water resistant carrying case (inside pocket for test leads and spare batteries).

Test Leads Set
Two 3 foot, 20 AWG, leads, stackable banana plugs (with retracting hook clips)

Certificate of NBS Traceability Operations Manual

## Accessory Kit MODEL 39-7267690

Includes:
AC Adapter/Charger, UL/CSA approved
7.2V Rechargeable Ni-Cd battery

1. DVC-350A
2. Case
3. AC Adapter
4. 7.2V Rechargeable Battery
5. Test Leads

## WARRANTY

DATEL warrants this product to be free of defects in material and workmanship for a period of one year from the date of shipment, under normal use and service. DATEL's obligations under this warranty are limited to replacing or repairing the product, at its option, at its factory or facility. The defective product must be shipped to DATEL's facility for repair or replacement within the warranty period, transportation and charges prepaid. This warranty shall not apply to a product which has been repaired or altered, except by DATEL, or which has been subjected to misuse, negligence, or accident. In no case shall DATEL's liability exceed the original purchase price. The aforementioned provisions do not extend the original warranty period of this product which has either been repaired or replaced by DATEL.

## FEATURES

- $\pm 19.999$ Volts full-scale output range, attenuation kits available for $\pm 1.9999 \mathrm{~V}$ FSR and $\pm 199.99 \mathrm{mV}$ FSR
- Millivolt settability with accuracy of $\pm 25 \mathrm{ppm}$ of setting $\pm 1 / 2$ LSB ( $0.005 \%$ of Full-scale Range)
- Output range set from quick-select front panel lever switches
- Continuous front panel $\pm 1.5 \mathrm{mV}$ vernier control
- Rated accuracy up to 25 mA output
- Current from short-circuit-proof output trans-former-isolated $\pm 300$ Volts to AC line
- Miniature aluminum case includes bench-top stande or can be panel mounted
- Choice of 100,115 , or 230 VAC power supplies
- Low cost


## GENERAL DESCRIPTION

DATEL's low-cost miniature Digital Voltage Calibrator, model DVC-8500, is a $41 / 2$ digit voltage reference source with a full-scale output range of -19.999 Volts to +19.999 Volts in 1 millivolt steps. An active buffered output amplifier provides very low output impedence and up to 25 milliamps output current at the rated accuracy of $\pm 25 \mathrm{ppm}$ of setting, $\pm 500$ $\mu \mathrm{V}$. This short-circuit proof output is selected by unique front-panel lever switches. These switches provide rapid, positive contact adjustment, far superior to traditional thumbwheel switches. Voltage outputs may be continuously varied within $\pm 1.5$ millivolts of selected readings by using the front panel vernier control. The DVC-8500 output is available from both front panel banana jacks and a rear panel 36-pin gold-plated PC connector fitted with lug terminals.

The DVC-8500 Digital Voltage Calibrator is small enough for bench-top use or panel mounting. It fulfills many laboratory needs such as calibrating A/D and D/A Converters, Digital Panel Meters, Operational and Instrumentation Amplifiers, Voltage/Frequency Converters and Digital Voltmeters. The small size and light-weight design of the DVC-8500 make it an ideal portable instrument for a technician's repair kit. When mounted on its bench-top tilt stand, the DVC-8500 uses very little space and can be positioned close to test circuits.

The miniature calibrator features high performance for such a small, low-cost instrument. An oven-stabilized zener diode internal reference provides an overall accuracy of $\pm 500 \mu \mathrm{~V}$ and $\pm 25 \mathrm{ppm}$ of the setting with zero drift of $\pm 5 \mu \mathrm{~V} /$ ${ }^{\circ} \mathrm{C}$ and full-scale drift of $4 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max.

Rear connector sense feedback inputs to reduce errors

caused by cable resistance. A front panel LED overload lamp lights if the output exceeds 25 mA and current limiting occurs at 70 mA output. The output circuit can accept up to $\pm 25 \mathrm{~mA}$ source or sink current at rated accuracy. The rear connector also includes a low- $Z$ output of the +10 Volt reference source with 5 mA maximum drive for external reference tracking. Wideband output noise is 25 microvolts, pkpk max.

Powered by a choice of 100,115 or 230 VAC $\pm 10 \%$, and 47 to 440 Hz at 10 watts, the DVC-8500 offers transformer isolation up to $\pm 300$ VDC. Output line rejection is within $\pm 50 \mathrm{mi}$ crovolts of zero and within $\pm 25 \mathrm{ppm}$ of full-scale range. The black-anodized extruded aluminum housing provides excellent shielding to electrical noise.

## FUNCTIONAL SPECIFICATIONS

| VOLTAGE OUTPUT Output Type. | . Shielded transformer isolated, active low impedence DC voltage output, current limited. |
| :---: | :---: |
| Output Voltage Range. | . 0 to +19.999 Volts DC or 0 to 19.999 Volts DC, lever switch selected, 1 mV steps (Range $\pm 20.0005$ Volts using vernier control). |
| Output Current Range. | . 0 to 25 mA (source current) to rated voltage output accuracy. |
| Output Overload | Greater than 25 mA (source current) will illuminate front panel LED overload lamp. Output is current limited (continuous short-circuit proof) to 70 mA (source current) at any voltage up to $\pm 20 \mathrm{~V}$ dc. |
| Output Impedance..... Less than 10 milliohms. Capacitive Load........ no limitation |  |
| PERFORMANCE <br> Accuracy @ +25 ${ }^{\circ} \mathrm{C}$ with Vernier Con- |  |
|  | Within $\pm 25$ ppm of setting, $\pm 500 \mu \mathrm{~V}$ when calibrated ( $0.005 \%$ of Full-scale range). |
| Resolution | Set within $\pm 1 \mathrm{mV}$ increments. A front panel vernier control provides $\pm 1.5 \mathrm{mV}$ continuous offset with $100 \mu \mathrm{~V}$ graduations. |
| Temperature Drift of Zero. | Within $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Temperature Drift |  |
| of Calibration. Operating Temperature Range. | Within $\pm 4 \mathrm{ppm}$ of setting $/{ }^{\circ} \mathrm{C}$ $0^{\circ} \mathrm{C} \text { to }+50^{\circ} \mathrm{C}$ |
| Storage Temperature Range. | $-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ |
| Warm-Up Time | 5 minutes to rated accuracy |
| Output Noise. | $25 \mu \mathrm{~V}$ pk-pk, wideband (no cap load) |
| Reference Source. | 6.4V oven-stabilized low TC zener reference diode |
| AC Line Voltage Rejection. | Zero: $\pm 50 \mu \mathrm{~V}$ over full line range Calibration: $\pm 25 \mathrm{ppm}$ of setting over full line range |
| Power Transformer Isolation. $\qquad$ <br> Breakdown | 1000 Megohms. Transformer primary has a grounded shield for capacitive isolation. 300 VRMS, min. |



Rear connections are arranged as dual 36-pin PC edgeboard connections on 0.1 " centers. Individual connections consist of 4 gold-plated fingers on a common pad area in
parallel with the 4 -finger pad on the bottom. Each dual-pad ( 8 fingers total) is drilled and plated through for optional lug connection using 4-40 hardware. Shorting bars and 4-40 hardware are included to short sense and common connections if not used.

For rear connections, use a Viking\#3VH36/1JN-5 or equivalent PC connector.

## ADJUSTMENTS

Calibration adjustment trim pots are accessible by partially removing circuit board from case.

| POWER SUPPLY <br> Requirement: |  |
| :---: | :---: |
| DVC-8500A........... 115 VAC, $\pm 10 \%$, |  |
| DVC-8500E | $\mathrm{Hz}, 10$ watts (includes US- |
|  | $230 \text { VAC, } \pm 10 \% \text {, @ 47-440 }$ |
| DVC-8500J. | $\mathrm{Hz}, 10$ watts (includes US- |
|  | style, 3-prong line cord) |
|  | 100 VAC, $\pm 10 \%$ @ 47-440 |
|  | $\mathrm{Hz}, 10$ watts (includes US- |
|  | style, 3-prong line cord) |
| Grounding. | Ground wire to case, but transformer-isolated $\pm 300$ |
|  | VRMS from output common. |
| Fuses: |  |
| DVC-8500 A........... 0.15 A AGC SLO-BLO |  |
| DVC-8500E............ 0.1 A AGC SLO-BLO |  |
| DVC-8500J............ 0.15 A AGC SLO-BLO |  |

MECHANICAL DIMENSIONS
Case............................ 5.59 "W $\times 2.11$ " $\mathrm{H} \times 5.78^{\prime \prime} \mathrm{D}$ $(142,0 \times 53,6 \times 146,8 \mathrm{~mm})$ (Bench-top stand retracted)
Bezel...........................5.86"W x 2.25"H x 0.50"THK $(148,7 \times 57,0 \times 12,7 \mathrm{~mm})$
Servicing.................. $\begin{aligned} & \text { Bezel, front panel and mothe } \\ & \text { board are removable from }\end{aligned}$ front while unit remains secured in panel. Bezel is lifted off by removing the two 0.050 -inch (4-40) Allen hex key set screws on the bottom side edges. PC boards may be removed by loosening the PC board guide track retaining screws on the lowest position of the panel mounting seats.
Weight.......................2.25 pounds ( $1,0 \mathrm{Kg}$ )
Cutout........................ 5.62" $\times 2.16$ " (142,7 $\times 54,8$ mm )

## MOUNTING

Choice of bench-top mounting or panel mounting through a cutout measuring $2.16^{\prime \prime} \mathrm{H} \times 5.62$ " $\mathrm{W}(54,8 \times 142,7 \mathrm{~mm}$ ) and secured by 2 U -Straps. See ordering guide for optional pan-el-mount kit.

## ORDERING GUIDE

## Accessories:



# DATA ACQUISITION BOARDS 

## VMEbus I/O BOARD CHART

| COMPUTER BUS | FUNCTIONS | A/D <br> CHANNELS | $\begin{aligned} & \text { RESOLU- } \\ & \text { TION } \end{aligned}$ | A/D CONVERTER RATE | D/A CHANNELS | NOTES | MODEL | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VMEbus <br> 16 data 16 addr Slave | A/D | 32S/16D expandable to 256D | $\begin{aligned} & 12,14 \\ & 16 \text { Bits } \end{aligned}$ | $\begin{array}{r} 50 \mathrm{kHz}(611 \mathrm{~A}) \\ 250 \mathrm{kHz}(611 \mathrm{~B}) \\ 28.5 \mathrm{kHz}(611 \mathrm{C}) \\ 2.5 \mathrm{~Hz}(611 \mathrm{D}) \end{array}$ | Not included, See DVME612 | VMEbus slave, expandable to 256D channels using DVME64 X series MUX. | DVME-611 | 11-23 |
| VMEbus <br> 16 data 16 addr Slave | $A / D \& D / A$ combination | 32S/16D <br> expandable <br> to 256D | $\begin{aligned} & 12,14 \\ & 16 \text { Bits } \end{aligned}$ | $\begin{array}{r} 50 \mathrm{kHz}(612 \mathrm{~A}) \\ 250 \mathrm{kHz}(612 \mathrm{~B}) \\ 28.5 \mathrm{kHz}(612 \mathrm{C}) \\ 2.5 \mathrm{~Hz}(612 \mathrm{D}) \end{array}$ | 2 D/A 12 bits, $10 \mu \mathrm{~S}$ | VMEbus slave, analog input expandable to 256D channels using DVME-64X series MUX. | DVME-612 | 11-23 |
| VMEbus <br> 16 data <br> 16 addr <br> Slave | A/D <br> thermocouple RTD, highlevel, strain gage, and voltage options | 4 Differential 1000 V pk isolated | 12 Bits plus sign | $12.5 \text { to } 30 \mathrm{~Hz} \text {, }$ selectable | N/A | VMEbus slave, smart thermocouple processor with 1000 V pk isolated inputs. Optional strain gauge, RTD, and high-level-signal conditioning modules available. | DVME-602 | 11-11 |
| VMEbus <br> 16 data <br> 16 addr <br> Slave | D/A Isolated | N/A | 12 Bits | N/A | 4 Isolated 30 $\mu \mathrm{S}$ setting (-624C1, V1) $6 \mu$ setting (-624C2, V2) | VMEbus slave, 300 VRMS output isolated channel-to-channel and channel-to-bus. | DVME-624 | 11-31 |
| VMEbus <br> 16 data <br> 16 addr <br> Slave | D/A, <br> Non-isolated | N/A | 12 Bits | N/A | 8-Channel 12 <br> bits, $6 \mu \mathrm{~S}$ <br> setting time | VMEbus slave. | DVME-628 | 11-39 |
| VMEbus except data/ addr | A/D mux., Non-isolated | 32S/16D <br> channel expander for DVME-611/ 612 | N/A | N/A | N/A | 32S/16D channel slave. Analog multiplier can expand DVME-611/612/ 601 inputs to 256D channels. | DVME-641 | 11-43 |
| VMEbus except data/ addr | A/D mux., Isolated | 8 differential channel expander for DVME-611/ 612 | N/A | N/A | N/A | 8-Channel isolated analog multiplexer with thermocouple, RTD, strain gauge, or highlevel signal conditioning. Can expand DVME-611/ 612/601 inputs to 256D channels. | DVME-643 | 11-45 |
| VMEbus except data/ addr | A/D mux. | 32S/16D <br> simultaneous <br> sample/hold. <br> Channel expander for DVME-611/ $612$ | N/A | N/A | N/A | 32S/16D channel slave analog simultaneous samipe/hold multiplexer. Can expand DVME-611/ 612/601 inputs to 256D channels. | DVME-645 | 11-47 |
| VMEbus <br> 16 data <br> 16 addr <br> Slave | Digital I/O Non-isolated | N/A | N/A | N/A | N/A | 48-Line digital I/O with timer. | DVME-660 | 11-49 |
| VMEbus <br> 16 data <br> 24 addr <br> Slave | Intelligent A/D plus local 68010, RS-232, 5 TTL I/O | 16S/8D plus channel expand to 256 Chans. | $\begin{gathered} 12,14 \\ 16 \text { Bits } \end{gathered}$ | $\begin{array}{r} 50 \mathrm{kHz}(601 \mathrm{~A}) \\ 250 \mathrm{kHz}(601 \mathrm{~B}) \\ 28.5 \mathrm{kHz}(601 \mathrm{C}) \\ 2.5 \mathrm{~Hz}(601 \mathrm{D}) \\ 500 \mathrm{kHz}(601 \mathrm{E}) \end{array}$ | N/A | Smart A/D local 68010, 64K dual port RAM, 64/ 128K EPROM w/ monitor/Exec, 3 timers. | DVME-601 | 11-3 |

NOTE: All models include AC/DC converter


## MULTIBUS I/O BOARD CHART

| COMPUTER BUS | FUNCTIONS | A/D CHANNELS | $\begin{aligned} & \text { RESOLU- } \\ & \text { TION } \end{aligned}$ | A/D CONVERTER RATE | D/A CHANNELS | NOTES | MODEL | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MULTIBUS <br> 8/16 data <br> 20/24 addr | A/D \& 3 Digital I/O lines | $\begin{aligned} & 32 S / 16 D \\ & \text { Up to } 144 D \end{aligned}$ | $\begin{aligned} & 12,14 \\ & 16 \text { Bits } \end{aligned}$ | Up to 132 kHz ; selectable converters | N/A | Intelligent A/D data preprocessor with 4 K dualported RAM and on-board executive interpreter. | ST-701 | 11-67 |
| MULTIBUS <br> 8/16 data <br> 20/24 addr | A/D <br> Thermocouple RTD, strain gage, voltage options | $\begin{aligned} & 8 \text { Differential } \\ & 1000 \mathrm{~V} \\ & \text { isolated } \end{aligned}$ | 12 Bits plus sign | 12.5 to 30 Hz , selectable converters | N/A | Smart thermocouple processor with 1000 Vpk isolated inputs. Option for RTD, strain gage \& voltage. | ST-702 | 11-75 |
| MULTIBUS <br> 8/16 data <br> 20/24 addr | Isolated D/A | N/A | 12 Bits | N/A | 4 Isolated 30 $\mu \mathrm{S}$ (ST- <br> 703A) $6 \mu \mathrm{~S}$ <br> (ST-703B) | 300 VRMS output isolation from channel-to-channel and channel-to-bus. | ST-703 | 11-83 |
| R-232C or Isolated 20 mA | Remote A/D, Multi-drop | 8 Differential | 12 Bits plus sign | 12.5 to 30 Hz , selectable converters | N/A | Smart, remote thermocouple or voltage measurement subsystem with RS-232/ 20 mA common. port. | ST-705 | 11-91 |
| MULTIBUS <br> 8 data <br> 20/24 addr | A/D, <br> Non-isolated | 32S/16D | 12 Bits | 50 kHz | See ST-732 | Industry-standard replacement for ISBC711. | ST-711 | 11-103 |
| MULTIBUS <br> 8 data <br> 20/24 addr | $A / D \& D / A$ combination | 32S/16D | 12 Bits | 50 kHz | 2 D/A with 4-20 mA, 12 bits, $3 \mu \mathrm{~S}$ | Industry-standard replacement for ISBC732. | ST-732 | 11-103 |
| MULTIBUS <br> 8/16 data <br> 20/24 addr | D/A, <br> Non-isolated | N/A | 12 Bits | N/A | 4- or 8 Channel 12 bits, $5 \mu \mathrm{~S}$ | Replaces ISBC-724 with increased channel capacity. | ST-728 | 11-125 |
| MULTIBUS 8/16 data 20/24 addr | D/A, <br> Non-isolated | N/A | 16 Bits | N/A | 4- or 8Channel 14 bits, $15 \mu \mathrm{~S}$ | Higher resolution, higher accuracy (14 bits) $D / A$. | ST-716 | 11-111 |
| MULTIBUS 8/16 data 20/24 addr | Digital I/O and Interrupt | N/A | N/A | N/A | N/A | 72-Line digital I/O card with interrupt capability (industry standard). | ST-519 | 11-61 |

NOTE: All models include AC/DC converter

모으른

## FEATURES

- Local 8 MHz 68010 CPU plus:
- 64 Kb Private RAM
- 64/128 Kb EPROM
- 64 Kb Dual-ported RAM
- Various analog-to-digital front ends:
- 12.Bits, $4 \mu$ Sec.
-16 Bits, $35 \mu$ Sec.
- 16 Bits, 400 ms
- 12 Bits, $2 \mu$ Sec.
- 16 Single-ended or 8 differential on-board analog input channels expandable to 256 channels using DATEL's slave MUX boards.
- Simultaneous A/D scanning and host transfer of previous scans. Ideal for DSP, FFT, ATE, graphics.
- Monitor/Executive firmware to run in "no program mode" or from user programs.
- RS-232-C serial port to debug optional user software. Programs may be downloaded through dual-port RAM or serial port and reprogrammed in EPROM.
- Programmable Peripheral I/O (68901):
- RS-232-C serial port USART.
- Three timer outputs which are software-programmable as interrupts, A/D start triggers, or pulses.
- Two 8-bit counter inputs.
- Five TTL I/O bits or interrupts.

- On-board +5V dc-to-dc power converter
- Users may integrate the programmable VMEbus interrupt with a real-time operating system.
- A/D Start by external trigger, timer or program.
- Sample-to-memory transfers at up to $\mathbf{1 7 0} \mathbf{~ k H z}$
- Easily integrates with popular host multitasking Real Time Operating Systems such as VERSAdos, PLOS, OS-9, and VRTX.

Today's VME environment requires that busy host processors run real-time operating systems, seriously affecting the host system's processing speed. DATEL'S DVME-601 coprocessor board integrates high-performance A/D data acquisition with a local 68010-based microcomputer. This unique single-board design lets the host handle other tasks while the DVME-601 smart A/D board simultaneously collects analog data.

## GENERAL DESCRIPTION

Unlike dumb A/D boards, the DVME-601 coprocessor board automatically collects scanned data without delaying other host tasks. When A/D data is ready, the DVME-601 coprocessor board can interrupt the VME host. The host can then transfer data from previous scans to memory without halting collection of the next scan's data.
Typical applications for the DVME-601 include high-speed process control loops, analytical instruments, vehicular data recorders, ATE equipment and communications testers. The block-oriented, interrupt-controlled memory transfers of A/D scans to the host are particularly suited to digital signal processing applications. Such applications include acoustics, sonar, high-speed mapping, seismology, medical imaging, graphics, array processing, FFT's, and waveform analysis. Using the single-channel fast-throughput mode and the $4 \mu \mathrm{Sec}$., 12-bit converter yields true speeds of up to 170,000 samples per second to memory (single channel, gain $=1$ ).
As shown in Figure 1, the data acquisition section includes an analog input multiplexer with 16S/8D local channels expandable up to 256 total channels using DATEL's slave multiplexer boards. The board includes an instrumentation amplifier which
may be resistor-programmed by the user for gains of up to 1000. A choice of pluggable A/D converter modules is offered on four different models. Resolution from 12 to 16 bits is available with 12-bit conversion speeds down to $2 \mu \mathrm{Sec}$.

New!! DVME-601E: over 200kHz (single-channel, gain =1, PGA bypassed)
(VERSAdos is a Motorola trademark. PDOS is an Eyring Research Institute trademark. OS-9 is Microware trademark. VRTX is a Hunter and Ready trademark.)


Figure 1. DVME-601 Coprocessor Board Simplified Block Diagram

External triggers, the internal programmable timer, local programs, or host commands may initiate A/D conversions. Onboard EPROM firmware manages all of these start modes. A dc-to-dc converter supplies low-noise, regulated power to the data acquisition section.
The primary interface between the DVME-601 and its VME host is a 64 Kb dual-ported random access memory (DPR). The DPR is used for commands, subroutines and parameters, control/status bits, A/D data blocks, optional downloads of user programs, and bidirectional interrupts between the DVME-601 and the host. The maskable interrupt to the VMEbus normally occurs after A/D scanning, but may also be issued by a local user program.
Executive firmware included in the EPROM offers many ways to manage the DPR including swapped buffer ("ping-ponged") A/D scan transfers while the host reads the alternate buffer. The user may run the DVME-601 either in the "no-programming" mode or may load and execute their own programs. The noprogram mode uses fast A/D routines supplied in the EPROM. The firmware also includes a serial port monitor program for developing optional user programs.
The DVME-601's full power and flexibility is realized with userwritten software. As a high-performance, general-purpose microcomputer, the DVME-601 is ideal for automatic A/D data collection and arithmetic pre-processing of A/D data before sending it to the host. Transferring pre-processed results rather than raw data enhances total system performance while the host continues with disk, display, or control activities. Programs may be developed in the host, saved on disk, then downloaded to local RAM via the DPR or serial port. The pluggable EPROM may be reprogrammed by the user or by DATEL under special order. Any language may be used such as Assembly, BASIC, FORTRAN or C if it can be compiled to 68010 code.

The local microcomputer consists of an 8 MHz MC68010 microprocessor, 64 Kb of pluggable EPROM (socketed to 128 $\mathrm{Kb}), 64 \mathrm{~Kb}$ of DPR and 64 Kb of private RAM. Total local storage of A/D data may approach 62,000 samples using the DPR plus private RAM if no other program is using RAM space.
A programmable 68901 I/O peripheral controller is also included as part of the board design. This device offers an interrupt controller, an RS-232-C serial port, four timer/counters, and five I/O bits. Some of the timers and the serial port are used by the monitor/executive firmware but may be reprogrammed by the user to include external interrupts. A second RS-232-C serial port is available using a software UART and the I/O bits. A green front panel LED lamp lights to confirm power-up selftest and may be programmed by the user for alarms, etc.
Using only the serial port, a 16 MHz clock, and a +5 V dc power supply, it is even possible to operate the DVME-601 in standalone mode, not connected to the VMEbus. Commands and A/D data pass through the port at rates of up to 19.2 Kb .
The board uses +5 V dc at 2.8 A and $\pm 12 \mathrm{~V}$ dc at 2 mA (typical) from the VMEbus. Connections are made only to P1 (P2 is not used to assure compatibility with most hosts). Data transfer is 16 bits wide. The DVME-601 is a D16 A24 slave board using 24 address lines and 6 address modifier lines. The board occupies 64 Kb of host memory. A single interrupt to the host asserts a programmable interrupt vector. Three front panel D-type connectors provide physical interfacing for local analog inputs, analog slave-mux channel expansion, and for the serial/parallel/ timer I/O.
The DVME-601 is a $9.19^{\prime \prime} \mathrm{W} \times 6.3^{\prime \prime} \mathrm{D} \times 0.6^{\prime \prime} \mathrm{H}(233,5 \times 160 \times$ $15,2 \mathrm{~mm}) 6 \mathrm{U}$ board. It includes a comprehensive user's manual with programming information. Access to the EPROM source code in several formats is available to customers upon special request.

## FUNCTIONAL SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$, Gain $=1$, unless noted.)

## DATA ACQUISITION SECTION

Number of On-board. . . . 16 single-ended or Channels 8 differential
Number of Off-board . . . Up to 240 single-ended or Channels 248 differential using DATEL's external channel multiplexer boards. (10 MUX brds max.)
Total Addressable . . . . . . Up to 256 single-ended or Channels differential
Input Voltage Range . . . . $\pm 10$ Volts full scale. ( $\pm 5 \mathrm{~V}$, 0 to +10 V , and 0 to +5 V may be jumpered or special-ordered)
Common Mode $. . \ldots \ldots \pm 10 \mathrm{~V}$, maximum, non-isolated Voltage Range
Common Mode . . . . . . . . 80 dB , gain=1 with $1 \mathrm{~K} \Omega$
Rejection (dc to 60 Hz , source unbalance
$\mathrm{CMV}= \pm 10 \mathrm{~V}$ )
Input Bias Current . . . . . $\pm 200 \mathrm{pA}$
Overvoltage Protection.$\pm 30 \mathrm{~V} \mathrm{dc}$, maximum
Input Impedance . . . . . . Power on: $1000 \mathrm{M} \Omega$, differential or to ground. Power off: $1.5 \mathrm{~K} \Omega$

A/D Output Coding . . . . . Bipolar 2's complement, or (All models) bipolar offset binary. The DVME-601A is jumperable for unipolar straight binary.
Instrumentation $\ldots .$. . AM-551, supplied as gain $=1$.
Amplifier Type and May be resistor-programmed
Gain Range by user up to gain=1000 with increased settling delay.
Instrumentation
. . . . . . . $3 \mu$ Sec. to $0.01 \%$ of FSR
Amplifier Settling Delay
(gain $=1$ )
Adjustments $\qquad$ Instrumentation Amplifier offset, A/D offset and A/D gain.

## LOCAL MICROCOMPUTER

CPU Type and Clock. . . MC68010R8, 8 MHz (requires Speed VMEbus SYSCLK)
Local Data Bus Width . . . 16 Bits
Local Read/Write . . . . . . 64 Kilobytes static RAM (no
Memory VMEbus access)
Local Read-only . . . . . . . UV-erasable EPROM, 64 Kb Memory supplied as two 27C256's but is socketed for two 27C512's totaling 128 Kb .

Dual-ported . . . . . . . . . . 64 Kb (VMEbus and local Read/Write Memory access)
Front Panel LED Lamp . . Green LED lamp is lit if local CPU power-up self-test succeeds. User software may use the lamp for alarms, etc.

## A/D-S/H RESOLUTION AND CONVERSION PERIOD OPTIONS

(See Technical Note 1)

| Model | Resolution <br> (Bits) | Convert Time | Throughput <br> to RAM |
| :---: | :---: | :---: | :---: |
| DVME-601A | 12 | $20 \mu$ Sec. | 40 kHz |
| DVME-601B | 12 | $4 \mu \mathrm{Sec}$. | 114 kHz |
| DVME-601C | 16 | $35 \mu \mathrm{Sec}$. | 25 kHz |
| DVME-601D | 16 | 400 mSec. | 2.5 Hz |
| DVME-601E | 12 | $2 \mu \mathrm{Sec}$. | see notes |

SYSTEM PERFORMANCE

| Specification | A/D Type |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 bit, $20 \mu$ Sec. | 12 bit, $4 \mu \mathrm{Sec}$. | $\begin{aligned} & 16 \text { bit, } \\ & 35 \mu \mathrm{Sec} . \end{aligned}$ | $\begin{gathered} 16 \mathrm{bit}, \\ 400 \mathrm{mSec} . \end{gathered}$ | $12 \text { bit, }$ $2 \mu \mathrm{Sec} .$ |
| Accuracy, minimum | $\begin{aligned} & \pm 0.025 \% \\ & \text { of FSR } \end{aligned}$ | $\begin{aligned} & \pm .05 \% \\ & \text { of FSR } \end{aligned}$ | $\begin{aligned} & \pm 0.01 \% \\ & \text { of FSR } \end{aligned}$ | $\begin{aligned} & \pm 0.0063 \% \\ & \text { of FSR } \end{aligned}$ | $\begin{aligned} & \pm 0.025 \% \\ & \text { of FSR } \end{aligned}$ |
| Nonlinearity, maximum | $\pm 1 / 2$ LSB | $\pm 1 / 2$ LSB | $\pm 2 \mathrm{LSB}$ | $\pm 2 \mathrm{LSB}$ | $\pm 1 / 2$ LSB |
| Zero tempco, maximum | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Gain tempco, maximum | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

External A/D Start . . . . . Negative-going TTL input
Trigger with $4.7 \mathrm{~K} \Omega$ pullup to +5 V . Pulse width is 100 nSec . minimum, $2 \mu$ Sec. max.

Local Pacer Clock . . . . . Software-programmable to cause either an A/D scan start or a single conversion.
Pacer Clock Interval . . . . $3.255 \mu$ Sec. to 41.667 mSec .
Range (supported in using one timer. Up to 3.03
firmware) hours using 3 cascaded timers.

## PERIPHERAL I/O CONTROLLER

Controller Type . . . . . . .MC68901 multifunction peripheral, crystal-controlled, 2.4576 MHz , userprogrammed.

Interrupts
Local Hardware . . . . . A/D End of Conversion, A/D Interrupts to 68010 End of Scan, VMEbus host CPU (Maskable) command request
Local Software . . . . . . Any timer count reached or I/O
Interrupts bits 0 through 4.
(Programmable)

## Digital I/O

Number of I/O Lines . . 5 lines, individually programmable as inputs, outputs, or interrupts.

Logic Levels . . . . . . . .TTL levels, 1 load maximum with $10 \mathrm{~K} \Omega$ pullups to +5 V .

## PERIPHERAL I/O CONTROLLER (cont.)

## Timer/Counters

Number of Timers ..... 4 8-bit timers with pre-scale
Timer Outputs $\qquad$ utputs, (Timers A,B,C), 1 TTL load maximum. Timer D is the USART baud clock but may be reprogrammed.
Timer/Counter Inputs . . . 2 inputs, TTL levels with $10 \mathrm{~K} \Omega$ pullups to +5 V .
Serial Port (See Technical Note 2)
Number of Serial Ports . . 1 USART, full duplex,
RS-232-C levels, DTE pinout.
RS-232-C Handshakes . . DTR, DSR, RTS, CTS
programmed by the user.
(See J2 pinout).

VMEbus INTERFACE
Standards Compliance . . IEEE P1014/D1.0
Data Bus Width . . . . . . . . 16 Bits

Address Bus . . . . . . . . . . . A24 D16 slave, 24 address | lines (A23-A01) plus 6 |
| :--- |
| address modifiers, jumper |
| selected. |

Address Modifier . . . . . . 39 hex or 3D hex,
jumperable.

Architecture . . . . . . . . . . Dual-ported 64 Kb block (See memory map) mapped on 64 Kb boundaries.
VME Bus Interrupter . . . . 1 line, jumper-selectable (See Note 3) IRQ1* through IRQ7*.
Data Transfer . . . . . . . . . . 16 bits using P1. Generates DTACK* derived from 16 MHz bus clock.

## CONNECTORS

| $\mathbf{V I}$ | 96-pin male DIN connector. P2 connector not used. |
| :---: | :---: |
| Local Analog Input, J1 | .25-pin DB-25S female on front panel. |
| Multifunction I/O. . . <br> Peripheral (68901), J2 | 25-pin DB-25S female on front panel. |
| Analog Input Channel Expansion Bus, J3 | 25-pin DB-25S female on front panel, compatible to DATEL DVME-64X series multiplexer boards. |

## MISCELLANEOUS

```
Power Required . . . . . + +5 Vdc }\pm5%\mathrm{ at 3.0 A max.
                                    (DVME-601A,B) or 3.1 A max.
                                    (DVME-601C,D) and }\pm12\textrm{Vdc
                                    at }10\textrm{mA}\mathrm{ max. from VMEbus
                                    for serial port. A local }\pm15\textrm{V
                                    dc-to-dc converter is included
                                    for linear circuits.
Operating . . . . . . . . . . . 0 to +60'C
Temperature
Storage Temperature ... -20}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ to }+8\mp@subsup{0}{}{\circ}\textrm{C
Relative Humidity . . . . . 10% to 90%, non-condensing.
Outline Dimensions . . . Double-height VME, 6U out-
                                    line.9.19" W x 6.3"D > 0.6" H,
                                    (233,5 }\times160\times15,24mm)
Weight . . . . . . . . . . . . . . }17\mathrm{ ounces (482 grams)
```


## TECHNICAL NOTES

1. The typical throughput rate is an aggregate time within a multichannel scan and does not include setup time. The rate includes times for channel sequencing, multiplexing, as well as delays from the instrumentation amplifier, $\mathrm{S} / \mathrm{H}$ acquisition/settling, A/D conversion, and 68010 software times. The polled-EOCSTSNSC subroutine is used, triggering A/D conversion on each data read. Higher single-channel speed is available using the "fast-throughput" mode (delayed DTACK*). The DVME-601E offers over 200 kHz in a longburst to local RAM (single channel, gain=1, PGA bypassed).
2. EPROM Monitor firmware uses Timer D and the serial port. Communications format is 9600 baud, 8 data bits, no parity, and 1 stop bit. A 4800-baud software UART is formed with I/O bit 0 for optional serial S record downloads. Firmware also uses Timer A as an A/D start clock. The user may re-program all functions.
3. Asserts one interrupt ID code which is programmable from the host. ADVME-601 local register generates the interrupt. The host may mask this interrupt by writing to a DVME-601 DPR register.

## DVME-601 FIRMWARE OVERVIEW

## Memory Mapping

Table 1 shows the relationship between the local DVME-601 memory and the host DPR window. Arbitration circuits prevent simultaneous access to the DPR by delaying either the local DVME-601 DTACK* or the VMEbus DTACK*. Three addresses in the DPR are hardware-mapped from the host. They enable interrupts to the host, select the interrupt ID vector that is asserted and force a local 68010 interrupt to execute a Function Block Command or local subroutine.
A portion of the top of Read/Write DPR is reserved for control/status bits defined by the DVME-601 firmware. A portion of the local RAM is reserved for the DVME-601 system control, vectors and stacks. Data acquisition and 68901 registers, as well as a register to interrupt the host from a local program, are hardware-mapped in local memory.

Table 1. DVME-601 Memory Map

| Local Memory |  | Host Memory |
| :---: | :---: | :---: |
| \$000000\$01FFFF | 64/128 Kb Local EPROM (READ only) |  |
| $\begin{aligned} & \$ 020000- \\ & \$ 02 F F F F \end{aligned}$ | 64 Kb Local RAM (READ/WRITE) |  |
| $\begin{aligned} & \$ 040000- \\ & \text { \$04FFF7 } \end{aligned}$ | 64 Kb Shared Dual Port RAM (READ/WRITE) | Base + \$0000- Shared 64 Kb <br> Base + \$FFF7 DPR (RDNR) <br> [\$FFFO-FFF7 are soft-mapped R/W cmd/stat. See manual.] |
| \$04FFF8 <br> \$04FFF9 | Not used Not used | Base + \$FFF8 Enable interrupt to <br> Base + \$FFF9 VMEbus (RDNWR) (Bit 7) |
| \$04FFFA \$04FFFB | Not used Not used | Base + \$FFFA Host interrupt ID <br> Base + \$FFFB Vector (RDNWR) |
| \$04FFFC \$04FFFD | Not used Not used | Base + \$FFFC Force command interrupt <br> Base + \$FFFD  <br> to DVME-601 (WR-only  <br> word from host)   <br>  ( <br>   |
| \$04FFFE <br> \$04FFFF | Not used Not used | Base + \$FFFE Not used <br> Base + \$FFFF Not used |
| \$06XXXX | ADD Start Channel Address Reg. (WR) | Notes: <br> 1. Unlisted addresses are redundant or not defined. All addresses are in hexadecimal. "XXXX' bytes are not decoded and are don't care. Factory-jumpered base addressing is \$FA0000. |
| \$08XXXX | A/D Final Channel Address Reg. (WR) |  |
| \$0AXXXX | Command/Status Reg. (R/W) [EOC,EOS, LED, AJD, etc.] |  |
| \$0CXXXX | Start A/D Convert (WRITE only) | 2. Hardware registers from $\$ 6 X X X X$ to $\$ 10 X X X X$ require MOVE.W instructions. Local RAM from about \$20000-21000 is reserved. 68901 registers require MOVE.B instructions or Read-Modify-Write. <br> 3. BASE + \$FFFC is write-only from VMEbus and should be located beyond power-up memory testing. |
| \$0EXXXX | Force interrupt to VMEbus Host (WR) |  |
| \$10XXXX | ADD Data Register (READ only) |  |
| $\begin{aligned} & \$ 120000- \\ & \$ 12002 F \end{aligned}$ | 68901 Intrpt/Timers/ USART/Parallel Port (READNRITE) |  |

## A/D Converter Command Modes

Location \$0AXXXX in the DVME-601's localmemory map contains a command register. The settings of individual bits in this register determine:

- A/D converter triggering,
- modes of channel sequencing, and
- how the converter transfers data.

Executive firmware manages this register; however, it may be directly controlled by user-written programs as well. The addresses below refer to the local 68010 memory map (see Table 1). The command register controls the following hardware functions:

1. $A / D$ conversion starts with a short settling delay before the actual conversion. Three events can trigger the delay:
A. An external TTL trigger or timer input arrives. (The logic enables the trigger and waits for the falling edge.)
B. The local CPU reads the A/D data register (\$10XXXX).
C. A write to location \$0CXXXX occurs.

These modes may be partially combined. All modes must test the End of Conversion (EOC) bit to confirm that data is ready.
2. The start pulse may start either a single conversion or a scan of N channels as defined by the start and final channel address registers (\$06XXXX and \$08XXXX). If the start defines a SCAN, then individual samples must still be started by reading the A/D data register.
3. A "fast throughput" mode is offered where the A/D converter logic holds off the local DTACK* input to the 68010 until the End of Conversion output. This mode offers higher speeds by eliminating EOC polling. When used with a block move instruction loop which auto-increments the destination
pointer, this acts like a DMA transfer. During DMA transfers, the instruction remains in the 68010's queue and requires no opcode fetch cycle.
4. A "re-scan mode" is offered which automatically reloads the start channel register when the End of Scan is reached. This mode yields higher speeds for repeated scans by eliminating the address register write.
5. The channel address sequencer may be inhibited from incrementing after each sample. This would be used for very high-speed single channel applications and is similar to loading the same address in both the start and final addresses registers.
6. The A/D start logic may be inhibited by local 68010 command. This would be used to ignore external triggers until ready or for other usage.

## NOTE

EOC/EOS interrupts are always sent to the local 68901 interrupt controller but are normally masked off by programming the 68901 registers.

## EPROM Firmware

The 64 Kb EPROM includes Monitor and Executive software. The Monitor helps in developing and debugging optional userwritten programs and is available only via the RS-232-C serial port. This port is on the DVME-601's front panel J2 connector. The user simply connects a "dumb" terminal to this connector.
The Monitor is not required if the user chooses to control the DVME-601 only from the DPR using the Executive. After successful power-up testing, the LED is lit and the DVME-601 automatically enters the Monitor. This LED illuminates to indicate successful memory and I/O tests. The DVME-601 attempts to run the Monitor even if self-test fails. The Executive will be off, insuring that the DVME-601 will ignore any power-up bus activity in the DPR. The user switches the board from the Monitor to the Executive state via either the serial port or the DPR. The Executive accepts function blocks loaded from the DPR by the host. The blocks may contain reserved command words, local subroutine addresses, and optional input or output parameters. The host tells the DVME-601 to execute a previously loaded command by writing to a reserved location in the DPR. This forces a local 68010 interrupt to branch to the command or routine.
A typical subroutine would set the start and final analog channel address registers. It would include these addresses as longword parameters in a sequential list after the subroutine memory address. Another subroutine would start A/D scanning. Its "output parameter" would be blocks of digitized A/D data transferred to the DPR.
Subroutine addresses may also include the addresses of userwritten code which was previously downloaded into local memory or reprogrammed in the EPROM. A function command is reserved to perform the DPR download of S records. Since the S records contain destination addresses and may be of any length, the code may be sent anywhere in usable local RAM. It can overlay previous code and can be repeated indefinitely at high speed. It can include tables as well as executable binary image since it is not executed as part of the download.
All of this activity is controlled by VMEbus commands via the Executive. While a subroutine runs, a reserved control/status area of DPR indicates when command execution is in progress
and when a command block is done. Any subroutine (including a long multiple A/D scan) may be interrupted to return to the command level or execute a different routine. Thus, the user has an extremely powerful, general purpose means of controlling the DVME-601.

## Monitor Commands

A conventional hexadecimal firmware Monitor allows full access to the 68010 CPU registers, data acquisition registers, the 68901 peripheral, and to memory locations (including the DPR). Programs may be run under breakpoint and/or trace control. The Monitor also includes several A/D diagnostic commands to aid in calibration or hardware troubleshooting. A list of monitor command functions appears in Table 2.

Table 2. Summary of Monitor Command Functions

| Monitor Commands |
| :--- |
| Read/Write CPU or memory registers. |
| Display memory block in hexadecimal and ASCII. |
| Fill memory block with a constant. |
| Set or display breakpoint. |
| Trace one or more instructions. |
| Start execution until optional breakpoint. |
| Turn Executive ON or OFF (enable/disable DPR commands). |
| Transition to/from Executive or Monitor. |
| Auxiliary serial port download. |
| Start A/D sampling to serial port. |

## Executive Commands

The Executive accepts commands and optional parameters through the DPR. A major benefit of the Executive is a uniform sequential list method of passing subroutine parameters. User programs may also use this syntax or may develop their own parameter-passing method in another part of the DPR. If the user's serial port terminal is connected, the execution of Executive Function Blocks may be analyzed at the Monitor level. The Executive also traps non-executable subroutine addresses by performing a soft reset.

| Executive Commands |
| :--- |
| Select the memory destination address of A/D scans as either |
| local RAM, single DPR or swapped DPR buffers. |
| Select the source of A/D start triggers as external TTL, local |
| timer, last A/D read or host command. |
| Select A/D triggering per conversion or per scan. |
| Select channel address sequencer to increment or not after |
| each conversion. |
| Select start/final sequential channel addresses. |
| Select timer channel, period and control. |
| Transfer A/D scans from local RAM to DPR (after data pre- |
| processing by a user-downloaded program). |
| Define whether scan transfers will wait for host Ready status |
| or transfer without waiting. |
| Select how scanning will stop (N samples, $N$ scans, buffer full, |
| stop by host). |
| Download S records via DPR or auxiliary serial port and flag |
| checksum errors but do not start execution. |
| Load subroutine addresses or function command block with |
| optional parameter list and await execution. |
| Execute previously loaded commands or subroutine(s). |
| Memory block transfer. |

The Executive allows for repeating or alternating blocks of sequential subroutines. They may be selected once, N number of times, or until stopped by the host. The DPR Download is one of the Executive commands. Most of the subroutines available through the Executive manage the data acquisition section. Table 3 lists the functions of executive commands available.

## Speed by Architecture

The primary difference between the DVME-601 smart A/D board and "dumb" A/D boards is the increased total system throughput achieved by offloading the host. This is a result of simultaneous A/D scanning and concurrent host processing, plus using the DPR as a programmable buffer. Even greater system bandwidth may be possible by having the DVME-601 do arithmetic pre-processing of A/D blocks, delivering final results rather than raw input data.

Figure 2 shows the wasted idle times in the host for dumb A/D boards because an interrupt, polling, or DTACK* delay must occur with each sample.

The interrupt processing takes many microseconds to save stacks and registers and arbitrate with the Real Time Operating System. To realize the full speed of a dumb board, the host must be fully dedicated to data acquisition, leaving no time for non-A/D tasks. With fast converters and high bandwidth inputs, the short sample intervals make it inefficient to run the host in an interrupt mode, thereby locking out other host software tasks during data acquisition. The typical lack of memory on dumb boards for sample storage also means that the last sample is saved in the A/D converter and new sampling cannot start until the old sample is read.
The DVME-601 efficiently runs long blocks of thousands of samples, allowing ample time for host disk and display activity between blocks.


Figure 2. Speed by Architecture

## I/O SIGNALS AND CONNECTIONS

## A/D Channel Expansion Bus

## (Please refer to the Channel Address Map, Table 4)

The DVME-601's J3 front panel connector accepts a flat cable assembly, such as DATEL Part Numbers DVME-C-01 or DVME-C-02, to form a channel expansion bus. The cable assembly plugs into DATEL's slave multiplexer boards installed in slots adjacent to the DVME-601 or in a nearby VME chassis. Available DATEL channel expansion boards include:

- DVME-641 A 32 Single-ended/16 Differential channel highspeed MUX;
- DVME-643 An 8 Differential channel low-level isolated MUX (for sensors such as thermocouples, RTD's, 4-20 mA loops, etc.); and,
- DVME-645 A 16 Single-ended/8 Differential channel simultaneous sample/hold MUX.
The DVME-645 is especially suited to array processing and DSP applications. This channel expansion bus allows the DVME-601 to directly control each slave MUX board and carries three classes of signals. They are:

1. Eight-bit channel address outputs from the DVME-601's address register, offering up to 256 total channels. This autosequencing register is software-controlled by the user's host program or DVME-601 firmware.
2.Buffered high-level switched differential analog signals into the DVME-601's instrumentation amplifier.
2. Control and handshake lines, an external A/D start trigger, and grounds.
Channel addresses are distributed to all MUX boards along the bus. The first 8 or 16 addresses are for local DVME-601 channels. Address selection logic and base address switches on each MUX board allows it to respond to a range of addresses. All other de-selected boards disconnect their analog outputs from the bus until addressed. For diagnostics, each MUX board has a LED lamp which turns on when that board is addressed. DATEL offers 2-and 3-connector cables to connect one or two slave MUX boards and users may fabricate flat cables for connecting up to 10 boards.
One of the control lines on the expansion bus is a TTL-compatible, open-collector A/D trigger. This lets the DVME-601's A/D start input be initiated from the trigger input on any multiplexer board. A single external event hardware trigger will start either one A/D sample and host interrupt or a scan of channels and interrupt on one or more boards. Alternatively, automatic channel sequencing and $A / D$ conversion may be started from a DVME-601 timer by jumpering the timer output to the trigger input on the J3 connector. Software commands from the host will also start the A/D conversion process.

A settling delay control line output from each MUX board will delay the actual A/D conversion to synchronize settling times of low-level pre-amplifiers on the MUX slave boards. Through appropriate host A/D software, board addressing and input range selection, it is even possible to mix high- and low-level expansion input boards on the same bus.
Figure 3 shows how a DVME-601 Coprocessor board physically links to DATEL's slave multiplexer boards and field equipment.

Table 4. Analog Channel Expansion Address Map

| Unused addresses |
| :--- |
| Expansion MUX Board N |
| $\vdots$ |
| $\vdots$ |
| Expansion MUX Board 2 |
| Expansion MUX Board 1 |
| DVME-601 16S/8D Channels |

(\$FFh)
(\$0Fh or \$07h)

## Input/Output Connections

Figures 4,5 , and 6 show the signals present on the DVME-601's J1, J2, and J3 connectors respectively. The connectors are dedicated as follows:
J1 Local Analog Inputs
J2 Multifunction Peripheral I/O Signals
J3 Analog Channel Expansion Bus


Figure 3. Front Panel Cabling and Wiring Connections
J1 (VIEWED FROM FRONT OF BOARD)


Figure 4. Local Analog Input Connector Analog (J1)
J2 (VIEWED FROM FRONT OF BOARD)


Figure 5. Multifunction Peripheral I/O Connector (J2)
J3 (NIEWED FROM FRONT OF BOARD)


Figure 6. Analog Channel Expansion Bus Connector (J3)

## ORDERING GUIDE

Model Number A/D Bits, Conversion Speed, and Input Configuration
DVME-601A 12 Bits, $20 \mu$ Sec., unipolar or bipolar Unipolar models DVME-601B-U DVME-601B 12 Bits, $4 \mu$ Sec., bipolar and DVME-601C-U are DVME-601C 16 Bits, $35 \mu \mathrm{Sec}$., bipolar available under special order. DVME-601D $\quad 16$ Bits, 400 ms , bipolar DVME-601E 12 Bits, $2 \mu$ Sec., bipolar
All models include a 64 Kb EPROM with Monitor/Executive firmware, and a User's Manual. A substantial amount of unused EPROM is available to the user. DATEL will review custom software requirements under special order.

## HARDWARE ACCESSORIES

## Part Number Description

DVME-691A Rack-mount screw terminator panel with signal conditioning pads for 32S/16D input channels. Includes flat signal cables compatible with the DVME-601.
DVME-C-01 Channel expansion flat cable with 2 DB-25P connectors for use with one slave MUX board.
DVME-C-02 Channel expansion flat cable with 3 DB-25P connectors for use with two slave MUX boards.

## CHANNEL EXPANSION SLAVE MUX BOARDS

| Part Number | Description |
| :--- | :--- |
| DVME-641 | 32S/16D Channel high speed, high-level non-isolated MUX board. |
| DVME-643 | 8D Channel low-level, isolated MUX board. |
| DVME-645 | 16S/8D Channel simultaneous sampling MUX board. |

Contact DATEL for DVME-601 software on disk.

## D/A OUTPUT AND DISCRETE I/O BOARDS

| Part Number | Description |
| :--- | :--- |
| DVME-624 | 4 Channel isolated 12-bit D/A board, plus 4-to-20 mA passive loops. |
| DVME-626 | 6 Channel 14/16-bit D/A board. |
| DVME-628 | 4 or 8 Channel 12-bit D/A board, plus 4-to-20 mA passive loops. |
| DVME-660 | 48 -line TTL I/O and timer/interrupt board. |

DVME-602R VMEbus 4-CHANNEL RTD INPUT AID BOARD

## FEATURES

- 4 A/D channels for RTD temperature measurements
- Fully hardware-compatible with VMEbus architecture
- On-board CPU for temperature calculations
- Open RTD detection circuitry
- Internal RTD excitation, linearization and signal conditioning
- Output in degrees Celsius or Fahrenheit
- 12-Bit plus sign resolution


THE DVME-602R IS AN INTELLIGENT VMEbus AID BOARD SPECIFICALLY DESIGNED FOR RTD INPUT MEASUREMENTS. CONDITIONING SIGNALS FROM UP TO 4 CHANNELS, THE DVME-602R PROVIDES LINEARIZED DATA TO VMEbus-BASED HOST SYSTEMS. THE DVME-602R IS PROGRAMMABLE TO PROVIDE OUTPUTS IN DEGREES C OR F. DESIGNED FOR HOSTILE ENVIRONMENTS, THE BOARD IS IDEAL FOR MOST REAL-TIME DATA ACQUISITION AND PROCESS CONTROL APPLICATIONS.

## GENERAL DESCRIPTION

The Model DVME-602R measures direct RTD transducer inputs. This intelligent A/D board provides signal conditioning for up to four analog input channels. The microprocessor on the DVME-602R performs functions relating to linearization of 100 ohm platinum RTD's with Alphas of 0.00385 European and 0.00392 American. The output data is available as either a Celsius or Fahrenheit temperature range value. On-board switches let the user conveniently select the RTD type and the output unit of measurement.

The DVME-602R hardware consists of four sections: VMEbus interface, microprocessor control, A/D converter and the input signal conditioning (with RTD excitation). An internal data bus links the control/data registers, A/D converter and the microprocessor. The board also detects open RTD's. Figure 1 shows the DVME-602R functional block diagram.

The DVME-602R A/D board comes complete with a user's manual. The manual describes the installation and calibration procedures for different applications and presents a theory of operation of the board. The user's manual also has a detailed section on troubleshooting. The board is shipped with an example 68010 assembly language diagnostic program on a 5 1/4" floppy diskette, formatted using VERSAdos (PDOS format also available). Consult the factory regarding the availability of the diagnostic program's source code in other disk formats.

## VME Interface

The DVME-602R interface to the host system using the P1 connector. The board uses short I/O space address lines and 16 data lines. On-board switches select the base address of the board. The board responds to the address modifier codes 29H and 2DH for data output purposes. The DVME-602R generates the data acknowledge (DTACK*) signal to notify acceptance of data from the VME data lines, D00 through D15. The DTACK* signal is jumper-selectable for delay times from 125 nano-
seconds to 1000 nanoseconds, accommodating different host systems.

The interface logic decodes the VMEbus WRITE*, DS0*, DS1*, and SYSRESET* control lines to provide the interface control signals. These signals control the board select and the VMEbus transfer functions. The DVME-602R uses programmable array logic (PAL) devices for interface and control, guaranteeing true asynchronous operation.

## VMEbus Interrupt Logic

The on-board microprocessor, at the end of linearization, generates an interrupt request on one of the VMEbus interrupt lines (IRQ1* through IRQ7*). The interrupt line is jumper-selectable. On receiving the interrupt request, the host system tests the interrupt level using address lines A01 through A03. The host system must then acknowledge using the IACK* and the daisy chain IACKIN* signal lines. If the DVME-602R interrupt level matches the level code on the address lines, the interrupt logic loads the interrupt ID number on to the VMEbus (low byte). The interrupt ID number is programmable by the host system. If the interrupt level on the address line does not match the board's interrupt level, the board generates the daisy chain IACKOUT* signal.


## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}$, unless otherwise noted.)

## INTERFACE SPECIFICATIONS

| Data Bus | 16 Bits |
| :---: | :---: |
| Address Bus | Short I/O Space 16 address lines |
| Address Modifier Codes | Uses codes 29H and 2DH |
| Interrupts | 1 line, jumperselectable. |
| Memory Mapping | Short I/O space, user or supervisor 256 words allocated per board. |
| Data Transfer | DTACK* signal line. Notifies the VMEbus host that data has been placed or accepted from the VMEbus data lines. |

The VMEbus SYSCLK signal is required.

## CONNECTOR SPECIFICATIONS

| VMEbus P1 connector | 96-pin male DIN connector. |
| :---: | :---: |
| J1 Analog Input Connector | Connects to a 12-pin terminal block. <br> Use Phoenix Contacts MSTB 1.5/12-ST or equivalent |
| J2 Digital Output Connector | Connects to a 4-pin terminal block. <br> Use Phoenix Contacts MSTB 1.5/4-ST or equivalent. |

## ANALOG INPUT SPECIFICATIONS

```
Analog Input channels . . . . . . }
Input Configuration . . . . . . . Differential
Input Type . . . . . . . . . . . . . . . RTD (Refer to Table 1)
Input Impedance . . . . . . . . . <100 Megohms,
                                minimum
Input Bias Current . . . . . . . . }10\mathrm{ nanoamps, maximum
Common Mode Rejection ... }94\textrm{dB}\mathrm{ , minimum
Ratio, minimum, Rs }\mp@subsup{}{}{\mathbf{5}}\mathbf{1k, f50.01
to }100\textrm{Hz
Maximum Safe Differential . . . 130V RMS
Voltage without damage (Over-
voltage protection)
Normal Mode Rejection . . . . }55\textrm{dB},\mathrm{ minimum
at 50/60 Hz
Input Lead Resistance . . . . . }\pm0.03/Oh
Effects
Voltage Range Gain Drift, . . . 45 ppm/ }\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ , maximum
```

| RTD Excitation Level . . . . . 0.4 mA |  |
| :---: | :---: |
| Gain Non-linearity . . | $\pm 0.01 \%$ of span |
| Gain Tempco . . . . . | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Digital Output | Degrees C or Degrees F |
| Digital Output Coding | 2's complement or sign and magnitude |
| Resolution | 12 bits plus sign and overrange |
| Conversion rate . . . (Switch selectable) | 12.5 conversions/second at 50 Hz NMR <br> 15 conversions/second at 60 Hz NMR <br> 25 conversions/second at 50 Hz NMR <br> 30 conversions/second at 60 Hz NMR |
| Power Supply Requirements |  |
| With internal dc-to-dc $\ldots . .+5 \mathrm{~V} \mathrm{dc} \pm 0.5 \%$ at 1.6 AConverter2.5 Amps maximum |  |
| Physical Characteristics |  |
| Outline Dimensions | $\begin{aligned} & 9.19^{\prime \prime} \mathrm{W} \times 6.3^{\prime \prime \mathrm{D}} \times 0.6^{\prime \prime \mathrm{H}} \\ & (233.35 \times 160 \times 15.24 \mathrm{~mm}) \end{aligned}$ |
| Weight . . . . . . . . . . . . . . 14.5 Oz (411 grams) |  |
| Operating Temperature $\ldots 0$ to $+60^{\circ} \mathrm{C}(+32$ to Range$\left.+140^{\circ} \mathrm{F}\right)$ |  |
| Storage Temperature Range | $\begin{aligned} & -20 \text { to }+80^{\circ} \mathrm{C}\left(-4 \text { to } 176^{\circ}\right. \\ & \text { F) } \end{aligned}$ |
| Relative Humidity non-condensing | $0 \text { to } 80 \%$ |
| Altitude | 0 to 15000 feet ( 4572 meters) |

Table 1. RTD Functional Specifications

| $\begin{aligned} & \text { RTD } \\ & \text { TYPE } \end{aligned}$ | RANGE ( ${ }^{\circ} \mathrm{C}$ ) | NOTES |
| :---: | :---: | :---: |
| European Alpha of 0.00385 | -200 to +850 | Equivalent resistance of 18.49 to 390.26 Ohms |
| System Accuracy | $\begin{aligned} & -200 \text { to } 0 \\ & 0 \text { to }+850 \end{aligned}$ | $\pm 3$ Degrees Celsius <br> $\pm 1$ Degree Celsius |
| American Alpha of 0.00392 | -200 to +630 | Equivalent resistance of 17.14 to 327.02 Ohms |
| System Accuracy | $\begin{aligned} & -200 \text { to } 0 \\ & 0 \text { to }+630 \end{aligned}$ | $\pm 3$ Degrees Celsius <br> $\pm 1$ Degree Celsuis |



Figure 1. DVME-602R Functional Block Diagram

## DVME-602R PROGRAMMING INFORMATION

The DVME-602R maps onto 256 consecutive bytes in the host system's address space. The address space essentially consists of the board ID number and registers. The registers are the command register, the status register, the A/D data register, the interrupt vector register, and the interrupt enable register. Table 2 lists the contents of the DVME-602R address space.

Table 2. DVME-602R Hardware registers

| Address | Function | Contents |
| :---: | :--- | :--- |
| Base +0 <br> through <br> Base +63 | Read | Manufacturer's/Board's <br> identification code |
| Base +144 | Write | Command register |
| Base +144 | Read | Status register |
| Base +146 | Read | A/D data register |
| Base +148 | Read/ <br> Write | Interrupt vector register |
| Base +150 | Write | Interrupt enable register |

## Command Register

Programming this register selects the mode of scanning, mode of operation, output format, and PGA gain. Bits 0 and 7 of the status register monitor successful completion of the command. After entering the calibration mode, the gain and offset potentiometers may be adjusted on a per-channel basis. Figure 2 shows the command register format.


Figure 2. DVME-602R Command Register Format

## Status Register

The contents of the status register indicate the channel selected, unit of temperature, and status of the A/D data and command registers. The bits 12 through 15 of this register indicate error conditions concerning open inputs, data out of range, and possible DVME-602R hardware failures. If the DVME-602R fails the self-test at power-up, the status bits indicate RAM or ROM failure and the BOARD OK lamp turns OFF. Figure 3 shows the format of the status register and Table 3 lists the error status conditions.


Figure 3. DVME-602R Status Register Format

Table 3. Error Status Conditions

| Error Number |  |  |  | Error |
| :---: | :---: | :---: | :---: | :---: |
| S7 | S6 |  |  |  |
| 0 | 0 | 0 | 0 | No error |
| 1 | 0 | 0 | 0 | Calibration mode |
| 1 | 0 | 0 | 1 | Data out of range |
| 1 | 0 | 1 | 0 | Open wire detection |
| 1 | 0 | 1 | 1 | Board not ready |
| 1 | 1 | 0 | 0 | Not used |
| 1 | 1 | 0 | 1 | Not used |
| 1 | 1 | 1 | 0 | Not used |
| 1 | 1 | 1 | 1 | Memory or board failure |

## A/D Data Register

This register contains the binary data received from the selected channel after successful completion of a command. Bit 7 of the status register indicates the validity of the data. Depending the mode of operation, the data may be a raw reading from the A/D converter or the linearized data from a thermocouple input. Data in this register can exist in two formats, as defined by bit 13 of the command register. This bit sets up the data word as either a 16-bit 2 's complement or a 15 -bit number plus sign.

As a 2's complement word, 12 bits of data occupy bit locations 0 through 11. The sign bit (MSB) occupies bit location 12 and the sign is extended to fill the 16 -bit register. Figure 4 shows the format of the $A / D$ data register.


Figure 4. DVME-602R A/D Data Register 2's Complement

## Interrupt ID Register

This register contains the user-loaded interrupt ID number. On receiving the interrupt request, the host system tests the interrupt level using address lines A01 through A03. The host system must then acknowledge using the IACK* and the daisy chain IACKIN* signal lines.

If the DVME-602R interrupt level matches the level code on the address lines, the interrupt logic loads the interrupt ID number onto the VMEbus (low byte). Figure 5 shows the format of the interrupt ID register.


Figure 5. DVME-602R Interrupt ID Register Format

## Interrupt Enable Register

The host system may program bit 6 of the interrupt enable register to enable the on-board interrupt. If this bit is set, the DVME-602R interrupts the host system when the A/D data is ready. The status of this bit is indicated in bit 6 of the status register. Bits 0 and 1 of the interrupt enable register are programmable to function as digital outputs. These outputs are provided on the digital output connector. Figure 6 shows the format of the interrupt enable register.

Word address: Base +150
(WRITE)


Figure 6. DVME-602R Interrupt Enable Register

## I/O CONNECTIONS

The DVME-602R uses TB1 for analog input (J1) connections and TB2 for digital output (J2) connections. Table 4 lists input signals on the TB1 connector while Table 5 lists those on the TB2 connector.

Table 4. J1 Connector Signals (TB1)

| Pin \# | Signal | Pin \# | Signal |
| :---: | :--- | :---: | :--- |
| 1 | N.C. | 2 | CHANNEL 3 LO IN |
| 3 | CHANNEL 3 HI IN | 4 | N.C. |
| 5 | CHANNEL 2 LO IN | 6 | CHANNEL 2 HI IN |
| 7 | N.C. | 8 | CHANNEL 1 LO IN |
| 9 | CHANNEL 1HI IN | 10 | N.C. |
| 11 | CHANNEL 0 LO IN | 12 | CHANNEL 0 HI IN |

Table 5. J2 Connector Signals (TB2)

| Pin \# | Signal |
| :---: | :--- |
| 1 | DIGITAL GROUND |
| 2 | DIGITAL GROUND |
| 3 | DIGITAL OUTPUT 1 |
| 4 | DIGITAL OUTPUT 0 |

## RTD Input Range Selection

The DVME-620R board lets the user select between American and European Alpha coefficients for the type of RTD used in the application. Selection of the proper Alpha, and selection of the output temperature unit, is simple. A DIP switch on the board, S2, allows the user to select these options. Table 6 lists the proper S2 settings to implement these options.

Table 6. RTD Input Range/Output Range Selection

| CHANNELS 0 THROUGH 3 | S2-3 | S2-4 | S2-5 | S2-10 |
| :--- | :---: | :---: | :---: | :---: |
| American Alpha <br> $(0.00392)$ | OFF | OFF | ON | NA |
| European Alpha <br> $(0.00385)$ | ON | ON | ON | NA |
| Degrees Fahrenheit | NA | NA | NA | ON |
| Degrees Celsius | NA | NA | NA | OFF |

## NOTES

DVME-602R Board Identification Code

| Byte <br> Address | ASCII <br> Code | Function |
| :---: | :---: | :--- |
| Base +1 | V | Identifier |
| +3 | M | This ASCI code is present |
| +5 | E | for all DATEL VMEbus boards |
| +7 | I |  |
| +9 | D |  |
| $+0 B$ | D | Manufacturer ID |
| +0 D | A | DAT is the ID for DATEL |
| +0 F | T |  |
| +11 | d | Board model number |
| +13 | V |  |
| +15 | M |  |
| +17 | E |  |
| +19 | - |  |
| +1 B | 6 |  |
| +1 D | 0 |  |
| +1 F | 2 |  |

DATEL VMEbus Short I/O Memory Organization

| Base Address | Board Model Number | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { Base }+0 \\ & \text { through } \\ & \text { Base }+63 \end{aligned}$ | All DATEL VMEbus boards | Manufacturer's and Board's identification code |
| Base + 64 through <br> Base +77 <br> Base + 78 <br> through <br> Base + 127 | DVME-660 | 48 line digital I/O board <br> Not Used |
| $\begin{aligned} & \text { Base }+128 \\ & \text { through } \\ & \text { Base }+143 \end{aligned}$ | DVME-611 DVME-612 | DVME-611: 32 single-ended/ 16 differential channel A/D board <br> DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels |
| $\begin{aligned} & \text { Base + } 144 \\ & \text { through } \\ & \text { Base + } 151 \end{aligned}$ | DVME-602 | DVME-602: 4-channel isolated board for measuring thermocouples RTD's, strain gage, high-level, low-level, and 4-to-20 mA current loop inputs |
| Base + 152 through <br> Base + 159 <br> Base + 160 through <br> Base + 175 |  | Not Used |
|  | DVME-612 | DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels |
|  | DVME-624 | DVME-624: 4-channel isolated D/A board |
|  | DVME-626 | DVME-626: 6-channel, 16-bit DIA board |
|  | DVME-628 | DVME-628: 8-channel D/A board |
| $\begin{aligned} & \text { Base + } 176 \\ & \text { through } \\ & \text { Base + } 191 \end{aligned}$ |  | Not Used |
| $\begin{aligned} & \text { Base }+192 \\ & \text { through } \\ & \text { Base }+255 \end{aligned}$ | --- | Not Used |

## FEATURES

- 4 A/D channels with high isolation ( 1000 V peak).
- Fully hardware-compatible with VMEbus architecture
- Two models to measure a choice of inputs: DVME-602T for thermocouples and low-level inputs. DVME-602H for high-level and 4-to-20 mA inputs.
- On-board CPU for temperature calculations
- On-board linearization for J, K, T, S, B, E, and R type thermocouples
- On-board cold junction compensation

- Output in degrees Celcius or Fahrenheit
- 13-bit resolution

THE DVME-602T/602H ARE DATEL'S HIGH-END A/D BOARDS SPECIFICALLY DESIGNED FOR THERMOCOUPLE AND HIGH-LEVEL INPUT MEASUREMENTS. BOTH BOARDS CONDITION SIGNALS FROM UP TO 4 CHANNELS AND PROVIDE LINEARIZED BINARY DATA TO A VMEbus-BASED HOST SYSTEM. THE DVME-602T MODEL IS PROGRAMMABLE TO PROVIDE OUTPUTS IN ${ }^{\circ} \mathrm{C}$ OR OF. DESIGNED FOR HOSTILE ENVIRONMENTS REQUIRING HIGH-ISOLATION, THESE BOARDS ARE IDEAL FOR MOST REAL-TIME DATA ACQUISITION AND CONTROL APPLICATIONS.

## GENERAL DESCRIPTION

DATEL offers the DVME-602 A/D boards in two models. The model DVME-602T measures thermocouple and low-level inputs and the model DVME-602H measures high-level inputs. The intelligent A/D boards provide signal conditioning for up to four analog input channels. The microprocessor on the DVME-602T performs functions relating to linearization for J, K, T, S, B, E, and R type thermocouples. The output data is available as either a celcius or fahrenheit temperature range value. On-board switches let the user select the thermocouple type and the output unit of measurement.
Features include isolation, $50 / 60 \mathrm{~Hz}$ rejection, and a 120 dB Com mon Mode Rejection Ratio. The on-board signal conditioning modules provide a minimum of 750 V RMS isolation from channel-to-channel and channel-to-VMEbus. The high isolation protects the host system from high voltage damages if a thermocouple accidentally contacts a high voltage line. The boards' 120 dB CMRR allow thermocouple measurements even in the presence of high common mode voltages.

The DVME-602T also measures low-level $\pm 25.6, \pm 51.2$ and $\pm 102.4 \mathrm{mV}$ dc full-scale range analog signals from sources other than thermocouples, providing the raw, unlinearized A/D data to the host system.
An on-board cold junction compensation (CJC) circuit eliminates errors caused by temperature variations of the cold junction. The CJC is effective over a range of 0 to $+60^{\circ} \mathrm{C}$. The DVME-602H offer $\pm 5 \mathrm{~V}$ dc and current loop signal input capability. The board is provided with an attenuation circuit for higher input voltage ranges.
The DVME-602T/602H hardware consists essentially of five sections: VMEbus interface section, microprocessor control section, A/D converter section, input signal conditioning section and the CJC section. An internal data bus links the control/data registers, A/D converter and the microprocessor. Figure 1 shows the DVME-602 functional block diagram.

The DVME-602 A/D boards will be shipped with a user's manual. The user's manual describes the installation and calibration procedures for different applications and explains the theory of operation of the A/D boards. The user's manual also contains information on troubleshooting the boards.
The boards are shipped with an example 68010 assembly language diagnostic program on a $51 / 4^{\prime \prime}$ floppy diskette, formatted using VERSAdos (PDOS format also available). Consult the factory regarding the availability of the diagnostic program's source code in other disk formats.

## NOTE:

References to the DVME-602 in this Data Sheet apply to both the DVME-602T and the DVME-602H.

ORDERING INFORMATION


## VME Interface

The DVME-602 interfaces to the host system using the P1 connector. The board uses short I/O space address lines and 16 data lines. On-board switches select the base address of the board. The board responds to the address modifier codes $29 \mathrm{H}, 2 \mathrm{DH}, 39 \mathrm{H}$, and 3DH for data output purposes. The DVME-602 generates the data acknowledge (DTACK * ) signal to notify acceptance of data from the VME data lines, D00 through D15. The DTACK* signal is jumper-selectable for delay times from 125 nanoseconds to 1000 nanoseconds, accommodating different host systems.
The interface logic decodes the VMEbus control lines WRITE $\star$, DS0 * , DS $1 *$, and AS * to provide the interface control signals. These signals control the board select and the VMEbus transfer functions. The DVME-602 uses programmable array logic (PAL) devices for interface and control, guaranteeing true asynchronous operation.

## VMEbus Interrupt Logic

The on-board microprocessor, at the end of linearization, generates an interrupt request on one of the VMEbus interrupt lines (IRQ1* through IRQ7*). The interrupt line is jumper-selectable. On receiving the interrupt request, the host system tests the interrupt level using address lines A01 through A03. The host system must then acknowledge using the IACK t and the daisy chain IACKIN* signal lines. If the DVME-602 interrupt level matches the level code on the address lines, the interrupt logic loads the interrupt ID number on to the VMEbus (low byte). The interrupt ID number is programmable by the host system. If the interrupt level on the address lines do not match, the board generates the daisy chain IACKOUT* signal.

Figure 1: DVME-602 Block Diagram

## FUNCTIONAL SPECIFICATION

(Typical at +25 degrees Celcius, unless otherwise noted)

Data Transfer. . . . . . . . . . . . . . DTACK* signal line.
Notifies the VMEbus host that data has been placed or accepted from the VMEbus data lines.

## Interface specifications

| Data Bus | 16 Bits |
| :---: | :---: |
| Address Bus. | . Short I/O Space 16 address lines |
| Address Modifier Codes . | . Codes used 29H, 2DH, 39 H , and 3DH |
| Interrupts | 1 line, jumper-selectable. |
| Memory Mapping | . Short I/O space, user or supervisor 256 words allocated per board. |

The VMEbus SYSCLK signal is required.

## CONNECTOR SPECIFICATIONS

VMEbus P1 connector. . . . . 96-pin male DIN connector.

| J1 Analog Input. Connector | . Connects to a 12-pin terminal block. Use Phoenix Contacts MSTB 1.5/12-ST or equivalent.* |
| :---: | :---: |
| J2 Digital Output Connector | . Connects to a 4-pin terminal block. Use Phoenix Contacts MSTB 1.5/4-ST or equivalent.* |

*One mating connector supplied with each board.

## DVME-602 PROGRAMMING INFORMATION

The DVME-602 maps onto 256 consecutive bytes in the host system's address space. The address space essentially consists of the board ID number and registers. The registers are the command register, the status register, the A/D data register, the interrupt ID register and the interrupt enable register. Table 1 lists the contents of the DVME-602 address space.

Table 1: DVME-602 Hardware Registers

| Address | Function | Contents |
| :--- | :--- | :--- |
| Base +0 <br> through <br> Base +63 | Read | Manufacturer's/Board's <br> identification code |
| Base +144 | Write | Command register |
| Base +144 | Read | Status register |
| Base +146 | Read | A/D data register |
| Base +148 | Read/ | Interrupt ID register |
|  | Write |  |
| Base +150 | Write | Interrupt enable register |

## Command Register

Programming this register selects the mode of scanning, mode of operation, coding, PGA gain code and CJC. The bits 0 and 7 of the status register monitor successful completion of the command. Figure 2 shows the command register format.


Figure 2: DVME-602 Command Register Format

## Status Register

The contents of the status register indicate the channel selected, unit of temperature, and status of the A/D data and command registers. Bits 12 through 15 of this register indicate error conditions concerning open inputs, CJC and data out of range, and possible DVME-602 hardware failures. If the DVME-602 fails the self-test at power-up, the status bits indicate RAM or ROM failure and the BOARD OK lamp turns off. Figure 3 shows the format of the status register and Table 2 lists the error status conditions.

Word address: Base + 144


Figure 3: DVME-602 Status Register Format

Table 2: Error Status Conditions

| Error Number |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| S7 | S6 | S5 | S4 | Error |
| 0 | 0 | 0 | 0 | No error |
| 1 | 0 | 0 | 0 | Calibration mode |
| 1 | 0 | 0 | 1 | Data out of range |
| 1 | 0 | 1 | 0 | Open wire detection |
| 1 | 0 | 1 | 1 | Board not ready |
| 1 | 1 | 0 | 0 | CJC out of range |
| 1 | 1 | 0 | 1 | CJC and data out of range |
| 1 | 1 | 1 | 0 | CJC and open wire |
| 1 | 1 | 1 | 1 | Memory or board failure |

## A/D Data Register

This register contains the binary data received from the selected channel after successful completion of a command. Bit 7 of the status register indicates the validity of the data. Depending on the mode of operation, the data may be a raw reading from the A/D converter or the linearized data from a thermocouple input. Data in this register can exist in two formats, as defined by bit 13 of the command register. This bit sets up the data word in either a 2's complement of sign plus magnitude format. As a 2's complement word, 12 bits of data occupy bit locations 0 through 11 . The sign bit (MSB) occupies bit location 12 and the sign is extended to fill the 16 -bit register. Figure 4 shows the 2's complement format of the $A / D$ data register.


Figure 4: DVME-602 A/D Data Register 2's Complement Format

## Interrupt ID register

This register contains the user-loaded interrupt ID number. On receiving the interrupt request, the host system tests the interrupt level using address lines A01 through A03. The host system must then acknowledge using the IACK* and the daisy chain IACKIN* signal lines. If the DVME-602 interrupt level matches the level code on the address lines, the interrupt logic loads the interrupt ID number onto the VMEbus (low byte). Figure 5 shows the format of the interrupt ID register.
Word address: Base +148

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 5 | 4 | 4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (READ/WRITE) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $I D 7$ | $I D 6$ | $I D 5$ | $I D 4$ | $I D 3$ | $I D 2$ | $I D 1$ | $I D 0$ |

Figure 5: DVME-602 Interrupt ID Register Format

## Interrupt Enable Register

The host system may program bit 6 of the interrupt enable register to enable the on-board interrupt. If this bit is set, the DVME-602 interrupts the host system when the A/D data is ready. The status of this bit is indicated in bit 6 of the status register. Bits 0 and 1 of the interrupt enable register are programmable to function as digital outputs. These outputs are provided on the digital output connector. Figure 6 shows the format of the interrupt enable register.


## I/O CONNECTIONS

The DVME-602 uses TB1 for analog input (J1) connections and TB2 for digital output (J2) connections. Table 3 lists input signals on the TB1 connector.

Table 3: J1 Connector Listing

| Pin \# | Signal | Pin \# | Signal |
| :---: | :--- | :---: | :--- |
| 1 | -12V dc | 2 | CHANNEL 3 LO IN |
| 3 | CHANNEL 3 HI IN | 4 | -12V dc |
| 5 | CHANNEL 2 LO IN | 6 | CHANNEL 2 HI IN |
| 7 | -12V dc | 8 | CHANNEL 1 LO IN |
| 9 | CHANNEL 1 HI IN | 10 | -12V dc |
| 11 | CHANNEL 0 LO IN | 12 | CHANNEL 0 HI IN |

Table 4: J2 Connector Listing

| Pin \# | Signal |
| :---: | :--- |
| 1 | DIGITAL GROUND |
| 2 | DIGITAL GROUND |
| 3 | DIGITAL OUTPUT 1 |
| 4 | DIGITAL OUTPUT 0 |

Figure 6: DVME-602 Interrupt Enable Register

## FEATURES FOR RTD and STRAIN GAGE MODELS

## DVME-602R

- 4 A/D channels
- RTD inputs
A. 25 to $175 \Omega$
B. 0 to $350 \Omega$
- Fully compatible with VMEbus hardware
- On-board signal conditioning
- On-board constant current excitation
- On-board source and lead wire compensation
- 130 V maximum safe differential input voltage

DVME-602S

- 4 A/D channels
- Strain gage inputs
A. $\pm 30 \mathrm{mV}$ dc
B. $\pm 100 \mathrm{mV}$ dc
- Fully hardware-compatible with VMEbus hardware
- On-board signal conditioning
- 94 dB minimum CMRR
- $\pm 0.02 \%$ maximum nonlinearity
- 130 V maximum safe differential input voltage


Input Voltage Range Offset Drift

| Model Number | Input Range | Offset Drift |
| :---: | :---: | :---: |
| DVME-602T | $\pm 25.6 \mathrm{mV} \mathrm{dc}$ | $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
|  | $\pm 51.2 \mathrm{mV}$ dc | $3 \mu /{ }^{\circ} \mathrm{C}$ |
|  | $\pm 102.4 \mathrm{mV}$ dc | $3.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
|  |  |  |
|  | $\pm 5.12 \mathrm{~V} \mathrm{dc}$ | $70 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |

Time and Temperature Related Drift

| Thermocouple <br> Type | Time related <br> drift <br> $\left({ }^{\circ} \mathbf{C} / 6\right.$ months $)$ | Temperature related <br> drift <br> $\left({ }^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: |
| J | $\pm 0.2$ | $\pm 0.1$ |
| K | $\pm 0.25$ | $\pm 0.15$ |
| S | $\pm 1.0$ | $\pm 0.3$ |
| T | $\pm 0.25$ | $\pm 0.1$ |
| E | $\pm 0.2$ | $\pm 0.15$ |
| R | $\pm 0.8$ | $\pm 0.3$ |
| B | $\pm 1.0$ | $\pm 0.3$ |


| Digital Output. . . . . . . . . | Degrees $C$ or degrees $F$ |
| :---: | :---: |
| Digital Output Coding | .2's complement or sign and magnitude |
| Resolution | 12 bits plus sign and overrange |
| Conversion rate. . . . (Switch-selectable) | . 12.5 conversions/second at 50 Hz NMR |
|  | 15 conversions/second at 60 Hz NMR <br> 25 conversions/second at 50 Hz NMR <br> 30 conversions/second at 60 Hz NMR |
| CJC Error <br> Room temperature....... $\pm 0.5^{\circ} \mathrm{C}$ Full temperature range . . . $\pm 1.5^{\circ} \mathrm{C}$ |  |
|  |  |
|  |  |
| Power Supply Requirements |  |
| With internal dc-to-dc . . . Converter | $+5 \mathrm{~V} \mathrm{dc} \pm 0.5 \% \text { at } 1.6 \mathrm{~A}$ |

Thermocouple Input Ranges and Accuracy (Maximum)

| Thermocouple <br> Type | Temperature <br> Range <br> $\left({ }^{\circ} \mathrm{C}\right)$ | Input Voltage <br> Range <br> (mV) | Accuracy <br> $\left({ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: |
| J | -200 to 0 | -7.890 to -4.632 | $\pm 3$ |
| 0 to +760 | -4.632 to +42.922 | $\pm 1$ |  |
| K | -200 to -100 | -5.891 to -3.553 | $\pm 3$ |
| S | -100 to +1232 | -3.553 to +49.988 | $\pm 1$ |
| 0 to +300 | 0.000 to +2.323 | $\pm 6$ |  |
| T | +300 to +1768 | +2.323 to +18.698 | $\pm 3$ |
|  | -200 to 0 | -5.603 to 0.000 | $\pm 3$ |
| E | 0 to +400 | 0.000 to +20.869 | $\pm 1$ |
|  | -270 to -200 | -9.835 to -8.824 | $\pm 10$ |
| R | -200 to 0 | -8.824 to 0.000 | $\pm 3$ |
|  | 0 to +1000 | 0.000 to +76.358 | $\pm 1$ |
| 0 to +300 | 0.000 to +2.400 | $\pm 4$ |  |
| B | +300 to +1768 | +2.400 to +21.108 | $\pm 2$ |
|  | +300 to +500 | +0.431 to +1.241 | $\pm 5$ |
|  | +500 to +1000 | +1.241 to +4.833 | $\pm 3$ |
|  | +1000 to +1820 | +4.833 to +13.814 | $\pm 2$ |

## Physical Characteristics

Outline Dimensions......... $9.19^{\prime \prime} \mathrm{W} \times 6.3^{\prime \prime} \mathrm{D} \times 0.6^{\prime \prime} \mathrm{H}$ $(233.35 \times 160 \times 15.24 \mathrm{~mm})$
Weight 14.5 Oz . (411 grams)

Operating Temperature..... 0 to $+60^{\circ} \mathrm{C}$ Range

Storage Temperature Range. -20 to $+80^{\circ} \mathrm{C}$
Relative Humidity . . . . . . . . . . 0 to $80 \%$ non-condensing
Altitude . . . . . . . . . . . . . . . . . . 0 to 15000 feet (4572 meters)

DVME-602T Board Identification Code

| Byte <br> Address | ASCII <br> Code | Function |
| :---: | :---: | :--- |
| Base +1 | V | Identifier |
| +3 | M | This ASCII code is present |
| +5 | E | for all DATEL VMEbus boards |
| +7 | I |  |
| +9 | D |  |
| +0 B | D | Manufacturer ID |
| +0 D | A | DAT is the ID for DATEL |
| +0 F | T |  |
| +11 | d | Board model number |
| +13 | V |  |
| +15 | M |  |
| +17 | E |  |
| +19 | - |  |
| +1 B | 6 |  |
| +1 D | 0 |  |
| +1 F | 2 |  |

DATEL VMEbus Short I/O Memory Organization

| Base Address | Board Model Number | Function |
| :---: | :---: | :---: |
| Base +0 through Base +63 | All DATEL VMEbus boards | Manufacturer's and Board's identification code |
| Base + 64 through Base +77 <br> Base +78 <br> through <br> Base + 127 | DVME-660 | 48 line digital I/O board <br> Not Used $\qquad$ |
| $\begin{aligned} & \text { Base +128 } \\ & \text { through } \\ & \text { Base +143 } \end{aligned}$ | DVME-611 | DVME-611: 32 single-ended/ 16 differential channel A/D board <br> DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels |
| $\begin{aligned} & \text { Base + } 144 \\ & \text { through } \\ & \text { Base + } 151 \end{aligned}$ | DVME-602 | DVME-602: 4-channel isolated board for measuring thermocouples RTD's, strain gage, high-level, low-level, and 4-to-20 mA current loop inputs |
| Base + 152 through Base + 159 <br> Base + 160 through Base + 175 |  | Not Used |
|  | DVME-612 | DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels |
|  | DVME-624 | DVME-624: 4-channel isolated D/A board |
|  | DVME-626 | DVME-626: 6-channel, 16-bit DIA board |
|  | DVME-628 | DVME-628: 8-channel D/A board |
| $\begin{aligned} & \text { Base }+176 \\ & \text { through } \\ & \text { Base }+191 \\ & \hline \end{aligned}$ |  | Not Used |
| $\begin{aligned} & \text { Base }+192 \\ & \text { through } \\ & \text { Base }+255 \end{aligned}$ |  | Not Used ---------------------> |

## FEATURES:

- Two models of VMEbus-based boards: DVME-611: 32 single-ended/16 differential A/D channels DVME-612: 32 single-ended/16 differential A/D channels and 2 D/A channels
- Five levels of resolutions available:
A. 12-bit $/ 20 \mu \mathrm{~S}$
B. 12-bit/4 $\mu \mathrm{S}$
C. $16-\mathrm{bit} / 35 \mu \mathrm{~S}$
D. $16-\mathrm{bit} / 400 \mathrm{mS}$
E. 12-bit/2 $\mu \mathrm{S}$
- Four input voltage ranges available: $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}, 0$ to 5 V , and 0 to 10 V dc
- Three types of output coding:
A. Bipolar 2's complement
B. Bipolar offset binary
C. Unipolar straight binary
- Up to $\mathbf{1 6 0 , 0 0 0}$ conversions per second throughput.
- Fast throughput mode for high-speed data transfers
- On-board interrupt vector register for host system's service routines.
- Up to $0.0063 \%$ full-scale range accuracy
- $\pm 1 / 2$ LSB linearity error
- $\mathbf{8 0} \mathbf{d B}$ CMRR at gain of 128

DATEL's DVME-611/612 ARE HIGH-PERFORMANCE A/D BOARDS OFFERING SAMPLING RATES OF UP TO 160 kHz SAMPLING. DESIGNED FOR VMEbus SYSTEMS, THE PRODUCT LINE INCLUDES MODELS WITH DIFFERENT A/D CONVERTER RESOLUTIONS. WITH HIGH-SPEED REAL-TIME DATA ACQUISITION APPLICATIONS IN MIND, THE DVME-611/612 BOARDS ARE IDEAL CHOICES FOR PROCESS CONTROL, TEST AND MEASUREMENT AND OTHER RELATED INDUSTRIAL APPLICATIONS.

## GENERAL DESCRIPTION

The DVME-611/612 are DATEL's VMEbus based high-end A/D conversion boards. The A/D boards provide up to 16-bit binary data from up to 32 single-ended or 16 differential analog input channels. DATEL offers optional expansion boards for up to 256 singleended or differential analog input channels. The DVME-612 is also equipped with two D/A channels, operable in four output voltage ranges.
The on-board hardware essentially consists of multiplexers, a PGA, an A/D converter and registers. The PGA is programmable for gains from 1 to 128 in binary increments. Both the DVME-611 and the DVME-612 are available in four models depending upon the A/D converter module used. The A/D converter modules are easily field-replaceable. All models except the DVME-611D and the DVME-612D contain a sample/hold amplifier.
The host programmable command register controls the A/D conversion process. Depending upon the contents of the command register, an external trigger may also initiate the A/D conversion process. The host system may obtain the information pertaining to the A/D conversion and control selections using the status register.

For an intelligent A/D board (local 68010, dual-port RAM, RS-232, etc.), see model DVME-601)


- Eight-stage programmable gain amplifier (PGA)
- $\pm \mathbf{0 . 0 5 \%}$ full-scale range accuracy for D/A channels
- Channel expansion boards for up to $\mathbf{2 5 6}$ channels:

DVMF-641: Non-isolated, high-level inputs
CVME-643: Isolated, thermocouple, RTD, high-level, 4-to-20mA inputs
DVME-645: Simultaneous sample/hold inputs

- Two TTL digital outputs

The channel and control information from the channel select logic section is brought out to the J4 expansion connector. The control lines include End of Conversion (EOC), End of Scan (EOS), settling time delay and external trigger signals. These control signals on the expansion connector are also usable with externally multiplexed input channels. The start and final channels for A/D scanning process are selected by the host system.
On-board jumpers allow coding the digital output data in bipolar 2's complement, offset binary, or unipolar straight binary format. The analog output section on the DVME-612 offers $\pm 1 / 2$ LSB differential non-linearity and operates at $\pm 0.05 \%$ of full-scale range accuracy.
Functionally, the analog signal from the input channels is amplified and converted into binary data. The resolution depends on the A/D converter module used. Figure 1 shows the functional block diagram of the DVME-611/612 A/D boards. Data from the A/D converter module is coded into straight binary, offset binary, or 2's complement coding. The binary A/D data is transferred to the host system through the VMEbus transceivers.
For applications requiring fast data transfers, the DVME-611/612 A/D boards can operate in fast throughput mode. This mode is selectable using the command register. The fast throughput mode guarantees transfer of A/D data on to the VMEbus without having to test the conversion status. This mode delays the host CPU DTACK* while EOC $=0$ when A/D data is read.'
The DVME-611/612 A/D boards come with a user's manual. The user's manual describes the installation and calibration procedures for different applications and explains the theory of operation of the A/D boards. The user's manual also contains information on troubleshooting the boards.
The boards are shipped with an example 68010 assembly lanusing VERSAdos. Consult the factory regarding the availability of the diagnostic program's source code in other disk formats.
able in hard copy from DATEL. Consult the factory regarding the availability of the diagnostic program's source code in other disk formats.

## VME Interface

The DVME-611/612 interfaces to the host system using the P1 connector. The board uses short I/O space address lines and 16 data lines. On-board switches select the base address of the board. The board responds to address modifier codes $29 \mathrm{H}, 2 \mathrm{DH}, 39 \mathrm{H}$, and 3DH for data output purposes. The DVME-611/612 generates the data acknowledge (DTACK *) signal to notify acceptance of data from the VME data lines, D00 through D15. The DTACK * signal is jumper-selectable for delay times from 125 nanoseconds to 1000 nanoseconds, accommodating different host systems.
The interface logic decodes VMEbus control lines (WRITE $\star$, DS0 * , DS1 * , and AS * ) to provide the interface control signals. These signals control the board select and the VMEbus transfer functions. The DVME-611/612 uses programmable array logic (PAL) devices for interface and control, guaranteeing true asynchronous operation.

## VMEbus Interrupt Logic

The interrupt logic section senses an EOC or EOS condition and generates an interrupt request on one of the VMEbus interrupt lines (IRQ1* through IRQ7*). The interrupt line is jumperselectable. The interrupt logic accepts IACK $\star$ and IACKIN* signals from the host system as interrupt acknowledge and daisy chain input signals. Depending upon the interrupt level, the onboard logic loads the interrupt ID number on to the VMEbus or generates the daisy chain IACKOUT* signal.


Figure 1: DVME-611/612 Functional Block Diagram

## FUNCTIONAL SPECIFICATIONS

(Typical at 25 degrees Celcius, unless otherwise noted)

| Interface specifications |  |
| :--- | :--- |
| Data Bus | 16 Bits. (A16:D16 slave) |
| Address Bus | Short I/O Space 16 address lines |
| Address Modifier Codes | Codes used 29H, 2DH, 39H, and <br> 3DH |
| Interrupts | 1 line, jumper-selectable <br> 2 interrupt ID's for EOC and EOS <br> Software programmable |
| Memory Mapping | Short I/O space, user or supervisor <br> 256 words allocated per board |
| Data Transfer | DTACK* signal line |
|  | Acknowledges the VMEbus host that <br> data has been placed or accepted <br> from the VMEbus data lines. |

## CONNECTOR SPECIFICATIONS

| VMEbus P1 connector | 96-pin male DIN connector |
| :--- | :--- |
| J1 and J2 Analog Input | 25-pin D-type female connectors |
| Connectors |  |
| J3 Analog Output <br> Connector | 9-pin D-type female connector |
| J4 Analog Expansion <br> Connector | 25-pin D-type female connector |

ANALOG SPECIFICATIONS
ANALOG INPUT
Number of Channels
Channel Expansion

Input Configuration Input Ranges

Digital Output Coding
DVME-611/612A
DVME-611/612B
DVME-611/612C
DVME-611/612D
DVME-611E/612E

32 single-ended or 16 differential
256 single-ended or differential; requires external multiplexing. Use DATEL's DVME-641, DVME-643, or DVME-645 mux boards.
Single-ended or differential.
$\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}, 0$ to 5 V , or 0 to 10 V , jumper-selectable.

Unipolar and Bipolar (jumperable).
Bipolar
(For Unipolar coding consult the factory)

Resolution and Throughput

|  | Resolution <br> in bits | Conversion <br> time | Throughput <br> conversions/sec. |
| :--- | :---: | :---: | :---: |
| DVME-611A/DVME-612A | 12 | $20 \mu \mathrm{~S}$ | 40,320 |
| DVME-611B/DVME-612B | 12 | $4 \mu \mathrm{~S}$ | $160,000^{*}$ |
| DVME-611C/DVME-612C | 16 | $35 \mu \mathrm{~S}$ | 18,667 |
| DVME-611D/DVME-612D | 16 | 400 mS | 2.5 |
| DVME-611E/612E | 12 | $2 \mu \mathrm{~S}$ | see notes |


| External Trigger | TTL compatible, negative goıng edge. <br>  <br>  <br>  <br> Minimum pulse width $=100 \mathrm{nS}$ <br> Maximum pulse width $=2 \mu \mathrm{~S}$ |
| :--- | :--- |
| Programmable Gain | Uses an AM-543MC for gains of <br> Amplifier |
| X1, X2, X4, X8, X16, X32, X64, X128 |  |


| Common Mode Voltage | $\pm 10 \mathrm{~V} \mathrm{dc}$, maximum, non-isolated |
| :--- | :--- |
| Input Bias Current | 8 nA , maximum |
| Over Voltage Protection | $\pm 35 \mathrm{~V} \mathrm{dc}$, maximum |
|  |  |
| Input Impedance <br> Differential to ground | 10 megohms, minimum |
| Common Mode Rejec- <br> tion for $\pm 10 \mathrm{~V}$ input | 75 dB at a gain of 2 |
| signal at 60 Hz, minimum |  |

Full-Scale Range Accuracy, minimum
DVME-611A/DVME-612A $.025 \%$ at a gain of 1 DVME-611E/612E $\quad .20 \%$ at a gain of 128
DVME-611B/DVME-612B .05\% at a gain of 1 $.20 \%$ at a gain of 128
DVME-611C/DVME-612C $.010 \%$ at a gain of 1 $.20 \%$ at a gain of 128
DVME-611D/DVME-612D .0063 $\%$ at a gain of 1 $.20 \%$ at a gain of 128

Temperature Drift and Linearity

|  | Gain <br> Temperature <br> Coefficient <br> $\left(\mathbf{p p m} /{ }^{\circ} \mathrm{C}\right)$ | Zero <br> Temperature <br> Drift, <br> $\left(\mathbf{p p m} /{ }^{\circ} \mathrm{C}\right)$ | Linearity <br> Error, <br> maximum |
| :--- | :---: | :---: | :---: |
| DVME-611A/612A | $+/-20$ | 20 | $1 / 2 \mathrm{LSB}$ |
| DVME-611B/612B | $+/-20$ | 20 | 1 LSB |
| DVME-611C/612C | $+/-20$ | 20 | $1 / 2 \mathrm{LSB}$ |
| DVME-611D/612D | $+/-10$ | 10 | 2 LSB |
| DVME-611E/612E | $\pm 20$ | $\pm 20$ | $1 / 2 \mathrm{LSB}$ |

PGA plus MUX Settling
Time, maximum $\quad 8 \mu \mathrm{~S}$ at a gain of 1
$12 \mu \mathrm{~S}$ at a gain of 16
$40 \mu \mathrm{~S}$ at a gain of 64
$100 \mu \mathrm{~S}$ at a gain of 128
Minimum conversion time required for step input at rated accuracy, typical
DVME-611A/DVME-612A $20 \mu \mathrm{~S}$ at a gain of 1 $110 \mu \mathrm{~S}$ at a gain of 128
DVME-611B/DVME-612B $8 \mu$ S at a gain of 1
$102 \mu \mathrm{~S}$ at a gain of 128
DVME-611C/DVME-612C $35 \mu$ S at a gain of 1
$110 \mu \mathrm{~S}$ at a gain of 128
DVME-611D/DVME-612D 400 mS at a gain of 1
400 mS at a gain of 128

## Actual Conversion Time

DVME-611A/DVME-612A $20 \mu$ S, typical $25 \mu \mathrm{~S}$, maximum
DVME-611B/DVME-612B $4 \mu$ S, typical $5 \mu \mathrm{~S}$, maximum
DVME-611C/DVME-612C $35 \mu$ S typical
$45 \mu \mathrm{~S}$, maximum
DVME-611D/DVME-612D 200 mS , typical 400 mS , maximum
*Single channel, gain $=1$, convert-on-read

Optional Multiplexer Expansion Boards

| Model | Number of expansion channels |  | Input type |
| :--- | :---: | :---: | :--- |
|  | Single-ended | Differential |  |
| DVME-641 | 32 | 16 | High-level, <br> non-isolated <br> Thermocouple |
| DVME-643T | - | 8 | Isolated <br> DVME-643H |
| DVME-643R | - | 8 | High-level <br> Isolated |
| DVME-643S | - | 8 | RTD |
| DVME-645 | 16 | 8 | Strain Gage |
| Dimultaneous |  |  |  |
| Sample/Hold |  |  |  |
| high-level non- |  |  |  |
| isolated |  |  |  |

## ANALOG OUTPUT (For DVME-612 models only)

| Number of Channels | 2 |
| :--- | :--- |
| Output Range | $\pm 10 \mathrm{~V}, \pm 5,0$ to 5, or 0 to 10 V <br> Digital Input Coding <br> Bipolar 2's complement, bipolar off- <br> set binary or unipolar straight binary |
| Resolution | 12 Bits, bits D0 through D3 not used <br> Minus full-scale, |
| Reset | -10 V for 2 's complement and offset <br> binary <br> 0 V for Unipolar |
| Full-Scale Range | $.05 \%$, minimum |
| Accuracy |  |
| Differential <br> Non-linearity <br> Zero Temperature Drift <br> Offset Temperature Drift <br> Gain Temperature Drift | $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum |
| Settling time | $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum |
| Output Current | $10 \mu \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum |
| Output Impedance | 5 milliamps, typical |

## POWER SUPPLY REQUIREMENTS

+5 V dc $\pm 5 \%$ at 2.5 Amperes
On-board dc-to-dc converter generates $\pm 15 \mathrm{~V}$ dc for the DVME-611/612 logic circuits

## PHYSICAL-ENVIRONMENTAL

| Outline Dimensions | $9.19^{\prime \prime} \mathrm{W} \times 6.3^{\prime \prime \mathrm{D} \times 0.6 " \mathrm{H}}$ <br> $(233.5 \times 160 \times 15.24 \mathrm{~mm})$ |
| :--- | :--- |
| Weight | $1 \mathrm{lb} 0.5 \mathrm{oz}(467.8 \mathrm{Grams})$ |
| Operating Temperature <br> Range | 0 to $60^{\circ} \mathrm{C}$ |
| Storage Temperature <br> Range | -20 to $80^{\circ} \mathrm{C}$ |

Relative Humidity 0 to $90 \%$, non-condensing

## DVME-611/612 PROGRAMMING INFORMATION

The DVME-611/612 A/D boards use ten registers for data acquisition and control purposes. Table 1 lists the DVME-611/612 registers and their base address offsets. These registers are addressable locations in the host system's address space.

Table 1: DVME-611/612 Hardware Register Functions

| Address | Function | Contents |
| :--- | :--- | :--- |
| Base +0 |  | Manufacturer's/Board's <br> through <br> Base +63 |
| Read |  |  |
| Base +128 | Write | Command register |
| Base +128 | Read | Status register |
| Base +130 | Write | Interrupt ID register |
| Base +132 | Write | EOC/EOS F/F Reset |
| Base +134 | Write | Gain register |
| Base +136 | Write | Start channel register |
| Base +136 | Read | Current channel register |
| Base +138 | Write | Final channel register |
| Base +140 | Write | Start conversion register |
| Base +140 | Read | A/D data register |
| Base +142 | Read | Status register |
| Base +160 | Write | D/A channel 0 |
| Base +162 | Write | D/A channel 1 |

## Command Register

The 16-bit command register controls how the DVME-611/612 boards scan their selected channels. Programming the command register selects the modes for starting conversion, calibration, and fast throughput. This register also enables the interrupt, channel address auto-increment, and channel rescan capabilities. Figure 2 shows the command register format.

## Status Register

The DVME-611/612 status register indicates conditions relating to conversion status, channel scanning information, and modes selected. Figure 3 shows the status register format.

## Total System Throughput

Total sample-to-sample throughput rate depends on the A/D-S/H settling and conversion period and the user's software period. During this software interval, data is transferred to the host and the next A/D conversion is started. By combining fast throughput mode (DTACK* EOC holdoff) with convert-on-read-data, throughput over 160 kHz may be achieved for gain = 1 in single channel mode. Data transfer and host memory pointer management may partially overlap A/D conversion by using the convert-on-read mode.


Figure 2: DVME-611/612 Command Register Format (WRITE)
Location: Base +128 (Word address)


Figure 3: DVME-611/612 Status Register Format (READ)

## Interrupt ID Register

This register contains the user-loaded interrupt ID number. On receiving the interrupt request, the host system tests the interrupt level using address lines A01 through A03. The host system must then acknowledge using the IACK $\star$ and the daisy chain IACKIN * signal lines. If the DVME-611/612 interrupt level matches the level code on the address lines, the interrupt logic loads the interrupt ID number on to the VMEbus (low byte). If the EOC/EOS interrupts and the multiple channel scan option are enabled, the board loads the ID number plus one on to the VMEbus data lines. The host system may use these ID's to differentiate the EOC and EOS interrupts. Figure 4 shows the register format of the interrupt ID register.


Figure 4: Interrupt ID Register Format

## Gain Register and Digital Outputs

The least three significant bits of this register, when programmed, assign the gain to the differential amplifier in the PGA section. This register is programmable for gains from 1 to 128 in binary increments. Bits 6 and 7 of this register provide a general purpose digital output. The output signal lines from these two bits are available on pins 18 and 6 of the J4 connector. Figure 5 shows the gain register format.

Word address: Base $+134 \quad$ (Write)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Figure 5: Gain Register Format

## Start Channel/Current Channel Register

User must load this register with the starting channel address when scanning a group of channels. This register contains the address of the channel being scanned. Figure 6 shows the format of this register.

Word address: Base $+136 \quad$ (Read/Write)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x$ | $x$ | $x$ | x | x | $x$ | $\times$ | x | CH7 | CH6 | CH5 | CH4 | CH3 | CH2 | CH1 | CHO |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Figure 6: Start Channel/Current Channel Register

## Final Channel Register

User must load this register with the final channel address when scanning a group of channels. The on-board comparator compares this register contents with the current channel register and generates the end of scan (EOS) signal. Figure 7 shows the format of this register.

Word address: Base +138 (Write)


Figure 7: Final Channel Register Format

## Start Conversion Register

Writing any value to this register starts an A/D conversions on the channel indicated by the current channel register. Figure 8 shows the format of this register.


Figure 8: Start Conversion Register Format

## AID Data Register

The 16 bits of the A/D data register are connected to 16 VMEbus data lines. The host system may read this register to obtain the binary data of the analog input from the channel selected. Models DVME-611/612 A and B do not use the four least significant data bits. The value of these bits defaults to zero for these models. Figure 9 shows the format of this register.

| Wor | add | ess | Ba | e | 140 |  |  |  |  | Rea |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| AD1 | AD2 | AD3 | AD4 | AD5 | AD6 | AD7 | AD8 | AD9 | AD10 | AD11 | AD12 | AD13 | AD14 | AD15 | AD16 |

MSB
LSB
Figure 9: A/D Register Format

## D/A Channel Registers

The DVME-612 boards have two D/A channel registers. These registers form the input to the 12-bit hybrid D/A converters. These registers are programmable by the most significant 12 bits from the VMEbus data lines. Figure 10 shows the format of these registers.


Figure 10a: D/A Channel 0 Register Format


Figure 10b: D/A Channel 1 Register Format

## EOC/EOS F/F Register

Writing any value to this register resets the EOC/EOS flip-flops. Figure 11 shows the format of this register.


Figure 11: EOC/EOS F/F Register Format
(These F/F's are also reset by the next start of conversion.)

## I/O Connections

The DVME-611/612 A/D boards use the J 1 and J 2 connectors for analog input connections and the J 4 connector for channel expansion. The DVME-612 uses the J3 connector for analog output connections. Tables $2,3,4$, and 5 list the I/O signals of the $\mathrm{J} 1, \mathrm{~J} 2, \mathrm{~J} 3$, and J4 connector respectively.

Table 2: DVME-611/612 Analog Input Connector-J1

| PIN \# | CONFIGURATION |  |
| :---: | :--- | :--- |
|  | SINGLE-ENDED | DIFFERENTIAL |
|  | CHANNEL O IN | CHANNEL 0 HIGH |
| 12 | CHANNEL 16 IN | CHANNEL 0 LOW |
| 25 | ANALOG RETURN | ANALOG RETURN |
| 10 | CHANNEL 1 IN | CHANNEL 1 HIGH |
| 23 | CHANNEL 17 IN | CHANNEL 1 LOW |
| 11 | ANALOG RETURN | ANALOG RETURN |
| 21 | CHANNEL 2 IN | CHANNEL 2 HIGH |
| 9 | CHANNEL 18 IN | CHANNEL 2 LOW |
| 22 | ANALOG RETURN | ANALOG RETURN |
| 7 | CHANNEL 3 IN | CHANNEL 3 HIGH |
| 20 | CHANNEL 19 IN | CHANNEL 3 LOW |
| 8 | ANALOG RETURN | ANALOG RETURN |
| 18 | CHANNEL 4 IN | CHANNEL 4 HIGH |
| 6 | CHANNEL 20 IN | CHANNEL 4 LOW |
| 19 | ANALOG RETURN | ANALOG RETURN |
| 4 | CHANNEL 5 IN | CHANNEL 5 HIGH |
| 17 | CHANNEL 21 IN | CHANNEL 5 LOW |
| 5 | ANALOG RETURN | ANALOG RETURN |
| 15 | CHANNEL 6 IN | CHANNEL6 HIGH |
| 3 | CHANNEL 22 IN | CHANNEL 6 LOW |
| 16 | ANALOG RETURN | ANALOG RETURN |
| 1 | CHANNEL 7 IN | CHANNEL 7 HIGH |
| 14 | CHANNEL 23 IN | CHANNEL 7 LOW |
| 2 | ANALOG RETURN | ANALOG RETURN |

Table 4: DVME-612 Analog Output Connector-J3

| PIN \# | SIGNAL LINE |
| :---: | :--- |
| 1 | CHANNEL 0 VOUT |
| 6 | ANALOG RETURN |
| 4 | CHANNEL 1 VOUT |
| 9 | ANALOG RETURN |

Table 3: DVME-611/612 Analog Input Connector-J2

| PIN \# | CONFIGURATION |  |
| :---: | :--- | :--- |
|  | SINGLE-ENDED | DIFFERENTIAL |
| 24 | CHANNEL 8 | CHANNEL 8 HIGH |
| 12 | CHANNEL 24 | CHANNEL 8 LOW |
| 25 | ANALOG RETURN | ANALOG RETURN |
| 10 | CHANNEL 9 | CHANNEL 9 HIGH |
| 23 | CHANNEL 25 | CHANNEL 9 LOW |
| 11 | ANALOG RETURN | ANALOG RETURN |
| 21 | CHANNEL 10 | CHANNEL 10 HIGH |
| 9 | CHANNEL 26 | CHANNEL 10 LOW |
| 22 | ANALOG RETURN | ANALOG RETURN |
| 7 | CHANNEL 11 | CHANNEL 11 HIGH |
| 20 | CHANNEL 27 | CHANNEL 11 LOW |
| 8 | ANALOG RETURN | ANALOG RETURN |
| 18 | CHANNEL 12 | CHANNEL 12 HIGH |
| 6 | CHANNEL 28 | CHANNEL 12 LOW |
| 19 | ANALOG RETURN | ANALOG RETURN |
| 4 | CHANNEL 13 | CHANNEL 13 HIGH |
| 17 | CHANNEL 29 | CHANNEL 13 LOW |
| 5 | ANALOG RETURN | ANALOG RETURN |
| 15 | CHANNEL 14 | CHANNEL 14 HIGH |
| 3 | CHANNEL 30 | CHANNEL 14 LOW |
| 16 | ANALOG RETURN | ANALOG RETURN |
| 1 | CHANNEL 15 | CHANNEL 15 HIGH |
| 14 | CHANNEL 31 | CHANNEL 15 LOW |
| 2 | ANALOG RETURN | ANALOG RETURN |

Table 5: DVME-611/612 Expansion Connector-J4

| PIN \# | SIGNAL LINE |
| :---: | :---: |
| 13 | EXTERNAL CHANNEL ADDRESS 0 OUT |
| 25 | EXTERNAL CHANNEL ADDRESS 1 OUT |
| 12 | EXTERNAL CHANNEL ADDRESS 2 OUT |
| 24 | EXTERNAL CHANNEL ADDRESS 3 OUT |
| 11 | EXTERNAL CHANNEL ADDRESS 4 OUT |
| 23 | EXTERNAL CHANNEL ADDRESS 5 OUT |
| 10 | EXTERNAL CHANNEL ADDRESS 6 OUT |
| 22 | EXTERNAL CHANNEL ADDRESS 7 OUT |
| 16 | DIGITAL GROUND |
| 9 | EXTERNAL CHANNEL ADDRESS VALID OUT |
| 8 | START CONVERSION STROBE OUT |
| 20 | SETTLING DELAY* IN |
| 7 | END OF CONVERSION OUT |
| 19 | END OF SCAN OUT |
| 17 | EXTERNAL TRIGGER IN* |
| 18 | GENERAL PURPOSE OUTPUT 0 |
| 6 | GENERAL PURPOSE OUTPUT 1 |
| 4 | DIGITAL GROUND |
| 21 | RESERVED |
| 5 | RESERVED |
| 1 | EXTERNAL ANALOG LOW IN |
| 14 | EXTERNAL ANALOG HIGH IN |
| 2, 15 | ANALOG COMMON |
| 3 | +5V dc REFERENCE OUT |

DVME-611/612 Board Identification Code

| Byte <br> Address | ASCII <br> Code | Function |
| :---: | :---: | :--- |
| Base +1 | V | Identifier |
| +3 | M | This ASCII code is present |
| +5 | E | for all DATEL VMEbus boards |
| +7 | I |  |
| +9 | D |  |
| +0 B | D | Manufacturer ID |
| +0 D | A | DAT is the ID for DATEL |
| +0 F | T |  |
| +11 | d | Board model number |
| +13 | V |  |
| +15 | M |  |
| +17 | E |  |
| +19 | - |  |
| +1 B | 6 |  |
| +1 D | 1 |  |
| +1 F | 1 or 2 |  |

## Fast Throughput Mode

This mode holds off response of the DTACK* VMEbus signal with the simultaneous ANDing of three conditions: command register bit $5=1$, EOC $=0$ and a host read of the A/D data register. While DTACK* is held off, the host CPU executes wait states. When A/D conversion finishes, EOC = 1 and DTACK* is released. Normally the attempted A/D data read now completes, and data is transferred without any EOC polling. Fast throughput should be used with caution since the host must be completely dedicated to A/D data acquisition.

DATEL VMEbus Short I/O Memory Organization

| Base Address | Board Model Number | Function |
| :---: | :---: | :---: |
| Base +0 <br> through $\text { Base }+63$ | All DATEL VMEbus boards | Manufacturer's and Board's identification code |
| Base +64 <br> through <br> Base +77 <br> Base +78 <br> through <br> Base + 127 | DVME-660 | 48 line digital I/O board <br> Not Used |
| $\begin{aligned} & \text { Base }+128 \\ & \text { through } \\ & \text { Base }+143 \end{aligned}$ | DVME-611 <br> DVME-612 | DVME-611: 32 single-ended/ 16 differential channel A/D board <br> DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels |
| $\begin{aligned} & \text { Base }+144 \\ & \text { through } \\ & \text { Base }+151 \end{aligned}$ | DVME-602 | DVME-602: 4-channel isolated board for measuring thermocouples, RTD's, strain gages, high-level, low-level, and 4-to-20mA current loop inputs |
| $\begin{aligned} & \text { Base }+152 \\ & \text { through } \\ & \text { Base }+159 \end{aligned}$ |  |  |
| $\begin{aligned} & \text { Base }+160 \\ & \text { through } \\ & \text { Base + } 175 \end{aligned}$ | DVME-612 DVME-624 DVME-628 | DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels |
|  |  | DVME-624: 4-channel isolated D/A board DVME-628: 8-channel D/A board |
| Base + 176 through Base + 191 |  | Not Used |
| $\begin{aligned} & \text { Base }+192 \\ & \text { through } \\ & \text { Base }+255 \end{aligned}$ |  | Not Used |

## FEATURES

- 4-Channel memory mapped D/A board
- 300 VRMS channel-to-channel and channel-to-bus isolation
- Hardware compatible with VMEbus specifications
- On-board isolated dc-to-dc power converter
- Optional $6 \mu$ S or $30 \mu$ S settling time models
- 12-Bit resolution
- Choice of output voltages:
a. 0 to 5 V dc
b. 0 to 10 V dc
c. $\pm 2.5 \mathrm{~V}$ dc
d. $\pm 5 \mathrm{~V}$ dc
e. $\pm 10 \mathrm{Vdc}$
- Optional 4-to-20mA current loop capability conforming to ISA standards
- $\pm 1 / 2$ LSB differential non-linearity
- $\pm 0.05 \%$ Full-scale range accuracy


## GENERAL DESCRIPTION

The DVME-624 is DATEL's 12-bit, 4-channel D/A board, totally compatible with VMEbus specifications. In a typical application the board provides analog outputs in real-time to the host system at a high speed. The different full-scale output voltage ranges the board offers conform to process control and test and measurement industrial requirements.
Each channel is configurable to different output voltage ranges. The salient feature of the DVME-624 board is the 300 VRMS channel-to-channel and channel-to-bus isolation. The board uses high performance optoisolators to provide the isolation. An on-board dc-to-dc power converter provides isolated power to each D/A converter section.
The isolation makes the DVME-624 an ideal choice for applications where a low-level signal superimposes a high voltage such as in testing of power supplies. The channel-to-bus isolation protects the host system against any catastrophic damages due to an external malfunction such as an actuator failure.
The DVME-624 offers $\pm 1 / 2$ LSB differential non-linearity and operates at $\pm 0.05 \%$ full-scale range accuracy. The DVME-624 models are available at two different settling times. The lower cost DVME-624C1 and DVME-624V1 models offer $30 \mu$ S settling time and the DVME-624C2 and DVME-624V2 models offer $6 \mu \mathrm{~S}$ settling time. The DVME624 may be obtained with an optional $4-$ to -20 mA industrial current loop output in addition to the voltage outputs. Refer to the ordering information for models with current loop option.


Functionally, the digital data from the VME host system is transferred through a 12-bit data register to one-of-four D/A sections. The DVME-624 converts the 12 most significant bits from the VME data bus to an analog output. Data from the host system may be in straight binary, offset binary, or 2's complement coding. The D/A converter sections are optically isolated from the VME interface logic. The DVME-624 uses monolithic D/A converters to increase the product's reliability and endurance.
The DVME-624 D/A boards will be shipped with a user's manual. The user's manual describes the installation and calibration procedures for different applications and explains the theory of operation of the DVME-624. The DVME-624 is shipped with an 68010 assembly language diagnostic program example on a 5 1/4" VERSAdos formatted diskettes. Consult factory regarding the availability of the diagnostic program's source code in other disk formats.

## ORDERING INFORMATION



## VME Interface

The DVME-624 interfaces to the host system using the P1 connector. The board uses short I/O space address lines and 16 data lines. On-board switches select the base address of the board. The board responds to the address modifier codes $29 \mathrm{H}, 2 \mathrm{DH}, 39 \mathrm{H}$, and 3DH for data output purposes. The DVME-624 generates the data acknowledge (DTACK*) signal to notify acceptance of data from the VME data lines, D00 through D15. The DTACK* signal is jumper-selectable for delay times from 125 nanoseconds to 1000 nanoseconds, accommodating different host systems. Figure 1 shows the functional block diagram of the DVME-624 D/A board.

## FUNCTIONAL SPECIFICATIONS

(Typical at 25 degrees Celcius, $\mathrm{V}_{\text {exc }}=+24 \mathrm{~V}$ dc, $\mathrm{R}_{\text {loop }}=250$ ohms, unless otherwise specified.)

## INTERFACE SPECIFICATIONS

Data Bus
Address Bus
Address modifiers codes

Memory Mapping

16 bits
Short I/O Space, 16 address lines
Codes used 29H, 2DH, 39H, and 3DH

Short I/O space, user or supervisor 256 bytes allocated per board (A16:D16 slave).

INTERNAL HARDWARE REGISTERISOFTWARE ASSIGNMENTS

Register Memory Mapping

| Relative <br> Address | Function | READ/WRITE |
| :--- | :--- | :--- |
| 0 through 63 | Board Identification <br> Code | Read Only |
| 64 through 127 |  |  |
| 128 through 159 | See Note 1 <br> See Note 2 <br> 160 | D/A Channel 0 |
| 162 | D/A Channel 1 | Write Only |
| 164 | D/A Channel 2 | Write Only |
| 166 | D/A Channel 3 Only |  |
| 168 through 255 | See Note 2 | Write Only Only |
| Note 1:These addresses are redundant with ID PROM <br> addresses, base + 0 through base + 63. |  |  |
| Note 2:These addresses are redundant in 8-byte blocks <br> with the DAC data registers, base + 160 through <br> base + 166. |  |  |

The VMEbus SYSCLK signal is required.


| CONNECTOR SPECIFICATIONS |  |
| :---: | :---: |
| VME bus - P1. . | 96-pin male DIN connector |
| Analog Output - J | 25-pin D Type female connector, Amp P/N 745783-1 or equivalent |
| ANALOG OUTPUT SPECIFICATONS |  |
| Number of Channels . . . . . . . 4 |  |
| Channel-to-channel Isolation | 300 VRMS, sustained maximum |
| Output full-scale. voltage ranges | $\begin{aligned} & 0 \text { to } 5 \mathrm{~V} \mathrm{dc} \\ & 0 \text { to } 10 \mathrm{~V} \mathrm{dc} \\ & \pm 2.5 \mathrm{Vdc} \\ & \pm 5 \mathrm{~V} \mathrm{dc} \\ & \pm 10 \mathrm{~V} \mathrm{dc} \text { (standard) } \end{aligned}$ |
| Input data coding. | Bipolar 2's complement Bipolar offset binary Unipolar straight binary |
| Resolution | 12 Bits. Uses 12 most significant data bits from the data bus. Ignores bits D0 through D3. |
| Reset. | Minus full-scale, output resets to 0.000 V dc |
|  | 4-to-20 mA. Meets ISA standard 550.1 Type 4 Class U |
| (User-supplied) |  |
| PERFORMANCE |  |


| Specification | Minimum | Typical | Maximum |
| :--- | :---: | :---: | :---: |
| Accuracy <br> Differential <br> non-linearity <br> Zero temperature <br> drift | $0.05 \%$ of FSR | - | - |
| Offset temperature | - | - | 0.5 LSB |
| Gain temp drift | - | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Settling time: | - | $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DVME-624V1 |  | $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DVME-624C1 | - |  |  |
| DVME-624V2 | - | - | $30 \mu \mathrm{~seconds}$ |
| DVME-624C2 | - | - | $6 \mu \mathrm{~seconds}$ |
| Output current | - | $\pm 5 \mathrm{~mA}$ | - |
| Output impedance | - | 50 milliohms | - |

## POWER SUPPLY REQUIREMENTS

+5 V dc $\pm 0.5 \%$ at 1.0 A typical, 1.2 A maximum
$+12 \mathrm{~V} \mathrm{dc} \pm 2.0 \%$ at 0.4 A typical, .7 A maximum

## CURRENT LOOP

| Specification | Minimum | Maximum |
| :--- | :--- | :---: |
| Accuracy | $0.1 \%$ of FSR | - |
| Excitation <br> (user-supplied) <br> Load resistance <br> Isolation <br> channel-to-channel <br> Isolation <br> output-to-bus | 300 Ohms | 1000 Ohms |

## PHYSICAL CHARACTERISTICS

| Outline Dimensions | $\begin{aligned} & 9.19 " \mathrm{~W} \times 6.3^{\prime \prime \mathrm{D}} \times 0.6^{\prime \mathrm{H}} \\ & (233.35 \times 160 \times 15.24 \mathrm{~mm}) \end{aligned}$ |
| :---: | :---: |
| Weight. | 9.6 oz (272.3 grams) |
| Operating temperature range | 0 to $60^{\circ} \mathrm{C}$ |
| Storage temperature. range | -20 to $+80^{\circ} \mathrm{C}$ |
| Relative humidity.. | 0 to $90 \%$, non-condensin |

## DVME-624 ANALOG OUTPUT CONNECTOR J1

The DVME-624 provides analog outputs using the J1 connector. Depending on the model, the J 1 connector contains voltage and current loop outputs. Figure 2 shows the output signals on the J1 connector.

| $\begin{aligned} & \text { PIN } \\ & \text { NUMBER } \end{aligned}$ | DESCRIPTION |
| :---: | :---: |
| 1 | DAC O V OUT |
| 2 | DAC OILOOP |
| 3 | DAC O V LOOP |
| 4 | DAC 1 V OUT |
| 5 | DAC 1 I LOOP |
| 6 | DAC 1 V LOOP |
| 7 | DAC 2 V OUT |
| 8 | DAC 21 LOOP |
| 9 | DAC 2 V LOOP |
| 10 | DAC 3 V OUT |
| 11 | DAC 3ILOOP |
| 12 | DAC 3 V LOOP |
| 13 |  |
| 14 | DAC 0 ANALOG RETURN |
| 15 | DAC 0 ANALOG RETURN |
| 16 |  |
| 17 18 | DAC 1 ANALOG RETURN |
| 18 19 | DAC 1 ANALOG RETURN |
| 20 | DAC 2 ANALOG RETURN |
| 21 | DAC 2 ANALOG RETURN |
| 22 23 | DAC 3 ANALOG RETURN |
| 24 | DAC 3 ANALOG RETURN |
| 25 |  |

Figure 2: Analog output pinout details

DVME-624 DATA FORMAT
The DVME-624 uses a 12-bit D/A converter for converting the digital data to analog signal. The board uses the 12 most significant bits of the VME data lines as input signals. Figure 3 shows the data format the DVME-624 is designed for.

| 15 | 4 |  |  |  | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB | DATA BITS | LSB | $X$ | $X$ | $X$ | $X$ |

Figure 3: DVME-624 data format

DVME-624 Board Identification Code

| Byte <br> Address | ASCII <br> Code | Function |
| :---: | :---: | :--- |
| Base +1 | V | Identifier |
| +3 | M | This ASCI code is present |
| +5 | E | for all DATEL VMEbus boards |
| +7 | D |  |
| +9 | D |  |
| +0 B | D | Manufacturer ID |
| +0 D | A | DAT is the ID for DATEL |
| +0 F | T |  |
| +11 | d | Board model number |
| +13 | V |  |
| +15 | M |  |
| +17 | E |  |
| +19 | - |  |
| +1 B | 6 |  |
| +1 D | 2 |  |
| +1 F | 4 |  |

## DATEL VMEbus Short I/O Memory Organization

| Base Address | Board Model Number | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { Base }+0 \\ & \text { through } \\ & \text { Base }+63 \end{aligned}$ | All DATEL VMEbus boards | Manufacturer's and Board's identification code |
| Base + 64 through Base +77 <br> Base + 78 through Base + 127 | DVME-660 | 48 line digital I/O board <br> Not Used |
| $\begin{aligned} & \text { Base }+128 \\ & \text { through } \\ & \text { Base }+143 \end{aligned}$ | DVME-611 DVME-612 | DVME-611: 32 single-ended/ 16 differential channel A/D board <br> DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels |
| $\begin{aligned} & \text { Base }+144 \\ & \text { through } \\ & \text { Base }+151 \end{aligned}$ | DVME-602 | DVME-602: 4-channel isolated board for measuring thermocouples RTD's, strain gage, high-level, low-level, and 4-to-20 mA current loop inputs |
| Base + 152 <br> through <br> Base + 159 | -------------- | Not Used |
| $\begin{aligned} & \text { Base }+160 \\ & \text { through } \\ & \text { Base }+175 \end{aligned}$ | DVME-612 <br> DVME-624 <br> DVME-628 | DVME-612: 32 single-ended 16 differential channel A/D board with 2 D/A channels DVME-624: 4-channel isolated D/A board DVME-628: 8-channel D/A board |
| $\begin{aligned} & \text { Base + } 176 \\ & \text { through } \\ & \text { Base + } 191 \end{aligned}$ |  | Not Used |
| $\begin{aligned} & \text { Base }+192 \\ & \text { through } \\ & \text { Base }+255 \end{aligned}$ | --------------------- | Not Used -- |

## FEATURES

- 6 D/A channels
- 16-Bit resolution
- 14-Bit monotonicity
- Designed to meet precision servo control requirements
- Complete hardware-compatible with VMEbus specifications
- $15 \mu$ Second settling time
- Available in two models:

DVME-626V1 for $\pm 10 \mathrm{~V}$ dc output
DVME-626V2 for 0 to +10 Vdc and $\pm 5 \mathrm{~V}$ dc outputs

- Three input coding types:
A. Bipolar 2's complement

B. Bipolar offset binary
C. Unipolar straight binary
- Up to $\mathbf{0 . 0 0 5 \%}$ full-scale range accuracy
- $\pm 0.005 \%$ of full-scale range differential nonlinearity
- On-board dc-to-dc power converter supplies $\pm 15 \mathrm{~V}$ dc for internal logic circuits

The DVME-626 is DATEL's high resolution VMEbus-based D/A board that provides analog outputs for up to 6 channels. The 16-bit D/A board is designed to deliver exceptionally high-performance in rugged industrial environments. The 14-bit monotonicity and $0.005 \%$ FSR accuracy makes the board an ideal choice for precision servo control and similiar applications. The DVME-626 is supported by VERSAdos-based and PDOS-based software for calibration and diagnostics.

## GENERAL DESCRIPTION

The DVME-626 is a D/A member of DATEL's VMEbus family. The board delivers precision and performance that makes it easily acceptable for various test and control applications. Onboard hardware resources provide 6 high-resolution analog outputs with an accuracy of better than $0.005 \%$ of full-scale range. The DVME-626 accepts 16 -bit digital data, coded in bipolar 2's complement, bipolar offset binary, or unipolar straight binary. The board is rigorously tested under extreme environmental conditions to meet DATEL's stringent quality assurance requirements.
The DVME-626 easily fits into a VMEbus card cage and is addressable using short I/O space address lines. The on-board switches select the base address of the board. Functions relating to input data coding and output voltage range are easily selectable using jumpers.
Functionally, the DVME-626 consists of a VMEbus interface section and a digital-to-analog converter (DAC) section. The DAC data register section contains a data register and D/A converter for each section. One unique feature of the DVME-626 is that the DAC outputs will reset to 0.000 V during reset, regardless of whether unipolar or bipolar outputs are selected. Figure 1 shows the functional block diagram of the board.

The DVME-626 D/A board will be shipped with a user's manual. The user's manual describes the installation and calibration procedures for different applications and explains the theory of operation of the board. The user's manual also contains information on troubleshooting the board.

The board is shipped with an example 68010 assembly language diagnostic program on a $51 / 4^{\prime \prime}$ floppy diskette, formatted for either VERSAdos or PDOS operating systems. Consult the factory regarding the availability of the diagnostic program's source code on other disk formats.

ORDERING INFORMATION


## VMEbus Interface

The DVME-626 interfaces to the host system using the P1 connector. The board uses short I/O space address lines and 16 data lines. On-board switches select the base address of the board. The board responds to address modifier codes 29 H , 2DH, 39H, and 3DH for data output purposes. The DVME-626 generates the data acknowledge (DTACK *) signal to notify acceptance of data from the VMEbus data lines, D00 through D15. The DTACK * signal is jumper-selectable for delay times from

125 nanoseconds to 1000 nanoseconds, accommodating different host CPU response times.
The interface logic decodes the VMEbus control lines WRITE *, DSO *, DS $1 *$, and SYSRESET * to select and control the interface. These signals control the board select and the VMEbus transfer functions. The DVME-626 uses programmable array logic (PAL) devices for interface and control, guaranteeing true asynchronous operation.


FUNCTIONAL SPECIFICATIONS
(Typical at 25 degrees Celcius, unless otherwise noted)

## INTERFACE SPECIFICATIONS

| Data Bus. | 16 Bits (A16:D16 slave) |
| :---: | :---: |
| Address Bus. | . Short I/O Space; 16 address lines |
| Address Modifier Codes. | . Codes used 29H, 2DH, 39H, and 3DH |
| Memory Mapping | Short I/O space, user or supervisor, 256 words allocated per board. |
| Data Transfer | DTACK * signal line. Acknowledges the VMEbus host that data has been placed or accepted from the VMEbus data lines. |

## CONNECTOR SPECIFICATIONS

| VMEbus P1 Connector . . . . . . . .96-pin male DIN <br> connector. |
| :--- |
| J1 and J2 Analog Output . . . . . <br> 25-pin D-type female <br> connector, DB-25S |

## ANALOG SPECIFICATONS

ANALOG OUTPUT
Number of Channels. . . . . . . 6, non-isolated

## Output Range

DVME-626V1 . . . . . . . . . . . . . . $\pm 10 \mathrm{~V}$ dc
DVME-626V2 . . . . . . . . . . . . 0 to 10 V and $\pm 5 \mathrm{~V}$ dc
Digital Input Coding. . . . . . . . . Bipolar 2's complement Bipolar offset binary Unipolar straight binary (jumperable)

Note: The VMEbus SYSCLK signal is required.

Resolution 16 Bits
Monotonicity . . . . . . . . . . . . . . . 14 bits
Reset Output resets to 0.000 V dc at power-on
Accuracy $0.005 \%$ of FSR, minimum
Differential $0.005 \%$ of FSR, maximum nonlinearity
Zero temperature drift. . . . . . $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical
Offset temperature drift . . . . . . $8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical
Gain temperature drift . . . . . . . $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical
Settling time. $\qquad$
Output current. . . . . . . . . . . . $\pm 5 \mathrm{~mA}$, typical
Output impedance
.50 milliohms, typical

## POWER SUPPLY REQUIREMENTS

+5 V dc $\pm 0.5 \%$ at 3.0 Amperes, typical
Power Supply . . . . . . . . . . . . . $\pm 0.002 \%$, typical Rejection

## PHYSICAL CHARACTERISTICS

| Outline Dimensions. | $\begin{gathered} .9 .19^{\prime \prime} \mathrm{W} \times 6.3^{\prime \prime} \mathrm{D} \times 0.6^{\prime \prime} \mathrm{H} \\ (233.35 \times 160 \times 15.24 \mathrm{~mm}) \end{gathered}$ |
| :---: | :---: |
| Weight . . . . . . . . . . . | $1 \mathrm{lb} .(453.6$ grams) |
| Operating Temperature. Range | 0 to $+60^{\circ} \mathrm{C}$ Range |
| Storage Temperature. . Range | -20 to $+80^{\circ} \mathrm{C}$ Range |

Humidity
0 to $90 \%$, non-condensing

## DVME-626 PROGRAMMING INFORMATION

The DVME-626 contains six programmable registers that store digital data for each 16 -bit D/A converter. The board responds only to word data transfers on write operations. Table 1 shows the addresses of the identification code and the registers. Figure 2 shows the format of the DAC data register.


Figure 2: DVME-626 DAC Data Register Format

## I/O CONNECTIONS

The DVME-626 D/A boards provide front panel J1 and J2 connectors for analog output connections. Tables 2 and 3 list the output signals of the J 1 and J 2 connectors respectively.

## Table 2: DVME-626 ANALOG OUTPUT CONNECTOR J1

| PIN \# | DESCRIPTION |
| :---: | :--- |
| 1 | DAC 0 V OUT |
| 2 | NO CONNECTION |
| 3 | NO CONNECTION |
| 4 | DAC 1 V OUT |
| 5 | NO CONNECTION |
| 6 | NO CONNECTION |
| 7 | DAC 2 V OUT |
| 8 | NO CONNECTION |
| 9 | NO CONNECTION |
| 10 | DAC 3 V OUT |
| 11 | NO CONNECTION |
| 12 | NO CONNECTION |
| 13 | NO CONNECTION |
| 14 | DAC 0 ANALOG RETURN |
| 15 | DAC 0 ANALOG RETURN |
| 16 | NO CONNECTION |
| 17 | DAC 1 ANALOG RETURN |
| 18 | DAC 1 ANALOG RETURN |
| 19 | NO CONNECTION |
| 20 | DAC 2 ANALOG RETURN |
| 21 | DAC 2 ANALOG RETURN |
| 22 | NO CONNECTION |
| 23 | DAC 3 ANALOG RETURN |
| 24 | DAC 3 ANALOG RETURN |
| 25 | NO CONNECTION |

Table 1: DVME-626 Register Locations.

| ADDRESS | FUNCTION | CONTENTS |
| :--- | :--- | :--- |
| Base +0 <br> through <br> Base +63 | Read | Manufacturer's/Board's <br> identification code |
| Base +160 | Write | D/A Channel 0 |
| Base +162 | Write | D/A Channel 1 |
| Base +164 | Write | D/A Channel 2 |
| Base +166 | Write | D/A Channel 3 |
| Base +168 | Write | D/A Channel 4 |
| Base +170 | Write | D/A Channel 5 |

Table 3: DVME-626 ANALOG OUTPUT CONNECTOR J2

| PIN \# | DESCRIPTION |
| :---: | :--- |
| 1 | DAC 4 V OUT |
| 2 | NO CONNECTION |
| 3 | NO CONNECTION |
| 4 | DAC 5 V OUT |
| 5 | NO CONNECTION |
| 6 | NO CONNECTION |
| 7 | NO CONNECTION |
| 8 | NO CONNECTION |
| 9 | NO CONNECTION |
| 10 | NO CONNECTION |
| 11 | NO CONNECTION |
| 12 | NO CONNECTION |
| 13 | NO CONNECTION |
| 14 | DAC 4 ANALOG RETURN |
| 15 | DAC 4 ANALOG RETURN |
| 16 | NO CONNECTION |
| 17 | DAC 5 ANALOG RETURN |
| 18 | DAC 5 ANALOG RETURN |
| 19 | NO CONNECTION |
| 20 | NO CONNECTION |
| 21 | NO CONNECTION |
| 22 | NO CONNECTION |
| 23 | NO CONNECTION |
| 24 | NO CONNECTION |
| 25 | NO CONNECTION |

DVME-626 Board Identification Code

| Byte <br> Address | ASCII <br> Code | FUNCTION |
| :--- | :---: | :--- |
| Base +1 | V | Identifier. <br> Base +3 |
| M | This ASCII code is present |  |
| Base +5 | E | for all DATEL VMEbus <br> Base +7 <br> Base +9 |
| boards |  |  |
| Base $+0 B$ | D |  |
| Base +0D | D | Manufacturer ID. |
| Base +0 F | T | DAT is the ID for DATEL |
| Base +11 | d | Board model number |
| Base +13 | V |  |
| Base +15 | M |  |
| Base +17 | E |  |
| Base +19 | - |  |
| Base +1 B | 6 |  |
| Base +1 D | 2 |  |
| Base +1 F | 6 |  |

DATEL VMEbus Short I/O Memory Organization

| Base Address | Board Model Number | Function |
| :---: | :---: | :---: |
| Base+0 through Base+63 | All DATEL <br> VMEbus boards | Manufacturer's and Board's identification code |
| Base+64 <br> through <br> Base+77 <br> Base+78 <br> through <br> Base +127 | DVME-660 | 48 line digital I/O board <br> - Not Used |
| Base+128 <br> through <br> Base +143 | DVME-611 DVME-612 | DVME-611: 32 single-ended/ 16 differential channel A/D board <br> DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels |
| $\begin{aligned} & \text { Base }+144 \\ & \text { through } \\ & \text { Base }+151 \end{aligned}$ | DVME-602 | DVME-602:-4-channel isolated board for measuring thermocouples, RTD's, strain gage, high-level, low-level, and 4-to-20 mA current loop inputs |
| Base +152 <br> through <br> Base + 159 |  | - Not Used |
| $\begin{aligned} & \text { Base }+160 \\ & \text { through } \\ & \text { Base }+175 \end{aligned}$ | DVME-612 <br> DVME-624 <br> DVME-626 <br> DVME-628 | DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels DVME-624: 4-channel isolated board DVME-626: 6-channel 16-bit D/A board DVME-628: 8-channel 12-bit D/A board |
| Base+176 <br> through <br> Base+191 |  | - Not Used |
| Base+192 <br> through <br> Base +255 |  | - Not Used - |

## FEATURES

- 8 D/A channels
- 12-Bit resolution
- Complete hardware-compatible with VMEbus specirications.
- $6 \mu$ Second settling time.
- Three types of input coding:
A. Bipolar 2's complement
B. Bipolar offset binary
C. Unipolar straight binary
- Five output voltage ranges:
A. 0 to +5 V dc
B. 0 to +10 V dc
C. $\pm 2.5 \mathrm{~V}$ dc
D. $\pm 5 \mathrm{~V}$ dc
E. $\pm 10 \mathrm{~V}$ dc
- Up to $0.05 \%$ full-scale range accuracy.

- $\pm 1 / 2$ LSB differential nonlinearity
- 4-to-20 mA current loop output capability for DVME-628C model.
- On-board dc-to-dc power converter supplies $\pm 15 \mathrm{~V}$ dc for internal logic circuits.

THE DVME-628 IS DATEL's HIGH-END, VMEbus-BASED D/A BOARD THAT PROVIDES ANALOG OUTPUT FOR UP TO 8 CHANNELS. THE 12-BIT D/A BOARD, WITH 6 MICROSECOND SETTLING TIME, IS DESIGNED TO DELIVER HIGHPERFORMANCE IN PROCESS CONTROL, TEST INSTRUMENTATION AND SIMILAR APPLICATIONS. THE THREE INPUT CODING SCHEMES AND FIVE ANALOG OUTPUT VOLTAGE RANGES MAKES THE BOARD AN IDEAL CHOICE FOR MOST INDUSTRIAL APPLICATIONS.

## GENERAL DESCRIPTION

DATEL's VMEbus family of boards offer a complete solution to various data acquisition applications. The DVME-628 is the D/A member of this family, providing up to 8 analog outputs for the host VMEbus system. The D/A board offers a resolution of 12 bits and operates with an accuracy of beter than 0.05\% of full-scale range. The board is rigorously tested under extreme environmental conditions for DATEL's stringent quality assurance requirements.
The DVME-628 easily fits into a VMEbus card cage and is addressable using short I/O space address lines. The on-board switches select the base address of the board. Functions relating to input data coding and output voltage range are easily selectable using jumpers.
Functionally, the DVME-628 consists of a VMEbus interface section and a digital-to-analog conveter (DAC) section. The DAC data register section contains a data register and D/A converter for each section. For DVME-628C models the DAC section also contains voltage to 4-to-20 mA current loop conversion logic for each channel. One unique feature of the DVME-628 is that the DAC outputs will reset to 0.000 V during reset regardless of whether unipolar or bipolar outputs are selected.

The DVME-628 D/A board will be shipped with a user's manual. The user's manual describes the installation and calibration procedures for different applications and explains the theory of operation of the board. The user's manual also contains information on troubleshooting the board.

The board is shipped with an example 68010 assembly language diagnostic program on a $51 / 4^{\prime \prime}$ floppy diskette, formatted using VERSAdos. The diagnostic program source code is available in hard copy from DATEL. Consult the factory regarding the availability of the diagnostic program's source code in other disk formats.

## ORDERING INFORMATION



## VMEbus Interface

The DVME-628 interfaces to the host system using the P1 connector. The board uses short I/O space address lines and 16 data lines. On-board switches select the base address of the board. The board responds to address modifier codes $29 \mathrm{H}, 2 \mathrm{DH}, 39 \mathrm{H}$, and 3DH for data output purposes. The DVME-628 generates the data acknowledge (DTACK $\star$ ) signal to notify acceptance of data from the VMEbus data lines, D00 through D15. The DTACK* signal is
jumper-selectable for delay times from 125 nanoseconds to 1000 nanoseconds, accommodating different host systems. The interface logic decodes the VMEbus control lines WRITE $\star$, DS0 $\star$, DS1 $\star$, and AS $\star$ to provide the interface control signals. These signals control the board select and the VMEbus transfer functions. The DVME-628 uses programmable array logic (PAL) devices for interface and control, guaranteeing true asynchronous operation


## FUNCTIONAL SPECIFICATIONS

(Typical at 25 degrees Celcius, unless otherwise noted)

## Interface specifications

| Data Bus | 6 Bits (A16:D16 slave) |
| :---: | :---: |
| Address Bus. | . Short I/O Space; 16 address lines |
| Address Modifier Codes | .Codes used 29H, 2DH, 39 H , and 3DH |
| Memory Mapping | .Short I/O space, user or supervisor, 256 words allocated per board |
| Data Transfer | DTACK * signal line. Acknowledges the VMEbus host that data has been placed or accepted from the VMEbus data lines |

## CONNECTOR SPECIFICATIONS

VMEbus P1 Connector. . . . . .96-pin male DIN connector
J1 and J2 Analog Output. . . . 25-pin D-type female
Connectors connector.

## ANALOG SPECIFICATONS

## ANALOG OUTPUT

Number of Channels. . . . . . . 8 non-isolated
Output Range . . . . . . . . . . . . 0 to +5 V dc
0 to +10 V dc
$\pm 2.5 \mathrm{~V}$ dc
$\pm 5 \mathrm{~V}$ dc
$\pm 10 \mathrm{~V} \mathrm{dc}$
Digital Input Coding. . . . . . . . Bipolar 2's complement Bipolar offset binary Unipolar straight binary
NOTE: The VMEbus SYSCLK signal is required.

| Resolution | 12 Bits |
| :---: | :---: |
| Reset | . Output resets to 0.000 V dc at power-on |
| Accuracy | . $0.05 \%$ of FSR, minimum |
| Differential | 0.5 LSB, maximum nonlinearity |
| Zero Temperature Drift. | $.3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical <br> $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum |
| Offset Temperature Drift . | $. .5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum |
| Gain Temperature Drift | $.15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, typical $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum |
| Settling Time.. | . $6 \mu$ Seconds, maximum |
| Output Current. . . . . | .$\pm 5 \mathrm{~mA}$, typical |
| Output Impedance. . | . 50 milliohms, typical |
| CURRENT LOOP |  |
| Current Loop. | . . . 4-to-20 mA, conforming to ISA Standard 550.1, Type 4, Class U |
| Accuracy . . . . | . . $0.1 \%$ of FSR, minimum |
| Excitation ....... (User-supplied) | ..+15 V dc, minimum <br> .. +24 V dc, typical <br> +36 V dc, maximum |
| Load Resistance | . 100 Ohms, minimum 1000 Ohms, maximum |

## POWER SUPPLY REQUIREMENTS

```
+5V dc }\pm0.5% a
```

$\qquad$

``` 2.3 Amperes, maximum
```


## PHYSICAL CHARACTERISTICS

Outline Dimensions . . . . . . . $9.19^{\prime \prime} \mathrm{W} \times 6.3^{\prime \prime} \mathrm{D} \times 0.6^{\prime \prime} \mathrm{H}$ $(233.35 \times 160 \times 15.24 \mathrm{~mm})$
Weight . . . . . . . . . . . . . . . . . . . 1 lb. ( 453.6 grams)
Operating Temperature. . . . 0 to $+60^{\circ} \mathrm{C}$
Range
Storage Temperature . . . . . . - 20 to $+80^{\circ} \mathrm{C}$
Range
Humidity
0 to $90 \%$, non-condensing

## DVME-628 PROGRAMMING INFORMATION

The DVME-628 contains eight programmable registers that store digital data for the D/A converters. The board responds only to word data transfers on write operations. Since the DVME-628 uses 12-bit D/A converters, the 12 most significant bits of the DAC data registers are used for conversion. Table 1 shows the addresses of the identification code and the registers. Figure 2 shows the format of the DAC data register.

Table 1: DVME-628 Register Locations

| ADDRESS | FUNCTION | CONTENTS |
| :--- | :--- | :--- |
| Base +0 | Read | Manufacturer's/Board's <br> identification code |
| through |  |  |
| Base +63 |  | D/A Channel 0 |
| Base +160 | Write | Write |
| Base +164 | Write | D/A Channel 1 |
| Base +166 | Write | D/A Channel 2 |
| Base +168 | Write 3 |  |
| Base +170 | Write | D/A Channel 4 |
| Base +172 | Write | D/A Channel 5 |
| Base +174 | Write | D/A Channel 6 |



Figure 2: DVME-628 DAC Data Register Format

## OUTPUT CONNECTIONS

The DVME-628 D/A boards use the J1 and J2 connectors for analog output connections. Tables 2 and 3 list the output signals of the J1 and J2 connector respectively.

Table 2: DVME-628 Analog Output Pinout Details (J1)

| PIN \# | DESCRIPTION |
| :--- | :--- |
| 1 | DAC 0 V OUT |
| 2 | DAC 0 I LOOP |
| 3 | DAC 0 V LOOP |
| 4 | DAC 1 V OUT |
| 5 | DAC 1 I LOOP |
| 6 | DAC 1 V LOOP |
| 7 | DAC 2 V OUT |
| 8 | DAC 2 I LOOP |
| 9 | DAC 2 V LOOP |
| 10 | DAC 3 V OUT |
| 11 | DAC 3 I LOOP |
| 12 | DAC 3 V LOOP |
| 13 | NO CONNECTION |
| 14 | DAC 0 ANALOG RETURN |
| 15 | DAC 0 ANALOG RETURN |
| 16 | NO CONNECTION |
| 17 | DAC 1 ANALOG RETURN |
| 18 | DAC 1 ANALOG RETURN |
| 19 | NO CONNECTION |
| 20 | DAC 2 ANALOG RETURN |
| 21 | DAC 2 ANALOG RETURN |
| 22 | NO CONNECTION |
| 23 | DAC 3 ANALOG RETURN |
| 24 | DAC 3 ANALOG RETURN |
| 25 | NO CONNECTION |

Table 3: DVME-628 Analog Output Pinout Details (J2)

| PIN \# | DESCRIPTION |
| :--- | :--- |
| 1 | DAC 4 V OUT |
| 2 | DAC 4 I LOOP |
| 3 | DAC 4 V LOOP |
| 4 | DAC 5 V OUT |
| 5 | DAC 5 I LOOP |
| 6 | DAC 5 V LOOP |
| 7 | DAC 6 V OUT |
| 8 | DAC 6 I LOOP |
| 9 | DAC 6 V LOOP |
| 10 | DAC 7 V OUT |
| 11 | DAC 7 LOOP |
| 12 | DAC 7 V LOOP |
| 13 | NO CONNECTION |
| 14 | DAC 4 ANALOG RETURN |
| 15 | DAC 4 ANALOG RETURN |
| 16 | NO CONNECTION |
| 17 | DAC 5 ANALOG RETURN |
| 18 | DAC 5 ANALOG RETURN |
| 19 | NO CONNECTION |
| 20 | DAC 6 ANALOG RETURN |
| 21 | DAC 6 ANALOG RETURN |
| 22 | NO CONNECTION |
| 23 | DAC 7 ANALOG RETURN |
| 24 | DAC 7 ANALOG RETURN |
| 25 | NO CONNECTION |

DVME-628 BOARD IDENTIFICATION CODE

| Byte <br> Address | ASCII <br> Code | Function |
| :---: | :---: | :--- |
| Base +1 | V | Identifier |
| +3 | M | This ASCII code is present |
| +5 | E | for all DATEL VMEbus boards |
| +7 | I |  |
| +9 | D |  |
| +0 B | D | Manufacturer ID |
| +0 D | A | DAT is the ID for DATEL |
| +0 F | T |  |
| +11 | d | Board model number |
| +13 | V |  |
| +15 | M |  |
| +17 | E |  |
| +19 | - |  |
| +1 B | 6 |  |
| +1 D | 2 |  |
| +1 F | 8 |  |

DATEL VMEbus Short I/O Memory Organization


## FEATURES

- Accepts 32 single-ended/16 differential expansion channels
- Directly accepts high-level inputs
- Hardware compatible with VMEbus specifications
- Interfaces to DATEL's DVME-601/611/612 A/D boards
- 6 Microseconds settling time
- 0.01\% Full-scale range accuracy
- Low-cost
- Cascadable to up to $\mathbf{2 5 6}$ channels

- Includes a board selection LED

THE DVME-641 OFFERS CHANNEL EXPANSION TO DATEL's DVME-601/611/612 SERIES OF A/D BOARDS. THE CHANNEL EXPANSION BOARD IS DESIGNED TO ACCEPT HIGH-LEVEL INPUTS FROM UP TO 32 SINGLE-ENDED OR 16 DIFFERENTIAL INPUT CHANNELS. THE DVME-641 DRAWS POWER FROM THE VMEbus P1 CONNECTOR AND FITS INTO VMEbus CARD CAGES.

## GENERAL DESCRIPTION

The DVME-641 is a low-cost channel expansion board that interfaces directly to DATEL's DVME-601/611/612 high-performance A/D boards. The board externally multiplexes up to 32 single-ended or 16 differential high-level input channels. The channel expansion board fits into a typical VMEbus host system. The DVME-641 is specifically useful for applications involving multiple-channel data acquisition or controlling numerous discrete process control loops. The low cost per channel makes the board ideal for most applications.


Figure 1: DVME-641 Application Configuration

Figure 1 shows a typical multi-channel application for data acquisition from different types of inputs. In this application the host system selects the expansion channel on the DVME-641, DVME-643 or DVME-645 through the DVME601/611/612 A/D board. The DVME-601/611/612 digital data is available on the VMEbus data lines for host system access.

## ORDERING INFORMATION

DVME-641 32S/16D MUX board

## ACCESSORIES

## Part Number

## Description

DVME-C-01

DVME-C-02 Three-connector expansion cable (for use with two multiplexer boards).

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}$ unless otherwise noted)

## ANALOG INPUT

| Number of Channels $\ldots \ldots$ | $32 \mathrm{~S} / 16 \mathrm{D}$ |
| :--- | :--- | :--- |
| Channel Expansion $\ldots \ldots$ | $256 \mathrm{~S} / 256 \mathrm{D}$ |

## CONNECTOR SPECIFICATIONS

| VMEbus P1 Connector | 96-pin male DIN connecto |
| :---: | :---: |
| Analog Input - J1, J2. Connectors | Two 25-pin D-type DB-25S female connectors |
| External Trigger - J3. Connector | 9-pin D-type DB-9S female connector |
| Analog Expansion - J4 Connector | 25-pin D-type DB-25S female connector |

## POWER SUPPLY REQUIRMENTS

+5 V dc $\pm 0.5 \%$ at 0.4 A typical, 0.6 A maximum from
P1 VMEbus connector

## PHYSICAL CHARACTERISTICS

| Outline | 9.19"W x $6.3^{\prime \prime} \mathrm{D} \times 0.6^{\prime \prime} \mathrm{H}$ <br> $(233.35 \times 160 \times 15.24 \mathrm{~mm})$ |
| :---: | :---: |
| Weight | 11 oz ( (311.85 grams) |
| Operating Temperature... Range | 0 to $+60^{\circ} \mathrm{C}$ |
| Storage Temperature.... . Range | -20 to $+80^{\circ} \mathrm{C}$ |
| Relative Humidity . . . . . . . | 0 to $90 \%$ non-condensing |

## I/O CONNECTIONS

The DVME-641 uses $\mathrm{J} 1, \mathrm{~J} 2$, J 3 , and J 4 for analog input, external trigger, and channels expansion connections. Tables 1,2 , 3 , and 4 list these signals. VMEbus IACK and bus grant signals are daisy-chained.

Table 1: DVME-641 Analog Input Connector (J1)

| PIN \# | Single-ended | Differential |
| :---: | :---: | :---: |
| 24 | Channel 0 IN | Channel 0 High IN |
| 12 | Channel 16 IN | Channel 0 Low $\mathbb{I N}$ |
| 25 | Analog Return | Analog Return |
| 10 | Channel 1 IN | Channel 1 High IN |
| 23 | Channel 17 IN | Channel 1 Low IN |
| 11 | Analog Return | Analog Return |
| 21 | Channel 2 IN | Channel 2 High IN |
| 9 | Channel 18 IN | Channel 2 Low IN |
| 22 | Analog Return | Analog Return |
| 7 | Channel 3 IN | Channel 3 High IN |
| 20 | Channel 19 IN | Channel 3 Low IN |
| 8 | Analog Return | Analog Return |
| 18 | Channel 4 IN | Channel 4 High IN |
| 6 | Channel 20 IN | Channel 4 Low IN |
| 19 | Analog Return | Analog Return |
| 4 | Channel 5 IN | Channel 5 High IN |
| 17 | Channel 21 IN | Channel 5 Low IN |
| 5 | Analog Return | Analog Return |
| 15 | Channel 6 IN | Channel 6 High IN |
| 3 | Channel 22 IN | Channel 6 Low IN |
| 16 | Analog Return | Analog Returr. |
| 1 | Channel 7 IN | Channel 7 High IN |
| 14 | Channel 23 IN | Channel 7 Low IN |
| 2 | Analog Return | Analog Return |

Table 2: DVME-641 Analog Input Connector (J2)

| PIN \# | Single-ended | Differential |
| :--- | :--- | :--- |
| 24 | Channel 8 IN | Channel 8 High IN |
| 12 | Channel 24 IN | Channel 8 Low IN |
| 25 | Analog Return | Analog Return |
| 10 | Channel 9 IN | Channel 9 High IN |
| 23 | Channel 25 IN | Channel 9 Low IN |
| 11 | Analog Return | Analog Return |
| 21 | Channel 10 IN | Channel 10 High IN |
| 9 | Channel 26 IN | Channel 10 Low IN |
| 22 | Analog Return | Analog Return |
| 7 | Channel 11 IN | Channel 11 High IN |
| 20 | Channel 27 IN | Channel 11 Low IN |
| 8 | Analog Return | Analog Return |
| 18 | Channel 12 IN | Channel 12 High IN |
| 6 | Channel 28 IN | Channel 12 Low IN |
| 19 | Analog Return | Analog Return |
| 4 | Channel 13 IN | Channel 13 High IN |
| 17 | Channel 29 IN | Channel 13 Low IN |
| 5 | Analog Return | Analog Return |
| 15 | Channel 14 IN | Channel 14 High IN |
| 3 | Channel 30 IN | Channel 14 Low IN |
| 16 | Analog Return | Analog Return |
| 1 | Channel 15 IN | Channel 15 High IN |
| 14 | Channel 31 IN | Channel 15 Low IN |
| 2 | Analog Return | Analog Return |

Table 3: DVME-641 External Trigger Input Connections (J3)

| PIN \# | SIGNAL |
| :---: | :--- |
| 1 | External Trigger IN* |
| 6 | Digital Ground |

Table 4: DVME-641 Expansion Channel Expansion Connections (J4)

| PIN \# | SIGNAL |
| :---: | :--- |
| 13 | Expansion Channel Address Line 0 IN |
| 25 | Expansion Channel Address Line 1 IN |
| 12 | Expansion Channel Address Line 2 IN |
| 24 | Expansion Channel Address Line 3 IN |
| 11 | Expansion Channel Address Line 4 IN |
| 23 | Expansion Channel Address Line 5 IN |
| 10 | Expansion Channel Address Line 6 IN |
| 22 | Expansion Channel Address Line 7 IN |
| 4,16 | Digital Ground |
| 9 | Expansion Channel Address Valid IN |
| 20 | Setting Delay OUT* |
| 17 | External Trigger OUT* |
| 21 | Not Used |
| 5 | Not Used |
| 1 | Analog Low OUT |
| 14 | Analog High OUT |
| 2,15 | Analog Common |

DVME-643<br>8-CHANNEL ISOLATED ANALOG VMEbus EXPANSION BOARD

## FEATURES

- Offers channel expansion to DATEL's DVME-601/611/612 A/D boards
- Two models of channel expansion boards DVME-643T: Thermocouple and low-level inputs DVME-643H: High-level inputs
- On-board cold junction compensation sensor
- Offers 1000 V peak isolation
- On-board signal conditioning
- 120 dB minimum CMRR
- 55 dB minimum NMR
- 2.5 millisecond settling time

- On-board dc-to-dc power converter
- Cascadable to up to 10 MUX boards
- Includes a board selection LED

THE DVME-643 BOARDS OFFER CHANNEL EXPANSION TO DATEL's DVME-601/611/612 A/D BOARDS. THESE MULTIPLEXER BOARDS PROVIDE 1000V ISOLATION AND SIGNAL CONDITIONING FOR EIGHT THERMOCOUPLE, LOW-LEVEL, OR HIGH-LEVEL INPUTS. THE DVME-643T BOARD INCORPORATES A COLD JUNCTION COMPENSATION OUTPUT FOR THERMOCOUPLE INPUTS TO CORRECT AGAINST REFERENCE JUNCTION TEMPERATURE VARIATIONS.

## GENERAL DESCRIPTION

Designed specifically for applications requiring multiple channel data acquisition, the DVME-643 boards expand the analog input capability of DATEL's DVME-601/611/612 A/D boards. The DVME-643 boards are offered in two versions. The DVME-643T provides isolation and signal conditioning for thermocouple and low-level inputs. The DVME-643H accepts for high-level voltage and 4-to-20 mA current loop inputs.

Figure 1: DVME-643 Application Configuration


The DVME-643T allows mixing thermocouple and low-level signals on the same board. The DVME-601/611/612 boards offer channel expansion for up to 256 channels. In addition to the DVME-643 boards, DATEL's channel expansion boards for high-level and simultaneous sample and hold inputs may also be used with a DVME-601/611/612 board. Figure 1 shows typical multi-channel application configuration.

ORDERING INFORMATION
DVME-643 T
T - Thermocouple and low-level isolated inputs input ranges: $\pm 25.6,51.2$, and 102.4 mV
H - High-level voltage and current loop isolated inputs
High-level voltage ranges: $\pm 5 \mathrm{~V}$ dc Current loop inputs: 4-to-20 mA
$R$ - RTD inputs*
$S$ - Strain gage inputs*
*(Consult factory for availability)

## ACCESSORIES

Part Number
DVME-C-01

DVME-C-02

## Description

Two-connector expansion cable (for use with one multiplexer board). use with two multiplexer boards).

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}$, unless otherwise noted)

## ANALOG INPUT

| N | 8 Differential and CJC channels |
| :---: | :---: |
| Channel Expansion. | Up to 256S/256D* |
| Isolation $\qquad$ (ch-ch. \& ch.-bus) | 750 V RMS <br> 1000V Peak |
| Input Range DVME-643T DVME-643H | $\begin{aligned} & \pm 25.6 \mathrm{mV} \mathrm{dc} \\ & \pm 51.2 \mathrm{mV} \mathrm{dc} \\ & \pm 102.4 \mathrm{mV} \mathrm{dc} \\ & \pm 5 \mathrm{~V} \mathrm{dc} \end{aligned}$ |
| Common Mode Voltage $\mathrm{AC}, 50$ or 60 Hz | 750 V RMS <br> 1000V Peak |
| Input Bias Current | 8 nano amperes, maximum |
| Overvoltage Protection | 130 V RMS, maximum |
| Input Impedance, . . . . . . . differential input to ground | 100 megohms |
| Common Mode Rejection Ratio, $\mathrm{f}=.01$ to 100 Hz DVME-643T . . . . . . . . . . DVME-643H | 120 dB , minimum 110 dB, minimum |
| Normal Mode Rejection. $50 \text { or } 60 \mathrm{~Hz}$ | 55 dB, minimum |
| Settling Time | 2.5 milliseconds, maximum |
| dc Gain Accuracy DVME-643T <br> DVME-643H . | 0.03\% FSR, minimum 0.05\% FSR, minimum |
| Gain Drift | $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum |
| Offset Drift DVME-643T DVME-643H | $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, maximum $60 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, maximum |
| CJC Error At Room Temperature At Full Temperature Ran | $0.5^{\circ} \mathrm{C}$, maximum $1.5^{\circ} \mathrm{C}$, maximum |
| Output Impedance | m |

## POWER SUPPLY REQUIREMENTS

+5 V dc $\pm 0.5 \%$ at 1 A typical, 1.5 A maximum from P 1 VMEbus connector.

## I/O CONNECTIONS

The DVME-643 uses J 1 and J 2 for analog input connections and J 4 for channel expansion connections. Tables 1 and 2 list these signals. VMEbus IACK and bus grant signals are daisy-chained.

## CONNECTOR SPECIFICATIONS

| VMEbus-P1 Connecto | 96-pin male DIN connector |
| :---: | :---: |
| Analog Input J1 and J2 Connectors | 12-pin male connector |
| Analog Expansion J4 Connector | 25-pin D-type female connector, DB-25S |

## PHYSICAL—ENVIRONMENTAL



Table 1: Analog Input Connections (J1 and J2)

| PIN \# | SIGNAL (J1) | PIN \# | SIGNAL (J2) |
| :---: | :---: | :---: | :---: |
| 12 | Channel 0 High IN | 12 | Channel 4 High IN |
| 11 | Channel 0 Low ${ }^{\text {N }}$ | 11 | Channel 4 Low IN |
| 10 | Analog Return | 10 | Analog Return |
| 9 | Channel 1 High IN | 9 | Channel 5 High IN |
| 8 | Channel 1 Low IN | 8 | Channel 5 Low IN |
| 7 | Analog Return | 7 | Analog Return |
|  | Channel 2 High IN | 6 | Channel 6 High in |
| 5 | Channel 2 Low IN | 5 | Channel 6 Low IN |
|  | Analog Return | 4 | Analog Return |
| 3 | Channel 3 High IN | 3 | Channel 7 High IN |
| 2 | Channel 3 Low IN | 2 | Channel 7 Low IN |
| 1 | Analog Return | 1 | Analog Return |

Table 2: Channel Expansion Connections (J4)

| PIN \# | SIGNAL |
| :--- | :--- |
| 13 | Expansion Channel Address 0 |
| 25 | Expansion Channel Address 1 |
| 12 | Expansion Channel Address 2 |
| 24 | Expansion Channel Address 3 |
| 11 | Expansion Channel Address 4 |
| 23 | Expansion Channel Address 5 |
| 10 | Expansion Channel Address 6 |
| 22 | Expansion Channel Address 7 |
| 4,16 | Digital Ground |
| 20 | Settling Delay OUT* |
| 17 | External Trigger OUT |
| 9 | Expansion Channel Address Valid IN |
| 14 | Anaiog High OUT |
| 1 | Anaiog Low OUT |
| 2,15 | Analog Common |



## FEATURES

- Offers channel expansion to DVME-601/611/612 A/D boards
- Offers simultaneous sample-and-hold capability to up to 16S/8D channels
- $1.2 \mu \mathrm{~V} / \mu \mathrm{S}$ sample-and-hold droop rate
- 6 Microsecond settling time
- Complete compatibility to VMEbus hardware specifications
- Cascadable to up to $\mathbf{2 5 6}$ channels
- 0.05\% Full-scale range accuracy

- On-board dc-to-dc converter

THE DVME-645 IS DESIGNED TO PROVIDE CHANNEL EXPANSION TO DATEL'S DVME-601/611/612 BOARDS FOR APPLICATIONS REQUIRING SAMPLE AND HOLD CAPABILITY. THE BOARD IS EQUIPPED WITH 16 SAMPLE-ANDHOLD AMPLIFIERS, ACQUIRING DATA SIMULTANEOUSLY FROM 16 CHANNELS. THE BOARD IS IDEALLY SUITED FOR TRANSIENT ANALYSIS, SIGNAL RECONSTRUCTION AND RELATED APPLICATIONS.

## GENERAL DESCRIPTION

The DVME-645 offers simultaneous sample-and-hold capability to DATEL's family of multiplexer boards. The board expands the analog input channels of the DVME-601/611/612 A/D boards. In a typical application, the DVME-645 is usable with other multiplexer boards using thermocouple, isolated and nonisolated voltage inputs. Figure 1 shows the channel expansion to the DVME-601/611/612 A/D boards.

## Simultaneous Sample-and-Hold

A sample-and-hold circuit holds or freezes a changing analog input signal for up to a few milliseconds. With 16 on-board amplifiers, the DVME-645 simultaneously holds analog signals from 16 individual channels. An A/D subsystem (DVME601/611/612 may scan and convert the samples stored. The


Figure 1: DVME-645 Application Configuration
digital data now represents the analog signal values at an instant of time from all the 16 channels.

The DVME-645 also allows measuring high-speed transients and spikes during a specified window of time. For applications requiring sampling at rates up to 8 MHz all 16 channels may be connected to a single measuring point. The sample-andhold circuits may then sequentially acquire the analog input signal. In this application, the DVME-645 functions as a very low-cost 8 MHz storage device. Typical applications of the DVME-645 with the DVME-601/611/612 include pulse analysis and reconstruction and data skew elimination for seismic measurements.

## ORDERING INFORMATION

## DVME-645 16S/8D SSH MUX board

ACCESSORIES

## Part Number

DVME-C-01

DVME-C-02

## Description

Two-connector expansion cable (for use with one multiplexer board). Three-connector expansion cable (for use with two multiplexer boards).

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}$, unless otherwise noted)

```
Number of Channels . . . . . 16S/8D non-isolated
Channel Expansion. . . . . . . Up to 256S/256D*
Input Range . . . . . . . . . . . . }\pm10\textrm{V}\mathrm{ dc
Analog Output . . . . . . . . . . . Differential
Interface . . . . . . . . . . . . . Analog expansion bus for
DVME-611/612 boards
```


## CONNECTOR SPECIFICATIONS

VMEbus P1 Connector. . . . 96-pin male DIN connector
Analog Input J1 Connector 25-pin D-type female connector
External Trigger and . . . . . . 9-pin D-type female Sample-and-hold Control connector J3 Connector

Analog Expansion J4..... 25-pin D-type female Connector connector

## POWER SUPPLY REQUIREMENTS

+5 V dc $\pm 0.5 \%$ at 2.0 A typical, 3.0A maximum from P1 VMEbus connector.

## I/O CONNECTIONS

The DVME-645 uses J1 and J4 connectors for analog input and channel expansion connections respectively. Tables 1 and 2 list the signals for the connections. Table 3 lists signals for trigger and sample-and-hold control. VMEbus IACK and bus grant signals are daisy-chained.

```
ANALOG SPECIFICATIONS
    Common Mode Voltage . . . . }\pm10\textrm{V dc, maximum
    Over Voltage Protection... }\pm35\textrm{V dc}\mathrm{ , maximum
    Input Bias Current . . . . . . . . }300\mathrm{ nanoamperes, maximum
    Input Impedance. . . . . . . . 1 Megohm, minimum
    Output Settling Time..... 6 
    (For 0 to -10V step to rated accuracy
    input, channel-to-
    channel settling)
    dc Gain Accuracy.. . . . . . 0.05%, minimum
    Output Impedance. . . . . . 0.5 Kohms, maximum
    Input Offset Voltage. . . . . . 1.0 mV, maximum
    Input Offset Voltage. . . . . 20 \muV/'}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ , maximum
    Drift
    Aperture Delay.......... . 50 nS
    Aperture Time. . . . . . . . . . . 100 nS
    Sample-and-Hold Droop. . . 1.2 }\mu\textrm{V}/\mu\textrm{S}\mathrm{ , typical
    Rate }2.0\mu\textrm{V}/\mu\textrm{S}\mathrm{ , maximum
    Sample-and-Hold Pedestal. }1.0\textrm{mV}\mathrm{ , typical
        2.5 mV, maximum
```


## PHYSICAL—ENVIRONMENTAL

| Outline Dimensions | $\begin{aligned} & 9.19 " \mathrm{~W} \times 6.3^{\prime \prime} \mathrm{D} \times 0.6 \text { "H } \\ & (233.35 \times 160 \times 15.24 \mathrm{~mm}) \end{aligned}$ |
| :---: | :---: |
| Weight | 12.5 Oz. (354.75 grams) |
| Operating Temperature Range | $0 \text { to }+60^{\circ} \mathrm{C}$ |
| Storage Temperature . Range | 20 to $+80^{\circ} \mathrm{C}$ |
| Relative Humidity | 0 to 90\% non-condensing |

Table 1: DVME-645 Analog Input Connector (J1)

| PIN \# | Single-ended | Differential |
| :---: | :---: | :---: |
| 24 | Channel 0 IN | Channel 0 High iN |
| 12 | Channel 8 IN | Channel 0 Low IN |
| 25 | Analog Return | Analog Return |
| 10 | Channel 1 IN | Channel 1 High IN |
| 23 | Channel 9 IN | Channel 1 Low IN |
| 11 | Analog Return | Analog Return |
| 21 | Channel 2 IN | Channel 2 High IN |
| 9 | Channel 10 IN | Channel 2 Low IN |
| 22 | Analog Return | Analog Return |
| 7 | Channel 3 IN | Channel 3 High IN |
| 20 | Channel 11 IN | Channel 3 Low IN |
| 8 | Analog Return | Analog Return |
| 18 | Channel 4 IN | Channel 4 High IN |
| 6 | Channel 12 IN | Channel 4 Low IN |
| 19 | Analog Return | Analog Return |
| 4 | Channel 5 IN | Channel 5 High IN |
| 17 | Channel 13 IN | Channel 5 Low IN |
| 5 | Analog Return | Analog Return |
| 15 | Channel 6 IN | Channel 6 High IN |
| 3 | Channel 14 IN | Channel 6 Low IN |
| 16 | Analog Return | Analog Return |
| 1 | Channel 7 IN | Channel 7 High IN |
| 14 | Channel 15 IN | Channel 7 Low IN |
| 2 | Analog Return | Analog Return |

Table 2: DVME-645 Expansion Connections (J4)

| PIN \# | SIGNAL |
| :--- | :--- |
| 13 | Expansion Channel Address Line 0 IN |
| 25 | Expansion Channel Address Line 1 IN |
| 12 | Expansion Channel Address Line 2 IN |
| 24 | Expansion Channel Address Line 3 IN |
| 11 | Expansion Channel Address Line 4 N |
| 23 | Expansion Channel Address Line 5 IN |
| 10 | Expansion Channel Address Line 1 N |
| 22 | Expansion Channel Address Line 7 IN |
| 4,16 | Digital Ground |
| 9 | Channel Address Valid IN |
| 8 | Start Conversion Strobe IN |
| 20 | Strobe Delay OUT* |
| 7 | End of Conversion IN |
| 19 | End of Scan IN |
| 17 | External Trigger OUT* |
| 6 | General Purpose Input (XMODSEL) |
| 5,21 | Not Used |
| 1 | Analog Low OUT |
| 14 | Analog High OUT |
| 2,15 | Analog Common |
|  |  |


| PIN \# | SIGNAL |
| :---: | :--- |
| 1 | External Trigger IN** |
| 6 | Digital Ground |
| 9 | Sample/Hold Skew IN |
| 5 | Sample/Hold Skew OUT |
| 3 | Sample and Hold Skew Clock IN/OUT |
| 4 | Sample and Hold Control IN/OUT |

*Up to 10 slave MUX boards may be driven from one A/D master board at derated settling.

## FEATURES

- Complete compatibility with VMEbus specifications
- 48 Digital I/O lines
- Software programmable input and outputs
- Interrupt levels, IRQ1 through IRQ7
- On-board timer
- 24- and 16 -stage timer operation
- Interrupts on 1. Timer


## 2. Compare register <br> 3. External trigger



- Compatible with GORDOS I/O module systems
- Compatible with OPTO-22 I/O module systems

DATEL EXPANDS ITS VMEbus PRODUCT LINE WITH THE DVME-660. THE DVME-660 HAS 48 INDIVIDUALLY PROGRAMMABLE TTL INPUT OR OUTPUT LINES. THE ON-BOARD HARDWARE INCLUDES AN INTERRUPT CONTROLLER THAT ALLOWS UP TO EIGHT USER-PROGRAMMABLE INTERRUPT LINES AND A TIMER THAT ALLOWS DELAYS UP TO A FEW MINUTES.

## GENERAL DESCRIPTION

The DVME-660 is a high-performance digital I/O board that allows programming 48 lines individually. The board is electrically and mechanically compatible with GORDOS and OPTO-22 I/O module systems. The board is ideally suitable for industrial and process control applications.
Functionally the board consists of six bi-directional ports of eight lines each, a programmable timer and a VMEbus interrupter. The data direction of the eight lines in each port is
programmable by the host system. The timer may receive the input frequency from the VMEbus SYSCLK signal or an onboard RC network. 16 of 24 timer stages are programmable by the VMEbus data lines. The timer is also programmable to bypass the first eight stages. Figure 1 shows the DVME-660 functional block diagram.

## ORDERING INFORMATION



Figure 1: DVME-660 Functional Block Diagram

If enabled, the DVME-660 interrupt logic section generates an interrupt request on one of the VMEbus interrupt lines (IRQ1* through IRQ7*). The interrupt line is jumper-selectable. The interrupt logic accepts a 3-bit interrupt acknowledge level, IACK*, and IACKIN* signals from the host system as interrupt acknowledge and daisy chain input signals. If this interrupt level matches the DVME-660 interrupt request level, the on-board logic loads the interrupt ID number on to the VMEbus. If the level does not match, the board generates the daisy chain IACKOUT* signal. The DVME-660 may generate interrupt request from one of three sources: timer section, port 0 comparator section, or an external trigger. The timer output is jumper-selectable to cause periodic VMEbus interrupts. The board also generates an interrupt if port 0 inputs match data in compare register. The VMEbus data lines (D00 through D07) may load the compare register.

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}$, unless otherwise noted)

## INTERFACE SPECIFICATIONS

| Data Bus $\ldots \ldots \ldots \ldots$ | 16 bits (A16:D16 slave) |
| :--- | :--- |
| Address Bus $\ldots \ldots \ldots \ldots$ | Short I/O space, 16 <br> addres lines, 6 address <br> modifier lines. Uses <br> address modifier codes |
|  |  |
| 29H, 2DH, 39H and 3DH |  |

## I/O SPECIFICATIONS

Number of Port Lines . . . . 48, programmable as inputs or outputs

DIGITAL OUTPUTS
Output Port Current $\ldots . \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ maximum at $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ maximum $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ maximum at $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ minimum

## DIGITAL INPUTS

$$
\begin{aligned}
& \text { Input Port Voltage } \ldots \ldots V_{\mathrm{IL}}=0.8 \mathrm{~V} \text { maximum } \\
& \mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V} \text { minimum } \\
& \text { Input Port Current . . . . . . } \mathrm{I}_{\mathrm{IL}}=-1.26 \mathrm{~mA} \text { maximum at } \\
& V_{i}=0.4 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{IH}}=20 \mu \mathrm{~A} \text { maximum at } \\
& V_{i}=2.7 \mathrm{~V}
\end{aligned}
$$

## POWER SUPPLY REQUIREMENTS

+5 V dc $\pm 0.5 \%$ at 1.3 Amperes, typical

## VMEbus Interface

The DVME-660 interfaces to the host system using the P1 connector. The board uses short I/O space address lines and 16 data lines. On-board switches select the base address of the board. The board responds to address modifier codes 29 H , 2DH, 39H, and 3DH for data input and output purposes. The DVME-660 generates the data acknowledge (DTACK*) signal to notify acceptance of data from the VMEbus data lines, D00 through D15. The DTACK* signal is jumper-selectable for delay times from 125 nanoseconds to 1000 nanoseconds, accommodating different host systems.
The interface logic decodes VMEbus control lines (WRITE*, DS0*, DS1*, and SYSRESET*) to provide the interface control signals. These signals control the board select and the VMEbus transfer functions. The DVME-660 uses programmable array logic (PAL) devices for interface and control, guaranteeing true asynchronous operation.

## CONNECTOR SPECIFICATIONS

| VMEbus P1 Connector | 96-pin male connector |
| :---: | :---: |
| Port Connectors J1 . . and J2 | 50-pin header male connectors |
| Trigger Control Connector J3 | 9-pin D-type female connector, DB-95 |
| YSICAL CHARACTER |  |


| Outline Dimensions | $\begin{aligned} & 9.19^{\prime \prime W} \times 6.3^{\prime \prime} \mathrm{D} \times 0.6^{\prime \prime} \mathrm{H} \\ & (233.35 \times 160 \times 15.24 \mathrm{~mm}) \end{aligned}$ |
| :---: | :---: |
| Weight | 1 lb (453.6 grams) |
| Operating Temperatur Range | 0 to $+60^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -20 to $+80^{\circ} \mathrm{C}$ |
| Relative Humidity . | 0 to $90 \%$, non-condensing |

## DVME-660 PROGRAMMING

The DVME-660 maps onto 256 consecutive bytes in the host system's address space. The contents of this address space are the board ID number, data registers, port compare register, data direction/interrupt enable register, interrupt ID register and the programmable timer register. Table 1 lists the contents of the DVME-660 address space.

Table 1: DVME-660 Address Register

| Address | Function | Contents |
| :--- | :--- | :--- |
| Base +0 <br> through <br> Base +63 <br> Base +64 | Read | Manufacturer's/Board's <br> identification code |
| Base +66 | Read/Write | Data direction/Interrupt <br> enable register |
| Base +68 | Write | Interrupt ID register |
| Base +70 | Write | Timer register |
| Base +72 | Read/Write | Compare register |
| Port © and 1 I/O register |  |  |
| Base +74 | Read/Write | Port 2 and 3 I/O register |
| Base +76 | Read/Write | Port 4 and 5 I/O register |

## Data Direction/Interrupt Enable Register

The host system may program bits 0 through 5 of this register to assign direction of the six I/O ports. When programmed, all eight lines in a port will function as either inputs or outputs. Programming the bit 6 of this register enables the on-board interrupt logic. If this bit is set, the DVME-660 interrupts the host system. The interrupt may be from the timer section, the port 0 comparator section, or an external trigger. Figure 2 shows the format of this register.

Word address: Base +64



Figure 2: DVME-660 Data Direction/Interrupt Enable Register

## Interrupt ID Register

This register contains the user-loaded interrupt ID number. On receiving the interrupt request, the host system tests the interrupt level using address lines A01 through A03. The host system must then acknowledge using the IACK* and the daisy chain IACKIN* signal lines. If the DVME-660 interrupt level matches the level code on the address lines, the interrupt logic loads the interrupt ID number onto the VMEbus (low byte). Figure 3 shows the format of the interrupt ID register.

Word address: Base +66
$\begin{array}{llllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2\end{array} 1$


Figure 3: DVME-660 Interrupt ID Register Format

## Port Compare Register

The DVME-660 has a port comparator section that compares inputs from port 0 to the contents of the port compare register. The host system may load the port compare register using VMEbus data lines D00 through D07. The port comparator section generates a single VMEbus interrupt if the port 0 inputs match the port compare register contents. Figure 4 shows the format of the port compare register.
Word address: Base +70


Figure 4: DVME-660 Port Compare Register

## Programmable Timer Register

Eight LSB's of this register allows programming the on-board programmable timer section. Bits 0 through 3 assign a timer divide ratio that selects one of sixteen timer stages. The maximum timer input frequency is approximately 1 MHz . Bit 4 sets the time for 24 or 16 -stage operation by bypassing the first eight stages. Programming bit 6 enables the port 0 comparator. Bit 7 is usable to turn ON an on-board LED lamp. Figure 5 shows the format of this register.

Word address: Base +68
$\left.\begin{array}{lllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1\end{array}\right)$

|  | X | x | x | x | $x$ | X |  |  | $x$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left.\begin{array}{l} 0=\text { Board LED OFF } \\ 1=\text { Board LED ON } \end{array}\right]$ |  |  |  |  |  |  |  |  |  | Timer divide ratio (Divide by $2 \wedge N$ ) |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0=$ | Enable po register |  |  | co | p | at |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Disable register |  |  | c | m | ra |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0=24$ timer stages (divide-by-256) |  |  |  |  |  |  |  |  | $\square$ |  |  |  |  |  |
| $1=$ | 16 | im | r | age | ( | divid |  |  |  |  |  |  |  |  |

Figure 5: DVME-660 Programmable Timer Register

## Port I/O Registers

The DVME-660 uses three 16-bit registers as six 8 -line ports. The lower 8 bits of these registers correspond to ports 0,2 , and 4 respectively and the higher 8 bits correspond to ports 1,3 , and 5 respectively. Figure 6 shows the format of these registers.

Word address: Base $+72,74$ and 76


Figure 6: DVME-660 Port I/O Registers

## I/O CONNECTIONS

The DVME-660 digital I/O board uses J3 connection for trigger control, and J 1 and J 2 connectors for digital I/O connections. Tables 2 and 3 lists signals for these connectors.

Table 2: Trigger Control Connections (J3)

| Pin \# | Signal |
| :--- | :--- |
| 1 | External Interrupt Request In |
| 2 | Trigger Output |
| 3 | External Timer Clock In |
| 4 | No Connection |
| 5,6 | +5 V dc |
| $7,8,9$ | Digital Ground |

Table 3: DVME-660 I/O Connections (J1 and J2)
DATEL VMEbus Short I/O Memory Organization

| J1 Connector |  | J2 Connector |  |
| :--- | :--- | :--- | :--- |
| Pin \# | Signal | Pin \# | Signal |
| 47 | Channel 0 | 47 | Channel 24 |
| 45 | Channel 1 | 45 | Channel 25 |
| 43 | Channel 2 | 43 | Channel 26 |
| 41 | Channel 3 | 41 | Channel 27 |
| 39 | Channel 4 | 39 | Channel 28 |
| 37 | Channel 5 | 37 | Channel 29 |
| 35 | Channel 6 | 35 | Channel 30 |
| 33 | Channel 7 | 33 | Channel 31 |
| 31 | Channel 8 | 31 | Channel 32 |
| 29 | Channel 9 | 29 | Channel 33 |
| 27 | Channel 10 | 27 | Channel 34 |
| 25 | Channel 11 | 25 | Channel 35 |
| 23 | Channel 12 | 23 | Channel 36 |
| 21 | Channel 13 | 21 | Channel 37 |
| 19 | Channel 14 | 19 | Channel 38 |
| 17 | Channel 15 | 19 | Channel 39 |
| 15 | Channel 16 | 15 | Channel 40 |
| 13 | Channel 17 | 13 | Channel 41 |
| 11 | Channel 18 | 11 | Channel 42 |
| 9 | Channel 19 | 9 | Channel 43 |
| 7 | Channel 20 | 7 | Channel 44 |
| 5 | Channel 21 | 5 | Channel 45 |
| 3 | Channel 22 | 3 | Channel 46 |
| 1 | Channel 23 | 1 | Channel 47 |
| 49 | +5V dc OUT | 49 | +5V dc OUT |
| 2 +through 50 Digital Ground | 2 through 50 Digital Ground |  |  |

DVME-660 Board Identification Code

| Byte <br> Address | ASCII <br> Code | Function |
| :---: | :---: | :--- |
| Base +1 | V | Identifier |
| +3 | M | This ASCII code is present |
| +5 | E | for all DATEL VMEbus boards |
| +7 | I |  |
| +9 | D |  |
| +0 B | D | Manufacturer ID |
| +0 D | A | DAT is the ID for DATEL |
| $+0 F$ | T |  |
| +11 | d | Board model number |
| +13 | V |  |
| +15 | M |  |
| +17 | E |  |
| +19 | - |  |
| +1 B | 6 |  |
| +1 D | 6 |  |
| $+1 F$ | 0 |  |


| Base Address | Board Model Number | Function |
| :---: | :---: | :---: |
| Base + 0 <br> through <br> Base + 63 | All DATEL VMEbus boards | Manufacturer's and Board's identification code |
| Base + 64 through <br> Base +77 <br> Base + 78 through Base + 127 | DVME-660 | 48 line digital I/O board <br> Not Used |
| Base + 128 through Base +143 | DVME-611 <br> DVME-612 | DVME-611: 32 single-ended/ 16 differential channel A/D board <br> DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels |
| Base + 144 through Base + 151 | DVME-602 | DVME-602: 4-channel isolated board for measuring. thermocouples RTD's, strain gage, high-level, low-level, and 4-to-20 mA current loop inputs |
| $\begin{aligned} & \text { Base + } 152 \\ & \text { through } \\ & \text { Base + } 159 \end{aligned}$ |  | Not Used |
| $\begin{aligned} & \text { Base + } 160 \\ & \text { through } \\ & \text { Base + } 175 \end{aligned}$ | DVME-612 <br> DVME-624 <br> DVME-628 | DVME-612: 32 single-ended/ 16 differential channel A/D board with 2 D/A channels |
| Base + 176 <br> through <br> Base + 191 |  | DVME-624: 4-channel isolated D/A board DVME-628: 8-channel D/A board <br> Not Used $\qquad$ |
| $\begin{aligned} & \text { Base }+192 \\ & \text { through } \\ & \text { Base }+255 \end{aligned}$ |  | Not Used -------------------- |

## FEATURES

- Rack-mounted screw-terminations for factory wiring
- Two models available:

DVME-691A for analog inputs
DVME-691D for analog outputs

- Both versions have component etch wiring ready to accept discrete components for signal conditioning
- DVME-691A Version includes component pads for shunts, attenuators, filters, and spike clamps
- DVME-691D Version includes component pads for current loop excitation
- DVME-691A handles up to 32 single-ended inputs
- DVME-691D provides up to eight analog output channels
- Designed for 19 inch RETMA racks
- Complete with mounting hardware and cables
- Plexiglas safety shield for connector labeling

THE DVME-691A AND DVME-691D TERMINATION PANELS OFFER A CONVENIENT WAY OF INTERFACING FIELD WIRING TO DATEL'S LINE OF VMEbus BOARDS. IN ADDITION, THE PANELS ARE DESIGNED TO INCORPORATE DISCRETE SIGNAL CONDITIONING COMPONENTS FOR EITHER ANALOG INPUTS OR OUTPUTS.

## GENERAL DESCRIPTION

Offering a convenient method of connecting A/D or D/A channel wiring through screw terminators, the DVME-691 rack-mount interface panel is ideal for industrial and process control analog I/O connections. Field cabling need no longer be brought directly to the I/O connectors of the VMEbus boards. Instead, the user terminates all field wiring at the panel then uses DATEL's ribbon cabling system to bring signals to the specific boards.

The 3.5-inch high panel mounts into a standard RETMA 19" rack, letting the unit mount directly in the same rack as the user's VMEbus cardcage. All interwiring consists of flat ribbon cables, affording a quick disconnect capability.

Both versions interface I/O channels of DATEL's VMEbus boards to the user's field wiring using dedicated connectors, signal paths, and additional etch for user-installed discrete components. The DVME-691A can accommodate up to 32 singleended or 16 differential analog input channels, plus two analog output channels. The DVME-691D accommodates up to eight analog output channels.

As supplied by the factory, signals pass from the screw terminals to specific flat ribbon connectors via etched circuitry. The user's sensor, transducer, and actuator cabling connects to screw terminals on the top portion of the DVME-691's. Prior to passing the signals on to the VMEbus cards, the user may introduce signal conditioning circuitry using the provided etch layout. The user solders in discrete components per the application requirements, cutting the etch (where necessary) which normally connects the input to the output connectors.

The DVME-691A and DVME-691D include five-foot-long flat cables used to pass the signals directly to DATEL's DVME-600 Series of high-performance VME A/D and D/A boards.

The mounting bracket, included in both versions, also has a Plexiglas safety shield which accommodates labeling requirements.

## Two Versions for A/D or D/A

The DVME-691A and DVME-691D differ only in the placement and pinout of mating flat cable connectors. For analog inputs, Model DVME-691A accepts up to 32 single-ended or 16 differential inputs, as supplied by DATEL's 32S/16D-channel DVME-611 A/D board. The DVME-691A has two additional channels designated as analog output channels when using DATEL's DVME-612 combination A/D-D/A board.
For analog input channel expansion (up to 256 channels), the DVME-691A also works with DATEL's DVME-641 and DVME-645 slave analog input multiplexer channel expander boards. These expanders share the same A/D converter on the A/D master board, offering low channel costs and a simple means of adding more channels.

For analog outputs, Model DVME-691D distributes up to 8 D/A channels. The DVME-691D is directly compatible with DATEL's DVME-624, -626, -628 and -620 Series D/A boards.

## FUNCTIONAL SPECIFICATIONS

(Apply to the DVME-691A and DVME-691D unless otherwise noted.)

## DVME-691A

Number of Analog Input $\ldots . .32$ single-ended or 16
differential plus 2
Channels

DVME-612 D/A channels.

Connections per
DVME-612 DIA channels.

Channel
Lo, Ground
(Differential) and
G,H,H,G,H,H, . . . .
(Single-ended). Singleended inputs share one ground for every two channels. There are 48 A/D terminals, total.
There are 4 screw terminals for the DVME-612 D/A outputs.

DVME-691D
Number of Analog Output . . . 8 voltage outputs or curChannels rent loops.
Connections per . . . . . . . . . . . Voltage output, voltage
Channel return, current loop voltage, current loop output, current loop return. There are 5 terminals per D/A channel.

## DVME-691A and DVME-691D

| Screw Terminal Type $\ldots \ldots$. | Barrier terminals using <br> $6-32$ screws on $0.325^{\prime \prime}$ <br> centers, suitable for lugs <br> or bare wire, 16 gauge or |
| :--- | :--- |
| smaller. |  |


| Signal Conditioning | Component Pads accept user-supplied passive components for voltage attenuation, current shunt, RC filters, protective clamps, loop excitation, etc. |
| :---: | :---: |
| DC Power Rails | Bipolar DC power from a user-supplied power supply is distributed to all channels for loop excitation, clamps, etc. The rails are brought out to screw terminals for power supply connection. |
| Outline Dimensions | $19^{\prime \prime}$ W x $3.5^{\prime \prime} \mathrm{H} \times 4.62^{\prime \prime} \mathrm{D}$ with mounting slots on $3^{\prime \prime}$ vertical centers and 18.5" horizontal centers. (Suitable for 19" RETMA rack mounting). |
| Operating Temperature | 0 to +70 degrees Celsius |

COMPATIBILITY TABLE

| TERMINATOR | USED WITH | TOTAL NUMBER OF CHANNELS |
| :---: | :---: | :---: |
|  | Analog Inputs |  |
| DVME-691A <br> DVME-691A <br> DVME-691A | DVME-611/612 DVME-641 <br> (2)DVME-645 | 32S or 16D A/D plus 2 D/A 32S or 16D Slave multiplexing A/D * 16S or 8D Simultaneous sample/hold * |
|  | Analog Outputs |  |
| DVME-691D <br> DVME-691D <br> DVME-691D | (2)DVME-624 <br> DVME-626 <br> DVME-628 | 8 Isolated D/A or 4-20 mA loop outputs <br> 6 High-resolution D/A 8 D/A or 4-20 mA loop outputs |

* (The slave MUX boards require a host DVME-611 or 612 A/D board).
DATEL's DVME-602 and DVME-643 boards include their own screw terminal interfaces and do not connect to the DVME-691.


## Signal Conditioning Component Pads

DATEL ships the DVME-691 with straight-through connections between external devices and analog channels. However, the DVME-691 easily adapts to an extensive variety of signal conditioning circuits. Circuits consisting of passive components (resistors, capacitors, diodes, etc.) install directly on the 691's printed circuit board using etch provided.
The plated-through PC board pads are pre-drilled and clearly identified by screening labels. As configured, the pads support circuits for input attenuation, current shunt input (including 4-to-20 mA applications), noise filtering, and overvoltage protection clamps.

## OUTLINE DIMENSIONS (TOP VIEW) <br> IN <br> (mm)



Figure 1. Connector Locations/Dimensions

## DC Power Rails

Adjacent to each channel are bipolar dc power supply rails. These may be used for clamp circuits, for sensor excitation, or open-circuit detection. The dc rails are brought out to screw terminals suitable for connection to an adjacent dc power supply. There is ample room to mount a supply on standoffs on the rear of the DVME-691. Voltages up to $\pm 15 \mathrm{~V}$ dc may be distributed to each channel.
For D/A outputs, the signal conditioning pads could be used for excitation of 4-to-20 mA current loops. Such excitation circuits would use the dc power supply, the distributed dc rails, and current-excitation resistors on a per-channel basis.

## Signal Conditioning Circuitry

Signal-conditioning circuitry can be of the user's design or DATEL can provide the design, testing, and installation of such circuitry under special quantity order.

## Sensor Families

As configured, the DVME-691A is ideal for voltage and millivoltinput sources. These include bridges, strain gages, load cells,
and RTD's. The DVME-691 adapts to 4-to-20 mA loop inputs by adding current loop shunts. The DVME-691A accepts thermocouple inputs if the user supplies external cold junction compensation (CJC).
Alternatively, electronic CJC may be provided on the A/D board by using DATEL's Model DVME-602T or DVME-643T slave thermocouple channel expander boards. These two products include their own front panel screw terminals. For a stand-alone 4-channel RTD A/D board with screw terminals, refer to DATEL's DVME-602R.

## OTHER FEATURES

The DVME-691 is intended for factory-floor, industrial, and laboratory applications. As shown in Figure 1, the screw terminals accept field signal wiring either as bare wire or terminated with strain-relieved lugs. Access holes in the sides of the DVME-196 permit routing the wiring through the rear of the DVME-691. Because of this access, several DVME-691's can mount above each other in the same rack or directly adjacent to the host A/D-D/A computer.
The DVME-691 also includes a transparent safety shield which prevents accidental contacts while providing a means of labelling each connection. The DVME-691 does not protrude from the rack.

## TYPICAL RACK-MOUNT <br> APPLICATION



Figure 2. Typical Rack-Mount Configuration

## Typical Rack Mount Application

(Figure 2)
This diagram shows the DVME-691 mounted in a 19" rack adjacent to its host computer. Three supplied flat cables connect the DVME-691 to a Model DVME-612 combination A/D-D/A board. The DVME-691 may be positioned either above or below the computer. The cables are each one meter long so that, if required, the 691 may be located in an adjacent rack.

Before connecting the field wiring, the 691's PC board is removed for optional signal conditioning component installation by the user. Signal wiring for input sensors and transducers or output devices connects to the screw terminals along the top of the DVME-691. This wiring may be collected in bundles and routed either through the slots at the ends of the DVME-691 or over the top edge. Wire bundle routing through the slots allows adjacent equipment to be rack-mounted immediately above the DVME-691.

This application uses three flat cables - two for A/D signals and the third for the two DVME-612 D/A channels. Usersupplied dc power, if required for sensor excitation or protective clamps, would connect to the screw terminals at the lower left corner of the DVME-691. Ample room is available on the rear mounting bracket to attach a small dc power supply.

## Signal Conditioning Pads per Channel

(Figure 3)
This drawing shows the arrangement of PC board circuit pads for each analog channel. The user selects and installs suggested components shown in the illustration. (DATEL will review custom applications under special order). The pad area is intended for a wide range of applications and the user does not have to use the components indicated. As supplied, connections are made straight-through from the screw terminals.
DC power rails are bussed to each channel and are brought out to screw terminals.


## Filters and Attenuators

When measuring some signals, it may become necessary to filter out unwanted noise or to attenuate the signals prior to passing them to the analog-to-digital converter board. The DVME-691A provides the user with a convenient area for userconfigured passive signal conditioning.
Figures 4,5 , and 6 show typical configurations of simple highpass, low-pass, and attenuator circuits.

## Typical values for a high-pass filter

If the desired cutoff frequency $(\mathrm{Fc})$ is 60 Hz and if Rp is chosen as 10 K ohms for differential inputs into the DVME-691,
then, $\mathrm{Cs}=\frac{1}{2 \pi(\mathrm{Rp})(\mathrm{Fc})}=\frac{1}{2 \pi(10 \mathrm{~K})(60)}=0.265 \mu \mathrm{~F}$
Refer to Figure 4, installing a $0.265 \mu \mathrm{~F}$ capacitor in the place of RS1 and a 10K ohm resistor in place of RP3.


Figure 4. Typical High-Pass Filter

## Typical Values For a Low-pass Filter

If the desired cutoff frequency (fc) is 40 Hz , and if Rs is chosen as 20 K ohms for single-ended inputs into the DVME-691,
then, $\mathrm{Cp}=\frac{1}{2 \pi(\mathrm{Rs})(\mathrm{fc})}=\frac{1}{2 \pi(20 \mathrm{~K})(40)}=0.2 \mu \mathrm{~F}$
Refer to Figure 5, installing a $0.2 \mu \mathrm{~F}$ capacitor in the place of CP 2 and a 20 K ohm resistor in place of RS1.
$\mathrm{RS}_{1}$


Figure 5. Typical Low-Pass Filter

## Typical Attenuator Circuit

If the input signal is 50 V dc and the input circuit device can only handle +10 V dc maximum, an attenuation circuit can be made up as follows:
If choosing a 100 K ohm resistor for Rs,
$R p=\frac{V p R s}{V i n-V p}=\frac{10(100 \mathrm{~K})}{50-10}=\frac{1 \text { megohm }}{40}=25 \mathrm{~K}$ ohms
Refer to Figure 6, installing a 25 K ohm resistor in the place of RS3 and a 100K ohm resistor in place of RS1.


Figure 6. Typical Attenuation Circuitry

|  | ORDERING GUIDE |
| :--- | :--- |
| Model Number <br> DVME-691A <br> (for VME) | Screw terminator panel for 32 single-ended or 16 differential <br> analog input and 2 analog output channels (includes 3 cables <br> for DVME-611/612 boards). |
| DVME-691D <br> (for VME) | Screw terminator panel for 8 analog output channels (includes 2 <br> cables for DVME-62X series boards). |
|  | Contact DATEL for custom component configurations. |

## DATA ACQUISITION SOFTWARE UTILITIES SUPPORTING ALL DATEL VMEbus BOARDS

 （Except DVME－601．Contact DATEL for DVME－601 software．）
## features

－Three main program modules
1．UTIL module data acquisition functions
a）Physical－to－logical channel mapping
b）Typical data acquisition routines
2．IOSUBR module I／O console tasks
a）Input／output console routines
b）ASCII conversion routines
3．MATCH high－level language module and interface for passing paramaters．
－Easy integration to user application software
－Includes a demonstration program written in＂C＂to exercise all utilities
－All modules written in linkable 68000 assembly language code
－All routines callable using assembly language and＂C＂lan－ guage main programs
－Includes fully commented source code and user＇s manual
－VERSAdos－compatible and PDOS－compatible versions cur－ rently available

The DVME－UTIL software package offers complete data acquisition software support for all DATEL VMEBUS I／O boards． Source code for all of the routines is provided for easy integration into users＇application programs．The software modules offer physical－to－logical channel mapping，analog and digital I／O functions，console I／O utilities，high－level language com－ patibility，and even an example demonstration program written in＂C．＂

## GENERAL DESCRIPTION

The DVME－UTIL integrates DATEL＇s DVME family of VMEbus analog I／O boards to the user＇s application program．DVME－ UTIL relieves the system programmer＇s burden of writing appli－ cation software to drive and manage multiple analog and digi－ tal I／O boards．The full set of data acquisition utilities are callable from either 68000 assembly language or＂ C ＂language main programs．Other high－level languages can be easily supported by modifying the parameter passing module．
The main feature of the DVME－UTIL is that all of DATEL＇s VME－ bus boards are directly usable without the user＇s concern for the physical location of the on－board registers．At initialization time a physical－to－logical channel map is generated．Once initialized，all data acquisition functions are accomplished through logical symbol specifiers．
The DVME－UTIL software comes complete with a detailed soft－ ware manual and two $51 / 4$＂diskettes formatted for either the VERSAdos or PDOS operating systems．The diskettes contain 68000 assembly source codes and object codes for all the rou－ tines．The diskettes also contain an example demonstration program，SHOUTIL written in＂C．＂The list file，link list，and executable code of the SHOUTIL is also included．A chain，or procedure，file is also included to serve as an example of how the DVME－UTIL modules can be assembled and linked to a main program．The manual describes each subroutine in explicit detail and provides syntax for using with assembly and ＂$C$＂language programs．The user＇s manual also provides examples for each routine．

## FUNCTIONAL DESCRIPTION

The DVME－UTIL essentially consists of three functional mod－ ules．The modules are UTIL，IOSUBR，and a high－level lan－ guage MATCH module．
The UTIL module contains routines categorized into six classes．The six classes of the routines perform functions relat－ ing to initialization，analog input，analog output，thermocou－ ple／RTD input，expansion connector，and digital I／O．Refer to Table 1 for a description of the routines in this module．The UTIL module implements a logical channel concept which maps physical board addresses and channel numbers to logical channel references．When running the VERSAdos version，and
depending on the total number of channels being mapped，one or more pages of system RAM are attached to the running task． When running the PDOS version，the user must allocate suffi－ cient free RAM space．This RAM area is used to hold the chan－ nel control tables which provide the physical－to－logical channel mapping．Simple subroutine calls to the UTIL module replace many lines of code that would be required by the user＇s main program software．In addition to inter－board physical－to－logical channel mapping，there are subroutines which perform many of the typical data acquisition functions．Any required operat－ ing system interaction is taken care of by the UTIL module．
The IOSUBR module contains 15 console input／output and ASCII conversion routines．Although the UTIL module only calls a few of these routines，the entire IOSUBR module is availa－ ble for the user＇s application program．Refer to Table 2 for a description of the routines in this module．
The MATCH module allows calling the routines in UTIL and IOSUBR modules using＂ C ＂language programs compatible with Whitesmith＇s parameter passing convention．The MATCH module copies the arguments of＂ C ＂language programs into the appropriate registers in the UTIL and IOSUBR routines． Data passed back to the calling program is also taken care of by the MATCH module．Matching modules for other compiler types can easily be written to meet different parameter pass－ ing requirements．
There are two possible ways to interface to UTIL and IOSUBR module subroutines．Most high－speed and memory critical applications will require that the main applications program be written entirely in assembly language．In order to meet the high－ speed requirements，DVME－UTIL subroutines use 68000 internal registers where ever possible．Other less time critical applications could have their main program written in a high level language such as＂C．＂In these applications use the MATCH module．Figures 1 and 2 show the data flow to the DVME－UTIL from main programs written in assembly language and Whitesmith＇s＂$C$＂respectively．

```
                    ORDERING INFORMATION
DVME-UTIL/V VERSAdos version
DVME-UTIL/P PDOS version
```

IBM－PC／XT／AT $51 / 4^{\prime \prime}$＂disk format is also available．


Figure 1. Data Flow for Using DVME-UTIL With Assembly Language
Table 1. List of Routines in the UTIL Module

| SUBROUTINE CLASS | SUBROUTINE | DESCRIPTION |
| :---: | :---: | :---: |
| Initialization | INICCT <br> MAPAD <br> MAPDA <br> MAPTH <br> MAPDI <br> SHOMAP | Initializes channel control tables. <br> Maps all A/D channels to logical reference. <br> Maps all D/A channels to logical reference. <br> Maps all thermocouple/RTD input channels to <br> logical reference. <br> Maps all digital I/O channels to logical reference. <br> Displays physical-to-logical map. |
| Analog Input | ALADIN <br> ENADIN ADTRC <br> ADGAI <br> ADSNG <br> NADSNG <br> ADSCN <br> NADSCN <br> ADRDM <br> NADROM <br> INFSNG <br> FSTSNG <br> FSNSNG <br> INFSCN <br> FSTSCN <br> FSNSCN | Controls interrupt allocation for interrupt driven <br> A/D conversion. <br> Enables/disables A/D input in the interrupt mode. <br> Enables/disables A/D conversion on an external trigger. <br> Loads gain value. <br> Performs a single channel scan on a logical channel. <br> Perfoms " N " scans on a single logical channel. <br> Performs a single sequential chanel scan on logi- <br> cal channels specified. <br> Performs " $N$ " scans on logical channels specified <br> Performs single scan on channels from a table of <br> random logical channels. <br> Performs " N " scans on channels from a table of random logical channels. <br> Initializes A/D registers for fast A/D operations on <br> a single logical channel. <br> Performs a fast scan on a channel. <br> Performs " $N$ " fast scans on a channel. <br> Initializes A/D registers for fast A/D operations on <br> a sequential channel scan. <br> Performs a fast scan on sequential channels. <br> Performs " N " fast scans on sequential channels. |
| Analog Output | DASNG <br> DASCN <br> DARDM | Provides a single output to a logical channel. Provides buffered output data to sequential logical channels. <br> Provides buffered output data to random logical channels. |
| Thermocouple/ RTD Input | ALTHIN <br> ENTHIN <br> THSNG <br> NTHSNG <br> THSCN <br> NTHSCN <br> THRDM <br> NTHRDM | Controls allocation of interrupts for interrupt driven thermocouple/RTD inputs. <br> Enables/disables thermocouple/RTD inputs in interrupt mode. <br> Performs a single scan on a thermocouple/ <br> RTD input logical channel. <br> Performs " $N$ " scans on a thermocouple/ <br> RTD logical channel. <br> Performs a sequential scan on logical channels. <br> Performs " N " sequential scans on thermo- <br> couple/RTD logical channels <br> Performs a scan on thermocouple/RTD channels from a random channel table. <br> Performs " N " scans on thermocouple/RTD channels from a random channel table. |
| Expansion Connector Digital Output | $\left.\begin{array}{l} \text { ADGPO } \\ \text { ADGP1 } \\ \text { THGPO } \\ \text { THGP1 } \end{array}\right\}$ | Provide a single bit digital output on two pins on a DVME-611/612 board. <br> Provide a single bit digital output on two pins on a DVME-602 board. |


| SUBROUTINE <br> CLASS | SUBROUTINE | DESCRIPTION |
| :--- | :---: | :--- |
| Digital I/O | ALTRIN | Controls allocation of external trig- <br> ger generated interrupts from a <br> DVME-660 board. <br> Controls allocation of port 0 <br> comparator register generated inter- <br> rupts from a DVME-660 board. <br> Controls allocation of timer gener- <br> ated interrupts from a DVME-660 <br> board. <br> Enables/disables interrupts on a <br> DVME-660 board. <br> Loads port direction bits in a <br> DVME-660 register. <br> Loads port O/compare register on <br> a DVME-660. <br> Turns on or off an LED on a <br> selected DVME-660 board. <br> Loads the timer control register in <br> a DVME-660 board. <br> Accepts a data bit from a logically |
| ENDGIN | LODDIR | LODCMP |
| PRGTIM | INPBIT | mapped DVME-660 input port. <br> Accepts a data byte from a logical- <br> ly mapped DVME-660 input port. <br> Accepts a word from adjacent logi- <br> cally mapped DVME-660 input <br> ports. <br> Provides a byte output to a logi- <br> cally mapped DVME-660 output <br> port. <br> Provides a word output to logically <br> mapped DVME-660 output ports. |

Table 2. List of Routines in the IOSUBR Module

| SUBROUTINE | DESCRIPTION |
| :---: | :---: |
| ASCHEX | Converts " N " number hex ASCII characters to binary format. |
| HEXDEC | Converts a 16-bit hex number to a decimal ASCII string. |
| GETID | Builds a VMEbus ID output buffer from the ID PROM on a DVME board. |
| HEXASC | Converts a 16-bit hex number to a hex ASCII string. |
| PRCR | Outputs an ASCII message to the console followed by a carriage return and line feed. |
| PRNCR | Outputs an ASCII message to the console without a carriage return or line feed. |
| $\left.\begin{array}{l} \text { OHXCR } \\ \text { OHXNCR } \end{array}\right\}$ | Convert a 16-bit number to hex ASCII and displays it on the console with or without a carriage return. |
| PROMPT | Provides an ASCII message to the console and waits for the console input. |
| CRLF | Provides carriage return and line feed output. |
| MAKECAP | Converts a string of ASCII characters into all capitals. |
| PMTCHR | Provides an ASCII message output to the console and waits for a single character input. |
| SHOCHR | Provides a single character output to the console. |
| INPCHR | Accepts a single character input from the console. |
| SMPCON | Samples the console for any possible input. On receiving any input halts $1 / O$ operation and sets " $Z$ " condition flag. |

# ST-519 MULTIBUS 72-Line Digital I/O Board With Interrupt 

## FEATURES

- 72 Individually-programmable input/output lines
- IEEE 796 MULTIBUS Compatible
- Compatible with both 8 - and 16 -bit CPU's (8- or 16-bit data transfer)
- Memory mapped, optional I/O map
- 20- or 16 -bit user-selectable base address (24-bit base address optional)
- Eight maskable interrupt lines
- Interfaces to pluggable modules for 2.5 KV isolation


DATEL expands its line of MULTIBUS compatible system boards with the ST-519. The ST-519 provides 72 individu-ally-programmable lines for input or output (I/O). Also, an interrupt controller is provided to allow up to eight userprogrammable interrupt lines. Like other DATEL MULTIBUS products, the ST-519 is fully hardware- and softwarecompatible with all MULTIBUS microcomputers. All necessary address decoders, logic controls, and data transceivers are incorporated on board.

## DESCRIPTION

The DATEL ST-519 is a MULTIBUS-compatible system board providing 72 software programmable input/output (I/ O) lines. These I/O lines are fully TTL compatible and each line can be individually programmed as either an input or an output.

The ST-519 may be used with both 8 - and 16-bit microprocessors. The BHEN/line on the MULTIBUS sets the ST519's address decoders and data latches for compatibility with 8 - or 16 -bit computers. The ST-519 also supports 24 bit MULTIBUS addressing capability, and is downward compatible with 16 - or 20 -bit address systems.

The ST-519 has an 8259A Programmable Interrupt Controller which provides vectoring information for eight userdefinable interrupt levels. In normal slave operation, the Interrupt Request (IR) lines of the 8259A are hard-wired to an I/O line. When the I/O event occurs the 8259A generates an Interrupt (INT) which would go to one of the MULTIBUS vector interrupt lines INTØ thru INT7.

The 72 I/O lines are brought out on three 50-pin edge-card connectors: $\mathrm{J} 1, \mathrm{~J} 2$, and J3. These edge-card connectors are fully compatible to the Gordos and OPTO 22 type pluggable modules systems that offer an input to output isolation of 2.5 K VAC. A flat ribbon cable interconnects the DATEL ST-519 to other electronic module systems.

The ST-519 is a memory-mapped peripheral occupying 16 consecutive locations in the computer's address space. The board's base address is preset at ØØFFAØ hex. However, a user may relocate the board address anywhere up to FFFFFØ on 16-byte boundaries using DIP switches on the board.

In order to make the ST-519 compatible with different speed CPU and memory systems, a transfer acknowledge delay (XACK/DELAY) is provided. This permits 8 selectable delays from 100 to 800 nanoseconds.

The ST-519 is fully bus- and card-cage compatible with the MULTIBUS and IEEE 796. The board is $12.0^{\prime \prime} \mathrm{W} \times 6.75$ " $\mathrm{D} \times$ 0.47 "H ( $305 \times 172 \times 12 \mathrm{~mm}$ ). When used with the standard MULTIBUS card cage, the ST-519 board may be installed adjacent to other boards.

The ST-519 draws all power from the MULTIBUS +5 V dc power line. The ST-519 weighs approximately 12 ounces $(0,341 \mathrm{~kg})$. It can operate over a temperature range of 0 to +55 degrees Celcius with relative humidity from 10 to $90 \%$ (noncondensing), and from 0 to 15,000 feet ( 0 to $4,600 \mathrm{~m}$ ) in altitude.

|  | ORDERING GUIDE |
| :--- | :---: |
| MODEL | DESCRIPTION |
| ST-519 | 72 line digital I/O board with inter- <br> rupt |

## FUNCTIONAL SPECIFICATIONS

CHANNELS
I/O number of
channels................. 72 I/O Channels
Channel expansion... Indefinite channel expansion

using separate ST-519
dresses; lifferent base ad-
card slots and supply current

OUTPUT DRIVER
Output current sink
(Vout $=0.6 \mathrm{~V}$ ) $\ldots \ldots \ldots \ldots . . . . . .24 \mathrm{~mA}$ (max.)
Output current source
(Open collector
4.7K $\Omega$ from +5 V )........... 1 mA (max.)

INPUT RECEIVER
High level input
current (Vin = 2.7V) $\ldots . .100 \mu \mathrm{~A}$ (max.)
Low level input
current (Vin $=\mathbf{0 . 4 V}$ ) $\ldots . . .-1.2 \mathrm{~mA}$ (max.)

## ADDRESSING

Occupies a block of 16 consecutive memory (I/O) locations. Base address may be located on any 16 byte boundary in the 20-bit (24-bit optional) address space by two DIP switches.

```
PHYSICAL
    Outline Dimensions... 12.00"W x 6.75"D x 0.50"H
                (max.)
                304,8W x 171,5D x 12,7H mm
    Weight.................... }12\mathrm{ ounces ( }0.34\textrm{kg}\mathrm{ )
    Operating Temper-
    ature Range............. 0 to +55 %
    Storage Tempera-
    ture Range
```

$\qquad$

```
        -25 to +85 }\mp@subsup{}{}{\circ}\textrm{C
    Relative Humidity..... 10% to 90% non-condensing
    Altitude................... }0\mathrm{ to 15,000 feet (4,600 m)
```

POWER CONSUMPTION $+5 \mathrm{~V} \mathrm{dc} \pm 5 \%$
ST-519 (stand alone)....... 1.7 A typical
ST-519 + 72 I/O mod-
ules
3.3 A typical

## GENERAL

Bus Compatibility...... Pin-for-pin, card guide, and program compatible with MULTIBUS (IEEE 796) and SBC series microcomputers
CPU Compatibility...... 8 or 16 bit compatible

## DATA FORMAT

The ST-519 is a memory-mapped peripheral that appears to the system CPU as 16 bytes of consecutive memory. These registers can be accessed as 16 single bytes ( 8 -bit CPU ) or as 8 double bytes (16-bit CPU).

The ST- 519 board automatically changes to a 16 -bit format when the BHEN/line on the MULTIBUS pin 27 of connector P1 goes to zero volts. A high input on BHEN/, consequently, sets the board for an 8-bit format.

## INTERRUPT

An 8259A Programmable Interrupt Controller provides onboard interrupt generation to the host's interrupt controller. This device generates interrupts on low-to-high transitions from user-selected digital inputs coming into the ST-519. Jumpers (pins 64 through 71) tie the selected digital input lines directly to the selected IR interrupt.

Jumper pins 64 through 71 have two different uses based upon the mode of operation. In one mode, the MULTIBUS interrupt priority level (INT 0-7) is jumper-selectable between pin 111 (INT) and the jumper pins for the priority levels as outlined below (pins 103, 104, $105 \ldots$ ). For this sin-gle-interrupt scheme, the user wires the interrupt source to an interrupt input pin (pins 64 through 71). Jumper pins 97 through 101, 109 and 110 are not used in this mode.

In the other mode, up to eight interrupt levels are defined using eight digital input bits to the ST-519. Each input has a jumper, pins 97 through 113 (excluding 111). Pins 64 through 71 are user-prioritized and connected (through buffers and jumpers) to the MULTIBUS INT 0-7 lines. This mode bypasses the 8259A and its interrupt vector address function. Use this mode when the host provides the necessary vectoring information for servicing the interrupt caused by the digital input.

|  | 8259A |  | MULTIBUS |  |
| :--- | :---: | :---: | :---: | :---: |
| Line | ST-519 |  |  |  |
| Name | Jumper <br> Pin\# | Line | ST-519 |  |
|  | 111 |  | Jumper <br> Pin\# |  |
| INT | 67 | INT0 | 112 |  |
| IR0 | 68 | INT1 | 113 |  |
| IR1 | 66 | INT2 | 107 |  |
| IR2 | 71 | INT3 | 108 |  |
| IR3 | 65 | INT4 | 105 |  |
| IR4 | 70 | INT5 | 106 |  |
| IR5 | 64 | INT6 | 103 |  |
| IR6 | 69 | INT7 | 104 |  |
| IR7 | 64 |  |  |  |

## CONNECTORS

The ST-519 board contains five connectors: P1 and P2 are the MULTIBUS connectors, and $\mathrm{J} 1, \mathrm{~J} 2$, and J 3 are the digital I/O connectors.

The P2 MULTIBUS connector is used only when a system controller's address capability is 24 bits. The pin assignment for the four extended address lines on P2 are shown in Table 1.

The digital I/O lines use connectors J 1 , J 2 , and J3; Table 2 describes these connections.

## Table 1. MULTIBUS Connector P2

| PIN | SIGNAL | Functional Description |
| :--- | :--- | :--- |
| 55 | ADR 16 |  |
| 56 | ADR 17 | 4 address line inputs for 24 |
| 57 | ADR 14 | bit address controllers |
| 58 | ADR 15 |  |

Table 2. I/O Connector

| ConnectorPinNumber | $\begin{gathered} \mathrm{J} 1 \\ \text { Register } \end{gathered}$ |  | $\begin{gathered} \mathrm{J} 2 \\ \text { Register } \end{gathered}$ |  | J3 |  |  | $\begin{array}{\|c} \hline \text { Connector } \\ \text { Pin } \\ \text { Number } \\ \hline \end{array}$ | $\begin{gathered} \text { J1 } \\ \text { Register } \end{gathered}$ |  | $\begin{gathered} \text { J2 } \\ \text { Register } \end{gathered}$ |  | J3 |  | $1 / 0$ <br> Module |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Addr | Bit | Addr | Bit | Addr | Bit | Module |  | Addr | Bit | Addr | Bit | Addr | Bit |  |
| 2 | 2 | 7 | 5 | 7 | 8 | 7 | 23 | 26 | 1 | 3 | 4 | 3 | 7 | 3 | 11 |
| 4 | 2 | 6 | 5 | 6 | 8 | 6 | 22 | 28 | 1 | 2 | 4 | 2 | 7 | 2 | 10 |
| 6 | 2 | 5 | 5 | 5 | 8 | 5 | 21 | 30 | 1 | 1 | 4 | 1 | 7 | 1 | 9 |
| 8 | 2 | 4 | 5 | 4 | 8 | 4 | 20 | 32 | 1 | 0 | 4 | 0 | 7 | 0 | 8 |
| 10 | 2 | 3 | 5 | 3 | 8 | 3 | 19 | 34 | 0 | 7 | 3 | 7 | 6 | 7 | 7 |
| 12 | 2 | 2 | 5 | 2 | 8 | 2 | 18 | 36 | 0 | 6 | 3 | 6 | 6 | 6 | 6 |
| 14 | 2 | 1 | 5 | 1 | 8 | 1 | 17 | 38 | 0 | 5 | 3 | 5 | 6 | 5 | 5 |
| 16 | 2 | 0 | 5 | 0 | 8 | 0 | 16 | 40 | 0 | 4 | 3 | 4 | 6 | 4 | 4 |
| 18 | 1 | 7 | 4 | 7 | 7 | 7 | 15 | 42 | 0 | 3 | 3 | 3 | 6 | 3 | 3 |
| 20 | 1 | 6 | 4 | 6 | 7 | 6 | 14 | 44 | 0 | 2 | 3 | 2 | 6 | 2 | 2 |
| 22 | 1 | 5 | 4 | 5 | 7 | 5 | 13 | 46 | 0 | 1 | 3 | 1 | 6 | 1 | 1 |
| 24 | 1 | 4 | 4 | 4 | 7 | 4 | 12 | 48 | 0 | 0 | 3 | 0 | 6 | 0 | 0 |

1-49: All odd number pins are tied to ground.

## REGISTER

The following chart details the memory address assignments of the 16 memory locations the ST-519 occupies. Please note that when the ST-519 is used with 16-bit CPU's, every other (even-numbered) address location is used.

ST-519 Register Assignments

| 8 BIT CPU ADDRESS | FUNCTION | REGISTER | COMMENTS | ADDRESS (16 BIT CPU) |
| :---: | :---: | :---: | :---: | :---: |
| BASE + 0 | WRITE | WRITE OUTPUT 0-7 | REG 0 J1 |  |
| BASE + 0 | READ | READ INPUT 0-7 |  | BASE + 0 |
| BASE + 1 | WRITE | WRITE OUTPUT 8-15 | REG 1 J1 |  |
| BASE + 1 | READ | READ INPUT 8-15 |  |  |
| BASE + 2 | WRITE | WRITE OUTPUT 16-23 | REG 2 J 1 |  |
| BASE + 2 | READ | READ INPUT 16-23 |  | BASE + 2 |
| BASE + 3 | WRITE | WRITE OUTPUT 24-31 | REG 3 J2 |  |
| BASE + 3 | READ | READ INPUT 24-31 |  |  |
| BASE + 4 | WRITE | WRITE OUTPUT 32-39 | REG 4 J2 |  |
| BASE + 4 | READ | READ INPUT 32-39 |  | BASE + 4 |
| BASE + 5 | WRITE | WRITE OUTPUT 40-47 | REG 5 J2 |  |
| BASE + 5 | READ | READ INPUT 40-47 |  |  |
| BASE + 6 | WRITE | WRITE OUTPUT 48-55 | REG 6 J3 |  |
| BASE + 6 | READ | READ INPUT 48-55 |  | BASE + 6 |
| BASE + 7 | WRITE | WRITE OUTPUT 56-63 | REG 7 J3 |  |
| BASE + 7 | READ | READ INPUT 56-63 |  |  |
| BASE + 8 | WRITE | WRITE OUTPUT 64-71 | REG 8 J3 |  |
| BASE + 8 | READ | READ INPUT 64-71 |  | BASE + 8 |
| BASE + 9 | - | NOT USED |  |  |
| BASE + A | WRITE | CLEAR OUTPUT REG 0-7 | CLR REG 0 |  |
| BASE + A | READ | READ CLEAR REG |  | BASE + A |
| BASE + B | WRITE | CLEAR OUTPUT REG 8 | CLR REG 1 |  |
| BASE + B | READ | READ CLEAR REG |  |  |
| BASE + C | WRITE | CONTROL REG 1, 8259A | 8259A |  |
| BASE + C | READ | STATUS REG 1, 8259A | INTERRUPT | BASE + C |
| BASE + D | - | - | CONTROLLER |  |
| BASE + D | - | - | Refer to INTEL data sheet |  |
| BASE + E | WRITE | CONTROL REG 2, 8259A |  |  |
| BASE + E | READ | STATUS REG 2, 8259A |  | $B A S E+E$ |
| BASE + F | - | - |  |  |
| BASE + F | - | - |  |  |

## CLEAR REGISTERS

CLEAR REGISTER FORMAT
The clear registers are used to clear (reset) the output registers to all 0's. On power-up or system reset, the clear register bits reset all output registers which disables all output lines. Only after the clear register bits have been set to 1's will the output (write) function be enabled.

The clear registers format is shown. Refer to I/O line section for programming of input/output registers.


When a clear register bit is 0 , the corresponding output register is cleared forcing output lines to logic high (1).

When a clear register bit is 1 , the corresponding output register is enabled to be programmed.

## ST-519 Block Diagram



## I/O LINE

All output lines are comprised of an output latch driving an inverting open collector output buffer. During a write cycle to an output register, the data latched will appear inverted at the edge card connector. If the status of an output line is read back thru the ST519, the previously written data will appear inverted.

An I/O line which is to be used as an input must have its corresponding output line set to a zero. During a read cycle, data from an input line is the true logic level from the edge card connector.


The ST-519 is factory configured for 16- or 20-bit addressing. A 24 -bit adddress capability is selected by installing programming plugs and soldering a jumper as follows:

1. Cut and remove etch between 46-47.
2. Install wire jumper between 48-47, solder the jumper.
3. Install programming plugs at 75-83, 77-85, 79-87, and 81-89.

## BASE ADDRESS SELECTION

The ST-519 is a memory-mapped peripheral that occupies 16 consecutive, byte-wide, memory locations in the computer address space. The base address decoding supports both 16 -and 20 -bit addressig with 24 -bit address capability being optional. Base address selection is accomplished by setting DIP switches on the PC board.

1. Select a base address, in hex, between 000X ( 00000 X ) and FFFX (FFFFFX). Write the base address in the Base Address, Hex boxes.
2. Convert the hex code to binary by writing 1 's and 0 's in the Hex Bit Weighting boxes.
3. Set the desired base address on DIP switch S1 and S2 or the jumper area for extended address. A switch position ON or a wire jumper corresponds to a "1". An OFF switch position or a removed wire jumper corresponds to a " 0 ". If the CPU provides only 16 address lines, the address switches corresponding to ADR10/ through ADR13/ must be left OFF.

| BASE <br> ADDRESS <br> HEX | $(0 \text { to } F)$ |  |  |  | $(0 \text { to } F)$ |  |  |  | $\text { (0 to } F)$ |  |  |  | $\sqrt{(0 \mathrm{TOF})}$ |  |  |  | $\longdiv { ( 0 T O F ) }$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HEX BIT WEIGHTING | $7$ | 4 |  | $\underset{1}{1}$ | $7$ | 4 |  | $1$ |  | 4 | 2 | $Y_{1}$ | $7_{8}$ | 4 | 2 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $7_{8}$ | 4 | 2 | $1$ |
| ADDRESS BIT \# | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 |
| SWITCH/ <br> JUMPER <br> POSITION | $\begin{aligned} & 84- \\ & 76 \end{aligned}$ | $\begin{aligned} & 86- \\ & 78 \end{aligned}$ | $\begin{gathered} 88- \\ 80 \end{gathered}$ | $\begin{array}{r} 90- \\ 82 \end{array}$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |  | 2 | 3 | 4 | 5 | 6 | 7 | 8 |

## I/O SELECT

The ST-519 is factory configured as a memory-mapped peripheral. I/O addressing is an option that may be selected by soldering jumpers by:

1. Cutting and removing etch between 96-93 and 95-91.
2. Installing wire jumpers between 94-93 and 92-91; solder the jumpers.

## INPUT PORT MODE SELECT

Each I/O line consists of an output latch driving a 7406 open collector output buffer, and an input device which can be jumper programmed as a transparent input buffer or as an input latch.

Each card edge connection ( $\mathrm{J} 1, \mathrm{~J} 2$, and J 3 ) has a group of three ports with associated logic circuitry and jumpers to provide the end-user with the capability to latch one or more of the input ports on any given event. At each port group there is an inverter/ jumper network to select the polarity of the latching function.

The input ports are factory configured to appear as three-state transparent buffers. The latched input port option is selected by removing circuit-etch jumpers, and then soldering wire jumpers for the input port(s) to be changed. Refer to the Input Port Mode Select chart.

The level and the event that latches the ports must also be selected by the end-user. The port latch event is factory configured to be a positive level (logic level one). A negative level (logic level zero) option is selected by programming plug. The port latch event input must then be hardwired to the event (I/O line, Interrupt Required) that will control the latching of the input port(s).

Refer to the Input Port Mode select chart.

| CONN. | REGISTER | INPUT PORT |  | PORT LATCH EVENT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TRANSPARENT (STANDARD) | LATCHED (OPTIONAL*) | POSITIVE (STANDARD) | $\begin{aligned} & \text { NEGATIVE } \\ & \text { (OPTION) } \end{aligned}$ | INPUT |
| J1 | REG 0 | 7-8 | 8-9 |  |  |  |
|  | REG 1 | 10-11 | 11-12 | 37-43 | 37-38 | 49 |
|  | REG 2 | 13-14 | 14-15 |  |  |  |
| J2 | REG 3 | 16-17 | 17-18 |  |  |  |
|  | REG 4 | 19-20 | 20-21 | 39-44 | 39-40 | 50 |
|  | REG 5 | 22-23 | 23-24 |  |  |  |
| J3 | REG 6 | 25-26 | 26-27 |  |  |  |
|  | REG 7 | 28-29 | 29-30 | 41-45 | 41-42 | 51 |
|  | REG 8 | 31-32 | 32-33 |  |  |  |

*To program to OPTION, first remove etch jumpers under standard and then install and solder option jumpers.

## TRANSFER ACKNOWLEDGE (XACK) DELAY SELECTION

The ST-519 generates a transfer acknowledge (XACK/) signal in response to read or write commands from the MULTIBUS. It is sometimes desirable to delay this signal in order to match this signal to the CPU timing. A jumper selectable transfer acknowledge delay ranging from 100 to 800 nanoseconds is available on the ST-519. It should be noted that the XACK/ delay is generated from the MULTIBUS CCLK/ signal which is assumed to have a period of 100 nanoseconds. Also, since this signal is asynchronous, the actual delay can only be set within a tolerance of one clock period or 100 nanoseconds. The accuracy of the XACK/ delay is dependent on the period ( $T$ ) of the CCLK signal generated by the host computer. The programming of XACK/ delay is in multiple increments of T , ranging from one to a maximum of eight, refer to XACK/ delay selection table below.

| DELAY | JUMPERS |
| :--- | :---: |
| 100 nsec. |  |
| 200 nsec. | (Standard) |
| 300 nsec. | $52-53$ |
| 400 nsec. | $52-55$ |
| 500 nsec. | $52-56$ |
| 600 nsec. | $52-57$ |
| 700 nsec. | $52-58$ |
| 800 nsec. | $52-59$ |

ST-701 MULTIBUS A/D MICROCOMPUTER BOARD

## FEATURES

- On-board 32 single-ended or 16 differential A/D channels with addressing expansian up to 256 channels.
- Selectable 12-, 14-, or 16-bit A/D resolution.
- Maps onto 16-, 20-, or 24-bit host address systems.
- Allows 8- or 16-bit data transfers to any MULTIBUS host.
- True 12-bit A/D transfers of up to $\mathbf{1 3 2 , 0 0 0}$ samples per second.
- On-board 4K dual-ported RAM-to-host data/command/ program transfer window controlled by selectable 2-way interrupts.
- EPROM contains Real-time Data Acquisition Executive (RDX) and monitor routines. Both use simple ASCII command structures.
- On-board programmable gain amplifier, dc-to-dc converters.
- 3 general purpose digital I/O lines user-programmable as interrupts, control lines, channel extension selection lines, etc.

- Local Z-80 microcomputer, 8 or 16K EPROM, 8 K local RAM, 4K dual-port RAM, timer, interrupt controller, DMA controller and supporting firmware.
- Runs optional memory-downloaded extendedcommand code blocks.
- Auxiliary asynchronous RS-232/422/423 serial port for commands, user-programmed LAN connection, printer/plotter, etc.

DATEL's ST-701 is much more than the standard analog-to-digital converter board. With its on-board microcomputer and communications capabilities, the ST-701 is an extremely versatile, intelligent device. It is equally powerful at the MULTIBUS subsystem level or as a standalone signal processing system.

## GENERAL DESCRIPTION

Designed to offload a host MULTIBUS computer, the ST-701 intelligent analog-to-digital board is the newest addition to Datel's line of MULTIBUS boards. It features high performance analog signal conversion, a fast, interrupt-driven host DMA interface, and can accept user-developed programs as well. The ST-701 manages data acquisition activities, offering a high throughput speed of digitized analog input data. This reduces the host computer's software overhead time for signal processing. Unlike conventional analog-to-digital (A/D) converter boards, the ST-701 may be programmed to perform A/D data manipulation (reformatting, data structure conversion, etc.) as well as data collection.
A feature of the ST-701 is its ease of use through the RDX, an EPROM-resident high-level command-line executive. The ST-701 is ideal for development systems. Upon powering up, it appears to the host as an area of non-conflicting Read/ Write memory, unaffected by host memory testing. A new, 2 -microsecond, 12-bit A/D option is also available (ST-701E).


Example: ST-701A2/24 (12-bit, $20 \mu$ S A/D, with DC/DC, 24-bit addressing).
All models include J1, J2 connectors. Companion channel expansion slave multiplexer: ST-742: 32S or 16D channels, non-isolated.
56-8071723: Interconnect flat cable between ST-701 and ST-742 slave MUX board.
EPROM source code is available. Contact DATEL.

The ST-701 consists of five major hardware sections under local firmware and host software control. Refer to Figure 1.
These hardware sections consist of:

1. Analog input channels,
2. $A / D$ converter module/signal conditioning,
3. Local microcomputer/DMA controller,
4. Communication interface, and
5. the dc power converter circuitry.

The on-board microcomputer consists of a Z80 CPU, dedicated 8 K of random-access (RAM) and 8K of read-only (PROM) memory, a 4 K dual-port RAM area, a timer, an interrupt controller, and a direct memory access (DMA) controller. The PROM contains all the firmware needed to control all other ST-701 resources via a local bus.

The CPU receives commands through two communications channels: a memory-mapped MULTIBUS interface and an auxiliary asynchronous serial port. Control and programming of the ST-701 uses both local Real-time Data acquisition Executive (RDX) firmware as well as user-written Interrupt Service Routines (ISR's) resident in the host.
On-board ST-701 PROM also contains a simplified high-level ASCII command line interpreter. The ST-701 is ideal for use with high-level application programs, providing automatic control of hardwareintensive, timing-critical A/D functions. Transfers of pre-processed A/D data blocks occur under full interrupt control from the host computer.


Figure 1: ST-701 Block Diagram

## FUNCTIONAL SPECIFICATIONS

(Typical at +25 degrees C , unless noted)

## ANALOG INPUTS

| Number of on-board channels | .32 single-ended or 16 differential |
| :---: | :---: |
| Number of off-board channels | up to $224 \mathrm{~S} / 240 \mathrm{D}$, using external channel multiplexer (ST-742) |
| Total addressable channels | up to 256S or 256D |
| Analog Input Range (at PGA gain = 1) | $\pm 10$ Volts ( $\pm 5 \mathrm{~V}, 0$ to 10 V , 0 to 5 volts are jumperable) |
| Input Configuration for on-board multiplexed channels | High impedance, voltage input, non-isolated |
| A/D Output Coding | Bipolar 2's complement binary, bipolar offset binary or unipolar straight binary. |
| Input Bias Current | 8 nanoamps |
| Input Impedance | Power on: 10 megohms minimum differential or to ground. <br> Power off: 1.5 kilohms |

Common-Mode Input Range . Both inputs must remain within $\pm 10$ Volts maximum of analog ground.
Common-Mode Rejection . . . 75 dB minimum, gain $=2$,
$\pm 10 \mathrm{~V}, 60 \mathrm{~Hz}, 1$ kilohm $\quad 80 \mathrm{~dB}$ minimum, gain $=128$
imbalance
External A/D start trigger . . . TTL compatible, falling edge, 500 nS minimum, software gatable
Input Overvoltage for on- ... $\pm 35 \mathrm{~V}$ dc, maximum board channels sustained
Software Programmable Gain 1, 2, 4, 8, 16, 32, 64 and 128 Amplifier range (DATEL gain steps
AM-543).

## PGA PERFORMANCE

Maximum Settling Time (PGA plus mux) at 10 V output step

| Gain | Settling Time | Accuracy |
| :---: | :---: | :--- |
| 1 | 8 microseconds | $\pm 0.02 \%$ |
| 16 | 12 microseconds | $\pm 0.05 \%$ |
| 64 | 40 microseconds | $\pm 0.10 \%$ |
| 128 | 100 microseconds | $\pm 0.20 \%$ |

SYSTEM PERFORMANCE (MUX+PGA+S/H+A/D):
Following specifications relate to the performance of the multiplexer, PGA, sample and hold, and the A/D converter.

| Specification | A/D type |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 12-bit } \\ & 4 \mu \mathrm{~S} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 12-bit } \\ 20 \mu \mathbf{S} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { 14-bit } \\ 45 \mu \mathbf{S} \\ \hline \end{array}$ | $\begin{array}{l\|} \hline 16 \text {-bit } \\ 400 \mathrm{mS} \end{array}$ |
| Accuracy, minimum (\% of 10 V full scale) |  |  |  |  |
| At gain $=1$ | 0.05\% | .025\% | 0.01\% | .0063\% |
| At gain $=128$ | . $20 \%$ | . $20 \%$ | . $20 \%$ | . $20 \%$ |
| Linearity Error, maximum | 1/2 LSB | 1/2 LSB | 1/2 LSB | 2 LSB |
| Zero Tempco, maximum ppm of full scale range per degree Celsius | 20 | 20 | 20 | 10 |
| Full Scale Tempco, maximum ppm of full scale range per degree Celsius | 20 | 20 | 20 | 10 |
| Throughput Period (10V step input) |  |  |  |  |
| At gain = 1 | $8 \mu \mathrm{~S}$ | $20 \mu \mathrm{~S}$ | $45 \mu$ S | 400 mS |
| At gain $=128$ | $102 \mu \mathrm{~S}$ | $110 \mu \mathrm{~S}$ | $110 \mu \mathrm{~S}$ | 400 mS |
| A/D Conversion Period, |  |  |  |  |
| Typical | $4 \mu \mathrm{~S}$ | $20 \mu \mathrm{~S}$ | $45 \mu \mathrm{~S}$ | 400 mS |
| Maximum | $5 \mu \mathrm{~S}$ | $25 \mu \mathrm{~S}$ | $54 \mu \mathrm{~S}$ | 400 mS |

## LOCAL MICROCOMPUTER

Microprocessor
Z-80A, 3.6864 MHz
Maskable interrupt .connected to MK3801 Serial Interrupt Timer.

| Default Priority | Function |
| :---: | :--- |
| 17 | End of A/D Scan (EOS) |
| 16 | End of A/D Conversion (EOC) |
| 15 | DMA end of process |
| 14 | Host to 701 new command interrupt |
| 13 | Dual Port RAM Lock |
| 12 | Digital I/O \#2 |
| 11 | Digital I/O \#1 |
| 10 | Digital I/O \#0 |


| Local Random Access |
| :--- |
| Memory (no MULTIBUS |


| access) |
| :--- |


| Dual-Port RAM $\ldots$. |
| :--- |
| Memory-mapped |

reserved for RDX use

| Programmable Read-Only Memory (no MULTIBUS access) | Up to 16,384 bytes. Accepts 27128, 2764, 2732, 2716 EPROM's. Supplied with 8K (2764) EPROM for monitor and RDX Executive. |
| :---: | :---: |
| Direct Memory Access | Allows transfers from: <br> 1. A/D converter to Dual-Port RAM <br> 2. A/D converter to Local RAM <br> 3. Local RAM to Dual-Port RAM |
| Watchdog Timer | Approximately 152 mS timeout. Synchronizes local DPR access with Z-80 WAIT states while waiting for the host MULTIBUS LOCK signal to grant DPR access. Continuous host DPR access cannot exceed 152 mS . Also recovers from out-of-range memory access and failed interrupt acknowledge. |
| Command Parse Time | 1 to 4 mS , typical. |
| MULTIBUS INTERFACE |  |
| Specification Conformance | IEEE-796 MULTIBUS |
| Type | Memory-mapped, 4096 bytes |
| Address Selection (Uses on-board DIP Switches) | 16 or 20 bits (for models without " $/ 24$ " designator). 16, 20 or 24 bits (for models with "/24" designator). |
| Data Transfer | 8 or 16 bits, bus slave. |
| ST-701 Interrupt to Host | 1 line, 8 jumper-selectable sources or by software command. |
| Host Interrupt to ST-701 | .caused by writing to the DPR Status/Interrupt Byte. |
| Bidirectional Interrupt Arbitration | Implemented in RDX to resolve simultaneous interrupt conflicts. |

## MULTIBUS CONTROL SIGNALS

| Transfer Acknowledge |
| :--- |
| (XACK/) |

Inhibit (INH1/, . . Jumper-selectable delay,
100 to 800 nanoseconds.
Note: XACK/ is derived from
the bus CCLK/ used to
arbitrate DPR access.

\section*{SERIAL INTERFACE <br> Uses MK3801 Serial Interrupt Timer Controller <br> | Mode | Full duplex, asynchronous |
| :---: | :---: |
| Baud rate | 300 to 9600 baud. Monitor initializes at 9600 baud. Operates above 9600 baud using external clock. |
| Levels | RS-232-C (standard), RS-422/423 (optional pluggable transceivers) |
| Word Format | 1 start, 8 data, 1 stop, no parity |
| Connector | 26-pin, J1 edgeboard, 0.1" centers |
| Digital I/O Ports | 3 bits, TTL levels, programmable as inputs, interrupts or outputs on analog channel extension J3. | <br> Programmable Timer . . . . . . . . 4 internal timers included in MK3801. Each 16-bit counter is user-programmable to interrupt the Z-80A CPU. Timer $D$ is assigned to the serial port baud clock.}

## PROGRAMMING LEVELS

| Monitor Level . . . . . . . . . . . . . | Resident in EPROM for |
| :--- | :--- |
|  | ASCII commands from a |
| serial port |  |

## PHYSICAL-ENVIRONMENTAL

Operating Temperature . . . . . . 0 to +60 degrees Celsius Range
Storage Temperature Range . . -25 degrees Celsius to +85 degrees Celsius
Outline Dimensions $12.0^{\prime \prime}$ W x $6.75^{\prime \prime} \mathrm{D} \times 0.5^{\prime \prime} \mathrm{H}$
MULTIBUS dimensions . . . . . $(305 \times 172 \times 13 \mathrm{~mm})$
*NOTE: Simultaneous DPR access attempts by the host and the ST-701 are arbitrated by fast address steering logic. The ST-701 CPU temporarily executes waits for delayed access. For interleaved access, use moderate duty cycle.

## ON-BOARD HARDWARE RESOURCES

## 1. Analog Input Channels

This section includes local, non-isolated analog channel-switching multiplexers (for 32 single-ended or 16 differential channels), channel address registers, and a software-programmable gain amplifier (PGA). The channel address registers include automatic channel sequencing and address drivers for up to 240 singleended or 224 differential external multiplexer channels through an expansion bus connector. The differential PGA offers gains from 1 to 128 using a software-loadable gain code register.

## 2. A/D Converter Module/Signal Conditioning

The A/D converter is a plugable module with a compatible Sample and Hold $(\mathrm{S} / \mathrm{H})$ amplifier, settling delay and start convert logic, and buffers. Combined resolutions and speeds are offered from down to 12 binary bits and 4 microseconds (settling and conversion), 14 bits and 45 microseconds, up to 16 bits and 400 microseconds.

## 3. Local Microcomputer/DMA Controller

Using a 4 MHz Z-80A CPU, the ST-701's on-board microcomputer includes up to 16 K of ROM and 8 K of RAM. The ROM contents, as shipped, include the RDX command processor and the hex monitor. This ROM is mounted on a 24 -pin socket. The user can replace this ROM with one of a higher memory density, copying the software supplied onto the new device. This allows the user to further customize the microcomputer.
The local microcomputer also consists of a 4 k dual-port RAM host interface, a local DMA controller, an interrupt generator, serial port, and programmable timers.
The local DMA provides high speed, non-host memory-mapped transfers between the A/D section, local memory and the dual-port memory. The local microcomputer also has three general purpose TTL digital lines available on the expansion connector. These bits are programmable as interrupts, enables, inputs, or outputs.

## 4. Communications Interfaces

Communications with the ST-701 CPU is through two channels: an asynchronous serial port and a high speed, 4 kilobyte dual-port RAM MULTIBUS host interface.

## Serial communications

The serial port uses a separate edgeboard connector and supports conventional EIA RS-232-C communications. A programmable timer from the CPU is assigned as a baud rate generator, offering speeds up to 9600 baud. An external clock may be used to go beyond 9600 baud. Optional circuits on the ST-701 offer differential multidropped RS-422 levels. The serial port has access to the hex monitor and the RDX executive.
After application development, the serial port may be re-assigned to any application under user program control, such as printer or magnetic tape output or a LAN interface. It is even possible to fully control the ST-701 only through the serial port, without installation into a MULTIBUS card cage.

## MULTIBUS Communications

Primary control and data interface to the ST-701 is through the dual-port RAM (DPR). The DPR overlays host read/write memory and maps memory addresses in the DPR range from the host into the ST-701 using fully standard MULTIBUS arbitration. The DPR is relocatable within 24-bit memory space on 4 K boundaries.
ST-701 transfer logic allows passing 8- or 16-bit data words. ASCII command strings are written by the host into the DPR, and preformatted A/D scans are read from the DPR from two userdefinable DPR buffers. Asynchronous control and status is managed by bidirectional interrupts through a reserved area at the top of DPR.
When A/D data is ready, the host is notified by a maskable interrupt. The user's interrupt service routine then transfers A/D data blocks to mass storage or processes the information. All transfers of A/D data blocks from local RAM to shared DPR are fully arbitrated on MULTIBUS using bidirectional lock and transfer acknowledge signals. No I/O addresses are used.
For extended commands (either user-written or developed by DATEL), the DPR also accepts downloads of executable Z-80 code blocks and corresponding uploads. The RDX firmware allows for user-defined commands. Thus the ST-70i may function as a general purpose data acquisition computer which may be dynamically reprogrammed on the fly (for example, from downloaded disk code blocks for different functions).

## 5. On-board Power Converter

A modular dc-to-dc power converter supplies low-noise $\pm 15$ volt dc power to analog circuits. The dc-to-dc converter generates this from the host +5 V dc input, also distributed to the remaining ST-701 circuits.

## SOFTWARE OVERVIEW

Controlling the ST-701 requires using programs resident upon the ST-701 and within the host. Those on the ST-701 consist of PROMresident routines, user-loaded command strings, and optional transient RAM-executable code. Programs in the host are written by the user in any language to control the ST-701 and retrieve A/D data blocks. For highest speed, host programs must be linked to the host interrupt processing scheme. This requires response to the MULTIBUS interrupt signal selected for the ST-701 using a prestored vector address in the host interrupt service address table.
If this is not possible, the ST-701 may be operated by polling its control byte in the top of DPR, but at lower overall host performance because of polling overhead. The ST-701 does not assert a vector address on MULTIBUS when it generates an interrupt. Therefore a host interrupt controller is required to respond to the interrupt. If a single interrupt line must be shared with other devices, some form of fast polling may be required to determine whether the ST-701 caused the interrupt.

## Real-Time Data Acquisition Executive (RDX)

The ST-701 PROM operates at two levels: a low level Monitor and a command line Executive (RDX). The RDX may be accessed from either the serial port or the DPR whereas the Monitor uses only the serial port. The hexadecimal Monitor accesses local memory, the DPR, I/O channels and the local Z-80 registers. The Monitor functions as a user-accessable area of memory for debugging routines, command strings, etc. The ST-701 can be switched between the two levels by both a local ST-701 terminal and the MULTIBUS host console.
The Executive mode contains a command line interpreter to load ST-701 operation modes from an ASCII command structure. The user builds a command line (either manually or from a host program), loads this into the ST-701, then requests execution. The command line does not have to be reloaded to repeat an operation. Thus, sequential A/D blocks may be collected at high speed.

To assure compatibility with development systems, RDX powers up in the OFF state, ready for a wake-up command. This leaves the DPR unaffected by host memory testing. RDX may be commanded ON or OFF at any time.

## ST-701 COMMAND FAMILIES

## ST-701 Monitor Level Commands

Monitor commands let the user develop ST-701 programs or extended commands. The user may display blocks of local memory (including the DPR), examine/modify memory locations or CPU registers, and JUMP to start execution at any memory address. An optional breakpoint may be used for debugging. Commands written to the RDX and the Monitor are in ASCII and hexidecimal formats. From the serial port, the user may easily switch between the Monitor and the Executive.

## Monitor Commands

Monitor commands allow the examination and modification of ST-701 registers and RAM memory. The contents of the examined registers and/or memory locations remain unchanged if no new data is entered prior to a Carriage Return. A description of the available Monitor Level commands follows.

ST-701 EXECUTIVE ON (CR) - Enters the ON mode. Processes all Executive Level commands sent through the serial port or dualport RAM command area.
ST-701 EXECUTIVE OFF (CR) - Enters the OFF mode. Processes all Monitor Level commands sent through the serial port except the G... command.
S adrs (CR) - Examines/modifies ST-701 memory and ST-701 Memory Mapped hardware registers (CR) increments the address and "." (CR) terminates the command.
Where:
adrs - Memory address in Hex.
$\Lambda C$ (control C) - Returns to the MONITOR mode if operating at the Executive Level. Processes all Monitor Level commands entered through the serial port including the G... command. "G (CR)" will return the ST-701 to the prior EXECUTIVE state.

X reg (CR) - Examines/modifies the given-Z-80 CPU register. The register designations are as follows:

| Z-80 REGISTER | reg |
| :---: | :---: |
| Accumulator | $A \overline{\text { or a }}$ |
| BC pair | B orb |
| DE pair | D ord |
| HL pair | H or h |
| $X$ index | X or x |
| $Y$ index | Y or y |
| Stack pointer | Sors |
| PC | P or p |
| Flags | Forf |

To access the second bank of Z-80 registers append the register mnemonic with an apostrophe. (eg., X B')
D str adrs [,end adrs] (CR) - Displays the ST-701 memory starting at the given address.
Where:
str adrs - Start memory address (HEX)
end adrs - End memory address (HEX)
G [adrs, break adrs](CR) - Begins executing at the given address. A single breakpoint can be included if executing out of ST-701 RAM.
Where:
adrs - Optional starting address. break adrs - Optional breakpoint address.
Note: This command is disabled while ST-701 is in the OFF mode.

## ST-701 Executive Level Commands

The ASCII commands supported at the RDX level can be categorized into three types:

1. General purpose commands
2. MULTIBUS Host/ST-701 interface control commands
3. A/D control commands

The Executive Level ASCII commands are supported either through the serial port or the dual-port RAM (DPR) window. Command strings entered throught the dual-port RAM are to be loaded eight (8) bytes down from the top of DPR in descending order. Once the command has been loaded, a " 01 " HEX write to the top byte of DPR causes the Executive to process the command.

## General Purpose Commands

The RDX Executive (accessible from either the DPR or the serial port) manages the command registers, A/D channel address registers and the PGA gain register. The user may load and read the command, channel, status, and gain registers or download ASCII hex programs via the DPR. The commands also allow jumping to an address, releasing ST-701 control to an executing program in local memory.
CE (CR) - Disables echoing to the serial port of ST-701 command received via the dual-port RAM.
CE 1 (CR) - Echos the ST-701 command received via the dualport RAM out through the serial port.
WC $x x$ (CR) - Loads the ST-701 COMMAND REGISTER.

Where:
xx - byte value in HEX
$R C(C R)$ - Reads the ST-701 COMMAND REGISTER.
RS (CR) - Reads the ST-701 STATUS REGISTER.
WR ss[,ff] (CR) - Loads the ST-701 START CHANNEL REGISTER and optionally loads the FINAL CHANNEL REGISTER.
Where:
ss - START CHANNEL byte address in HEX.
ff - FINAL CHANNEL byte address in HEX.
$R R(C R)$ - Reads the ST-701 START and FINAL CHANNEL REGISTERS.
WG $x x$ (CR) — Loads the ST-701 GAIN REGISTER.
Where:
$x x-$ HEX value between $0($ GAIN $=1)$ and $7($ GAIN $=128)$.
$R G(C R)$ - Reads the ST-701 GAIN REGISTER.

## MULTIBUS Host/ST-701 Interface Control Commands

The RDX manages the DPR interface by controlling dual transfer buffers. Using these commands, the user may define the actual dual-buffer configuration, control the origin of the command acknowledge interrupt, or disable DPR data transfers.

## Interface Commands

CA (CR) - Resets bit 0 of the dual-port RAM interrupt/status byte for status-driven command acknowledge.
CA 1 (CR) - Resets bit 0 of the dual-port RAM interrupt/status byte then sets it for interrupt-driven command acknowledge.
DB adr 1, len 1 [,adr2, len2] (CR) — Defines the given dual-port RAM transfer buffer(s).
Where:
adr1 - address in HEX of DPR BUF 1.
len1 - length in HEX of DPR BUF 1.
adr2 - address in HEX of DPR BUF 2.
len2 - length in HEX of DPR BUF 2.
Example: DB F000, 100, FA00, 100 (CR)
Note: adr1 and 2 are relative to the ST-701 internal memory.
DS 1 (CR) - Makes BUF 1 the current Active Buffer. (DEFAULT)
DS 2 (CR) - Makes BUF 2 the current Active Buffer.
$D D(C R)$ - Disables dual-port RAM data transfers until a new "DB" command is received.

TR M (CR) - Starts multiple conversions on external trigger if a single channel A/D command is sent or starts multiple channel scans if a sequential or random channel scan A/D command is sent.
TR (CR) - Disables external trigger.
G adrs (CR) - Begins executing at the given address. Releases full ST-701 Control to the executing program.
Where:
adrs - Program starting address in HEX.

LD B (CR) - Loads a program into LOCAL RAM or an EXTENDED ST-701 command. The Program or EXTENDED command must be in INTEL HEX format and is loaded via the dual-port RAM.
Xnewcmd (CR) — Processes the EXTENDED ST-701 COMMAND previously loaded using the "LD B" command.
Where:

> X - The required prefix for all EXTENDED COMMANDS.
> newcmd - The user defined mnemonic for the given EXTENDED COMMAND.

## A/D Control Commands

Using the RDX dual buffers, the A/D commands are extensively structured to allow selection of different analog input channel scan modes. Types of scan modes include single channel, sequential multi-channel and random multi-channel addressing. The start and end addresses imbedded within a scan command could come from a previously-downloaded address table.
The structured syntax of the A/D command lines allows start/final addresses and number of scan repeats to be specified in the command. The command also may specify output routing of the A/D (to either DPR, local RAM and/or serial port) as well as trigger starts from external input or A/D reads. Several automatically repeating modes are possible and groups of commands may be strung together on the same command line as long as the A/D commands come last.

The A/D converter may operate in a free-run overlay mode where the host continually reads scan blocks. This mode precludes entering further command lines. A second mode allows the A/D to interrupt the host whenever the buffer is full to smoothly synchronize DMA transfers to the host.

All data transfers are fully arbitrated with the MULTIBUS host and may occur simultaneously with host memory activity in non-DPR space. Refer to Figure 2.

note: timing not to scale
Figure 2: ST-701 and Host Processing Sequences

## A/D Commands

AK [chan], mode (CR) - Performs single channel A/D conversions according to the data acquisition mode selected. No channel increment is performed.
Where:
chan - channel address number in HEX.
mode: $\quad \mathrm{S}$ - Single conversion only.
C-Continuous conversions.
$F$ - Continuous conversions until DPR buffer is full.
$\mathrm{N}, \mathrm{XXXX}$ - "XXXX" number of conversions in HEX.
HL (CR) - Stops processing the current A/D command and returns control to ST-701 Executive level.
AS [str chan, fin chan], mode (CR) - Performs sequential channel scanning according to the data acquisition mode selected.
Where:
str chan - Start channel in HEX.
fin chan - Final channel address in HEX.
mode: $\quad \mathrm{S}$ - Single sequential scan.
C-Continuous sequential scan.
F - Continuous requential scan until DPR buffer is full.
$\mathrm{N}, \mathrm{XXXX}$ - "XXXX" number of channel scans in HEX.
LC x, nn, adr1, adr2, adr3. . adrn (CR) - Loads random channel addresses into Channel Address Table.
Where:
$x-$ " $l$ " to initialize new table.
"A" to append to table
nn - HEX number of addresses to input
adr1. . . n - Channel Addresses (HEX) to load into Channel Address Table
AR mode (CR) - Performs random channel scanning according to the data acquisition mode selected.
mode: S-Single random channel scan.
C - Continuous random channel scans.
F - Continuous random channel scans until DPR buffer is full.
$\mathrm{N}, \mathrm{XXXX}$ - "XXXX" number of random scans in HEX.
$L C(C R)$ - Deletes the contents of the current Random Channel Address Table.
TR S (CR) - Starts single conversions on External Trigger if a single channel $A / D$ command is sent or start single channel scan if a sequential or random channel scan A/D command is sent.

## LEVELS OF USER PROGRAMMING

Users may program the ST-701's microcomputer at three possible levels: command line, code download and EPROM reprogramming. The highest level uses only the ASCII command line Execu-
tive. Most applications will use only this mode since it is simple and requires no programming (except the host interrupt routines).
The second mode requires user Z-80 programming and should be considered for special functions (unique data structures, arithmetic, etc.) Using the $X$ command, users may define their own extended ASCII commands which call executable code developed by the user (or DATEL) and downloaded from mass storage for execution in local RAM. Such user programming would call routines documented in EPROM.
The third possible user programming level would be a reprogram of the EPROM to avoid downloads and permanently store custom data processing and/or extended commands.

## DUAL-PORTED READ/WRITE MEMORY (DPR)

The ST-701's 4096-byte read/write dual-port RAM (DPR) is shared with the MULTIBUS host computer. The DPR's fixed base address is selected by ST-701 address decoder switches. The DPR is accessed through a high speed arbitration circuit which resolves simultaneous access conflicts between the ST-701 and its host.
The four major uses for the DPR are control/status, ASCII command line loading, A/D data block transfer, and optional upload/download of Z-80 code or data. The control/status functions (including interrupt flags and interrupt arbitration semaphore) occupy a few bytes at the top of DPR. Command lines (terminated by a carriage return) load downward from this top area after being granted access by the semaphore. The host system sets a control bit in the DPR status/interrupt byte location, causing a local ST-701 interrupt to parse the command line.
As each command is accepted for execution, the command line is internally stored in non-MULTIBUS RAM and the host is optionally interrupted to signal successful command start. A/D data blocks are transferred out to the host through two user-defined buffers within the DPR space. Preloaded length and offset pointers near the top of the DPR manage these two buffers using high level ST-701 data transfer commands. Large data blocks overlay previous data blocks and/or command lines. This is particularly true for some long command lines which have tables or code/data blocks.

## Command Listing

ST-701 ASCII command strings sent to the DPR reflect the simplicity of the structured high-level commands. Both buffer switching and scan starts may be combined on the same line separated by an exclamation point. This is similar to combining BASIC statements on one line separated by colons. All the initialization commands (after turning on the RDX EXEC) could be combined on the same command line.
Example: CA1!CE!WR0,1F!DB0,FF,100,FF <cr>.
As a general purpose microcomputer dedicated to A/D data acquisition, many simple functions are easily programmed. Access to the local Z-80 microcomputer is fully documented in the ST-701 User Manual.

## ST-702 MULTIBUS HIGH-ISOLATION THERMOCOUPLE BOARD

## FEATURES:

- 8-Channel MULTIBUS board for temperature measurements
- Supports J, K, T, S, B, E, and R type thermocouples
- High-level voltage and 4-to-20 mA input capability
- On-board CPU for temperature calculation
- Up to $\mathbf{1 , 0 0 0 V}$ peak input isolation
- 13-Bit resolution
- True electronic cold junction compensation
- Output in degrees Celsius or Fahrenheit
- 128 dB CMRR
- 55 dB NMR
- Screw terminal signal connections


DATEL's SINETRAC ST-702 is an intelligent MULTIBUS board designed specifically for temperature measurements from $J, K, T, S, B, E$, and $R$ thermocouples. The 8 -channel $A / D$ board filters, amplifies the input signal and provides linearized digital data to a MULTIBUS host system in ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$. The board performs as an ideal front-end to programmable controllers and similar systems.

## GENERAL DESCRIPTION

The ST-702 is an intelligent MULTIBUS analog input board primarily suited for thermocouple measurements. Features include isolation, 60 Hz line rejection, and screw terminals for input signals. The physical, functional, and electrical attributes of the ST-702 meet and exceed standards demanded by the process control industry.

Low-level isolated analog signals from up to eight thermocouples are filtered, amplified, and converted to digital data using a 12 -bit- and sign-integrating A/D converter. The on-board microprocessor linearizes the digital data and outputs a binary quantity directly to the MULTIBUS host computer in degrees Celsius or Farenheit. The ST-702 board also provides electronic cold junction compensation for the thermocouple inputs. The on-board resources relieve the host system of tasks relating to thermocouple linearization.

The ST-702 measures temperature from J, K, S, T, E, R, and B type thermocouples. The analog inputs are galvanically isolated from the MULTIBUS, providing a minimum of 750 Volts RMS common mode isolation. The board's 128 dB Common Mode Rejection Ratio (CMRR) allows thermocouple measurements even in the presence of high common mode voltages. The high isolation protects the host computer from high voltage damages if a thermocouple accidentally contacts a high voltage line. The on-board status register indicates error status information which includes open thermocouple inputs, and over and under range conditions for the thermocouple inputs.

## ORDERING INFORMATION



Part No. 60-2105600 Detachable screw terminal analog input connector (formerly No. 60-12474-1).

The ST-702 also measures low level $\pm 51.2 \mathrm{mV}$ or $\pm 102.4 \mathrm{mV}$ full-scale range analog signals from sources other than thermocouples, and provides the raw, unlinearized A/D data to the host CPU. The ST-702 offers gain settings of 1 and 2 when used with low-level voltage inputs.
Applications with high-level signal inputs may use model ST-702B. This model provides $\pm 5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$ and current loop signal input capability. High voltage isolation, $1,000 \mathrm{~V}$ peak, offered by the ST-702 makes it ideal for most industrial applications.

Functionally, temperature is determined by measuring the potential difference between the measurement (hot) junction and the reference (cold) junction of the thermocouple leads. The onboard electronic cold junction compensation logic eliminates errors caused by temperature variations of the cold junction. The CJC is effective over a range of 0 to +60 degrees Celsius.

The ST-702 hardware consists of five sections: MULTIBUS interface section, microprocessor control section, A/D converter
section, input signal conditioning section, and CJC section. Figure 1 shows the functional block diagram of the board identifying these sections.
The ST-702 operates from a MULTIBUS host with up to 24-bit addressing capability. The board also supports 8 - or 16 -bit data transfers, allowing use with 8 - or 16 -bit MULTIBUS systems. The ST-702 maps onto four consecutive locations in the host system's memory space. Optionally, the board is configurable in the host system's I/O address space using jumper selections. The ST-702's MULTIBUS interface signal includes an XACK/ signal that allows delays from 100 to 800 nanoseconds.
The ST-702 is fully bus and card cage compatible with the MULTIBUS. The board is 12.0 inches wide $\times 6.75$ inches deep $\times 0.5$ inches high ( $305 \times 172 \times 13 \mathrm{~mm}$ ). Multiple ST-702's fit into adjacent card slots of a standard .60 inch spacing card cage. The ST-702 uses power from the MULTIBUS +5 V line. The onboard dc-to-dc converter provides $\pm 15 \mathrm{~V}$ to drive the board's analog circuitry. Total current drawn from the MULTIBUS +5 V line is 1.6 A , typical.


## FUNCTIONAL SPECIFICATIONS

All specifications typical at +25 degrees Celsius unless otherwise noted.

## Electrical Characteristics

Analog Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Input Impedance . . . . . . . . . . . . . . . . . . . . . . 100 Megohms
Input Bias Current, maximum . . . . . . . . . . . . 8 nanoamps
Common Mode Voltage Range, Channel to Channel and Channel to MULTIBUS ground AC,
50 or 60 Hz . . . . . . . . . . . . . . . . . . . . . . . . . . . . 750 V RMS
AC or dc Isolation, peak maximum . . . . . . . . . $\pm 1,000 \mathrm{~V}$
Common Mode Rejection Ratio, minimum,
Rs $=\mathbf{1 k} \quad f=0.01$ to 100 Hz
ST-702A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 dB
ST-702B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110 dB
Maximum Safe Differential Voltage without
Damage . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130 V RMS

Normal Mode Rejection at 50 or $\mathbf{6 0} \mathbf{~ H z ~ m i n i m u m ~ . ~ . ~} 55 \mathrm{~dB}$ Input Lead Resistance Effects . . . . . . . . . . . . . . . . . . . . none Input Voltage Ranges . . . . . . . . . . . . . . . . . . . . $\pm 25.6 \mathrm{~m}$ V
(combined range jumpers and software PGA) $\pm 51.2 \mathrm{~m} \mathrm{~V}$ $\pm 102.4 \mathrm{~m}$ V :702A $\pm 2.5, \pm 5 \mathrm{~V}$ dc $: 702 \mathrm{~B}$
Voltage Range Accuracy, maximum
ST-702A
0.03\% FSR

ST-702B
. $0.1 \%$ FSR
Voltage Range Gain Drift, maximum . . . . . . . . . $45 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Voltage Range Input Offset Drift
Input Range
Offset Drift (RT I)
$\pm 25 \mathrm{mV} \quad 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
$\pm 50 \mathrm{mV} \quad 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
$\pm 100 \mathrm{mV} \quad 3.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
$\pm 2.5 \mathrm{~V} \quad 55 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ $\pm 5 \mathrm{~V}$ $55 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
Address bus.
16, 20 or 24 bits
Data transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 or 16 bits using BHEN/, memory mapped (standard) or I/O mapped (jumperable)

| Power Supply Requirements With internal dc-to-dc . . . . . . +5 V dc $\pm 0.5 \%$ @1.6 A Converter |  |  |
| :---: | :---: | :---: |
| Interrupt to MULTIBUS . jumperable INTO/ to INT7I |  |  |
| THERMOCOUPLE INPUT RANGES |  |  |
| Thermocouple Type | Temperature Range (degrees C) | Input Voltage Range (mV) |
| J | -200 to 760 | -7.890 to +42.922 |
| K | -200 to. 1232 | -5.891 to +49.988 |
| S | 0 to 1768 | 0.000 to +18.698 |
| T | -200 to 400 | -5.603 to +20.869 |
| E | -270 to 1000 | -9.835 to +76.358 |
| R | 0 to 1768 | 0.000 to +21.108 |
| B | 300 to 1820 | +0.431 to +13.814 |

THERMOCOUPLE TEMPERATURE ACCURACY
(Maximum) with board at $+25^{\circ} \mathrm{C}$

| Thermocouple <br> Type | Temperature <br> Range <br> (degrees C) | Input Voltage <br> Range <br> ( $\mathbf{m V}$ ) | Accuracy <br> (degrees <br> C) |
| :---: | ---: | ---: | ---: |
| J | -200 to -100 | -7.890 to -4.632 | $\pm 3$ |
| K | -100 to +760 | -4.632 to +42.922 | $\pm 1$ |
|  | -200 to -100 | -5.891 to -3.553 | $\pm 3$ |
| S | -100 to $+1,232$ | -3.553 to +49.988 | $\pm 1$ |
|  | 0 to +300 | 0.0000 to +2.323 | $\pm 6$ |
| T | +300 to $+1,768$ | +2.323 to +18.698 | $\pm 3$ |
|  | -200 to 0 | -5.603 to 0.000 | $\pm 3$ |
| E | 0 to +400 | 0.000 to +20.869 | $\pm 1$ |
|  | -270 to -200 | -9.835 to -8.824 | $\pm 10$ |
|  | -200 to 0 | -8.824 to 0.000 | $\pm 3$ |
| R | 0 to $+1,000$ | 0.000 to +76.358 | $\pm 1$ |
|  | 0 to +300 | 0.000 to +2.400 | $\pm 4$ |
| B | +300 to $+1,768$ | +2.400 to +21.108 | $\pm 2$ |
|  | +300 to +500 | +0.431 to +1.241 | $\pm 5$ |
|  | +500 to $+1,000$ | +1.241 to +4.833 | $\pm 3$ |
|  |  | 1,000 to $+1,820$ | +4.833 to +13.814 |
|  |  |  |  |

## TIME AND TEMPERATURE RELATED DRIFT

| Thermocouple <br> Type | Time related <br> drift <br> (degrees C/6 months) | Temperature related <br> drift |
| :---: | :---: | :---: |
| J | $\pm 0.2$ | $\pm 0.1$ |
| K | $\pm 0.25$ | $\pm 0.15$ |
| S | $\pm 1.0$ | $\pm 0.3$ |
| T | $\pm 0.25$ | $\pm 0.1$ |
| E | $\pm 0.2$ | $\pm 0.15$ |
| R | $\pm 0.8$ | $\pm 0.3$ |
| B | $\pm 1.0$ | $\pm 0.3$ |

## PHYSICALIENVIRONMENTAL

| Outline Dimensions | 12.0 inches wide $\times 6.75$ inches deep <br> $\times 0.5$ inch high ( $305 \times 172 \times 13 \mathrm{~mm}$ ) |
| :---: | :---: |
| Weight | 1 pound 2 ounces |
| Operating Temperature Range | 0 to 60 degrees Celsius |
| Storage Temperature Range | -20 to +80 degrees Celsius |
| Relative Humidity noncondensing | 0 to 80\% |
| Altitude | 0 to 15,000 feet (4,500 meters) |

## ST-702 PROGRAMMING INFORMATION

Programming the ST-702 essentially consists of using four registers. The registers are the Data Ready register, Command register, Status register and the A/D data register. These registers appear as four consecutive locations in the CPU's address space. Table 1 lists the functions of these registers.

Table 1: ST-702 Register Assignments

| Address | Function | Register <br> Name | Description |
| :--- | :--- | :--- | :--- |
| BASE +0 | READ | Data Ready | Read Data Ready <br> status <br> Write Analog Data <br> command |
| BASE +1 | WRITE | READ | Command |
| BASE +2 | WRITE | - | Read Analog Data <br> status |
| BASE +2 | READ | A/D Data (low) | Read Analog <br> Data, low byte |
| BASE +3 | WRITE | - | - |
| BASE +3 | READ | A/D Data (high) | Read Analog <br> Data, high byte |

## Data Ready Register

The host CPU reads this register to determine if valid data and status information is available in the A/D Data and Status registers. The Data Ready register indicates to the host system if the Command register is ready to receive a new command. Bit 0 is set to 1 when a command is written to the register, then resets to a zero as soon as the command is accepted. Figure 2 shows the format of the data ready register.
LOCATION: BASE + 0


## Command Register

The Command register allows the ST-702 to operate in random mode or sequential mode. Programming the Command register selects the output data coding, PGA gain code, and calibration. The Data Ready register monitors successful completion of the command. Figure 3 shows the Command register format.
LOCATION: BASE + 1


Figure 3: ST-702 Command Register Format

## Status Register

The contents of the status register indicate error conditions, channel selected, and the unit for temperature measurement. Figure 4 shows the status register format. The status register determines validity of data in the A/D data register. Bits 4 through 7 of this register indicate open inputs, CJC and data out of range status, and possible ST-702 hardware failures. If the ST-702 fails the self-test at power-up, the status bits indicate RAM or ROM failure and turn the BOARD OK lamp off. If the calibration switch is turned on during normal operation, the status bits indicate this condition. Table 2 lists the error status indications.

LOCATION: BASE + 1

Figure 4: Status Register Format


Table 2: Error Status Conditions

| Error Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| S7 | S6 | S5 | S4 | Error |
| 0 | 0 | 0 | 0 | No error |
| 1 | 0 | 0 | 0 | Calibration mode |
| 1 | 0 | 0 | 1 | Data out of range |
| 1 | 0 | 1 | 0 | Open wire detection |
| 1 | 0 | 1 | 1 | Board not ready |
| 1 | 1 | 0 | 0 | CJC out of range |
| 1 | 1 | 0 | 1 | CJC and data out of range |
| 1 | 1 | 1 | 0 | CJC or open wire |
| 1 | 1 | 1 | 1 | Memory or board failure |

## A/D Data Register

The A/D data register contains either the raw reading from the AD converter or the linearized data from a thermocouple, depending on the operating mode. Data is either a 12-bit 2's complement or a sign plus 12-bit number. MSB or sign bit appear in the four MSB positions for ease of sign detection. The data is in a binary format. Figures $5 a$ and $5 b$ show register formats for the A/D data registers.

LOCATION: BASE + 3


Figure 5a: A/D Data Register Format (High Byte)

LOCATION: BASE + 2


Figure 5b: A/D Data Register Format (Low Byte)

## FEATURES

- 8-Channel MULTIBUS* board for RTD temperature measurements
- Internal 0.4 mA current excitation
- Supports 100 ohm RTD's
- Output in degrees Celcius or Fahrenheit
- 12-bit plus sign resolution
- On-board CPU for temperature calculation/linearization
- 4 switch selectable sample rates to $30 \mathrm{~s} / \mathrm{sec}$
- Screw terminal signal connections


DATEL'S SINETRAC ST-702R IS AN INTELLIGENT MULTIBUS BOARD DESIGNED SPECIFICALLY FOR TEMPERATURE MEASUREMENTS FROM 100 OHM RTD'S. THE 8-CHANNEL AID BOARD FILTERS, AMPLIFIES THE INPUT SIGNAL AND PROVIDES LINEARIZED DIGITAL DATA TO A MULTIBUS HOST SYSTEM IN ${ }^{\circ} \mathrm{C} O R^{\circ} \mathrm{F} . \operatorname{THE~BOARD~PERFORMS~AS~AN~IDEAL~FRONT-END~}$ TO PROGRAMMABLE CONTROLLERS AND SIMILAR SYSTEMS.

## GENERAL DESCRIPTION

The ST-702R is an intelligent analog I/O board for MULTIBUS based computers that is primarily suited for RTD measurements. Low level analog signals from an RTD are filtered, amplified and converted to digital data using a 12-bit plus sign integrating A/D converter. The on-board microprocessor linearizes this data and outputs a binary quantity to the MULTIBUS host computer directly in degrees Celsius or Fahrenheit, thus relieving the host CPU of the timeconsuming task of RTD linearization.
The ST-702R is fully compatible with all MULTIBUS computers and supports systems with up to 24 bit addressing capability. The board also supports 8 or 16 bit data transfers, allowing use with 8 or 16 bit MULTIBUSCPU boards. TheST-702R is shipped as a memory mapped peripheral occupying 4 consecutive locations in the CPU address space. Alternatively, it can be configured to appear in the I/O address space of the CPU through jumper option.
In order to make the ST-702R compatible with different speed CPU and memory systems, a Transfer Acknowledge Delay circuit (XACK/DELAY) is provided. Eight delays from 100 to 800 nsec are jumper selectable by the user.
The ST-702R is fully bus and card cage compatible with the MULTIBUS. The board is $12.0^{\prime \prime} \mathrm{W} \times 6.75$ " $\mathrm{D} \times 0.5$ " $\mathrm{H}(305 \times 172 \times$ 13 mm ). Multiple ST-702R boards may be mounted in adjacent card slots when used with a standard .60 " spacing card cage.
The ST-702R draws all of its power from the MULTIBUS +5 V line. An on-board DC to DC Converter provides the $\pm 15 \mathrm{~V}$ to drive the board's analog circuitry. Total current drawn from the MULTIBUS +5 V is 1.6 A typical.
The ST-702R hardware consists of four main sections; MULTIBUS interface, microprocessor, A/D converter and signal conditioning (with excitation) sections. Refer to the block diagram in figure 1 for the general layout of the ST-702R board.

## ST-702R PROGRAMMING INFORMATION

Programming the ST-702R essentially consists of using four registers. The registers are the Data Ready register, Command register, Status register and the A/D data register. These registers appear as four consecutive locations in the CPU's address space. Table 1 lists the functions of these registers.

Table 1: ST-702R REGISTER ASSIGNMENTS

| ADDRESS | FUNCTION | REGISTER NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| BASE +0 | READ | ADRDY | Read Data Ready Status |
| BASE +1 | WRITE | ADCMD | Write Analog |
|  |  |  | Data Command |
| BASE +1 | READ | ADSTAT | Read Analog Data Status |
| BASE +2 | WRITE | - |  |
| BASE +2 | READ | ADLOW | Read Analog Data Low Byte |
| BASE +3 | WRITE | - |  |
| BASE +3 | READ | ADHIGH | Read Analog Data High Byte |

## ORDERING INFORMATION

ST-702R RTD A/D Board
60-2105600 Detachable Screw Terminal Connector (formerly 60-12474-1)

## FUNCTIONAL SPECIFICATIONS

## AND Conversion Rate Selection

The ST-702R provides for a choice of four A/D Conversion rates: 15 or 30 conversions per second for 60 Hz environments, and 12.5 or 25 conversions per second for 50 Hz . Since an integrating A/D converter is used on the ST-702R, it is desirable to operate it as a multiple of the AC line frequency in order to obtain normal mode rejection of any AC signals on the analog inputs. The board is shipped standard configured for 15 conversions per second. Use of the faster ( $30 / 25$ ) conversion rate will result in decreased normal mode rejection (NMR). AID Conversion Rate Selection is accomplished by switches S3-2 and S3-3 on the best ST-702 board. Switch settings are described below.

| CONVISEC | S3-2 | S3-3 | FREQ |
| :---: | :---: | :---: | :---: |
| 12.5 | OFF | OFF | 50 HZ |
| 15 | OFF | ON | 60 HZ |
| 25 | ON | OFF | 50 HZ |
| 30 | ON | ON | 60 HZ |

AD Conversion Rate Selection

PERFORMANCE - ANALOG INPUT

| SPECIFICATION | MINIMUM | MAXIMUM |
| :---: | :---: | :---: |
| Input Offset Volt Adj. to zero | 100 megohms | $\pm 150 \mu \mathrm{~V}$ |
| Channel to channel |  | $\pm 25 \mu \mathrm{~V}$ |
| Input Bias Current |  | 10 na |
| Over Volt Protect |  | 130 VRMS |
| Input Impedance [Differential to ground] |  |  |
| Input Noise volt. 0.01 Hz to 100 Hz |  | $1.5 \mu \mathrm{~V}$ p-p |
| Input Span Range | 18.49 ohms 24 DB | 400 ohms |
| Normal Mode Rejection $50 / 60 \mathrm{~Hz}$ |  |  |
| Temperature Drift |  | $\pm 1 \mu \mathrm{~V} / \mathrm{deg} . \mathrm{C}$ |
| Gain Drift |  | $25 \mathrm{ppm} /$ deg.C |
| Offset Drift |  | 0.03 deg/deg |
| System Accuracy |  |  |
| European <br> Alpha $=.0385$ |  |  |
| $\begin{array}{r} -200 \text { to } 0^{\circ} \mathrm{C} \\ 0 \text { to } 850^{\circ} \mathrm{C} \end{array}$ |  | $\begin{aligned} & \pm 3 \text { deg. } C \\ & \pm 1 \text { deg. } \end{aligned}$ |
| American <br> Alpha $=.0392$ |  |  |
| $\begin{array}{r} -200 \text { to } 0^{\circ} \mathrm{C} \\ 0 \text { to } 630^{\circ} \mathrm{C} \end{array}$ |  | $\begin{aligned} & \pm 3 \text { deg. } C \\ & \pm 1 \text { deg. } \end{aligned}$ |

## ANALOG INPUT SPECIFICATIONS

## General

| Number of Channels | 8 |  |
| :---: | :---: | :---: |
| Isolation | None |  |
| Input Configuration | 3 Wire |  |
| Input Type | RTD |  |
| RTD Input Type |  |  |
|  | Range | Equivalent Ohms |
| European curve Alpha $=.00385$ | -200 to 850 deg C | [18.49-390.265 ohms] |
| American curve <br> Alpha $=.00392$ | -200 to 630 deg C | [17.14-327.02 ohms] |
| Input Lead Resistance Effect | None |  |
| Internal Current Excitation | 0.4 mA |  |
| Digital Output | $\operatorname{deg} C$ or deg F | [Selected by Switch] |
| Digital Output Coding | 2's Complement or Sign and Magnitude | [Selected by ADCMD 2'Comp. for Voltage Range] |
| Resolution | 12 Bit Plus Sign and Over Range |  |
| Switch Selectable | 12.5/Sec | $(50 \mathrm{~Hz}$ )* |
| Sample Rates | 15/Sec | $(60 \mathrm{~Hz}$ )* |
|  | 25/Sec | $(50 \mathrm{~Hz})^{*}$ |
|  | $30 / \mathrm{Sec}$ | $(60 \mathrm{~Hz}$ )* |
| * Frequency Environments |  |  |

## POWER SUPPLY REQUIREMENTS

| With DC/DC Converter Installed for $\pm 15$ Volts | + 5 V dc $\pm 0.5 \%$ @ 1.6A | (2.5A max) |
| :---: | :---: | :---: |
| No DC/DC Converter | $+5 \mathrm{Vdc} \pm 0.5 \%$ @ 1.0A | (1.5A max) |
|  | $+15 \mathrm{Vdc} \pm 0.5 \%$ @ ${ }^{\text {d }}$. 15 A | (.2A max) |
|  | -15 V dc $\pm 0.5 \%$ @ .075A | (.1A max) |


| CONNECTOR SPECIFICATIONS |  |  |
| :---: | :---: | :---: |
| $\begin{aligned} \text { MULTIBUS } & -\mathrm{P} 1 \\ & -\mathrm{P} 2 \end{aligned}$ | 86 (dual 43) pin card edge connector 60 (dual 30) pin card edge connector | [. 156 inch center] <br> [. 100 inch center] |
| Analog Input - J1 | 36 (dual 18) pin card edge connector | [. 200 inch center] Mating connector BuchananPCB3A36A Datel Ref. 60-12474-1 |

PHYSICAL - ENVIRONMENTAL

| Outline Dimensions | $12.0^{\prime \prime} \mathrm{W} \times 6.75^{\prime \prime} \mathrm{D} \times 0.5 \prime \mathrm{H}$ <br> $(305 \times 172 \times 13 \mathrm{~mm})$ |
| :--- | :--- |
|  | 1 lb .2 oz. |
| Weight | 0 to 60 Degree C |
| Operating Temperature <br> Range | -20 to +80 Degree C |
| Storage Temperature <br> Range | 0 to $80 \%$ |
| Relative Humidity <br> noncondensing <br> Altitude | 0 to 15000 feet <br> $(4500$ meters $)$ |
|  |  |

## Data Ready Register

The host CPU reads this register to determine if valid data and status information is available in the A/D data and status registers. Bit 0 indicates whether the on-board microprocessor has read the previous command that was written to the Command Register by the MULTIBUS. Data Ready is cleared upon power-up and is set by the Microprocessor when Data/Status is loaded. Data Ready is cleared when MULTIBUS writes a command or reads A/D data. Command Ready is cleared on powerup and is set when a command is written. Command Ready is cleared when the Microprocessor reads a command. Figure 2 shows the format of the data ready register.

LOCATION: BASE + 0


Figure 2: $\quad$ ST-702R Data Ready Register (BASE + 0 )

## Command Register

The ST-702R may be easily programmed to operate in two basic modes of operation: Random Mode orSequential. It may also be programmed to output data in several different formats to the host computer. In Random Mode, the host computer simply writes a command word to the ST-702R Command Register as depicted in Figure 3. The Data Ready Register may then be monitored to determine when data and status information is ready.
Bits 0-2 are used to map which channel theST-702R is to convert and subsequently place the data in the AID Data register. In Random Mode, the ST-702R will transmit the analog data for the channel number in Bits 0-2. Data from the next consecutive channel will be loaded into the $A / D$ Data register when the previous data is read by the host CPU.
Bit 4 is used to select either random or sequential scanning operation and must be set to ' 0 ' for random mode operation. In

Random Mode, the data from the analog channel in Bits $0-2$ will be loaded into the AID Data Register. When the host CPU reads this data, the ST-702R will re-execute the last command loaded into the Command Register and load the new data into the A/D Data Register. Operation in Sequential Mode is similar, except that when the host CPU reads the A/D Data Register, the data from the next sequential channel is loaded. For example, in order to continuously monitor a single channel, the host CPU must write the channel number with Bit 4 set toa " 0 " in the Command Register. When the Data Ready Register indicates that the data is valid, (or an interrupt occurs), the host CPU reads the data from the A/D Data Register. At this time, the ST-702R will load the last acquired sample from the selected channel into the A/D Data Register. It should be noted that the Command Register may be written with a new command to change either the channel number or the operating mode, providing that Bit 0 of the Data Ready Register is set.
Bit 5 is used to determine whether the ST-702R will output the analog data in either 2's Complement or Sign plus Magnitude format.

## Calibration Mode

A mode is provided for use in calibrating the analog circuitry on the ST-702R board. Writing a 1 in bit 7 of the Command Register will place the ST-702R in the Calibration Mode. In normal operation, the on-board microprocessor is continuously performing A/D conversions sequentially on all eight A/D channels.


Figure 3: ST-702R Command Register Format (BASE +1)


## Status Register

The ST-702R Status Register is loaded by the on-board microprocessor along with the A/D Data register. This register should be monitored by the host CPU to determine whether the AID Data Register contains valid A/D Data or if some error has been detected. It also contains status information in Bits 4-7 indicating DATA out of range status, and indications of possible hardware malfunction in the ST-702R. Also, Bits 0-2 of the Status register contain the channel number for the data in the A/D Data Register.

LOCATION: BASE + 1


Figure 4: $\quad$ ST-702R Status Register Format (BASE + 1)

## Error Status Indication

The ST-702R performs some self-testing at power-up time. The on-board microprocessor tests its internal ROM and RAM. While this test is being conducted, the Status Register indicates the Board Not Ready Status code. Commands should not be written to the Command Register at this time. If either test should fail, the ST-702R sets the Status bits indicating RAM or ROM failure. If this occurs, the board will endlessly loop with the BOARD OK lamp off. If the board detects that an input channel is open, or that measurements are outside of the normal operating RTD temperature range, the Status Bits will reflect this condition. Finally, if the Command Register is written while the Board Calibrate Switch is ON, the Status Register will indicate this error condition.

| Error Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| S7 | S6 | S5 | S4 |  |
| 0 | 0 | 0 | 0 | No error |
| 1 | 0 | 0 | 0 | Crror |
| 1 | 0 | 0 | 1 | Calibration mode |
| 1 | 0 | 1 | 0 | Open wire detection |
| 1 | 0 | 1 | 1 | Board not ready |
| 1 | 1 | 0 | 0 | Not used |
| 1 | 1 | 0 | 1 | Not used |
| 1 | 1 | 1 | 0 | Not used |
| 1 | 1 | 1 | 1 | Memory or board failure |

## AID Data Register

The A/D Data Register is loaded by the ST-702R board and contains either the raw reading from the A/D Converter or the linearized data from an RTD depending on the mode of operation. Data is either a 16 bit 2's Complement or Sign plus Magnitude format.

AID DATA REGISTER HIGH BYTE (BASE + 3)


Figure 5a: A/D Data Register Format (High Byte)


Figure 5b: A/D Data Register Format (Low Byte)

## RTD Type Selection

The ST-702R provides the capability to independently select the desired type of RTD for each group of 4 input channels. For example, Channels $0-3$ could be set for European operation while Channels $4-7$ could be set for American. RTD type selection is selected by a combination of switches and jumpers on the PC Board. This is described in Figure 6.

| CH 4.7 | S3-5 | S3-6 | S3.7 |
| :---: | :---: | :---: | :---: |
| CH 0.3 | S3-8 | S3.9 | S3-10 |
| European <br> $\propto=.00385$ | ON | ON | ON |
| American <br> $\propto=.00392$ | ON | ON | OFF |

Figure 6: RTD Input Range Selection

## Degree C/Degree F Selection

Degree C - Place S3-4 ON position
Degree F - Place S3-4 OFF position

Table 2: Error Decoding

## FEATURES

- 4 D/A Channels using 12-bit monolithic converters
- 300 VRMS Isolation, channel-to-channel and channel-to-bus
- Accurate to $\mathbf{. 0 5 \%}$ of full-scale reading
- Uses identical programming and register assignments to SBC-711/732/724 and ST-711/732/724 boards
- Includes 4 externally excitation 4-20 mA current loop channels
- Memory mapped, with 24-, 20-, or 16-bit user selectable base address
- Compatible with both 8 - and 16-bit CPU's (8- or 16-bit data transfer)
- Complete hardware and software compatibility with MULTIBUS and SBC series microcomputers


## INTRODUCTION

DATEL expands its line of MULTIBUS and SBC compatible analog output boards with the SineTrac ST-703. The ST-703 provides 4 channels of isolated digital-to-analog (D/A) conversion with 12 bits of resolution. Overall voltage output accuracy is within $\pm .05 \%$ of full-scale range. To ensure the board's compatibility with popular process control and test instrumentation, four voltage ranges and a 4-20 mA current loop output are jumper selectable for each D/A channel.
Like other SineTrac products, the ST-703 is fully hardware-and-software-compatible with its host iSBC or MULTIBUS computer. All necessary address decoders, logic controls, and data receivers are built-in. The user installs the ST-703 into an Intel-compatible card cage and wires the analog outputs. The ST-703 is then configured as a memory-mapped peripheral which is addressed by the host computer as eight consecutive memory locations with a user selectable base address. This memory-mapped format allows unlimited D/A channel expansion by using multiple ST-703's, each with a different base address.
The ST-703 is pin compatible with the ST-724, SBC-724, and ST-728 analog output boards. The ST-703 may be used with both 8 - and 16 -bit microprocessors. The BHEN/line on the MULTIBUS sets the ST-703's address decoders and data latches for compatibility with 8 - or 16 -bit computers. The ST-703 also supports 24-bit MULTIBUS addressing capability and is downward compatible with 16- or 20-bit systems.
The most unique feature of the ST-703 is its 300 V channel-to-channel and channel-to-bus isolation. Applications include situations where a low-level analog signal must be superimposed on a high voltage, such as testing of power supplies, isolation amplifiers, et cetera. The ST-703 is also useful in applications where actuator failure could cause computer errors or destruction from line voltages being applied to the MULTIBUS. Isolation is accomplished through a combination of optoisolators for digital signals, and transformer isolation for power distribution. An onboard dc-to-dc converter provides four individually isolated supplies for the D/A converters.
The systems manual shipped with each board provides installation instructions, theory of operation, and engineering drawings.


## GENERAL DESCRIPTION

Data inputs to the ST-703 are from the host computer's bus. Input coding may be straight binary, offset binary, or 2's complement, and is selectable on the board.
The MULTIBUS BHEN/line is used to set the ST-703's address and data coding for compatibility with 8 - or 16 -bit CPU's. In the eight-bit mode, the 12 bits of data required for the D/A converters are acquired in two bytes. The lower byte contains the four lower data bits, and is loaded into a storage register for each D/A channel on the ST-703. The next data byte contains the eight higher bits. Upon conversion, the eight MSB's and the four stored LSB's are loaded simultaneously into the DAC. In the 16-bit mode, all 12 data bits are transferred in a single word to the DAC data register. The register outputs are optically isolated and transferred to the D/A converter.

Each channel uses a DATEL model DAC-7541, a 12-bit monolithic device which offers linearity of $\pm .02 \%$ of full-scale range. The converter output is monotonic, having a differential nonlinearity of $\pm .02 \%$ FSR maximum. Offset error on each channel is preadjusted to zero. Trim positions on the board permit recalibration of zero (or offset) and gain settings. Two-speed versions of the board provide settling times of $5 \mu \mathrm{Sec}$. and $30 \mu \mathrm{Sec}$. respectively. Zero tempco is $\pm 2 \mathrm{ppm}$ of FSR/degree Celsius and gain tempco is within $\pm 10 \mathrm{ppm}$ of FSR/degree Celsius.
The output of each isolated DAC is fed to its own I-to-V conversion amplifier. A total of four voltage output ranges may be jumper selected by the user: 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$. In addition, a V-to-I converter circuit is provided for each D/A output channel. A 4 to 20 mA output, usable with an output load from 0 to 500 Ohms, is also jumper selectable.
The ST-703 contains a power-on reset circuit that allows each D/A output to be set to 0.000 V at power-on time regardless of the input coding and output range configuration.

The current output requires an external excitation source, a +18 V to +30 V dc regulated supply capable of 25 mA per D/A channel. Voltage and current ranges on the ST-703 are selected individually for each channel. This allows a mix of voltage or current outputs on a single board.
The ST-703 is a memory-mapped peripheral occupying eight consecutive locations in the computer's address space. The board's base address is factory-set at 00FF10 Hex. However, a user may relocate the board address anywhere up to FFFFF8 on 8-byte boundaries using DIP switches on the board.

To make the ST-703 compatible with different speed CPU's and memory systems, a Transfer Acknowledge Delay (XACK/ Delay) is provided, permitting eight selectable delays from 0 to 700 nSec . in 100 nSec . increments.

The ST-703 is fully bus-, card cage-, and software-compat ible with the MULTIBUS and with Intel RMX software. The board is 12.0 inches wide $\times 6.75$ inches deep $\times 0.54$ inch high ( $305 \times 172 \times 14 \mathrm{~mm}$ ). Multiple ST-703 boards may be mounted in adjacent card slots when used with a standard .60 inch spacing Intel card cage.
The ST-703 draws all its power from the MULTIBUS +5 V and +12 V lines. An on-board dc-to-dc converter provides four isolated $\pm 15 \mathrm{~V}$ supplies to drive the analog output circuits.
The ST-703 weighs approximately 12 ounces ( 0,341 kilograms). It can operate over a temperature range of 0 to +55 degrees Celsius with relative humidity from 10 to $90 \%$ (noncondensing), and from 0 to 15,000 feet ( 0 to $4,600 \mathrm{~m}$ ) in altitude.
MULTIBUS, iSBC, and RMX are trademarks of the Intel Corp.

## ST-703 BLOCK DIAGRAM



FUNCTIONAL SPECIFICATIONS
(typical at $25^{\circ} \mathrm{C}$ unless otherwise noted) - use generic.

## D/A ANALOG OUTPUT

| Channel Expansion. | . Indefinite channel expansion using separate ST-703 boards at different base addresses; limited by available card slots and supply current |
| :---: | :---: |
| Full-Scale Output Ranges * |  |
| Digital Input Coding | $\left.\begin{array}{l}\begin{array}{l}\text { Straight Binary } \\ \text { Offset Binary (standard) } \\ \text { 2's Complement }\end{array}\end{array}\right\}$Selectable <br> per <br> channel |
| Output Impedance | 50 Milliohms |

Output Current
(Voltage Output)
Current Loop
Excitation Voltage
Isolation Voltage
(continuous)
4 D/A channels
Indefinite channel expansion using separate ST-703 boards at different base addresses; limited by available card slots and supply current
Full-Scale Output $+5$ 0 to $+5 \mathrm{~V}\}$ selectable 0 to $+10 \mathrm{~V} \quad$ per channe Straight Binary Selectable 2's Complement channel 50 Milliohms
Maximum $\pm 5 \mathrm{~mA} @ \pm 10 \mathrm{~V}$ short-circuit-proof to ground.
Maximum +10 V to +30 V , regulated, user supplied, 25 mA dc maximum channel
300V RMS channel-to-channel and channel-to-bus
*NOTE: Outputs are short circuit protected.

## ADDRESSING

Reserves a block of eight consecutive memory locations. Base address may be located on an eight byte boundary in the 24-bit CPU address space, provided the least significant byte equals 0 or 8 H .

## PERFORMANCE

| Accuracy at $+25^{\circ} \mathrm{C}$ | $\pm 0.05 \%$ of $\mathrm{FSR}, \pm 1 \mathrm{LSB}$ (includes noise and nonlinearity). |
| :---: | :---: |
| Differential Nonlinearity | $\pm 0.5 \mathrm{LSB}, 0$ to $+55^{\circ} \mathrm{C}$ |
| Zero Temperature Drift (Unipolar Output) | Within $\pm 5 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ |
| Offset Temperature Drift (Bipolar Output) | Within $\pm 10 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ |
| Gain Temperature Drift | Within $\pm 20 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ |

Settling Time
ST-703B
ST-703A
Slew Rate

## PHYSICAL

| Outline Dimensions | 12.00 inches wide $\times 6.75$ inches deep $\times 0.54$ inch high |
| :---: | :---: |
| Weight | 304,8 wide $\times 171,5$ deep $\times 13,7$ |
| Operating Tempera- - | high mm <br> 12 ounces ( 0.34 kilograms) |
| Storage Temperature Range | -25 to $+85^{\circ} \mathrm{C}$ |
| Relative Humidity Altitude | $10 \%$ to $90 \%$ non-condensing 0 to 15,000 feet (4,600 M) |

## POWER CONSUMPTION +5V @ 1 A

+12V @ 450 mA
GENERAL
Bus Compatibility

CPU Compatibility
Pin-for-pin, card guide, and program compatible with MULTIBUS (IEEE 796) and SBC series microcomputers.

## ORDERING GUIDE

Model ST-703A Isolated 4 Channel D/A board, $30 \mu \mathrm{sec}$. settling time

Model ST-703B* Isolated 4 Channel board, $5 \mu \mathrm{sec}$. settling time
*Note: ST-703B should be selected for applications requiring low transient energy such as amplifier inputs.

SETTLING TIME

ts: settling time = optoisolator delay + slew time + settling to $\pm 1 / 2$ LSB final voltage value Full-scale output ranges*

## DATA FORMAT

The ST-703 is a memory-mapped peripheral and appears to the CPU as a group of eight consecutive memory locations. Two locations are assigned to each D/A channel. The ST-703 requires 12 bits of digital data from the CPU for a single D/A conversion. The following chart shows how 8 - and 16 -bit CPU's format this data.

The ST-703 board automatically changes to a 16-bit format when the BHEN/line on the MULTIBUS goes to zero volts (pin 27 of the connector P1). Consequently, a high input on BHEN/ sets the ST-703 for the 8 -bit format.


## REGISTERS

Note that 8-bit CPU's must transfer the 12 data bits in two bytes. The low byte contains the four least-significant data bits which are stored in a register on the ST-703. The high byte contains the eight most-significant data bits. When the high byte is transferred, all 12 data bits are loaded into the DAC holding register and the D/A output is updated. Data transfer with a 16 -bit CPU is done with a single word transfer; all 12 bits are simultaneously updated. Selection of 8 - or 16 -bit transfers is accomplished automatically, depending on the state of the MULTIBUS BHEN/line. The following chart details the memory address assignments of the ST-703 board. Note that when the ST-703 is used with a 16 -bit CPU, data transfer must be to an even-numbered memory location.

## BASE ADDRESS SELECTION

The ST-703 is a memory-mapped peripheral that occupies eight consecutive memory locations in the computer address space. The full 24 -bit MULTIBUS addressing is supported, although the board may be used with CPU's that provide 16or 20-bit addresses. The base address is selected by a combination of jumpers and DIP switches on the PC board. The board is factory-configured for 16-bit addressing and with a base address of 00FF10 hexidecimal.

## 24-, 20-, 16-BIT ADDRESS SELECT

Referring to the table below, remove or install the programming jumpers for the correct number of address select bits used in the system where the ST-703 is to be installed.

| JUMPER | $\mathbf{2 4}$ BIT | $\mathbf{2 0}$ BIT | $\mathbf{1 6}$ BIT |
| :---: | :---: | :---: | :---: |
| E103-E104 | $\mathbb{N}$ | OUT | OUT |
| E105-E106 | $\mathbb{N}$ | OUT | OUT |
| E107-E108 | $\mathbb{N}$ | OUT | OUT |
| E109-E110 | $\mathbb{N}$ | OUT | OUT |
| E11-E112 | $\mathbb{N}$ | IN | OUT |
| E 97-E 98 | $\mathbb{N}$ | IN | OUT |
| E 99-E100 | $\mathbb{N}$ | IN | OUT |
| E101-E102 | $\mathbb{N}$ | $\mathbb{N}$ | OUT |

## ST-703 REGISTER ASSIGNMENTS

| MEMORY <br> ADDRESS <br> $(8-B I T ~ C P U)$ | REGISTER | MEMORY <br> ADDRESS |
| :---: | :---: | :---: |
| BASE +0 | DAC 0 LSB Byte | BASE +0 |
| BASE +1 | DAC 0 MSB Byte |  |
| BASE +2 | DAC 1 LSB Byte | BASE + 2 |
| BASE +3 | DAC 1 MSB Byte |  |
| BASE +4 | DAC 2 LSB Byte | BASE +4 |
| BASE +5 | DAC 2 MSB Byte |  |
| BASE +6 | DAC 3 LSB Byte | BASE +6 |
| BASE +7 | DAC 3 MSB Byte |  |

## BASE ADDRESS SELECTION

(1. Select a base address, in hexidecimal, and write it in Base Address, Hex.
(2. Convert the hexidecimal code to binary by writing 1 's and 0 's in the appropriate boxes (opposite Hex Bit Weighting).
(3. Set the base address desired on DIP switches S1 and S2. A closed switch (ON) corresponds to a 1 on the corresponding address line. An open (OFF) switch corresponds to a 0 . Unused high order address switches must be left in the open (OFF) position. For example, if the CPU provides only 16 address lines, the address switches corresponding to ADR10 through ADR17 must be OFF.

1. To select a base address in hexidecimal use the following chart for changing configurations.

BASE ADDRESS SELECTION

| BASE <br> ADDRESS <br> HEXIDECIMAL | (0 to F) |  |  |  | (0 to F) |  |  |  | (0 to F) |  |  |  | (0 to F) |  |  |  | $(0 \text { to } \mathrm{F})$ |  |  |  | (0 or 8) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| HEXIDECIMAL BIT |  |  |  |  | $\sum_{8} \frac{-}{4} \frac{5}{1}$ |  |  |  | $L_{8} \frac{-}{4} \frac{\square}{1}$ |  |  |  |  |  |  |  | $L_{8} \frac{-}{4} \frac{1}{1}$ |  |  |  | $\frac{1}{8}$ |
| WEIGHTING |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDRESS BIT NUMBER | $\begin{array}{llll}17 & 16 & 15 & 14\end{array}$ |  |  |  | $\begin{array}{llll}13 & 12 & 11 & 10\end{array}$ |  |  |  | $F \quad \mathrm{~F}$ D C |  |  |  | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| SWITCH/ JUMPER | $\begin{aligned} & 113- \\ & 114 \end{aligned}$ |  | 2 | 3 | 4 |  | 6 | 7 |  | 9 | 10 | 1 | 2 | 3 | 4 | 5 |  | 7 | 8 | 9 | 10 |
| POSITION |  |  |  |  |  |  | S1 |  |  |  |  |  |  |  |  |  | S2 |  |  |  |  |

## TRANSFER ACKNOWLEDGE (XACK) DELAY SELECTOR

The ST-703 generates a Transfer Acknowledge (XACK) signal in response to memory/write commands from the MULTIBUS. It is sometimes desirable to delay this signal in order to match the signal to the CPU timing. A jumper selectable Transfer Acknowledge Delay, ranging from 100 to 800 nSec., is available in the ST-703. It should be noted that the XACK/delay is generated from the MULTIBUS CCLK/signal which is assumed to have a period of 100 nSec . Also, since this signal is asynchronous, the actual delay can only be set within a tolerance of one clock period, or 100 nSec . The jumper selections to configure the XACK/delay is as follows:

| DELAY (nSec.) (standard) | JUMPER |
| :---: | :---: |
| 100 | E85-E86 |
| 200 | E87-E88 |
| 300 | E89-E90 |
| 400 | E93-E94 |
| 500 | E95-E96 |
| 600 | E91-E92 |
| 700 | E83-E84 |
| 800 | E81-E82 |

Install only one jumper. The standard jumper from E85-E86 is connected in etch on the printed circuit board and must be cut if this jumper is changed.

## INPUT CODING/POWER-ON RESET JUMPERS

The ST-703 may be configured to allow a choice of input coding formats. These are straight or offset binary, or 2's complement formats. In many applications it is desirable for the D/A converters to output a voltage of 0.000 Volts at power-on time. Jumpers are provided to accomplish this and depend on the range and input coding selected.

Jumpering is as follows:
INPUT CODING/POWER-ON RESET JUMPERS

| INPUT CODING | DAC 0 | DAC 1 | DAC 2 | DAC 3 |
| :--- | :---: | :---: | :---: | :---: |
| Unipolar, | E61-E62 | E66-E67 | E73-E74 | E78-E79 |
| Offset Binary | E58-E59 | E63-E64 | E70-E71 | E75-E76 |
| Bipolar, | E61-E62 | E66-E67 | E73-E74 | E78-E79 |
| Offset Binary <br> (Standard) | E57-E58 | E64-E65 | E69-E70 | E76-E77 |
| Unipolar, | E60-E61 | E67-E68 | E72-E73 | E79-E80 |
| 2's Complement | E57-E58 | E64-E65 | E69-E70 | E76-E77 |
| Bipolar, | E60-E61 | E67-E68 | E72-E73 | E79-E80 |
| 2's Complement | E58-E59 | E63-E64 | E70-E71 | E75-E76 |

## OUTPUT RANGE SELECTION

The output range of each D/A converter may be individually selected to provide a choice of four voltage output ranges or a single current loop range. The jumper-selected ranges may be set according to the following chart.
The ST-703 board is normally shipped with jumpers set for the $\pm 10 \mathrm{~V}$ output, and an offset binary output coding. Whenever there is a change in output range on a given channel, that channel should be recalibrated.

## OUTPUT RANGE JUMPERS

| RANGE | DAC 0 | DAC 1 | DAC 2 | DAC 3 |
| :--- | :---: | :---: | :---: | :---: |
| 0 to +5 V | E9-E10 | E23-E24 | E34-E35 | E48-E49 |
|  | E1-E3 | E15-E17 | E29-E31 | E43-E45 |
| 0 to +10 V | E9-E10 | E23-E24 | E34-E35 | E48-E49 |
|  | E3-E5 | E17-E19 | E31-E33 | E45-E47 |
| $+1-5 \mathrm{~V}$ | E10-E11 | E24-E25 | E35-E36 | E49-E50 |
|  | E6-E7 | E20-E21 | E37-E38 | E51-E52 |
|  | E3-E5 | E17-E19 | E31-E33 | E45-E47 |
| $+1-10 \mathrm{~V}$ | E10-E111 | E24-E25 | E35-E36 | E49-E50 |
| (Standard) | E7-E8 | E21-E22 | E38-E39 | E52-E53 |
|  | E3-E4 | E17-E18 | E31-E32 | E45-E46 |
| $4-20 \mathrm{~mA}$ | E9-E10 | E23-E24 | E34-E35 | E48-E49 |
|  | E7-8 | E21-E22 | E38-E39 | E52-E53 |
|  | E2-E3 | E16-E17 | E30-E31 | E44-E45 |



## OPTOISOLATOR SPEED CONFIGURATION

The ST-703 is available with a choice of two setting time options. Since/because the DAC data lines are optically coupled, the DAC settling time is dependent on the switching times of the optoisolators used. A jumper is provided to select the settling time and is dependent on the type of optoisolator installed on the board:

## SETTLING TIME JUMPER

MODEL
DAC 0
DAC 1
DAC 2
DAC 3
ST-703A
E12-E13 E26-E27
E40-E41
E54-E55
ST-703B
E13-E14
E27-E28
E41-E42
E55-E56

NOTE: The settling time jumper is programmed per the model number. It should not be changed to avoid permanent damage to the optoisolators.

## CONNECTORS

The ST-703 board contains three connectors: P1 and P2 are the MULTIBUS connectors, and P3 is the Analog Output connector.
The P2 MULTIBUS connector is used only when a system controller's address is 24 bits. The pin assignment for the four (extended) address lines on P2 are shown in Table 1.
P3 is the Analog Output connector, which is described in Table 2. For current loop connection, refer to the current loop circuit.

## Table 1. Multibus Connector (P2)

| PIN | SIGNAL | FUNCTIONAL DESCRIPTION |
| :--- | :--- | :--- |
| 55 | ADR 16 |  |
| 56 | ADR 17 |  |
| 57 | ADR 14 | 4 address line inputs |
| 58 | ADR 15 | for 24 bit address controllers. |

Table 2. Analog Output Connector (P3)

| PIN | (COMPONENT SIDE) FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| Pins 1 through 22 are no connection |  |  |  |
|  | Analog Ground D/A CH 3 | 24 | DAC V OUT CH 3 |
|  | LOOP I RTN D/A CH 3 |  | LOOP I IOUT CH 3 |
|  | Analog Ground D/A CH 3 |  | LOOP V EXC CH 3 |
|  | Analog Ground D/A CH 2 |  | DAC V OUT CH 2 |
|  | LOOP I RTN D/A CH 2 |  | LOOP I OUT CH 2 |
|  | Analog Ground D/A CH 2 |  | LOOP V EXC CH 2 |
|  | Analog Ground D/A CH 1 |  | DAC V OUT CH 1 |
|  | LOOP IRTN D/A CH 1 |  | LOOP I OUT CH 1 |
|  | Analog Ground D/A CH 1 |  | LOOP V EXC CH 1 |
|  | Analog Ground D/A CH 0 |  | DAC V OUT CH 0 |
|  | LOOP I RTN D/A CH 0 |  | LOOP I OUT CH 0 |
|  | Analog Ground D/A CH 0 |  | LOOP V EXC CH 0 |
| 47 |  | 48 |  |
| 49 |  | 50 |  |

NOTE: The Analog Ground lines for the D/A channels are not connected to each other or to the MULTIBUS ground.

## CALIBRATION

The ST-703 board is calibrated for a voltage output range of $\pm 10 \mathrm{~V}$ and Offset Binary coding. Calibration is required if the output range is changed for any of the D/A converters. A 41/2 digit digital voltmeter is required. To calibrate the ST-703, perform the following steps in order.

1. Use the following table (specifications) to connect the digital voltmeter (DVM) to the test point, corresponding to the DAC to be calibrated.

FULL-SCALE)
+9.9800 V REFERENCE ADJUSTMENT
TEST POINTS

|  | DAC 0 | DAC 1 | DAC 2 | DAC 3 |
| :--- | :---: | :---: | :---: | :---: |
| DVM + INPUT | TP1 | TP4 | TP7 | TP10 |
| DVM - INPUT | TP3 | TP6 | TP9 | TP12 |
| POT | R3 | R25 | R69 | R93 |

Adjust the potentiometer for a reading of +9.9800 volts.
2. Connect the digital voltmeter (DVM) to the test point in the following table, corresponding to the DAC to be calibrated.

## NEGATIVE REFERENCE ADJUSTMENT TEST POINTS

|  | DAC 0 | DAC 1 | DAC 2 | DAC 3 |
| :--- | :---: | :---: | :---: | :---: |
| DVM + INPUT | TP2 | TP5 | TP8 | TP11 |
| DVM - INPUT | TP3 | TP6 | TP9 | TP12 |
| POT | R2 | R26 | R70 | R94 |

Adjust the potentiometer for a reading of -2.500 volts if the DAC is to be configured for the $\pm 5$ Volt range. Otherwise, adjust the pot for a reading of -3.333 Volts.
3. Monitor the D/A output to be calibrated with the DVM. If calibrating for 4-20 mA output range, use a 250 Ohm . $1 \%$ loop resistor to measure the voltage drop across the resistor.
Use the Diagnostic Test Program Calibration Test to enter the - full-scale hexidecimal data for the D/A channel under test. This data would be 0000 hexidecimal for binary coding, or 8,000 hexidecimal for 2's complement coding. Adjust the proper Zero (Offset) pot for the correct reading, as shown below.

## ZERO OR OFFSET ADJUSTMENT POTENTIOMETERS

| CHANNEL | POT |
| :---: | :---: |
| DAC 0 | R3 |
| DAC 1 | R27 |
| DAC 2 | R71 |
| DAC 3 | R95 |


| DAC -FULL-SCALE READINGS |  |
| :---: | ---: |
| RANGE | READING |
| 0 to +5 V | 0.0000 V |
| 0 to +10 V | 0.0000 V |
| $\pm 5 \mathrm{~V}$ | -5.0000 V |
| $\pm 10 \mathrm{~V}$ | -10.0000 V |
| $4-20 \mathrm{~mA}$ | 1.0000 V |

4. Monitor the D/A output to be calibrated with the DVM. Use the Diagnostic Test Program Calibration Test to enter the + full-scale hexidecimal data for the D/A channel under test. This data would be FFFF hexidecimal for binary coding, or 7FFF hexidecimal for 2's complement coding. Adjust the proper GAIN pot for the correct reading, as shown below.

| GAIN ADJUSTMENT POTENTIOMETERS |  |
| :---: | :---: |
| CHANNEL | POT |
| DAC 0 | R4 |
| DAC 1 | R28 |
| DAC 2 | R72 |
| DAC 3 | R96 |
|  |  |
| DAC + FULL-SCALE READINGS |  |
| RANGE | READING |
| 0 to +5 V | +4.9988 V |
| 0 to +10 V | +9.9976 V |
| $\pm 5 \mathrm{~V}$ | +4.9976 V |
| $\pm 10 \mathrm{~V}$ | +9.9951 V |
| $4-20 \mathrm{~mA}$ | +4.9990 V |

## Sinelrac ${ }^{\text {TM }}$ D/A and Current Loop Boards for SBC-80 and MULTIBUS ${ }^{\circledR}$ Microcomputers

## Sinelrac ${ }^{\text {m }}$ ST-716

## FEATURES

- 4 or 8 D/A Channels, 16-bit resolution
- Compatible with both 8 - and 16 -bit CPU's (8- or 16-bit data transfer)
- Accurate to 0.005\% of full-scale reading
- Complete hardware and software compatibility with MULTIBUS and iSBC-Series microcomputers
- 20-Bit addressing
- Memory-mapped, with User-Selectable Base Address
- Three user-selectable output ranges available: $\pm 5 \mathrm{~V}$ dc, and $0 \rightarrow+10 \mathrm{~V} \mathrm{dc}, \pm 10 \mathrm{~V}$ dc
- Selectable Transfer Acknowledge Delay (XACK/);
 ensures compatibility with different memory speeds


## Sinelrac ${ }^{\text {TM }}$ ST-728

## FEATURES

- 4 or 8 D/A channels, 12-bit resolution
- Compatible with both 8 - and 16 -bit CPU's (8- or 16-bit data transfer)
- Accurate to $\mathbf{. 0 5 \%}$ of full-scale reading
- Complete hardware and software compatibility with MULTIBUS and iSBC-Series microcomputers
- Memory-mapped, with user-selectable Base Address, 16-, 20- or 24-bit addressing
- Three user-selectable input data codes: Straight Binary, Offset Binary, or Two's Complement
- Five user-selectable output ranges available: $\pm \mathbf{5 V}$ $\mathrm{dc}, \pm 10 \mathrm{~V} \mathrm{dc}, 0 \rightarrow+10 \mathrm{~V} \mathrm{dc}, 0 \rightarrow+10 \mathrm{~V}$ dc, and 4-20 mA current loop, individually selected for each channel
- Selectable Transfer Acknowledge Delay (XACK/); ensures compatibility with different memory speeds



## ST-705 Analog Input 8-Channel ASCII Serial Single Board Subsystem

## FEATURES

- 8 differential A/D channels using the SDAS-8 microsystem
- RS-232-C or 20mA serial lsolated loop
- Includes input conditioning PC board pads
- Includes direct thermocouple measurement with coldJunction temperature sensor and compensation amplifier
- Local TTL one-shot scan start trigger from pushbutton or contact closure
- Directly connects to Datel's APP-20 and 48 miniature serial thermal panel printers
- Selectable gain instrumentation amplifier board pads and trim pot.
(Refer to the SDAS-8 product Itterature for full functional description of the SDAS-8 microsystem).



## DESCRIPTION

Designed as a complete, serially accessed 8 channel data acquisition subsystem, the ST-705 is configured on a $12^{\prime \prime} \times 6.75^{\prime \prime} \times$ 1.7"H MULTIBUS size board.

The ST-705 contains the SDAS-8 data acquisition microsystem, an AC power supply, screw terminal analog input connections and a standard 25 -pin RS-232-C DB-25P connector for direct plug-in to the user's terminal or computer. The ST-705 also includes the local thermocouple cold-junction compensation amplifier and connector temperature sensor. For local triggered scan starts, a TTL one-shot circuit accepts an onboard or remotted pushbutton switch or contact closure. Extra PC board pads are included for user-installed input voltage dividers (higher voltage ranges), current shunts (direct $4-20 \mathrm{~mA}$ measurement, etc.), over-voltage protection clamp diodes or RC hash filters. Barrier screw terminals are installed for an AC line cord.
A board pad matrix is included for user-installed SDAS-8 gain resistors and a gain trim pot is included. These pads would normally be used for the $\mathbf{x 8 0}$ and $\times 160$ gain resistors for direct SDAS-8 thermocouple measurement.
The ST-705 may be mounted in a MULTIBUS card cage (available from SCANBE/ZERO, MUPAC, Electronic Solutions, Intel and others) or in the user's host MULTIBUS computer. The ST-705 may also be mounted in a user-supplied separate chassis on standofis. Although the ST-705 does not connect to MULTIBUS backplane bus signals, pads are included to use +5 Vdc and $\pm 15 \mathrm{Vdc}$ power from the host computer, thereby eliminating the ST-705 AC power supply. Using a combination of the transformerisolated AC supply and the optoisolated 20 mA loop serial port, isolation of the analog inputs from the AC line or serial interface is achieved.

## USER PC BOARD PADS

There are three primary areas where the user may customize the ST-705 for his application. Caution: This requires mounting and soldering components on a PC board and assumes that the user
is skilled at component procurement and electronic assembly. If you need assistance, please contact Datel or a competent engineer.
The three areas are:

1. Input signal conditioning
2. SDAS-8 gain resistor selection and trim
3. Serial port baud rate and pinout strapping

For each of those option areas, refer to the revision level schematic (drawing C-12301) and assembly/layout diagrams (drawing D12300) for the ST-705 in this brochure.

Input signal conditioning encompasses a wealth of possible options, referring to the schematic drawing. If no conditioning is desired, PC board etch is installed for straight-through unmodified inputs (standard supplied configuration).
The gain resistor pad area includes options for the two fixed thermo-couple gains (J, K require $\mathbf{x 8 0}$; S, T require $\times 160$ ). Also available is a user-selected gain and trim pot pad area.
Serial port board options include baud rate selection using the on-board DIP-switch and RS-232-C handshake pinout options to accept a variety of smart and dumb terminals and host computers. By judicious jumpering, the ST-705 may be made to emulate either an RS-232-C modem DCE device or a terminal DTE device. Most CRT terminals require the ST-705 to interface as a modem. Some small printers and computer serial ports require the ST-705 to interface as a terminal. Many RS-232-C devices ignore the DTR, DSR, CTS, RTS and carrier detect handshakes whereas some require that they are asserted. Refer to the EIA RS-232-C specification and the user documentation of the host device you are connecting to.
The 20 mA serial isoloop is normally disconnected from the DB25P receptacle since no standard 20 mA connection exists. Jumpers may be installed as suggested on the ST-705 diagram or at the user's discretion.
The screw-terminal input connector is Datel model 60-12474-1.

## ACCESSORIES/ RELATED PRODUCTS

## MODEL/ DESCRIPTION

60-12474-1
Spare screw terminal. Analog input connector (One is included with ST-705)

58-2079130
DB-25S serial data mating connector, solder tab. (Optional if you do not
have an RS-232 cable).
58-2079260
DB-25P solder tab
connector (if required at terminal or computer).

APP-20A21
APP-48A2
RS-232-C/20 mA miniature
panel-mount thermal
printers. Please request
brochures.

## TABLE OF CONTENTS

Description, Ordering Guide
Specifications
Outline Dimension,
Data Connector
RS-232-C Wiring
Component Locations
Schematic Diagram
Analog Input Connector, ST-705X
Applications Tables
Command Summary
NEMA Housing Mounting
Isoloop Multidrop Wiring

## SPECIFICATIONS (Typical @ $+25^{\circ} \mathrm{C}$ )

## ANALOG INPUTS

## Input Configuration

Differential, high-impedance, true balanced non-isolated, voltage input.

## Number of Channels

8 differential channels plus 1 single-ended CJC sensor input
Full Scale Input Range
$+/-4.095 \mathrm{Vdc}$ (gain=1)
Thermocouple Temperature Ranges
Type J $-165^{\circ} \mathrm{C}$ to $+760^{\circ} \mathrm{C}$
Type K $-165^{\circ} \mathrm{C}$ to $+1232^{\circ} \mathrm{C}$
Type $\mathrm{S}-0^{\circ} \mathrm{C}$ to $+1768^{\circ} \mathrm{C}$
Type $\mathrm{T}-200^{\circ} \mathrm{C}$ to $+400^{\circ} \mathrm{C}$
Progammable Gain Amplifier
Resistor-selected up to gain $=200(+/-20 \mathrm{mVdc}$ FSR)
A/D Converter
12 binary bits and polarity
(1 part in 8192), 0.02\% FSR linearity
Resolution
1 Count $=1$ millivolt at GAIN $=1$
Common Mode Voltage Range
$+/-11 \mathrm{Vdc}$ max to analog ground
Common Mode Rejection
70 dB min.
Isolation
20 mA serial port optoisolation: $+/-2500 \mathrm{~V}$ pk, 100 megohms. AC power supply transformer isolation: 1500 VAC, min., 100 megohms, 250 pF
Normal Mode Rejection
40dB @ 50 Hz (SDAS-8E), 40dB @ 60Hz (SDAS-8A)
Input Impedance
800 kilohms
Temperature Coefficient
$+/-20 p p m$ of FSR $^{\circ} \mathrm{C}(\mathrm{GAIN}=1)$
A/D Sampling Rate
15 Samples/Sec. (SDAS-8A) to RAM buffer $(12.5 \mathrm{~Hz}$, SDAS-8E)

## COMMUNICATIONS

## Data Encoding

Upper case ASCII characters per ANSI× $3.4-1977$
Baud Rates

## 75 to 9600 (Except 110)

Mode
Full duplex, asynchronous
Character Format
1 Start, 8 Data, no parity, 1 Stop bit (all popular 10-bit formats). Output data bit 7(8th bit) $=0$

## Levels

1. RS-232-C subset, non-isolated
2. 20 mA loop, optoisolated

## Host Buffer Control

XON, XOFF, (Control Q, Control S) Character encoded
RS-232-C Signals
RxD, TxD, Logic Gnd, Prot. Gnd.

## Multidrop

Up to 4 stations, 32D chans., isoloop only, 4 wire

## Error Detection

4 ASCII/HEX checksum characters, per A/D scan

## DATA TYPES

A/D Data
Selectable decimal/hexadecimal

## Thermocouple Data

Linearized to J, K, S, T, Fahrenheit/Celsius conversion, cold-junction compensated
Time of Day Clock
23:59:59 hours, 1 second resolution, $0.05 \%$ crystal accuracy
Status Message Hex encoded and text

## ADD SCAN TRANSMISSION START

1. Polled by remote serial command
2. Auto-start from internal timer, command-selected 1 second to 17:59:59 hours
3. Local TTL event trigger input or switch closure.

## LINK COMMAND TYPES

Line length ( 20 to 132 characters), editing, clock controls,
A/D controls, resets, data select, terminal controls

## PHYSICAL

## Outline dimensions

$6.75^{\prime \prime} \times 12.00^{\prime \prime} \times 1.62^{\prime \prime}(171,5 \times 304,8 \times 41,15 \mathrm{~mm})$ excluding standoffs,
MULTIBUS format
Operating Temperature
$0^{\circ}$ to $+60^{\circ} \mathrm{C}$
Power Required
Choice of:
115 VAC, $+/-10 \%, 60-440 \mathrm{~Hz}$
230 VAC, $+/-10 \%, 48-440 \mathrm{~Hz}$
100 VAC, $+/-10 \%, 48-440 \mathrm{~Hz}$

## Analog Input Connector

Screw terminal detachable from PCB edge fingers, 0.200" centers, Datel \#60-12474-1.

## Serial Data Connector

DB-25P 25-pin suitable for most RS-232-C devices.
MULTIBUS is an Intel Corp. trademark.
For detailed information about the SDAS-8 Data Acquisition Microsystem mounted on ST-705, refer to the SDAS-8 User's Guide, available on request.


## P4 DATA CONNECTOR WIRING



## RS-232-C SERIAL DATA INTERFACE

The serial data connections shown describe interface to three common RS-232-C devices: most terminals, computer serial ports and modems. There are several basic rules to properly interface to RS-232-C devices.
They are:
(1) One end must be the "modem" (DCE device) and the other must be the "terminal" (DTE device). This has to do with the direction of data transmission on pins 2 and 3 of the RS-232-C interface and not the function of the actual devices.
Most modems are wired as DCE devices. Most terminals are DTE devices, as you would expect. Many computer serial ports are DTE but some are DCE. The ST-705 may be jumpered either way. Do not let line
names confuse you. Instead, observe the direction of signal flow shown by the arrows in the diagrams.
(2) Most RS-232-C devices require connection to the important handshake signals shown. The ST-705 does not use these handshakes but contains a mini "breakout" function to accommodate correct connection of these handshakes. Minimal RS-232-C connection to ST-705 requires only pins 2,3 and 7 between AC-isolated devices.
(3) The character coding, length and protocol between both ends must agree. ST-705 ASCII usage is widely accepted for terminals and computers. Modems are transparent to coding conventions.
For further background, consult the EIA RS-232-C specification and other references on data communications.

WIRING TO MOST TERMINALS AND COMPUTER SERIAL PORTS


* User-installed optional jumper connections DTR-DSR (pins 20-6) and DTR-DCD (pins 20-8) may be required for many terminals.

The connections shown above will work for most terminals and computer serial RS-232-C ports wired as a terminal. (Consult your computer technical documentation.)

## WIRING TO MOST RS-232-C MODEMS



* Many modems require RTS and DTR to be asserted This may be jumpered as shown on the modem connector or on
the ST-705. The ST-705 does not require these handshake signals.


## CIRCUIT BOARD COMPONENT LOCATIONS





| DETACHABLE ANA CONN <br> NOTE: <br> PINS 6, 9, 12 , <br> BE JUMPAYED FOR CABLE GR USING SLETOS GOUNDS FEEO THROUGH OR THEY MAY BE CONNECTED BY USER FORANY CONAECTIONS. <br>  <br> SCAN TRAN amocose TRIG. SWIT | ALOG SIGNAL CTOR, P3 |  |  |
| :---: | :---: | :---: | :---: |
| POWERING THE ST-705X FROM MULTIBUS |  |  |  |
| As an alternate mounting method, users may install model ST-705X in a low-cost MULTIBUS card cage. Although no digital connections are made to MULTIBUS, +5 V power connections are standard MULTIBUS. Some computers include $+/-15 \mathrm{Vdc}$ power supplies at the standard P2 locations shown. If preferred, a separate isolated 5 and 15 volt DC supply may be bussed along MULTIBUS to drive one or more ST-705X's in multidrop. <br> (Caution: This is for the ST-705X only, which omits the AC isolated power supply. Using DC power from a MULTIBUS host may no longer be isolated, causing safety, damage and data error difficulties). | MULTIBUS regulated DC power | Close jumpers | Power supplied through |
|  | +5Vdc @ 500mA | E97-E98 | $\begin{aligned} & \text { P1 pins 3-6, } \\ & 81-84 \end{aligned}$ |
|  | +15Vdc @ 50mA | E101-E102 | P2 pins 23, 24 |
|  | -15Vdc @ 50mA | E99-E100 | P2 pins 25, 26 |
|  | Power Return | E103-E104 | P1 pins 1, 2, 11, 12 <br> $75,76,85,86$ <br> P2 pins 1, 2, 21, 22 |


| BAUD RATE SELECTION$\text { SDAS-8 PIN }=\left(\begin{array}{c} 34 \\ \text { BAUD } \\ 8 \text { SEL. } \end{array}\right)\left(\begin{array}{c} 28 \\ \text { BAUD } \\ 4 \\ \text { SEL } \end{array}\right)\left(\begin{array}{c} 29 \\ \text { BAUD } \\ 2 \text { SEL. } \end{array}\right)\left(\begin{array}{c} 30 \\ \text { BAUD } \\ 1 \text { SEL. } \end{array}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| $\begin{aligned} & \text { BAUD } \\ & \text { RATE } \end{aligned}$ | S2 <br> DIPSWITCH = | 1 | 2 | 3 | 4 |
| 75 |  | 1 | 0 | 0 | 1 |
| 150 |  | 1 | 0 | 0 | 0 |
| 300 |  | 0 | 1 | 1 | 1 |
| 600 |  | 0 | 1 | 1 | 0 |
| 1200 |  | 0 | 1 | 0 | 1 |
| 2400 |  | 0 | 1 | 0 | 0 |
| 4800 |  | 0 | 0 | 1 | 1 |
| 9600 |  | 0 | 0 | 1 | 0 |
| ON = "0", OFF = " 1 " |  |  |  |  |  |
| S2 GROUNDS SELECTED PIN |  |  |  |  |  |


| PROGRAMMABLE GAIN AMPLIFIER |  |  |  |
| :---: | :---: | :---: | :---: |
| Usage | Gain | Jumper | Notes |
| Type J \& K Thermocouples | $\times 80$ | Close <br> E89-E90 <br> E91-E92 <br> Only | Trim Full Scale Gain with R52 |
| Type S \& T <br> Thermocouples | $\times 160$ | Close <br> E-87-E88 <br> E93-E94 <br> Only | Trim Full Scale Gain with R52 |
| User-selected Gain | $\begin{aligned} & \text { R Gain = } \\ & 20 K \Omega \div \\ & \text { (Gain-1) } \end{aligned}$ | Close E85-E86 E95-E96 Only | Install Resistors at R45, R44 with Trims at R50, R51. Choose low resistor Tempco to avoid degrading accuracy. |


| LOCALLY-TRIGGERED SCAN TRANSMISSION |
| :--- | :--- | :--- |$|$| INPUT TYPE | INPUT <br> CONNECTIONS | DIP SWITCH S2 <br> (Close=ON, <br> Open=OFF |
| :--- | :--- | :--- |
| 10 Microsecond <br> positive TTL <br> Pulse | P4: <br> input, pin 16 <br> ground, pin 7 | Close S2 SW.6 <br> Open S2 SW.7 |
| Switch closure <br> to ground. <br> (P3, PIN 34 <br> includes <br> a 4.7 Kilohm pullup <br> to +5V) | P3: <br> switch, pin 34 <br> return, pin 36 | Open S2 SW.6 <br> Close S2 SW.7 <br> Open S2 SW.8 <br> Close S2 SW.9 |
| ST-705 on-board <br> pushbutton S1 | None | Open S2 SW.6 |
|  |  | Close S2 SW.7 |
| Close S2 SW.8 |  |  |

SERIAL CHARACTER FORMATS RECEIVED

START BIT DATA BITS PARITY BIT STOP Bit(s) (LSB first)

| 1 | 7 | None | 2 |
| :--- | :--- | :--- | :--- |
| 1 | 7 | Odd, <br> Even, <br> $\phi^{\star}$ or 1 | 1 |
| 1 | 8 | None | 1 |

*Upper case ASCII characters transmitted from ST-705 set data bit 7 equal to logic 0.
ST-705 doesn't care about received character parity.
DIPSWITCH, S2


| +4.096 V | +++++ | +++++ |
| :--- | :---: | :---: |
| +4.095 V | 0 FFFH | +4.095 |
| +2.048 V | 0800 H | +2.048 |
| +1.024 V | 0400 H | +1.024 |
| +0.256 V | 0100 H | +0.256 |
| +0.002 | 0010 H | +0.002 |
| +0.001 | 0001 H | +0.001 |
| 0.000 | 0000 H | +0.000 |
| -0.001 | FFFFH | -0.001 |
| -0.002 | FFFEH | -0.002 |
| -0.256 V | FFOOH | -0.256 |
| -1.024 V | FCOOH | -1.024 |
| -2.048 V | F800H | -2.048 |
| -4.095 V | FOO1H | -4.095 |
| -4.096 V | ----- | ----- |
|  |  |  |
| *In hex, the polarity bit 12 has been extended to the top 3 |  |  |
| MSB's (Bits 13, 14 15) |  |  |
|  |  |  |

## SERIAL COMMAND SUMMARY

## LEGEND:

1. $X X X-X$ are characters entered and displayed on the terminal.
2. ( ) are blind control characters(such as carriage return or escape) which do not appear on the terminal.
3. Carriage return (CR) requests the SDAS-8 to execute the command consisting of the previous character string. Terminate all commands with "Return" or "Enter".
4. The asterisk (*) confirms that the command was executed, and is ready for the next command.
5. The pound sign (\#) indicates that the returned character string is not executable. Re-enter a corrected string.

## COMMAND EXAMPLES

*- Power-up prompt. Previous command executed; ready for next command
\# - Echoed string not executable; try again
G(CR) - Display status message
B(CR) - Display time (HR:MIN:SEC)
B23:59:59(CR) - Set time in 24 hour format
(Escape) - Reset all controls to power-up status except clock
(DEL or backspace) - Delete previous character for editing before execution
(Control S or DC3 or XOFF) - [13HEX] Stop transmission immediate and wait
(Control Q or DC1 or XON) - [11 HEX] Start transmission immediate, mid string
$\mathbf{R}$ - Stop output transmission from SDAS-8. Stop L mode auto-start timer. (CR) not required. Revert to trigger or polled-start mode.

## A/D CONTROLS

X(CR) - Display one scan
M:2(CR) - Set up to display channel 2 only
M:1,8(CR) - Set up to display channels 1-8
LO2(CR) - Start automatic scan transmissions every 2 seconds. R or(ESC) are the only way to stop L mode.
L59:59(CR) - Start automatic scan transmissions every 59 minutes: 59 seconds
L17:59:59(CR) - Start automatic scan transmissions every 17:59:59 hours:minutes/seconds (max.)
H(CR) - Format A/D data as hexadecimal ASCII
D(CR) - Format A/D data as decimal ASCII (cancel hex)
V(CR) - Format A/D data as DC volts, (cancel thermocouple)
$J(C R)$ - Format A/D data linearized to selected thermocouple
K(CR)
S(CR)
T(CR)
A(CR) - Transmit A/D data from CJC channel, equivalent ambient temperature. Range $+/-99^{\circ} \mathrm{C}$.
F(CR) - Format A/D data as Fahrenheit
C(CR) - Format A/D data as Celsius
TERMINAL CONTROLS
W(CR) - Togyles between rubout echo as BS-SP-BS or /X where $X$ is the last character
P80(CR) - Set column width to $20,40,48,72,80$ or 132(20 $=$ power up state)
E(CR) - Echo all printables (power up state) for full duplex
$\mathbf{Q}(C R)$ - Don't echo printables (for half duplex)
Nnnn(CR) - Insert nnn nulls between, CR, NULL's, LF, (Range $\phi$-254)
N255(CR) - Suppress line feed. End all scans with CR, (NULL's), no line feed. N255 (CR) is a toggle, which cycles on and off with each application. Confirm the line feed status bit using the G status.
I:nnn-n(CR) - Start allA/D scans with the Ident character string nnn - n (20 characters max) Cancel with I:(CR)
All lower case printables - Echo if selected. Not acted upon.
All non-specified controls - Echo if selected. Not acted upon.
BN(CR) - Delete time and station
BY(CR) - Resume time and station
POWER UP MODE

## Station 1

20 characters per line
Trigger/polled scan start
8 channels, 1-8
Echo on
Elapsed time from power-on
The line terminator sequence at power up is:
<CR, NUL, NUL, - (216 NUL's), no LF>
VERY IMPORTANT
For CRT's, send ESCAPE first to cancel the NUL's and restore LF.


## TYPICAL ST-705 MOUNTING IN A NEMA HOUSING



# SineTrac ST-711,ST-732 32 A/D, 2 D/A Channel Analog Boards for MULTIBUS Microcomputers 

## FEATURES

- Model ST-711: 32S A/D Channels, no D/A Channels
- Model ST-732: 32S/16D A/D Channels, Includes 2 D/A Channels plus current loop outputs


## BOTH MODELS INCLUDE:

- Full mechanical, electrical, and pinout compatibility to Datel's iSBC711/732 Analog I/O Boards and Datel's ST-711RLY Board.
- Operates with all MULTIBUS and iSBC-Series compatible microcomputers using 16, 20 or 24 bit addressing, 8-bit data transfer.
- Works directly from Datel's RMX-80 Analog I/O Driver operating software.
- Includes an 10-stage jumper-selected, pro-gram-gatable pacer start clock, 1 mS to 1 sec., crystal-controlled.
- A/D input accept up to 16 user-installed shunts for 4-20 mA etc., current inputs.
- FET-Input differential amplifier accepts onboard resistor for fixed high gain up to X1000 (10 mV full scale range).
- Includes Programmable Gain Amplifier (X1, 2, 4, 8 gains).


## GENERAL DESCRIPTION

The Sine-Trac ST-711 and ST-732 A/D-D/A Analog Input/ Output systems extend Datel's SineTrac family concept of slide-in peripheral boards for popular mini-and-microcomputers. The ST-711 and ST-732 interface to the growing Datel's Single Board Computer (SBC) Series and other Multi-bus-compatible micro-computers. The iSBC has multiple sources and has been proposed as an ANSI standard. The ST-711/732 also interfaces to the 16 -bit iSBC-86/12 from Datel which also uses MULTIBUS, thus insuring present and future product compatibility for the user.

Models ST-711 and ST-732 are second generation combination A/D-D/A peripheral board systems for the iSBC-80 only boards and they feature functional, hardware and programming differences to the ST-800 by adding 2 D/A converters plus current loop amplifiers (ST-732 only) without sacrificing the high A/D channel density of 32 single-ended or 16 differential channels per board. Other important differences include memory-mapped interfacing (vs. conventional register transfer I/O for the ST-800), addition of a FET input programmable differential amplifier (with optional high gain operation), a jumper-programmed, 10 -stage crystal Pacer clock and complete pin-for-pin form, fit, and function identi-
ty to competitive iSBC-711/732 series A/D-D/A board systems. This last feature allows Datel's ST-711/732 to operate directly from Datel's RMX-80 Analog I/O Drivers (Realtime Multitasking Executive Software.).

Hardware differences include the change from an MDAS-16 data acquisition module on the ST-800 to a hybrid ADC-HS combined A/D converter and Sample/Hold Amplifier on the ST-711/732. Substantial addressing, register and DMA logic is saved on the ST-711/732, making room for the D/A's, current amplifiers, and Pacer clock.

## ORDERING GUIDE

ST-711
32 S/16D A/D, D/A
ST-732
32 S/16D A/D, 2 D/A Loops

## INTRODUCTION

The ST-711 is a full analog input system only (use Model ST732 for D/A outputs) including either 32 single-ended $A / D$ input channels (standard) or 16 differential channels (jumper change). The ST-711 includes the DC/DC Power Converter to supply all on-board $\pm 15 \mathrm{~V}$ dc requirements, Programmable Gain Amplifier (X1, 2, 4, 8 gains) with optional (added resistor) gain selection up to $\mathrm{X} 100(.10 \mathrm{mV}$ full scale range). Also included is a 10 -stage jumper-selected crystal Pacer clock, selectable base memory address, jumper-selected End of Conversion (EOC), End of Scan (EOS) and Pacer Clock/External Start Interrupts (external TTL A/D conversion starts are software-gatable). Up to 16 differential channels contain pads to accept user-installed shunt resis-
tors for 4-20 mA, 1-5 mA, 10-50 mA and other current input ranges.

For conversion control, the ST-711 includes on-board registers to store start and final A/D channel address, status bits, conversion modes and interrupt enables.

An A/D Converter auto-increment mode, which is programselected, automatically advances the channel address after each conversion. Successive A/D samples will continue until the program-selected last channel address is reached.

The ST-732 is identical to the ST-711; both include two 12-

## ST-711/732 COMPARISON TO ST-800

| MODEL | NO. A/D CHANS. | A/D CHANS EXPANSION | A/D THRUPUT RATE | PROG. GAIN AMPL. | HI-GAIN DIFF. AMPL. \& RANGES | CURRENT LOOP OUTPUTS | CLOCK | EXTERNAL START | INTERFACE TYPE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { ST-711 } \\ & \text { (No D/A) } \end{aligned}$ | 32S/16D | Must use additional 711 boards with different base addresses. Indefinite expansion | 23,000 Samples/sec | Included X1, 2, 4, 8 | User-option, up to X1000 ( 10 mV FSR) | None, use 732 board. | Included, 10- <br> stage bin. devi- <br> der 1 mS to 1 <br> sec, Stal or <br> jumper-select. <br> Starts A/D | Included, gatable starts A/D Conv. | Memorymapped 16 reserved locations, any base 16 m |
| $\begin{aligned} & \text { ST-732 } \\ & \left(2 \quad D / A^{\prime} s\right) \end{aligned}$ | " | " | " | " | " | 2 Chans. Incl. 4-20 Loops incl. |  | " | " |
| $\begin{aligned} & \text { ST-800 } \\ & \text { (No D/A) } \end{aligned}$ | $\begin{aligned} & 16 \mathrm{~S}, 8 \mathrm{D}, 32 \mathrm{~S} \\ & \text { or } 16 \mathrm{D} \end{aligned}$ | Up to 256S/12D using ST-800ADX Boards | 35,000 Samples/sec. (DMA Mode) | No | No | None | None | RC adj. oneshot start clk. Set status bit or interrupt | Register Transefer Program or interrupt I/O |


| MODEL | DC/DC POWERA | NOTES | INTERRUPTS | COMPATIBLE COMPUTERS | OPERATING SOFTWARE | IDENTICAL PIN-OUTS REGISTER BITS TO COMPET. MODELS | DIAGNOSTIC TAPE PROGRAM | DMA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { ST-711 } \\ & \text { (No D/A) } \end{aligned}$ | Included | Uses ADC-HS Combined A/D Converter and Sample/Hold. Stores Start \& Final Chan. Addr. | End of conversion End of Scan Pacer clk. 2 of 3 may be wired to INTAA, INTB or 8 Multibus interrupts | iSBC-80/05 <br> iSBC-80-10 <br> iSBC-80-20 <br> iSBC-80-30 <br> iSBC-80-20 (-4) <br> iSBC-86/12 \& Multibus <br> compatible omputers | RMX-80 <br> Analog I/O <br> Drivers <br> (Diagnostic <br> Supplied) | $\begin{aligned} & \text { iSBC-711 } \\ & \text { iSBC-732 } \end{aligned}$ | Includes program listing in manual | No |
| $\begin{aligned} & \text { ST-732 } \\ & \text { (No D/A) } \end{aligned}$ | " | " | " | " | " | " | " | " |
| $\begin{aligned} & \text { ST- } 800 \\ & \text { (No D/A) } \end{aligned}$ | Included | Uses MDAS- <br> 16 Data Acquisition Module | EOC, EOS, Start Clock. May be wired to any of 8 Multibus Interrupts | iSBC-80/05 <br> iSBC-80/10 <br> iSBC-80/20 <br> iSBC-80/30 <br> iSBC-80/20 (-4) <br> iSBC-86/12 \& Multibus <br> Compatible computers | None (Diagnostic Supplied) | None | Includes program listing in manual | Yes, requires Datel's DMA controller board |

bit hybrid DAC-HK D/A converters with input registers. Also included with each D/A converter is a current loop output amplifier with unipolar range of 4 to 20 mA , which is compatible with industrial process transceivers and is especially suited to driving long cables in noisy, industrial applications.

## DESCRIPTION

The A/D section of the ST-711/732 used Datel's hybrid technology ADC-H12B combined successive approximation A/D converter and Sample/Hold Amplifier. The ADC-HS features $5 \mu \mathrm{sec} \mathrm{S} / \mathrm{H}$ acquisition time and $8 \mu \mathrm{sec} \mathrm{A} / \mathrm{D}$ conversion time and 12 bit binary resolution. System accuracy varies from $\pm 0.5 \%$ of FSR $\pm 1 / 2$ LSB (10V range) to $\pm .03 \%$ FSR $\pm 1 / 2$ LSB ( 10 mV range), including noise, quantization, nonlinearity and dynamic errors. The ST-711/732 employ Datel's MX-1606 series fast CMOS multiplexers which incorporate $\pm 35 \mathrm{~V}$ overvoltage protection. Input impedance is 100 meg-ohms minimum (power on) with 30 pA typical input bias current. Balanced inputs require 5 kilohms maximum source impedance to maintain accuracy and throughput rate.

All models include an FET input differential amplifier which is wired as single-ended for the 32 -channel models. This amplifier will accept a fixed resistor to increase the gain to 100, making 10 millivolt full scale ranges practical. For differential inputs, the common mode noise rejection varies from 120 dB at dc with a gain of 8 to 60 Hz with a gain of 1000 . Sample/Hold aperature delay time is 100 nanoseconds, maximum.

System temperature coefficients are $\pm 25 \mathrm{ppm}$ of FSR/ ${ }^{\circ} \mathrm{C}$ (gain drift of gain $=1$ ) and $\pm 20 \mu \mathrm{~V}^{\circ} \mathrm{C}$ (RTI) zero drift. Amplifier settling time is 8 microseconds (high level) and typically 110 microseconds (low level). Overall system throughput rate for high level signals is 23,000 samples per second.

The standard A/D-D/A digital coding is offset binary (bipolar) but jumpers may easily be changed to straight binary (unipolar) or 2's complement (bipolar). Standard A/D-D/A analog signal ranges are +10 V full scale but may be jumper selected to $\pm 5 \mathrm{~V}$, or +5 V , or 10 V unipolar.

D/A outputs include operational amplifiers for voltage outputs, giving very low output impedance (2/10's of an ohm) at 5 mA short circuit proof output current. D/A settling time is $4 \mu \mathrm{~S}$ (Fs pk-pk change). Output temperature drift is $\pm 50$ ppm to $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$. 4 to 20 mA current loop outputs accept a 15 to 30 V dc voltage compliance with $\pm 0.075 \%$ FSR accuracy and $\pm 50 \mathrm{ppm}$ FSR $/{ }^{\circ} \mathrm{C}$ drift.

SPECIFICATIONS, MODELS ST-711/732
(Typical at $25^{\circ} \mathrm{C}$, dynamic conditions, unless noted)

## GENERAL

Configurations Available
Model ST-711
32S/16D A/D Chans, No D/A Channels
Model ST-732
32S/16 A/D Chans, 2 D/A Channels

## ANALOG INPUTS

Number of Channels
32 single-ended or 16 differential
(Jumper-selected, 32S suplied standard)
Channel Expansion
May expand indenfinitely by using additional ST-711/732 boards with different base address. Expansion limited by board slots and power.
Input Type
With impedance voltage input, non-isolated. Differential inputs are balanced.
Current Inputs
Up to 16 differential voltage inputs may be converted to differential current inputs with shunt resistors provided and installed by the user. Pads on the board will accomo-
date 4-20 mA, 1-5 mA, 10-50 mA and other ranges. 4-20
mA ranges require 250 -ohm, $1 / 4 \mathrm{~W} \pm 1 \%$ resistors, +100
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max.
Input Overvoltage
$\pm 35 \mathrm{~V}$ sustained (no damage)
Input Capacitance to Ground
5 pF - Off channels, 100 pF - On channels
Full Scale Input Ranges
$\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V} \pm 2.5 \mathrm{~V}, \pm 1.25 \mathrm{~V}$ (supplied standard, selectable by 2 -bit programmable gain code). Board pads are etched for the user to install a fixed gain resistor, providing down to $\pm 10 \mathrm{mV}$ full scale range.
Programmable Gain Amplifier
Supplied, X1, X2, X4, X8 gains (see ranges above). Fixed high gain X 1000 optional (see above)
Input Impedance.
100 megohms min., differential or to ground (power on)
1.5 kilohms min. (power off)

Input Source Resistance
5K ohms max. (balanced)
1K ohms max. (unbalanced)
Input Bias Current
30 pA typ., 200 pA max.
Overall Accuracy at $+25^{\circ} \mathrm{C}$
(including 3 -sigma noise and quantization error, dynamic response errors, referred to input, after initial calibration)

GAIN
X1
X2
X4
X8
X100*
X1000*
*Requires rewiring diff. ampl. for fixed high gain
ACCURACY
$\pm 0.05 \%$ FSR $\pm 1 / 2$ LSB
$\pm 0.07 \%$ FSR $\pm 1 / 2$ LSB
$\pm 0.07 \%$ FSR $\pm 1 / 2$ LSB
$\pm 0.07 \%$ FSR $\pm 1 / 2$ LSB
$\pm 0.1 \%$ FSR $\pm 1 / 2$ LSB
$\pm 0.3 \%$ FSR $\pm 1 / 2$ LSB

```
Common Mode Voltage Range
    Within }\pm12\textrm{V}\mathrm{ of analog common (signal plus common
    mode)
    Common Mode Rejection
    At Gain = 1
        0 Hz 100 dB
    100 Hz 80 dB
    1 KHZ 60 dB
    At Gain = 8
        0Hz 120 dB
    100 Hz 100 dB
    1 KHZ 80 dB
    At Gain = 1000 (Requires rewiring diff. ampl. for fixed
    high gain)
        60 Hz 100 dB
    Nonlinearity }\pm1/2 LS
    Differential Nonlinearity }\pm1/2\mathrm{ LSB
    Resolution 12 binary bits (1 part in 4096)
    Multiplexer Crosstalk From Off Channels
    0.01% max.
    Sample/Hold Switch Feed Through 0.01% max.
    Sample/Hold Aperture Time
    100 nanoseconds, max.
    System Temperature Coefficients
    Gain
    \pm25 ppm of FSR/}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ (Gain X1)
    \pm30 ppm of FSR/}/\mp@subsup{}{}{\circ}\textrm{C}(\mathrm{ Gain X2, 4, 8)
    Zero
    \pm20\muV/ }\mp@subsup{}{}{\circ}\textrm{C
    A/D Conversion Period 20 microseconds
    Amplifier Settling Time
    (Input = \pmFSR pk-pk step)
    8 microseconds (HL)
    110 microseconds (LL)
    System Throughput Rate
    (High Level Inputs)
    23,000 samples/seconds
    A/D Digital Outputs
    Offsset binary (bipolar) - Supplied standard
    Two's complement (bipolar) {\begin{array}{l}{\mathrm{ Rewired with jumpers}}\\{\mathrm{ Sy user }}\end{array}}
    Output Data Format
    1 2 \text { bit binary group compatible to SBC-Series comput-}
    ers. The A/D Bit }1\mathrm{ (MSB) may be inverted by jumper to
    2's complement coding.
```

ANALOG OUTPUTS (ST-732 only)
VOLTAGE OUTPUTS
Number of Channels
2 non-isolated
Full Scale voltage Output Ranges
0 to $+5 \mathrm{~V} \quad$ Jumpers may be rewired
0 to $+10 \mathrm{~V} \quad$ by the user or by Datel
-5 to $+5 \mathrm{~V} \quad$ in OEM quantities
-10 to +10 V
(Supplied Standard)


| CLEAR | INTERRUPTS |
| :---: | :--- |
| (WRITE ØØF7Ø3) |  |
| Bits | Function |
| 7,6 | Not Used |
| 5 | $0=$ Clear EOC Interrupt |
| 4 | $0=$ Clear EOS Interrupt |
| 3 | $0=$ Clear Pacer Clk. Interrupt |
| $2,1,0$ | Not Used |

## Transfer Acknowledge Delay

The ST-711/732 responds with a Transfer Acknowledge (XACK) with any Read or Write Command. The XACK may be delayed to suit different processors. 16 delay steps are jumper-selected from 50 nS to $1.5 \mu \mathrm{~S}$. Standard units are set to 50 nS .

## Pacer Clock

Adjustable time-base consisting of a 10-stage binary divider capable of starting A/D conversions in the External Trigger Mode. Time-base periods are jumper-selected and the oscillator may be either crystal or RC controlled. The standard range is $97 \mu \mathrm{~S}$ to 1 second.

## Interrupts

2 of 3 possible interrupts may be jumper-selected to one or both (INTA and INTB) interrupt lines. The interrupts are EOC, EOS and Pacer Clock. They are factory-jumpered as: INT A - EOS, INT B - EOC. Additionally, any of the 8 Multibus interrupts may be wired to any combination of the EOC, EOS Pacer Interrupts.

| A/D CONTROL ADDRESSES |  |
| :--- | :--- |
| LOAD COMMAND REGISTER (WRITE ØØF7ØØ) |  |
| Bits | Function |
| 7 | Not Used |
| 6 | Not Used |
| 5 | 1 |

READ/LOAD PGA DNA START CHAN. ADDR. A/D (READ WRITE ØØF7Ø1)

LOAD A/D LAST CHANNEL ADDRESS (WRITE ØØF7の2)

## INTERFACE CONNECTORS

| Programmable Gain | Unipolar |  | Bipolar |  | Low Level |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Unipolar | Bipolar |
| X1 | $0+5 \mathrm{~V}$ | $0+10 \mathrm{~V}$ |  |  | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | Up to +80 mV | Up to $\pm 1 \mathrm{~V}$ |
| X2 | $0+2.5 \mathrm{~V}$ | $0+5 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | Up to +40 mV | Up to $\pm 500 \mathrm{mV}$ |
| X4 | $0+1.25 \mathrm{~V}$ | $0+2.5 \mathrm{~V}$ | $\pm 1.25 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ | Up to +20 mV | Up to $\pm 200 \mathrm{mV}$ |
| X8 | $0+675 \mathrm{mV}$ | $0+1.25$ | $\pm 675 \mathrm{mV}$ | $\pm 1.25 \mathrm{~V}$ | Up to +10 mV | Up to $\pm 100 \mathrm{mV}$ |

(Standard, Offset Binary)
Selected by on-board jumpers

## Memory Base Address

The 16 -location starting base address is factory set at ØØF7ØØ (hex) but may be reassigned on 16-byte boundries (LSB = Ø) by altering a supplied DIP jumper plug. However, the supplied diagnostic program is preset to operate from base address ØØF7ØØH.

INTERFACE CONNECTORS

| DESIG. | FUNCTION | NO. OF <br> PINS | PIN SPACING <br> CENTERS (IN) | MATING RIBBON <br> CONNECTORS |
| :--- | :--- | :---: | :---: | :---: |
| P1 | SBC Multiabus <br> Bus Connector | 86 | 0.156 |  |
| P2 | (BV Aux. Power <br> (Bus) | 60 | 0.1 |  |
| J1 | 2 D/A Analog <br> Outpput Channels | 50 | 01 | $58-2076061$ |
| J2 | 1st 8D/16S A/D in- <br> put Channels | 50 | 01 | $58-2076061$ |
| J3 | 2nd 8D/16S A/D <br> Input Channels | 50 | 01 | $58-2076061$ |

DATA ACQUISITION COMPUTER


## FEATURES

- 4 or 8 D/A channels, 16 -bit resolution
- Compatible with both 8 - and 16 -bit CPU's (8- or 16 -bit data transfer)
- Accurate to 0.005\% of Full-Scale reading
- Complete hardware and software compatibility with MULTIBUS and ISBC-Series microcomputers
- 24-bit addressing
- Memory-mapped, with user-selectable base address
- Three user-selectable output ranges available: $\pm 5 \mathrm{~V} \mathrm{dc}, 0$ to +10 V dc , and $\pm 10 \mathrm{~V} d c$
- Selectable Transfer Acknowledge delay (XACK/) ensures compatibility with different memory speeds


DATEL'S SineTrac ST-716 D/A BOARD PROVIDES END USERS AND OEM's WITH A MEANS OF PRODUCING HIGH RESOLUTION ANALOG OUTPUTS FROM THEIR MULTIBUS AND ISBC MICROCOMPUTERS, WITH 16 BITS OF RESOLUTION, THIS BOARD IS AN IDEAL CHOICE FOR PRECISION SERVO CONTROL AND SIMILAR APPLICATIONS.

## GENERAL DESCRIPTION

The ST-716 provides 4 or 8 channels of digital-to-analog (D/A) conversion with 16 bits of resolution. Overall accuracy is within $.005 \%$ of full scale reading. Voltage range outputs are jumperselectable to ensure the board's compatibility with popular process control and test instrumentation.
Like other SineTrac products, the ST-716 is fully hardware and software compatible with its host ISBC or MULTIBUS computer. All necessary address decoders, logic controls, and data receivers are built in. The user simply slides the ST-716 into an Intel-compatible card cage and wires the analog outputs. The ST-716 is then ready as a memory-mapped D/A peripheral. It is addressed by the host computer as 16 consecutive memory locations with a user-defined base address. This memorymapped format permits virtually unlimited D/A channel expansion by using multiple ST-716's, each with a different base address.

A systems manual is shipped with each board, providing installation instructions, theory of operation, and engineering drawings.

Figure 1 is a simplified block diagram of the ST-716, with the 8 D/A channel circuitry for Model ST-716D shown within dashed lines. The ST-716 is pin-compatible with DATEL's ST-724, ST-728, ISBC-724, and ISBC-728 analog output boards. The 4-channel ST-716's are software-compatible with the ST-724's and ST-728's while the 8-channel ST-716's are software-compatible with the ST-728's.

Data inputs to the ST-716 are from the host computer's bus. Input coding is offset binary.

Each channel uses a DATEL Model DAC-HP16B (or DAC-HP16B-1), a 16-bit hybrid device which offers linearity to $\pm 0.003 \%$ of Full-Scale reading. The output of the converter is monotonic to 14 bits between $+10^{\circ} \mathrm{C}$ and $+40^{\circ} \mathrm{C}$. Offset error on each channel has been adjusted to zero prior to shipping
the boards. Trim pots on the board permit recalibration of zero (or offset) and range setting. The converter settles in $15 \mu \mathrm{~S}$ to within $\pm 0.005 \%$ of FSR . Zero tempco is $\pm 5 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$, and gain tempco is within $\pm 20 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$.

The board's base address is factory set at 0F710. However, the user may relocate the board's address anywhere up to FFFF0 by rewiring a 20-pin DIP plug supplied with the board. The user may also extend the addressing to a full 24 bits by soldering jumpers into holes provided on the board adding four more bits. This would extend the addressing capability to FFFFFO hex.
In order to make the ST-716 compatible with different speed CPU and memory systems, a Transfer Acknowledge delay (XACK/Delay) circuit is provided. The user enables 16 jumperselectable delays from .05 to 1.5 microseconds.

The ST-716 is fully bus, card cage, and software compatible with the MULTIBUS. The board is $12^{\prime \prime} \mathrm{W} \times 6.75^{\prime \prime} \mathrm{D} \times 0.5^{\prime \prime} \mathrm{H}(305 \times 172$ $\times 13 \mathrm{~mm}$ ). Multiple ST-716 boards can mount in adjacent card slots when used with a standard, .60" spacing Intel card cage. The ST-716C and ST-716D draw all their power from the MULTIBUS +5V line.

An on-board dc-to-dc converter provides the $\pm 15 \mathrm{~V}$ to drive the board analog output circuits. The St-716 weighs approximately 11.2 ounces ( $0,318 \mathrm{~kg}$ ). It can operate over a temperature range of 0 to $+55^{\circ} \mathrm{C}$ with relative humidity from 10 to $90 \%$ (noncondensing), and from 0 to 15,000 feet ( 0 to 4600 m ) in altitude.
Refer to Figure 2 for information regarding the location of ail user-selectable jumpers for addressing, XACK/Delay, and output range selection.


Figure 1. ST-716 Block Diagram

## FUNCTIONAL SPECIFICATIONS

(Typical at $25^{\circ} \mathrm{C}$, unless otherwise specified)

```
D/A ANALOG OUTPUT
    Number of Channels
    ST-716C. . . . . . . . . . . . . . 4 D/A Channels with on- board dc-to-dc converter.
ST716D . . . . . . . . . . . . . . 8 DIA channels with 2 onboard dc-to-dc converters.
Full Scale Output
Ranges . . . . . . . . . . . . . . . \(\pm 5 \mathrm{~V}, 0\) to \(+10, \pm 10 \mathrm{~V}\) dc
Digital Input Coding. . . . Offset Binary
Output Impedance . . . . . 50 Milliohms
Maximum Current Availa-
ble on Voltage Outputs . . \(\pm 5 \mathrm{~mA}\)
Data Register.
Memory Mapping
Reserves a block of 16 consecutive memory locations
```

PERFORMANCE

| Accuracy at $+25^{\circ} \mathrm{C}$ | $\pm 0.005 \%$ of FSR (includes noise and nonlinearity) |
| :---: | :---: |
| Setting Time | 10 V change, $26 \mu \mathrm{Sec}$. (to $0.005 \%$ FSR) |
| Power Supply Rejection Monotonicity | $\pm 0.002 \%$ FSR/ $/ \%$ <br> To 14 bits over $+10^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$ temp Range |
| Zero Temperature Drift (Unipolar Output Only) | Within $\pm 5 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ |
| Offset Temperature Drift (Bipolar Output Only) | $\pm 8 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ |
| Gain Temperature Drift | Within $\pm 20 \mathrm{ppm}$ of FSR |

## POWER CONSUMPTION

(From MULTIBUS +5 V dc, no load)
ST-716C . . . . . . . . . . . . . . . . 2.0 Amps, typical
ST-716D . . . . . . . . . . . . Amps, typical

## FUNCTIONAL SPECIFICATIONS (cont.)

## PHYSICAL

| Outline Dimensions | $12.00^{\prime \prime} \mathrm{W} \times 6.75$ " $\mathrm{D} \times 0.50^{\prime \prime} \mathrm{H}$ $(304,8 \times 171,5 \times 12,7 \mathrm{~mm})$ ST-716 boards may be installed adjacent to each other in SBC card cages with $0.60^{\prime \prime}$ spacing |
| :---: | :---: |
| Weight | . 11.2 ounces ( $0,318 \mathrm{~kg}$ ) |
| Operating Temperature |  |
| Range | 0 to $+55^{\circ} \mathrm{C}$ |
| Relative Humidity | 10\% to $95 \%$, noncondensing |
| Altitude | . 0 to 15,000 ft. |

## SELECTION OF 8-BIT OR 16-BIT CPU's

The ST-716 board automatically changes to a 16 -bit format when the BHEN/line on the MULTIBUS goes to zero volts (pin 27 of connector P1). A high input on BHEN/, consequently, sets the ST-716 for the 8 -bit format.

## DATA FORMAT

The ST-716 requires 16 bits of digital data, input from the host computer, for a single digital-to-analog (D/A) conversion. Table 1 indicates how 8 -bit and 16 -bit CPU's format this data.
Note that 8 -bit CPU's must transmit the 16 data bits in two bytes. The low byte contains the 8 least significant data bits; these are stored in a data register on the ST-716. The high byte contains the remaining 8 data bits. When the host transmits the high byte containing the 8 MSB's, the data register places the 8 LSB's
also onto the selected DAC's input. Digital to-analog conversion then begins. Data transfer with a 16 -bit CPU is somewhat simpler. All 16 data bits are transmitted as a single word. Data is loaded directly into the selected DAC, and a D/A conversion takes place.

Table 1. Data Formats for 8 - or 16 -Bit CPU's

| SINGLE WORD, 16-BIT CPU |  |
| :---: | :---: |
| HIGH BYTE (8-BIT CPU) <br> BASE $+1,3,5,7,9$, B,D, or F | LOW BYTE (8-BIT CPU) |
| BASE $+0,2,4,6,8$, A, C , or E |  |$|$| D15 D14 D13 D12 D11 D10 D9 D8 | D7 D6 D5 D4 D3 D2 D1 D0 |
| :---: | :---: |



## ST-716 REGISTER ASSIGNMENTS

Table 2 details the memory address assignments of the 16 memory locations the ST-716 occupies. Please note that when the ST-716 is used with 16 -bit CPU's, every other (evennumbered) address location is used.


Figure 2. ST-716 Board Layout Drawing

## BASE ADDRESS SELECTION

NOTE: The ST-716 may be used with both 8 - and 16 -bit microprocessors. Bits 10,11, 12 and 13 are used or 20 -bit addressing. Full 24 -bit addressing would use these bits and address bits 14, 15, 16 and 17.
Use Table 3 as a worksheet to assign the base address.
Table 2. ST-716 Register Assignments

| $\begin{gathered} \hline \text { MEMORY } \\ \text { ADDRESS } \\ \text { (8.BIT } \\ \text { CPU'S } \end{gathered}$ | FUNC. TION | REGISTER ASSIGNMENT | MEMORY ADDRESS (16-BIT) CPU'S |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { BASE }+0 \\ & \text { BASE }+1 \end{aligned}$ | WRITE WRITE | Output LSB Byte for DAC 0 <br> (Channel O) <br> Output MSB Byte for DAC 0 <br> (Channel 0) <br> Out | BASE + 0) |
| $\begin{aligned} & \text { BASE +2 } \\ & \text { BASE }+3 \end{aligned}$ | WRITE WRITE | Output LSB Byte for DAC 1 (Channel 1) Output MSB Byte for DAC 1 (Channel 1) O | BASE + 2 |
| $\begin{aligned} & \text { BASE +4 } \\ & \text { BASE }+5 \end{aligned}$ | WRITE WRITE | Output LSB Byte for DAC 2 <br> (Channel 2) <br> Output MSB Byte for DAC 2 <br> (Channel 2) | BASE + 4 |
| $\begin{aligned} & \text { BASE }+6 \\ & \text { BASE }+7 \end{aligned}$ | WRITE <br> WRITE | $\begin{aligned} & \text { Output LSB Byte for DAC } 3 \\ & \text { (Channel 3) } \\ & \text { Output MSB Byte for DAC } 3 \\ & \text { (Channel 3) } \end{aligned}$ | BASE + 6 |
| $\begin{aligned} & \text { BASE }+8 \\ & \text { BASE }+9 \end{aligned}$ | WRITE WRITE | Output LSB Byte for DAC 4 (Channel 4) Output MSB Byte for DAC 4 (Channel 4) Oupu | BASE + 8 |
| $\begin{aligned} & \mathrm{BASE}+\mathrm{A} \\ & \mathrm{BASE}+\mathrm{B} \end{aligned}$ | WRITE WRITE | Output LSB Byte for DAC 5 (Channel 5) Output MSB Byte for DAC 5 (Channel 5) (O) | BASE + A |
| $\begin{aligned} & \mathrm{BASE}+\mathrm{C} \\ & \mathrm{BASE}+\mathrm{D} \end{aligned}$ | WRITE WRITE | Output LSB Byte for DAC 6 (Channel 6) Output MSB Byte for DAC 6 (Channel 6) | BASE + C |
| $\begin{aligned} & \text { BASE }+E \\ & \text { BASE }+F \end{aligned}$ | WRITE WRITE | Output LSB Byte for DAC 7 (Channel 7) <br> Output MSB Byte for DAC 7 <br> (Channel 7) | BASE + E |

## Procedure

1. Select a base address, in hex, between 00000X and FFFFFX. Write all but the last digit in the boxes. (The last hex digit selects the 8.D/A channels, and cannot be preset),
2. Convert the hex code to binary by writing 1 's and 0 's in the boxes opposite "Hex Bit Weighting".
3. To set the ST-716 for a particular base address: Address bits 4 through 13: Connect the " 1 " pins together to pin 10 or 11 and the " 0 " pins together to pin 1 or 16, on DIP plug XA-1.
4. Address bits 0 through 3 select the 8 D/A channels and are not shown.
5. For 16 -bit processors, bits $10,11,12$ and 13 must be tied to pin 1.
6. XA-1 is a 20 -pin DIP plug. (See Table 4)
7. Full 24-Bit addressing requires soldering jumper wires between etched holes provided onthe ST-716 boards. See the ST-716 board component layout diagram for the location of these holes.

Table 4. Dip Plug XA-1 Pin Assignments

| Set For Base Address of 0F700H |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SIGNAL | PIN \# |  | PIN \# | SIGNAL |
| $+5 \mathrm{~V}$ | 1 | $\bigcirc$ | 20 | +5V |
| ADR 10 | 2 | O | 19 | ADR 4 |
| ADR C | 3 | $\bigcirc$ | 18 | ADR 5 |
| ADR 11 | 4 | T | 17 | ADR 6 |
| ADR 12 | 5 | - | 16 | ADR B |
| ADR 13 | 6 | $\bigcirc$ | 15 | ADR 7 |
| ADR F | 7 | ) | 14 | ADR 8 |
| ADRE | 8 |  | 13 | ADR 9 |
| ADR D | 9 |  | 12 | ADR A |
| GND | 10 |  | 11 | GND |

## NOTES:

1. Address inputs to the ST-716 are low true. Tie pins to ground (Pin 10 or 11) for logic 1 ; tie them to +5 V . (Pin 1 or 20 ) for a logic 0.
2. Etch holes exist on the board to assign logic levels to the additional four bits. Refer to the component layout diagram for the location of these holes.

Table 3. Base Address Selection


NOTES

1. Address bits $14,15,16$ and 17 are enabled by placing jumpers across etched holes provided on
the printed wiring board. See ' 24 -Bit Addressing'
2. Boards are factory set for a base address of 00F10 hex.

## TRANSFER ACKNOWLEDGE (XACK/) DELAY SELECTION

The ST-716 board generates a Transfer Acknowledge (XACK/) signal in response to write commands from the host computer. It is sometimes desirable to delay this signal, in order to match the XACK/ signal to the host computer timing. The ST-716 has a jumper-selectable Transfer Acknowledge Delay (XACK/delay) ranging from 50 nanoseconds to 1.5 microseconds.

The accuracy of the XACK/delay is dependent in part on the duty cycle of the CCLK/signal generated by the computer, shorter duty cycles result in greater accuracy. The delay time is advanced on the leading edge of CCLK/; XACK/ is generated on the trailing edge of CCLK/.

Please refer to Table 5 for jumper configurations yielding different delay times.

## OUTPUT RANGE CODING SELECTION

Datel ships the ST-716 boards with the full-scale output ranges configured as follows:

| ST-716C1 | $\pm 5 \mathrm{~V} \mathrm{dc}$ |
| :--- | :--- |
| ST-716D1 | 0 to +10 V dc |
| ST-716C2, D2 | $\pm 10 \mathrm{~V}$ dc |

The particular jumper connections for individual DAC's appear in Table 6.

Tables 7 and 8 show the signals present on the output connectors of the ST-716.

Table 5. XACK/Delay Selection

| DELAY <br> $\mu$ sec |  | JUMPERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{0} 0.05$ | - | - | - | - |
| 0.1 | $31-32$ | - | - | - |
| 0.2 | - | $25-26$ | - | - |
| 0.3 | $31-32$ | $25-26$ | - | - |
| 0.4 | - | - | $27-28$ | - |
| 0.5 | $31-32$ | - | $27-38$ | - |
| 0.6 | - | $25-26$ | $27-28$ | - |
| 0.7 | $31-32$ | $25-26$ | $27-28$ | - |
| 0.8 | - | - | - | $29-30$ |
| 0.9 | $31-32$ | - | - | $29-30$ |
| 1.0 | - | $25-26$ | - | $29-30$ |
| 1.1 | $31-32$ | $25-26$ | - | $29-30$ |
| 1.2 | - | - | $27-28$ | $29-30$ |
| 1.3 | $31-32$ | - | $27-28$ | $29-30$ |
| 1.4 | - | $25-26$ | $27-28$ | $29-30$ |
| 1.5 | $31-32$ | $25-26$ | $27-28$ | $29-30$ |

*Factory supplied configurations
Table 6. ST-716 Output Range Selection Jumpers

| MODEL | RANGE | DAC <br> $\mathbf{0}$ | DAC <br> $\mathbf{1}$ | DAC <br> 2 | DAC <br> 3 | DAC <br> 4 | DAC <br> 5 | DAC <br> $\mathbf{6}$ | DAC <br> $\mathbf{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST.716C2 <br> ST. 716 D 2 | $\pm 10 \mathrm{~V}$ | $1-2$ | $4-5$ | $7-8$ | $10-11$ | $13-14$ | $16-17$ | $19-20$ | $22-23$ |
| ST. 716 C 1 | $\pm 5 \mathrm{~V}$ | $1-2$ | $4-5$ | $7-8$ | $10-11$ | $13-14$ | $16-17$ | $19-20$ | $22-23$ |
| ST.716D1 | 0 to +10 V | $2-3$ | $5-6$ | $8-9$ | $11-12$ | $14-15$ | $17-18$ | $20-21$ | $22-24$ |

Table 7. J1 Analog Output Connections

| WIRING SIDE | PIN \#'S |  | COMPONENT SIDE |
| :---: | :---: | :---: | :---: |
| N/C | 2 | 1 | N/C |
| N/C | 4 | 3 | N/C |
| N/C | 6 | 5 | N/C |
| N/C | 8 | 7 | N/C |
| N/C | 10 | 9 | N/C |
| N/C | 12 | 11 | N/C |
| N/C | 14 | 13 | N/C |
| N/C | 16 | 15 | N/C |
| N/C | 18 | 17 | N/C |
| N/C | 20 | 19 | N/C |
| N/C | 22 | 21 | N/C |
| DAC 3, V OUT | 24 | 23 | DAC 3, ANA RTN |
| N/C | 26 | 25 | N/C |
| N/C | 28 | 27 | GND |
| DAC 2, V OUT | 30 | 29 | ANA RTN |
| N/C | 32 | 31 | NND |
| N/C | 34 | 33 | DAC 1, ANA RTN |
| DAC 1, V OUT | 36 | 35 | N/C |
| N/C | 38 | 37 | GND |
| N/C | 40 | 39 | DAC 0, ANA RTN |
| DAC 0, V OUT | 42 | 41 | N/C |
| N/C | 44 | 43 | GND |
| N/C | 46 | 45 | POWER COMMON |
| POWER COMMON | 48 | 47 | +15V POWER1 |
| -15V POWER |  |  |  |

NOTE: Pins 49 and 50 are outputs; 1 mA maximum (for reference only)

Table 8. J2 Analog Output Connections

| WIRING SIDE | PIN \#'S |  | COMPONENT SIDE |
| :---: | ---: | ---: | :---: |
| N/C | 2 | 1 | N/C |
| N/C | 4 | 3 | N/C |
| N/C | 6 | 5 | N/C |
| N/C | 8 | 7 | N/C |
| N/C | 10 | 9 | N/C |
| N/C | 12 | 11 | N/C |
| N/C | 14 | 13 | N/C |
| N/C | 16 | 15 | N/C |
| N/C | 18 | 17 | N/C |
| N/C | 20 | 19 | N/C |
| N/C | 22 | 21 | N/C |
| DAC 7,V OUT | 24 | 23 | DAC 7, ANA RTN |
| N/C | 26 | 25 | N/C |
| N/C | 28 | 27 | GND |
| DAC 6, V OUT | 30 | 29 | DAC 6, ANA RTN |
| N/C | 32 | N/C |  |
| N/C | 34 | 33 | GND |
| DAC 5, V OUT | 36 | 35 | DAC 5, ANA RTN |
| N/C | 38 | 37 | N/C |
| N/C | 40 | 39 | GND |
| DAC 4, V OUT | 42 | 41 | DAC 4, ANA RTN |
| N/C | 44 | 43 | N/C |
| N/C | 46 | 45 | GND |
| POWER COMMON | 48 | 47 | POWER COMMON |
| -15V POWER | 40 | 49 | +15V POWER2 |

NOTES:

1. J2 not used on 4 channel versions of ST-716.
2. Pins 49 and 50 are outputs; 1 mA maximum (for reference only)

## 24-BIT-ADDRESSING

For 16 or 20 -bit addressing, Remove jumpers 53 through 68. For 24 -bit addressing, install jumpers 61 to 62,63 to 64,65 to 66 and 67 to 68 . Also install the following according to the desired address:

| Address <br> bit: | A17/ | A16/ | A15/ | A14/ |
| :--- | :---: | :---: | ---: | ---: |
| Jumper: | $59-60$ | $57-58$ | $55-56$ | $53-54$ |
| OPEN $=$ "O", CLOSED $=" 1 "$ |  |  |  |  |


| ORDERING INFORMATION |  |
| :---: | :---: |
| MODEL |  |
| ${ }^{\text {ST-716 }}$ TT |  |
|  | $1- \pm 5 \mathrm{~V}$ dc, or 0 to +10 V dc Output $2- \pm 10 \mathrm{~V}$ dc Output |
|  | $\left[\begin{array}{l} \mathrm{C}-4 \mathrm{D} / \mathrm{A} \text { Channels } \\ \mathrm{D}-8 \mathrm{D} / \mathrm{A} \text { Channels } \end{array}\right.$ |
| ACCESSORIES |  |
| Part Number | Description |
| 31-20760040 | Edge Connector for J1, J2, (Two supplied) | Sineifrac ST-724 4-Channel D/A and Current Loop Board for MULTIBUS Microcomputers

## FEATURES

- 4 D/A channels using 12-bit Hybrid Converters with Input Registers
- Accurate to $.05 \%$ of Full Scale Reading
- Memory-mapped, with user-selectable Base Address
- Complete hardware and software compatibility with Multibus and SBC-series Microcomputers
- Pin-for-pin replacement for iSBC-724. Uses identical programming and register assignments to iSBC-711/732 and ST-711/732 A/D-D/A boards
- Works directly from Intel RMX Software
- Includes $\mathbf{4}$ externally excited $\mathbf{4}$ to $\mathbf{2 0} \mathbf{~ m A}$ industrial current loop amplifiers.
- Pin-selectable Transfer Acknowledge (Xack/) Delayensures compatibility with different memory speeds
- On-board DC/DC power converter generates $\pm 15$ Vdc from +5 Vdc computer bus

COMPATIBLE TO:
iSBC-80 SERIES
iSBC-86 SERIES
polar). Outputs from $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}, 0 \rightarrow+5 \mathrm{~V}$ and $0 \rightarrow+10 \mathrm{~V} \mathrm{DC}$ permit the ST-724 to interface with a variety of process receivers, proportional controllers, or recorders. A 4 to 20 mA current loop is also provided which permits the board to be used in electrically noisy industrial environments. All outputs may be shorted to ground without damage.
Power to the ST-724 comes from the host computer's +5 V power bus. An on-board DC-to-DC converter generates $\pm 15 \mathrm{~V}$ for the analog output circuitry.

## DESCRIPTION

Input to the ST-724 is from the host computer data bus. Since the Intel Multibus provides only 8 binary bits of data per memory word, and the D/A converters on the ST-724 require 12 binary bits, two memory bytes are required for each conversion. The 4 least significant bits are transmitted first, (for DAC $\Phi$, at the base memory address) and are latched into a 4-bit register. The next data byte (base address +1 ) contains the 8 MSB bits, and initiates a conversion.

D/A conversion is accomplished by DATEL's DAC-HK12BGC, a 12-bit hybrid unit with an input storage register and linearity to within $\pm 1 / 2$ LSB. The output of the converter is monotonic, having a differential nonlinearity of $\pm 1 / 2$ LSB maximum. Offset zero error on each channel has been adjusted to zero prior to shipping the board; pots on the board permit recalibration of zero or offset settings.

Zero temperature coefficient (unipolar outputs only) for the converter is less than $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of Full Scale Reading. Offset temperature coefficient (bipolar outputs only) is within $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR. Maximum gain tempco measures $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR. DAC settling time is $4 \mu \mathrm{sec}$ maximum (to within $1 / 2$ LSB of value), and slew rate is $20 \mathrm{~V} / \mu \mathrm{sec}$.

The voltage output ranges from the ST-724 board are jumper selectable and have an output impedance of 50 milliohms. Maximum available current on the voltage outputs is $\pm 5 \mathrm{~mA}$. The ST-724 also provides voltage to current converters for each of its four D/A channels.

The current output option is jumper-selected by the user, and requires a user-supplied external excitation source ( +18 to +30 Vdc ).
The ST-724 is a memory-mapped device which occupies 8 consecutive memory locations. The starting (base) address is set at the factory to F7ø8. However, the user may reposition this
base address anywhere up to FFF8 in the host computer's memory by reconfiguring jumpers on the ST-724 board.

The selectable Transfer Acknowledge Delay Circuit (XACK/ Delay) provides 16 delays from .05 to $1.5 \mu \mathrm{sec}$ which may be jumper-programmed by the user.
The overall size of the ST-724 is $12.0^{\prime \prime} \mathrm{W} \times 6.75^{\prime \prime} \mathrm{D} \times 0.5^{\prime \prime} \mathrm{H}$ $(305 \times 172 \times 13 \mathrm{~mm})$. Multiple ST- 724 boards may be installed in adjacent card slots if used in a standard (.60" spacing) Intel card cage. The ST-724 weighs 18 ounces (. 51 kg ). It should be operated in an ambient temperature from 0 to $+55^{\circ} \mathrm{C}$, with relative humidity from $10 \%$ to $95 \%$ (non-condensing), and from 0 to $15,000 \mathrm{ft}(0$ to 4600 m ) in altitude. The board may be stored at temperatures from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The ST- 724 is powered from the host computer bus's +5 Vdc supply, and draws 1.5A.

ST-724
BLOCK DIAGRAM

## 4-Channel D/A



ST-724


| Zero Temperature Drift................... (Unipolar Output only) Within $\pm 5 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C} \mathrm{C}^{\prime}$ |
| :---: |
|  |
| POWER <br> CONSUMPTION <br> $+5 \mathrm{Vdc} \pm 5 / \%$ @ 1.5 A from computer bus ( $\pm 15 \mathrm{Vdc}$ supplied from on-board DC/DC power converter.) |
| GENERAL <br> Compatibility . . . . . . . Pin-for-pin, cardguide, and program compatible with Multibus and SBC-series microcomputers. A pin-for-pin replacement for the SBC-724. |
| Connector . . . . . . . Dual $25-\mathrm{pin}$ PCB, 0.1 " centers |

ORDERING GUIDE
\(\left.$$
\begin{array}{|l|l|}\hline \text { MODEL } & \text { DESCRIPTION }\end{array}
$$ \left\lvert\, \begin{array}{l}4 Channel, Multibus-Compatible <br>
D/A Board <br>
Edge Connector, J1, Spare <br>
ST-724 <br>
Une Included with Board) <br>

(PCB to solder tab)\end{array}\right.\right\}\)| ST-724 Manual |
| :--- |
| (One Included with Board) |

For 8 D/A channels, use Model ST-728.


## INPUT DATA FORMAT

Since 12-bit D/A converters are used on the ST-724, and since the Intel Multibus provides for only 8-bits of data per memory word, two 8-bit bytes in two sequential memory words are necessary for each D/A conversion.

The LS Byte is loaded onto the board first and is stored in a 4-bit register until the MS Byte is loaded. Thus, the memory location of the LS Byte is always the lower of the two locations used for a given channel. Conversion begins as soon as the MS Byte is loaded; within 4 microseconds an analog signal appears at the board's output.

LEAST SIGNIFICANT BYTE

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC | DAC | DAC | DAC |  |  |  |  |
| BIT | BIT | BIT | BIT |  |  |  |  |
| 9 | 10 | 11 | 12 | x | x | x | x |

MOST SIGNIFICANT BYTE

| DAC | DAC | DAC | DAC | DAC | DAC | DAC | DAC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT | BIT | BIT | BIT | BIT | BIT | BIT | BIT |
| (MSB) | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| X Don't care |  |  |  |  |  |  |  |

## REGISTERS

The memory address bit function assignments are as follows. For an explanation of LSB and MSB Bytes, please see "Input Data Format".

ST-724 REGISTER ASSIGNMENTS

| MEMORY ADDR. | FACTORY ASSIGNED MEM. ADDR | FUNCTION |
| :---: | :---: | :---: |
| $M+\varnothing$ | F7¢8 | Output LSB Byte for DAC $\varnothing$ (Channel $\emptyset$ ) |
| $M+1$ | F7Ø9 | Output MSB Byte for DAC $\varnothing$ (Channel $\emptyset$ ) |
| $\mathrm{M}+2$ | F7¢A. | Output LSB Byte for DAC 1 (Channel 1) |
| $M+3$ | F7ØB | Output MSB Byte for DAC 1 (Channel 1) |
| $M+4$ | F7øC | Output LSB Byte for DAC 2 (Channel 2) |
| M+5 | F7¢D | Output MSB Byte for DAC 2 (Channel 2) |
| $M+6$ | F7øE | Output LSB Byte for DAC 3 (Channel 3) |
| $\mathrm{M}+7$ | F7ØF | Output MSB Byte for DAC 3 (Channel 3) |

## D／A CALIBRATION PROCEDURE

Calibration of the ST－724 should be performed every 90 days or whenever the Analog Output Range jumpers are reconfigured．More frequent calibration may be indicated in adverse operating conditions．The Diagnostic program supplied with the ST－724 was written as part of the cali－ bration procedure．

1．Set the board jumpers for the desired output range： $0 \rightarrow+5 \mathrm{~V}, 0 \rightarrow+10 \mathrm{~V}, 4 \rightarrow 20 \mathrm{~mA}, \pm 5 \mathrm{~V}$ ，or $\pm 10 \mathrm{~V}$ ．See＂Out－ put Range Selection＂for details．
2．Connect a digital voltmeter（Fluke 8800A or equivalent） to the outputs of Channel $\emptyset$（DAC $\emptyset$ ）．For voltage ranges，measure between＂V OUT＂and＂ANA RTN＂． For current ranges the user must supply a precision $250 \Omega$ or $500 \Omega$ resistor；voltage measurements are then made across this resistor（see Note 1，bottom of Cali－ bration Table）．
3．Using the Diagnostic program，select the＂Calibration Test＂，Call Key＂C＂．
4．The teletypewriter will respond by printing out： CALIBRATION TEST CHANNEL－

5．Enter character＂$\emptyset$＂to select Channel $\emptyset$（DAC $\emptyset$ ） CHANNEL－$\varnothing$
HEX DATA
6．Making reference to the Calibration Table，enter the hex code for the－Full Scale output voltage（or cur－ rent），then enter a Carriage Return．Adjust the OFFSET potentiometer，until the reading on the DVM corre－ sponds to the－Full Scale reading from the table．
7．Refer again to the Calibration Table，and enter the hex code for + Full Scale voltage or current．Adjust the GAIN potentiometer until the reading on the DVM is the + Full Scale voltage as indicated in the table．
8．Repeat steps 6 and 7.
9．Calibration for Channels 1，2，and 3 （DAC＇s 1， 2 \＆3） is the same as for Channel $\varnothing$ ．
10．The complete calibration may now be checked using the Calibration Table．Any hex value on the table may be entered followed by a carriage return．The corre－ sponding analog output should appear on the DVM．

## CALIBRATION TABLE

| ANALOG OUTPUT |  |  |  |  |  | 4－DIGIT HEX INPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UNIPOLAR（STRAIGHT BINARY） |  |  |  | BIPOLAR（OFFSET BINARY OR 2＇S COMPLEMENT |  | STRAIGHT <br> OR OFFSET <br> BINARY－ <br> NO SIGN <br> EXTENSION | 2'S <br> COMPLEMENT WITH SIGN EXTENSION |
| VOLTAGE |  | $4 \rightarrow 20 \mathrm{~mA}$ CURRENT ${ }^{1}$ |  |  |  |  |  |
| $0 \rightarrow+5 \mathrm{~V}$ | $0 \rightarrow+10 \mathrm{~V}$ | $\begin{aligned} & 500 \Omega \text { LOAD } \\ & \text { LOOP V }+>18 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 250 \Omega \text { LOAD } \\ & \text { LOOP V }+>15 V \end{aligned}$ | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ |  |  |
| 4.9988 V | 9.9976 V | 9.9980 V | 4.9990 V | 4.9976 V | 9.9951 V | FFFø | 7FFø |
| 4.9976 V | 9.9951 V | 9.9961 V | 4.9980 V | 4.9951 V | 9.9902 V | FFEØ | 7FEめ |
| 4.9951 V | 9.9902 V | 9.9922 V | 4.9961 V | 4.9902 V | 9.9805 V | FFC $\varnothing$ | 7FC $\varnothing$ |
| 4.9902 V | 9.9805 V | 9.9844 V | 4.9922 V | 4.9805 V | 9.9609 V | FF8 $\varnothing$ | 7F8ø |
| 4.9805 V | 9.9609 V | 9.9687 V | 4.9844 V | 4.9609 V | 9.9219 V | FFD $\varnothing$ | 7Fめ $\varnothing$ |
| 4.9609 V | 9.9219 V | 9.9375 V | 4.9687 V | 4.9219 V | 9.8437 V | FEøø | 7Eめ】 |
| 4.9219 V | 9.8437 V | 9.8750 V | 4.9375 V | 4.8437 V | 9.6875 V | $F C \varnothing \varnothing$ | 7Cめ |
| 4.8437 V | 9.6875 V | 9.7500 V | 4.8750 V | 4.6875 V | 9.3750 V | $F 8 \emptyset \emptyset$ | $78 \emptyset \emptyset$ |
| 4.6875 V | 9.3750 V | 9.5000 V | 4.7500 V | 4.3750 V | 8.7500 V | Føøø | $7 \varnothing \varnothing \varnothing$ |
| 4．3750V | 8.7500 V | 9.0000 V | 4.5000 V | 3.7500 V | 7.5000 V | EØøø | $6 \varnothing \emptyset \emptyset$ |
| 3.7500 V | 7.5000 V | 8.0000 V | 4.0000 V | 2.5000 V | 5.0000 V | Cめぁ | $4 \varnothing \varnothing \square$ |
| 2.5000 V | 5.0000 V | 6.0000 V | 3.0000 V | 0.0000 V | 0．0000V | 8øø | $\varnothing \varnothing \square \square \square$ |
| 1.2500 V | 2.5000 V | 4.0000 V | 2.0000 V | －2．5000V | $-5.0000 \mathrm{~V}$ | $4 \varnothing \varnothing \varnothing$ | Сøøぁ |
| 0．6250V | 1.2500 V | 3.0000 V | 1.5000 V | －3．7500V | －7．5000V | $2 \not 0 \varnothing \varnothing$ | AøØロ |
| 0.3125 V | 0.6250 V | 2.5000 V | 1.2500 V | －4．3750V | －8．7500V | 1 $\varnothing$ ¢ $\varnothing \varnothing$ | $9 \varnothing \varnothing \varnothing$ |
| 0.1563 V | 0.3125 V | 2.2500 V | 1.1250 V | －4．6875V | －9．3750V | $\emptyset 8 \varnothing \varnothing$ | $88 \emptyset 6$ |
| 0.0781 V | 0.1563 V | 2.1250 V | 1.0625 V | －4．8437V | －9．6875V | ¢4 $\varnothing \varnothing$ | $84 \emptyset \emptyset$ |
| 0．0391V | 0.0781 V | 2.0625 V | 1.0312 V | －4．9219V | －9．8437V | ø2øб | 8206 |
| 0．0196V | 0.0391 V | 2.0312 V | 1.0156 V | －4．9609V | －9．9219V | $\varnothing 1 \varnothing \varnothing$ | 8196 |
| 0.0098 V | 0.0196 V | 2.0156 V | 1.0078 V | －4．9805V | －9．9609V | øø8ø | $8 \emptyset 8 \varnothing$ |
| 0.0049 V | 0.0098 V | 2.0078 V | 1.0039 V | －4．9902V | －9．9805V | \＄040 | $8 \emptyset 4 \emptyset$ |
| 0.0024 V | 0.0049 V | 2.0039 V | 1.0020 V | －4．9951V | －9．9902V | Øø2ø | 8Ø2ø |
| 0.0012 V | 0.0024 V | 2.0020 V | 1.0010 V | －4．9976V | －9．9951V | Øø1ø | $8 \varnothing 1 \varnothing$ |
| 0.0000 V | 0．0000V | 2.0000 V | 1.0000 V | －5．0000V | －10．0000V | øøøø | $8 \varnothing 6 \varnothing$ |

Note 1：Both the $250 \Omega$ and the $500 \Omega$ resistors（． $1 \%$ precision）provide 4 to 20 mA output．The current output circuit is calibrated in terms of voltage since most digital multimeters provide greater resolution and accu－ racy on voltage measurements than on current．

The voltages listed are those measured across a $250 \Omega$ or a $500 \Omega$ precision resistor，connected between＂I RTN＂and＂I OUT＂on any

DAC output．A user－supplied DC regulated voltage， $\mathrm{V}+(+15 \mathrm{~V}<$ $\mathrm{V}+\leq+30 \mathrm{~V}$ for $250 \Omega$ resistor，$+18 \mathrm{~V}<\mathrm{V}+\leq+30 \mathrm{~V}$ for $500 \Omega$ resistor； 25 mA max）is required for current output and calibration， and should be connected to＂$V+$ LOOP＂．The supply providing $V+$ should be grounded at＂ANA RTN＂．

## BASE ADDRESS SELECTION

1. Select a base address, in hex, between $\varnothing \varnothing \varnothing \emptyset$ and FFF8.
2. Write it in squares below opposite "Base Address, Hex".
3. Convert the hex code to binary by writing 1's and 0's in the appropriate boxes below (opposite "Hex Bit Weighting").
4. To set the base address, insert a jumper at each location opposite a " 1 ". Please note that to obtain a "low" (" 0 ") on bit 3, the jumper between 93 and 94 must be removed, and a jumper between 94 and 95 must be added.

*For low on bit 3 , remove 93 to 93 and add 94 to 95

## BOARD LAYOUT

COMPONENT SIDE


## OUTPUT RANGE AND

## INPUT CODING SELECTION

The ST-724's 4 D/A output channels may be set independently for any of four voltage ranges or a single current output range. Full scale ranges of $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}, 0 \rightarrow+10 \mathrm{~V}$, $0 \rightarrow+5 \mathrm{~V}$, or $4 \rightarrow 20 \mathrm{~mA}$ may be jumper-selected according to the chart below. Input digital coding may be offset binary, 2 's complement, or straight binary on any channel. Again, refer to the chart below for details.
The ST-724 board is normally shipped with jumpers set for the $\pm 10 \mathrm{~V}$ output, and an offset binary input coding. Please note that whenever there is a change in output range on a given channel, that channel should be recalibrated.

| INPUT CODE SELECTION JUMPERS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| CODE | DAC $\varnothing$ | DAC 1 | DAC 2 | DAC 3 |
| UNIPOLAR <br> OR <br> OFFSET BINARY <br> (STANDARD) | $49-50$ | $52-53$ | $55-56$ | $58-59$ |
| 2 2S <br> COMPLEMENT | $50-51$ | $53-54$ | $56-57$ | $59-60$ |

## TRANSFER ACKNOWLEDGE <br> (XACK/) DELAY SELECTION

The ST-724 board generates a Transfer Acknowledge (XACK/) signal in response to Write commands from the host computer. It is sometimes desirable to delay this signal, in order to match the XACK/ signal to the host computer timing. A jumper selectable Transfer Acknowledge Delay (XACK/ delay) ranging from 50 nanoseconds to 1.5 microseconds is available in the ST-724.
The accuracy of the XACK/ delay is dependent in part on the duty cycle of the CCLK/ signal generated by the computershorter duty cycles result in greater accuracy. The delay time is advanced on the leading edge of CCLK/; XACK/ is generated on the trailing edge of CCLK/.
Please refer to the table below for jumper configurations yielding different delay times.

XACK/ DELAY SELECTION
DELAY

$\mu$ sec. | $* 0.05$ | - | - | - | - |
| :---: | :---: | :---: | :---: | :---: |
| 0.1 | $61-62$ | - | - | - |
| 0.2 | - | $63-64$ | - | - |
| 0.3 | $61-62$ | $63-64$ | - | - |
| 0.4 | - | - | $65-66$ | - |
| 0.5 | $61-62$ | - | $65-66$ | - |
| 0.6 | - | $63-64$ | $65-66$ | - |
| 0.7 | $61-62$ | $63-64$ | $65-66$ | - |
| 0.8 | - | - | - | $67-68$ |
| 0.9 | $61-62$ | - | - | $67-68$ |
| 1.0 | - | $63-64$ | - | $67-68$ |
| 1.1 | $61-62$ | $63-64$ | - | $67-68$ |
| 1.2 | - | - | $65-66$ | $67-68$ |
| 1.3 | $61-62$ | - | $65-66$ | $67-68$ |
| 1.4 | - | $63-64$ | $65-66$ | $67-68$ |
| 1.5 | $61-62$ | $63-64$ | $65-66$ | $67-68$ |


| OUTPUT RANGE SELECTION JUMPERS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| RANGE | DAC $\varnothing$ | DAC 1 | DAC 2 | DAC 3 |
| $\pm 10 \mathrm{~V}$ | $3-5$ | $15-17$ | $27-29$ | $39-41$ |
| (STANDARD) | $6-7$ | $18-19$ | $30-31$ | $42-43$ |
|  | $\pm 5 \mathrm{~V}$ | $3-5$ | $15-17$ | $27-29$ |
| $39-41$ |  |  |  |  |
|  | $6-8$ | $18-20$ | $30-32$ | $42-44$ |
| 0 to +10 V | $3-4$ | $15-16$ | $27-28$ | $39-40$ |
|  | $6-8$ | $18-20$ | $30-32$ | $42-44$ |
| 0 to +5 V | $1-2$ | $13-14$ | $25-26$ | $37-38$ |
|  | $3-4$ | $15-16$ | $27-28$ | $39-40$ |
|  | $6-8$ | $18-20$ | $30-32$ | $42-44$ |
|  | $9-10$ | $21-22$ | $33-34$ | $45-46$ |
| 4 to 20 mA | $11-12$ | $23-24$ | $35-36$ | $47-48$ |
| CURRENT LOOP | $9 A-10 \mathrm{~A}$ | $21 \mathrm{~A}-22 \mathrm{~A}$ | $33 \mathrm{~A}-34 \mathrm{~A}$ | $45 \mathrm{~A}-46 \mathrm{~A}$ |

## ANALOG OUTPUT CONNECTIONS

| ETCH SIDE | PIN 1 |  |  |
| :---: | :---: | ---: | :---: |
| \#'S | COMPONENT SIDE |  |  |
| NC | 2 | 1 | NC |
| NC | 4 | 3 | NC |
| NC | 6 | 5 | NC |
| NC | 8 | 7 | NC |
| NC | 10 | 9 | NC |
| NC | 12 | 11 | NC |
| NC | 14 | 13 | NC |
| NC | 16 | 15 | NC |
| NC | 20 | 17 | NC |
| NC | 22 | 21 | NC |
| DAC 3, V OUT | 24 | 23 | NC |
| DAC 3, I OUT | 26 | 25 | DAC 3, I RTN |
| DAC 3, LOOP V + IN | 28 | 27 | DAC 3, ANA RTN |
| DAC 2, V OUT | 30 | 29 | NC |
| DAC 2, I OUT | 32 | 31 | DAC 2, I RTN |
| DAC 2, LOOP V + IN | 34 | 33 | DAC 2, ANA RTN |
| DAC 1, V OUT | 36 | 35 | NC |
| DAC 1, I OUT | 38 | 37 | DAC 1, I RTN |
| DAC 1, LOOP V + IN | 40 | 39 | DAC 1, ANA RTN |
| DAC $\emptyset, ~ V ~ O U T ~$ | 42 | 41 | NC |
| DAC $\emptyset, ~ I ~ O U T ~$ | 44 | 43 | DAC $\emptyset, ~ I R T N ~$ |
| DAC $\varnothing, ~ L O O P ~ V ~+~ I N ~$ | 46 | 45 | DAC $\emptyset$, ANA RTN |
| POWER COMMON | 48 | 47 | POWER COMMON |
| -15 REF. VOLT. OUT* | 50 | 49 | +15 REF. VOLT. OUT* |

*Not intended to power external circuitry; 1 mA max.

# SineTrac ST-728 D/A Board for MULTIBUS Microcomputers 

## FEATURES

- 4 or 8 D/A channels, 12 bit resolution
- Compatible with both 8 and 16 bit CPU's ( 8 or 16 bit data transfer)
- 16, 20-, or 24-Bit addressing
- Accurate to $0.05 \%$ of Full Scale Reading
- Complete hardware and software compatibility with MULTIBUS and iSBC-Series microcomputers
- Memory-mapped, with user selectable Base Address
- Three user-selectable input data codes: Straight Binary, Offset Binary, or Two's Complement
- Five user-selectable output ranges: $\pm 5 \mathrm{~V}$ dc, $\pm 10 \mathrm{~V} \mathrm{dc}, 0$ to +5 V dc, 0 to +10 V dc , and $4-20$ mA current loop, individually selected for each channel
- Selectable Transfer Acknowledge Delay (XACK/) - ensures compatibility with different memory speeds
- ST-728A (4 D/A channels)

ST-728B (8 D/A channels)
ST-728C (4 D/A channels, DC-to-DC converter)
ST-728D (8 D/A channels, DC-to-DC converter)

## APPLICATIONS

- Computer control of analog input chart recorders, process receivers, proportional controllers, actuators and displays
- Custom automatic test equipment, computer simulators, modelling systems, pattern generators, multi-channel Waveform generators


## INTRODUCTION

DATEL expands its range of MULTIBUS and SBC compatible analog output boards with the SineTrac ST-728. The ST728 provides 4 or 8 channels of digital to analog (D/A) conversion with 12 bits of resolution. Overall accuracy is within $\pm .05 \%$ of full scale reading. To ensure the board's compatibility with popular process receiver, control, and test instrumentation, four voltages ranges, and a 4-20 mA current loop output are jumper selectable for each D/A channel.

Like other SineTrac products, the ST-728 is fully hardware and software compatible with its host SBC or MULTIBUS computer. All necessary address decoders, logic controls, and data receivers are built in. The user simply slides the ST-728 into an Intel compatible card cage and wires the analog outputs. The ST-728 is then ready as a memorymapped D/A peripheral. It is addressed by the host comput-


Compatible with: iSBC-80 Series iSBC-86 Series
er as 16 consecutive memory locations with a userlocatable base address. This memory-mapped format permits unlimited D/A channel expansion by using multiple ST728 's, each with a different base address.

The ST-728 is pin compatible with the ST-724 and SBC-724 analog output boards (4 channel ST-728's are software compatible with ST-724's; 8-channel ST-728's look like two ST-724's). Unlike the ST-724, however, the ST-728 may be used with both 8 -and 16 -bit microprocessors. The BHEN/ line on the MULTIBUS sets the ST-728's address decoders and data latches for compatibility with 8 - or 16 -bit computers.

A systems manual is shipped with each board, which provides a source listing of the Diagnostic as well as installation instructions, theory of operation, and engineering drawings.

## GENERAL DESCRIPTION

Data inputs to the ST-728 are from the host computer's bus. Input coding may be straight binary, offset binary, or two's complement, and is selected by jumper plugs on the board.

The MULTIBUS BHEN/ line is used to set the ST-728's address and data decoding for compatibility with 8 to 16 bit CPU's. In the 8 bit mode, the twelve bits of data required for D/A conversion are acquired in two bytes. The lower byte contains the four lower data bits, and is loaded into a storage register for each D/A channel on the ST-728. The next data byte contains the 8 higher bits. Upon converion, the 8 MSB's and the 4 stored bits are loaded simultaneously into the DAC. In the 16 -bit mode, all twelve data bits are transferred in a single byte.

Prior to being converted, the digital data is held in a storage register. Enabling the register loads the data into the digital to analog converter (DAC), and a conversion proceeds.

Each channel uses a 12-bit monolithic D/A device which of-
fers linearity to $\pm 1 / 2$ LSB of full scale reading. The output of the converter is monotonic, having a differential nonlinearity of $\pm 1 / 2$ LSB maximum. Offset error on each channel has been adjusted to zero prior to shipping the boards. Trim pots on the board permit recalibration of zero (or offset) and range settings using the supplied Diagnostic program. The converter settles in 400 nS to within $1 / 2$ LSB of it final value. Zero tempco is $\pm 2 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$, and gain tempco is within $\pm 10 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$.

The output of each DAC is fed to its own I-to-V conversion amplifier. A total of 4 voltage output ranges may be jumperselected by the user: $\pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$ bipolar; and 0 to +5 V or 0 to +10 V single-ended. In addition, a V to I converter circuit is included for each D/A output channel. 4-20 mA output, usable with an output load from 0 to $500 \Omega$, is also jump-er-selectable.

The current output requires an external excitation source $\mathrm{a}+18 \mathrm{~V}$ to +30 V dc regulated supply, capable of 25 mA per D/A channel, must be provided. Voltage and current output ranges on the ST-728 are selected independently for each channel, permitting a mix of different voltage or current outputs on a single board.

The ST-728 is a memory-mapped peripheral occupying 16 consecutive locations in the host computer's memory. The
board's base address is factory set at $0 F 700^{1}$. However, the user may relocate his address anywhere up to FFFFFFOH.

In order to make the ST-728 compatible with different speed CPU and memory systems, a Transfer Acknowledge Delay (XACK/Delay) circuit is provided. 16 delays from 0.05 to 1.5 $\mu \mathrm{S}$ are jumper-selectable by the user.

The ST-728 is fully bus, card cage, and software compatible with the MULTIBUS and with Intel RMX software. The board is 12.0 " $\mathrm{W} \times 6.75$ " $\mathrm{D} \times 0.5 \mathrm{H} \mathrm{H}(305 \times 172 \times 13 \mathrm{~mm})$. Multiple ST-728 boards may be mounted in adjacent card slots when used with a standard, 0.60 " spacing Intel card cage.

The ST-728C draws all its power from the MULTIBUS +5 V line. An on-board DC-to-DC converter provides the $\pm 15$ to drive the board's analog output circuits. The ST-728A and ST-728B do not have a DC-to-DC converter. They are powered from the +5 V MULTIBUS line, and an external $\pm 15 \mathrm{~V}$ supply.

The ST-728 weighs approximately 11.2 ounces $(0,318 \mathrm{~kg})$. It can operate over a temperature range of 0 to $+55^{\circ} \mathrm{C}$ with relative humidity from 10 to $90 \%$ (non-condensing), and from 0 to 15,000 feet ( 0 to 4600 m ) in altitude.

## INPUT DATA FORMAT AND REGISTER ASSIGNMENTS

## DATA FORMAT

The ST-728 requires 12 bits of digital data, input from the host computer for single digital to analog (D/A) conversion. The chart below indicates how 8 -bit and 16-bit CPU's format this data.

| SINGLE BYTE, | 16-BIT CPU |
| :---: | :---: |
| HIGH BYTE (8-bit CPU) <br> BASE $+1,3,5,7,9$, B, D, or F | LOW BYTE $(8$-bit CPU $)$ <br> BASE $+2,4,6,8, A, C$, or E |
| D15 D14 D13 D12 D11 D10 D9 D8 | D7 D6 D5 D4 D3 D2 D1 D0 |

Note that 8-bit CPU's must transit the 12 data bits in two bytes. The low byte contains the four least significant data bits: these are stored in a data register on the ST-728. The high byte contains the remaining 8 data bits. When the high byte is transmitted, all twelve bits of data - the 4 LSB's stored in a register and the 8 MSB's coming from the host computer - are loaded into the input of the selected DAC on the ST-728, and D/A conversion proceeds. Data transfer with a 16-bit CPU is somewhat simpler. All twelve data bits are transmitted in a single word. Data is loaded directly into the selected DAC, and a D/A conversion takes place.

## SELECTION OF 8-BIT OR 16-BIT CPU'S

The ST-728 board automatically changes to a 16 -bit format when the BHEN/ line on the MULTIBUS goes to zero volts (pin 27 of the connector P1). A high input on BHEN/, consequently, sets the ST-728 for the 8 -bit format.

## ST-728 REGISTER ASSIGNMENTS

The following chart details the memory address assignments of the 16 memory locations the ST-728 occupies. Please note that when the ST-728 is used with 16-bit CPU's, every other (even-numbered) address location is used.

## ST-728 REGISTER ASSIGNMENTS

| MEMORY <br> ADDRESS <br> (8-bit CPU's) | FUNCTION | REGISTER ASSIGNMENT | MEMORY <br> ADDRESS <br> (16-bit CPU's) |
| :---: | :---: | :---: | :---: |
| BASE +0 | WRITE | Output LSB Byte for DAC 0 (Channel 0) | BASE +0 |
| BASE +1 | WRITE | Output MSB Byte for DAC 0 (Channel 0) |  |
| BASE +2 | WRITE | Output LSB Byte for DAC 1 (Channel 1) | BASE +2 |
| BASE +3 | WRITE | Output MSB Byte for DAC 1 (Channel 1) |  |
| BASE +4 | WRITE | Output LSB Byte for DAC 2 (Channel 2) | BASE +4 |
| BASE +5 | WRITE | Output MSB Byte for DAC 2 (Channel 2) |  |
| BASE +6 | WRITE | Output LSB Byte for DAC 3 (Channel 3) | BASE +6 |
| BASE +7 | WRITE | Output MSB Byte for DAC 3 (Channel 3) |  |
| BASE +8 | WRITE | Output LSB Byte for DAC 4 (Channel 4) | BASE +8 |
| BASE +9 | WRITE | Output MSB Byte for DAC 4 (Channel 4) |  |
| BASE + A | WRITE | Output LSB Byte for DAC 5 (Channel 5) | BASE +A |
| BASE + B | WRITE | Output MSB Byte for DAC 5 (Channel 5) |  |

## FUNCTIONAL SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$, dynamic conditions, unless otherwise specified)

```
D/A ANALOG OUTPUT
Number of Channels
ST-728A, C - 4 D/A Channels
ST-728B, D - 8 D/A Channels
Indefinite channel expansion by separate, stand-alone ST-
728 boards, each with a different base address; limited by
available card slots, and power supply current.
Full Scale Output Ranges
    \pm10\textrm{V}\mathrm{ (standard) Jumper}
    \pm5V Selectable
    0 to +10V by User for
    0 to +5V each channel
    4-20 mA
Digital Input Coding
    Straight Binary Jumper
    Offset Binary (Standard) Selectable
    2's Complement by User in
                                4-channel
                                groups
Output Impedance
50 Milliohms
Maximum Current Available on Voltage Outputs
\pm5\textrm{mA @ }\pm10\textrm{V}\mathrm{ short-circuit-proof to ground}
Current Loop Load Resistance
0 to 500\Omega
Current Loop External Excitation Voltage
+18V to +30V dc, regulated, user-supplied ( }25\textrm{mA}/\textrm{DAC}
max.)
```


## ADDRESSING

Reserves a block of 16 consecutive memory locations. Base address may be located by jumper selection anywhere in the host computer's memory on 16-byte boundaries.

## PERFORMANCE

Accuracy at $+\mathbf{2 5}{ }^{\circ} \mathrm{C}$
$\pm 0.05 \%$ of FSR (includes noise and nonlinearity)
Linearity Error, max. $\pm 1 / 2$ LSB
Linearity Error, $\mathbf{0}^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \pm 1 \mathrm{LSB}$
Differential Linearity Error $\pm 1 / 2$ LSB
Monotonicity
Monotonic over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temp. range
Zero Temperature Drift
(Unipolar Output only) Within $\pm 2 \mathrm{ppm}$ of FSR/ $/{ }^{\circ} \mathrm{C}$
Offset Temperature Drift
(Bipolar Output only) Within $\pm 5 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$
Gain Temperature Drift
Within $\pm 10 \mathrm{ppm}$ of FSR/ ${ }^{\circ} \mathrm{C}$
Settling Time (Board)
$5 \mu S$ to within $1 / 2$ LSB of final value

## PHYSICAL

## Outline Dimensions

12.00 "W $\times 6.75^{\prime \prime} \mathrm{D} \times 0.50$ " $\mathrm{H}(304,8 \times 171,5 \times 12,7 \mathrm{~mm})$

ST-728 boards may be installed adjacent to each other in
SBC card cages with $0.60^{\prime \prime}$ spacing
Weight (ST-728B) 11.2 ounces $(0,318 \mathrm{~kg})$
Operating Temperature Range 0 to $+55^{\circ} \mathrm{C}$
Relative Humidity $10 \%$ to $95 \%$, non-condensing
Altitude 0 to $15,000 \mathrm{ft}$

## POWER CONSUMPTION

All ST-728 models use some +5 V power from the MULTIBUS. The ST-728C ( 4 channels) has an on-board DC-DC converter, so that all board power comes from the +5 V line on the MULTIBUS. The ST-728A (4 channels no DC-to-DC) and ST-728B (8 channels, no DC-to-DC) require external $\pm 15 \mathrm{~V}$ supplies, input to the board via connector P2. The chart below summarizes the ST-728 board power requirements.

Except as noted, current readings are:
typical, (with output load)
typical, without output load

|  | from +5 V MULTIBUS | (P2) | (P2) |
| :---: | :---: | :---: | :---: |
| ST-728A | 750 mA | $\begin{gathered} 140 \mathrm{~mA} \\ (150 \mathrm{~mA}) \end{gathered}$ | 70 mA ( 90 mA ) |
| ST-728B | 1000 mA | $\begin{gathered} 110 \mathrm{~mA} \\ (130 \mathrm{~mA}) \end{gathered}$ | $\begin{aligned} & 275 \mathrm{~mA} \\ & (300 \mathrm{~mA}) \end{aligned}$ |
| ST-728C | 1500 mA max. | N/A | N/A |
| ST-728D | 2500 mA max. | N/A | N/A |

## GENERAL

Bus Compatibility
Pin-for-pin, card guide, and program compatible with MULTIBUS and SBC-series microcomputers.

CPU Compatibility
May be used with either 8-bit or 16-bit microprocessors.

## ANALOG OUTPUT CONNECTIONS

J1 (DAC'S 0, 1, 2, 3)

| WIRING SIDE | PIN | \#'S | COMPONENT SIDE |
| :---: | :---: | :---: | :---: |
| NO CONNECTION | 2 | 1 | NO CONNECTION |
| NO CONNECTION | 4 | 3 | NO CONNECTION |
| NO CONNECTION | 6 | 5 | NO CONNECTION |
| NO CONNECTION | 8 | 7 | DAC 3, REF RTN |
| NO CONNECTION | 10 | 9 | DAC 3, EXT REF |
| NO CONNECTION | 12 | 11 | DAC 2, REF RTN |
| NO CONNECTION | 14 | 13 | DAC 2, EXT REF |
| NO CONNECTION | 16 | 15 | DAC 1, REF RTN |
| NO CONNECTION | 18 | 17 | DAC 1, EXT REF |
| NO CONNECTION | 20 | 19 | DAC 0, REF RTN |
| NO CONNECTION | 22 | 21 | DAC 0, EXT REF |
| DAC 3, V OUT | 24 | 23 | DAC 3, ANA RTN |
| DAC 3, I RTN | 26 | 25 | DAC 3, IRTN |
| DAC 3, LOOP V+ | 28 | 27 | GND |
| DAC 2, V OUT | 30 | 29 | DAC 2, ANA RTN |
| DAC 2, IOUT | 32 | 31 | DAC 2, IRTN |
| DAC 2, LOOP V+ | 34 | 33 | GND |
| DAC 1, V OUT | 36 | 35 | DAC 1, ANA RTN |
| DAC 1, I OUT | 38 | 37 | DAC 1, IRTN |
| DAC 1, LOOP V+ | 40 | 39 | GND |
| DAC 0, V OUT | 42 | 41 | DAC 0, ANA RTN |
| DAC 0, IOUT | 44 | 43 | DAC O, IRTN |
| DAC 0, LOOP V+ | 46 | 45 | GND |
| POWER COMMON | 48 | 47 | POWER COMMON |
| -15V POWER ${ }^{1}$ | 50 | 49 | +15V POWER ${ }^{1}$ |

NOTE: 1. 49 \& 50 are outputs; $1 \mathrm{~mA} \max$ (for ref. only).

J2 (DAC'S 4, 5, 6, 7) ${ }^{1}$

| WIRING SIDE | PIN |  | \#'S |
| :--- | ---: | ---: | :--- |
| NO CONNECTION | 2 | COMPONENT SIDE |  |
| NO CONNECTION | 4 | 3 | NO CONNECTION |
| NO CONNECTION | 6 | 5 | NO CONNECTION |
| NO CONNECTION | 8 | 7 | NO CONNECTION |
| NO CONNECTION | 10 | 9 | DAC 7, REF RTN |
| NO CONNECTION | 12 | 11 | DAC 7, EXT REF |
| NO CONNECTION | 14 | 13 | DAC 6, REF RTN |
| NO CONNECTION | 16 | 15 | DAC 5, REF REF |
| NO CONNECTION | 18 | 17 | DAC 5, EXT REF |
| NO CONNECTION | 20 | 19 | DAC 4, REF RTN |
| NO CONNECTION | 22 | 21 | DAC 4, EXT REF |
| DAC 7, V OUT | 24 | 23 | DAC 7, ANARTN |
| DAC 7, IOUT | 26 | 25 | DAC 7, IRTN |
| DAC 7, LOOP V+ | 28 | 27 | GND |
| DAC 6, V OUT | 30 | 29 | DAC 6, ANA RTN |
| DAC 6, IOUT | 32 | 31 | DAC 6, IRTN |
| DAC 6, LOOP V + | 34 | 33 | GND |
| DAC 5, V OUT | 36 | 35 | DAC 5, ANA RTN |
| DAC 5, IOUT | 38 | 37 | DAC 5, IRTN |
| DAC 5, LOOP V + | 40 | 39 | GND |
| DAC 4, VOUT | 42 | 41 | DAC 4, ANA RTN |
| DAC 4, IOUT | 44 | 43 | DAC 4, IRTN |
| DAC 4, LOOP V+ | 46 | 45 | GND |
| POWER COMMON | 48 | 47 | POWER COMMON |
| -15V POWER 2 | 50 | 49 | +15V POWER2 |




## D/A CALIBRATION PROCEDURE (Performed with optional Diagnostic Program)

Calibration of the ST-728 should be performed every 90 days or whenever the Analog Output Range jumpers are reconfigured. More frequent calibration may be indicated in adverse operating conditions. The Diagnostic program listed in the ST-728 user manual was written as part of the calibration procedure. Please see the section entitled "Diagnostic Program".

1. Set the board jumpers for the desired output range: 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, 4-20 \mathrm{~mA}, \pm 5 \mathrm{~V}$, or $\pm 10 \mathrm{~V}$. See "Output Range Selection" for details.
2. Connect a digital voltmeter (Fluke 8800A or equivalent) to the outputs of Channel 0 (DAC 0). For voltage ranges, measure between "V OUT" and "ANA RTN". For current ranges the user must supply a precision $25 \Omega$ or $500 \Omega$ resistor; voltage measurements are then made across this resistor (see Note 1, bottom of Calibration Table.)
3. Using the Diagnostic program, select the "Calibration Test", Call Key "C".
4. The teletypewriter will respond by printing out:

## CALIBRATION TEST CHANNEL-

5. Enter character " 0 " to select Channel 0 (DAC 0 ) CHANNEL-0
HEX DATA
6. Making reference to the Calibration Table, enter the hex code for the -Full Scale output voltage(or current), then enter a Carriage Return. Adjust the OFFSET potentiometer, until the reading on the DVM corresponds to the -Full Scale reading from the table.
7. Refer again to the Calibration Table, and enter the hex code for +Full Scale voltage or current. Adjust the GAIN potentiometer until the reading on the DVM is the + Full Scale voltage as indicated in the table.
8. Repeat steps 6 and 7.
9. Calibration for Channels 1 through 7 (DACs 1 through 7) is the same as for Channel 0.
10. The complete calibration may now be checked using the Calibration Table. Any hex value on the table may be entered followed by a carriage return. The corresponding analog output should appear on the DVM.

CALIBRATION TABLE

| ANALOG OUTPUT |  |  |  |  |  |  | 4-DIGIT HEX INPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UNIPOLAR |  | (STRAIGHT |  | BINARY) | BIPOLAR (OFFSET OR 2'S COMPLEMENT) |  | STRAIGHT OR OFFSET BINARYNO SIGN EXTENSION | $\begin{aligned} & \text { 2'S } \\ & \text { COMPLEMENT } \\ & \text { WITH SIGN } \\ & \text { EXTENSION } \end{aligned}$ |
| VOLTAGE |  | 4-20mA CURRENT ${ }^{1}$ |  |  | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ |  |  |
| 0 TO +5V | 0 TO +10V | LOOP | $\begin{aligned} & \text { LOAD } \\ & V+>18 V \end{aligned}$ | $\begin{aligned} & \text { 200 LOAD } \\ & \text { LOOP V+>15V } \end{aligned}$ |  |  |  |  |
| 4.9988 V | 9.9976 V | 9.99 | 80V | 4.9990 V | 4.9976V | 9.9951 V | FFFO | 7FF0 |
| 4.9976 V | 9.9951 V | 9.99 | 61V | 4.9980 V | 4.9951 V | 9.9902 V | FFE0 | 7FE0 |
| 4.9951 V | 9.9902 V | 9.99 | 22V | 4.9961 V | 4.9902 V | 9.9805 V | FFCO | 7FC0 |
| 4.9902 V | 9.9805 V | 9.98 | 44V | 4.9922 V | 4.9805 V | 9.9609 V | FF80 | 7F80 |
| 4.9805 V | 9.9609 V | 9.96 | 687V | 4.9844 V | 4.9609 V | 9.9219 V | FF00 | 7F00 |
| 4.9609 V | 9.9219 V | 9,937 | 75V | 4.9687 V | 4.9219 V | 9.8437 V | FE00 | 7E00 |
| 4.9219 V | 9.8437 V | 9.87 | 750 V | 4.9375 V | 4.8437 V | 9.6875 V | FCOO | 7 COO |
| 4.8437 V | 9.6875 V | 9.75 | 500V | 4.8750 V | 4.6875 V | 9.3750 V | F800 | 7800 |
| 4.6875 V | 9.3750 V | 9.50 | 000V | 4.7500 V | 4.3750 V | 8.7500 V | F000 | 7000 |
| 4.3750 V | 8.7500 V | 9.00 | 000V | 4.5000 V | 3.7500 V | 7.5000 V | E000 | 6000 |
| 3.7500 V | 7.5000 V | 8.00 | 000V | 4.0000 V | 2.5000 V | 5.0000 V | C000 | 4000 |
| 2.5000 V | 5.0000 V | 6.00 | 000V | 3.0000 V | 0.0000 V | 0.0000 V | 8000 | 0000 |
| 1.2500 V | 2.5000 V | 4.000 | 000V | 2.0000 V | -2.5000V | -5.0000V | 4000 | C000 |
| 0.6250 V | 1.2500 V | 3.000 | 000V | 1.5000 V | -3.7500V | -7.5000V | 2000 | A000 |
| 0.3125 V | 0.6250V | 2.50 | 000V | 1.2500 V | -4.3750V | -8.7500V | 1000 | 9000 |
| 0.1563 V | 0.3125 V | 2.25 | 500V | 1.1250 V | -4.6875V | -9.3750V | 0800 | 8800 |
| 0.0781 V | 0.1563 V | 2.12 | 250V | 1.0625 V | -4.8437V | -9.6875V | 0400 | 8400 |
| 0.0391 V | 0.0781 V | 2.06 | 25V | 1.0312 V | -4.9219V | -9.8437V | 0200 | 8200 |
| 0.0196 V | 0.0391V | 2.03 | 12V | 1.0156 V | -4.9609V | -9.9219V | 0100 | 8100 |
| 0.0098 V | 0.0196 V | 2.01 | 156V | 1.0078 V | -4.9805V | -9.9609V | 0080 | 8080 |
| 0.0049 V | 0.0098 V | 2.00 | 78V | 1.0039 V | -4.9902V | -9.9805V | 0040 | 8040 |
| 0.0024 V | 0.0049 V | 2.00 |  | 1.0020 V | -4.9951V | -9.9902V | 0020 | 8020 |
| 0.0012 V | 0.0024 V | 2.00 | 20V | 1.0010 V | -4.9976V | -9.9951V | 0010 | 8010 |
| 0.0000 V | 0.0000 V | 2:000 | 200V | 1.0000 V | -5.0000V | -10.0000V | 0000 | 8000 |

Note 1: $\quad$ Both the $250 \Omega$ and the $500 \Omega$ resistors ( $0.1 \%$ precision) provide 4 to 20 mA output. The current output circuit is calibrated in terms of voltage since most -supplied DC regulated voltage, $\mathrm{V}_{+}(+15 \mathrm{~V}<\mathrm{V}+\leq+30 \mathrm{~V}$ for $250 \Omega$ resistor, digital multimeters provide greater resolution and accuracy on voltage meas$+18 \mathrm{~V}<\mathrm{V}+\leq+30 \mathrm{~V}$ for $500 \Omega$ resistor; 25 mA max) is required for current output and calibration, and should be connected to " $V+$ LOOP". The supply providing $\mathrm{V}+$ should be grounded at "ANA RTN".

The voltages listed are those measured across a $250 \Omega$ or a $500 \Omega$ precision resistor, connected between "I RTN" and "I OUT" on any DAC output. A user

## TRANSFER ACKNOWLEDGE (XACK/) DELAY SELECTION

The ST-728 board generates a Transfer Acknowledge (XACK) signal in response to Write commands from the host computer. It is sometimes desirable to delay this signal in order to match the XACK/ signal to the host computer timing. A jumper selectable Transfer Acknowledge Delay (XACK/delay) ranging from 50 nanoseconds to 1.5 microseconds is available in the ST-728.

The accuracy of the XACK/delay is dependent in part on the duty cycle of the CCLK/ signal generated by the computershorter duty cycles result in greater accuracy. The delay time is advanced on the leading edge of CCLK/; XACK/ is generated on the trailing edge of CCLK/.

Please refer to the table for jumper configurations yielding different delay times.

XACK/ DELAY SELECTION

| DELAY |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mu \mathrm{sec}$. | JUMPERS |  |  |  |
| $0.05^{*}$ | - | - | - | - |
| 0.1 | $67-68$ | - | - | - |
| 0.2 | - | $65-66$ | - | - |
| 0.3 | $67-68$ | $65-66$ | - | - |
| 0.4 | - | - | $69-70$ | - |
| 0.5 | $67-68$ | - | $69-70$ | - |
| 0.6 | - | $65-66$ | $69-70$ | - |
| 0.7 | $67-68$ | $65-66$ | $69-70$ | - |
| 0.8 | - | - | - | $71-72$ |
| 0.9 | $67-68$ | - | - | $71-72$ |
| 1.0 | - | $65-66$ | - | $71-72$ |
| 1.1 | $67-68$ | $65-66$ | - | $71-72$ |
| 1.2 | - | - | $69-70$ | $71-72$ |
| 1.3 | $67-68$ | - | $69-70$ | $71-72$ |
| 1.4 | - | $65-66$ | $69-70$ | $71-72$ |
| 1.5 | $67-68$ | $65-66$ | $69-70$ | $71-72$ |

*Factory supplied configuration

## COMPONENT SIDE



BASE ADDRESS SELECTION
(For Assembly D-11625, Revision F or later)

| Base Address (Hexadecimal) | $\begin{aligned} & \text { [see note 2] } \\ & (\varnothing \text { to }) \end{aligned}$ | ( 0 to F) | (0 to F) | ( 0 to F) | ( 0 to F) | (Ø) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex bit weighing | 8421 | 8421 | 8421 | 8421 | 8421 |  |
| Address Bit (Hex) | 17161514 | 13121110 | F E D C | B A 98 | 7654 | 3-0 |
| Jumper <br> (see note 1) | $\begin{array}{cccc} \text { A A A A } \\ 17 & 1615 & 14 \end{array}$ | $\begin{array}{cccc} \text { A } & \text { A } & \text { A } & \text { A } \\ 13 & 12 & 11 & 10 \end{array}$ | AF AE AD AC | AB AA A9 A8 | A7 A6 A5 A4 |  |

Note 1: Jumper Out =" Ø", Jumper In="1".

* Address bits $3-\varnothing$ are decoded by D/A channel addressing.

Note 2: For 24-bit addressing, install jumper 80-81. For 16- or 20-bit addressing, remove jumper 80-81.
Note 3: To control 8- or 16-bit transfers by detecting BHEN/, remove jumper 84-85. Install jumper 84-85 to ground BHEN/ (always low).

## OUTPUT RANGE <br> INPUT CODING SELECTION

The ST-728's D/A output channels may be set independently for any of four voltage ranges or a single current output range. Full scale ranges of $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, 0$ to +5 V , or 4-20 mA may be jumper-selected according to the chart below. Input digital coding may be offset binary, 2's complement, or straight binary. Again, refer to the chart below for details.

The ST-728 board is normally shipped with jumpers set for the $\pm 10 \mathrm{~V}$ output, and an offset binary input coding. Please note that whenever there is a change in output range on a given channel, that channel should be recalibrated.

INPUT CODE SELECTION JUMPERS

| CODE | DAC 0 TO DAC 3 | DAC 4 TO DAC 7 |
| :---: | :---: | :---: |
| Unipolar or Offset <br> Bin. (Standard) | $74-75$ |  |
| 2's Complement | $73-74$ | $77-78$ |

OUTPUT RANGE SELECTION JUMPER

| RANGE | DAC 0 | DAC 1 | DAC 2 | DAC 3 | DAC 4 | DAC 5 | DAC 6 | DAC 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | $2-3$ | $10-11$ | $18-19$ | $26-27$ | $34-35$ | $42-43$ | $50-51$ | $58-59$ |
| (Standard) | $4-5$ | $12-13$ | $20-21$ | $28-29$ | $36-37$ | $44-45$ | $52-53$ | $60-61$ |
| V | $2-3$ | $10-11$ | $18-19$ | $26-27$ | $34-35$ | $42-43$ | $50-51$ | $58-59$ |
|  | $4-6$ | $12-14$ | $20-22$ | $28-30$ | $36-38$ | $44-46$ | $52-54$ | $60-62$ |
| to +5V | $4-6$ | $12-14$ | $20-22$ | $28-30$ | $36-38$ | $44-46$ | $52-54$ | $60-62$ |
|  | $5-7$ | $12-14$ | $20-22$ | $28-30$ | $36-38$ | $44-46$ | $52-54$ | $60-62$ |
| Current Loop | $1-2$ | $13-15$ | $21-23$ | $29-31$ | $37-39$ | $45-47$ | $53-55$ | $61-63$ |

## ORDERING GUIDE

## MODEL NUMBER

ST-728A/2/24
ST-728B/2/24
ST-728C2/24
ST-728D2/24
31-2076040
UM-ST-728

## DESCRIPTION

4 D/A Channels, no DC-DC Converter ( $\pm 15 \mathrm{~V}$ dc, +5 V dc power required) 8 D/A Channels, no DC-DC Converter ( $\pm 15 \mathrm{~V} \mathrm{dc},+5 \mathrm{~V}$ dc power required) 4 D/A Channels, with DC-DC Converter ( +5 V dc power required) 8 D/A Channels, with DC-DC Converter ( +5 V dc power required) Edge Connector, J1 and J2, Spare ST-728 Manual (Spare; one supplied with board)

Standard ( $2 / 24$ ) versions includes the current loop option. Versions without current loops(1/24) are available at lower cost for scheduled, quantity orders.

## ;UBSTITUTION GUIDE FOR DISCONTINUED PRODUCTS

The following products are no longer available from DATEL. Where applicable, the nearest equivalent DATEL replacement is listed. Some of these replacement products are functionally similar only and may not be pin-for-pin compatible with the discontinued product.

| discontinued MODEL | NEAREST EQUIVALENTS | discontinued MODEL | NEAREST EQUIVALENTS |
| :---: | :---: | :---: | :---: |
| 9639 Series | NONE | DAS-250 | NONE |
| ADC-833R | ADC-207 | DAS-256 Series | DVME Series |
| ADC-84,85,87 | ADC-HX, -HZ | DDS-32 Series | DVME Series |
| ADC-89 Series | ADC-856 | DM-2000AR | DM-3102A, B |
| ADC-E Series | ADC-7109, ADC-ET Series | DM-2115 | NONE |
| ADC-G10B | ADC-816, ADC-510/515 | DM-350 | DM-3100L/DM-3100B |
| ADC-G8B | ADC-815 | DM-4100L | DM-4101L |
| ADC-HU | ADC-207 | DM-4100N | DM-4101N |
| ADC-L Series | ADC-HX12B | DPP-7 | DPP-Q7 |
| ADC-M Series | ADC-HZ12B | DVC-350 | DVC-350A |
| ADC-MA Series | ADC-HX12B | ICT Series | NONE |
| ADC-SH4B | ADC-HS12B | LPS-16 Series | NONE |
| ADC-TV8B | ADC-208, ADC-304 | MDXP-32/32-1 | NONE |
| ADC-UH Series | ADC-208, ADC-304 | SCS-16 | DVME-643 |
| All -E version Power Supplies | NONE | SHM-1 | SHM-IC1, SHM-20 |
| All -J version Power Supplies | NONE | SHM-2, -2E | SHM-7, SHM-40 |
| AM-100 Series | AM-551 | SHM-UH | SHM-7, SHM-40 |
| AM-200 Series | AM-542 | ST-LSI-RLY | NONE |
| AM-300 Series | NONE | ST-6800 Series | DVME Series |
| AM-410,-411 | NONE | ST-6832 Series | DVME Series |
| AM-470 | NONE | ST-711 RLY | ST-702 |
| AM-490 | AM-7650 | ST-800 Series | ST-711/732 and ST-728 |
| APP-20V Series | NONE | ST-MNOVA | NONE |
| APP-20-2 Series | APP-2-21 Series | ST-NOVA Series | NONE |
| APP-48 MIL Series | APP-M48 Series | ST-PDP Series | NONE |
| BPM-12/210-D48 | NONE | UPA-9/100 | NONE |
| BPM-12/420-D48 | NONE | UPM-12/100A | NONE |
| BPM-15/330-D48 | NONE | UPM-12/420-D28 | NONE |
| BPM-18/100-D12 | NONE | UPM-12/420-D48 | NONE |
| BPM-18/100-D28 | NONE | UPM-12/840-D24 | NONE |
| BPM-18/100-D5 | NONE | UPM-12/840-D28 | NONE |
| BPM-18/140-D12 | NONE | UPM-12/840-D48 | NONE |
| BPM-18/140-D24 | NONE | UPM-12/840-D5 | NONE |
| BPM-18/140-D48 | NONE | UPM-15/100A | NONE |
| BPM-18/140-D5 | NONE | UPM-15/330-D12 | NONE |
| BPM-18/25-D12 | NONE | UPM-15/330-D24 | NONE |
| BPM-18/25-D28 | NONE | UPM-15/330-D28 | NONE |
| BPM-18/25-D5 | NONE | UPM-15/330-D48 | NONE |
| BPM-18/280-D12 | NONE | UPM-15/330-D5 | NONE |
| BPM-18/280-D24 | NONE | UPM-15/660-D12 | NONE |
| BPM-18/280-D28 | NONE | UPM-15/660-D24 | NONE |
| BPM-18/280-D48 | NONE | UPM-15/660-D28 | NONE |
| BPM-18/280-D5 | NONE | UPM-15/660-D48 | NONE |
| CAPP-20 | NONE | UPM-15/660-D5 | NONE |
| CDPP-Q7 | NONE | UPM-24/125-D5 | NONE |
| DAC-19B Series | DAC-HZ12 | UPM-24/420-D12 | NONE |
| DAC-29B Series | DAC-HZ12 | UPM-24/420-D5 | NONE |
| DAC-49B Series | DAC-HZ12 | UPM-28/180-D12 | NONE |
| DAC-69B Series | DAC-HZ12 | UPM-28/180-D5 | NONE |
| DAC-71, -72 | DAC-HP16 | UPM-28/360-D12 | NONE |
| DAC-85,-87 | DAC-HZ12 | UPM-28/360-D5 | NONE |
| DAC-9B Series | DAC-IC8B | UPM-5/1000-D48 | NONE |
| DAC-HA Series | DAC-7533,-7541, -7134 | UPM-5/1000-D5 | NONE |
| DAC-HI Series | DAC-HF Series | UPM-5/200-D5 | NONE |
| DAC-HR | DAC-HP16 | UPM-5/2000-D12 | NONE |
| DAC-I Series | DAC-HF Series | UPM-5/2000-D5 | NONE |
| DAC-V Series | DAC-HZ12 | UPM-6/150A | NONE |
| DAC-VR Series | DAC-HK12 | UPM-9/100A | NONE |
|  |  | VFV Series | VFQ-1,-2,-3 |

# CUSTOMER PRICE LIST EFFECTIVE NOVEMBER 1, 1988 

## Prices In U.S. Dollars

## ORDERING GUIDE

This ordering guide is presented as a procedural guide. For a formal statement of policies, refer to the TERMS AND CONDITIONS OF SALE found on the Quotation form or on the Customer Acknowledgement copy of the Sales Order.

## placing an order

When ordering a DATEL product, give the complete model number, product description, and option description. Place orders with a DATEL field sales representative or with the factory by letter, telephone, FAX, or TELEX. Minimum order and minimum per shipment is $\$ 100$.

OUTSIDE THE U.S.A. AND CANADA Place overseas orders with a DATEL Sales Subsidiary (in West Germany, France, the United Kingdom, and Japan) or with a DATEL overseas sales representative. Orders received directly will be treated the same as if placed through our overseas sales representative. In countries without a DATEL representative, orders should be placed by TELEX and confirmed by air mail.

## FIELD SALES REPRESENTATIVE

DATEL employs field sales representatives throughout the United States, Canada, Europe, and the Far East. In addition, it has direct Sales Offices in Santa Ana and San Jose, California. DATEL also has Sales Subsidiaries in Munich, West Germany; Paris, France; London, England; and Tokyo and Osaka, Japan. Only these sales representatives are authorized by DATEL to solicit sales, and any information or data received by sources other than these authorized representatives or the DATEL factory are not considered binding.

## PRICES

All prices are F.O.B. , Mansfield, Massachusetts, U.S.A. in U.S. dollars. Applicable federal, state, and local taxes are extra and paid by buyer. Prices are subject to change without notice.

TERMS Net 30 days

## DISCOUNTS

Quantity discounts are available when placed in a single order. OEM discounts are available on an order or contract basis; consult the factory for details

## QUOTATIONS

Price and delivery quotations made by DATEL or its authorized field sales representatives are valid for 60 days unless otherwise stated.

## DELIVERY

DATEL uses an IBM System 4381, for efficient processing of orders. All orders placed with DATEL are acknowledged within a few days by an acknowledgement copy of our sales order form. This copy indicates pertinent information including a formal statement of terms and conditions of sale and estimated delivery date. This date has preference over all other agreed upon dates unless otherwise specified.

DATEL ships all products in rugged commercial containers suitable for insuring safe delivery under normal shipping conditions. Unless shipping method is specified, the best available method will be used. Shipping charges are normally prepaid and billed to the customer except for Air Freight charges which are sent collect. The appropriate data sheet and/or instruction is packed with each product shipped.

## ORDER CANCELLATION

All orders entered with DATEL are binding and are subject to a cancellation charge if cancelled before or after the scheduled shipping date appearing on the acknowledgement copy of the sales order form. Refer to DATEL's Standard Terms and Conditions for specific charges.

## WARRANTY

DATEL warrants that all of its products are free from defects in material and workmanship under normal use and service for a period of one year from date of shipment. DATEL's obligations under this warranty are limited to replacing or repairing, at its option, at its factory or facility, any of the products which shall within the applicable period after shipment be returned to DATEL's facility, transportation charges prepaid, and which are after examination disclosed to the satisfaction of DATEL to be thus defective. This warranty shall not apply to any such equipment which shall have been repaired or altered except by DATEL or which shall have been subjected to misuse, negligence, or accident. In no case shall DATEL's liablity exceed the original purchase price. The aforementioned provisions do not extend the original warranty period of any product which has either been repaired or replaced by DATEL.

## RETURNS

You will need a return authorization number and shipping instructions from the factory when returning products for any reason. Items should not be returned air freight collect as they connot be accepted. It is absolutely necessary to return products in the manner stated here, otherwise considerable delay will result in processing the return.

RETURNS OUTSIDE THE U.S.A. AND CANADA Contact the local sales representative or factory for authorization and shipping instructions first.

## CERTIFICATE OF COMPLIANCE

When requested by the customer DATEL will provide a standard Certificate of Compliance with all shipments. This request must be specified on the purchase order.

| MODEL | PRICE | MODEL | PRICE | MODEL | PRICE | MODEL | PRICE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC-B207/208 | 450.00 | $\pm$ ADC-521MM-QL | 264.00 | ADS 126 Mm | 274.00 | BPM-12/420-D24 | 128.00 |
| ADC-B301E | 959.00 | ADC-5211 | 155.00 | * ADS-21AC | 475.00 | BPM-12/420-D28 | 128.00 |
| ADC-B302E | 1436.00 | ADC-5211H | 201.00 | * ADS-22AC | 425.00 | BPM-12/420-D5 | 128.00 |
| ADC-B303E | 2426.00 | ADC-5211H-QL | 330.00 | AM- 1435 MC | 99.00 | BPM-12/60 | 57.00 |
| ADC-B304E | 509.00 | ADC-5212 | 155.00 | AM-1435M M | 138.00 | BPM-120/25 | 105.00 |
| ADC-B310E | 2536.00 | ADC-5212H | 201.00 | AM-1435MM-QL | 154.00 | BPM-15/100 | 63.00 |
| ADC-B500 | 726.00 | ADC-5212H-QL | 330.00 | AM-227 | 117.00 | BPM-15/150-D24 | 81.00 |
| ADC-B500-1 | 173.00 | ADC-5214 | 155.00 | AM-427-1A | 5.00 | BPM-15/150-D28 | 81.00 |
| ADC-B505 | 702.00 | ADC-5214H | 201.00 | AM-427-1B | 9.40 | BPM-15/150-D5 | 81.00 |
| ADC-EH10B1 | 199.00 | ADC-5214H-QL | 330.00 | AM-427-2A | 6.50 | BPM-15/200 | 79.00 |
| ADC-EH10B2 | 242.00 | ADC-5215 | 155.00 | AM-427-2B | 9.00 | BPM-15/25-D12 | 49.00 |
| ADC-EH12B2 | 257.00 | ADC-5215H | 201.00 | AM-430A | 6.65 | BPM-15/25-D28 | 49.00 |
| ADC-EH12B3 | 263.00 | ADC-5215H-QL | 330.00 | AM-430B | 16.50 | BPM-15/25-D5 | 49.00 |
| ADC-EH8B1 | 120.00 | ADC-5216 | 155.00 | AM-450-2 | 4.35 | BPM - 15/300 | 95.00 |
| ADC-EH8B2 | 170.00 | ADC-5216H | 201.00 | AM-450-2M | 21.35 | BPM-15/60 | 57.00 |
| ADC-EK10B | 29.25 | ADC-5216H-QL | 330.00 | AM-452-2 | 6.70 | BPM-150/20 | 105.00 |
| ADC-EK12B | 38.25 | ADC-574ZA | 83.55 | AM-452-2M | 20.45 | BPM-180/16 | 105.00 |
| ADC-EK12DC | 12.55 | ADC-574ZB | 47.45 | AM-453-2C | 5.50 | BPM-5/250 | 77.00 |
| ADC-EK12DM | 35.10 | ADC-574ZC | 36.20 | AM-453-2M | 6.25 | BPM-5/500 | 79.00 |
| ADC-EK12DR | 26.85 | ADC-674ZA | 93.85 | AM-460-2 | 6.65 | BPS-12/125-D12 | 86.00 |
| ADC-EK8B | 11.05 | ADC-674ZB | 60.95 | AM-462-2 | 6.65 | BPS-12/125-D28 | 86.00 |
| ADC-ET10BC | 16.50 | ADC-674ZC | 46.45 | AM-464-2 | 6.15 | BPS-12/125-D5 | 86.00 |
| ADC-ET10BM | 46.15 | ADC-7109 | 13.45 | AM-500GC | 113.00 | BPS-12/1250-D12 | 169.00 |
| ADC-ET12BC | 18.40 | ADC-800 | 24.75 | AM-500MC | 124.00 | BPS-12/1250-D24 | 169.00 |
| ADC-ET12BM | 62.50 | ADC-810M C | 258.00 | AM-500M M | 167.00 | BPS-12/230-D12 | 112.00 |
| ADC-ET12BR | 43.50 | ADC-810MM | 398.00 | AM-500M M - QL | 185.00 | BPS-12/230-D24 | 112.00 |
| ADC-ET8BC | 13.15 | ADC-810MM-QL | 502.00 | AM-543MC | 203.00 | BPS-12/230-D28 | 112.00 |
| ADC-ET8BM | 36.40 | ADC-811MC | 235.00 | AM-551MC | 71.00 | BPS-12/230-D5 | 112.00 |
| ADC-HC12BMC | 246.00 | ADC-811MM | 363.00 | AM-551M M | 85.00 | BPS-12/40-D5 | 43.00 |
| ADC-HC12BMM | 336.00 | ADC-811MM-QL | 458.00 | $\begin{aligned} & \text { AM-551MM-QL } \\ & \text { AM }-7650-1 \end{aligned}$ | $\begin{array}{r} 101.00 \\ 4.05 \end{array}$ | BPS-12/625-D12 | 125.00 |
| ADC-HC12BMM-QL | 373.00 | ADC-815MC | 201.00 |  |  | BPS-12/625-D24 | 125.00 |
| ADC-HS12BMC | 167.00 | ADC-815MM | 258.00 | AM-7650-2 | 4.95 | BPS-15/100-D12 | 86.00 |
| ADC-HS12BMM | 227.00 | ADC-815MM-QL | 284.00 | APP-M 20A1 | 709.00 | BPS-15/100-D28 | 86.00 |
| ADC-HS12BMM-QL | 313.00 | ADC-816/883B | 370.00 | APP-M20A21 | 820.00 | BPS-15/100-D5 | 86.00 |
| ADC-HX/883B | 293.00 | ADC-816MC | 218.00 | $\begin{aligned} & \text { APP-M 20D1 } \\ & \text { APP-M 20D21 } \end{aligned}$ | $\begin{aligned} & 709.00 \\ & 820.00 \end{aligned}$ | BPS-15/1000-D12 | 169.00 |
| ADC-HX12BGC | 106.00 | ADC-816MM | 299.00 |  |  | BPS-15/ 1000-D24 | 169.00 |
| ADC-HX12BMC | 135.00 | ADC-817AMC | 263.00 | APP-M 20D3 | 865.00 | BPS-15/190-D12 | 112.00 |
| ADC-HX12BMM | 189.00 | ADC-817AMM | 336.00 | APP-M 20E1 | 709.00 | BPS-15/190-D24 | 112.00 |
| ADC-HZ/883B | 307.00 | ADC-817AMM-QL | 447.00 | APP-M 20E21 | 820.00 | BPS-15/190-D28 | 112.00 |
| ADC-HZ12BGC | 137.00 | ADC-817MC | 338.00 | $\begin{aligned} & \text { APP-M 48D1 } \\ & \text { APP-M 48D2 } \end{aligned}$ | $\begin{aligned} & 1165.00 \\ & 1165.00 \end{aligned}$ | BPS-15/190-D48 | 112.00 |
| ADC-HZ12BMC | 155.00 | ADC-817MM | 411.00 |  |  | BPS-15/190-D5 | 112.00 |
| ADC-HZ12BMM | 220.00 | ADC-817MM-QL | 522.00 | APP-M48D3 | 1165.00 | BPS $15 / 33-\mathrm{D} 5$ | 43.00 |
| ADC-MC8BC | 7.45 | ADC-825MC | 177.00 | APP-M 48D4 | 1370.00 | BPS-15/412-D12 | 135.00 |
| ADC-MC8BM | 13.00 | ADC-825MM | 240.00 | APP-20A1 | 615.00 | BPS-15/412-D24 | 135.00 |
| ADC-207/883B | 179.00 | ADC-825M M - QL | 265.00 | APP-20A21 | 720.00 | BPS-15/412-D28 | 135.00 |
|  |  |  |  | APP-20A3 | 775.00 |  |  |
| ADC-207MC | 40.00 | ADC-826/883B | 345.00 |  |  | BPS- 15/412-D5 | 135.00 |
| ADC-207MM | 78.00 | ADC-826MC | 197.00 | APP-20D1 | 615.00 | BPS-15/500-D12 | 125.00 |
| ADC-208/883B | 211.00 | ADC-826M M | 279.00 | APP-20D21 | 720.00 | BPS-15/500-D24 | 125.00 |
| ADC-208MC | 66.00 | ADC-827AMC | 245.00 | APP-20D3 | 775.00 | DAC-DG12B1 | 415.00 |
| ADC-208M M | 115.00 | ADC-827AMM | 313.00 | APP-20E1 APP-20E21 | 615.00 720.00 | DAC-DG12B2 | 415.00 |
| ADC-300 | 40.00 | ADC-827AMM-QL | 416.00 |  |  | DAC-HF10BMC | 171.00 |
| ADC-301 | 105.00 | ADC-827MC | 320.00 | APP-20E3 | 775.00 | DAC-HF10BMM | 210.00 |
| ADC-302 | 215.00 | ADC-827M M | 388.00 | APP-20J1 | 615.00 | DAC-HF10BMM-QL | 296.00 |
| ADC-303 | 550.00 | ADC-827M M - QL | 491.00 | APP-20J2 | 820.00 | DAC-HF12BMC | 201.00 |
| ADC-304 | 43.00 | ADC-830C | 7.00 | APP-20J3 | 775.00 | DAC-HF12BMM | 239.00 |
|  |  |  |  | APP-48A1 | 1060.00 |  |  |
| ADC-310 | 590.00 | ADC-847A | 6.70 |  |  | DAC-HF12BMM-QL | 324.00 |
| $\triangle$ ADC-500BMC | 249.00 | ADC-847B | 18.30 | APP-48A2 | 1060.00 | DAC-HF8BM C | 158.00 |
| $\triangle$ ADC-500BM M | 274.00 | ADC-847M | 30.50 | APP-48A3 | 1060.00 | DAC-HF8BMM | 192.00 |
| $\checkmark$ ADC-505BM C | 240.00 | ADC-856C | 47.00 | APP-48A4 | 1295.00 | DAC-HF8BMM-QL | 275.00 |
| $\triangle$ ADC-505BM M | 264.00 | ADC-856M | 61.95 | APP-48D1 | 1060.00 | DAC-HKB-2/883B | 217.00 |
|  |  |  |  | APP-48D2 | 1060.00 |  |  |
| \& ADC-505BMM-QL | 288.00 | ADC-868 | 731.00 |  |  | DAC-HKB/883B | 217.00 |
| A ADC-508MC | 230.00 | ADC-881 | 451.00 | APP-48D3 | 1060.00 | DAC-HK12BGC | 67.00 |
| $\triangle$ ADC-508MM | 253.00 | ADC-974 | 999.00 | APP-48D4 | 1295.00 | DAC-HK12BGC-2 | 67.00 |
| ADC-508MM-QL | 276.00 | $\star$ ADS-105M C | 279.00 | APP-48E1 | 1060.00 | DAC-HK12BMC | 82.00 |
| A ADC-510BMC | 230.00 | \& ADS-105M M | 307.00 | APP-48E2 APP-48E3 | $\begin{aligned} & 1060.00 \\ & 1060.00 \end{aligned}$ | DAC-HK12BMC-2 | 82.00 |
| A ADC-510BMM | 253.00 | * ADS-105MM-QL | 335.00 |  |  | DAC-HK12BMM | 139.00 |
| \& ADC-510BMM-QL | 276.00 | * ADS-106MC | 279.00 | APP-48E4 | 1295.00 | DAC-HK12BMM-2 | 139.00 |
| ADC-5101 | 224.00 | $\star$ ADS ${ }^{106 M M}$ | 307.00 | APP-48J2 | 1060.00 | DAC-HPB-1/883B | 241.00 |
| ADC-5101H | 300.00 | ADS -106 MM - QL | 335.00 | APP-48J3 | 1060.00 | DAC-HPB/883B | 241.00 |
| ADC-5101H-QL | 360.00 | ADS-111MC | 229.00 | APP-48J4 BCM $-15 / 100$ | $\begin{array}{r} 1295.00 \\ 63.00 \end{array}$ | DAC-HP16BGC | 78.00 |
| ADC-511MC | 199.00 | ADS-111MM | 252.00 |  |  | DAC-HP 16BGC-1 | 78.00 |
| ADC-511MM | 219.00 | $\star$ ADS-115MC | 249.00 | BCM-15/200 | 79.00 | DAC-HP16BMC | 93.00 |
| A ADC-515BMC | 220.00 | \& ADS-115MM | 274.00 | BCM -15/300 | 95.00 | DAC-HP16BMC-1 | 93.00 |
| $\& \mathrm{ADC}-515 \mathrm{BMM}$ | 242.00 | \& ADS 115 MM -QL | 324.00 | BCM -15/60 | 57.00 | DAC-HP16BMM | 163.00 |
| $\Rightarrow$ ADC-515BMM-QL | 264.00 | $\star$ ADS-116MC | 249.00 | BPM -12/100 BPM $12 / 200$ | $\begin{aligned} & 61.00 \\ & 79.00 \end{aligned}$ | DAC-HP16BMM-1 | 163.00 |
| \& $\mathrm{ADC}-520 \mathrm{MC}$ | 220.00 | $\star$ ADS -116 MM | 274.00 |  |  | DAC-HZB/883B | 185.00 |
| A ADC-520MM | 242.00 | * ADS-116MM-QL | 324.00 | BPM-12/25-D12 | 49.00 | DAC-HZ12BGC | 48.00 |
| $\triangle$ ADC-520MM-QL | 264.00 | ADS-125M C | 250.00 | BPM-12/25-D28 | 49.00 | DAC-HZ12BMC | 58.00 |
| \% ADC-521MC | 220.00 | ADS-125MM | 274.00 | BPM -12/25-D5 | 49.00 | DAC-HZ12BMM | 108.00 |
| $\&$ ADC -521 MM | 242.00 | ADS-126MC | 250.00 | $\begin{aligned} & \text { BPM }-12 / 300 \\ & \text { BPM }-12 / 420-\text { D12 } \end{aligned}$ | $\begin{aligned} & 101.00 \\ & 128.00 \end{aligned}$ | DAC-HZ12DGC | 87.00 |


| MODEL | PRICE | MODEL | PRICE | MODEL | PRICE | MODEL | PRICE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC-HZ12DMC | 106.00 | DPP-Q7A6H | 720.00 | FLJ-D2 | 225.00 | PM-5060-1010A | 460.00 |
| DAC-HZ12DMM | 139.00 | DPP-Q7B1 | 635.00 | FLJ-D5LA1 | 220.00 | PM-5060-1010E | 460.00 |
| DAC-HZ12DMM-QL | 189.00 | DPP-Q7B1H | 650.00 | FLJ-D5LA2 | 220.00 | PM-5060-1010J | 460.00 |
| DAC-IC10B | 14.95 | DPP-Q7B2 | 635.00 | FLJ-D6LA1 | 222.00 | PM-5070-1000A | 425.00 |
| DAC-IC10BC | 9.95 | DPP-Q7B2H | 650.00 | FLJ-D6LA2 | 222.00 | PM-5070-1000E | 425.00 |
| DAC-IC10BM | 23.15 | DPP-Q7B3 | 635.00 | FLJ-R3BA1 | 126.00 | PM-5070-1000J | 425.00 |
| DAC-IC8BC | 2.65 | DPP-Q7B3H | 650.00 | FLJ-R3BA2 | 126.00 | PM-5070-1010A | 490.00 |
| DAC-IC8BM | 11.45 | DPP-Q7B4 | 635.00 | FLJ-R8LA1 | 168.00 | PM-5070-1010E | 490.00 |
| DAC-UP10BC | 12.00 | DPP-Q7B4H | 650.00 | FLJ-R8LA2 | 168.00 | PM-5070-1010J | 490.00 |
| DAC-UP8BC | 6.50 | DPP-Q7B5 | 720.00 | FLJ-R8LB1 | 168.00 | PM-5080-1000A | 395.00 |
| DAC-UP8BM | 16.00 | DPP-Q7B5H | 720.00 | FLJ-R8LB2 | 168.00 | PM-5080-1000E | 395.00 |
| DAC-08BC | 2.25 | DPP-Q7B6 | 720.00 | FLJ-UR1BA1 | 40.00 | PM-5080-1000J | 395.00 |
| DAC-08BM | 4.50 | DPP-Q7E1 | 635.00 | FLJ-UR1BA2 | 40.00 | PM-5080-1010A | 460.00 |
| DAC-0805MR | 105.00 | DPP-Q7E1H | 650.00 | FLJ-UR2BA1 | 61.00 | PM-5080-1010E | 460.00 |
| DAC-0805MR-QL | 124.00 | DPP-Q7E2 | 635.00 | FLJ-UR2BA2 | 61.00 | PM-5080-1010J | 460.00 |
| DAC-330 | 112.00 | DPP-Q7E2H | 650.00 | FLJ-UR2EA1 | 59.00 | ROJ-1K | 97.00 |
| DAC-562C | 18.35 | DPP-Q7E3 | 635.00 | FLJ-UR2EA2 | 59.00 | ROJ-20 | 97.00 |
| DAC-608C | 3.75 | DPP-Q7E3H | 650.00 | FLJ-UR2LH 1 | 40.00 | SCM-100A | 253.00 |
| DAC-610C | 10.45 | DPP-Q7E4 | 635.00 | FLJ-UR2LH2 | 40.00 | SCM-100B | 300.00 |
| DAC-612C | 17.15 | DPP-Q7E5 | 720.00 | FLJ-UR4HA1 | 47.00 | SCM-101 | 244.00 |
| DAC-7134BJ | 21.40 | DPP-Q7E6 | 720.00 | FLJ-UR4HA2 | 47.00 | SCM-103 | 165.00 |
| DAC-7134BK | 32.95 | DPP-Q7J1 | 635.00 | FLJ-UR4HB1 | 47.00 | SDAS-8A1 | 479.00 |
| DAC-7134BL | 49.45 | DPP-Q7J2 | 635.00 | FLJ-UR4HB2 | 47.00 | SDAS-8A2 | 479.00 |
| DAC-7134UJ | 21.40 | DPP-Q7J2H | 650.00 | FLJ-UR4LA1 | 47.00 | SDAS-8A3 | 479.00 |
| DAC-7134UK | 32.95 | DPP-Q7J3 | 635.00 | FLJ-UR4LA2 | 47.00 | SDAS-8A4 | 479.00 |
| DAC-7134UL | 49.45 | DPP-Q7J4 | 635.00 | FLJ-UR4LB1 | 47.00 | SDAS-8E1 | 479.00 |
| DAC-7523 | 3.75 | DVC-350A | 387.00 | FLJ-UR4LB2 | 47.00 | SDAS-8E2 | 479.00 |
| DAC-7533 | 6.00 | DVC-8500A | 959.00 | FLJ-VB | 176.00 | SDAS-8E3 | 479.00 |
| DAC-7541 | 13.90 | DVC-8500E | 959.00 | FLJ-VH | 176.00 | SDAS-8E4 | 479.00 |
| DAC-8308 | 162.00 | DVC-8500J | 959.00 | FLJ-VL | 176.00 | SHM-HUMC | 150.00 |
| DAS-952R | 14.90 | DVME-C-01 | 40.00 | FLT-C1 | 35.75 | SHM-HUMM | 178.00 |
| DBM-20 | 59.00 | DVME-C-02 | 50.00 | FLT-U2 | 26.50 | SHM-HUM M - QL | 197.00 |
| DILS-1 | 3.80 | DVME-IOTEST/P | 50.00 | FLT-U2-M | 42.75 | SHM-IC-1 | 10.05 |
| DILS-2 | 3.80 | DVME-IOTEST/V | 50.00 | HDAS 16/883B | 675.00 | SHM-IC-1M | 45.85 |
| DILS-3 | 3.30 | DVME-UTIL/P | 385.00 | HDAS-16MC | 350.00 | SHM-LM-2 | 4.05 |
| DM-LX3-1 | 65.00 | DVme-UTIL/V | 385.00 | HDAS-16MM | 418.00 | SHM-UH3 | 268.00 |
| DM-31-1 | 49.00 | DVME-601A | 1995.00 | HDAS-8/883B | 675.00 | SHM-2 | 136.00 |
| DM-3100B-1 | 99.00 | DVME-601B | 2095.00 | HDAS-8MC | 350.00 | SHM-2E | 150.00 |
| DM-3100L-1 | 65.00 | DVME-601B-U | 2095.00 | HDAS-8MM | 418.00 | SHM-20C | 13.40 |
| DM-3100MIL-1 | 195.00 | DVME-601C | 2695.00 | M DAS-16 | 339.00 | SHM-30C | 29.45 |
| DM-3100N-1 | 59.00 | DVME-601C-U | 2695.00 | MDAS-8D | 339.00 | SHM-360 | 18.00 |
| DM-3100U1-1 | 75.00 | DVME-601D | 2195.00 | MDAS-940D | 386.00 | SHM-361 | 27.00 |
| DM-3100U2-1 | 85.00 | DVME-601E | 2195.00 | MDAS-940S | 386.00 | * SHM-40MC | 143.00 |
| DM-3100U3-1 | 89.00 | DVME-602H | 1419.00 | M PP-20A | 440.00 | $\star$ SHM-40M M | 157.00 |
| DM-3100X-1 | 79.00 | DVME-602R | 1419.00 | MPP-20D | 440.00 | * SHM-45MC | 154.00 |
| DM-3101-1 | 99.00 | DVME-602T | 1375.00 | MPP-20E | 440.00 | $\star$ SHM-45MM | 169.00 |
| DM-3102A | 170.00 | DVME-611A | 1495.00 | M PP-20J | 440.00 | * SHM-45MM-QL | 185.00 |
| DM-3102B | 145.00 | DVME-611B | 1617.00 | M S-1 | 33.25 | $\star$ SHM-4860MC | 149.00 |
| DM-3103-1 | 99.00 | DVME-611B-U | 1617.00 | M S-11 | 5.40 | $\star$ SHM-4860MM | 164.00 |
| DM-3104-1 | 99.00 | DVME-611C | 1638.00 | M S-13 | 5.40 | $\star$ SHM-4860M M -QL | 179.00 |
| DM 4 400D-1 | 155.00 | DVME-611C-U | 1638.00 | M S-2 | 33.25 | SHM-5 | 204.00 |
| DM -4101D-1 | 145.00 | DVME-611D | 1648.00 | M S-3 | 33.25 | SHM-6MC | 153.00 |
| DM - $4101 \mathrm{~L}-1$ | 89.00 | DVME-611E | 1717.00 | M S-4 | 33.25 | SHM-6M M | 219.00 |
| DM-4101N-1 | 95.00 | DVME-612A | 1595.00 | M S-5 | 33.25 | SHM-6MM-QL | 243.00 |
| DM-4102 | 65.00 | DVME-612B | 1712.00 | M S-6 | 5.40 | SHM-7MC | 136.00 |
| DM-4103 | 65.00 | DVME-612B-U | 1712.00 | MS-7 | 5.40 | SHM-9MC | 65.00 |
| DM-4104 | 75.00 | DVME-612C | 1732.00 | M S-9 | 5.40 | SHM-9MM | 117.00 |
| DM-4105-1 | 105.00 | DVME-612C-U | 1732.00 | M V-1606 | 11.80 | SHM-9MM-QL | 129.00 |
| DM-4106 | 69.00 | DVME-612D | 1742.00 | M V-1606M | 25.70 | SHM-91MC | 144.00 |
| DM-4200-1 | 85.00 | DVME-612E | 1812.00 | MV-808 | 12.65 | SHM-91MM | 214.00 |
| DM-500-1 | 29.00 | DVME-624C1 | 1363.00 | M VD-409 | 12.65 | SHM-91MM-QL | 250.00 |
| DM-9100-1 | 89.00 | DVME-624C2 | 1577.00 | M VD-807 | 11.80 | ST-519 | 465.00 |
| DM-9115-1 | 99.00 | DVME-624V1 | 1146.00 | MX-1606 | 20.95 | ST-701A2 | 1748.00 |
| DM-9150-1 | 99.00 | DVME-624V2 | 1360.00 | MX-1616C | 27.90 | ST-701A2/24 | 1748.00 |
| DM-9165-1 | 99.00 | DVME-626V1 | 1768.00 | MX-808 | 11.75 | ST-701B2 | 1823.00 |
| DM-9200-1 | 95.00 | DVME-626V2 | 1768.00 | MX-818C | 14.50 | ST-701B2-U | 1823.00 |
| DM-9215-1 | 109.00 | DVME-628C | 1708.00 | M XD-409 | 11.70 | ST-701B2/24 | 1823.00 |
| DM-9250-1 | 115.00 | DVME-628V | 1345.00 | M XD-807 | 20.95 | ST-701C2 | 2140.00 |
| DM-9265-1 | 109.00 | DVME-641 | 695.00 | PC-6 | 169.00 | ST-701C2/24 | 2140.00 |
| DPP-Q7A1 | 635.00 | DVME-643H | 1523.00 | PM-5050-1000A | 395.00 | ST-701D2 | 1674.00 |
| DPP-Q7A1H | 650.00 | DVME-643T | 1435.00 | PM-5050-1000D | 430.00 | ST-701D2/24 | 1674.00 |
| DPP-Q7A2 | 635.00 | DVME-645 | 1385.00 | PM-5050-1000E | 395.00 | ST-701E2/24 | 1923.00 |
| DPP-Q7A2H | 650.00 | DVME-660 | 795.00 | PM-5050-1000J | 395.00 | ST-702A | 1478.00 |
| DPP-Q7A3 | 635.00 | DVME-691A | 295.00 | PM-5050-1010A | 460.00 | ST-702B | 1478.00 |
| DPP-Q7A3H | 650.00 | DVME-691D | 295.00 | PM-5050-1010D | 495.00 | ST-702R | 1478.00 |
| DPP-Q7A4 | 635.00 | FLJ-ACR1 | 80.00 | PM-5050-1010E | 460.00 | ST-703A | 1033.00 |
| DPP-Q7A4H | 650.00 | FLJ-ACR2 | 80.00 | PM-5050-1010J | 460.00 | ST-703B | 1208.00 |
| DPP-Q7A5 | 720.00 | FLJ-AC01 | 40.00 | PM-5060-1000A | 395.00 | ST-705A1 | 785.00 |
| DPP-Q7A5H | 720.00 | FLJ-DC | 190.00 | PM-5060-1000E | 395.00 | ST-705A2 | 785.00 |
| DPP-Q7A6 | 720.00 | FLJ-D1 | 225.00 | PM-5060-1000J | 395.00 | ST-705A3 | 785.00 |



DESCRIPTION OF ACCESSORIES

| $32-2242568$ | 48 Column Printer Paper; 10 Rolls |
| :--- | :--- |
| $32-2242570$ | DPP-Q7 Printer Paper; 10 Rolls |
| $32-2242572$ | 20 Column Printer Paper; 10 Rolls |
| $33-8193200$ | DPP-Q7/ APP-20 Stand Kit |
| $33-8193205$ | APP-48 Stand Kit |
|  |  |
| $38-8193022$ | DVC-8500 Panel Mount Kit |
| $38-8193900$ | DVC-8500 10:1 Attenuator |
| $38-8193901$ | DVC-8500 100:1 Attenuator |
| $38-8193902$ | DVC-8500 Test Lead Set |
| $39-2106705$ | DM-LX3/DM-31 14 Pin DIP Connector |
|  |  |
| $39-7267690$ | DVC-350A Accessory Kit (AC Recharger and NiCad Battery) |
| $39-7341560$ | DM-900 Screw Terminal Connector |
| $39-8194910$ | DM-31 Accessory Kit (Bezel, Connector, and Mounting Hardware) |
| $58-1214050$ | Data Acquisition Handbook |
| $58-2073078$ | DM-9000 Solder Tab Connector |
|  |  |
| $58-2073082$ | DPM Connector; 10 Pin |
| $58-2073083$ | DPM Connector; 15 Pin |
| $58-2075010$ | DPM Connector; 18 Pin |
| $60-2105600$ | ST-702 and ST-705 Detachable Screw Terminal Connector (Formerly 6012474-1) |

[^9]ANALOG-TO-DIGITAL CONVERTERS SAMPLING A/D CONVERTERS FLASH AD CONVERTERS DIGITAL-TO-ANALOG CONVERTERS SAMPLE-AND-HOLD AMPLIFIERS MULTIPLEXERS OPERATIONAL AMPLIFIERS ISOLATION AMPLIFIERS INSTRUMENTATION AMPLIFIERS DATA ACQUISITION SUBSYSTEMS<br>ACTIVE FILTERS<br>V/F, FN CONVERTERS<br>DIGITAL PANEL METERS<br>CALIBRATORS<br>PROCESS MONITORS/CONTROLLERS<br>THERMAL PRINTERS<br>POWER SUPPLIES<br>DC-DC CONVERTERS<br>DATA ACQUISITION BOARDS<br>DSP/DATA ACQUISITION PRODUCTS

## (ㅁ)

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194
Telephone (508) 339-3000 TELEX 174388 FAX (508) 339-6356

- Santa Ana, CA (714) 835-2751 or (213) 933-7356
- San Jose, CA (408) 297-7944 • CT (203) 269-8908

DATEL (UNITED KINGDOM) Tel. Basingstoke (256) 469-085 • DATEL (FRANCE) Tel. (1) 460-25711 • DATEL (GERMANY) Tel. (89) 53-0741 - DATEL (JAPAN) Tokyo Tel. (3) 779-1031 • Osaka Tel. (6) 354-2025


[^0]:    * +5 V power usage at 1 TTL logic loading per data output bit.

[^1]:    When DATEL's ultra-high speed ADC-868 is used in conjunction with a high speed sample-hold amplifier, such as DATEL's SHM-4860, a throughput rate of 1.25 MHz can be achieved.
    *See Technical Notes for configuration.

[^2]:    TP1 Reference Voltage
    TP2 Analog Input signal with offset compensation TP3 A/D Clock
    TP4 Start Convert pulse

[^3]:    ＊May be Referenced to +10 V Ref．（Pin 43）

[^4]:    *Three-State Outputs

[^5]:    *Three-State Outputs

[^6]:    1. Above $35^{\circ} \mathrm{C}\left(95^{\circ} \mathrm{F}\right)$ mounting surface temperature, derate $1.3 \mathrm{~mA} /{ }^{\circ} \mathrm{C}$.
[^7]:    For a ruggedized version of the APP-48, suitable for mobile applications, see the APP-M48

[^8]:    Simplified Block Diagram of a DM-4104

[^9]:    DATEL makes no representation that the use of these products in the circuits described herein, or use of other technical information contained herein, will not infringe upon existing
    JJCC/EG or future patent rights nor do the descriptions contained herein imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith.

    DATEL, Inc. 11 CABOT BOULEVARD, MANSFIELD, MA 02048-1194
    TEL. (508) 339-3000 / TELEX 174388/ FAX (508) 339-6356
    

