## CMOS



in
HARRIS
SEMICONDUCTOR PRODUCTS DIVISION
a division of harris corporation

# Harris <br> Bipolar \& CMOS <br> Memory <br> Data Book 


#### Abstract

Harris Semiconductor Memory Products represent state-of-the-art in density and high speed performance. Harris' expertise in design and processing offers the user the most reliable product available in a wide choice of formats, options, and package types. With continuing research and development and the introduction of new products, Harris will provide its customers with the most advanced technology.

This book describes Harris Semiconductor Products Division's complete line of memory products and includes a complete set of product specifications and data sheets. Also included are sections on reliability, programming, and packaging.

Please fill out the registration card at the back of this book and return it to us so we may keep you informed of our latest new product developments over the next year.

If you need more information on these and other Harris products, please contact the nearest Harris sales office listed in the back of this data book.


Harris Semiconductor's products are sold by description only. Harris reserves the right to make changes in circuit design, specifications and other information at any time without prior notice. Accordingly, the reader is cautioned to verify that data sheets and other information in this publication are current before placing orders. Information contained in application notes is intended solely for general guidance; use of the information for user's specific application is at user's risk. Reference to products of other manufacturers are solely for convenience of comparison and do not imply totai equivalency of design, performance, or otherwise.

Copyright (C) Harris Corporation 1978


General Information

Alpha-Numeric Index of Total Harris Product (1-1)
Product Index by Families (1-5)
Harris Memory Selection Guide (1-6)
Cross Reference Guide (1-7)

Bipolar Memory

CMOS Memory

CMOS Interface

Ordering \& Packaging

Dice Information

Harris Sales Locations


## Total Harris Product Index

HA-909
HA-911
HA-2050
HA-2050A
HA-2055
HA-2055A
HA-2060
HA-2060A
HA-2065
HA-2065A
HA-2400
HA-2404
HA-2405
HA-2420
HA-2425
HA-2500
HA-2502
HA-2510
HA-2512
HA-2515
HA-2520
HA-2522
HA-2525
HA-2530
HA-2535
HA-2600
HA-2602
HA-2605
HA-2620
HA-2622
HA-2625
HA-2630
HA-2635
HA-2640
HA-2645
HA-2650
HA-2655
HA-2700
HA-2704
HA-2705
HA-2720
HA-2725
HA-2730
HA-2735
HA-2900
HA-2904
HA-2905
HA-4602
HA-4605
HA-4622
HA-4625
HA-4741
HA-4900
HA-4905
HC-55516
HC-55532

Low Noise Operational Amplifier
Low Noise Operational Amplifier
High Slew Rate F.E.T. Input Operational Amplifier
High Slew Rate F.E.T. Input Operational Amplifier
High Slew Rate F.E.T. Input Operational Amplifier
High Slew Rate F.E.T. Input Operational Amplifier
Wide Band F.E.T. Input Operational Amplifier
Wide Band F.E.T. Input Operational Amplifier
Wide Band F.E.T. Input Operational Amplifier
Wide Band F.E.T. Input Operational Amplifier
PRAM, Four Channel Operational Amplifier
PRAM, Four Channel Operational Amplifier
PRAM, Four Channel Operational Amplifier
Sample and Hold
Sample and Hold
Precision High Slew Rate Operational Amplifier
Precision High Slew Rate Operational Amplifier
High Slew Rate Operational Amplifier
High Slew Rate Operational Amplifier
High Slew Rate Operational Amplifier
High Slew Rate, Uncompensated Operational Amplifier
High Slew Rate, Uncompensated Operational Amplifier High Slew Rate, Uncompensated Operational Amplifier
Wide Band High Slew Inverting Amplifier
Wide Band High Slew Inverting Amplifier
High Performance Operational Amplifier
High Performance Operational Amplifier
High Performance Operational Amplifier
Very Wide Band, Uncompensated Operational Amplifier
Very Wide Band, Uncompensated Operational Amplifier
Very Wide Band, Uncompensated Operational Amplifier
High Performance Current Booster
High Performance Current Booster
High Voltage Operational Amplifier
High Voltage Operational Amplifier
Dual High Performance Operational Amplifier
Dual High Performance Operational Amplifier
Low Power, High Performance Operational Amplifier
Low Power, High Performance Operational Amplifier
Low Power, High Performance Operational Amplifier
Low Power, Current Programmable Operational Amplifier
Low Power, Current Programmable Operational Amplifier
Dual Low Power, Current Programmable Operational Amplifier
Dual Low Power, Current Programmable Operational Amplifier
Chopper Stabilized Operational Amplifier
Chopper Stabilized Operational Amplifier
Chopper Stabilized Operational Amplifier
Quad High Performance Operational Amplifier
Quad High Performance Operational Amplifier
Wide Band, High Performance Quad Operational Amplifier
Wide Band, High Performance Quad Operational Amplifier
Quad Operational Amplifier
Quad Precision Comparator
Quad Precision Comparator
Delta Modulator (CVSD)
Delta Modulator (CVSD)

HD-1065
HD-245
HD-246
HD-248
HD-249
HD-4702
HD-6101
HD-6102
HD-6103
HD-6402
HD-6405
HD-6431
HD-6432
HD-6433
HD-6440
HD-6495
HD-6600
HD-15530
HD-15531
HI-200
HI-201
HI-506
HI-506A
HI-507
HI-507A
HI-508A
HI-509A
HI-562
HI-1080
HI-1085
HI-1800A
HI-1818A
HI-1828A
HI-1840
HI-5040
HI-5041
HI-5042
HI-5043
HI-5044
HI-5046
HI-5046A
HI-5047
HI-5047A
HI-5048
HI-5049
HI-5050
HI-5051
HI-5610
HI-5612
HM-0104
HM-0110
HM-0168
HM-0186
HM-0198
HM-0410
HM-6100
HM-6312
HM-6388
HM-6389
HM-6501
HM-6503

Keyboard Encoder
Triple Line Transmitter
Triple Line Receiver
Triple Party Line Receiver
Triple Line Receiver
CMOS Bit Rate Generator
CMOS Parallel Interface Element
CMOS Memory Extension/DMA/Interval Timer/Controller
CMOS Parallel Input-Output Port
CMOS Universal Assynchronous Receiver-Transmitter
CMOS Bit Rate Generator
CMOS Three State Latching Bus Driver
CMOS Bi-Directional Bus Driver
CMOS Bus Separator Driver
CMOS 1 of 8 Latched Decoder Driver
CMOS Three State Buffer Driver
Quad PROM Power Strobe
CMOS Manchester Encoder/Decoder (24 Pin)
CMOS Manchester Encoder/Decoder ( 40 Pin)
Dual SPST Switch
Quad SPST Switch
16/Dual 8 Channel Multiplexer
Overvoltage Protected 16/Dual 8 Channel Multiplexer
16/Dual 8 Channel Multiplexer
Overvoltage Protected 16/Dual 8 Channel Multiplexer
Overvoltage Protected 8/Dual 4 Channel Multiplexer
Overvoltage Protected 8/Dual 4 Channel Multiplexer
12 Bit High Speed, Precision Digital to Analog Converter
8 Bit Precision Digital to Analog Converter
8 Bit Precision Digital to Analog Converter
Dual DPDT Low Leakage Switch
8/Dual 4 Channel Multiplexer
8/Dual 4 Channel Multiplexer
Fail-Safe 16 Channel Multiplexer
Low Resistance SPST Switch
Low Resistance Dual SPST Switch
Low Resistance SPST Switch
Low Resistance Dual SPDT Switch
Low Resistance DPST Switch
Low Resistance DPDT Switch
Low Resistance DPDT Switch
Low Resistance 4 PST Switch
Low Resistance 4 PST Switch
Low Resistance Dual SPST Switch
Low Resistance Dual DPST Switch
Low Resistance SPDT Switch
Low Resistance Dual SPDT Switch
10 Bit High Speed Precision D to A Converter
12 Bit Very High Speed Precision D to A Converter
$10 \times 4$ Diode Matrix
$4 \times 10$ Diode Matrix
$6 \times 8$ Diode Matrix
$8 \times 6$ Diode Matrix
$9 \times 8$ Diode Matrix
$4 \times 10$ Diode Matrix
CMOS 12 Bit Microprocessor
$1024 \times 12$ CMOS ROM
$8192 \times 8$ CMOS ROM
$8192 \times 8$ CMOS ROM
$256 \times 4$ CMOS RAM
$2048 \times 1$ CMOS RAM

HM-6504
HM-6508
HM-6511
HM-6512
HM-6513
HM-6514
HM-6518
HM-6533
HM-6543
HM-6551
HM-6561
HM-6562
HM-6611
HM-6661
HM-7602
HM-7603
HM-76LS03
HM-7608
HM-7610
HM-7610A
HM-7611
HM-7611A
HM-7616
HM-76160
HM-76161
HM-7620
HM-7620A
HM-7621
HM-7621A
HM-7625R
HM-7629
HM-7640
HM-7640A
HM-7640AR
HM-7641
HM-7641A
HM-7641AR
HM-7642
HM-7642A
HM-7642P
HM-7643
HM-7643A
HM-7643P
HM-7644
HM-7644A
HM-7645
HM-7645P
HM-7647R
HM-7648
HM-7649
HM-7680
HM-7680R
HM-7680P
HM-7680RP
HM-7681
HM-7681R
HM-7681P
HM-7681RP
HM-7683
HM-7684
$4096 \times 1$ CMOS RAM
$1024 \times 1$ CMOS RAM
$64 \times 12$ CMOS RAM
$64 \times 12$ CMOS RAM
$512 \times 4$ CMOS RAM
$1024 \times 4$ CMOS RAM
$1024 \times 1$ CMOS RAM
$1024 \times 4$ CMOS RAM
$4096 \times 1$ CMOS RAM
$256 \times 4$ CMOS RAM
$256 \times 4$ CMOS RAM
$256 \times 4$ CMOS RAM
$256 \times 4$ CMOS PROM
$256 \times 4$ CMOS PROM
$32 \times 8$ Bipolar PROM - Open Collector
$32 \times 8$ Bipolar PROM - Three State
$32 \times 8$ Bipolar PROM - Three State
$1024 \times 8$ Bipolar PROM - Open Collector
$256 \times 4$ Bipolar PROM - Open Collector
$256 \times 4$ Bipolar PROM - Open Collector
$256 \times 4$ Bipolar PROM - Three State
$256 \times 4$ Bipolar PROM - Three State
$2048 \times 8$ Bipolar PROM - Three State
$2048 \times 8$ Bipolar PROM - Open Collector
$2048 \times 8$ Bipolar PROM - Three State
$512 \times 4$ Bipolar PROM - Open Collector $512 \times 4$ Bipolar PROM - Open Collector $512 \times 4$ Bipolar PROM - Three State
$512 \times 4$ Bipolar PROM - Three State
$256 \times 8$ Bipolar PROM - Three State
$256 \times 8$ Bipolar PROM - Three State
$512 \times 8$ Bipolar PROM - Open Collector
$512 \times 8$ Bipolar PROM - Open Collector $512 \times 8$ Bipolar PROM - Open Collector $512 \times 8$ Bipolar PROM - Three State $512 \times 8$ Bipolar PROM - Three State $512 \times 8$ Bipolar PROM - Three State $1024 \times 4$ Bipolar PROM - Open Collector $1024 \times 4$ Bipolar PROM - Open Collector $1024 \times 4$ Bipolar PROM - Open Collector $1024 \times 4$ Bipolar PROM - Three State $1024 \times 4$ Bipolar PROM - Three State $1024 \times 4$ Bipolar PROM - Three State $1024 \times 4$ Bipolar PROM $1024 \times 4$ Bipolar PROM $1024 \times 4$ Bipolar PROM - Three State $1024 \times 4$ Bipolar PROM - Three State $512 \times 8$ Bipolar PROM - Three State $512 \times 8$ Bipolar PROM - Open Collector $512 \times 8$ Bipolar PROM - Three State $1024 \times 8$ Bipolar PROM - Open Collector $1024 \times 8$ Bipolar PROM - Open Collector $1024 \times 8$ Bipolar PROM - Open Collector $1024 \times 8$ Bipolar PROM - Open Collector $1024 \times 8$ Bipolar PROM - Three State $1024 \times 8$ Bipolar PROM - Three State $1024 \times 8$ Bipolar PROM - Three State $1024 \times 8$ Bipolar PROM - Three State $1024 \times 8$ Bipolar PROM $2048 \times 4$ Bipolar PROM - Open Collector

HM-7684P
HM-7685 HM-7685P
HM-7686
HM-7686R
HM-7686P HM-7686RP HM-7687
HM-7687R
HM-7687P HM-7687RP JAN-0512
$2048 \times 4$ Bipolar PROM - Open Collector $2048 \times 4$ Bipolar PROM - Three State $2048 \times 4$ Bipolar PROM - Three State $2048 \times 4$ Bipolar PROM - Open Collector $2048 \times 4$ Bipolar PROM - Open Collector $2048 \times 4$ Bipolar PROM - Open Collector $2048 \times 4$ Bipolar PROM - Open Collector $2048 \times 4$ Bipolar PROM - Three State $2048 \times 4$ Bipolar PROM - Three State $2048 \times 4$ Bipolar PROM - Three State $2048 \times 4$ Bipolar PROM - Three State JAN Qualified PROM

## Devices by Families

| BIPOLAR PROMS (Section 2) | CMOS BUS DRIVERS (Section 4) |
| :---: | :---: |
| JAN 0512 | HD-6431 |
| HM-76XX | HD-6432 |
| HM-7602/03 | HD-6433 |
| HM-7610/11 | HD-6440 |
| HM-7620/21 | HD-6440A |
| HM-7640/41 | HD-6495 |
| HM-7642/43/44 | CMOS Interface |
| HM-76LS03 | (Section 4) |
| HM-7608 | HD-4702 |
| HM-7610A/11A | HD-6402 |
| HM-7616 | HD-6405 |
| HM-76160/161 | CMOS PRROMS |
| HM-7620A/21A HM-7625R | (Section 3) |
| HM-7629 | HM-6611 |
| HM-7640A/41A | HM-6611A |
| HM-7640AR/41AR | HM-6661 |
| HM-7642A/43A | HM-6661A |
| HM-7642P/43P | CMOS RAMS |
| HM-7644A | (Section 3) |
| HM-7645 | HM-6501 |
| HM-7645P | HM-6501 |
| HM-7647R | HM-6503 |
| HM-7648/49 | HM-6508 |
| HM-7680/81 | HM-6511 |
| HM-7680R/81R | HM-6512 |
| HM-7680P/81P | HM-6512 |
| HM-7680RP/81RP | HM-6514 |
| HM-7683 | HM-6518 |
| HM-7684/85 | HM-6533 |
| HM-7684P/85P | HM-6533 |
| HM-7686/87 | HM-6551 |
| HM-7686/R/87R | HM-6561 |
| HM-7686P/87P | HM-6562 |
| HM-7686RP/87RP | HM-6562 |

CMOS ROMS
(Section 3)
HM-6312
HM-6388
HM-6389 DIODE MATRICES
(Section 4)
HM-0104
HM-0168
HM-0186
HM-0198
HM-0410

## Data Sheet Classifications

| CLASSIFICATION | PRODUCT STAGE | DISCLAIMERS |
| :--- | :--- | :--- |
| Preview <br> DATA <br> SHEET | Formative or <br> Design | This document contains the design specifications <br> for product under development. Specifications <br> may be changed in any manner without notice. |
| Advance <br> Information <br> DATA SHEET | Sampling or <br> Pre-Production | This is advanced information, and specifications <br> are subject to change without notice. |
| Preliminary <br> DATA SHEET | First Production | Supplementary data maybe published at a <br> later date. <br> Harris reserves the right to make changes at any- <br> time without notice, in order to improve design <br> and supply the best product possible. |



Bipolar PROM Cross Reference

| AMD | HARRIS |
| :--- | :--- |
| AM 27LS08 | 7602 |
| AM 27S08 |  |
| AM 29750 |  |
| AM 27S18 |  |
| AM 27LS09 | 7603 |
| AM 27S09 |  |
| AM 29751 |  |
| AM 27S19 |  |
| AM 27LS100 | $7610 / 10$ A |
| AM 27S10 |  |
| AM 29760 |  |
| AM 27LS20 |  |
| AM 27LS11 | $7611 / 11 \mathrm{~A}$ |
| AM 27S11 |  |
| AM 29761 |  |
| AM 27LS21 |  |
| AM 27S12 | 7620/20A |
| AM 29770 |  |
| AM 27S13 | 7621/21A |
| AM 29771 |  |


| INTEL | HARRIS |
| :--- | :--- |
| 3601 | $7610 / 10 \mathrm{~A}$ |
| 3621 | $7611 / 11 \mathrm{~A}$ |
| $3602 / 02 \mathrm{~A}$ | $7620 / 20 \mathrm{~A}$ |
| $3622 / 22 \mathrm{~A}$ | $7621 / 21 \mathrm{~A}$ |
| $3604 / 04 \mathrm{~A}$ | $7640 / 41 \mathrm{~A}$ |
| 3604 L |  |
| $3624 / 24 \mathrm{~A}$ | $7641 / 41 \mathrm{~A}$ |
| 3605 | 7642 |
| 3625 | 7643 |
| 3608 | 7680 |
| 3628 | 7681 |


| MOTOROLA | HARRIS |
| :--- | :--- |
| MCM5303A | JAN 38510/201 |
| MCM7640 | $7640 / 40$ A |
| MCM7641 | $7641 / 41$ A |
| MCM7642 | 7642 |
| MCM7643 | 7643 |
| MCM2708 | 7608 |


| RAYTHEON | HARRIS |
| :--- | :---: |
| 29660 | $7610 / 10 \mathrm{~A}$ |
| 29662 | $7611 / 11 \mathrm{~A}$ |
| 29661 |  |
| 29663 | $7620 / 20 \mathrm{~A}$ |
| 29611 | 7648 |
| 29613 | $7640 / 40 \mathrm{~A}$ |
| 29620 | 7649 |
| 29622 | $7641 / 41 \mathrm{~A}$ |
| 29625 | 7680 |
| 29621 | 7681 |
| 29623 | 7608 |
| 29625 |  |
| 29630 |  |
| 29632 |  |
| 29631 |  |
| 29634 |  |


| FAIRCHILD | HARRIS |
| :--- | :--- |
| 93417 | $7610 / 10 \mathrm{~A}$ |
| 93427 | $7611 / 11 \mathrm{~A}$ |
| 93436 | $7620 / 20 \mathrm{~A}$ |
| 93446 | $7620 / 21 \mathrm{~A}$ |
| 93438 | $7640 / 40 \mathrm{~A}$ |
| 93448 | $7641 / 41 \mathrm{~A}$ |
| 93452 | 7642 |
| 93453 | 7643 |
| 93450 | 7680 |
| 93451 | 7681 |


| INTERSIL | HARRIS |
| :--- | :--- |
| 5600 | 7602 |
| 5610 | 7603 |
| 5603 | $7610 / 10 \mathrm{~A}$ |
| 5623 | $7611 / 11 \mathrm{~A}$ |
| 5604 | $7620 / 20 \mathrm{~A}$ |
| 5624 | $7621 / 21 \mathrm{~A}$ |
| 5605 | $7640 / 40 \mathrm{~A}$ |
| 5625 | $7641 / 41 \mathrm{~A}$ |
| 56506 | 7642 |
| 56526 | 7643 |


| NATIONAL | HARRIS |
| :---: | :---: |
| $\begin{aligned} & \hline \text { DM8577 } \\ & \text { DM74S188 } \end{aligned}$ | 7602 |
| $\begin{aligned} & \hline \text { DM8578 } \\ & \text { DM74S288 } \end{aligned}$ | 7603/LS03 |
| DM74S387 | 7610/10A |
| DM74S287 | 7611/11A |
| DM74S473 | 7648 |
| DM87S295 | 7640/40A |
| DM74S472 | 7649 |
| DM87S296 | 7641/41A |
| DM74S572 | 7642 |
| DM74S573 | 7643 |
| DM87S229 | 7680 |
| DM87S228 | 7681 |
| DM74S672 | 7684 |
| DM74S673 | 7685 |
| DM27LS08 | 7608 |


| SIGNETICS | HARRIS |
| :--- | :--- |
| $82 S 23$ | 7602 |
| $82 S 123$ | 7603 |
| $82 S 27$ | $7610 / 10 A$ |
| $82 S 126$ |  |
| $82 S 129$ | $7611 / 11 A$ |
| $82 S 131$ | $7620 / 20 A$ |
| $82 S 146$ | 7648 |
| $82 S 140$ | $7640 / 40 A$ |
| $82 S 147$ | 7649 |
| $82 S 141$ | $7641 / 41 A$ |
| $82 S 136$ | 7642 |
| $82 S 137$ | 7643 |
| $82 S 180$ | 7680 |
| $82 S 181$ | 7681 |
| $82 S 2708$ | 7608 |
| $82 S 184$ | 7684 |
| $82 S 185$ | 7685 |
| $82 S 114$ | $7625 R$ |
| $82 S 190$ | 76160 |
| $82 S 191$ | 76161 |


| FUJITSU | HARRIS |
| :--- | :--- |
| MB7056 | 7602 |
| MB7051 | 7603 |
| MB7057 | $7610 / 10 A$ |
| MB7052 | $7611 / 11 A$ |
| MB7058 | $7620 / 20 A$ |
| MB7053 | $7620 / 21 A$ |
| MB7059 | 7642 |
| MB7054 | 7643 |
| MB7060 | 7680 |
| MB7055 | 7681 |


| MMI | HARRIS |
| :--- | :--- |
| 6330 | 7602 |
| 6331 | 7603 |
| 6300 | $7610 / 10 A$ |
| 6301 | $7611 / 11 \mathrm{~A}$ |
| 6305 | $7620 / 20 \mathrm{~A}$ |
| 6306 | $7621 / 21 \mathrm{~A}$ |
| 6348 | 7648 |
| 6340 | $7640 / 40 \mathrm{~A}$ |
| 6349 | 7649 |
| 6341 | $7641 / 41 \mathrm{~A}$ |
| 6352 | 7642 |
| 6353 | 7643 |
| 6380 | 7680 |
| 6381 | 7681 |
| 6385 | 7608 |
| 63100 | 7684 |
| 63101 | 7685 |
| 6336 | 7629 |


| NEC | HARRIS |
| :---: | :---: |
| $\mu$ PB403 | $7610 / 10 \mathrm{~A}$ |
| $\mu$ PB405 | $7640 / 40 \mathrm{~A}$ |
| $\mu$ PB425 | $7641 / 41 \mathrm{~A}$ |
| $\mu$ PB406 | 7642 |
| $\mu$ PB426 | 7643 |
| $\mu$ PB408 | 7680 |
| $\mu$ PB428 | 7681 |
| $\mu$ PB427 | 7608 |


| TEXAS INST. | HARRIS |
| :--- | :--- |
| $74 \mathrm{~S} 188 / 188 \mathrm{~A}$ | 7602 |
| 74 S 288 | 7603 |
| 74186 | JAN 38510/201 |
| 74 S 387 | $7610 / 10 \mathrm{~A}$ |
| 74 S 287 | $7611 / 11 \mathrm{~A}$ |
| 74 S 473 | 7648 |
| 74 S 475 | $7640 / 40 \mathrm{~A}$ |
| 74 S 472 | 7649 |
| 74 S 474 | $7641 / 41 \mathrm{~A}$ |
| 74 S 477 | 7642 |
| 74 S 476 | 7643 |

## CMOS Memory Cross Reference

| AMD | HARRIS |  |
| :---: | :---: | :---: |
| 9111 | 6561 | B2 |
| 9101 | 6501 | A1 |
| 9102 | 6508 | C1 |
| 91.12 | 6562 | A1 |
| 9130 | 6533 | A3 |
| 9140 | 6543 | A3 |


| AMI | HARRIS |  |
| :---: | :---: | :---: |
| 2114 | 6514 | A1 |
| 2147 |  |  |
| 4025 |  |  |
| 5101 | 6501 | A1 |
| 6508 | 6508 | A3 |


| EA | HARRIS |  |
| :---: | :---: | :---: |
| 2101 | 6501 | A1 |
| 2111 | 6561 | A1 |
| 2112 | 6562 | A1 |


| FAIRCHILD | HARRIS |  |
| :---: | :---: | :---: |
| 2101 | 6508 | C1 |


| GI | HARRIS |  |
| :---: | :---: | :---: |
| RA3-4256 |  |  |
| 4801 |  |  |
| 4804 |  |  |
| 2114 | 6514 | A1 |


| EMM | HARRIS |  |
| :---: | :---: | :---: |
| 2114 | 6514 | A1 |


| HITACHI | HARRIS |  |
| :---: | :---: | :---: |
| 35101 | 6501 | A1 |


| INTERSIL | HARRIS |  |
| :---: | :---: | :---: |
| 6504 | 6504 | A3 |
| 6508 | 6508 | A3 |
| 6512 | 6512 | A3 |
| 6518 | 6518 | A3 |
| 6551 | 6551 | A3 |
| 6561 | 6561 | A3 |
| 7101 |  |  |
| 7111 |  |  |
| 7112 |  |  |
| 7114 |  |  |
| 7141 |  |  |
| 7552 |  |  |


| INTEL | HARRIS |  |
| :---: | :---: | :---: |
| 2101 | 6501 | A1 |
| 2102 | 6508 | C1 |
| 2111 | 6561 | A1 |
| 2112 | 6562 | A1 |
| 2113 | 6513 | A1 |
| 2114 | 6514 | A1 |
| 2147 |  |  |
| 5101 | 6501 | A1 |


| MOSTEK | HARRIS |  |
| :---: | :---: | :---: |
| 4102 | 6508 | C1 |
| 4103 |  |  |
| 4104 | 6504 | A2 |
| 4404 | 6514 | C2 |
| 4451 | 6514 | C2 |


| MOTOROLA | HARRIS |  |
| :---: | :---: | :---: |
| 2114 | 6514 | A1 |
| 7001 |  |  |


| NATIONAL | HARRIS |  |
| :---: | :---: | :---: |
| 2101 | 6501 | A1 |
| 2102 | 6508 | C1 |
| 2111 | 6561 | A1 |
| 2114 | 6561 | A1 |
| 5257 | 6504 | A1 |
| 5269 |  |  |
| 74 C 920 | 6551 | A3 |
| 74 C 921 | 6561 | A3 |
| 74 C 929 | 6508 | A3 |
| 74 C 930 | 6518 | A3 |


| NEC | HARRIS |  |
| :---: | :---: | :---: |
| 2101 | 6501 | A1 |
| 2102 | 6508 | C1 |
| 2111 | 6561 | A1 |
| 2112 | 6562 | A1 |
| 4 PD415 |  |  |
| 5101 | 6501 | A1 |
| 6508 | 6508 | A3 |


| RCA | HARRIS |  |
| :---: | :---: | :---: |
| 4101 | 6501 | A1 |
| 4111 | 6561 | B1 |
| 4112 | 6562 | A1 |
| 5001 | 6508 | A1 |
| 5040 | 6501 | A1 |
| 5501 | 6508 | A1 |
| 5540 | 6501 | A1 |
| 5114 | 6514 | A1 |


| SIGNETICS | HARRIS |  |
| :---: | :---: | :---: |
| 2101 | 6501 | A1 |
| 2102 | 6508 | C1 |
| 2111 | 6561 | A1 |
| 2601 |  |  |
| 2606 | 6562 | C2 |
| 2613 | 6504 | A2 |
| 2614 | 6514 | A2 |


| SYNERTEK | HARRIS |  |
| :---: | :---: | :---: |
| 2101 | 6501 | A1 |
| 2102 | 6508 | C1 |
| 2111 | 6561 | A1 |
| 2112 | 6562 | A1 |
| 2114 | 6514 | A1 |
| 5101 | 6501 | A1 |
| 5102 | 6508 | C1 |
| 5111 |  |  |
| 5112 |  |  |


| TI | HARRIS |  |
| :---: | :---: | :---: |
| 2101 | 6501 | A1 |
| 2102 | 6508 | C1 |
| 2112 | 6562 | A1 |
| 2114 | 6514 | A1 |
| 4033 | 6508 | C 1 |
| 4039 | 6501 | A 1 |
| 4042 | 6561 | A 1 |
| 4043 | 6562 | A 1 |
| 4044 | 6504 | A 1 |
| 4045 | 6514 | A 1 |
| 5101 | 6501 | A 1 |
| 6508 | 6508 | A 3 |


| TOSHIBA | HARRIS |  |
| :---: | :---: | :---: |
| 5504 | 6504 | A3 |
| 5501 | 6501 | A3 |
| 5508 | 6508 | A3 |
| 5047 | 6514 | C3 |
| 54104 | 6504 | C3 |


| ZILOG | HARRIS |  |
| :---: | :---: | :---: |
| 4104 | 6504 | A2 |
| 6104 | 6504 | A2 |

A - Pin for Pin Replacement
B - Minor Pinout Differences
C - Not Pin Compatible
1 - Synchronous-Asynchronous Differences 2 - NMOS Rather Than CMOS but Similar 3 - Similar Electrical Characteristics

User's Guide to Static RAM's



## Bipolar Memory



Product Index
2-2 Introduction

## Product Index

PAGE
Quad Power Strobe
2-4
Generic PROM Family 2-7
$32 \times 8$ PROM 2-11
$1 \mathrm{~K} \times 8$ PROM 2-14
$256 \times 4$ PROM 2-17
$2 \mathrm{~K} \times 8$ PROM $\quad 2-20$
$2 \mathrm{~K} \times 8$ PROM $\quad 2-23$
$512 \times 4$ PROM 2-26
$256 \times 8$ PROM 2-29
$256 \times 8$ PROM 2-32
$512 \times 8$ PROM $\quad 2-35$
$512 \times 8$ PROM 2-38
$1 \mathrm{~K} \times 4$ PROM $\quad 2-41$
$1 \mathrm{~K} \times 4$ PROM 2-44
1K x 4 PROM 2-47
$1 \mathrm{~K} \times 4$ PROM $\quad 2-50$
$1 \mathrm{~K} \times 4$ PROM $\quad 2-53$
$512 \times 8$ PROM $\quad 2-56$
$512 \times 8$ PROM $\quad 2-59$
$1 \mathrm{~K} \times 8$ PROM 2-62
$1 \mathrm{~K} \times 8$ PROM $\quad 2-65$
$1 \mathrm{~K} \times 8$ PROM $\quad 2-68$
$1 \mathrm{~K} \times 8$ PROM 2-71
$1 \mathrm{~K} \times 8$ PROM $\quad 2-75$
$2 \mathrm{~K} \times 4$ PROM $\quad 2-78$
$2 \mathrm{~K} \times 4$ PROM 2-81
2K x 4 PROM 2-84
$2 \mathrm{~K} \times 4$ PROM $\quad 2-87$
$2 \mathrm{~K} \times 4$ PROM $\quad 2-90$
2K x 4 PROM 2-93
512 Bit PROM 2-97
MIL/M38510/20101
2-102
HD-6600 $\quad$ Quad Power Strobe $\quad$ 2-4

HM-76XX
HM-76LS03
HM-7608
HM-7610A/11A
HM-7616
HM-76160/161
HM-7620A/21A
HM-7625R
HM-7629
HM-7640A/41A
HM-7640AR/41AR
HM-7642A/43A
HM-7642P/43P
HM-7644A
HM-7645
HM-7645P
HM-7647R
HM-7648/49
HM-7680/81
HM-7680R/81R
HM-7680P/81P
HM-7680RP/81RP
HM-7683
HM-7684/85
HM-7684P/85P
HM-7686/87
HM-7686R/87R
HM-7686P/87P
HM-7686RP/87RP
JAN-0512

PROM Programming
Frogrammer Evaluation $\quad 2-105$
Data Entry Formats for Harris Custom Programming $\quad$ 2-106

## Harris Generic Programmable

 Read Only MemoriesIn 1970, Harris offered the industry's first Bipolar programmable read only memory, and has been a leader in the field of Bipolar PROMs from 1970 to date. Harris PROMs are manufactured using the Bipolar Junction Isolation process with reliability proven nickel chromium fusible links. Harris has had experience with nichrome since 1964 when it was first used for high reliability military circuits because of its high stability characteristics. Harris has been manufacturing nichrome fuse links since 1970 when the first PROM was manufactured, and has become the industry's most extensive programmable read only memory concept. This history has been a factor in giving Harris PROMs the industry's highest programming yield and a proven level of quality and reliability.

We now employ a shallow diffused self-aligned emitter aperture process conbined with two-level aluminum interconnect. This state of the art process technology has been deployed to produce large format devices with the high speed and versatility required by the industry.

Today Harris offers a family of programmable read only memories which we call the Generic PROMs or GPROMs. They have the following characteristics:

- Coherent part numbering scheme, the 76xxx series.
- Identical programming procedure for all GPROMs.
- All parameters are guaranteed over full temperature and voltage.
- The GPROM family comprises a complete range of formats.


## JAN QUALIFIED PROMS

The Harris Semiconductor Bipolar manufacturing line has received certification for processing JAN product. The Harris JAN 0512 is a QPL I JAN qualified PROM. Four additional Harris PROMs have been granted OPL II listing pending OPL I approval and may be shipped as JAN qualified product. Additional Harris PROMs are at various stages of qualification and the status of each at press time is listed below. As the status of these products will change rapidly, we suggest that you contact the nearest Harris Representative or Harris Sales Office for current status.

| HARRIS PART\# | SLASH SHEET | STATUS |
| :---: | :---: | :---: |
| JAN 0512 | MIL-M-38510/20101 BJB | QPLI |
| HM1-7610 | MIL-M-38510/20301 BEB | QPLII |
| HM1-7611 | MIL-M-38510/20302 BEB | QPL II |
| HM1-7620 | MiL-M-38510/20401 BEB | QPLII |
| HM1-7621 | MIL-M-38510/20402 BEB | QPL II |
| HM1-7642 | MIL-M-38510/20601 BVB | Pending OPL II |
| HM1-7643 | MIL-M-38510/20602 BVB | Pending OPL II |
| HM1-7644 | MIL-M-38510/20603 BEB | Pending OPL II |
| HM1-7602 | MIL-M-38510/207 | Pending Slash Sheets |
| HM1-7603 | MIL-M-38510/207 | Pending Slash Sheets |
| HM1-7640 | MIL-M-38510/208 | Pending Slash Sheets |
| HM1-7641 | MIL-M-38510/208 | Pending Slash Sheets |

## QUAD POWER STROBE

## Features

- HIGH DRIVE CURRENT- 200 mA
- HIGH SPEED 50ns TYPICAL
- TTL COMPATIBLE INPUTS
- DIELECTRIC ISOLATION
- QUAD MONOLITHIC CONSTRUCTION
- POWER SUPPLY FLEXIBILITY
- LOW POWER:

STANDBY-30mW/CIRCUIT
ACTIVE-95mW/CIRCUIT

## Description

The HD-6600 Quad Power Strobe is constructed with Harris Dielectric

Logic Diagram
 Isolation Bipolar Monolithic Process. The design incorporates power supply flexibility with TTL compatible inputs and high current outputs. This circuit is intended for use in power switched PROM arrays.

## Circuit Diagram

(ONE OF FOUR IDENTICAL STROBES)


| Power Supply Voltage VCC1 | +8 VDC |
| :--- | ---: |
|  | VCC2 |
| VCC3 | +18 VDC |
| Input Voltage VIN | +18 VDC |
| Storage Temperature TSTG | -0.5 VDC to +5.5 VDC |
| Output Current IL | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power Dissipation at $25^{\circ} \mathrm{C}$ | -200 mA |
|  | 1000 mW |

(Derate $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ Above $60^{\circ} \mathrm{C}$ )

## RECOMMENDED OPERATING CONDITIONS

| Power Supplies: | VCC1 | 5 VDC $\pm 10 \%$ |
| :--- | ---: | ---: |
|  | VCC2 | 12 VDC $\pm 15 \%$ |
|  | VCC3 | 5 VDC $\pm 20 \%$ |

ELECTRICAL CHARACTERISTICS $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ HD1-6600-2 $\quad \mathrm{VCC} 2=12.0 \mathrm{VDC}$
$T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ HD1-6600-5 $\quad \mathrm{VCC} 3=5.0 \mathrm{VDC}$
D.C.

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| $\begin{aligned} & I_{R} \\ & I_{I F} \end{aligned}$ | Input Current |  |  | $\begin{gathered} 60 \\ -1.6 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & V_{I N}=2.4 \mathrm{VDC} \\ & V_{I N}=0.4 \mathrm{VDC} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{VDC}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | Input Threshold Voltage | 2.0 |  | 0.8 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{VDC}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage (Note 1) | 4.75 | 4.85 |  | V | $\begin{aligned} & V_{\mathrm{CC} 1}=5.0 \mathrm{VDC} \\ & V_{I N}=0.4 \mathrm{VDC} \end{aligned}$ | $I_{L}=-150 \mathrm{~mA} D C$ |
| $\mathrm{V}_{\text {OL }}$ |  |  |  | 1.0 | V | $\mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{VDC}$ | $I_{L}=500 \mu \mathrm{ADC}$ |
| 'CC1 | Supply Current <br> (Note 2) |  | 4 | 6.0 | mA | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{VDC}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{VDC}$ |
| 'CC2 |  |  | 40 | 70 | mA | $\begin{aligned} & V_{\mathrm{CC1}}=5.5 \mathrm{VDC} \\ & \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{VDC} \end{aligned}$ | $I_{L}=-150 \mathrm{mADC}$ |
| ${ }^{\text {c CC2 }}$ |  |  | 8 | 15 | mA | $\begin{aligned} & V_{\mathrm{CC} 1}=5.5 \mathrm{VDC} \\ & \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{VDC} \end{aligned}$ | $I_{L}=0$ |


| A.C. | SYmbol | PARAMETER | TYP. | max. | UNITS | CONDITIONS TA $=25{ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ton | Turn On Delay | 50 | 75 | ns | $\mathrm{VCC1}=5.0 \mathrm{VDC}$ |
|  | toff | Turn Off Delay | 50 | 75 | ns | $\mathrm{VCC2}=12 \mathrm{VDC}$ |
|  |  |  |  |  |  | $\mathrm{VCC3}=5.0 \mathrm{VDC}$ |
|  | tR | Rise Time | 40 | 65 | ns | $\mathrm{R}_{\mathrm{L}}=33 \Omega$ |
|  | ${ }_{\text {t }}$ | Fall Time | 40 | 65 | ns | $C L=620 \mathrm{pF}$ |

NOTES (1) One strobe enabled. (2) All strobes enabled.

## Switching Time Definitions



TYPICAL OUTPUT VOLTAGE vs.


TYPICAL OUTPUT VOLTAGE vs. AMBIENT TEMPERATURE


TYPICAL DELAY vs.
AMBIENT TEMPERATURE


TYPICAL OUTPUT VOLTAGE vs.
VCc3 SUPPLY VOLTAGE


TYPICAL DELAY tOFF AND tF vs. LOAD CAPACITANCE


TYPICAL DELAY ton AND tr vs. LOAD CAPACITANCE


HARRIS
SEMICONDUCTOR PRODUCTS DIVISION

## Features

- COMMON D.C. ELECTRICAL CHARACTERISTICS AND PROGRAMMING PROCEDURE
- SIMPLE, HIGH SPEED PROGRAMMING PROCEDURE, ONE PULSE/BIT
- EXPANDABLE - "OPEN COLLECTOR" OR "THREE STATE" OUTPUTS AND CHIP ENABLE INPUTS
- INPUTS AND OUTPUTS TTL COMPATIBLE
- LOW INPUT CURRENT - $250 \mu$ A LOGIC " 0 ", $40 \mu A$ LOGIC " 1 "
- FULL OUTPUT DRIVE - 16 mA SINK, 2mA SOURCE
- FAST ACCESS time - guaranteed for worst Case n ${ }^{2}$ sequencING, OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES
- PIN COMPATIBLE WITH INDUSTRY STANDARD PROMs AND ROMs


## Organizations

| PART <br> NUMBER | * OUTPUT | TOTAL BITS | WORDS $\times$ BITS/WORD |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{HM}-7602 \\ & \mathrm{HM}-7603 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{OC} \\ & \mathrm{TS} \end{aligned}$ | 256 | $32 \times 8$ |
| $\begin{aligned} & \mathrm{HM}-7610 \\ & \mathrm{HM}-7611 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{OC} \\ & \mathrm{TS} \end{aligned}$ | 1024 | $256 \times 4$ |
| $\begin{aligned} & H M-7620 \\ & H M-7621 \end{aligned}$ | $\begin{aligned} & \mathrm{OC} \\ & \mathrm{TS} \end{aligned}$ | 2048 | $512 \times 4$ |
| $\begin{aligned} & H M-7640 \\ & H M-7641 \end{aligned}$ | $\begin{aligned} & \mathrm{OC} \\ & \mathrm{TS} \end{aligned}$ | 4096 | $512 \times 8$ |
| $\begin{aligned} & H M-7642 \\ & H M-7643 \\ & H M-7644 \end{aligned}$ | $\begin{gathered} \text { OC } \\ \text { TS } \\ \text { APU } \end{gathered}$ | 4096 | $1024 \times 4$ |
| *OC - Open Collector <br> *TS -"Three State" <br> * APU - Active Pull-Up |  |  |  |

## Description

The HM-76XX Generic PROMs comprise a completely compatible family having common D.C. electrical characteristics and identical programming requirements. They are fully decoded, high speed, field programmable ROMs and are available in all commonly used organizations, with both open-collector and "Three State" outputs. All bits are manufactured storing a logical " 1 " (outputs high), and can be selectively programmed for a logical " 0 " (outputs low).
The nichrome fuse technology is the same as is used in the JAN approved MIL-STD-38510/201 PROM and in all other Harris PROMs.

The field programmable PROM can be custom programmed to any pattern using a simple programming procedure. Schottky Bipolar circuitry provides fast access time, and features temperature and voltage compensation to minimize access time variation.

All pinouts are compatible to industry standard PROMs and ROMs.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and A.C. performance. Fuses in these test rows and columns are blown prior to shipment.

## Pinouts




## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature (Ambient) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Maximum Junction Temperature $+175^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)
$\mathrm{HM}-76 \mathrm{XX}-5\left(\mathrm{~V} \mathrm{CC}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$
HM-76XX-2, HM-76XX-8 ( $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Typical Measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | OPEN COLLECTOR OUTPUT |  |  | THREE STATE OUTPUT |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |  |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | Address/Enable " 1 " <br> Input Current (1) " 0 " | - | -50.0 | $\begin{gathered} 40 \\ -250 \end{gathered}$ | - | -50.0 | $\begin{array}{\|c} \hline 40 \\ -250 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { VIH }=\text { VCC Max. } \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \text { VIH } \\ & \text { VIL } \end{aligned}$ | $\begin{array}{ll}\text { Input Threshold } & \text { " } 1 \text { " } \\ \text { Voltage } & \text { " } 0 \text { " }\end{array}$ | 2.0 | - | 0.8 | 2.0 | - | 0.8 | v | VCC $=$ VCC Min. <br> VCC $=$ VCC Max. |
| VOH VOL | Output Voltage ${ }^{\prime \prime \prime}$ | N/A | 0.35 | 0.45 | 2.4 | $\begin{array}{c\|} \hline 3.4 \\ 0.35 \end{array}$ | 0.45 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{OH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{OL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| IOHE IOLE | $\begin{array}{ll}\text { Output Disabled } & " 1 " \\ \text { Current (2) } & \text { " } 0 \text { " }\end{array}$ | - | - | $\begin{aligned} & 100 \\ & \mathrm{~N} / \mathrm{A} \end{aligned}$ | - | - | $\begin{array}{r} 100 \\ -100 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC}$ Max. <br> $\mathrm{VOL}=+0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Max}$. |
| IOH | Output Leakage (1) "1" | - | - | 100 | - | - | N/A | $\mu \mathrm{A}$ | $\mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC}$ Max. |
| VCL | Input Clamp Voltage | - | - | -1.2 | - | - | -1.2 | V | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | N/A | - | N/A | -15 | - | -100 | mA | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ <br> One Output Only for a Max. of 1 sec . |
| ICC | $\begin{gathered} \text { Power Supply Current } \\ \text { HM-7602/7603 } \\ \text { HM }-7610 / 7611 \\ \text { HM }-7620 / 7621 \end{gathered}$ | - | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 105 \\ & 130 \end{aligned}$ | - | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 105 \\ & 130 \end{aligned}$ | mA | VCC $=$ Vcc Max. All Inputs Grounded |
|  | HM-7640/7641 | - | 125 | 170 | - | 125 | 170 | mA |  |
|  | HM-7642/7643/7644 | - | 100 | 140 | - | 100 | 140 | mA |  |

NOTE: (1) Enable current measured using only one enable input to disable the device.
(2) N/A for HM-7644, Active Pull-Up Output.
A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} H M-76 X X-5 \\ V_{C C}-5 V \pm 5 \% \\ T_{A}-0^{\circ} \text { to }+75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | HM-76XX-2HM-76XX-8$V_{C C}-5 V \pm 10 \%$$T_{A}--55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | TVPICAL | MAXIMUM | TYPICAL | MAXIMUM | UNITS |
| TAA TEA | HM-7602/7603 | $\begin{aligned} & 30 \\ & 20 \end{aligned}$ | $\begin{aligned} & 40 \\ & 30 \end{aligned}$ | $\begin{aligned} & 30 \\ & 20 \end{aligned}$ | $\begin{aligned} & 50 \\ & 40 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| TAA TEA | HM-7610/7611 | $\begin{aligned} & 40 \\ & 15 \end{aligned}$ | $\begin{aligned} & 60 \\ & 25 \end{aligned}$ | $\begin{aligned} & 40 \\ & 15 \end{aligned}$ | $\begin{aligned} & 75 \\ & 30 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| TAA TEA | HM-7620/7621 | $\begin{aligned} & 45 \\ & 15 \end{aligned}$ | $\begin{aligned} & 70 \\ & 25 \end{aligned}$ | $\begin{aligned} & 45 \\ & 15 \end{aligned}$ | $\begin{aligned} & 85 \\ & 30 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| TAA TEA | HM-7640/7641 | $\begin{aligned} & 45 \\ & 30 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ | $\begin{aligned} & 45 \\ & 30 \end{aligned}$ | $\begin{aligned} & 85 \\ & 50 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| TAA TEA | $\begin{aligned} & \text { HM-7642/7643 } \\ & \text { HM-7644 } \end{aligned}$ | $\begin{aligned} & 45 \\ & 15 \end{aligned}$ | $\begin{aligned} & 60 \\ & 25 \end{aligned}$ | $\begin{aligned} & 45 \\ & 15 \end{aligned}$ | $\begin{aligned} & 85 \\ & 30 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

TAA - Address to Output Access Time
TEA - Chip Enable Access Time (N/A HM-7644)
A.C. Limits Guaranteed for Worst Case $\mathrm{N}^{2}$ Sequencing

CAPACITANCE: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCS | Input Capacitance | 12 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 12 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

SWITCHING TIME DEFINITIONS

A.C. TEST LOAD


TYPICAL A.C. CHARACTERISTICS

ADDRESS TO OUTPUT DELAY
VS. TEMPERATURE


CHIP SELECT TO OUTPUT DELAY
VS. TEMPERATURE


ADDRESS TO OUTPUT DELAY VS. SUPPLY VOLTAGE


CHIP SELECT TO OUTPUT DELAY VS. SUPPLY VOLTAGE


## Pinout



Logic Symbol


PIN NAMES

$$
\begin{aligned}
\mathrm{A} 0-\mathrm{A} 4 & \text { Address Inputs } \\
\mathrm{O} 1-\overline{\mathrm{O}} & \text { Data Outputs } \\
\overline{\mathrm{CE}} & \text { Chip Enable Input }
\end{aligned}
$$

## Description

The HM -76LS03 is an ultra low power version of the standard 7603 PROM, designed to be MOS compatible with it's low ICC specification. The HM -76LSO3 is a fully decoded high speed Schottky TTL 256-Bit Field Programmable ROM in a 32 word by 8 bit/word format with "Three State" outputs. This PROM is available in a 16 pin DIP (ceramic or epoxy).

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The HM --76LSO3 contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There is a Chip Enable on the HM -76LS03, $\overline{\mathrm{CE}}$ low enables the device.

## Features

- ULTRA LOW POWER - 60 mW TYPICAL
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/bit TYPICAL, ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD.
- PIN COMPATIBLE WITH THE STANDARD 7603 PINOUT.
Sin , mention.


## Functional Diagram



## ABSOLUTE MAXIMUM RATINGS

Output or Supply Voltage Ratings (Operating) - 0.3 to +7.0 V
Address/Enable Input Voltage $\quad+5.5 \mathrm{~V}$
Address/Enable Input Current -20mA
Output Sink Current 100 mA

Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Temperature (Ambient) $\quad 0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ Maximum Junction Temperature $+175^{\circ} \mathrm{C}$

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications)
D.C. ELECTRICAL CHARACTERISTICS (Operating) $\quad$ HM-76LS03-5 ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% ; \mathrm{T}_{\mathrm{A}}=0{ }^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ )


Typical measurements are at $T A=25^{\circ} \mathrm{C}, \mathrm{VCC}=+5 \mathrm{~V}$
NOTE: Positive current defined as into the device terminals.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | HM-76LS03-5 <br> $5 \mathrm{~V} \pm 5 \%$ <br> $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS |
| TAA TEA | Address Access Time Chip Enable Access Time | - | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

A.C. limits guàranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $T A=20^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAX | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 12 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 12 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0, \mathrm{f}=1 \mathrm{MHz}$ |

SWITCHING TIME DEFINITIONS

A.C. TEST LOAD


HARRIS
SEMICONDUCTOR PRODUCTS DIVISION

## Pinouts

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OUTPUTS WITH A CHIP ENABLE INPUT
- SIMPLE, HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/ BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N2 SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- PIN COMPATIBLE WITH THE 2708 WITH:

ONLY ONE 5 VOLT SUPPLY
SUPERIOR ACCESS TIME
FASTER PROGRAMMING TIME

## Description

The HM-7608 is a fully decoded high speed Schottky TTL 8192-Bit Field Programmable ROM in a 1 K word by $8 \mathrm{bit} /$ word format and is available in a 24 pin D.I.P. (ceramic or epoxy) and a 24 pin flat pack.
All bits are manufactured storing a logical "1" (Positive Logic) and can be selectively programmed for a logical " 0 " in any bit position, the HM-7608 has "Three State" outputs.
Nichrome fuse technology is used on this and all other Harris Bipolar PROM's.
The HM-7608 contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
This PROM is a plug in replacement for the 2708 where the VSS pin on the 2708 becomes GND on the HM-7608. The VBB, VDD, and program pins on the 2708 are all N.C. on the HM-7608.
There is a chip enable input on the HM-7608 where $\overline{C E}$ low enables the device.

## Functional Diagram




PIN NAMES
$A_{0}-A_{9}$ Address Inputs
$\mathrm{O}_{1}$ - $\mathrm{O8}$ Data Outputs
$\overline{\mathrm{CE}} \quad$ Chip Enable Input
*No Internal Connect

Logic Symbol


## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: | :--- | ---: |
| Address/Enable Input Voltage | 5.5 V | Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Address/Enable Input Current | -20 mA | Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |
| Output Sink Current | 100 mA |  |  |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

HM-7608-5 ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$ )
$\mathrm{HM}-7608-2\left(\mathrm{~V}\right.$ CC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $\left.+125^{\circ} \mathrm{C}\right)$
Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | Address/enable " 1 " Input Current " 0 " | - | $-5 \overline{-} .0$ | $\begin{aligned} & +40 \\ & -100 \end{aligned}$ | $\underset{\mu \mathrm{A}}{\mu \mathrm{~A}}$ | $\begin{aligned} & \text { VIH }=\text { VCC Max. } \\ & \text { VIL }=0.45 V \end{aligned}$ |
| $\begin{aligned} & \text { VIH } \\ & \text { VIL } \end{aligned}$ | Input Threshold "1"  <br> Voltage $0 "$ | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{VCC}=\mathrm{VCC} \text { Max. } \end{aligned}$ |
| VOH VOL | Output $\quad " 1 "$  <br> Voltage $0 "$ | $2.4$ | $\begin{gathered} 3.2 \\ 0.35 \end{gathered}$ | $\overline{0.45}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $1 O H=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC}$ Min. $I O L=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC}$ Min. |
| IOHE IOLE | Output Disable $\quad " 1 "$,  <br> Current $0 "$ <br> 10  |  | - | $\begin{aligned} & +40 \\ & -40 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC}$ Max. <br> VOL $=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC}$ Max. |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $1 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output S.C. Current | -15 | - | -100 | mA | VOUT $=0.0 \mathrm{~V}$ <br> One Output Only for a Max. <br> of 1 Second |
| ICC | Power Supply Current | - | 130 | 170 | mA | VCC $=$ VCC Max. All Inputs Grounded |

NOTE: Positive current defined as into device terminals.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \mathrm{HM}-7608-5 \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75{ }^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \text { HM-7608-2 } \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns |
| TEA | Chip Enable Access Time | - | 30 | 40 | - | - | 50 | ns |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE : $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

SWITCHING TIME DEFINITIONS

A.C. TEST LOAD

PROM OUTPUT


## Features

- 40ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS
- SIMPLE, HIGH SPEED PROGRAMMING PROCEDURE USING SINGLE PULSES, ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY
- INPUTS AND OUTPUTS TTL COMPATIBLE
- FAST ACCESS TIME - GUARANTEED FOR WORST CAST N ${ }^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- PIN COMPATIBLE WITH INDUSTRY STANDARD PROM'S AND ROM'S


## Description

The HM-7610A/11A are fully decoded high speed Schottky TTL 1024Bit Field Programmable ROMs in a 256 word by 4 bit/word format with open collector (HM-7610A) or "three state" (HM-7611A) outputs. These PROMs are available in 16 pin D.I.P. (ceramic or epoxy) and a 16 pin flatpack.
All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.
The HM-7610A/11A contain test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
This PROM is intended for use in state of the art ultra high speed logic systems.
Nichrome fuse technology is used on these and all other Harris Bipolar PROM's.


TOP VIEW-FLAT PACK


PIN NAMES
$\mathrm{A}_{0}-\mathrm{A}_{7}$ Address Inputs

$$
\frac{\mathrm{O}_{1}-\mathrm{O}_{4}}{\mathrm{CE}_{1}, \overline{\mathrm{CE}}_{2}} \begin{aligned}
& \text { Data Outputs } \\
& \text { Chip Enable Inputs }
\end{aligned}
$$

## Functional Diagram



## Logic Symbol



## ABSOLUTE MAXIMUM RATINGS

Output or Supply Voltage (Operating) -0.3 to +7.0 V
Address/Enable Input Voltage 5.5 V
Address/Enable Input Current -20mA
Output Sink Current
100 mA

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating) $\mathrm{HM}-7610 \mathrm{~A} / 11 \mathrm{~A}-5\left(\mathrm{~V} C \mathrm{C}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{A}}=0 \circ \mathrm{C}\right.$ to $+75{ }^{\circ} \mathrm{C}$ ) $\mathrm{HM}-7610 \mathrm{~A} / 11 \mathrm{~A}-2\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{A}=-55^{\circ} \mathrm{C}\right.$ to $+125{ }^{\circ} \mathrm{C}$ ) Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{IH}$ | $\begin{array}{ll}\text { Address/Enable } & " 1 " \\ \text { Input Current } & " 0 "\end{array}$ | - | $-5 \overline{-0}$ | $\begin{array}{r} +40 \\ -250 \end{array}$ | ${ }_{\mu \mathrm{A}}^{\mu \mathrm{A}}$ | $\begin{aligned} & V_{I H}=V C C M a x . \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \overline{V_{I H}} \\ & V_{I L} \end{aligned}$ | Input Threshold " "1"  <br> Voltage " 0 " | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \text { VCC }=\text { VCC Min. } \\ & \text { VCC }=\text { VCC Max. } \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ <br> O"  | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $0.45$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & 1 O H=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & 1 O \mathrm{~L}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | Output Disable $" 1 "$ <br> Current $" 0 "$ <br> 10  | - | - | $\begin{aligned} & +40 \\ & -40 * \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \\ & \mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $11 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output S.C. Current * | -15* | - | -100* | mA | $\text { VOUT }=0.0 \mathrm{~V}$ <br> One Output Only for a Max. of 1 Second |
| I'c | Power Supply Current | - | - | 130 | mA | $\mathrm{VCC}=\mathrm{Vcc}$ Max. All Inputs Grounded |

* Not applicable to open collector.

NOTE: Positive current defined as into device terminals.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} H M-7610 \mathrm{~A} / 11 \mathrm{~A}-5 \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{HM}-7610 \mathrm{~A} / 11 \mathrm{~A}-2 \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | - | 40 | - | - | 60 | ns |
| TEA | Chip Enable Access Time | - | - | 25 | - | - | 40 | ns |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| $C_{\text {INA, }}$ CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

## SWITCHING TIME DEFINITIONS


A.c. test load


## Features

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OUTPUTS AND A CHIP ENABLE INPUT
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT TYPICAL
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N ${ }^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- PIN COMPATIBLE WITH THE 2716


## Description

HM-7616 is a fully decoded high speed Schottky TTL, 16,384 bit Field Programmable ROM in a 2 K word by $8 \mathrm{bit} /$ word format with "Three State" outputs. This PROM is available in a 24 pin DIP.

All bits are manufactured storing a logical "1" (Positive Logic) and can be selectively programmed for a logical " 0 " in any bit position.

The nichrome fuse technology used is the same as all other Harris Bipolar PROMs and the JAN approved MIL-M-38510/201 PROM.

The HM-7616 contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
There is a chip enable input on the HM-7616. $\overline{\mathrm{CE}}$ low enables the device.


## Functional Diagram



## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |


| Storage Temperature | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

HM-7616-5 (VCC $=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$ )
HM-7616-2 ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $\left.+125{ }^{\circ} \mathrm{C}\right)$
Typical Measurements are at $T_{A}=25{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { IIH } \\ & \text { IIL } \end{aligned}$ | $\begin{aligned} & \hline \text { Address/Enable " } 1 \text { "" } \\ & \text { Input Current } " 0 \text { " } \end{aligned}$ | - | $-50.0$ | $\begin{gathered} \hline+40 \\ -250 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { VIH }=\text { VCC Max. } \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & \text { Input Threshold " " } 1 \text { " } \\ & \text { Voltage } 0 \text { " } \end{aligned}$ | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $0.8$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \text { VCC }=\text { VCC Min. } \\ & \text { VCC }=\text { VCC Max. } \end{aligned}$ |
| $\mathrm{VOH}$ VOL | Output $\quad " 1 "$  <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{array}{r} 3.2 \\ 0.35 \end{array}$ | $\overline{-} \overline{50}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & I O H=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | $\begin{array}{ll} \hline \text { Output Disable " } 1 \text { " } \\ \text { Current } & " 0 " \end{array}$ | - | - | $\begin{aligned} & +40 \\ & -40 * \end{aligned}$ | $\begin{aligned} & \mu A \\ & \mu A \end{aligned}$ | $\begin{aligned} & \text { VOH }, V C C=V C C \text { Max. } \\ & \text { VOL }=0.3 V, V C C=V C C \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15 | - | -100 | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | - | 180 | mA | VCC = VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM-7616-5 } \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} \text { HM }-7616-2 \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns |
| TEA | Chip Enable Access Time | - | 30 | 40 | - | - | 50 | ns |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $\mathrm{T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | VCC $=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | VCC $=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. TEST LOAD

PROM OUTPUT
 total capacitance

## Features

Pinout

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND THREE CHIP
- ENABLE INPUTS
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT TYPICAL
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N2 SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES
- INDUSTRY'S HIGHEST PROGRAMMING YIELD


## Description

The HM-76160/161 are fully decoded high speed Schottky TTL 16,384 bit Field Programmable ROMs in a 2 K word by 8 bit/word format with open collector (HM-76160) or "Three State" (HM-76161) outputs. These PROMs are available in a 24 pin DIP.

All bits are manufactured storing a logical "1" (Positive Logic) and can be selectively programmed for a logical " 0 " in any bit position.

The nichrome fuse technology used is the same as all other Harris Bipolar PROMs and the JAN approved MIL-M-38510/201 PROM.
The HM-76160/161 contain test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
There are three chip enable inputs on the $\mathrm{HM}-76160 / 161 . \overline{\mathrm{CE}}_{1}$ low, $\mathrm{CE}_{2}$ high, and $\mathrm{CE}_{3}$ high enables the device.


## Logic Symbol



## Functional Diagram



## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |


| Storage Temperature | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature (Ambient) | $-55{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)
$H M-76160 / 161-5\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-76160 / 161-2\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125{ }^{\circ} \mathrm{C}\right)$
Typical Measurements are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{I} \mathrm{H} \\ & \mathrm{IIL} \end{aligned}$ | Address/Enable " 1 " Input Current " 0 " | - | $-50.0$ | $\begin{gathered} +40 \\ -250 \end{gathered}$ | $\begin{aligned} & \mu A \\ & \mu A \end{aligned}$ | $\begin{aligned} & V_{I H}=\text { VCC Max. } \\ & V_{I L}=0.45 V \end{aligned}$ |
| $\begin{aligned} & \text { VIH } \\ & \text { VIL } \end{aligned}$ | Input Threshold " 1 " Voltage 0 " | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V C C=V C C \text { Min. } \\ & V C C=V C C \text { Max. } \end{aligned}$ |
| VOH <br> VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | 2.4* | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $\frac{-}{0.50}$ | $\begin{aligned} & V \\ & V \end{aligned}$ | $\begin{aligned} & I O H=-2.0 m A, V C C=V C C M i n . \\ & I O L=+16 m A, V C C=V C C M i n . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | $\begin{array}{ll} \hline \text { Output Disable } " 1 " \\ \text { Current } & " 0 " \end{array}$ | - | - | $\begin{aligned} & +40 \\ & -40 * \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V O H, V C C=V C C M a x . \\ & V O L=0.3 V, V C C=V C C \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $11 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15* | - | -100 * | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | - | 180 | mA | $\mathrm{V}_{\mathrm{CC}}=$ VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*'Three State" only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)


A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

## SWITCHING TIME DEFINITIONS



## A.C. TEST LOAD



SEMICONDUCTOR PRODUCTS DIVISION

## Features

- 45ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS
- SIMPLE, HIGH SPEED PROGRAMMING PROCEDURE USING SINGLE PULSES, ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- INPUTS AND OUTPUTS TTL COMPATIBLE
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N 2 SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- PIN COMPATIBLE WITH INDUSTRY STANDARD PROM's AND ROM's.


## Description

The HM-7620A/21A are fully decoded high speed Schottky TTL 2048Bit Field Programmable ROM's in a 512 word by 4 bit/word format with open collector (HM-7620A) or "three state" (HM-7621A) outputs. These PROMs are available in 16 pin D.I.P. (ceramic or epoxy) and a 16 pin flatpack.

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

The HM-7620A/21A contain test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
This PROM is intended for use in state of the art ultra high speed logic systems.
Nichrome fuse technology is used on these and all other Harris Bipolar PROM's.

## Pinouts



PIN NAMES

| $\mathrm{A}_{0}-\frac{\mathrm{A} 8}{\overline{C E}}$ | Address Inputs |
| :--- | :--- |
| $\mathrm{O}_{1}-\mathrm{O} 4$ | Chip Enable Input |
| Data Outputs |  |

Functional Diagram


Logic Symbol


## ABSOLUTE MAXIMUM RATINGS

Output or Supply Voltage (Operating) - 0.3 to +7.0 V
Address/Enable Input Voltage 5.5 V
Address/Enable Input Current $\quad-20 \mathrm{~mA}$
Output Sink Current
100 mA

| Storage Temperature | $-650^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELEETRICAL CHARACTERISTICS (Operating)

$\mathrm{HM}-7620 \mathrm{~A} / 21 \mathrm{~A}-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75{ }^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7620 \mathrm{~A} / 21 \mathrm{~A}-2\left(\mathrm{~V} C \mathrm{C}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{A}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125{ }^{\circ} \mathrm{C}\right)$
Typical measurements are at $T_{A}=250 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | $\begin{array}{ll}\text { Address/enable " } 1 \text { " } \\ \text { Input Current } & \text { " } 0 \text { " }\end{array}$ | - | $-50.0$ | $\begin{array}{r} +40 \\ -250 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { VIH }=\text { VCC Max. } \\ & \text { VIL }=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \overline{\text { VIH }} \\ & \text { VIL } \end{aligned}$ | $\begin{array}{ll}\text { Input Threshold " } 1 \text { " } \\ \text { Voltage } \\ & 0 "\end{array}$ | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\stackrel{-}{0.8}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \text { VCC }=\text { VCC Min. } \\ & \text { VCC }=\text { VCC Max. } \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ <br> 10  | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $\overline{0.45}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{OH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCCMin} . \\ & 1 \mathrm{OL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCCM} . \end{aligned}$ |
| IOHE IOLE | Output Disable " 1 "  <br> Current " 0 " | - | - | $\begin{aligned} & +40 \\ & -40 * \end{aligned}$ | ${ }_{\mu \mathrm{A}}$ | $\mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC}$ Max. <br> $\mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Max}$. |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $1 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output S.C. Current | -15* | - | -100* | mA | $\text { VOUT }=0.0 \mathrm{~V}$ <br> One Output Only for a Max. of 1 Second |
| ICC | Power Supply Current | - | 90 | 130 | mA | VCC = Vcc Max. All Inputs Grounded |

*"Three State" only
NOTE: Positive current defined as into device terminals.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM-7620A/21A }-5 \\ 5 V \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75{ }^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} H M-7620 A / 21 A-2 \\ 5 V \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | - | 45 | - | - | 60 | ns |
| TEA | Chip Enable Access Time | - | - | 25 | - | - | 40 | ns |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPICITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | VCC $=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | VCC $=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. test load


Pinout
TOP VIEW - DIP

| $\mathrm{A}_{3} 1$ | 24 | $\mathrm{V}_{\mathrm{cc}}$ |
| :---: | :---: | :---: |
| $\mathrm{A}_{4} \mathrm{C}_{2}$ | 23 | $\mathrm{A}_{2}$ |
| NCO | 22 | $\mathrm{A}_{1}$ |
| $\mathrm{A}_{5}{ }_{4}$ | 21 | $\mathrm{A}_{0}$ |
| $\mathrm{A}_{6} 5$ | 20 | $\overline{\mathrm{CE}}_{1}$ |
| A7 6 | 19 | $\mathrm{CE}_{2}$ |
| $\mathrm{O}_{1} 7$ | 18 | STR |
| $\mathrm{O}_{2} \mathrm{C}_{8}$ | 17 | $\mathrm{\square}_{8}$ |
| $\mathrm{O}_{3}{ }^{-1}$ | 16 | $\mathrm{Z}_{7}$ |
| $\mathrm{O}_{4}{ }^{10}$ | 15 | $\mathrm{VO}_{6}$ |
| NC-11 | 14 | $\mathrm{Z}_{5}$ |
| GND-12 | 13 | ]NC |

PIN NAMES
$A_{0}-A_{7}$ Address Inputs
$\mathrm{O}_{1}-\mathrm{O}_{8}$ Data Outputs
$C E_{1}{ }^{\prime}, C E_{2}$ Chip Enable Inputs
STR Strobe Input

## Logic Symbol




## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |

Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Temperature (Ambient) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Maximum Junction Temperature $\quad+175^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

$\mathrm{HM}-7625 \mathrm{R}-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7625 \mathrm{R}-2\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{A}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Typical measurements are at $T_{A}=25 \circ \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{IIH} \\ & \mathrm{IIL} \end{aligned}$ | Address/Enable " 1 " Input Current " 0 " | - | $-50.0$ | $\begin{gathered} +25 \\ -100^{(1)} \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { VIH }=\text { VCC Max. } \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & \text { Input Threshold " } 1 \text { " } " \text { " } \\ & \text { Voltage } \end{aligned}$ | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $0.85$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & V C C=V C C \text { Min. } \\ & V C C=V C C \text { Max. } \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.7{ }^{(2)}$ | $\begin{gathered} 3.3 \\ 0.35 \end{gathered}$ | $0.50$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | Output Disable " 1 "  <br> Current  <br> $0 "$  |  | $-$ | $\begin{aligned} & +40 \\ & -40 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { VOH }, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \\ & \text { VOL }=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | $\checkmark$ | $11 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -20 | - | -70 | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 135 | 185 | mA | VCC = VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
NOTE ${ }^{(1)}: I_{I L}=-150 \mu \mathrm{~A}$ for -2
NOTE ${ }^{(2)}: \mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ for -2

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} H M-7625 R-5 \\ 5 V \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} H M-7625 R-2 \\ 5 V \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | TEST CONDIT. |
| TAA TEA | Address Access Time Chip Enable Access Time | - | $\begin{aligned} & 40 \\ & 30 \end{aligned}$ | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ | - | $\begin{aligned} & 50 \\ & 40 \end{aligned}$ | $\begin{aligned} & 80 \\ & 50 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | Latched or Transparent |
| TADH | Address Hold Time | 0 | -10 | - | 0 | -10 | - | ns | Latched Only |
| TCDH | Chip Enable Hold Time | 10 | 0 | - | 10 | 0 | - | ns |  |
| TSW | Strobe Pulse Width | 30 | 15 | - | 40 | 15 | - | ns |  |
| TSL | Strobe Latch Time | 60 | 35 | - | 80 | 45 | - | ns |  |
| TDL | Strobe Delatch Time | - |  | 40 | - | - | 50 | ns |  |
| TCDS | Chip Enable Set-Up Time | 40 | - | - | 50 | - | - | ns |  |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE (1): $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |



NOTE: Strobe input must remain high throughout read cycle while in the transparent mode.

SWITCHING TIME DEFINITIONS (Latched Mode)


## A.C. TEST LOAD



HARRIS
НМ-7629
SEMICONDUCTOR
PRODUCTS DIVISION
A DIVISION OF HARRIS CORPORATION

## Features

- 70ns MAXIMUM ADDRESS ACCESS TIME.
- "THREE STATE" OUTPUTS WITH FOUR CHIP ENABLE INPUTS.
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT TYPICAL. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- fast access time - guaranteed for worst case n ${ }^{2}$ sequencING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD.


## Description

The HM-7629 is a fully decoded high speed Schottky TTL 2048-Bit Field Programmable ROM in a 256 word by 8 bit/word format and is available in a 24 pin DIP (ceramic or epoxy).

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The HM-7629 contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There are four chip enables on the $\mathrm{HM}-7629 . \overline{\mathrm{CE}}_{1}$ low, $\overline{\mathrm{CE}}_{2}$ low, $\mathrm{CE}_{3}$ high, and $\mathrm{CE}_{4}$ high enables the chip.

## Pinout

TOP VIEW - DIP

| $\mathrm{A}_{7}$ | 24 | $\mathrm{v}_{\mathrm{cc}}$ |
| :---: | :---: | :---: |
| $\mathrm{A}_{6} \mathrm{Cl}_{2}$ | 23 | (1) |
| $\mathrm{A}_{5} \mathrm{O}_{3}$ | 22 | 1.c. (2) |
| $\mathrm{A}_{4} \mathrm{Cl}_{4}$ | 21 | $\overline{\mathrm{CE}}_{1}$ |
| $\mathrm{A}_{3} \mathrm{~B}_{5}$ | 20 | $\overline{C E}_{2}$ |
| $\mathrm{A}_{2} \mathrm{C}_{6}$ | 19 | $\mathrm{CE}_{3}$ |
| $\mathrm{A}_{1} \mathrm{Cl}^{7}$ | 18 | $\mathrm{CE}_{4}$ |
| $\mathrm{A}_{0} \mathrm{Cl}_{8}$ | 17 | $\mathrm{O}_{8}$ |
| $\mathrm{O}_{1} \mathrm{Cl}^{9}$ | 16 | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{2}{ }^{10}$ | 15 | $\mathrm{l}_{6}$ |
| $\mathrm{O}_{3} \mathrm{O}_{11}$ | 14 | $\mathrm{j}_{5}$ |
| GND ${ }^{12}$ | 13 | $\mathrm{O}_{4}$ |

$A_{0}-A_{7}$ Address Inputs
$\mathrm{O}_{1}-\mathrm{O}_{8}$ Data Outputs
$\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \mathrm{CE}_{3}, \mathrm{CE}_{4}$ Chip Enable Inputs
(1) Pin 23 must be tied to $V_{\mathrm{CC}}$ except
during programming
(2) Internal Connection

## Logic Symbol



## Functional Diagram



| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |


| Storage Temperature | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature (Ambient) | $0^{\circ} \mathrm{C}$ to +75 C |
| Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)
$\mathrm{HM}-7629-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}+5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$ Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIH | Address/Enable*'1" | - | - | +40 | $\mu \mathrm{A}$ | VIH $=$ VCC Max. |
| IIL | Input Current "0" | - | -50.0 | -250 | $\mu \mathrm{A}$ | $V \mathrm{IL}=0.45 \mathrm{~V}$ |
| VIH | Input Threshold " 1 " | 2.0 | 1.5 | - | v | $V_{C C}=V_{C C}$ Min. |
| VIL | Voltage '00' | - | 1.5 | 0.80 | v | VCC $=$ VCC Max. |
| VOH | Output "1" | 2.4 | 3.4 | - | V | $1 \mathrm{OH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC}$ Min. |
| VOL | Voltage "0" | - | 0.35 | 0.45 | v | $1 \mathrm{OL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC}$ Min. |
| IOHE | Output Disable " 1 " | - | - | +100 | $\mu \mathrm{A}$ | $\mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC}$ Max. |
| IOLE | Current "0" | - | - | -100 | $\mu \mathrm{A}$ | $\mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC}$ Max. |
| VCL | Input Clamp Voltage | - | - | -1.2 | $v$ | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15 | - | -100 | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 125 | 170 | mA | VCC = Vcc Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*Enable current measured using only one enable input at a time to disable the device.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | HM-7629-5 <br> $5 V \pm 5 \%$ <br> $0^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 45 | 70 | ns |
| TEA | Chip Enable Access Time | - | 30 | 40 | ns |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 12 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 12 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. TEST LOAD


## HM-7640A - Open Collector Outputs HM-7641A - "Three State" Outputs

## Features

- 50ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND FOUR CHIPS ENABLE INPUTS.
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE ${ }^{2}{ }^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- LOW INPUT LOADING


## Descr:ption

The r:M-7640A/41A are fully decoded high speed Schottky TTL 4096Bit Field Programmable ROMs in a 512 word by 8 bit/word format and are ivailable in a 24 pin DIP (ceramic or epoxy) and a 24 pin flatpack.

All bits are manufactured storıng a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on this and a!l other Harris Bipolar PROM's.

The HM-7640A/41A contain test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There are four chip enable inputs on the $\mathrm{HM}-7640 \mathrm{~A} / 41 \mathrm{~A}$ where $\overline{\mathrm{CE}}_{1}$, and $\overline{\mathrm{CE}}_{2}$ low and $\mathrm{CE}_{3}$ and $\mathrm{CE}_{4}$ high enables the chip.

## Functional Diagram



## Pinouts



## TOP VIEW - FLATPACK



PIN NAMES

A0-A8 Address Inputs
$\mathrm{O}_{1}-\mathrm{O}_{8}$ Data Outputs $\overline{C E}_{1}, \overline{C E}_{2}, C E_{3}, \mathrm{CE}_{4}$ Chip Enable Inputs

## Logic Symbol



## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: | :--- | ---: |
| Address/Enable Input Voltage | 5.5 V | Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Address/Enable Input Current | -20 mA | Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

$\mathrm{HM}-7640 \mathrm{~A} / 41 \mathrm{~A}-5\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75{ }^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7640 \mathrm{~A} / 41 \mathrm{~A}-2\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125{ }^{\circ} \mathrm{C}\right)$
Typical measurements are at $T_{A}=25{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{IIH} \\ & \mathrm{IIL} \end{aligned}$ | Address/Enable " 1 " Input Current | - | $-50.0$ | $\begin{aligned} & \hline \hline+40 \\ & -250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V_{I H}=V_{C C} \text { Max. } \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \text { VIH } \\ & \text { VIL } \end{aligned}$ | $\begin{array}{ll}\text { Input Threshold " } 1 \text { "" } \\ \text { Voltage } & \text { " }\end{array}$ | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $0.8$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\mathrm{VCC}=\mathrm{VCC}$ Min. <br> $\mathrm{VCC}=\mathrm{VCC}$ Max. |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $\overline{-}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & I O H=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} M \mathrm{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | $\begin{array}{ll} \hline \text { Output Disable } " 1 " \\ \text { Current } & " 0 \text { " } \end{array}$ | - | - | $\begin{gathered} +40 \\ -40^{*} \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \\ & \mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $1 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15* | - | -100* | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 125 | 170 | mA | VCC = Vcc Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*''Three State" only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM-7640A/41A } \\ 5 \mathrm{~V} \pm 5 \% \\ 0{ }^{\circ} \mathrm{C} \text { to }+75{ }^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} \text { HM-7640A/41A } \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 35 | 50 | - | - | 70 | ns |
| TEA | Chip Enable Access Time | - | 30 | 40 | - | - | 50 | ns |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

## SWITCHING TIME DEFINITIONS


A.C. TEST LOAD


## Features

- 50ns MAXIMUM ADDRESS ACCESS TIME.
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS WITH THREE CHIP ENABLE INPUTS.
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE $\mathrm{N}^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD.
- LATCHED OUTPUTS.
- LOW input loading.


## Description

The HM-7640AR/41AR are fully decoded high speed Schottky TTL 4096 Bit Field Programmable ROMs in a 512 word by 8 bit/word format and are available in a 24 -pin DIP (ceramic or epoxy) and a 24-pin flat pack.
All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.
Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The HM-7640AR/41AR contain test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
There are three chip enable inputs on the HM-7640AR/41AR, $\overline{C E}_{1}, \overline{C E}_{2}$ low and $\mathrm{CE}_{3}$ high enables the chip.
HM-7640AR/41AR are operated in the Transparent Read Mode by holding the strobe input high throughout the read operation. This is the normal read mode where the three chip enable inputs will control the outputs.
In Latched Read Mode, bringing the strobe input low will latch the outputs and chip enable inputs. If the device is disabled, when the strobe input goes low the outputs will be latched in the high impedance state. If the device is in the latched mode the strobe input must be brought high to allow the outputs to respond to new address or chip enable conditions.

## Pinouts

TOP VIEW - DIP


TOP VIEW - FLATPACK


PIN NAMES
$\mathrm{A}_{0}-\mathrm{A}_{8}$ Address Inputs
$\mathrm{O}_{1}-\mathrm{O}_{8}$ Data Outputs
$\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}, \mathrm{CE}_{3}$ Chip Enable Inputs
STR Latch Input

## Functional Diagram



Logic Symbol


## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |


| Storage Temperature | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

HM-7640AR/41AR-5 (VCC $=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$ )
HM-7640AR/41AR-2 (VCC $=5.0 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ ) Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{VCC}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 11 \mathrm{H} \\ & 111 \end{aligned}$ | Address/Enable " 1 "" Input Current $" 0$ " | - | $-50.0$ | $\begin{aligned} & \hline+40 \\ & -250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V_{\text {IH }}=\text { VCC Max. } \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | Input Threshold " "1" <br> Voltage <br> $0 "$ | 2.0 | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} V C C & =V C C \text { Min. } \\ V C C & =V C C \text { Max. } \end{aligned}$ |
| $\mathrm{VOH}$ <br> VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $\overline{-}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | $\begin{array}{ll} \hline \text { Output Disable } & " 1 " \\ \text { Current } & \text { " } 0 " \end{array}$ | - | - | $\begin{aligned} & +40 \\ & -40^{*} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V O H, V C C=V C C \text { Max. } \\ & V O L=0.3 V, V C C=V C C \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | $\checkmark$ | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15* | - | -100* | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | - | 180 | mA | VCC $=$ VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*''Three State" only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM-7640AR/41AR-5 } \\ 5 \mathrm{~V} \pm 5 \% \\ 0{ }^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  | ```HM-7640AR/41AR-2 5V 士 10\% \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)``` |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | TEST CONDIT. |
| $\begin{aligned} & \text { TAA } \\ & \text { TEA } \end{aligned}$ | Address Access Time <br> Chip Enable Access Time | - | $\begin{aligned} & 35 \\ & 30 \end{aligned}$ | $\begin{aligned} & 50 \\ & 40 \end{aligned}$ | - | - | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \text { ns } \end{aligned}$ | Latched or Transparent |
| TADH | Address Hold Time | 0 | -10 | - | 0 | -10 | - | ns | Latched Only |
| TCDH | Chip Enable Hold Time | 10 | 0 | - | 10 | 0 | - | ns |  |
| Tsw | Strobe Pulse Width | 30 | 15 | - | 40 | 15 | - | ns |  |
| TSL | Strobe Latch Time | 60 | 35 | - | 80 | 45 | - | ns |  |
| TDL | Strobe Delatch Time | - | - | 40 | - | - | 50 | ns |  |
| TCDS | Chip Enable Set-Up Time | 40 | - | - | 50 | - | - | ns |  |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |



NOTE: Strobe input must remain high throughout read cycle while in transparent mode.

SWITCHING TIME DEFINITIONS (Latched Mode)

A.C. TEST LOAD


## Features

- 50ns MAXIMUM ADDRESS ACCESS TIME.
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND TWO CHIP ENABLE INPUTS
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE ONE PULSE/bIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE $\mathbf{N}^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD.


## Description

The HM-7642A/43A are fully decoded high speed Schottky TTL 4096Bit Field Programmable ROMs in a 1 K words by $4 \mathrm{Bit} /$ word format with open collector(HM-7642A) or "Three State" (HM-7643A) outputs. These PROM's are available in an 18-pin DIP (ceramic or epoxy) and an 18-pin flat pack.

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The HM-7642A/43A contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There are two chip enable inputs on the HM-7642A/43A. $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ low enables the chip.

## Functional Diagram



NOTE: Physical bit positions for columns are as follows:
$\mathrm{O}_{2}, \mathrm{O}_{4}=(0 \rightarrow 15)$
$O_{1}, O_{3}=(15,0 \rightarrow 14)$
( ) = PIN NUMBERS
(18) $=V_{C C}$
$(9)=$ GND

## Pinout

TOP VIEW-DIP


TOP VIEW-FLAT PACK


PIN NAMES
$A_{0}-A_{g}$ ADDRESS INPUTS
$\mathrm{O}_{1}-\mathrm{O}_{4}$ DATA OUTPUTS
$\overline{C E}_{1}, \overline{C E}_{2} \quad$ CHIP ENABLE INPUTS

Logic Symbol


## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

$\mathrm{HM}-7642 \mathrm{~A} / 43 \mathrm{~A}-5 \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7642 \mathrm{~A} / 43 \mathrm{~A}-2 \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Typical Measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER |  | MIN | TYP | MAX | UNITS |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |

NOTE: Positive current defined as into device terminals.
*''Three State" only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \mathrm{HM}-7642 \mathrm{~A} / 43 \mathrm{~A} \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} \text { HM-7642A/43A } \\ 5 V \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 35 | 50 | - | - | 70 | ns |
| TEA | Chip Enable Access Time | - | 25 | 30 | - | - | 40 | ns |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHZ}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. TEST LOAD

total capacitance

HARRIS

## Features

- 50 ns MAXIMUM ADDRESS ACCESS TIME.
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS, A POWER DOWN INPUT, AND A CHIP ENABLE INPUT.
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME FOR WORST CASE N2 SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD.


## Description

The HM-7642P/43P are fully decoded high speed SchottkyTTL 4096-Bit Field Programmable ROMs in a 1 K words by 4 bit/word format with open collector (HM-7642P) or "Three State" (HM-7643P) outputs. These PROM s are available in an 18-pin DIP (ceramic or epoxy) and an 18-pin flat pack.

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on these and all other Harris Bipolar PROMs.

The HM-7642P/43P contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
There is a power down input on the HM-7642P/43P which is similar to a chip enable. The chip can be enabled or disabled using the power down input where a powered down chip dissipates $25 \%$ of nominal power and the outputs go to a high impedance state. The chip is powered up when $\mathrm{PD}_{1}$ is low.
There is also the conventional chip enable input on this device, $\overline{\mathrm{CE}}$ low and PD1 low enables the device.

## Functional Diagram



Pinout

NOTE: Physical bit positions for columns are as follows:
$\mathrm{O}_{1}, \mathrm{O}_{3}=(15,0 \longrightarrow 14)$
$\mathrm{O}_{2}, \mathrm{O}_{4}=(0-15)$
( $)=$ Pin Numbers
$(18)=V_{C C}$
$(9)=$ GND
TOP VIEW - DIP


PIN NAMES
$A_{0}-A_{9} \quad$ ADDRESS INPUTS
$\mathrm{O}_{1}-\mathrm{O}_{4}$ DATA OUTPUTS
PD POWER DOWN INPUT
CHIP ENABLE INPUT

## Logic Symbol



CE CHIP ENABLE INPUT


## Specifications HM-7642P/43P

## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |


| Storage Temperature | $-65{ }^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)
$\mathrm{HM}-7642 \mathrm{P} / 43 \mathrm{P}-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=00 \mathrm{C}\right.$ to $\left.+75{ }^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7642 \mathrm{P} / 43 \mathrm{P}-2\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Typical Measurements are at $\mathrm{T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER |  | MIN | TYP | MAX | UNITS |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |$|$ TEST CONDITIONS

NOTE: Positive current defined as into device terminals.
*'Three State" only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} H M-7642 P / 43 P-5 \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} H M-7642 P / 43 P-2 \\ 5 V \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 35 | 50 | - | - | 70 | ns |
| TDA | Chip Disable Access Time | - | 25 | 30 | - | - | 40 | ns |
| TPU | Chip Power-Up Access Time | - | 80 | 100 | - | - | 150 | ns |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. TEST LOAD


## Features

- 50ns MAXIMUM ADDRESS ACCESS TIME
- ACTIVE PULL-UP OUTPUTS
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE ONE PULSE/BIT ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY
- FAST ACCESS tIME - GUARANTEED FOR WORST CASE $\mathbf{N}^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTage ranges
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- LOW PIN COUNT FOR MAXIMUM DENSITY


## Description

The HM-7644A is a fully decoded high speed Schottky TTL 4096-Bit Field Programmable ROM in a 1 K word by 4 bit/word format with active pull-up outputs. This PROM is available in a 16 pin DIP (ceramic or epoxy) and a 16 pin flatpack.

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The HM-7644A contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

## Functional Diagram



## Pinouts

TOP VIEW - DIP


TOP VIEW - FLATPACK

$\mathrm{AO}_{0} \mathrm{~A}_{9}$ Address Inputs $\mathrm{O}_{1}-\mathrm{O}_{4}$ Outputs

Logic Symbol


## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V | Storage Temperature | $-650^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$ |
| :--- | ---: | :--- | ---: |
| Address/Enable Input Voltage | 5.5 V | Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to +1250 C |
| Address/Enable Input Current | -20 mA | Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |
| Output Sink Current | 100 mA |  |  |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

$\mathrm{HM}-7644 \mathrm{~A}-5\left(\mathrm{~V} C \mathrm{C}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7644 \mathrm{~A}-2\left(\mathrm{~V} C \mathrm{C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \mathrm{H} \\ & \mathrm{ILL} \end{aligned}$ | Address Input " 1 "  <br> Current " 0 " | $-$ | $-50.0$ | $\begin{aligned} & \hline+40 \\ & -250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} V_{I H} & =\text { VCC Max. } \\ \text { VIL } & =0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & \text { VIL } \end{aligned}$ | $\begin{aligned} & \text { Input Threshold " " } 1 \text { " } \\ & \text { Voltage } 0 \text { " } \end{aligned}$ | 2.0 | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & V_{C C}=V_{C C} \text { Min. } \\ & V_{C C}=V_{C C} \text { Max. } \end{aligned}$ |
| VOH <br> VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4$ | $\begin{aligned} & 3.2 \\ & 0.35 \end{aligned}$ | $\frac{-}{0.45}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| 105 | Output Short Circuit Current | -15 | - | -100 | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 100 | 140 | mA | VCC = VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} H M-7644 A-5 \\ 5 V \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} H M-7644 A-2 \\ 5 V \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 35 | 50 | - | - | 60 | ns |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA | Input Capacitance | 8 | pF | $V C C=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | VCC $=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

## SWITCHING TIME DEFINITIONS


A.C. TEST LOAD


HARRIS
HM-7645
SEMICONDUCTOR PRODUCTS DIVISION
A DIVISION OF HARRIS CORPORATION

## Pinout

TOP VIEW-DIP

| $\mathrm{A}_{6}-1$ | 20 | VCC |
| :---: | :---: | :---: |
| $\mathrm{A}_{5} \square_{2}$ | 19 | $A_{7}$ |
| $\mathrm{A}_{4} \square_{3}$ | 18 | $A_{8}$ |
| $\mathrm{A}_{3} \square_{4}$ | 17 | A9 |
| $\mathrm{CE}_{2} \square_{5}$ | 16 | $\overline{C E}_{3}$ |
| $\mathrm{A}_{0} \square_{6}$ | 15 | $\mathrm{O}_{1}$ |
| $\mathrm{A}_{1} \square_{7}$ | 14 | $\mathrm{O}_{2}$ |
| $\mathrm{A}_{2} \square_{8}$ | 13 | $\mathrm{O}_{3}$ |
| $\overline{C E}_{1} \square 9$ | 12 | $\mathrm{O}_{4}$ |
| GND 10 | 11 | $\mathrm{CBE}_{4}$ |

TOP VIEW-FLAT PACK


PIN NAMES
A0-A9 ADDRESS INPUTS
$\mathrm{O}_{1}-\mathrm{O}_{4}$ DATA OUTPUTS
$\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{3}$
$\mathrm{CE}_{2}, \mathrm{CE}_{4}$
Logic Symbol


## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |

$$
\begin{array}{lr}
\text { Storage Temperature } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
\text { Operating Temperature (Ambient) } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
\text { Maximum Junction Temperature } & +175^{\circ} \mathrm{C}
\end{array}
$$

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)
$\mathrm{HM}-7645-5\left(\mathrm{~V} C \mathrm{C}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$ HM-7645-2 ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $\left.+125{ }^{\circ} \mathrm{C}\right)$ Typical Measurements are at $T_{A}=25{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBEL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | Address/Enable "1" Input Current "0" | - | $-50.0$ | $\begin{gathered} +40 \\ -250 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V_{I H}=V_{C C} \text { Max. } \\ & V_{I L}=0.45 V \end{aligned}$ |
| VIH <br> VIL | $\begin{aligned} & \text { Input Threshold "1" } \\ & \text { Voltage } 0 \text { " } \end{aligned}$ | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{-}$ | $\begin{aligned} & V \\ & V \end{aligned}$ | $\begin{aligned} & V C C=\text { VCC Min. } \\ & V C C=V C C \text { Max. } \end{aligned}$ |
| $\mathrm{VOH}$ VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | 2.4 - | $\begin{aligned} & 3.2 \\ & 0.35 \end{aligned}$ | $0.50$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | $\begin{array}{ll}\text { Output Disable " } 1 \text { " } \\ \text { Current } & \text { " } 0 \text { " }\end{array}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & +40 \\ & -40 \end{aligned}$ | $\begin{aligned} & \mu A \\ & \mu A \end{aligned}$ | $\begin{aligned} & \text { VOH, VCC = VCC Max. } \\ & \text { VOL }=0.3 V, V C C=V C C \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $11 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15 | - | -100 | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 100 | 140 | mA | VCC = VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \mathrm{HM}-7645-5 \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} H M-7645-2 \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 35 | 50 | - | - | 70 | ns |
| TEA | Chip Enable Access Time | - | 25 | 30 | - | - | 40 | ns |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | FARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. TEST LOAD


## Features

- 50ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OUTPUTS AND FOUR POWER DOWN INPUTS
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/bit ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY
- FAST ACCESS TIME - FOR WORST CASE ${ }^{2}{ }^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- 2142 PINOUT


## Description

The HM-7645P is a fully decoded high speed Schottky TTL 4096-Bit Field Programmable ROM in a 1 K by 4 bit/word format with "Three State" outputs. This PROM is available in a 20 pin DIP (ceramic or epoxy) and a 20 pin flatpack.
All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.
Nichrome fuse technology is used on these and all other Harris Bipolar PROM's.

The HM-7645P contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
There are four power down inputs on the HM-7645P which are similar to chip enables. The chip is enabled or disabled using the power down inputs where a disabled chip dissipates $30 \%$ of nominal power and the outputs go to a high impedance state. The chip is powered up (enabled) when $\mathrm{PD}_{1}$, $\mathrm{PD}_{3}$ are low, and $\overline{\mathrm{PD}}_{2}, \overline{\mathrm{PD}}_{4}$ are high.

Functional Diagram


## Pinouts

TOP VIEW - DIP


TOP VIEW - FLATPACK


PIN NAMES

$$
\begin{aligned}
\mathrm{A}_{0}-\mathrm{A}_{9} & \text { Address Inputs } \\
\mathrm{O}_{1}-\mathrm{O}_{4} & \text { Data Outputs } \\
\mathrm{PD}_{1}, \overline{\mathrm{PD}}_{2}, & \text { Power Down In } \\
\mathrm{PD}_{3}, \overline{P D}_{4} &
\end{aligned}
$$

## Logic Diagram

NOTE: Physical bit positions for columns are as follows:
$O_{1}, O_{3}=(15,0 \longrightarrow 14)$ $\mathrm{O}_{2}, \mathrm{O}_{4}=(0 \rightarrow 15)$

## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |

$$
\begin{array}{lr}
\text { Storage Temperature } & -650^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
\text { Operating Temperature (Ambient) } & -55^{\circ} \mathrm{C} \text { to }+125{ }^{\circ} \mathrm{C} \\
\text { Maximum Junction Temperature } & +1750^{\circ} \mathrm{C}
\end{array}
$$

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)
$\mathrm{HM}-7645 \mathrm{P}-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7645 \mathrm{P}-2\left(\mathrm{~V} C \mathrm{C}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Typical measurements are at $T_{A}=25{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | Address/Enable "1" Input Current " 0 " |  | $-\overline{-50.0}$ | $\begin{aligned} & \hline+40 \\ & -250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V_{I H}=V_{\text {CC Max }} . \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | Input Threshold " 1 ",  <br> Voltage  <br> $10 "$  | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\mathrm{VCC}=\mathrm{VCC}$ Min. <br> $\mathrm{Vcc}=\mathrm{Vcc}$ Max. |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4$ | $\begin{aligned} & 3.2 \\ & 0.35 \end{aligned}$ | $0.50$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } \\ & \mathrm{OL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } \end{aligned}$ |
| IOHE iole | Output Disable " 1 " Current |  |  | $\begin{aligned} & +40 \\ & -40 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC}$ Max. <br> $\mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC}$ Max. |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $1 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15 | - | -100 | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 100 | 140 | mA | VCC = VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} H M-7645 \mathrm{P}-5 \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} H M-7645 P-2 \\ 5 V \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 35 | 50 | - | - | 70 | ns |
| TPD | Chip Power-Down <br> Access Time | - | 25 | 30 | - | - | 40 | ns |
| TPU | Chip Power-Up Access Time | - | 80 | 100 | - | - | 150 | $s$ |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $V C C=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

## SWITCHING TIME DEFINITIONS




HM-7647R

## Features

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OUTPUTS WITH TWO CHIP ENABLE INPUTS
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N2 SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- PIN COMPATIBLE WITH THE 82S115
- LATCHED OUTPUTS
- INPUT LOADING IS - $100 \mu$ A MAXIMUM


## Description

The HM-7647R is a fully decoded high speed Schottlky TTL 4096-Bit Field Programmable ROM in a 512 word by 8 bit/word format and is available in a 24 pin D.I.P. (ceramic or epoxy) and a 24 pin flatpack.
All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any position. The HM-7647R has "Three State" outputs.

Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The pinout is identical to the 82S115 PROM.
The HM-7647R contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There are two chip enable inputs on the HM-7647R. $\overline{\mathrm{CE}}_{1}$ low and $\mathrm{CE}_{2}$ high enables the chip.
HM-7647R is operated in the Transparent Read Mode by holding the strobe input high throughout the read operation. This is the normal read mode where the two chip enable inputs will control the outputs.
In Latched Read Mode, bringing the strobe input low will latch the outputs and chip enable inputs. If the device is disabled when the strobe input goes low the outputs will be latched in the high impedance state. If the device is in the latched mode the strobe input must be brought high to allow the outputs to respond to new address or chip enable conditions.

## Pinout

TOP VIEW - D.I.P.



PIN NAMES

| A0-A8 | Address Inputs |
| ---: | :--- |
| $\mathrm{O}_{1}-\mathrm{O8}$ | Data Outputs |
| $\mathrm{CE}_{1}$ - CE2 | Chip Enable Inputs |
| STR | Latch Input |

Functional Diagram

## Logic Symbol



## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V | Storage Temperature | -650 C to +1500 C |
| :--- | ---: | :--- | ---: |
| Address/Enable Input Voltage | 5.5 V | Operating Temperature (Ambient) -550 C to +1250 C |  |
| Address/Enable Input Current | -20 mA | Maximum Junction Temperature |  |
| Output Sink Current | 100 mA |  |  |
| CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a |  |  |  |
| stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational |  |  |  |
| sections of this specification is not implied. (While programming, follow the programming specifications.) |  |  |  |

D.C. ELECTRICAL CHARACTERISTICS (Operating)

HM-7647R-5 ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+75{ }^{\circ} \mathrm{C}\right)$
HM-7647R-2 ( $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=-55{ }^{\circ} \mathrm{C}$ to +1250 C )
Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | $\begin{array}{ll}\text { Address/Enable "1" } \\ \text { Input Current } & \text { "0" }\end{array}$ | - | $-\overline{-50}$ | $\begin{gathered} +25 \\ -100^{(1)} \end{gathered}$ | $\begin{aligned} & \mu A \\ & \mu A \end{aligned}$ | $\begin{aligned} & V_{I H}=V C c \text { Max. } \\ & V_{I L}=0.45 V \end{aligned}$ |
| $\begin{aligned} & \text { VIH } \\ & \text { VIIL } \end{aligned}$ | $\begin{array}{ll}\text { Input Threshold " } 1 \text { " } \\ \text { Voltage " } 0 \text { " } & \text { " } 0 \text { " }\end{array}$ | 2.0 | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $0 . \overline{85}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & \text { VCC }=\text { VCC Min. } \\ & \text { VCC }=\text { VCC Max. } \end{aligned}$ |
| VOH <br> VOL | Output "1" $101 "$ Voltage "0" 0 " 0 " | $2.7^{(2)}$ | $\begin{gathered} 3.3 \\ 0.35 \end{gathered}$ | $\overline{0.50}$ | $\begin{aligned} & \mathbf{V} \\ & \mathbf{v} \end{aligned}$ | $\begin{aligned} & 1 O H=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } \end{aligned}$ |
| IOHE IOLE | Output Disable " 1 " <br> Current " 0 " $" 0 "$ | - | - | $\begin{aligned} & +40 \\ & -40 \end{aligned}$ | $\begin{aligned} & \mu A \\ & \mu A \end{aligned}$ | $\begin{aligned} & \mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \\ & \mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $1 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output S.C. Current | -20 | - | -70 | mA | $\text { VOUT }=0.0 \mathrm{~V}$ <br> One Output Only for a Max. of 1 Second |
| ICC | Power Supply Current | - | 135 | 185 | mA | VCC = VCC Max. All Inputs Grounded |
| *Positive current defined as into device terminals. <br> NOTE(1): $\quad I_{\mathrm{IL}}=-150 \mu \mathrm{~A}$ for -2 <br> NOTE(2): $\quad V_{O H}=2.4 \mathrm{~V}$ for -2 |  |  |  |  |  |  |

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM-7647R-5 } \\ 5 V \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \text { HM-7647R-2 } \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125{ }^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | Min | TYP | MAX | MIN | TYP | MAX | UNITS | TEST CONDIT. |
| TAA TEA | Address Access Time Chip Enable Access Time | - | $\begin{aligned} & 40 \\ & 30 \end{aligned}$ | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ | - | $\begin{aligned} & 50 \\ & 40 \end{aligned}$ | $\begin{aligned} & 80 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | Transparent |
| TADH | Address Hold Time | 0 | -10 | - | 0 | -10 | - | ns | Latched |
| TCDH | Chip Enable Hold Time | 10 | 0 | - | 10 | 0 | - | ns |  |
| TSW | Strobe Pulse Width | 30 | 15 | - | 40 | 15 | - | ns |  |
| TSL | Strobe Latch Time | 60 | 35 | - | 80 | 45 | - | ns |  |
| TDL | Strobe Delatch Time | - | - | 40 | - | - | 50 | ns |  |
| TCDS | Chip Enable Set-Up Time | 40 | - | - | 50 | - | - | ns |  |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{~V}, \mathrm{~N}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |



NOTE: Strobe input must remain high throughout read cycle while in transparent mode.

SWITCHING TIME DEFINITIONS (LATCHED MODE)

A.C. TEST LOAD


## Features

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND A CHIP ENABLE INPUT
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N ${ }^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- PIN COMPATIBLE WITH THE 74S472/73
- LOW INPUT LOADING


## Description

The HM-7648/49 is a fully decoded high speed Schottky TTL 4096-Bit Field Programmable ROM in a 512 word by 8 bit/word format with open collector (HM-7648) or "Three State" (HM-7649) outputs. These PROMs are available in a 24 pin D.I.P. (ceramic or epoxy) and a 24 pin flat pack.

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The pinout is identical to the $74 \mathrm{~S} 472 / 73$ PROM.
The HM-7648/49 contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametic and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There is a chip enable input on the HM-7648/49 where $\overline{\mathrm{CE}}$ low enables the device.

Pinouts
TOP VIEW - D.I.P.


TOP VIEW - FLATPACK


PIN NAMES

$$
\begin{aligned}
\mathrm{A}_{0}-\mathrm{A}_{8} & \text { Address Inputs } \\
\mathrm{O}_{1}-\mathrm{O}_{8} & \text { Data Outputs } \\
\overline{\mathrm{CE}} & \text { Chip Enable Input }
\end{aligned}
$$

Functional Diagram


## Logic Symbol



## ABSOLUTE MAXIMUM RATINGS

Output or Supply Voltage (Operating) - 0.3 to +7.0 V
Address/Enable Input Voltage $\quad 5.5 \mathrm{~V}$
Address/Enable Input Current $\quad-20 \mathrm{~mA}$
Output Sink Current $\quad 100 \mathrm{~mA}$

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Temperature (Ambient) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Maximum Junction Temperature $\quad+175^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

$\mathrm{HM}-7648 / 49-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$
HM-7648/49-2 ( $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $\left.+125^{\circ} \mathrm{C}\right)$
Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER |  | MIN | TYP | MAX | UNITS |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |

NOTE: Positive current defined as into device terminals.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} H M-7648 / 49-5 \\ 5 V \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75{ }^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} H M-7648 / 49-2 \\ 5 V \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 55 | 60 | - | 50 | 80 | ns |
| TEA | Chip Enable Access Time | - | 20 | 40 | - | 30 | 50 | ns |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | VCC $=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | VCC $=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. TEST LOAD


## Features

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND FOUR CHIP ENABLE INPUTS
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE ONE PULSE/BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N2 SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD


## Description

The HM-7680/81 is a fully decoded high speed Schottky TTL 8192/Bit Field Programmable ROM in a 1 K word by 8 bit/word format with open collector (HM-7680) or "Three State" (HM-7681) outputs." These PROM's are available in a 24 pin D.I.P. (ceramic or epoxy) and a 24 pin flat pack.

All bits are manufactured storing a logical "1" (Positive Logic) and can be selectively programmed for a logical ' 0 " in any one bit position.

Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The HM-7680/81 contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
There are four chip enable inputs on the $\mathrm{HM}-7680 / 81 . \overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ low, and CE3, CE4 high enables the chip.

## Functional Diagram



## Pinouts

TOP VIEW-DIP



PIN NAMES
A0-A9 Address Inputs
O1-08 Data Outputs
$\overline{C E}_{1}, \overline{C E}_{2}, \mathrm{CE}_{3}, \mathrm{CE} 4$ Chip Enable Inputs

Logic Symbol


## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |

Storage Temperature $-650^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Temperature (Ambient) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Maximum Junction Temperature $+175^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

$\mathrm{HM}-7680 / 81-5\left(\mathrm{~V} C \mathrm{C}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75{ }^{\circ} \mathrm{C}\right)$
HM-7680/81-2 (VCC $=5.0 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ )
Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | $\begin{array}{ll}\text { Address/enable } & " 1 " \\ \text { Input Current } & " 0 "\end{array}$ | - | $-50.0$ | $\begin{array}{r} +40 \\ -250 \end{array}$ | $\underset{\mu A}{\mu A}$ | $\begin{aligned} & V_{I H}=V C C M a x . \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{\text {IH }} \\ & \text { VIL } \end{aligned}$ | Input Threshold " 10 ",  <br> Voltage " 0 " | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $0.8$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{VCC}=\mathrm{VCC} \text { Min. } \\ & \mathrm{VCC}=\mathrm{VCC} \text { Max. } . \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{gathered} 3.2^{*} \\ 0.35 \end{gathered}$ | $\overline{0.50}$ | $\overline{\mathrm{V}} .$ | $\begin{aligned} & 1 O H=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & 1 O \mathrm{~L}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | Output Disable " 1 "  <br> Current " 0 " | - | - | $\begin{aligned} & +40 \\ & -40^{*} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC}$ Max. <br> $\mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC}$ Max. |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $1 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output S.C. Current | -15* | - | -100* | mA | $\text { VOUT }=0.0 \mathrm{~V}$ <br> One Output Only for a Max. of 1 Second |
| ICC | Power Supply Current | - | 130 | 170 | mA | VCC = VCC Max. All Inputs Grounded |

NOTE: Positive current defined as into device terminals.

* "Three State" only


## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \mathrm{HM}-7680 / 81-5 \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} H M-7680 / 81-2 \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns |
| TEA | Chip Enable Access Time | - | 30 | 40 | - | - | 50 | ns |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE : $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | VCC $=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | VCC $=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. TEST LOAD

PROM
OUTPUT


## Features

- 60ns MAXIMUM ADDRESS ACCESS tIME
- "three state" or open collector outputs and three chip ENABLE INPUTS
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY
- fast access time - guaranteed for worst case n ${ }^{2}$ sequencING OVER COMMERCIAL AND MILITARY TEMPERATURES AND VOLTAGE RANGES
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- LATCHED OUTPUTS


## Description

The HM-7680R/81R is a fully decoded high speed Schottky TTL 8192Bit Field Programmable ROM in a 1 K word by $8 \mathrm{bit} /$ word format with open collector (HM-7680R) or "Three State" (HM-7681R) outputs. These PROMs are available in a 24 pin D.I.P. (ceramic or epoxy) and a 24 pin flatpack.
All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.
Nichrome fuse technology is used on these and all other Harris Bipolar PROMs.

The HM-7680R/81R contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
There are three chip enable inputs on the $\mathrm{HM}-7680 \mathrm{R} / 81 \mathrm{R} . \overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ low and $\mathrm{CE}_{3}$ high enables the chip.
The HM-7680R/81R is operated in the Transparent Read Mode by holding the strobe input high throughout the read operation. This is the normal read mode where the three chip enable inputs will control the outputs.

In Latched Read Mode, bringing the strobe input low will latch the outputs and chip enable inputs. If the device is disabled when the strobe input goes low, the outputs will be latched in the high impedance state. If the device is in the latched mode the strobe input must be brought high to allow the outputs to respond to new address or chip enable conditions.

Pinouts
TOP VIEW-DIP


TOP VIEW - FLATPACK


## Functional Diagram



Logic Symbol


## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V | Storage Temperature | $-650^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: | ---: | ---: |
| Address/Enable Input Voltage | 5.5 V | Operating Temperature (Ambient) $-550^{\circ} \mathrm{C}$ to $+1250^{\circ} \mathrm{C}$ |  |
| Address/Enable Input Current | -20 mA | Maximum Junction Temperaturer |  |
| Output Sink Current | 100 mA |  |  |
| CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a |  |  |  |
| stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational |  |  |  |
| sections of this specification is not implied. |  |  |  |

D.C. ELECTRICAL CHARACTERISTICS (Operating)
$\mathrm{HM}-7680 \mathrm{R} / 81 \mathrm{R}-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75{ }^{\circ} \mathrm{C}\right)$
HM-7680R/81R-2 ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Typical measurements are at $\mathrm{T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | $\begin{array}{lc}\text { Address/Enable } & \text { ' } 1 \text { " } \\ \text { Input Current } & 0 "\end{array}$ | - | $-5 \overline{0.0}$ | $\begin{array}{r} +40 \\ -250 \end{array}$ | $\underset{\mu \mathrm{A}}{\mu \mathrm{~A}}$ | $\begin{aligned} & V_{I H}=V C c M a x . \\ & V I L=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \text { VIH } \\ & \text { VIL } \end{aligned}$ | $\begin{array}{\|ll} \hline \text { Input Threshold } & \text { " } 1 " \\ \text { Voltage } & \text { " } 0 \text { " } \\ \hline \end{array}$ | 2.0 | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | VCC $=$ VCC Min. VCC $=$ VCC Max. |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $0 . \overline{50}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| $\begin{aligned} & \text { TOHE } \\ & \text { IOLE } \end{aligned}$ | Output Disable " 1 ""  <br> Current $0 "$ <br>   | - | - | $\begin{aligned} & +40 \\ & -40^{*} \end{aligned}$ | $\begin{aligned} & \mu A \\ & \mu A \end{aligned}$ | $\mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC}$ Max. <br> VOL $=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC}$ Max. |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| IOS | Output S.C. Current | -15* | -2.5 | -100* | mA | $\text { VOUT }=0.0 \mathrm{~V}$ <br> One Output Only for a Max. of 1 Second |
| ICC | Power Supply Current | - | 130 | 170 | mA | VCC $=$ VCC Max. All Inputs Grounded |

NOTE: Positive current defined as into device terminals.
*"Three State" only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM-7680R/81R-5 } \\ 5 V \pm 5 \% \\ 00^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  | HM-7680R/81R-2 $5 \mathrm{~V} \pm 10 \%$ $-55{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | TEST CONDIT. |
| TAA TEA | Address Access Time Chip Enable Access Time | - | $\begin{aligned} & 45 \\ & 30 \end{aligned}$ | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ | - | - | $\begin{aligned} & 80 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | Latched or Transparent |
| TADH | Address Hold Time | 0 | -10 | - | 0 | -10 | - | ns | Latched Only |
| TCDH | Chip Enable Hold Time | 10 | 0 | - | 10 | 0 | - | ns |  |
| TSW | Strobe Pulse Width | 30 | 10 | - | 40 | 10 | - | ns |  |
| TSL | Strobe Latch Time | 60 | 40 | - | 80 | 40 | - | ns |  |
| TDL | Strobe Delatch Time | - | - | 40 | - | - | 50 | ns |  |
| TCDS | Chip Enable Set-Up Time | 40 | - | - | 50 | - | - | ns |  |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE : $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |



NOTE: Strobe input must remain high throughout read cycle while in transparent mode.

SWITCHING TIME DEFINITIONS (Latched Mode)

A.c. TESt LOAD


HARRIS
НМ-7680Р/81Р
SEMICONDUCTOR PRODUCTS DIVISION

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND FOUR POWER DOWN INPUTS.
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - FOR WORST CASE N ${ }^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD.


## Description

The HM-7680P/81P is a fully decoded high speed Schottky TTL 8192Bit Field Programmable ROM in a 1 K word by 8 bit/word format with open collector (HM-7680P) or "three state" (HM-7681P) outputs. These PROM's are available in a 24 pin D.I.P. (ceramic or epoxy) and a 24 pin flatpack.
All bits are manufactured storing a logical "1" (positive logic) and can be selectively programmed for a logical "0" in any bit position.
Nichrome fuse technology is used on these and all other Harris Bipolar PROM's.

The HM-7680P/81P contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There are four power down inputs on the HM-7680P/81P which are similar to chip enables. The chip is enabled or disabled using the power down inputs where a disabled chip dissipates $30 \%$ of nominal power and the outputs go to a high impedance state. The chip is powered up (enabled) when $\mathrm{PD}_{1}$ and $P D_{2}$ are low and $\overline{\mathrm{PD}}_{3}$ and $\overline{\mathrm{PD}}_{4}$ are high.

## Functional Diagram



## Pinouts

TOP VIEW - DIP

| $A_{7}-\sqrt{1}$ | 24 |
| :---: | :---: |
| $\mathrm{A}_{6}{ }^{2}$ | 23 |
| $\mathrm{A}_{5}{ }^{3}$ | 22 |
| $\mathrm{A}_{4} \mathrm{C}_{4}$ | 21 |
| $\mathrm{A}_{3}{ }_{5}$ | 20 |
| $\mathrm{A}_{2} \mathrm{C}_{6}$ | 19 |
| $\mathrm{A}_{1} \mathrm{C}_{7}$ | 18 |
| ${ }^{\text {A }}$ - 8 | 17 |
| $\mathrm{O}_{1} \square^{4}$ | 16 |
| $\mathrm{O}_{2} \square_{10}$ | 15 |
| $\mathrm{O}_{3} \square_{11}$ | 14 |
| GND 12 | 13 |

TOP VIEW - FLATPACK


PIN NAMES
$\mathrm{A}_{0}-\mathrm{A}_{9}$ Address Inputs
$\mathrm{O}_{1}-\mathrm{O}_{8}$ Address Outputs
$\mathrm{PD}_{1}, \mathrm{PD}_{2}, \overline{\mathrm{PD}}_{3}, \overline{\mathrm{PD}}_{4}$ Power Down Inputs

## Logic Symbol



## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: | :--- | ---: |
| Address/Enable Input Voltage | 5.5 V | Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Address/Enable Input Current | -20 mA | Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |
| Output Sink Current | 100 mA |  |  |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)
$\mathrm{HM}-7680 \mathrm{P} / 81 \mathrm{P}-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$ $\mathrm{HM}-7680 \mathrm{P} / 81 \mathrm{P}-2\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{IIH} \\ & \mathrm{IIL} \end{aligned}$ | Address/Enable Input Current " 0 " | - | $-50.0$ | $\begin{gathered} +40 \\ -250 \end{gathered}$ | $\begin{aligned} & \mu A \\ & \mu A \end{aligned}$ | $\begin{aligned} & V I H=V C C M a x . \\ & \text { VIL }=0.45 V \end{aligned}$ |
| VIH <br> VIL | Input Threshold " 1 " Voltage 0 " | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $0.8$ | $\begin{aligned} & V \\ & v \end{aligned}$ | $\begin{aligned} & V C C=\text { VCC Min. } \\ & V C C=V C C \text { Max. } \end{aligned}$ |
| VOH <br> VOL | Output " 1 " <br> Voltage " 0 " | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $\frac{-}{0.50}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & I O H=-2.0 m A, V C C=V C C M i n . \\ & I O L=+16 m A, V C C=V C C M i n . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | $\begin{array}{ll}\text { Output Disable "1" } \\ \text { Current } & \text { " } 0 \text { " }\end{array}$ | - | - | $\begin{aligned} & +40 \\ & -40 \end{aligned}$ | ${ }_{\mu A} A .$ | $\mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC}$ Max. <br> $\mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC}$ Max. |
| VCL | Input Clamp Voltage | - | - | -1.2 | $\checkmark$ | $1 / \mathrm{N}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15* | - | -100* | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 130 | 170 | mA | VCC = VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*''Three State' only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM-7680P/81P-5 } \\ 5 V \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{HM}-7680 \mathrm{P} / 81 \mathrm{P}-2 \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns |
| TPD | Chip Power-Down Access Time | - | 30 | 40 | - | - | 50 | ns |
| TPU | Chip Power-Up Access Time | - | 80 | 100 | - |  | 150 | ns |

A.C. limits guaranteed for worst case $\mathbf{N}^{2}$ sequencing.

CAPACITANCE: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | $p F$ | $V C C=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | VCC $=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. TEST LOAD


## Features

- 60ns MAXIMUM ADDRESS ACCESS TIME.
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND TWO CHIP ENABLE INPUTS.
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE- ONE PULSE/BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N2 SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD.
- LATCHED OUTPUTS.
- A POWER DOWN INPUT ALLOWING 70\% REDUCTION IN NOMINAL POWER DISSIPATION.


## Description

The HM-7680RP/81RP are fully decoded high speed Schottky TTL 8192-Bit Field Programmable ROMs in a 1 K words by 8 bit/word format with open collector (HM-7680RP) or "Three State" (HM-7681RP) outputs. These PROMs are available in a 24 pin DIP (ceramic or epoxy) and a 24 pin flatpack.

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.
Nichrome fuse technology is used on these and all other Harris Bipolar PROMs.
The HM-7680RP/81RP contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
There are two chip enable inputs on the $\mathrm{HM}-7680 \mathrm{RP} / 81 \mathrm{RP} . \overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ low enables the device.

There is also a power down input on this device. A powered down device has 70\% reduction in nominal power dissipation if the outputs are not latched and $50 \%$ reduction in nominal power if the outputs are latched:

The HM-7680RP/81RP is operated in the Transparent Read Mode by holding the the strobe input high and the $\overline{\mathrm{PD}}$ input high throughout the read operation. This is the normal read mode where the two chip enables and the power down inputs will control the outputs.
In Latched Read Mode, bringing the strobe input low will latch the outputs and the chip enable inputs. However, the power down input is independent of the latch function and can be changed while in the latched mode. If the device is disabled. when the strobe input goes low, the outputs will be latched in the high impedance state. If the device is in the latched mode, the strobe input must be brought high to allow the outputs to respond to new address or chip enable conditions.
The following is a summary of the functional dependencies of the operating modes:

1. Chip enabled, transparent, powered up - normal mode where the power down input is effectively a chip enable with the ICC reduction function.
2. Chip enabled, latched, power up - this is normal latched mode where the outputs remain latched regardless of address and chip enable switching.
3. Chip enabled, latched, power down - this is the powered down latched mode where the output data remains latched while power is reduced to $50 \%$ of its nominal value. If the latch strobe changes state while in this mode, the outputs will go to a high impedance state and power will reduce to $30 \%$ of nominal power. This is because the $\overline{P D}$ input becomes an effective chip enable in the Transparent Mode.
4. Chip disabled, transparent, power down - this is the normal powered down mode where the outputs are in a high impedance state and the power is reduced to $30 \%$ of the nominal power.

On the following page is a table to clarify the operational interdependencies.

## Pinouts

TOP VIEW-DIP

TOP VIEW-FLATPACK

PIN NAMES
$\mathrm{A}_{0}-\mathrm{A}_{9}$ Address Inputs
$\mathrm{O}_{1}-\mathrm{O}_{8}$ Data Outputs
$\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ Chip Enable Inputs
PD Power Down Input
STR Strobe Input

## Logic Symbol



TRUTH TABLE for HM-7680RP/81RP

| $\overline{\mathrm{PD}}$ | STR | $\overline{\mathrm{CE}}_{\mathbf{2}}$ | $\overline{\mathrm{CE}}_{\mathbf{1}}$ | OUTPUTS | POWER |
| :---: | :---: | :---: | :---: | :--- | :---: |
| 0 | 0 | 0 | 0 | Latched Data | $50 \%$ |
| 0 | 0 | 0 | 1 | Latched "Three State" | $50 \%$ |
| 0 | 0 | 1 | 0 | Latched "Three State" | $50 \%$ |
| 0 | 0 | 1 | 1 | Latched "Three State" | $50 \%$ |
| 0 | 1 | 0 | 0 | Unlatched "Three State" | $30 \%$ |
| 0 | 1 | 0 | 1 | Unlatched "Thiree State" | $30 \%$ |
| 0 | 1 | 1 | 0 | Unlatched "Three State" | $30 \%$ |
| 0 | 1 | 1 | 1 | Unlatched "Three State" | $30 \%$ |
| 1 | 0 | 0 | 0 | Latched Data | $100 \%$ |
| 1 | 0 | 0 | 1 | Latched "Three State" | $100 \%$ |
| 1 | 0 | 1 | 0 | Latched "Three State" | $100 \%$ |
| 1 | 0 | 1 | 1 | Latched "Three State" | $100 \%$ |
| 1 | 1 | 0 | 0 | Unlatched Data | $100 \%$ |
| 1 | 1 | 0 | 1 | Unlatched "Three State" | $100 \%$ |
| 1 | 1 | 1 | 0 | Unlatched "Three State" | $100 \%$ |
| 1 | 1 | 1 | 1 | Unlatched "Three State" | $100 \%$ |

Assume that the sequence of transitions is: 1) Chip Enables, 2) STR, 3) $\overline{P D}$ and the initial state is Unlatched Data.

## Functional Diagram



## ABSOLUTE MAXIMUM RATINGS

Output or Supply Voltage (Operating) - 0.3 to +7.0 V
Address/Enable Input Voltage 5.5 V
Address/Enable Input Current $\quad-20 \mathrm{~mA}$
Output Sink Current
$\begin{array}{lr}\text { Storage Temperature } & -65{ }^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { Operating Temperature (Ambient) } & -55{ }^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { Maximum Junction Temperature } & +175^{\circ} \mathrm{C}\end{array}$
CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

HM-7680RP/81RP-5 ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) $\mathrm{HM}-7680 \mathrm{RP} / 81 \mathrm{RP}-2\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ Typical measurements are at $T_{A}=25{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}} \mathrm{C}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | Address/Enable " 1 " Input Current " 0 " | - | $-50.0$ | $\begin{aligned} & +40 \\ & -250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { VIH }=\text { VCC Max. } \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & \text { Input Threshold " } 1 " \\ & \text { Voltage } \end{aligned}$ | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{-}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & V C C=V C C \text { Min. } \\ & V C C=V C C \text { Max. } . \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{\prime \prime}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $\frac{-}{0.50}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| $\begin{aligned} & \hline \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | Output Disable "1"  <br> Current " 0 " | - | - | $\begin{aligned} & +40 \\ & -40^{*} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { VOH }, \text { VCC }=\text { VCC Max. } \\ & \text { VOL }=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | IIN $=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15* | -2.5 | -100* | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 120 | 170 | mA | VCC = VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*"'Three State" only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM-7680RP/81RP-5 } \\ 5 V \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} \text { HM-7680RP/81RP-2 } \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | TEST COND. |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns | Latched or |
| TDA | Chip Disable Access Time | - | 30 | 40 | - | - | 50 | ns | Transparent |
| TEA | Chip Enable Access Time | - | 30 | 40 | - | - | 50 | ns |  |
| TPU | Chip Power-Up Access Time | - | 80 | 100 | - | - | 150 | ns |  |
| TADH | Address Hold Time | 0 | -10 | - | 0 | -10 | - | ns | Latched Only |
| $\mathrm{T}^{\text {CDH }}$ | Chip Enable Hold Time | 10 | 0 | - | 10 | 0 | - | ns |  |
| TSW | Strobe Pulse Width | 30 | 10 | - | 40 | 10 | - | ns |  |
| TSL | Strobe Latch Time | 60 | 40 | - | 80 | 40 | - | ns |  |
| TDL | Strobe Delatch Time | - | - | 40 | - | - | 50 | ns |  |
| TCDS | Chip Enable Set-Up Time | 40 | - | - | 50 | - | - | ns |  |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | $\rho F$ | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |



NOTE: Strobe input must remain high throughout read cycle while in transparent mode.

SWITCHING TIME DEFINITIONS (Latched Mode)

A.C. TEST LOAD


## Features

- 60ns MAXIMUM ADDRESS ACCESS TIME
- SIMPLE, HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/bIT ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE ${ }^{2}{ }^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- LOW PIN COUNT FOR MAXIMUM DENSITY


## Description

The HM-7683 is a fully decoded high speed Schottky TTL 8192-Bit Field Programmable ROM in a 1 K word by $8 \mathrm{bit} /$ word format and is available in a 20 pin DIP (ceramic or epoxy) and a 20 pin flatpack.

All bits are manufactured storing a logical "1" (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The HM-7683 contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parameterics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

## Functional Diagram



## Pinouts

```
TOP VIEW - DIP
```



TOP VIEW - FLATPACK


$$
\begin{aligned}
& A_{0}-A_{9} \text { Address Outputs } \\
& O_{1}-O_{8} \text { Data Outputs }
\end{aligned}
$$

## Logic Symbol



## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V | Storage Temperature | $-650^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: | :--- | ---: |
| Address/Enable Input Voltage | 5.5 V | Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Address/Enable Input Current | -20 mA | Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |
| Output Sink Current | 100 mA |  |  |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)
$\mathrm{HM}-7683-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=00\right.$ to $\left.+75{ }^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7683-2\left(\mathrm{~V} C \mathrm{C}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Typical Measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{IIH} \\ & \mathrm{IIL} \end{aligned}$ | Address Input " 1 "  <br> Current " 0 " | - | $-50.0$ | $\begin{aligned} & \hline \hline+40 \\ & -250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline V_{\text {IH }}=V_{C C} M a x . \\ & V_{\text {IL }}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | Input Threshold " 1 " Voltage 0 " | 2.0 | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & V C C=V C C M i n . \\ & V C C=V C C M a x . \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage  <br> $10 "$  | $2.4$ | $\begin{aligned} & 3.2 \\ & 0.35 \end{aligned}$ | $\overline{-}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | $\checkmark$ | $11 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15 | - | -100 | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 130 | 170 | mA | VCC = VCc Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} H M-7683-5 \\ 5 V \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} H M-7683-2 \\ 5 V \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA | Input Capacitance | 8 | pF | $V C C=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $V C C=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

## SWITCHING TIME DEFINITIONS


A.C. TEST LOAD


## Features

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND A CHIP ENABLE INPUT
- Simple high speed programming procedure - one pulse/bit ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY
- FASt access time - guaranteed for worst Case n ${ }^{2}$ sequencING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES
- INDUSTRY'S HIGHEST PROGRAMMING YIELD


## Description

The HM-7684/85 are a fully decoded high speed Schottky TTL 8192Bit Field Programmable ROM in a 2 K word by a 4 bit/word format with open collector (HM-7684) or "Three State" (HM-7685) outputs. These PROMs are available in an 18 pin DIP (ceramic or epoxy) and an 18 pin flatpack.

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The HM-7684/85 contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There is a chip enable on the HM-7684/85. $\overline{C E}$ low enables the chip.

## Functional Diagram



## Pinouts

TOP VIEW - DIP


TOP VIEW - FLATPACK


PIN NAMES
$\mathrm{A}_{0}$ - $\mathrm{A}_{10}$ Address Inputs
$\mathrm{O}_{1}-\mathrm{O}_{4}$ Data Outputs
$\overline{\text { CE Chip Enable Input }}$
Logic Symbol


## Specifications HM-7684/85

## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: | :--- | ---: |
| Address/Enable Input Voltage | 5.5 V | Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Address/Enable Input Current | -20 mA | Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |
| Output Sink Current | 100 mA |  |  |
| CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These <br> are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational <br> sections of this specification is not implied. |  |  |  |

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

HM-7684/85-5 ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+750 \mathrm{C}\right)$
HM-7684/85-2 (VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Typical measurements are at $T_{A}=25{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{IIH} \\ & \mathrm{IIL} \end{aligned}$ | Address/Enable " 1 " Input Current $" 0$ " | - | $\overline{-}$ | $\begin{aligned} & +40 \\ & -250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V_{I H}=\text { VCC Max. } \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $V_{I H}$ VIL | $\begin{aligned} & \text { Input Threshold " } 1 \text { " } \\ & \text { Voltage } \\ & \hline 0 \text { " } \end{aligned}$ | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ | $\begin{aligned} & \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{VCC}=\mathrm{VCC} \text { Max. } \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $\overline{-}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | Output Disable " "1"  <br> Current " 0 " | - | - | $\begin{aligned} & +40 \\ & -40^{*} \end{aligned}$ | ${ }_{\mu \mathrm{A}}^{\mu \mathrm{A}}$ | $\begin{aligned} & \text { VOH, } V C C=V C C \text { Max. } \\ & \text { VOL }=0.3 V, V C C=V C C \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| Ios | Output Short Circuit Current | -15* | - | -100* | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 120 | 170 | mA | VCC = VCC Max., All Inputs Grounded. |

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM-7684/85-5 } \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} \text { HM-7684/85-2 } \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns |
| TEA | Chip Enable Access Time | - | 30 | 40 | - | - | 50 | ns |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. TEST LOAD


## Features

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND A POWER DOWN INPUT
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N ${ }^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMP. AND VOLT. RANGES
- INDUSTRY'S HIGHEST PROGRAMMING YIELD


## Description

The HM-7684P/85P are fully decoded high speed Schottky TTL 8192Bit Field Programmable ROMs in a 2 K words by 4 bit/word format with open collector (HM-7684P) or "Three State" (HM-7685P) outputs. These PROMs are available in an 18 pin DIP (ceramic or epoxy) and an 18 pin flatpack.
All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.
Nichrome fuse technology is used on these and all other Harris Bipolar PROMs.
The HM-7684P/85P contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
There is a power down input on the HM-7684P/85P which is similar to á chip enable. The chip is enabled or disabled using the power down input where a disabled chip dissipates $30 \%$ of nominal power and the outputs go to a high impedance state. The chip is powered up (enabled) when $\mathrm{PD}_{1}$ is low.

## Functional Diagram



## Pinouts

TOP VIEW - DIP


TOP VIEW - FLATPACK


> PIN NAMES
> $A_{0}-A_{10}$ Address Inputs
> $O_{1}-O_{4}$ Data Outputs PD Power Down Input

Logic Symbol


## ABSOLUTE MAXIMUM RATINGS

Output or Supply Voltage (Operating) - 0.3 to +7.0 V
Address/Enable Input Voltage 5.5 V Address/Enable Input Current $\quad-20 \mathrm{~mA}$ Output Sink Current $\quad 100 \mathrm{~mA}$

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Temperature (Ambient) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Maximum Junction Temperature $\quad+175^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)
$\mathrm{HM}-7684 \mathrm{P} / 85 \mathrm{P}-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$ $\mathrm{HM}-7684 \mathrm{P} / 85 \mathrm{P}-2\left(\mathrm{~V} C \mathrm{C} 5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{IIH} \\ & \mathrm{IH} \end{aligned}$ | Address/Enable " 1 ", Input Current " 0 " | - | $-50$ | $\begin{gathered} +40 \\ -250 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} V_{I H} & =V_{C C} \text { Max. } \\ V_{I L} & =0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | Input Threshold " 1 "" Voltage " 0 " | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & V C C=V C C M i n . \\ & V C C=V C C \text { Max. } \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $\overline{-}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & I O H=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} M \mathrm{Min} . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | Output Disable " 1 "  <br> Current $" 0 "$ | - | - | $\begin{gathered} +40 \\ -40^{*} \end{gathered}$ | $\underset{\mu \mathrm{A}}{\mu \mathrm{~A}}$ | $\begin{aligned} & \mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \\ & \mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voitage | - | - | -1.2 | V | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| 10s | Output Short Circuit Current | -15* | - | -100* | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 120 | 170 | mA | VCC = VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*'Three State"' only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM }-7684 \mathrm{P} / 85 \mathrm{P}-5 \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{aligned} & \text { HM-7684P/85P-2 } \\ & 5 \mathrm{~V} \pm 10 \% \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns |
| TPD | Chip Power Down Access Time | - | 30 | 40 | - | - | 50 | ns |
| $T_{P U}$ | Chip Power-Up Access Time | - | 80 | 100 | - | - | 150 | ns |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{~V}$ IN $=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.c. TEST LOAD


## Features

- 60ns MAXIMUM ADDRESS ACCESS TIME.
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND THREE CHIP ENABLE INPUTS.
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE $\mathbf{N}^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD.


## Description

The HM-7686/87 are fully decoded high speed Schottky TTL 8192-Bit Field Programmable Roms in a 2 K word by 4 bit/word format with open collector (HM-7686) or "Three State" (HM-7687) outputs. These PROMs are available in a 20 pin DIP (ceramic or epoxy) and a 20 pin flatpack.

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on these and all other Harris Bipolar PROMs.

The HM-7686/87 contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in test rows and columns are blown prior to shipment.
There are three chip enable inputs on the $\mathrm{HM}-7686 / 87 . \overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$, and $\overline{\mathrm{CE}}_{3}$ low enables the chip.

## Functional Diagram



## Pinouts

TOP VIEW - DIP


TOP VIEW - FLATPACK


PIN NAMES
A0-A10 Address Inputs $\mathrm{O}_{1}-\mathrm{O}_{4}$ Data Outputs $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}, \overline{\mathrm{CE}}_{3}$ Chip Enable Inputs

## Logic Symbol



## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)
$\mathrm{HM}-7686 / 87-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7686 / 87-2\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | Address/Enable " 1 "" Input Current " 0 " | - | $-\overline{-50.0}$ | $\begin{aligned} & \hline \hline+40 \\ & -250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { VIH }=\text { VCC Max. } \\ & \text { VIL }=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & \text { Input Threshold " "1"" "0," } \\ & \text { Voltage } \end{aligned}$ | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $0.8$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & V C C=V C C \text { Min. } \\ & V C C=V C C \text { Max. } \end{aligned}$ |
| $\mathrm{VOH}$ VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $0.50$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | $\begin{array}{ll} \hline \text { Output Disable } & \text { " } 1 " \\ \text { Current } & \text { " } \end{array}$ |  | - | $\begin{aligned} & +40 \\ & -40^{*} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Max} . \\ & \mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC} \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | $\checkmark$ | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15* | - | -100* | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 120 | 170 | mA | $\mathrm{V}_{\mathrm{CC}}=$ VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*''Three State"' only
A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \mathrm{HM}-7686 / 87-5 \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{aligned} & H M-7686 / 87-2 \\ & 5 V \pm 10 \% \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns |
| TEA | Chip Enable Access Time | - | 30 | 40 | - | - | 50 | ns |

A.C. limits guaranteed for worst case $\mathrm{N}^{2}$ sequencing.

CAPACITANCE: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | VCC $=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.C. TEST LOAD


## Features

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND TWO CHIP ENABLE INPUTS
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N ${ }^{2}$ SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- LATCHED OUTPUTS


## Description

The HM-7686R/87R are fully decoded high speed Schottky TTL 8192Bit Field Programmable ROMs in a 2 K words by 4 bit/word format with open collector (HM-7686R) or "Three State" (HM-7687R) outputs. These PROMs are available in a 20 pin DIP (ceramic or epoxy) and 20 pin flatpack.
All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.
Nichrome fuse technology is used on these and all other Harris Bipolar PROMs.
The HM-7686R/87R contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.
There are two chip enable inputs on the HM-7686R/87R. $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ low enables the chip.
The HM-7686R/87R is operated in the Transparent Read Mode by holding the strobe input low throughout the read operation. This is the normal read mode where the two chip enable inputs will control the outputs. In Latched Read Mode, bringing the strobe input high will latch the outputs and chip enable inputs. If the device is disabled when the strobe input goes high, the outputs will be latched in the high impedance state. If the device is in the latched mode, the strobe input must be brought low to allow the outputs to respond to new address or chip enable conditions.

## Functional Diagram



## Pinouts

TOP VIEW-DIP


TOP VIEW-FLAT PACK


PIN NAMES
$\mathrm{A}_{0}-\mathrm{A}_{10}$ Address Inputs
$\mathrm{O}_{1}-\mathrm{O}_{4}$ Data Outputs $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ Chip Enable Inputs STR Strobe Input

## Logic Symbol



## Specifications HM-7686R/87R

## ABSOLUTE MAXIMUM RATINGS

Output or Supply Voltage (Operating) -0.3 to +7.0 V
Address/Enable Input Voltage 5.5 V
Address/Enable Input Current $\quad-20 \mathrm{~mA}$
Output Sink Current 100 mA

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

Operating Temperature (Ambient) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Maximum Junction Temperature $+175^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

$H M-7686 R / 87 R-5\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0^{\circ} \mathrm{C}\right.$ to $\left.+75{ }^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7686 \mathrm{R} / 87 \mathrm{R}-2\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{IIH} \\ & \mathrm{IIL} \end{aligned}$ | Address/Enable " 1 "" Input Current <br> Input Current " 0 " | - | $-50.0$ | $\begin{aligned} & \hline+40 \\ & -250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V_{\text {IH }}=V_{C C} \text { Max. } \\ & V_{\text {IL }}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | $\begin{aligned} & \text { Input Threshold " } 1 \text { " } \\ & \text { Voltage } \end{aligned}$ | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} V C C & =V C C \text { Min. } \\ V C C & =V C C \text { Max. } \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $0.50$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} M \mathrm{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | $\begin{array}{ll} \hline \text { Output Disable " } 1 \text { " } \\ \text { Current } & \text { " } 0 \text { " } \end{array}$ | $-$ | - | $\begin{aligned} & +40 \\ & -40^{*} \end{aligned}$ | $\mu \mathrm{A}$ | $\begin{aligned} & \text { VOH }, V C C=V C C \text { Max. } \\ & \text { VOL }=0.3 V, V C C=V C C \text { Max. } \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | $\checkmark$ | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15* | -2.5 | -100* | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 120 | 170 | mA | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{VCC}$ Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*''Three State" only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \text { HM-7686R/87R-5 } \\ 5 V \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | HM-7686R/87R-2 <br> $5 \mathrm{~V} \pm 10 \%$ <br> $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | TEST CONDIT. |
| TAA TEA | Address Access Time Chip Enable Access Time | - | $\begin{array}{r} 45 \\ 30 \end{array}$ | 60 40 | - | - | $\begin{aligned} & 80 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | Latched or Transparent |
| TADH | Address Hold Time | 0 | -10 | - | 0 | -10 | - | ns | Latched Only |
| TCDH | Chip Enable Hold Time | 10 | 0 | - | 10 | 0 | - | ns |  |
| TSW | Strobe Pulse Width | 30 | 10 | - | 40 | 10 | - | ns |  |
| TSL | Strobe Latch Time | 60 | 40 | - | 80 | 40 | - | ns |  |
| TDL | Strobe Delatch Time | - | - | 40 | - | - | 50 | ns |  |
| TCDS | Chip Enable Set-Up Time | 40 | - | - | 50 | - | - | ns |  |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

## SWITCHING TIME DEFINITIONS (Transparent Mode)



NOTE: Strobe input must remain low throughout read cycle while in transparent mode.

SWITCHING TIME DEFINITIONS (Latched Mode)

A.C. TEST LOAD


## Features

- 60ns MAXIMUMM ADDRESS ACCESS TIME.
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND THREE POWER DOWN INPUTS.
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - FOR VOORST CASE N2 SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD.


## Description

The HM-7686P/87P are fully decoded high speed Schottky TTL 8192-Bit Field Programmable ROMs in a 2 K word by 4 bit/word format with open collector (HM-7686P) or "Three State" (HM-7687P) outputs. These PROMs are available in a 20 pin DIP (ceramic or epoxy) and a 20 pin flatpack.

All bits are manufactured storing a logical " 1 " (positive logic) and can be selectively programmed for a logical " 0 " in any bit position.

Nichrome fuse technology is used on these and all other Harris Bipolar PROMs.

The HM-7686P/87P contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There are three power down inputs on the HM-7686P/87P which are similar to chip enables. The chip is enabled or disabled using the power down inputs where a disabled chip dissipates $30 \%$ of nominal power and the outputs go to a high impedance state. The chip is powered up (enabled) when $P D_{1}, P D_{2}$ and $P D_{3}$ are low.

## Functional Diagram



## Pinouts

TOP VIEW - DIP


TOP VIEW - FLATPACK


> PIN NAMES
> $\mathrm{A}_{0}-\mathrm{A}_{10}$ Address Inputs $\mathrm{O}_{1}-\mathrm{O}_{4}$ Data Outputs
> $\mathrm{PD}_{1}, \mathrm{PD}_{2}, \mathrm{PD}_{3}$ Power Down Inputs

Loyic Symbol


## ABSOLUTE MAXIMUM RATINGS

Output or Supply Voltage (Operating) -0.3 to +7.0 V
Address/Enable Input Voltage
Address/Enable Input Current $\quad-20 \mathrm{~mA}$
Output Sink Current
5.5 V

100 mA

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature (Ambient) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Maximum Junction Temperature $+175^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

$\mathrm{HM}-7686 \mathrm{P} / 87 \mathrm{P}-5\left(\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$
$\mathrm{HM}-7686 \mathrm{P} / 87 \mathrm{P}-2\left(\mathrm{~V} \mathrm{CC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ | Address/Enable " 1 " Input Current " 0 " | - | $-50.0$ | $\begin{gathered} \hline+40 \\ -250 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { VIH }=\text { VCC Max. } \\ & V_{I L}=0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | Input Threshold " 1 ",  <br> Voltage " 0 " | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & V C C=V C C \text { Min. } \\ & V C C=V C C \text { Max. } . \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{aligned} & 3.2^{*} \\ & 0.35 \end{aligned}$ | $\overline{0.50}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \mathrm{Min} . \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | Output Disable " 1 " <br> Current $" 0 "$ |  | - | $\begin{aligned} & +40 \\ & -40^{*} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Max} . \\ & \mathrm{VOL}=0.3 \mathrm{~V}, \mathrm{VCC}=\mathrm{VCC} \operatorname{Max} . \end{aligned}$ |
| VCL | Input Clamp Voltage | - | - | -1.2 | $\checkmark$ | $1 \mathrm{IN}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15* | - | -100* | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 120 | 170 | mA | VCC $=$ VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*''Three State" only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} \mathrm{HM}-7686 \mathrm{P} / 87 \mathrm{P}-5 \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} H M-7686 P / 87 P-2 \\ 5 V \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns |
| TPD | Chip Power Down Access Time | - | 30 | 40 | - | - | 50 | ns |
| TPU | Chip Power-Up Access Time | - | 80 | 100 | - | - | 150 | ns |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VIN}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |


A.c. test load


On the following page is a table to clarify the operational interdependencies.


| PD | $\overline{\text { STR }}$ | $\overline{\mathbf{C E}}$ | OUTPUTS | POWER |
| :---: | :---: | :---: | :--- | :---: |
| 0 | 0 | 0 | Unlatched Data | $100 \%$ |
| 0 | 0 | 1 | Unlatched "Three State" | $100 \%$ |
| 0 | 1 | 0 | Latched Data | $100 \%$ |
| 0 | 1 | 1 | Latched "Three State" | $100 \%$ |
| 1 | 0 | 0 | Unlatched "Three State" | $30 \%$ |
| 1 | 1 | 0 | Latched Data | $50 \%$ |
| 1 | 1 | 1 | Latched "Three State" | $50 \%$ |

Assume that the sequence of transitions is: 1) Chip Enable, 2) $\overrightarrow{\text { STR }}$,
3) PD, and the initial state is Unlatched Data.

Functional Diagram


## Specifications HM-7686RP/87RP

## ABSOLUTE MAXIMUM RATINGS

| Output or Supply Voltage (Operating) | -0.3 to +7.0 V |
| :--- | ---: |
| Address/Enable Input Voltage | 5.5 V |
| Address/Enable Input Current | -20 mA |
| Output Sink Current | 100 mA |


| Storage Temperature | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Temperature (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $+175^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the dovice at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)
D.C. ELECTRICAL CHARACTERISTICS (Operating)

HM-7686RP/87RP-5 (VCC $=5.0 \mathrm{~V}+5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$ HM-7686RP/87RP-2 ( $\mathrm{V} C \mathrm{C}=5.0 \mathrm{~V}+10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $\left.+125^{\circ} \mathrm{C}\right)$ Typical measurements are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V} C \mathrm{C}=+5 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{IIH} \\ & \mathrm{IIL} \end{aligned}$ | Address/Enable "1" Input Curvent " 0 " | - | $-5$ | $\begin{aligned} & +40 \\ & -250 \end{aligned}$ | $\begin{aligned} & \mu A \\ & \mu A \end{aligned}$ | $\begin{aligned} V_{I H} & =\text { VCc Max. } \\ V_{I L} & =0.45 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \end{aligned}$ | Input Threshold "1" Voltage " 0 " | $2.0$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & \mathrm{VCC}=\mathrm{VCC} \operatorname{Min} . \\ & \mathrm{VCC}=\mathrm{VCC} \text { Max. } . \end{aligned}$ |
| VOH VOL | Output $" 1 "$ <br> Voltage $" 0 "$ | $2.4^{*}$ | $\begin{aligned} & \hline 3.2^{*} \\ & 0.35 \end{aligned}$ | $\overline{-} 50$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & I O H=-2.0 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } \\ & \mathrm{IOL}=+16 \mathrm{~mA}, \mathrm{VCC}=\mathrm{VCC} \text { Min. } \end{aligned}$ |
| $\begin{aligned} & \text { IOHE } \\ & \text { IOLE } \end{aligned}$ | $\begin{array}{ll} \hline \text { Output Disable } & " 1 " \\ \text { Current } & \text { " } 0 \text { " } \end{array}$ | - | - | $\begin{aligned} & +40 \\ & -40^{*} \end{aligned}$ | $\begin{aligned} & \mu A \\ & \mu A \end{aligned}$ | $\mathrm{VOH}, \mathrm{VCC}=\mathrm{VCC}$ Max. <br> VOL $=0.3 V, V C C=V C C$ Max. |
| VCL | Input Clamp Voltage | - | - | -1.2 | V | $11 \mathrm{~N}=-18 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current | -15* | $-2.5$ | -100* | mA | VOUT $=0.0 \mathrm{~V}$, One Output at a Time for a Max. of 1 Second |
| ICC | Power Supply Current | - | 120 | 170 | mA | VCC $=$ VCC Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*'Three State" only

## A.C. ELECTRICAL CHARACTERISTICS (Operating)

|  |  | $\begin{gathered} H M-7686 R P / 87 R P-5 \\ 5 \mathrm{~V} \pm 5 \% \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} \text { HM-7686RP/87RP-2 } \\ 5 \mathrm{~V} \pm 10 \% \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | TEST COND. |
| TAA | Address Access Time | - | 45 | 60 | - | - | 80 | ns | Latched or |
| TDA | Chip Disable Access Time | - | 30 | 40 | - | - | 50 | ns | Transparent |
| TEA | Chip Enable Access Time | - | 30 | 40 | - | - | 50 | ns |  |
| TPU | Chip Power-Up Access Time | - | 80 | 100 | - | - | 150 | ns |  |
| TADH | Address Hold Time | 0 | -10 | - | 0 | -10 | - | ns | Latched Only |
| TCDH | Chip Enable Hold Time | 10 | 0 | - | 10 | 0 | - | ns |  |
| ${ }^{\text {T }}$ SW | Strobe Pulse Width | 30 | 10 | - | 40 | 10 | - | ns |  |
| TSL | Strobe Latch Time | 60 | 40 | - | 80 | 40 | - | ns |  |
| TDL | Strobe Delatch Time | - | - | 40 | - | - | 50 | ns |  |
| TCDS | Chip Enable Set-Up Time | 40 | - | - | 50 | - | - | ns |  |

A.C. limits guaranteed for worst case $N^{2}$ sequencing.

CAPACITANCE: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| CINA, CINCE | Input Capacitance | 8 | pF | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{~V} / \mathrm{N}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| COUT | Output Capacitance | 10 | pF | VCC $=5 \mathrm{~V}, \mathrm{VOUT}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |



NOTE: Strobe input must remain low throughout read cycle while in transparent mode.

SWITCHING TIME DEFINITIONS (Latched Mode)

A.C. TEST LOAD


## Features

## Pinout

- FIELD PROGRAMMABLE
- 64 WORDS/8 BITS PER WORD
- FULLY DECODED
- DTL/TTL COMPATIBLE
- 55ns ACCESS TIME


## Description

The JAN-0512 is a field programmable 64 word by 8 bit PROM. In an unprogrammed memory, all "Memory Elements" are short circuits so that logical "zeros" appear at each output bit position for any address input. "Electronic Programming" involves the alteration of specific "Memory Elements" to create logical "ones" in selected bit positions. This alteration is irreversible and cannot be accomplished under normal operating conditions.

## Block Diagram



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage Range
Input Voltage Range
Storage Temperature Range
Lead Temperature (Soldering 10 Seconds)
Thermal Resistance, Junction-to-Case
Output Supply Voltage
Output Sink Current
Maximum Power Dissipation, $\mathrm{PD}_{\mathrm{D}}$
Maximum Junction Temperature, $\mathrm{T}_{\mathrm{J}}$

$-0.5 V_{D C}$ to 7.0 $V_{D C}$ -1.5 V DC at -12 mA to 5.5 V DC $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$<br>$J C^{\prime}$ Case $J=30^{\circ} \mathrm{C} / \mathrm{w}$<br>$-0.5 \mathrm{~V} D C$ to $7.0 \mathrm{~V}_{\mathrm{DC}}$ $+30 \mathrm{~mA}$<br>575 mWdc $175^{\circ} \mathrm{C}$

## RECOMMENDED OPERATING CONDITIONS

Supply Voltage
Minimum High Level Input Voltage
Maximum Low Level Input Voltage
Normalized Fanout (Each Output)
Ambient Operating Temperature Range
4.75 V $\operatorname{DC}$ Min. to $5.25 V_{D C}$ Maximum
$2.0 V_{D C}$
0.8 V DC

6 Maximum ( 10 mA )
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS

The electrical characteristics are as specified in the table and apply over the full recommended ambient operating temperature range, unless otherwise specified.

| SYMBOL | TEST | LIMITS |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |  |
| VOH | High Level Output Voltage | 2.4 |  | Volts | $\begin{aligned} & \mathrm{VCC}=4.75 \mathrm{~V} \\ & \mathrm{VIN}=0.8 \mathrm{~V} \\ & 1 \mathrm{OH}=-500 \mu \mathrm{~A} \end{aligned}$ |
| VOL | Low Level Output Voltage |  | 0.45 | Volts | $\begin{aligned} & \mathrm{VCC}=4.75 \mathrm{~V} \\ & \mathrm{VIN}=2.0 \mathrm{~V} \\ & 1 O L=10 \mathrm{~mA} \end{aligned}$ |
| VIC | Input Clamp Voltage |  | -1.5 | Volts | $\begin{aligned} & \mathrm{VCC}=4.75 \mathrm{~V} \\ & 11 \mathrm{~N}=-12 \mathrm{~mA} \\ & T A=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICEX1 | Maximum Collector Cut-Off Current |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VCC}=5.25 \mathrm{~V} \\ & \mathrm{VOH}=2.8 \mathrm{~V} \\ & \mathrm{VIN}=0.8 \mathrm{~V} \end{aligned}$ |
| ICEX2 |  |  | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VCC}=5.25 \mathrm{~V} \\ & \mathrm{VOH}=5.25 \mathrm{~V} \\ & \mathrm{VIN}=0.8 \mathrm{~V} \end{aligned}$ |
| 11H1 | High Level Input Current |  | 60 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VCC}=5.25 \mathrm{~V} \\ & \mathrm{VIN}=2.4 \mathrm{~V} \end{aligned}$ |
| 11 H 2 |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VCC}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{1 \mathrm{~N}}=5.25 ;(1) \end{aligned}$ |
| 111 | Low Level Input Current | -0.2 | -1.6 | mA | $\begin{aligned} & V C C=5.25 \mathrm{~V} \\ & V I N=0.4 \mathrm{~V} \text {; (2) } \end{aligned}$ |
| ICC | Supply Current |  | 100 | mA | $\begin{aligned} & \mathrm{VCC}=5.25 \mathrm{~V} \\ & \mathrm{VIN}=0 \end{aligned}$ |
| tPHL | Propagation Delay Time High-to-Low Level Logic | 25 | 140 | ns | $\mathrm{VCC}=5.0 \mathrm{~V}$ <br> $C L=30 \mathrm{pF}$ Min. <br> $R 1=470 \Omega \pm 5 \%$ |
| tPLH | Propagation Delay Time Low-to-High Level Logic | 25 | 140 | ns |  |

NOTES: 1. When testing one E input, apply 5.25 V to the other.
2. When testing one E input, apply GND to the other.

## Switching Time Test Circuits



NOTES:

1. Pins 12 and 14 shall be left open.
2. The applicable test table should be selected from the altered item drawing.
3. $\mathrm{C}_{1}=0.5 \mu \mathrm{~F} \pm 10 \% ; \mathrm{R}_{1}=50 \Omega \pm 5 \% ; \mathrm{R}_{2}=470 \Omega \pm 5 \% ; \mathrm{R}_{3}=1 \mathrm{k} \Omega \pm 5 \%$; $C_{L}=30 \mathrm{pF}$ including jig and probe capacitance.

## Characteristic Curves

## OUTPUT CHARACTERISTICS



POWER SUPPLY CURRENT vs. TEMPERATURE


OUTPUT CURRENT vs. TEMPERATURE


PROPAGATION DELAY vs. TEMPERATURE


## PROGRAMMING SPECIFICATIONS

| PARAMETER | VALUE |
| :---: | :---: |
| Address Input Voltage <br> High Logic Level <br> Low Logic Level | Open Circuit (1) <br> -5.0 V |
| Power Supply Voltage | $+5.0 \mathrm{~V}+5 \%,-0 \%$ |
| G1 Voltage (2) | -5.0 V |
| G2 Voltage | 0 V |
| $\mathrm{G2}^{\prime}$ Voltage |  |
| For Device Type 01 Circuit A | Open |
| Maximum Programming Voltage | -7.0 V |
| Maximum Programming Current | 100 mA |
| Maximum Number or Attempts <br> to Program a Given Bit | 2 |
| Maximum Case Temperature <br> During Programming | $75^{\circ} \mathrm{C}$ |

1. Open collector TTL gates meet this requirement.
2. $\mathrm{G}_{1}$ must be connected to -5.0 V prior to applying $\mathrm{V}_{\mathrm{cc}}$ or programming voltage.

## PROGRAMMING PROCEDURES

Using the test conditions of the table, the following procedures shall be used for programming the device:
(a) Connect the device as shown in Figure 1, using the fusing generator of Figure 1 or the alternate circuit of Figure 2. The circuit shown in Figure 2 can be used in more automated programming systems. This circuit


NOTES:

1. Connect -5.0 V to G 1 before applying VCC or programming voltage.
2. For device type $01, \mathrm{G}_{2}$ ' shall be open.
. Generator characterisitics are defined in Programming Procedures.
generates a current pulse which is at the proper voltage and current levels for fast reliable programming. The input programming pulse width shall be $750 \mathrm{~ms} \pm 50 \mathrm{~ms}$. The number of attempts to program a given bit shall be as specified in the table.
(b) To address a particular word in the memory, set the input switches to the binary equivalent of that word, where a logical low level is -5.0 V and a logical high level is an open circuit. (Do not return to supply). All output bits ( $B_{0}, B_{1}, \ldots B_{7}$ ) of this word are not available for programming.
(c) With the output current limited (as specified in the table), apply a negative going current pulse to the pin associated with the first bit to be changed from a logical low level to a logical high level. This is most easily accomplished by connecting the negative terminal of a variable power supply to the proper output pin and manually increasing the voltage to approximately 6.0 V .
(d) Skipping any bit which is to remain a logical low level, repeat step (c) for each logical low level in the word being addressed. Not more than one bit shall be programmed at a time.
(e) Set the next input address and repeat steps (c) and (d). This procedure is repeated for each input address for which a specific output word pattern is desired. Note that all addresses do not have to be programmed at the same time, nor do all output bits for a given address. A logical low level can always be changed to a logical high level, simply by repeating steps (b) and (c). A logical low level, once programmed to a logical high level, cannot be reprogrammed.


FIGURE 2 PROGRAMMING CIRCUIT

All $76 x \times x$ series devices utilize the same programming method which is one of the characteristics that lends to the term "Generic" PROM.

Harris Generic PROMs have the industry's highest programming yield and exhibit an extremely high level of reliability in the field, however, this level of device quality can only be obtained if the PROM has been properly programmed to the data sheet specifications. Outlined below are the key points which deserve attention to assure that programming has been optimumly performed.

- Be certain that you are following the latest revision status of programming specifications.
- If you are utilizing a commercial programmer, be sure that the card set for Harris Generic PROMs is certified for the most recent revision level.
- Have the Programmer calibrated at routine intervals to assure that the electrical and mechanical characteristics are acceptable. This would include such things as:
- Making certain that the socket which the device is placed into is clean of corrosion and is mechanically sound.
- Checking ribbon cable connectors for good continuity.
- Making sure that all voltage levels conform to the programming specifications.
- Assuring that all pulses are clean of distortion and exhibit the correct timing characteristics.

If there is any problem in determining how to follow any of these guidelines, contact a local Harris office for assistance.

## PROGRAMMING PROCEDURE

The following is the generic programming procedure which is used for all Harris Generic $76 x x x$ PROMs. Please note that the PD input(s) on power down devices can be considered equivalent to chip enable input(s) during the programming procedure in that they both disable the device. Also, the logic levels required to place the strobe input into the "transparent read" mode (essential during programming) will vary among the various device types.

The HM-76xxx PROMs are manufactured with all bits storing a logical " 1 " (output high). Any desired bit can be programmed to a logical " 0 " (output low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in the table, or use any of the commercially available programmers which meet these specifications. This PROM can be programmed automatically or by the manual procedure shown on the next page.

| SYMBOL | PARAMETER |  | MINIMUM | RECOMMENDED OR TYPICAL | MAXIMUM | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Address Input |  | 2.4 | 5.0 | 5.0 | V |
| VIL | Voltage (1) |  | 0.0 | 0.4 | 0.5 | V |
| VPH (2) | Programming/Ve |  | 12.0 | 12.0 | 12.5 | V |
| VPL (3) | Voltage to VCC |  | 4.5 | 4.5 | 5.5 | V |
| IILP | Programming Inp Low Current at |  | - | -300 | -600 | $\mu \mathrm{A}$ |
| $t r$ | Programming (V |  | 1.0 | 1.0 | 10.0 | $\mu \mathrm{s}$ |
| tf | Voltage Rise and | Il Time | 1.0 | 1.0 | 10.0 | $\mu \mathrm{s}$ |
| td | Programming De |  | 10 | 10 | 100 | $\mu \mathrm{s}$ |
| tp | Programming Pu | Width (4) | 90 | 100 | 110 | us |
| P.D.C. | Programming Du | Cycle | - | 50 | 90 | \% |
| VOPE | Output Voltage | Enable | 10.5 | 10.5 | 11.0 | V |
| VOPD | (5) | Disable | 4.5 | 5.0 | 5.5 | V |
| IOPE | Output Voltage | ble Current | - | - | 10.0 | mA |
| Ta | Ambient Tempe |  | - | 25 | 75 | ${ }^{\circ} \mathrm{C}$ |

During programming the chip must be disabled for proper operation.
NOTES: 1. No inputs should be left open for VIH.
2. VPH source must be capable of supplying one ampere.
3. It is recommended that dual verification be made at VPL min and VPL max.
4. Note step 11 in programming procedure.
5. Disableacondition will be met with output open circuited.

1. If the device has latched outputs (HM-76xxR): apply to the strobe input, the logical level required to place the device into the "transparent read' mode which is essential during programming. The strobe must remain in the "transparent read" mode throughout the entire programming procedure. Consult the individual data sheet of the device concerned to determine whether a logical " 0 " or a logical " 1 " is required to meet this condition.
2. Address the RROM with the binary address of the word to be programmed. Address inputs are TTL compatible. An open circuit should not be used to address the PROM.
3. Bring the $\overline{\mathrm{CE}}_{\mathrm{X}}\left(P D_{X}\right)$ input(s) high and the $C E_{X}$ ( $\overline{\mathrm{PD}}_{\mathrm{X}}$ ) input(s) low to disable the device. The disabling of the device during programming is an essential step in correctly programming all Harris PROMs. The chip enables are TTL compatible. An open circuit should not be used to disable the device. (Disregard this step for devices which have no chip enable or power down inputs.)
4. Disable the programming circuitry by applying a voltage disable of VOPD to the outputs of the PROM. Any output may be left open to achieve the disable.
5. Raise VCC to VPH with rise time $\leq t_{r}$.
6. After a delay $\geq \mathrm{t}_{\mathrm{d}}$, apply a pulse with amplitude of VOPE and duration of $t_{p}$ to the output selected for programming. Note that the PROM is manufactured with fuses intact which generate an output high. Programming a fuse will cause the output to be in the VIL state in the verify mode.
7. Other bits in the same word may be program-med while the VCC input is raised to VPH by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of $t_{d}$.
8. Lower $V_{C C}$ to 4.5 volts following a delay of $t_{d}$ from the last programming enable pulse applied to an output.
9. Enable the PROM for verification by applying $V_{I L}$ to $\overline{C E}_{X}\left(P D_{X}\right)$ and $V_{I H}$ to $C E_{X}\left(\overline{P D}_{X}\right)$.
10. Repeat verification (step 9 ) at $\mathrm{V} C \mathrm{C}=5.5$ volts.
11. If any bit does not verify as programmed, repeat steps 2 through 9 until the bit has received a total of 1 msec of programming time. Bits which do not program within 1 msec are programming rejects. No further attempt to program these parts should be made.
12. Repeat steps 1 through 11 for all other bits to be programmed in the PROM.
13. Programming rejects returned to the factory must be accompanied by data giving address, desired data, and actual output data of the lo-

cation in which a programming failure has occured.

## Typical Programming Circuit

The circuit and timing diagrams shown in Figures 1 and 2 will establish the proper programming conditions for the output enable pulses. This allows the use of standard TTL parts for all logic inputs to the PROM. Note the gate which senses the output must withstand up to 11.0 volts during programming.

## FIGURE 1

(1)

The strobe input must remain at $\mathrm{V} / \mathrm{H}$ throughout the procedure. (for latched output devices only.)
(2)

Disregard for devices with no enable inputs.

NOTE: For the 7629 , pin 23 must remain at 5 V during programming.

## FIGURE 2

* Disregard for devices with no enable inputs.

The strobe input must remain at $\mathrm{V}_{I H}$ throughout the procedure. (for latched output devices' only.)

This timing diagram shows device terminal conditions. Each positive going data pulse at the terminal blows the corresponding bit, resulting in a low output for that bit. Therefore, a low input at the DATA- X points of the Figure 1 circuit results in a permanent low output of a bit.

## Programmer Evaluation

Programming equipment models identified in the accompanying list have been spot checked by Harris Semiconductor and found to be acceptable for use in programming Harris PROMs. This list is provided only as a convenience to purchasers of Harris PROMs to identify programmer model potentially suitable for programming the PROMs. It is neither intended to be a representation or warranty by Harris of the capability of all listed programmer models nor an indication of unsuitability of other programmer models not contained in list. PROM purchasers are advised to adhere to the programming requirements specified in Harris' current data sheets applicable to the PROMs to be programmed. Responsibility for programmer performance lies solely with the equipment manufacturer. The programmer user is cautioned to verify operation and performance according to the manufacturer's instruction and specifications prior to each use, and to determine that the programming complies with the applicable Harris PROM data sheet. Harris accepts no responsibility for PROMs which have been subjected to incorrect or faulty programming.

## DATA I/O

Main Frame: All in which 909-XXXX card sets are specified.

| CARD SET |  |
| :--- | :---: |
| $909-1063-4$ |  |
| REV S |  |
| $909-1063-4$ |  |
| REV H |  |
| $909-1319-3$ |  |
| $909-1055-3$ |  |
| REV B |  |
| $909-1054-3$ |  |
| REV C |  |
| $909-1051-4$ |  |

## PROLOG

Main Frame Model: PM 9000.

| MODULE | PRODUCTS | COMMENTS |
| :--- | :--- | :--- |
| PM 9018 | HPROM 1024 | Not recommended for <br> new designs. |
| PM 9031 | HM-7602 |  |
| PM 9027 | HM-7610/11 |  |
| PM 9029 | HM-7620/21 |  |
| PM 9036 | HM-7640/41 |  |
| PM 9039 | HM-76XX | Generic module requires <br> respective socket \& con- <br> figurator. |
|  |  |  |

INTERNATIONAL MICROSYSTEMS INC.
Main Frame: IM 1000.

MODULE
IM 1063
76XX

## PRODUCTS

76XX
76XX
6611-X
$\left.\begin{array}{l}\text { HMX-1024X-X } \\ H M X-0512-X\end{array}\right\} \quad$ Not recommended for new designs.

COMMENTS
Preferred
Acceptable

HMX-8256

Not recommended for new designs.

Generic module requires respective socket \& configurator.

## Data Entry Formats for Harris Custom Programming*

For Harris to custom program to a user data pattern specification, the user must supply the data in one of the following formats:

1. Master PROM of same organization and pinout as device ordered. Two pieces required, three preferred.
2. Paper tape in Binary or ASCII BPNF.

## * BINARY PAPER TAPE FORMAT

- A minimum of six inches of leader.
- A rubout (all eight locations punched).
- Data words beginning with the first word (word " 0 "), proceeding sequentially, ending with the last word (word " N "), with no interruptions or extraneous characters of any kind.
- Specifiy whether a punched hole is a $\mathrm{VOH}=$ " 1 " = logic high or is a VOL = " 0 " = logic low.
- A minimum trailer of six inches of tape.


## * ASCII BPNF FORMAT

- A minimum leader of twenty rubouts (all eight locations punched).
- Any characters desired (none necessary) except " $B$ ".
- Data words beginning with the first word (word " 0 "), proceeding sequentially, ending with the last word (word " N ").
- Data words consist of:

1. The character " $B$ " denoting the beginning of a data word.
2. A sequence of characters, only " P " or " N ", one character for each bit in the word.
3. The character " $F$ " denoting the finish of the data word.

- No extraneous characters of any kind may appear within a data word (between any " $B$ " and the next " $F$ ").
- Errors may be deleted by rubouts superimposed over the entire word including the " $B$ ", and beginning the word again with a new " $B$ ".
- Any text of any kind (except the character " $B$ ") is allowed between data words (between any " $F$ " and the next " $B$ "), including carriage return and line feed.
- A minimum trailer of twenty-five rubouts.
- Specify whether a " $P$ " is a " 1 " = VOH = logic high or is a " 0 " = VOL = logic low.
- The use of even or odd parity is optional.

[^0]BINARY PAPER TAPE EXAMPLE


DEVICE OUTPUT PACKAGE PINS




## Product Index

|  |  |  | PAGE |
| :---: | :---: | :---: | :---: |
|  | HM-6312/12A | $1024 \times 12$ CMOS ROM | 3-4 |
|  | HM-6388 | $8192 \times 8$ CMOS ROM | 3-10 |
|  | HM-6389 | $8192 \times 8$ CMOS ROM | 3-12 |
|  | HM-6501 | $256 \times 4$ CMOS RAM | 3-14 |
|  | HM-6503 | $2048 \times 1$ CMOS RAM | 3-20 |
|  | HM-6504 | $4096 \times 1$ CMOS RAM | 3-26 |
|  | HM-6508 | $1024 \times 1$ CMOS RAM | 3-32 |
|  | HM-6512 | $64 \times 12$ CMOS RAM | 3-38 |
|  | HM-6513 | $512 \times 4$ CMOS RAM | 3-43 |
|  | HM-6514 | $1024 \times 4$ CMOS RAM | 3-49 |
|  | HM-6518 | $1024 \times 1$ CMOS RAM | 3-55 |
|  | HM-6533 | $1024 \times 4$ CMOS RAM | 3-61 |
|  | HM-6543 | $4096 \times 1$ CMOS RAM | 3-68 |
|  | HM-6551 | $256 \times 4$ CMOS RAM | 3-74 |
|  | HM-6561 | $256 \times 4$ CMOS RAM | 3-80 |
|  | HM-6562 | $256 \times 4$ CMOS RAM | 3-86 |
|  | HM-6611 | 1024 Field Programmable | 3-92 |
| 3 |  | CMOS PROM |  |
|  | HM-6661 | 1024 Field Programmable | 3-99 |
|  |  | CMOS PROM |  |
|  | Data Entry Form | arris Custom Programming | 3-100 |

## Symbols and Abbreviations

This data sheet utilizes a new set of specification nomenclature. This new format is an IEEE and JEDEC supported standard for semiconductor memories. It is intended to clarify the symbols, abbreviations and definitions, and to make all memory data sheets consistent. We believe that, once acclimated, you will find this standardized format easy to read and use.

## ELECTRICAL PARAMETER ABBREVIATIONS

All abbreviations use upper case letters with no subscripts. The initial symbol is one of these four characters:

| V | (Voltage) |
| :--- | :--- |
| I | (Current) |
| P | (Power) |
| C | (Capacitance) |

The second letter specifies input (I) or output (O), and the third letter indicates the high (H), low (L) or off $(\mathrm{Z})$ state of the pin during measurements. Examples:

$$
\begin{aligned}
& \text { VIL - Input Low Voltage } \\
& \text { IOZ - Output Leakage Current }
\end{aligned}
$$

## TIMING PARAMETER ABBREVIATIONS

All timing abbreviations use upper case characters with no subscripts. The initial character is always T and is followed by four descriptors. These characters specify two signal points arranged in a "from-to" sequence that define a timing interval. The two descriptors for each signal point specify the signal name and the signal transitions. Thus the format is:


## Signal Definitions:

A = Address
D = Data In
Q = Data Out
W = Write Enable
E = Chip Enable
S = Chip Select
G = Output Enable
Transition Definitions:
$H=$ Transition to High
$\mathrm{L}=$ Transition to Low
$\mathrm{V}=$ Transition to Valid
$X=$ Transition to Invalid or Don't Care
$Z=$ Transition to Off (High Impedance)

## EXAMPLE:



The example shows Write pulse setup time defined as TWLEH-Time from Write enable Low to chip Enable High.

## TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address set-up time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

## WAVEFORMS

| WAVEFORM <br> SYMBOL | INPUT | OUTPUT |
| :---: | :---: | :---: |
|  | MUST BE <br> VALID | WILL BE <br> VALID |
|  | CHANGE <br> FROM H TO | WILL CHANGE <br> FROM H TO L |

## Features

- HM-6100 COMPATIBLE
- LOW POWER - TYPICAL<5.0 $N W$ STANDBY
- 4-11 VOLT VCC OPERATION
- HIGH SPEED
- STATIC OPERATION


## Description

The HM-6312 and HM-6312A are high speed, low power, silicon gate CMOS static ROM's, organized 1024 words by 12 bits. In all static states these units exhibit the microwatt power requirements typical of CMOS. The basic part operates at $4-7$ volts with a typical 5 volt $25^{\circ} \mathrm{C}$ access time of 350 ns . Higher operating voltages, 4-11 volts, are available with the A version. Signal polarities and functions are specified for interfacing with the HM-6100 Microprocessor.

## Operation

Addresses and data out are multiplexed on 12 lines, DX0 - DX11. Addresses are loading into an on chip register by falling edge of CE. Data out, corresponding to the latched address, is enabled when CE, OEL and OEH are true. The RSEL output defines an area in the 4096 word addressing space dedicated to RAM. It can be programmed by DX0, DX1, DX2 and DX3. This output eliminates a four bit register and decoder for the high order address bits to select RAM.

Pinout

TOP VIEW - DIP

DX - Address Input and Data Out
$\bar{E}$ - Chip Enable
G - Output Enable
$\bar{G}$ - Output Enable
$\bar{F}$ - RAM Field Select


## Functional Diagram



## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage <br> Applied Input or Output Voltage <br> Storage Temperature Range <br> Operating Temperature Range <br> Industrial-9 <br> Military-2 | +12.0 V |
| :--- | ---: |

## ELECTRICAL CHARACTERISTICS $\quad$ VCC $=10 \pm 5 \%$

## D.C.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Logical " 1 " Input Voltage | 70\% VCC |  |  | $\checkmark$ |  |
| VIL | Logical " 0 " Input Voltage |  |  | 20\% VCC | v |  |
| IIL | Input Leakage | -1.0 |  | +1.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{VIN} \leq \mathrm{VCC}$ |
| VOH | Logical "1" Output Voltage | VCc -0.1 |  |  | V | IOUT = 0 |
| VOL | Logical "0" Output Voltage |  |  | GND + . 01 | v | IOUT $=0$ |
| 10 | Output Leakage | -1.0 |  | 1.0 | $\mu \mathrm{A}$ | ov $\leq$ vo $\leq \mathrm{VCC}$ |
| ICCSB | Standby Supply Current |  |  | 800 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0$ or VCC |
| ICCOP | Operating Current (1) |  |  | 10 | mA | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{O}=0$ |
| Cl | Input Capacitance* (2) |  | 5.0 | 7.0 | pF | $\mathrm{VI}=\mathrm{VCC}$ or GND |
| ClO | 1/O Capacitance* (2) |  | 6.0 | 10.0 | pF |  |

*Guaranteed and sampled, but not $100 \%$ tested.

See Switching Waveforms page 3-9

|  |  | INDUSTRIAL |  | MILITARY |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNITS | TEST CONDITIONS (3) |
| TELQV | Access Time From $\bar{E}$ |  | 200 |  | 220 | ns | VCC $=10 \pm 5 \%$ |
| TGHQV | Output Enable Time |  | 160 |  | 175 | ns |  |
| TGLOZ | Output Disable Time |  | 160 |  | 175 | ns |  |
| TEHEL | Strobe Pos. Pulse Width | 125 |  | 140 |  | ns |  |
| TELEL | Cycle Time | 325 |  | 360 |  | ns |  |
| TAVEL | Address Set-Up Time | 30 |  | 35 |  | ns |  |
| TELAX | Address Hold Time | 55 |  | 60 |  | ns |  |
| TELFV | Propagation to $\overline{\mathrm{F}}$ |  | 100 |  | 110 | ns |  |

NOTES: (1) Operating Supply Current (ICCOP) is proportional to operating frequency, example typical ICCOP $=10 \mathrm{~mA} / \mathrm{MHz}$.
(2) Capacitance sampled and guaranteed - not $100 \%$ tested.
(3) A.C. test conditions: Inputs - TRise $=$ TFall $=20 \mathrm{~ns}$; Outputs - ITTL Load and 50 pF .

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +8.0 V |
| :--- | ---: |
| Applied Input or Output Voitage | GND -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+855^{\circ} \mathrm{C}$ |
| Industrial-9 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Military-2 |  |

ELECTRICAL CHARACTERISTICS $\quad V C C=5 \pm 10 \%$

|  | SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D.C. | VIH | Logical "1" Input Voltage | 70\% VCC |  |  | V |  |
|  | VIL | Logical "0" Input Voltage |  |  | 20\% VCC | v |  |
|  | IIL | Input Leakage | -1.0 |  | +1.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{VIN} \leq \mathrm{VCC}$ |
|  | VOH | Logical "1" Output Voltage | VCC -0.1 |  |  | v | IOUT $=0$ |
|  | VOL | Logical "0" Output Voltage |  |  | GND +.01 | v | IOUT $=0$ |
|  | 10 | Output Leakage | -1.0 |  | 1.0 | $\mu \mathrm{A}$ | $\mathrm{ov} \leq \mathrm{vo} \leq \mathrm{VCc}$ |
|  | 1 CCSB | Standby Supply Current |  |  | 100 | $\mu \mathrm{A}$ | $V \mathrm{VI}=0$ or VCC |
|  | ICCOP | Operating Current (1) |  |  | 5 | mA | $f=1 \mathrm{MHz}, 10=0$ |
|  | Cl | Input Capacitance* (2) |  | 5.0 | 7.0 | pF | $\mathrm{VI}=\mathrm{VCC}$ or GND |
|  | ClO | 1/O Capacitance* (2) |  | 6.0 | 10.0 | pF |  |

*Guaranteed and sarnpled, but not $100 \%$ tested.

See Switching Waveforms page 3-9

|  |  | INDUSTRIAL |  | MILITARY |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNITS | TEST CONDITIONS (3) |
| TELQV | Access Time From $\vec{E}$ |  | 510 |  | 560 | ns | $V C C=5 \pm 10 \%$ |
| TGHQV | Output Enable Time |  | 290 |  | 320 | ns |  |
| TGLQZ | Output Disable Time |  | 290 |  | 320 | ns |  |
| TEHEL | Strobe Pos. Pulse Width | 260 |  | 285 |  | ns |  |
| TELEL | Cycle Time | 770 |  | 845 |  | ns |  |
| TAVEL | Address Set-Up Time | 75 |  | 85 |  | ns |  |
| TELAX | Address Hold Time | 120 |  | 135 |  | ns |  |
| TELFV | Propagation to $\overline{\mathrm{F}}$ |  | 220 |  | 240 | ns | † |

NOTES: (1) Operating Supply Current (ICCOP) is proportional to operating frequency, example typical ICCOP $=5 \mathrm{~mA} / \mathrm{MHz}$.
(2) Capacitance sampled and guaranteed - not $100 \%$ tested.
(3) A.C. test conditions: Inputs - TRise $=$ TFall $=20 \mathrm{~ns}$; Outputs - ITTL Load and 50pF.

## Specifications HM-6312C-9

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage
Applied Input or Output Voltage
Storage Temperature Range
Operating Temperature Range
$+8.0 \mathrm{~V}$
GND -0.3V to $\mathrm{VCC}+0.3 \mathrm{~V}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS

$$
V C C=5 \pm 10 \%
$$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Logical "1" Input Voltage | 70\% VCC |  |  | V |  |
| VIL | Logical " 0 " Input Voltage |  |  | 20\% VCC | $v$ |  |
| IIL | Input Leakage | -10 |  | +10 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{VCC}$ |
| VOH | Logical "1" Output Voltage | VCC -. 01 |  |  | $v$ | IOUT $=0$ |
| VOL | Logical "0" Output Voltage |  |  | GND + . 01 | V | IOUT $=0$ |
| 10 | Output Leakage | -10 |  | +10 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{VO} \leq \mathrm{VCC}$ |
| ICCSB | Standby Supply Current |  |  | 500 | $\mu \mathrm{A}$ | $V I=0$ or VCC |
| ICCOP | Operating Current (1) |  |  | 5 | mA | $f=1 \mathrm{MHz}, 10=0$ |
| Cl | Injput Capacitance* (2) |  | 5.0 | 7.0 | pF | $\mathrm{VI}=\mathrm{VCC}$ or GND |
| ClO | 1/O Capacitance* (2) |  | 6.0 | 10.0 | pF |  |

*Guaranteed and sampled, but not $100 \%$ tested.

See Switching Waveforms page 3-9
A.C.

|  | PARAMETER | INDUSTRIAL |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | MIN | MAX | MIN | MAX | UNITS | TEST CONDITIONS 3 |
| TELQV | Access Time From $\bar{E}$ |  | 640 |  |  | ns | $V C C=5 \pm 10 \%$ |
| TGHQV | Output Enable Time |  | 390 |  | $\because$ | ns |  |
| TGLOZ | Output Disable Time |  | 390 |  |  | ns |  |
| TEHEL | Strobe Pos. Pulse Width | 300 |  |  |  | ns |  |
| TELEL | Cycle Time | 940 |  |  |  | ns |  |
| TAVEL | Address Set-Up Time | 75 |  |  |  | ns | \% |
| TELAX | Address Hold Time | 140 |  |  |  | ns |  |
| TELFV | Propagation to $\overline{\mathrm{F}}$ |  | 250 |  |  | ns | $\dagger$ |

NOTES: (1) Operating Supply Current (ICCOP) is proportional to operating frequency, example typical ICCOP $=5 \mathrm{~mA} / \mathrm{MHz}$.
(2) Capacitance sampled and guaranteed - not $100 \%$ tested.
(3) A.C. test conditions: Inputs - TRise $=$ TFall $=20 \mathrm{~ns}$; Outputs - ITTL. Load and 50 pF .

## Custom ROM Programming

HM-6312/6312A programming information is generated from the PAL III Symbolic Assembler as a "second pass" binary tape. A separate tape is required for each 1024 word ROM pattern, i.e. a separate symbolic should be generated for each 1024 word block of memory used, (00001777)8, (2000-3777)8, (4000-5777)8 and (6000-7777)8. A header is added to the front of each tape giving customer ID, chip select and $\bar{F}$ programming information. The header consists of 15 ASCII characters generated from a standard teletype. Channel 8 is always punched. The header
begins with a rubout followed by 6 alphanumeric characters identifying the customer and the pattern number. Next are 2 characters designating true or false for inputs DXO and DX1 to chips select gate $A$ (see Functional Diagram), and 4 characters designating true, false, don't care for inputs DX0, DX1, DX2 and DX3 to the RAM select gate B (see Functional Diagram). Next is one character (H or L) designating $\bar{F}$ as active high or active low. The $\bar{F}$ function is inhibited when all $\bar{F}$ inputs are VCC or don't care (V) and $\bar{F}$ is active high. The header ends with a rubout.

CHANNELS
CHARACTER


The example shown above has a customer ID and pattern ISL 004. Chip selects are programmed to recognize addresses (6000-7777)8 or (3072-4095) 10. RAM select is act-
ive low for addresses (0000-0377)8 or (0000-0255) 10. For programs using less than 1024 words the unused locations are automatically programmed to a logic one.

## $\bar{F}$ PROGRAMMING

Defining the address block for which $\bar{F}$ is active is accomplished through programming the inputs to gate $B$. (See Functional Diagram). The sense of $\bar{F}$ is defined by programming gate C for inverting or noninverting. These conditions are specified in the header portion of the tape, columns 9 thru 13.

Particular care is required in specifying the sense of $\bar{F}$. Careful examination of the Functional Diagram reveals that $\bar{F}$ actually serves two functions, 1). $\bar{F}$ is anded with the inputs of gate $A$ to enable the HM-6312 output buffers. 2). The output of $\bar{F}$ is used to select RAM or other external devices, this function is always a low true.

Switching Waveforms


A Typical Microprocessor System


## Preview

## Features

- 8K WORD BY 8 BIT MEMORY
- MASK PROGRAMMED, NON-VOLATILE
- QUICK ACCESS OVER MIL TEMP. . . . . . . . . . . . . . . . . . 550nsec MAX
- LOW STANDBY CURRENT OVER MIL TEMP. $100 \mu \mathrm{~A}$ MAX
- SINGLE 5V POWER SUPPLY
- ON CHIP ADDRESS REGISTERS
- COMPACT 24 PIN PACKAGE
- PINOUT LIKE HM-6389 FOR EASY UPGRADE
- TTL COMPATIBLE INPUT/OUTPUT
- MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES


## Description

The HM-6388 is a mask programmed Read Only Memory featuring quick access and extremely low power consumption. The 6388 contains internal address registers to allow simple implementation in common bus systems. Because of the similarity of pinouts a system utilizing this device can be easily modified to use the HM-6389 for added control flexibility.

Because of the large memory matrix, 65,536 bits, this device can be used for non-volatile storage of operating systems, control stores, assemblers, compilers, loaders, editors, high accuracy look up tables, and a vast number of other unique and otherwise unsatisfied applications.

## Pinout



Logic Symbol



LATCHED ADDRESS REGISTER LATCH ON RISING L GATED DECODERS GATE ON RISING G three state drivers active when A = HIGH

## Features

- 8K WORD BY 8 BIT MEMORY
- MASK PROGRAMMED, NON-VOLATILE
- QUICK ACCESS OVER MIL TEMP. . . . . . . . . . . . . . . . 550nsec MAX
- LOW STANDBY CURRENT OVER MIL TEMP. . . . . . . . . $100 \mu$ A MAX
- SINGLE 5V POWER SUPPLY
- ON CHIP ADDRESS REGISTERS
- INTERNAL PLA FOR RAM FIELD SELECT OUTPUT
- CHIP SELECT POLARITY OPTIONS
- CHIP SELECT LATCHED/UNLATCHED OPTIONS
- DATA OUTPUT LATCHED/NONLATCHED OPTIONS
- TTL COMPATIBLE INPUT/OUTPUT
- MILITARY, INDUSTRIAL AND COMMERCIAL TEMP. RANGES


## Description

The HM-6389 is a mask programmed Read Only Memory featuring quick access and extremely low power consumption. The HM-6389 contains internal address registers for ease of use in common bus systems. In addition to the 65,536 bit ( 6 K ) user defined memory matrix, there are a variety of user defined control options.

These options include a Programmable Logic Array (PLA) for RAM field select allowing internal address decoding for RAM over ROM overlay memory array applications. The polarity of the RAM Field Select output is also an user option. The chip select inputs are individually definable to be active high or low, and to be latched by chip enable or nonlatched. This feature can be used to eleminate address decoding for arrays as large as 64 K words. Another user defined option determines whether the data outputs will be latched by the chip enable ( $\bar{E}$ ), or is nonlatched mode is chosen, the chip enable signal is used to disable the three state output drivers.

Because of the large data storage matrix and the versatility of the control options, this device can be used for non-volitile storage of operating systems, assemblers, compilers, loaders, editors, high accuracy look up tables, and a wide variety of otherwise unsatisfied applications.

Pinout
TOP VIEW

| $\operatorname{siq} 1$ | 28 |
| :---: | :---: |
| S2 2 | 27 |
| A7 ${ }^{\text {d }}$ | 26 |
| A6 4 | 25 |
| A5 5 | 24 |
| A4 6 | 23 |
| A3[7 | 22 |
| A2 8 | 21 |
| A109 | 20 |
| A0 10 | 19 |
| OOD11 | 18 |
| Q1012 | 17 |
| Q2 13 | 16 |
| GND 14 | 15 |

## Logic Symbol



Functional Diagram


ALL SWITCHES ILLUSTRATE USER DEFINED MASK PROGRAMMED OPTIONS. ONCE MANUFACTURED ALL OPTIONS ARE INTERNALLY FIXED AND CAN NOT BE CHANGED.

HARRIS
SEMICONDUCTOR PRODUCTS DIVISION
A DIVISION OF HARRIS CORPORATION

## Features

- LOW STANDBY POWER . . . . . . . . . . . . . . . . . . . . . . . . . $55 \mu$ W MAX
- LOW OPERATING POWER . . . . . . . . . . . . . . . . . . . . . . 22mW/MHz MAX
- FAST ACCESS TIME . . . . . . . . . . . . . . . . . . . . . . . . . . 220nsec MAX
- DATA RETENTION VOLTAGE . . . . . . . . . . . . . . . . . . . 2.0 VOLTS MIN.
- TTL COMPATIBLE IN/OUT
- HIGH OUTPUT DRIVE - 2 TTL LOADS
- HIGH NOISE IMMUNITY
- ON CHIP ADDRESS REGISTERS
- THREE STATE OUTPUTS
- EASY MICROPROCESSOR INTERFACING
- LATCHED OUTPUTS
- MILITARY AND INDUSTRIAL TEMPERATURE RANGES


## Description

The HM-6501 is a 256 by 4 static CMOS RAM fabricated using selfaligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On chip latches are provided for address and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays.

The HM-6501 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

## Pinout

TOP VIEW


| A-ADDRESS INPUT | $S$ - CHIP SELECT |
| :--- | :--- |
| $\bar{E}-$ CHIP ENABLE | D-DATA INPUT |
| $\bar{W}$-WRITE ENABLE | Q-DATA OUTPUT |
| $\bar{G}-O U T P U T E N A B L E ~$ |  |

## Logic Symbol



## Functional Diagram



| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC Military (-2) | 4.5 V to 5.5 V |
| Applied Input or Output Voltage | $\begin{aligned} & \text { GND }-0.3 \mathrm{~V} \\ & \text { VCC }+0.3 \mathrm{~V} \end{aligned}$ | Industrial (-9) | 4.5 V to 5.5 V |
| Storage Temperature | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Military (-2) Industrial (-9) | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |

## ELECTRICAL CHARACTERISTICS

D.C.
A.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =25{ }^{\circ} \mathrm{C} \bigcirc 1 \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\begin{gathered} 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \end{gathered}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{IO}=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.01 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V C C=3.0,10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | $v$ |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 102 | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | $V$ | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | $V$ | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & \text { VI }=\text { VCC or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |


| TELQV | Chip Enable Access Time |  | 220 |  | 120 | 170 | ns | (4) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TAVQV | Address Access Time |  | 220 |  | 110 | 170 | ns | (4) |
| TSHQX | Chip Select Output Enable Time |  | 130 |  | 50 | 90 | ns | (4) |
| tGLQX | Output Enable Output Enable Time |  | 130 |  | 50 | 90 | ns | (4) |
| TSLQZ | Chip Select Output Disable Time |  | 130 |  | 50 | 90 | ns | (4) |
| TGHQZ | Output Enable Output Disable Time |  | 130 |  | 50 | 90 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 220 |  | 170 | 120 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 70 | 50 |  | ns | (4) |
| TAVEL | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELAX | Address Hold Time | 40 |  | 30 | 20 |  | ns | (4) |
| TDVWH | Data Setup Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWLSL | Chip Select Write Pulse Setup Time | 120 |  | 100 | 60 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 120 |  | 100 | 60 |  | ns | (4) |
| TSHWH | Chip Select Write Pulse Hold Time | 120 |  | 100 | 60 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 120 |  | 100 | 60 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 120 |  | 100 | 60 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 320 |  | 240 | 170 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.

| ABSOLUTE MAXIMUM RATINGS | OPERATING RANGE |
| :---: | :---: |
| Supply Voltage -VCC +8.0V | Operating Supply Voltage -VCC <br> Military (-2) <br> 4.5 V to 5.5 V |
| $\begin{array}{lr}\text { Applied Input or Output Voltage } & \text { GND - } 0.3 \mathrm{~V} \\ & \text { VCC }+0.3 \mathrm{~V}\end{array}$ | Industrial (-9) $\quad 4.5 \mathrm{~V}$ to 5.5 V |
| Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature  <br> Military $(-2)$ $-550^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Industrial $(-9)$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

D.c.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =250 \mathrm{C} \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\begin{gathered} 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \end{gathered}$ |  | 1.0 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} 10 & =0 \\ V I & =V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VCC}=3.0,10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | v |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 102 | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | v | $1 \mathrm{LL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | v | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 M H z \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | VO = VCC or GND $f=1 \mathrm{MHz}$ |
| TELQV | Chip Enable Access Time |  | 300 |  | 160 | 240 | ns | (4) |
| TAVOV | Address Access Time |  | 300 |  | 150 | 240 | ns | (4) |
| TSHOX | Chip Select Output Enable Time |  | 150 |  | 60 | 120 | ns | (4) |
| TGLQX | Output Enable Output Enable Time |  | 150 |  | 60 | 120 | ns | (4) |
| TSLQZ | Chip Select Output Disable Time |  | 150 |  | 60 | 120 | ns | (4) |
| TGHOZ | Output Enable Output Disable Time |  | 150 |  | 60 | 120 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 300 |  | 240 | 160 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 70 | 50 |  | ns | (4) |
| TAVEL | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 40 | 30 |  | ns | (4) |
| TDVWH | Data Setup Time | 150 |  | 120 | 100 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWLSL | Chip Select Write Pulse Setup Time | 180 |  | 150 | 120 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 180 |  | 150 | 120 |  | ns | (4) |
| TSHWH | Chip Select Write Pulse Hold Time | 180 |  | 150 | 120 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 180 |  | 150 | 120 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 180 |  | 150 | 120 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 400 |  | 310 | 210 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. $\quad$ AC Test Conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2$ VCC.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC Commercial | 4.75 V to 5.25 V |
| Applied Input or Output Voltage | $\begin{aligned} & \text { GND }-0.3 \mathrm{~V} \\ & \text { VCC }+0.3 \mathrm{~V} \end{aligned}$ |  |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Commercial | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

D.C.
A.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =\mathbf{2 5 0}{ }^{\circ} \mathrm{C}(1) \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 100 |  | 10 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & I O=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, I O=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 |  |  | $v$ |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 102 | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | $\mathrm{GND} \leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC -2.0 | Vcc +0.3 | 2.5 | 2.0 | 5.3 | v |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $1 \mathrm{LL}=1.6 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | V | $1 \mathrm{OH}=-0.2 \mathrm{~mA}$ |
| Cl | Input Capacitance |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & \mathrm{VO}=\mathrm{VCC} \text { or GND } \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 350 |  | 200 | 300 | ns | (4) |
| TAVQV | Address Access Time |  | 360 |  | 200 | 310 | ns | (4) |
| TSHQX | Chip Select Output Enable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TGLQX | Output Enable Output Enable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TSLQZ | Chip Select Output Disable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TGHQZ | Output Enable Output Disable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 350 |  | 300 | 200 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 150 |  | 130 | 90 |  | ns | (4) |
| TAVEL | Address Setup Time | 10 |  | 10 | 0 |  | ns | (4) |
| TELAX | Address Hold Time | 70 |  | 50 | 40 |  | ns | (4) |
| TDVWH | Data Setup Time | 170 |  | 140 | 120 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWLSL | Chip Select Write Pulse Setup Time | 210 |  | 170 | 150 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 210 |  | 170 | 150 |  | ns | (4) |
| TSHWH | Chip Select Write Pulse Hold Time | 210 |  | 170 | 150 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 210 |  | 170 | 150 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | <10 |  | 170 | 150 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 500 |  | 430 | 290 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20 \mathrm{nsec}$; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2$ VCC.

Read Cycle


TRUTH TABLE


The read cycle is initiated by the falling edge of $\bar{E}$. This signal latches the input address word into on chip registers providing that minimum address setup and hold times are met. After the required hold time, the address inputs may change state without affecting device operation. For the output to be read, $\bar{G}$ and $\bar{E}$ must be low; $\bar{W}$ and $S$ must be high. The output data will be valid at accesss time (TELQV) or at one output enable time (TSHOX or TGLQX), whichever is the latter occuring signal.

S and $\overline{\mathrm{G}}$ are complementary signals which simplify the external logic required for decoding in expanded memory
arrays. Either or both of these signals may be used to disable the outputs when or-tying several memories in an array. The HM-6501 has output data latches that are controlled by $\overline{\mathrm{E}}$.

When $\bar{E}$ goes high the outputs are latched to contain the present data. The output buffers can be forced to a high impedance state by either $\overline{\mathrm{G}}$ or S but the latches will only unlatch on the falling edge of $\bar{E}$.

## Write Cycle



TRUTH TABLE

| TIME | INPUTS |  | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: |
| REFERENCE | E S G W | A D | Q | FUNCTION |
| -1 | $H$ L X X | $\times \times$ | SEE | MEMORY DISABLED |
| 0 | $7 \times \times \times$ | $v \quad x$ | NOTE | CYCLE BEGINS, ADDRESSES ARE LATCHED |
| 1 | L H $\times 2$ | $\mathrm{x} \times$ |  | WRITE PERIOD BEGINS |
| 2 | L H X | $x$ |  | DATA IN IS WRITTEN |
| 3 | $\sim \times \times \mathrm{H}$ | $x \times$ |  | WRITE IS COMPLETED |
| 4 | $H \quad L$ | $x$ |  | PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 5 | $2 \times \times \times$ | $\checkmark \times$ |  | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

NOTE: IF $\bar{G}$ is HIGH, THE OUTPUT WILL BE HIGH IMPEDANCE.
IF $\bar{G}$ IS LOW, THE INPUT DATA WILL PROPAGATE TO THE OUTPUT.

As in the read mode, the write cycle is initiated by the falling edge of $\bar{E}$ which latches the addresses. The write portion of the cycle is defined as $\bar{E}$ and $\bar{W}$ being low simultaneously with S high. If the inputs and outputs are tied together, $\overline{\mathbf{G}}$ must be high. The write portion of the cycle is terminated on the first rising edge of $\bar{E}, \bar{W}$, or the falling edge of $S$. Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the $\bar{W}$ line may remain low until all desired locations have been written. When this method is used, data setup and hold times must be referenced to the rising edge of $\bar{E}$ or to the falling edge of S , whichever occurs first. By positioning the $\bar{W}$ pulse at different times within the $\bar{E}$ low time (TELEH) various types of write cycles may be performed.

If the $\bar{E}$ low time (TELEH) is greater than the $\bar{W}$ pulse (TWLWH) plus an output enable time (TSHOX or TGLQX) a combination read-write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH).
The data inputs and data outputs may be tied together for use with a common I/O bus structure is the system control line $\bar{G}(\bar{G}$ NOT) is NAND-ed with $\bar{W}$ to produce the device $\overline{\mathrm{G}}$ signal. This will force the output buffers to a high impedance state during write operations so input data can be applied to the bus. A minimum delay of one output disable time must be allowed before applying input data to the bus. This will insure that the output buffers are not active.

## Battery Backup Applications

The HM-6501 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.
When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Anther approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\bar{E}$ must be held high at CMOS VCC and $S$ must be held low at ground. $\bar{W}, \bar{G}$, address, and data inputs should be held at GND or CMOS VCC.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage ( 4.5 or 4.75 V ).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7V, below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a VF $\approx .2 \mathrm{~V}$ or adding diode D2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the chip enable circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.


HARRIS
SEMICONDUCTOR
HM-6503 PRODUCTS DIVISION

## Features

- LOW POWER STANDBY
<<1mW MAX.
- LOW POWER OPERATION. $35 \mathrm{~mW} / \mathrm{MHz}$ MAX
- EXTREMELY LOW SPEED POWER PRODUCT
- DATA RETENTION
@ 2.0V MIN
- TTL COMPATIBILITY INPUT/OUTPUT
- THREE STATE OUTPUT
- fast access time $\qquad$
- INDUSTRIAL OR COMMERCIAL TEMPERATURE RANGE
- 18 PIN PACKAGE FOR HIGH DENSITY
- ON CHIP ADDRESS REGISTER
- PINOUT ALLOWS UPGRADE TO 6504


## Description

The HM-6503 is a $2048 \times 1$ static CMOS RAM fabricated using self aligned silicon gate technology. The device utilizes synchronous circuitry to achieve high performance and low power operation.

On chip latches are provided for addresses, data input and data output allowing efficient interfacing with microprocessor systems. The data output can be forced to a high impedance for use in expanded memory arrays.

The HM-6503 is a truly static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

The HM-6503 is supplied in two versions, the HM-6503H and the HM6503L. The $H$ or $L$ is used to designate the logic level to be connected to the Y input. If a $\mathrm{HM}-6503 \mathrm{H}$ is procured the user must connect the Y input to VCC in the system. If a HM-6503L is used the Y input must be connected to system ground.

## Pinout

TOP VIEW


## Logic Symbol



## Functional Diagram




## ELECTRICAL CHARACTERISTICS

D.C.
A.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP } & =250 \mathrm{C}(1) \\ V C C & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST <br> CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 50 |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 7 |  | 5 | 6 | mA | $\begin{aligned} & f=1 M H z, 10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 25 |  | 0.01 | 5 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \mathrm{VCC}=3.0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | V |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leq V I \leq V C C$ |
| IOZ | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leq V O \leq V C C$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $V$ |  |
| VIH | Input High Voltage | VCC | $\underset{+0.3}{V C C}$ | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low. Voltage |  | 0.4 |  | 0.25 | 0.35 | $v$ | $10=2.0 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.5 | 4.0 |  | V | $10=-1.0 \mathrm{~mA}$ |
| CI | Input Capacitance (3) |  | 8.0 |  | 5.0 | 8.0 | pF | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V I=V C C \text { or GND } \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10.0 |  | 6.0 | 10.0 | pF | $\begin{aligned} & f=1 \mathrm{MHzz} \\ & V O=V C C \text { or GND } \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 300 |  | 170 | 250 | ns | (1) |
| TAVQV | Address Access Time |  | 320 |  | 170 | 270 | ns | (4) |
| telox | Chip Enable Output Enable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TEHOZ | Chip Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 300 |  | 250 | 170 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 120 |  | 100 | 70 |  | ns | (4) |
| TAVEL | Address Setup Time | 20 |  | 20 | 0 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 50 | 20 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 80 |  | 60 | 40 |  | ns | (4) |
| TWLEH | Write Enable Pulse Setup Time | 200 |  | 150 | 130 |  | ns | (4) |
| TWLEL | Early Write Pulse Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWHEL | Write Enable Read Mode Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELWH | Early Write Pulse Hold Time | 80 |  | 60 | 40 |  | ns | (4) |
| TDVWL | Data Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TDVEL | Early Write Data Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWLDX | Data Hold Time | 80 |  | 60 | 40 |  | ns | (1) |
| TELDX | Early Write Data Hold Time | 80 |  | 60 | 40 |  | ns | (1) |
| TELWL | Early Write Output Hi-Z Time | - 0 |  | 0 | -10 |  | ns | (1) |
| TQVWL | Data Valid to Write Time | 0 |  | 0 | 0 |  | ns | (1) |
| TELEL | Read or Write Cycle Time | 420 |  | 350 | 240 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC test conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Output -1 TTL load and 50 pF ; All timing measured at $1 / 2$ VCC.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage - VCC Input or Output Voltage Applied | $\begin{array}{r} +8.0 \mathrm{~V} \\ \text { GND }-0.3 \mathrm{~V} \end{array}$ | Operating Supply Voltage Commercial | 4.75 V to 5.25 V |
| Storage Temperature | to VCC +0.3 V $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Commercial | $0^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC $=$ OPERATING RANGE |  | $\begin{aligned} \text { TEMP } & =250 \mathrm{C}(1) \\ V C C & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 500 |  | 100 | 500 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
|  |  |  |  |  |  |  |  | $f=1 \mathrm{MHz}, 10=0$ |
| ICCOP | Operating Supply Current (2) |  | 7. |  | 5 | 6 | mA | $V I=V C C$ or GND |
| 11 | Input Leakage Current | -10.0 | +10.0 | -7.0 | $\pm 0.5$ | +7.0 | $\mu \mathrm{A}$ | GND $\leq \mathrm{VI} \leq \mathrm{VCC}$ |
| IOZ | Output Leakage Current | -10.0 | +10.0 | -7.0 | $\pm 0.5$ | +7.0 | $\mu \mathrm{A}$ | GND $\leq V O \leq V C C$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $v$ |  |
| VIH | Input High Voltage | $\begin{aligned} & \text { VCC } \\ & -2.0 \end{aligned}$ | $\underset{+0.3}{ }$ | 2.5 | 2.0 | 5.3 | v |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.25 | 0.35 | $v$ | $10=1.6 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.5 | 4.0 |  | $v$ | $10=-0.4 \mathrm{~mA}$ |
| CI | Input Capacitance (3) |  | 8.0 |  | 5.0 | 8.0 | pF | $\begin{aligned} & f=1 \mathrm{MHz} \\ & \mathrm{VI}=\mathrm{VCC} \text { or GND } \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10.0 |  | 6.0 | 10.0 | pF | $\begin{aligned} & f=1 \mathrm{MHz} \\ & \mathrm{VO}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 350 |  | 200 | 300 | ns | (4) |
| tavav | Address Access Time |  | 370 |  | 200 | 320 | ns | (4) |
| TELQX | Chip Enable Output Enable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TEHOZ | Chip Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 350 |  | 300 | 200 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 150 |  | 120 | 100 |  | ns | (4) |
| tavel | Address Setup Time | 20 |  | 20 | 0 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 50 | 20 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 100 |  | 80 | 60 |  | ns | (4) |
| TWLEH | Write Enable Pulse Setup Time | 250 |  | 200 | 100 |  | ns | (4) |
| TWLEL | Early Write Pulse Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWHEL | Write Enable Read Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELWH | Early Write Pulse Hold Time | 100 |  | 80 | 60 |  | ns | (4) |
| TDVWL | Data Setup Time | 30 |  | 20 | 0 |  | ns | (4) |
| TDVEL | Early Write Data Setup Time | 30 |  | 20 | 0 |  | ns | (4) |
| TWLDX | Data Hold Time | 100 |  | 80 | 60 |  | ns | (4) |
| TELDX | Early Write Data Hold Time | 100 |  | 80 | 80 |  | ns | (4) |
| TELWL | Early Write Output Hi-Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TQVWL | Data Valid to Write Time | 0 |  | 0 | 0 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 500 |  | 420 | 300 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical $I C C O P=5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC test conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Output -1 TTL load and 50 pF ; All timing measured at $1 / 2 \mathrm{VCC}$.


The address information is latched in the on chip registers on the falling edge of $\bar{E}(T=0)$. Minimum address set up and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time ( $T=1$ ) the output
becomes enabled but data is not valid until during time ( $T=2$ ) , $\bar{W}$ must remain high until after time ( $T=2$ ). After the output data has been read, $\overline{\mathrm{E}}$ may return high $(T=3)$. This will disable the output buffer and ready the RAM for the next memory cycle ( $T=4$ ).


TRUTH TABLE

| TIME <br> REFERENCE | E |  | A | 0 | OUTPUT 0 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -1 |  | x | x | x | z | MEMORY DISABLED |
| 0 | 2 | L | $v$ | $v$ | z | CYCLE BEGINS, ADDRESSES ARE LATCHED |
| 1 | 1 | x | X | x | $z$ | WRITE IN PROGRESS INTERNALLY |
| 2 | $\checkmark$ | X | X | x | $z$ | WRITE COMPLETED |
| 3 | H | X | X | x | z | PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 4 | 2 | L | $v$ | $v$ | z | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

The early write cycle is the only cycle where the output is guaranteed not to become active. On the falling edge of $\bar{E}(T=0)$, the addresses, the write signal, and the data input are latched in on chip registers. The logic value of $\bar{W}$ at the time $\bar{E}$ falls determines the state of the output buffer for that cycle. Since $\bar{W}$ is low in the early write cycle the output buffer is latched into the high impedance state and
will remain in that state until $\bar{E}$ returns high ( $T=2$ ). For this cycle, the data input is latched by $\bar{E}$ going low; therefore data set up and hold times should be referenced to $\bar{E}$. When $\bar{E}(T=2)$ returns to the high state the output buffer disables and all signals are unlatched. The device is now ready for the next cycle.


The read modify write cycle begins as all other cycles on the falling edge of $\bar{E}(T=0)$. The $\bar{W}$ line should be high at ( $T=0$ ) in order to latch the output buffers in the active state. During $(T=1)$ the output will be active but not valid until ( $T=2$ ). On the falling edge of the $\bar{W}(T=3)$ the data present at the output and input are latched. The $\bar{W}$ signal
also latches itself on its low going edge. All input signals excluding $\bar{E}$ have been latched and have no further effect on the RAM. The rising edge of $\bar{E}(T=5)$ completes the write portion of the cycle and unlatches all inputs and the output. The output goes to a high impedance and the RAM is ready for the next cycle.

NOTES:
In the above descriptions the numbers in parenthesis ( $T=X$ ) refer to the respective timing diagrams. The numbers are located on the time reference line below each diagram. The timing diagrams shown are only examples and are not the only valid method of operation.

## Suggestions For 6503 Memory Array Design

The HM-6503 is a device that can be used to good advantage in systems which are offered with choices of memory array size. With one common memory board layout the designer can easily offer two different array sizes. This is accomplished by using the conveniently similiar pinouts of the HM-6503 ( 2 K by 1) and the HM-6504 ( 4 K by 1). For example, a 16 K word by 8 bit array using HM-6503s and a 32K word by 8 bit array using HM-6504s can be easily implemented on the same printed circuit card. The circuit diagram suggests one implementation requiring only one jumper wire for 16 K or 32 K word selection. This single jumper wire also allows the 16 K array to utilize the HM6503 H or the HM-6503L version.


## Battery Backup Applications

The HM-6503 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.

When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\bar{E}$ must be held high at CMOS VCC. $\bar{W}$, address and data inputs should be held at either GND or CMOS VCC to minimize power dissipation.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage ( 4.5 or 4.75 volts).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7 V , below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a VF $\approx 2 \mathrm{~V}$ or adding diode D2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the $\bar{E}$ circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.


HARRIS
SEMICONDUCTOR

## Features

- LOW POWER STANDBY
$\ll 1$ mW MAX
- LOW POWER OPERATION 35mW/MHz MAX.
- EXTREMELY LOW SPEED POWER PRODUCT
- DATA RETENTION
@ 2.0V MIN.
- TTL COMPATIBLE INPUT/OUTPUT
- THREE-STATE OUTPUT
- STANDARD JEDEC PINOUT
- FAST ACCESS TIME 300nsec MAX.
- MILITARY TEMPERATURE RANGE
- INDUSTRIAL TEMPERATURE RANGE
- 18 PIN PACKAGE FOR HIGH DENSITY
- ON CHIP ADDRESS REGISTER


## Description

The HM-6504 is a $4096 \times 1$ static CMOS RAM fabricated using self aligned silicon gate technology. The device utilizes synchronous circuitry to achieve high performance and low power operation.

On chip latches are provided for addresses, data input and data output allowing efficient interfacing with microprocessor systems. The data output can be forced to a high impedance for use in expanded memory arrays.

The HM-6504 is a truly static RAM and may be maintained in any state for an indefinite period of time.

Data retention supply voltage and supply current are guaranteed over. temperature.

Pinout
TOP VIEW


## Logic Symbol



## Functional Diagram




## ELECTRICAL CHARACTERISTICS

|  |  |  | TEMP OPE R |  |  | $\begin{aligned} & P=250 \\ & C=5.0 \end{aligned}$ | ${ }^{\circ} \text { (1) }$ $\mathbf{v}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYMBOL | PARAMETER | MIN | MAX | MIN | TYP | MAX | UNITS | CONDITIONS |
|  | ICCSB | Standby Supply Current |  | 50 |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
|  | ICCOP | Operating Supply Current (2) |  | 7 |  | 5 | 6 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, I O=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
|  | ICCDR | Data Retention Supply Current |  | 25 |  | 0.01 | 5 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \mathrm{VCC}=3.0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or GND } \end{aligned}$ |
|  | VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | V |  |
|  | 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leq \mathrm{VI}^{\text {S }}$ VCC |
| D.C. | IOZ | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leq$ VO $\leq$ VCC |
|  | VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $v$ |  |
|  | VIH | Input High Voitage | VCC | ${ }^{\text {VCC }}$ | 2.5 | 2.0 | 5.3 | $v$ |  |
|  | VOL | Output Low Voltage |  | 0.4 |  | 0.25 | 0.35 | V | $10=2.0 \mathrm{~mA}$ |
|  | V.OH | Output High Voltage | 2.4 |  | 3.5 | 4.0 |  | V | $10=-1.0 \mathrm{~mA}$ |
|  | CI | Input Capacitance |  | 8.0 |  | 5.0 | 8.0 | pF | $\begin{aligned} & f=1 \mathrm{MHZ} \\ & V I=V C C \text { or GND } \end{aligned}$ |
|  | CO. | Output Capacitance (3) |  | 10.0 |  | 6.0 | 10.0 | pF | $\begin{aligned} & f=1 \mathrm{MHz} \\ & \text { VO }=\text { VCC or GND } \end{aligned}$ |
|  | TELQV | Chip Enable Access Time |  | 300 |  | 170 | 250 | ns | (4) |
|  | tavav | Address Access Time |  | 320 |  | 170 | 270 | ns | (4) |
|  | TELQX | Chip Enable Output Enable Time |  | 100 |  | 50 | 80 | ns | (4) |
|  | TEHQZ | Chip Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
|  | TELEH | Chip Enable Pulse Negative Width | 300 | $\cdots$ | 250 | 170 |  | ns | (4) |
|  | TEHEL | Chip Enable Pulse Positive Width | 120 |  | 100 | 70 |  | ns | (4) |
|  | tavel | Address Setup Time | 20 |  | 20 | 0 |  | ns | (4) |
|  | TELAX | Address Hold Time | 50 |  | 50 | 20 |  | ns | (4) |
| A.C. | TWLWH | Write Enable Pulse Width | 80 |  | 60 | 40 |  | ns | (4) |
|  | TWLEH | Write Enable Pulse Setup Time | 200 |  | 150 | 130 |  | ns | (4) |
|  | TWLEL | Early Write Pulse Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
|  | TWHEL | Write Enable Read Mode Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
|  | TELWH | Early Write Pulse Hold Time | 80 |  | 60 | 40 |  | ns | (4) |
|  | TDVWL | Data Setup Time | 0 |  | 0 | 0 |  | ns | (4) |
|  | TDVEL | Early Write Data Setup Time | 0 |  | 0 | 0 |  | ns | (4) |
|  | TWLDX | Data Hold Time | 80 |  | 60 | 40 |  | ns | (4) |
|  | TELDX | Early Write Data Hold Time | 80 |  | 60 | 40 |  | ns | (4) |
|  | TELWL | Early Write Output Hi-Z Time | 0 |  | 0 | -10 |  | $n 8$ | (4) |
|  | TQVWL | Data Valid to Write Time | 0 |  | 0 | 0 |  | ns | (4) |
|  | TELEL | Read or Write Cycle Time | 420 |  | 350 | 240 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC test conditions: Inputs - TRISE = TFALL $=20 \mathrm{nsec}$; Output -1 TTL load and 50 pF ; All timing measured at $1 / 2$ VCC.


## ELECTRICAL CHARACTERISTICS

|  |  | TEMP. \& VCC $=$ OPERATING RANGE |  | $\begin{aligned} \mathrm{TEMP} & =250 \mathrm{C}(1) \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | Units | TESTCONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| symbol | parameter | MIN | max | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 500 |  | 100 | 500 | $\mu \mathrm{A}$ | $10=0$ $v_{1}=$ vCC or GND |
| ICCOP | Operating Supply Current (2) |  | 7 |  | 5 | 6 | mA | $\mathrm{f}=1 \mathrm{MHz}, 10=0$ $\mathrm{Vl}=\mathrm{VCC}$ or CND |
| 11 | Input Leakage Current | -10.0 | +10.0 | 7.0 | $\pm 0.5$ | +7.0 | $\mu \mathrm{A}$ | GND $\leq \mathrm{V}_{1} \leq \mathrm{vcc}$ |
| 102 | Output Leakage Current | -10.0 | +10.0 | -7.0 | $\pm 0.5$ | +7.0 | $\mu \mathrm{A}$ | GND $\leq$ vo $\leq$ vcc |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $v$ |  |
| VIH | Input High Voltrge | $\mathrm{vcc}_{-2.0}$ | $\underset{+0.3}{\mathrm{vcc}}$ | 2.5 | 2.0 | 5.3 | v |  |
| vol | Output Low Voltage |  | 0.4 |  | 0.25 | 0.35 | $v$ | $10=1.6 \mathrm{~mA}$ |
| vor | Output High Voltage | 2.4 |  | 3.5 | 4.0 |  | $v$ | $10=-0.4 \mathrm{~mA}$ |
| cl | Input Capacitance (3) |  | 8.0 |  | 5.0 | 8.0 | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
|  |  |  |  |  |  |  |  | $\mathrm{VI}=\mathrm{VCC}$ or GND |
| co | Output Capacitance (3) |  | 10.0 |  | 6.0 | 10.0 | pF | $f=1 \mathrm{MHz}$ <br> - VCC or GND |
| telov | Chip Enable Accoss Time |  | 350 |  | 200 | 300 | ns | (4) |
| tavav | Address Access Time |  | 370 |  | 200 | 320 | ns | (4) |
| telax | Chip Enable Output Enable Time |  | 100 |  | 50 | 80 | ns | (4) |
| tehoz | Chip Enable Output Disable |  | 100 |  | 50 | 80 | ns | (4) |
| TELEH | Chip Enable Pulse Negative | 350 |  | 300 | 200 |  | ns | (4) |
|  | Width |  |  |  |  |  |  |  |
| tehel | Chip Enable Pulse Positive Width | 150 |  | 120 | 100 |  | ns | (4) |
| tavel | Address Setup Time | 20 |  | 20 | 0 |  | ns | (4) |
| telax | Address Hold Time | 50 |  | 50 | 20 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 100 |  | 80 | 60 |  | ns | (4) |
| TWLEH | Write Enable Pulse Setup Time | 250 |  | 200 | 100 |  | ns | (4) |
| twlel | Early Write Pulse Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWHEL | Write Enable Read Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELWH | Early Write Pulse Hold Time | 100 |  | 80 | 60 |  | ns | (4) |
| TDVwL | Data Setup Time | 30 |  | 20 | 0 |  | ns | (4) |
| tovel | Early Write Data Setup Time | 30 |  | 20 | 0 |  | ns | (4) |
| TWLDX | Data Hold Time | 100 |  | 80 | 60 |  | ns | (4) |
| teldx | Early Write Data Hold Time | 100 |  | 80 | 80 |  | ns | (4) |
| TELWL | Early Write Output Hi-z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TovwL | Data Valid to Write Time | 0 |  | 0 | 0 |  | ns | (4) |
| telel | Read or Write Cycle Time | 500 |  | 421 | 300 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits, Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC test conditions: Inputs - TRISE $=T F A L L=20$ nsec; Output -1 TTL load and 50 pF ; All timing measured at $1 / 2 \mathrm{VCC}$.

TRUTH TABLE

| time REFERENCE | E |  | A | $\begin{gathered} \text { OUTPUT } \\ 0 \end{gathered}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| -1 | H | x | x | $z$ | MEMORY DISABLED |
| 0 | 2 | H | V | $z$ | CYCLE BEGINS, ADDRESSES ARE LATCHED |
| 1 | $L$ | H | x | x | OUTPUT ENABLED |
| 2 | L | H | x | $v$ | OUTPUT VALID |
| 3 | $r$ | H | x | V | READ ACCOMPLISHED |
| 4 | H | X | x | $z$ | PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 5 | 2 | H | $v$ | $z$ | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

The address information is latched in the on chip registers on the falling edge of $\bar{E}(T=0)$. Minimum address set up and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time ( $\mathrm{T}=1$ ) the output
becomes enabled but data is not valid until during time ( $T=2$ ). $\bar{W}$ must remain high until after time ( $T=2$ ). After the output data has been read, $\overline{\mathrm{E}}$ may return high ( $T=3$ ). This will disable the output buffer and ready the RAM for the next memory cycle ( $T=4$ ).

Early Write Cycle


The early write cycle is the only cycle where the output is guaranteed not to become active. On the falling edge of $\bar{E}(T=0)$, the addresses, the write signal, and the data input are latched in on chip registers. The logic value of $\bar{W}$ at the time $\bar{E}$ falls determines the state of the output buffer for that cycle. Since $W$ is low in the early write cycle the output buffer is latched into the high impedance state and
will remain in that state until $\bar{E}$ returns high ( $T=2$ ). For this cycle, the data input is latched by $\bar{E}$ going low; therefore data set up and hold times should be referenced to $\bar{E}$. When $\bar{E}(T=2)$ returns to the high state the output buffer disables and all signals are unlatched. The device is now ready for the next cycle.


The read modify write cycle begins as all other cycles on the falling edge of $\bar{E}(T=0)$. The $\bar{W}$ line should be high at ( $T=0$ ) in order to latch the output buffers in the active state. During ( $T=1$ ) the output will be active but not valid until ( $T=2$ ). On the falling edge of the $\bar{W}(T=3)$ the data present at the output and input are latched. The
$\bar{W}$ signal also latches itself on its low going edge. All input signals excluding $\bar{E}$ have been latched and have no further effect on the RAM. The rising edge of $\bar{E}(T=5)$ completes the write portion of the cycle and unlatches all inputs and the output. The output goes to a high impedance and the RAM is ready for the next cycle.

NOTES:
In the above descriptions the numbers in parenthesis ( $T=n$ ) refer to the respective timing diagrams. The numbers are located on the time reference line below each diagram. The timing diagrams shown are only examples and are not the only valid method of operation.

The HM-6504 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.

When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3 . It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\bar{E}$ must be held high at CMOS VCC. $\bar{W}$, address and data inputs should be held at either GND or CMOS VCC to minimize power dissipation.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage (4.5 or 4.75 volts).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7V, below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a $V F \approx .2 \mathrm{~V}$ or adding diode D2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the $\bar{E}$ circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.


HARRIS
SEMICONDUCTOR PRODUCTS DIVISION

HM-6508
a division of harris corporation

## Features

- LOW STANDBY POWER
$55 \mu$ W MAX
- LOW OPERATING POWER 22mW/MHz MAX
- FAST ACCESS TIME . . . . . . . . . . . . . . . . . . . . . . . . 180nsec MAX
- DATA RETENTION VOLTAGE . . . . . . . . . . . . . . . . . . 2.0 VOLTS MIN
- TTL COMPATIBLE IN/OUT
- HIGH OUTPUT DRIVE - 2 TTL LOADS
- HIGH NOISE IMMUNITY
- ON CHIP ADDRESS REGISTER
- MILITARY TEMPERATURE RANGE
- INDUSTRIAL TEMPERATURE RANGE
- THREE-STATE OUTPUTS
- 16 PIN PACKAGE FOR HIGH DENSITY


## Description

The HM-6508 is a 1024 by 1 static CMOS RAM fabricated using selfaligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On chip latches are provided for address allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays.

The HM-6508 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

## Functional Diagram



| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC Military (-2) | 4.5 V to 5.5 V |
| Input or Output Voltage Applied | $\begin{array}{r} \text { GND - } 0.3 \mathrm{~V} \\ \text { to VCC }+0.3 \mathrm{~V} \end{array}$ | Industrial (-9) | 4.5 V to 5.5 V |
| Storage Temperature | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Military (-2) Industrial (-9) | $\begin{aligned} & -550^{\circ} \mathrm{C} \text { to }+125{ }^{\circ} \mathrm{C} \\ & -4 \mathrm{noc}+\mathrm{c}+850 \mathrm{C} \end{aligned}$ |

## :LECTRICAL CHARACTERISTICS

## I.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{gathered} \text { TEMP. }=250 \mathrm{C} \text { (1) } \\ \text { VCC }=5.0 \mathrm{~V} \end{gathered}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | Max |  |  |
| ICCSB | Standby Supply Current |  | $\begin{array}{c\|} 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \\ \hline \end{array}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.01 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VCC}=3.0,10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } G N D \end{aligned}$ |
| vCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | $\checkmark$ |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | $\mathrm{GND} \leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 10z | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{vcc}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $v$ |  |
| VIH | Input High Voltage | vcc-2.0 | $\mathrm{vcc}+0.3$ | 2.5 | 2.0 | 5.3 | $v$ |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | $v$ | $10 \mathrm{~L}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | $v$ | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & \mathrm{VI}=\mathrm{VCC} \text { or GND } \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & \mathrm{vo}=\mathrm{vCC} \text { or GND } \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |


| TELQV | Chip Enable Access Time |  | 180 |  | 100 | 140 | ns | (4) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TAVQV | Address Access Time |  | 180 |  | 90 | 140 | ns | (4) |
| telox | Chip Enable Output Enable Time |  | 120 |  | 40 | 80 | ns | (4) |
| TWLOZ | Write Enable Output Disable Time |  | 120 |  | 40 | 80 | ns | (4) |
| TEHQZ | Chip Enable Output Disable Time |  | 120 |  | 40 | 80 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 180 |  | 140 | 100 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 80 | 50 |  | ns | (4) |
| TAVEL | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELAX | Address Hold Time | 40 |  | 30 | 20 |  | ns | (4) |
| TDVWH | Data Setup Time | 80 |  | 60 | 40 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 100 |  | 80 | 50 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 100 |  | 80 | 50 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 280 |  | 220 | 150 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20 \mathrm{nsec}$; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.


## ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =25^{\circ} \mathrm{C} \\ \text { VCC } & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\left.\begin{gathered} 10 \\ 1(+25 \circ \end{gathered} \right\rvert\,$ |  | 1.0 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | $4$ |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| ICCDR | Data Retention Supply Current | \% | 10 |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V C C=3.0,10=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | V |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu A$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 102 | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | : 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $10 \mathrm{~L}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | V | $10 \mathrm{H}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 250 |  | 110 | 200 | ns | (4) |
| TAVQV | Address Access Time |  | 250 |  | 100 | 200 | ns | (4) |
| TELQX | Chip Enable Output Enable Time |  | 160 |  | 60 | 130 | ns | (4) |
| TWLQZ | Write Enable Output Disable Time |  | 160 |  | 60 | 130 | ns | (4) |
| TEHQZ | Chip Enable Output Disable Tíme |  | 160 |  | 60 | 130 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 250 |  | 200 | 110 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 80 | 50 |  | ns | (4) |
| TAVEL | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 40 | 30 |  | ns | (4) |
| TDVWH | Data Setup Time | 110 |  | 80 | 50 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 130 |  | 100 | 60 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 130 | $\because$ | 100 | 60 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | $130$ |  | 100 | 60 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 350 |  | 280 | 160 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical $I C C O P=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs -1 TTL load and 50pF. All timing measurements at $1 / 2$ VCC.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC Commercial | 4.75 V to 5.25 V |
| Input or Output Voltage Applied | $\begin{array}{r} \text { GND -0.3V } \\ \text { to VCC +0.3V } \end{array}$ |  |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$ | Operating Temperature Commercial | $0^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

|  |  |  | TEMP. OPER RAN | $\text { \& } \mathrm{VCC}=$ <br> ATING NGE | $\begin{array}{r} \text { TEM } \\ \mathbf{V C} \end{array}$ | $\begin{aligned} & P .=25 \\ & C=5 . \end{aligned}$ | $\operatorname{soc}(1)$ <br> oV |  | ES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYMBOL | PARAMETER | MIN | MAX | MIN | TYP | MAX | UNITS | CONDITIONS |
|  | ICCSB | Standby Supply Current |  | 100 |  | 10 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} 10 & =0 \\ V I & =V C C \text { or } G N D \end{aligned}$ |
|  | ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, I O=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
|  | VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 |  |  | v |  |
|  | 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
|  | 102 | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| D.C. | VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $v$ |  |
|  | VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | $v$ |  |
|  | VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | v | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |
|  | VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | $v$ | $10 \mathrm{H}=-0.2 \mathrm{~mA}$ |
|  | Cl | Input Capacitance (3) |  | $6$ |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 M H z \end{aligned}$ |
|  | CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
|  | TELQV | Chip Enable Access Time |  | 300 |  | 160 | 250 | ns | (4) |
|  | tavov | Address Access Time |  | 310 |  | 160 | 260 | ns | (4) |
|  | TELQX | Chip Enable Output Enable Time |  | 200 |  | 60 | 170 | ns | (4) |
|  | TWLOZ | Write Enable Output Disable Time |  | 200 |  | 60 | 170 | ns | (4) |
|  | TEHQZ | Chip Enable Output Disable Time |  | 200 |  | 60 | 170 | ns | (4) |
|  | TELEH | Chip Enable Pulse Negative Width | 300 |  |  | 160 |  | ns | (4) |
|  | TEHEL | Chip Enable Pulse Positive Width | 150 |  | 130 | 90 |  | ns | (4) |
| A.C. | TAVEL | Address Setup Time | 10 |  | 10 | 0 |  | ns | (4) |
|  | TELAX | Address Hold Time | 70 |  | 50 | 40 |  | ns | (4) |
|  | TDVWH | Data Setup Time | 130 |  | 100 | 80 |  | ns | (4) |
|  | TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
|  | TWLEH | Chip Enable Write Pulse Setup Time | 160 |  | 130 | 100 |  | ns | (4) |
|  | TELWH | Chip Enable Write Pulse Hold Time | 160 |  | 130 | 100 |  | ns | (4) |
|  | TWLWH | Write Enable Pulse Width | 160 |  | 130 | 100 |  | ns | (4) |
|  | TELEL | Read or Write Cycle Time | 450 |  | 380 | 250 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20 n s e c$; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.

## Read Cycle



| TIME <br> REFERENCE | INPUTS |  |  |  | OUTPUTS Q | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -1 | H | $\times$ | $\times$ | $\times$ | z | MEMORY DISABLED |
| 0 | 2 | H | $v$ | $\times$ | z | CYCLE BEGINS, ADDRESSES ARE LATCHED |
| 1 | L | H | $x$ | $\times$ | $\times$ | OUTPUTENABLED |
| 2 | L | H | $x$ | $x$ | V | OUTPUT VALID |
| 3 | 3 | H | $\times$ | $\times$ | V | READ ACCOMPLISHED |
| 4 | H | $\times$ | $\times$ | $\times$ | 2 | PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 5 | 2 | H | $v$ | X | z | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

In the HM-6508 Read Cycle, the address information is latched into the on chip registers on the falling edge of $\overline{\mathrm{E}}(\mathrm{T}=0)$. Minimum address setup and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time ( $T=1$ ) the data output becomes enabled; however, the data is not valid until during time
( $T=2$ ). $\bar{W}$ must remain high for the read cycle. After the output data has been read, $\overline{\mathrm{E}}$ may return high ( $\mathrm{T}=3$ ). This will disable the chip and force the output buffer to a high impedance state. After the required $\bar{E}$ high time (TEHEL) the RAM is ready for the next memory cycle ( $\mathrm{T}=4$ ).

Write Cycle


TRUTH TABLE

| TIME REFERENCE | $\overline{\mathrm{E}}$ | $\frac{I N P}{W}$ |  | D | OUTPUTS $\mathbf{Q}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -1 | H | X | $\times$ | $\times$ | z | MEMORY DISABLED |
| 0 | 2 | $\times$ | $v$ | X | z | CYCLE BEGINS, ADDRESSES ARE LATCHED |
| 1 | L | 2 | $\times$ | $\times$ | z | WRITE PERIOD BEGINS |
| 2 | L | $\cdots$ | $\times$ | $v$ | z | DATA IS WRITTEN |
| 3 | $\checkmark$ | H | $\times$ | $\times$ | $z$ | WRITE COMPLETED |
| 4 | H | $\times$ |  | $\times$ | z | PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 5 | 2 | $\times$ | $v$ | $\times$ | z | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

The write cycle is initiated by the falling edge of $\bar{E}$ which latches the address information into the on chip registers. The write portion of the cycle is defined as both $\bar{E}$ and $\bar{W}$ being low simultaneously. $\bar{W}$ may go low anytime during the cycle provided that the write enable pulse setup time (TWLEH) is met. The write portion of the cycle is terminated by the first rising edge of either $\bar{E}$ or $\bar{W}$. Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the $\bar{W}$ line may remain low until all desired locations have been written. When this method is used, data setup and hold times must be referenced to the rising edge of $\bar{E}$. By
positioning the $\bar{W}$ pulse at different times within the $\bar{E}$ low time (TELEH), various types of write cycles may be performed.

If the $\overline{\mathrm{E}}$ low time (TELEH) is greater than the $\bar{W}$ pulse (TWLWH) plus an output enable time (TELQX), a combination read write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH). The data input and data output pins may be tied together for use with a common I/O data bus structure. When using the RAM in this method allow a minimum of one output disable time (TWLOZ) after $\bar{W}$ goes low befóre applying input data to the bus. This will insure that the output buffers are not active.

## Battery Backup Applications

The HM-6508 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.
When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\bar{E}$ must be held high at CMOS VCC. $\bar{W}$, address and data inputs should be held at either GND or CMOS VCC to minimize power dissipation.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage ( 4.5 or 4.75 V ).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7 V, below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a VF $\approx .2 \mathrm{~V}$ or adding diode D 2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the $\bar{E}$ circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.


FIGURE 1


Features

- LOW POWER STANDBY 1 mW MAX.
- LOW POWER OPERATION 22mW/MHz MAX
- DATA RETENTION 2. V MIN.
- TTL COMPATIBLE INPUT/OUTPUT
- TWO HM-6512's CAN BE USED WITH HM-6100 AND HM-6312 WITHOUT ADDITIONAL COMPONENTS
- THREE STATE OUTPUTS
- FAST ACCESS TIME 250nsec MAX
- MILITARY AND INDUSTRIAL TEMPERATURE RANGE
- 18 PIN PACKAGE FOR HIGH DENSITY
- ON CHIP ADDRESS REGISTER


## Description

The HM-6512 is a high speed, low power, silicon gate CMOS 768 bit static RAM organized 64 words by 12 bits. In all static states these units exhibit the microwatt power requirements typical of CMOS. Inputs and three state outputs are TTL compatible. The basic part operates at $4-7$ volts with a typical 5 volt, $25^{\circ} \mathrm{C}$ access time of 150 ns .

Signal polarities and functions are specified for direct interfacing with the HM-6100 microprocessor. The device is ideally suited for minimum system all CMOS applications where low pcwer, minimum cost, or nonvolatility is required.

Pinout
TOP VIEW

|  | $18 \square \mathrm{vcc}$ |
| :---: | :---: |
| STR ${ }_{2}$ | 17 Msel |
| Adr ${ }^{3}$ | 16 OX11 |
| D×0[4 | 15 D0x10 |
| D×1-5 | 14 Dx9 |
| $\square_{6}$ | 13 Dx8 |
| D×3 ${ }^{\text {[ }} 7$ | ${ }_{12}$ Jox 7 |
| DX4 $\square_{8}$ | 11 D0x6 |
| ondre | 10 Dox5 |

## Logic Symbol



CS - Chip Select
STR - Chip Enable
MSEL - Enable and R/W Decode
ADR - Address Decode
DX - Address Input and Data I/O

## Functional Diagram



## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | 8.0 V |
| :---: | :---: |
| Input or Output Voltage Applied | GND -0.3V to VCC +0.3V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Industrial HM-6512-9 | $-40{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Military HM-6512-2 | -550 C to +1250 C |

ELECTRICAL CHARACTERISTICS $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=$ Industrial or Military

|  | SYMBOL | PARAMETER | minimum | TYPICAL | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VIH | Logical " 1 " Input Voltage | vcc -2.0 |  |  | V |  |
|  | VIL | Logical "0" Input Voltage |  |  | 0.8 | $v$ |  |
|  | IIL | Input Leakage | -1.0 |  | +1.0 | $\mu \mathrm{A}$ | OV $\leqslant$ VIN $\leqslant$ VCC |
|  | VOH | Logical "1" Output Voltage | 2.4 |  |  | $v$ | $1 \mathrm{OH}=-0.2 \mathrm{~mA}$ |
| D.C. | VOL | Logical "0" Output Voltage |  |  | 0.45 | v | $1 \mathrm{OL}=2.0 \mathrm{~mA}$. |
|  | 10 | Output Leakage | -1.0 |  | +1.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
|  | ICCSB | Supply Current Standby |  | 1.0 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { STR }=V C C=5.5 V \\ & V I N=V C C \text { or } G N D \end{aligned}$ |
|  | ICCDR | Supply Current Data Retention |  | 0.1 | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { STR }=\text { VCC }=3.0 \mathrm{~V} \\ & \text { VIN }=\text { VCC or GND } \end{aligned}$ |
|  | Cl | Input Capacitance |  | 5.0 | 7.0 | pF |  |
|  | cıo* | Input/Output Capacitance |  | 6.0 | 10.0 | pF |  |


| TAC | Access Time from STR |  |  | 250 | ns | $C L=50 p F$ <br> See Figures |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TEN | Output Enable Time |  |  | 200 | ns | 1 \& 2 |
| TDIS | Output Disable Time |  |  | 200 | ns |  |
| TSTR | STR Pulse Width (Positive) | 200 |  |  | ns |  |
| T $\overline{\text { TTR }}$ | STR Pulse Width (Negative) | 250 |  |  | ns |  |
| TC | Cycle Time | 450 |  |  | ns |  |
| TWP | Write Pulse Width (Negative) | 130 |  |  | ns |  |
| TAS | Address Setup Time | 30 |  |  | ns |  |
| TAH | Address Hold Time | 50 |  |  | ns |  |
| TDS | Data Setup Time | 130 |  |  | ns |  |
| TDH | Data Hold Time | 0 |  |  | ns |  |
| TPS | MSEL Pulse Separation | 150 |  |  | ns |  |
| TMS | MSEL Setup Time | 50 |  |  | ns |  |
| TMH | MSEL Hold Time | 50 |  |  | ns | $\dagger$ |

*Guaranteed but not $100 \%$ tested.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage |  |
| :--- | ---: |
| Input or Output Voltage Applied <br> Storage Temperature Range <br> Operating Temperature Range <br> $\quad$ Industrial HM $-6512 \mathrm{C}-9$ | $-650^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}=$ Industrial

| SYMBOL | PARAMETER | MINIMUM | TYPICAL | MAXIMUM | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Logical ' 1 '1 Input Voltage | VCC -1.5 |  |  | v |  |
| VIL | Logical "0" Input Voltage |  |  | 0.8 | $\checkmark$ |  |
| IIL | Input Leakage | -5.0 |  | +5.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{VIN} \leqslant \mathrm{VCC}$ |
| VOH | Logical "1" Output Voltage | 2.4 |  |  | v | $1 \mathrm{OH}=-0.2 \mathrm{~mA}$ |
| VOL | Logical "0" Output Voltage |  |  | 0.45 | $\checkmark$ | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |
| 10 | Output Leakage | -5.0 |  | +5.0 | $\mu \mathrm{A}$ | $\mathrm{OV} \leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| ICCSB | Supply Current Standby |  |  | 800 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { STR }=V C C=5.25 \mathrm{~V} \\ & \text { VIN }=\text { VCC or GND } \end{aligned}$ |
| CIN* | Input Capacitance |  | 5.0 | 7.0 | pF |  |
| CIO* | Input/Output Capacitance |  | 6.0 | 10.0 | pF |  |


*Guaranteed but not $100 \%$ tested.

## Functional Description

MSEL - The MSEL pin functions as a second chip enable and a write enable pin. If MSEL is low during the address strobe time the chip is placed in the write mode immediately. If MSEL is high during address strobe the chip performs a read operation during the first MSEL pulse and a write operation during the second MSEL pulse. In the event that a read only operation is desired the second MSEL pulse would be omitted.

ADR - The ADR pin provides the user with a method for
using two HM-6512 chips in a HM-6100, HM-6312 ROM based system without any further decoding. The data on this pin is compared internally with address on DX5. If the two match, the chip will respond to MSEL and CS, otherwise the outputs remain high impedance and the stored data is unchanged. Using the HM-6312 with RSEL pin programmed for an active low for address $0-3778$ and one or two HM-6512 RAMs provides for a 64 or 128 word scratch pad memory on page 0.


| TIME <br> REFERENCE | STR | INPUTS MSEL | DX | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| -1 | H | $\times$ | z | Memory Disabled |
| 0 | 2 | X | V* | Valid, Address Latched In |
| 1 | L | 2 | $\times$ | End of Address Time |
| 2 | L | L | V | Valid, Data on Output |
| 3 | - | H | z | End of Read Cycle |
| 4 | H | $\times$ | z | Begin New Cycle, Same as $\mathbf{- 1}$ |

* Address valid during this time.

FIGURE 1

## Read Modify Write Cycle



TRUTH TABLE

| TIME REFERENCE | STR | INPUTS MSEL | DX | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| -1 | H | X | $z$ | Memory Disabled |
| 0 | 2 | H | V* | Cycle Begins, Address Latched In |
| 1 | L | 2 | $z$ | End of Address Time |
| 2 | L | $L$ | $\times$ | Begin Read Time |
| 3 | L | $\underline{R}$ | V | End of Read Time |
| 4 | L | 2 | z | Begin Write Time |
| 5 | L | $\square$ | V | Data Written In |
| 6 | L | H | z | End of Write Time |
| 7 | H | $\times$ | $z$ | End of Cycle, Memory Disabled |
| 8 | $\checkmark$ | H | V* | Begin New Cycle, New Address Latched In |

* Address valid during this time.

FIGURE 2

Write Cycle


TRUTH TABLE

| TIME REFERENCE | STR | INPUTS MSEL | DX | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| -1 | H | $x$ | z | Memory Disabled |
| 0 | 2 | X | V* | Cycle Begins, Addresses are Latched |
| 1 | L | L | z | Write Period Begins |
| 2 | L | $r$ | $v$ | Data In is Written |
| 3 | $\sim$ | H | $z$ | Write Completed |
| 4 | H | $\times$ | z | Prepare for Next Cycle |
| 5 | 7 | $\times$ | V* | Cycle Ends, Next Cycle Begins |

*Address valid during this time.
FIGURE 3

## Typical Microprocessor System



## Features

- LOW POWER STANDBY $\qquad$ $\ll 1 m W$ MAX.
- LOW POWER OPERATION.

35mW/MHz MAX.

- DATA RETENTION @ 2.0V MIN.
- TTL COMPATIBILITY INPUT/OUTPUT
- COMMON DATA IN/OUT
- THREE STATE OUTPUTS
- FAST ACCESS TIME . . . . . . . . . . . . . . . . . . . . . . . . 300nsec MAX.
- INDUSTRIAL OR COMMERCIAL TEMPERATURE RANGE
- 18 PIN PACKAGE FOR HIGH DENSITY
- ON CHIP ADDRESS REGISTER
- PINOUT ALLOWS UPGRADE TO HM-6514


## Description

The HM-6513 is a $512 \times 4$ static CMOS RAM fabricated using self aligned silicon gate technology. The device utilizes synchronous circuitry to achieve high performance and low power operation.

On chip latches are provided for the addresses allowing efficient interfacing with microprocessor systems. The data output can be forced to a high impedance state for use in expanded memory systems.

The HM-6513 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

The HM-6513 is supplied in two versions, the HM-6513H and the HM6513L. The $H$ or $L$ is used to designate the logic level to be connected to the Y input. If a $\mathrm{HM}-6513 \mathrm{H}$ is procured the user must connect the input to VCC in the system. If a HM-6513L is used the Y input must be connected to system ground.

## Pinout

TOP VIEW


## Logic Symbol



## Functional Diagram

ALL LINES ACTIVE HIGH - POSITIVE LOGIC
THREE STATE BUFFERS: A HIGH $\rightarrow$ OUTPUT ACTIVE



## ELECTRICAL CHARACTERISTICS

D.C.
A.C.

| SYMBOL | PARAMETER | TEMP. \& VCC $=$ OPERATING RANGE |  | $\begin{gathered} \text { TEMP }=250 \mathrm{C}(1) \\ V C C=5.0 \mathrm{~V} \end{gathered}$ |  |  | UNITS | $\begin{aligned} & \text { TEST } \\ & \text { CONDITIONS } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 50 |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \\ & V 1=V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 7 |  | 5 | 6 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
|  |  |  |  |  |  |  |  | $10=0 \mathrm{VCC}=3.0$ |
| ICCDR | Data Retention Supply Current |  | 25 |  | 0.01 | 5 | $\mu \mathrm{A}$ | $\mathrm{VI}=\mathrm{VCC}$ or GND |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | V |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leq$ V1 $\leq \mathrm{VCC}$ |
| 1102 | Input/Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leq V I O \leq V C C$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $\checkmark$ |  |
| VIH | Input High Voltage | VCC -2.0 | $\begin{aligned} & \text { VCC } \\ & +0.3 \end{aligned}$ | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.45 |  | 0.35 | 0.4 | V | $10=2.0 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.5 | 4.0 |  | $\checkmark$ | $10=-1.0 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 8.0 |  | 5.0 | 8.0 | pF | $\begin{aligned} & V I=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| ClO | Input/Output Capacitance (3) |  | 10.0 |  | 6.0 | 10.0 | pF | $\begin{aligned} & \text { VIO }=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| telav | Chip Enable Access Time |  | 300 |  | 170 | 250 | ns | (4) |
| TAVQV | Address Access Time |  | 320 |  | 170 | 270 | ns | (4) |
| TELQX | Chip Enable Output Enable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TWLQZ | Write Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TEHOZ | Chip Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 300 |  | 250 | 170 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 120 |  | 100 | 70 |  | ns | (4) |
| TAVEL | Address Setup Time | 20 |  | 20 | 0 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 50 | 20 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 300 |  | 240 | 150 |  | ns | (4) |
| TWLEH | Write Enable Pulse Setup Time | 300 |  | 240 | 150 |  | ns | (4) |
| TELWH | Write Enable Pulse Hold Time | 300 |  | 240 | 150 |  | ns | (4) |
| TDVWH | Data Setup Time | 200 |  | 160 | 100 |  | ns | (4) |
| TWHDZ | Data Hold Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWHEL | Write Enable Read Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TOVWL | Data Valid to Write Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWLDV | Write Data Delay Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWLEL | Early Output High-Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TEHWH | Late Output High-Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 420 |  | 350 | 240 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC test conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs -1 TTL load and 50 pF ; All timing measured at $1 / 2 \mathrm{VCC}$.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage - VCC <br> Input or Output Voltage Applied | $\begin{array}{r} +8.0 \mathrm{~V} \\ \text { GND }-0.3 \mathrm{~V} \end{array}$ | Operating Supply Voltage Commercial | 4.75 V to 5.25 V |
| Storage Temperature | $\begin{array}{r} \text { to } \mathrm{VCC}+0.3 \mathrm{~V} \\ -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{array}$ | Operating Temperature Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP } & =250 \mathrm{C} \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 500 |  | 100 | 500 | $\mu \mathrm{A}$ | $\mathrm{VI}=\mathrm{VCC}$ or GND |
|  |  |  |  |  |  |  |  | $f=1 \mathrm{MHz}, 10=0$ $V I=V C C$ or GND |
| ICCOP | Operating Supply Current (2) |  | 7 |  | 5 | 6 | mA | $\mathrm{VI}=\mathrm{VCC}$ or GND |
| 11 | Input Leakage Current | -10.0 | +10.0 | -7.0 | $\pm 0.5$ | +7.0 | $\mu \mathrm{A}$ | GND $\leq \mathrm{VI}^{\leq} \leq \mathrm{VCC}$ |
| 1102 | Input/Output Leakage Current | -10.0 | +10.0 | -7.0 | $\pm 0.5$ | +7.0 | $\mu \mathrm{A}$ | GND $\leq$ VIO $\leq$ VCC |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC $-2.0$ | $\begin{gathered} \text { VCC } \\ +0.3 \end{gathered}$ | 2.5 | 2.0 | 5.3 | $v$ |  |
| VOL | Output Low Voltage |  | 0.45 |  | 0.35 | 0.4 | V | $10=1.6 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.5 | 4.0 |  | $\checkmark$ | $10=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 8.0 |  | 5.0 | 8.0 | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 M H z \end{aligned}$ |
| ClO | Input/Output Capacitance (3) |  | 10.0 |  | 6.0 | 10.0 | pF | $\begin{aligned} & \text { VIO }=\text { VCC or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |


| TELQV | Chip Enable Access Time | $\because$ | 350 |  | 200 | 300 | ns | (4) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tavav | Address Access Time |  | 370 |  | 200 | 320 | ns | (4) |
| telox | Chip Enable Output Enable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TWLOZ | Write Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TEHOZ | Chip Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 350 |  | 300 | 200 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 150 |  | 120 | 100 |  | ns | (4) |
| TAVEL | Address Setup Time | 20 |  | 20 | 0 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 50 | 20 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 350 |  | 300 | 200 |  | ns | (4) |
| TWLEH | Write Enable Pulse Setup Time | 350 |  | 300 | 200 |  | ns | (4) |
| TELWH | Write Enable Pulse Hold Time | 350 |  | 300 | 200 |  | ns | (4) |
| TDVWH | Data Setup Time | 250 |  | 220 | 150 |  | ns | (4) |
| TWHDZ | Data Hold Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWHEL | Write Enable Read Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TDVWL | Output Data Valid to Write Time | 0 |  | 0 | -10 |  | ns | (4) |
| TWLDV | Write Data Delay Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWLEL | Early Output High-Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TEHWH | Late Output High-z Time | 0 |  | 0. | -10 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 500 |  | 420 | 320 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical $I C C O P=5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC test conditions: Inputs - TRISE $=$ TFALL $=20 \mathrm{nsec}$; Outputs -1 TTL load and 50 pF ; All timing measured at $1 / 2 \mathrm{VCC}$.

Read Cycle


The address information is latched in the on chip registers on the falling edge of $\bar{E}(T=0)$. Minimum address setup and hold time requirements must be met. After the required hold time the addresses may change state without affecting device operation. During time ( $\mathrm{T}=1$ ) the output becomes enabled but data is not valid until time ( $T=2$ ).
$\bar{W}$ must remain high throughout the read cycle. After the data has been read $\bar{E}$ may return high ( $T=3$ ). This will force the output buffers into a high impedance mode at time ( $T=4$ ). The memory is now ready for the next cycle.

## Write Cycle



The write cycle is initiated on the falling edge of $\bar{E}(T=0)$, which latches the address information in on chip , egisters. If a dedicated write cycle is to be performed and the outputs are not to become active TWLEL and TEHWH must be met. Under these conditions TWLDV is unnecessary and input data may be applied at any convenient time as long as

TDVWH is still met. If TWLEL is not met then the outputs may become enabled momentarily near the beginning of the cycle and a disable time (TWLQZ) must be met before the input data is applied (TWLOZ = TWLDV). Similiarly, if TEHWH is not met the outputs may enable briefly near the end of the cycle.

The write operation is terminated by the first rising edge of $\bar{W}(T=2)$ or $\bar{E}(T=3)$. After the minimum required $\bar{E}$ high time (TEHEL) the next cycle may begin. If a series of consecutive write cycles are to be performed, the $\bar{W}$ line
may be held low until all desired locations have been written. In this case, data setup and hold times must be referenced to the rising edge of $\overline{\mathrm{E}}$.


If the pulse width of $\bar{W}$ is relatively short in relation to that of $\bar{E}$ a combination read-write cycle may be performed. If. $\bar{W}$ remains high for the first part of the cycle, the outputs will become active during time ( $T=1$ ). Data out will be valid during time $(T=2)$. After the data is read, $\bar{W}$ can go low. After minumum TWLWH, $\bar{W}$ may return high. The
information just written may now be read or $\overline{\mathrm{E}}$ may return high, disabling the output buffers and preparing the device for the next cycle. Any number or sequence of readwrite operations may be performed while $\bar{E}$ is low providing all timing requirements are met.

NOTES:
In the above descriptions the numbers in parenthesis ( $T=X$ ) refer to the respective timing diagrams. The numbers are located on the time reference line below each diagram. The timing diagrams shown are only examples and are not the only valid method of operation.

## 2113 Compatibility



2113 - Requires the Address to Remain Valid Throughout the Cycle.

6513 - Requires Valid Address for Only a Small Portion of the Cycle, but Requires $\bar{E}$ to Fall to Initiate Each Cycle.

## Battery Backup Applications

The HM-6513 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.

When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\bar{E}$ must be held high at CMOS VCC. $\bar{W}$, address and data inputs should be held at either GND or CMOS VCC to minimize power dissipation.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage (4.5 or 4.75 volts).
A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7, below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yeilding a $V F \approx 2 \mathrm{~V}$ or adding diode D2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transitor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the chip enable circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.


FIGURE 1


FIGURE 2

## Suggestions For 6513 Memory Array Design

The HM-6513 is a device that can be used to good advantage in systems which are offered with choices of memory array size. With one common memory board layout the designer can easily offer two different array sizes. This is accomplished by using the conveniently similar pinouts of the HM-6513 (512 by 4) and the HM-6514 ( 1 K by 4). For example, a 4 K by 8 bit array using HM-6513s and a 8 K word by 8 bit array using HM-6514s can be easily implemented on the same printed circuit card. The circuit diagram suggests one implementation requiring only one jumper wire for 4 K or 8 K word selection. This simple jumper wire also allows the 4 K array to utilize the HM-6513H or the HM-6513L version.


HARRIS
SEMICONDUCTOR PRODUCTS DIVISION
A DIVIISION OF HARRIS CORPORATION

## Features

- LOW POWER STANDBY $\qquad$ < 1mW MAX.
- LOW POWER OPERATION $\qquad$ $35 \mathrm{~mW} / \mathrm{MHz}$ MAX.
- DATA RETENTION @ 2.0V MIN.
- TTL COMPATIBLE INPUT/OUTPUT
- COMMON DATA IN/OUT
- THREE-STATE OUTPUTS
- STANDARD JEDEC PINOUT
- FAST ACCESS TIME 300nsec MAX.
- MILITARY TEMPERATURE RANGE
- INDUSTRIAL TEMPERATURE RANGE
- 18 PIN PACKAGE FOR HIGH DENSITY
- ON CHIP ADDRESS REGISTER


## Description

The HM-6514 is a $1024 \times 4$ static CMOS RAM fabricated using self aligned silicon gate technology. The device utilizes synchronous circuitry to achieve high performance and low power operation.

On chip latches are provided for the addresses allowing efficient interfacing with microprocessor systems. The data output can be forced to a high impedance state for use in expanded memory systems.

The HM-6514 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

## Pinout

## TOP VIEW



## Logic Symbol



## Functional Diagram

all lines active high - positive logic THREE STATE BUFFERS: A HIGH $\rightarrow$ OUTPUT ACTIVE ADDRESS REGISTERS: LATCH ON RISING EDGE OF $L$ gated decoders: gate on rising edge of g


| ABSOLUTE MAXIMUM RATINGS | OPERATING RANGE |  |
| :---: | :---: | :---: |
| Supply Voltage - VCC +8.0V | Operating Supply Voltage |  |
| Input or Output Voltage Applied GND -0.3V | Military (-2) | 4.5 V to 5.5 V |
| to VCC +0.3V | Industrial (-9) | 4.5 V to 5.5 V |
| Storage Temperature $\quad-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Military (-2) Industrial (-9) | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |

## ELECTRICAL CHARACTERISTICS

D.C.
A.C.

| TELQV | Chip Enable Access Time |  | 300 |  | 170 | 250 | ns | (4) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TAVQV | Address Access Time |  | 320 |  | 170 | 270 | ns | (4) |
| TELQX | Chip Enable Output Enable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TwLQZ | Write Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TEHOZ | Chip Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 300 |  | 250 | 170 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 120 |  | 100 | 70 |  | ns | (4) |
| TAVEL | Address Setup Time | 20 |  | 20 | 0 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 50 | 20 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 300 |  | 240 | 150 |  | ns | (4) |
| TWLEH | Write Enable Pulse Setup Time | 300 |  | 240 | 150 |  | ns | (4) |
| TELWH | Write Enable Pulse Hold Time | 300 |  | 240 | 150 |  | ns | (4) |
| TDVWH | Data Setup Time | 200 |  | 160 | 100 |  | ns | (4) |
| TWHDZ | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWHEL | Write Enable Read Setup Time | 0 |  | 0 | 0 |  | ns | (4) |
| TOVWL | Data Valid to Write Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLDV | Write Data Delay Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWLEL | Early Output High-Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TEHWH | Late Output High-Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 420 |  | 350 | 240 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC test conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs -1 TTL load and 50 pF ; All timing measured at $1 / 2 \mathrm{VCC}$.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage - VCC | $\begin{array}{r} +8.0 \mathrm{~V} \end{array}$ | Operating Supply Voltage Commercial | 4.75 V to 5.25 V |
| Storage Temperature | $\begin{array}{r} \text { to } \mathrm{VCC}+0.3 \mathrm{~V} \\ -650^{\circ} \mathrm{Co}+150^{\circ} \mathrm{C} \end{array}$ | Operating Temperature Commercial | $0^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC $=$ OPERATING RANGE |  | $\begin{gathered} \text { TEMP }=250 \mathrm{C} \text { (1) } \\ \mathrm{VCC}=5.0 \mathrm{~V} \end{gathered}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 500 |  | 100 | 500 | $\mu \mathrm{A}$ | $\mathrm{VI}=\mathrm{VCC}$ or GND |
| ICCOP | Operating Supply Current (2) |  | 7 |  | 5 | 6 | mA | $\mathrm{f}=1 \mathrm{MHz}, 10=0$ $\mathrm{VI}=\mathrm{VCC}$ or GND |
| II | Input Leakage Current | -10.0 | +10.0 | -7.0 | $\pm 0.5$ | +7.0 | $\mu \mathrm{A}$ | GND $\leq \mathrm{VI} \leq \mathrm{VCC}$ |
| 1102 | Input/Output Leakage Current | -10.0 | +10.0 | -7.0 | $\pm 0.5$ | +7.0 | $\mu \mathrm{A}$ | GND $\leq \mathrm{vo} \leq \mathrm{vCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC $-2.0$ | $\begin{aligned} & \text { VCC } \\ & +0.3 \end{aligned}$ | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.45 |  | 0.35 | 0.4 | V | $10=1.6 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.5 | 4.0 |  | V | $10=-0.4 \mathrm{~mA}$ |
| CI | Input Capacitance (3) |  | 8.0 |  | 5.0 | 8.0 | pF | $\begin{aligned} & V I=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| ClO | Input/Output Capacitance (3) |  | 10.0 |  | 6.0 | 10.0 | pF | $\begin{aligned} & V O=V C C \text { or GND } \\ & f=1 M H z \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 350 |  | 200 | 300 | ns | (4) |
| TAVQV | Address Access Time | . | 370 |  | 200 | 320 | ns | (4) |
| TELQX | Chip Enable Output Enable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TWLOZ | Write Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TEHOZ | Chip Enable Output Disable Time |  | 100 |  | 50 | 80 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 350 |  | 300 | 200 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 150 |  | 120 | 100 |  | ns | (4) |
| TAVEL | Address Setup Time | 20 |  | 20 | 0 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 50 | 20 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width. | 350 |  | 300 | 200 |  | ns | (4) |
| TWLEH | Write Enable Pulse Setup Time | 350 |  | 300 | 200 |  | ns | (4) |
| TELWH | Write Enable Pulse Hold Time | 350 |  | 300 | 200 |  | ns | (4) |
| TDVWH | Data Setup Time | 250 |  | 220 | 150 |  | ns | (4) |
| TWHDZ | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWHEL | Write Enable Read Setup Time | 0 |  | 0 | 0 |  | ns | (4) |
| TDVWL | Output Data Valid to Write Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLDV | Write Data Delay Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWLEL | Early Output High-Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TEHWH | Late Output High-Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 500 |  | 420 | 320 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC test conditions: Inputs - TRISE = TFALL $=20$ nsec; Outputs -1 TTL load and 50 pF ; All timing measured at $1 / 2 \mathrm{VCC}$.

Read Cycle


The address information is latched in the on chip registers on the falling edge of $\bar{E}(T=0)$. Minimum address setup and hold time requirements must be met. After the required hold time the addresses may change state without affecting device operation. During time ( $T=1$ ) the outputs become enabled but data is not valid until time ( $T=2$ ).
$\bar{W}$ must remain high throughout the read cycle. After the data has been read $\bar{E}$ may return high $(T=3)$. This will force the output buffers into a high impedance mode at time ( $T=4$ ). The memory is now ready for the next cycle.

## Write Cycle



TRUTH TABLE

| TIME | INPUTS |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| REFERENCE | $\bar{E} \bar{W}$ |  | DO |  |
| -1 | $\mathrm{H} \times$ | x | z | MEMORY DISABLED |
| 0 | $2 \times$ | v | z | CYCLE BEGINS, ADDRESSES ARE LATCHED |
| 1 |  | X | z | WRITE PERIOD BEGINS |
| 2 | L $\sim$ | - | v | DATA IN IS WRITTEN |
| 3 | $\checkmark \mathrm{H}$ | x | $z$ | WRITE COMPLETED |
| 4 | $\mathrm{H} \times$ | - | $z$ | PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 5 | $2 x$ | $v$ | z | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

The write cycle is initiated on the falling edge of $\bar{E}(T=0)$, which latches the address information in on chip registers. If a dedicated write cycle is to be performed and the outputs are not to become active TWLEL and TEHWH must be met. Under these conditions TWLDV is unnecessary and input data may be applied at any convenient time as long as

TDVWH is still met. If TWLEL is not met then the outputs may become enabled momentarily near the beginning of the cycle and a disable time (TELQZ) must be met before the input data is applied (TWLOZ = TWLDV). Similiarly, if TEHWH is not met the outputs may enable briefly near the end of the cycle.

The write operation is terminated by the first rising edge of $\bar{W}(T=2)$ or $\bar{E}(T=3)$. After the minimum required $\bar{E}$ high time (TEHEL) the next cycle may begin. If a series of consecutive write cycles are to be performed, the $\bar{W}$ line
may be held low until all desired locations have been written. In this case, data setup and hold times must be referenced to the rising edge of $\overline{\mathrm{E}}$.


If the pulse width of $\bar{W}$ is relatively short in relation to that of $\bar{E}$ a combination read-write cycle may be performed. If $\bar{W}$ remains high for the first part of the cycle, the outputs will become active during time ( $T=1$ ). Data out will be valid during time $(T=2)$. After the data is read, $\bar{W}$ can go low. After minumum TWLWH, $\bar{W}$ may return high. The
information just written may now be read or $\overline{\mathrm{E}}$ may return high, disabling the output buffers and preparing the device for the next cycle. Any number or sequence of readwrite operations may be performed while $\overline{\mathrm{E}}$ is low providing all timing requirements are met.

NOTES:
In the above descriptions the numbers in parenthesis ( $T=n$ ) refer to the respective timing diagrams. The numbers are located on the time reference line below each diagram. The timing diagrams shown are only examples and are not the only valid method of operation.


2114 - Requires the Address to Remain Valid Throughout the Cycle.

6514 - Requires Valid Address for Only a Small Portion of the Cycle, but Requires $\overline{\mathrm{E}}$ tc Fall to Initiate Each Cycle.

The HM-6514 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.

When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3 . It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\bar{E}$ must be held high at CMOS VCC. $\bar{W}$, address and data inputs should be held at either GND or CMOS VCC to minimize power dissipation.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage (4.5 or 4.75 volts).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7 V , below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a VF $\approx .2 \mathrm{~V}$ or adding diode D2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the $\bar{E}$ circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normai and the NI-CAD battery pack is trickle charged through RC.


FIGURE 2

## Features

- LOW STANDBY POWER $\qquad$
$\qquad$
$\qquad$ $55 \mu$ W MAX
- LOW OPERATING POWER
- FAST ACCESS TIME $\qquad$ . 180nsec MAX
- dATA RETENTION VOLTAGE 2.0 VOLTS MIN
- TTL COMPATIBLE IN/OUT
- HIGH OUTPUT DRIVE - 2 TTL LOADS
- HIGH NOISE IMMUNITY
- ON CHIP ADDRESS REGISTER
- TWO CHIP SELECTS FOR EASY ARRAY EXPANSION
- THREE STATE OUTPUTS
- MILITARY TEMPERATURE RANGE
- industrial temperature range


## Description

The HM-6518 is a 1024 by 1 static CMOS RAM fabricated using selfaligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On chip latches are provided for address and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays.

The HM-6518 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

## Pinout

TOP VIEW

| 51. | 18 | vcc |
| :---: | :---: | :---: |
| E. 2 | 17 | $\bar{s} 2$ |
| AO $\square^{3}$ | 16 | - |
| A1 4 | 15 | $\bar{W}$ |
| A2 $\square^{5}$ | 14 | A9 |
| A3 $\square^{6}$ | 13 | A8 |
| A4 $\square 7$ | 12 | A7 |
| a 0 | 11 | A6 |
| GND $\square^{9}$ | 10 | A5 |

$$
\begin{array}{ll}
\text { A - ADDRESS INPUT } & \bar{W} \text {-WRITE ENABLE } \\
\bar{E} \text { - CHIP ENABLE } & \text { D-DATA INPUT } \\
\bar{c}-C H I D ~ &
\end{array}
$$

Logic Symbol


Functional Diagram


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage -VCC
$+8.0 \mathrm{~V}$
Input or Output Voltage Applied
GND -0.3V to $\mathrm{VCC}+0.3 \mathrm{~V}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## OPERATING RANGE

Operating Supply Voltage -VCC
Military (-2)
4.5 V to 5.5 V

Industrial (-9) 4.5 V to 5.5 V

Operating Temperature
Military (-2)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Industrial (-9)
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS

## D.C.

A.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =25^{\circ} \mathrm{C} \\ \text { VCC } & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\begin{gathered} 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \end{gathered}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} 10 & =0 \\ V I & =V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, \mathrm{IO}=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.01 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V C C=3.0,10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | $v$ |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| IOZ | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | $v$ |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | $\checkmark$ | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance |  | $6$ |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 M H z \end{aligned}$ |
| CO | Output Capacitance (3) |  | $\because 10$ |  | 6 | 10 | pF | $\begin{aligned} & \text { VO }=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 180 |  | 100 | 140 | ns | (4) |
| TAVQV | Address Access Time |  | 180 |  | 90 | 140 | ns | (4) |
| TSLQX | Chip Select Output Enable Time |  | 120 |  | 40 | 80 | ns | (4) |
| TWLQX | Write Enable Output Disable Time |  | 120 |  | 40 | 80 | ns | (4) |
| TSHQX | Chip Select Output Disable Time |  | 120 |  | 40 | 80 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 180 |  | 140 | 100 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 80 | 50 |  | ns | (4) |
| TAVEL | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELAX | Address Hold Time | 40 |  | 30 | 20 |  | ns | (4) |
| TDVWH | Data Setup Time | - 80 |  | 50 | 30 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLSH | Chip Select Write Pulse Setup Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 100 |  | 80 | 50 |  | ns | (4) |
| TSLWH | . Chip Select Write Pulse Hold Time | 100 |  | 80 | 50 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 100 |  | 80 | 50 | 4 | ns | (4) |
| TELEL | Read or Write Cycle Time | 280 |  | 220 | 150 |  | ns | (4) |

NOTES 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical $I C C O P=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE = TFALL $=20 \mathrm{nsec}$; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC Military (-2) | 4.5 V to 5.5 V |
| Input or Output Voltage Applied | $\begin{array}{r} \text { GND -0.3V } \\ \text { to VCC +0.3V } \end{array}$ | Industrial (-9) | 4.5 V to 5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Military (-2) <br> Industrial (-9) | $\begin{array}{r} -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{array}$ |

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC $=$ OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =25^{\circ} \mathrm{C} \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\begin{array}{\|c\|} \hline 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \\ \hline \end{array}$ |  | 1.0 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} 10 & =0 \\ V I & =V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } G N D \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V C C=3.0,10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | $v$ |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| IOZ | Output Leakage Carrent | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | $\mathrm{GND} \leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | v |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | v |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | v | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | v | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 250 |  | 110 | 200 | ns | (4) |
| tavov | Address Access Time |  | 250 |  | 100 | 200 | ns | (4) |
| TSLQX | Chip Select Output Enable Time |  | 160 |  | 60 | 130 | ns | (4) |
| TWLQX | Write Enable Output Disable Time |  | 160 |  | 60 | 130 | ns | (4) |
| TSHOX | Chip Select Output Disable Time |  | 160 |  | 60 | 130 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 250 |  | 200 | 110 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 80 | 50 |  | ns | (4) |
| tavel | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 40 | 30 |  | ns | (4) |
| TDVWH | Data Setup Time | 110 |  | 80 | 50 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLSH | Chip Select Write Puise Setup Time | 130 |  | 100 | 60 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 130 |  | 100 | 60 |  | ns | (4) |
| TSLWH | Chip Select Write Pulse Hold Time | 130 |  | 100 | 60 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 130 |  | 100 | 60 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 130 |  | 100 | 60 |  | ns. | (4) |
| TELEL | Read or Write Cycle Time | 350 |  | 280 | 160 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical $I C C O P=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE = TFALL = 20nsec; Outputs - 1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE <br> Operating Supply Voltage -VCC Commercial |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V |  | 4.75 V to 5.25 V |
| Input or Output Voltage Applied | $\begin{aligned} & \text { GND }-0.3 \mathrm{~V} \\ & \text { VCC }+0.3 \mathrm{~V} \end{aligned}$ |  |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Commercial | $0^{\circ} \mathrm{C}$ to $75{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =250 \mathrm{C} \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TESTCONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | max | MIN | TYP | max |  |  |
| ICCSB | Standby Supply Current |  | 100 |  | 10 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \\ & \text { VI }=\text { VCC or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 |  |  | $v$ |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{vcC}$ |
| 102 | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{vcc}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $v$ |  |
| VIH | Input High Voltage | vcc -2.0 | vcc +0.3 | 2.5 | 2.0 | 5.3 | $v$ |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | $v$ | $10 \mathrm{~L}=1.6 \mathrm{~mA}$ |
| VoH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | v | $1 \mathrm{OH}=-0.2 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & v_{1}=v c c \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| co | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & \begin{array}{l} v o=v c C \text { or } G N D \\ f=1 \mathrm{MHz} \end{array} \end{aligned}$ |
| telov | Chip Enable Access Time |  | 300 |  | . 160 | 250 | ns | (4) |
| tavav | Address Access Time |  | 310 |  | 160 | 260 | ns | (4) |
| tsLax | Chip Select Output Enable Time |  | 200 |  | 60 | 170 | ns | (4) |
| twLax | Write Enable Output Disable Time |  | 200 |  | 60 | 170 | ns | (4) |
| TSHOX | Chip Select Output Disable Time |  | 200 |  | 60 | 170 | ns | (4) |
| teleh | Chip Enable Pulse Negative Width | 300 |  | 250 | 160 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 150 |  | 130 | 90 |  | ns | (4) |
| TAVEL | Address Setup Time | 10 |  | 10 | 0 |  | ns | (4) |
| telax | Address Hold Time | 50 |  | 50 | 30 |  | ns | (4) |
| TDVWH | Data Setup Time | 130 |  | 100 | 80 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLSH | Chip Select Write Pulse Setup Time | 160 |  | 130 | 100 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 160 |  | 130 | 100 |  | ns | (4) |
| TSLWH | Chip Select Write Pulse Hold Time | 160 |  | 130 | 100 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 160 |  | 130 | 100 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 160 |  | 130 | 100 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 450 |  | 380 | 250 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20 n s e c$; Outputs -1 TTL load and 50 pF . All timing measurements at $\mathbf{1 / 2}$ VCC.


TRUTH TABLE

| TIME REFERENCE | INPUTS |  |  |  | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 㰮 $\overline{\text { W }}$ | A | D | 0 |  |
| -1 |  | H $\times$ | $\times$ | $\times$ | z | MEMORY DISABLED |
| 0 |  | $\times \mathrm{H}$ | $v$ | $\times$ | $z$ | CYCLE BEGINS, ADDRESSES ARE LATCHED |
| 1 | L | L H | $\times$ | $\times$ | $\times$ | OUTPUT ENABLED |
| 2 | L | L H | $\times$ | X | $v$ | OUTPUT VALID |
| 3 |  | L. H | $\times$ | $\times$ | $v$ | OUTPUT LATCHED |
| 4 | H | $\mathrm{H} \times$ | $\times$ | $\times$ | $z$ | DEVICE DISABLED, PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 5 | 2 | $\times \mathrm{H}$ | $v$ | $\times$ | 2 | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

NOTES: (1) Device selected only if both $\overline{\mathbf{S 1}}$ and $\overline{\mathbf{S 2}}$ are low, and deselected if either $\overline{\mathbf{S 1}}$ or $\overline{\mathbf{S 2}}$ are high.

In the HM-6518 read cycle the address information is latched into the on chip registers on the falling edge of $\bar{E}$ ( $T=0$ ). Minimum address setup and hold time requirements must be met. After the required hold time the addresses may change state without affecting device operation. In order for the output to be read $\overline{\mathbf{S 1}}, \overline{\mathrm{S} 2}$, and $\overline{\mathrm{E}}$
must be low, $\bar{W}$ must be high. When $\bar{E}$ goes high the output data is latched into an on chip register. Taking either or both $\overline{\mathbf{S 1}}$ or $\overline{\mathbf{S} 2}$ high forces the output buffer to a high impedance state. The output data may be re-enabled at any time by taking $\overline{\mathbf{S 1}}$ and $\overline{\mathbf{S 2}}$ low. On the falling edge of $\bar{E}$ the data will be unlatched.

Write Cycle


TRUTH TABLE


NOTES: (1) Device selected only if both $\overline{\mathrm{S} 1}$ and $\overline{\mathrm{S2}}$ are low, and deselected if either $\overline{\mathrm{S} 1}$ or $\overline{\mathrm{S} 2}$ are high.

The write cycle is initiated by the falling edge of $\bar{E}$ which latches the address information into the on chip registers. The write portion of the cycle is defined as $\bar{E}, \bar{W}, \bar{S} 1$, and $\overline{\mathrm{S} 2}$ being low simultaneously. $\bar{W}$ may go low anytime during the cycle provided that the write enable pulse setup time (TWLEH) is met. The write portion of the cycle is terminated by the first rising edge of either $\bar{E}, \bar{W}, \overline{\text { S } 1 ~ o r ~}$ $\overline{\mathrm{S} 2}$. Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the $\bar{W}$ line may remain low until all desired locations have been written. When this method is used data setup and hold times must be referenced to the rising edge of $\bar{E}$. By positioning the $\bar{W}$ pulse at different times within the $\bar{E}$ low
time (TELEH), various types of write cycles may be performed.

If the $\bar{E}$ low time (TELEH) is greater than the $\bar{W}$ pulse (TWLWH) plus an output enable time (TSLQX), a combination read-write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH).

The data input and data output pins may be tied together for use with a common I/O data bus structure. When using the RAM in this method allow a minimum of one output disable time (TWLOZ) after $\bar{W}$ goes low before applying input data to the bus. This will insure that the output buffers are not active.

## Battery Backup Applications

The HM-6518 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.
When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\bar{E}$ and one of $\overline{S 1}$ or $\overline{S 2}$ must be held high at CMOS VCC. $\bar{W}$, address, data, and the other $\bar{S}$ should be held at GND or CMOS VCC to minimize power dissipation.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage (4.5 or 4.75V).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7V, below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a VF $\approx .2 \mathrm{~V}$ or adding diode D2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the $\bar{E}$ circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.


FIGURE 1


## Pinout

TOP VIEW


## Logic Symbol



PIN NAMES
A Address Input
Write Enable
DQ Data In/Out
S Chip Select

## Description

The HM-6533 is a $1024 \times 4$ clocked static CMOS RAM designed specifically to interface with the HM-6100 Microprocessor. The device is manufactured utilizing self-aligned silicon gate technology. Extremely low power drain makes the HM-6533 an ideal candidate for battery powered systems.

On chip latching address registers and "Three State" I/O buffers enable the HM-6533 to operate in a multiplexed bus system with a minimum of support circuitry. Separate chip select and output disable pins allow for easy expansion. The output buffers can be disabled by the $G, \bar{G}$, or $S$ pins (see Truth Table).

Wide supply voltage range and high noise immunity offer the system designer a large degree of flexability. Data retention is guaranteed down to 2.0 V VCC making non-volitile memory systems simple to implement.

## Features

- LOW POWER STANDBY . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 ImW
- LOW POWER OPERATION. . . . . . . . . . . . . . . . . . . . 35mW/MHz MAX
- DATA RETENTION @ 2.0 VOLTS.
- TTL COMPATIBLE INPUT/OUTPUT.
- "THREE STATE" OUTPUT .
- SEPARATE CHIP SELECT FOR EASE OF MEMORY EXPANSION.
- FULL MILITARY AND INDUSTRIAL TEMPERATURE RANGES.
- ON CHIP ADDRESS REGISTER.
- AVAILABLE IN 22 PIN DIP AND IN CHIP FORM FOR HYBRID FABRICATION.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage-VCC | +8.0V | Operating Supply |  |
| Applied Input or Output Voltage | $\begin{aligned} & \text { GND-0.3V } \\ & \text { VCC }+0.3 \mathrm{~V} \end{aligned}$ | Voltage-VCC | 4.5 V to 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to | Operating Temperatur | e Range |
|  | $+150{ }^{\circ} \mathrm{C}$ | Military (-2) | $-55^{\circ} \mathrm{C}$ to +1250 C |
|  |  | Industrial (-9) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS



NOTES: 1. All devices tested at worst case limits. Room temperature, 5 V data provided for information - not guaranteed.
2. Operating supply current (ICCOP) is proportional to operating frequency. Example: Typical ICCOP $=6 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. $\quad$ AC test conditions: $\quad$ Inputs - Trise $=T f a l l=20 n s$.

Outputs - 1 TTL Load and 50pF.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |
| :---: | :---: | :---: |
| Supply Voltage-VCC <br> Applied Input or Output Voltage | $\begin{array}{r} +8.0 \mathrm{~V} \\ \text { GND-0.3V } \\ \text { VCC }+0.3 \mathrm{~V} \end{array}$ | Operating Supply Voltage-VCC $\quad 4.5 \mathrm{~V}$ to 5.5 V |
| Storage Temperature Range | $\begin{aligned} & -650^{\circ} \mathrm{Co} \\ & +150^{\circ} \mathrm{C} \end{aligned}$ | Operating Temperature Range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTIC̈S
D.C.

|  |  | VCC \& TEMP = OPERATING RANGE |  | $\begin{gathered} \mathrm{TEMP}=25^{\circ} \mathrm{C} \\ \mathrm{VCC}=5.0 \mathrm{~V}(1) \end{gathered}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | MAX | MIN | TYP | MAX | UNIT | TEST CONDITIONS |
| ICCSB | Standby Supply Current |  | 1.0 |  | 0.1 | 1.0 | mA | $\begin{aligned} & I O=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Current (2) |  | 8 |  | 6 | +7 | mA | $F=1 \mathrm{MHz}, 10=0$ |
| II | Input Leakage Current | -10 | +10 |  | $\pm 0.5$ | +7 | $\mu \mathrm{A}$ | GND<VI<VCC |
| IOZ | Output Leakage Current | -10 | +10 | -7 | $\pm 0.5$ | +7 | $\mu \mathrm{A}$ | GND<VO<VCC |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |
| $\mathrm{VOH}$ | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | V | $10 \mathrm{H}=-1.6 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & \mathrm{VI}, \mathrm{VIO}=\mathrm{VCC} \text { or GND } \\ & \mathrm{F}=1 \mathrm{M} H \mathrm{~Hz} \end{aligned}$ |
| ClO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V I, V I O=V C C \text { or GND } \\ & F=1 \mathrm{MHz} \end{aligned}$ |

A.C.

| telqv | Chip Enable Access Time |  | 450 |  | 350 | 400 | ns | (4) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TSLQX | Chip Select Output Enable Time |  | 300 |  | 130 | 180 | ns | (4) |
| TSHOZ | Chip Select Output Disable Time |  | 300 |  | 130 | 180 | ns | (4) |
| TGLQX | Output Enable Time |  | 250 |  | 130 | 180 | ns | (4) |
| TGHOX | Output Disable Time |  | 250 |  | 130 | 180 | ns | (4) |
| TELEL | Read or Write Cycle Time | 700 |  | 650 | 560 |  | ns | (4) |
| TEHEL | Chip Enable Positive Pulse Width | 250 |  | 250 | 210 |  | ns | (4) |
| TELEH | Chip Enable Negative Pulse Width | 450 |  | 400 | 350 |  | ns | (4) |
| TAVEL | Address Setup Time | 50 |  | 50 | 30 |  | ns | (4) |
| TELAX | Address Hold Time | 100 |  | 100 | 75 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 300 |  | 200 | 175 |  | ns | (4) |
| TWLEH | Write Enable Pulse Setup Time | 300 |  | 200 | 175 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 300 |  | 200 | 175 |  | ns | (4) |
| TWLSH | Chip Select Write Pulse Setup Time | 300 |  | 200 | 175 |  | ns | (4) |
| TSLWH | Chip Select Write Pulse Hold Time | 300 |  | 200 | 175 |  | ns | (4) |
| TDVWH | Data Setup Time | 200 |  | 150 | 120 |  | ns | (4) |
| TWHDX | Data Hold Time | 75 |  | 50 | 25 |  | ns | (4) |
| TDVSH | Data to Chip Select Setup Time | 220 |  | 150 | 120 |  | ns | (4) |
| TSHDX | Data to Chip Select Hold Time | 75 |  | 50 | 25 |  | ns | (4) |
| TSLSH | Chip Select Write Setup Time | 300 |  | 200 | 175 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temperature, 5 V data provided for information - not guaranteed.
2. Operating supply current (ICCOP) is proportional to operating frequency. Example: Typical ICCOP $=6 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. $\mathbf{A C}$ test conditions: $\quad$ Inputs - Trise $=$ Tfall $=20 \mathrm{~ns}$.

Outputs - 1 TTL Load and 50pF.

*G has same timing as $\overline{\mathrm{G}}$ except signal is inverted.

| TIME REFERENCE | INPUTS |  |  |  |  | OUTPUT DO | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{E}}$ | $\overline{\mathbf{S}}$ | $\overline{\mathbf{G}}$ | $\bar{W}$ | A |  |  |
| -1 | H | H | H | X | X | Z | Memory Disabled |
| 0 | 1 | H | H | H | $v$ | Z | Cycle begins, Addresses are Latched |
| 1 | L | L | L | H | X | X | Output Enabled |
| 2 | L | L | L | H | $x$ | $V$ | Output Valid |
| 3 |  | L | L | H | X | $v$ | Output Latched |
| 4 | H | H | H | X | X | Z | Device Disabled, Prepare for next cycle (Same as -1 ) |
| 5 | 7 | H | H | H | $V$ | Z | Cycle ends, next cycle begins (Same as 0) |

The read cycle is initiated by the falling edge of $\bar{E}$. This signal latches the input address word into on chip registers providing that minimum address setup and hold times are met. After the required hold time, the address inputs may change state without affecting device operation. For the output to be read, $\bar{G}$ and $\bar{E}$ and $\overline{\mathrm{S}}$ must be low; $\overline{\mathrm{W}}$ must be high. The output data will be valid at access time (TELQV) or at one output enable time (TSHOX or TGLQX), whichever is the latter occuring signal.

G and $\overline{\mathrm{G}}$ are complementary signals which simplify the external logic required for decoding in expanded memory
arrays. Either or both of these signals may be used to disable the outputs when tying several memories in an array. The HM-6533 has output data latches that are controlled by $\bar{E}$.

When $\bar{E}$ goes high the outputs are latched to contain the present data. The output buffers can be forced to a high impedance state by either $\bar{G}$ or $\bar{S}$ but the latches will only unlatch on the falling edge of $\overline{\mathrm{E}}$.


| TIME REFERENCE | INPUTS |  |  |  |  | $\begin{aligned} & 1 / 0 \\ & D O \end{aligned}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{E}}$ | $\stackrel{\square}{5}$ | G | $\bar{W}$ | A |  |  |
| -1 | H | H | $x$ | $x$ | X | Z | Memory Disabled |
| 0 | 1 | H | X | $x$ | $V$ | Z | Cycle begins, Addresses are Latched |
| 1 | L | L | L | 1 | X | Z | Begin Write Operation, Output Disabled |
| 2 | L | $L$ | L | L | X | $V^{*}$ | Input Data Valid |
| 3 | L | L | L | - | $x$ | V* | Data In is Written |
| 4 | L | H | L | H | X | Z | Input Data Gated Off |
| 5 | H | X | $x$ | X | $X$ | X | Memory Disabled (Same as -1) |
| 6 |  | H | x | X | $v$ | x | New Cycle begins (Same as 0) |

As in the read mode, the write cycle is initiated by the falling edge of $\bar{E}$ which latches the addresses. The write portion of the cycle is defined as $E$ and $\bar{W}$ being low simultaneously with $\overline{\mathrm{S}}$ low. Since the inputs and outputs are tied together, $G$ must be low. The write portion of the cycle is terminated on the first rising edge of $\bar{E}, W$, or $\overline{\mathrm{S}}$. Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the $W$ line may remain low until all desired locations have
been written. When this method is used, data setup and hold times must be referenced to the rising edge of $\bar{E}$ or $\bar{S}$, whichever occurs first. By positioning the W pulse at different times within the $\bar{E}$ low time (TELEH) various types of write cycles may be performed.

If the $\bar{E}$ low time (TELEH) is greater than the $W$ pulse (TWLWH) plus an output enable time (TSHOX or TGHOX) a combination read-write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH).


TRUTH TABLE

| TIME <br> REFERENCE | INPUTS |  |  |  |  |  | DATA I/O DQ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bar{E}$ | $\overline{\mathbf{S}}$ | $\bar{W}$ | G | $\overline{\mathbf{G}}$ | A |  |  |
| -1 | H | H | H | H | L | X | Z | Memory Disabled |
| 0 | 7 | H | H | H | L | $v$ | Z | Cycle begins Addresses are Latched |
| 1 | $L$ | L | H | H | L | X | V | Memory Output Enabled |
| 2 | L | H | H | H | L | $x$ | Z | Memory Output Disabled |
| 3 | $L$ | L | L | L | L | $x$ | V | Valid Input Data present preparing to Write |
| 4 | $L$ | $\cdots$ | L | L | L | $x$ | $V$ | New Data Written In |
| 5 |  | H | H | H | $L$ | X | Z | Prepare for next cycle (Same as $\mathbf{- 1}$ ) |
| 6 |  | H | H | H | L | $V$ | Z | Cycle ends, next cycle begins (Same as 0) |

HM-6100 1K x 12 MEMORY SYSTEM USING 3 HM-6533 RAMS


## Battery Backup Applications

The HM-6533 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.

When designing the backup system, the following suggestions should be considered:

1. As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2. $\bar{E}$ must be held high at CMOS VCC and $\bar{S}, \bar{G}$ high or G low. $\bar{W}, \bar{G}$, address, and data inputs should be held at either GND or CMOS VCC.
3. When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4. The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage (4.5).

A very simple battery backup system is shown in Figire 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reversed biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop .7V, below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a VF $\approx .2 \mathrm{~V}$ or adding diode D2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the $\bar{E}$ circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.


FIGURE 1


Features

- LOW POWER STANDBY 1mW MAX
- LOW POWER OPERATION . . . . . . . . . . . . . . . . . . . . 35mW/MHz MAX
- DATA RETENTION @ 2.0 VOLTS
- TTL COMPATIBLE INPUT/OUTPUT
- THREE STATE OUTPUT
- SEPARATE CHIP SELECT FOR EASE OF MEMORY EXPANSION
- FULL MILITARY AND INDUSTRIAL TEMPERATURE RANGE
- ON CHIP ADDRESS REGISTER
- AVAILABLE IN 22 PIN DIP AND IN CHIP FORM FOR HYBRID FABRICATION


## Description

The HM-6543 is a $4096 \times 1$ static CMOS RAM fabricated with selfaligned silicon gate technology. The device is designed to interface directly with the HM-6100, 12 bit Microprocessor.

On chip latches are provided for addresses and output data. The chip provides a three state output buffer for ease of use on a common bus.

The HM-6543 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention, supply voltage and supply current are guaranteed over temperature.

## Pinout

TOP VIEW


## Logic Symbol



[^1]
## Functional Diagram



| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC | 4.5 V to 5.5 V |
| Applied Input or Output Voltage | $\begin{array}{r} \text { GND }-0.3 \mathrm{~V} \\ \text { to VCC }+0.3 \mathrm{~V} \end{array}$ | Operating Temperature Military (-2) | $-550^{\circ} \mathrm{C}$ to +1250 C |
| Storage Temperature -6 | 650 C to $+150^{\circ} \mathrm{C}$ | Industrial (-9) | $-40^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{gathered} \text { TEMP. }=\mathbf{2 5}{ }^{\circ} \mathrm{C}(1) \\ \mathrm{VCC}=5.0 \mathrm{~V} \end{gathered}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 100 |  | 2 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Current (2) |  | 8 |  | 6 | 7 | mA | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{IO}=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| ICCDR | Data Retention Supply Current | . | 50 |  | 1 | 5 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VCC}=3.0,10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage |  | 2.0 |  | 2.0 | 1.4 | v |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 102 | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | v |  |
| VIH | Input High Voltage | vcc -2.0 | Vcc +3.0 | 2.5 | 2.0 | 5.3 | $v$ |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $1 \mathrm{OL}=2.0 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | V | $10 \mathrm{H}=-2.0 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 400 |  | 300 | 350 | ns | (4) |
| TSLQX | Chip Select Output Enable Time |  | 200 |  | 110 | 150 | ns | (4) |
| TSHOZ | Chip Select Output Disable Time |  | 200 |  | 110 | 150 | ns | (4) |
| TGLQX | Output Enable Time |  | 200 |  | 110 | 150 | ns | (4) |
| TGHQZ | Output Disable Time |  | 200 |  | 110 | 150 | ns | (4) |
| TELEL | Read or Write Cycle Time |  | 600 |  | 475 | 550 | ns | (4) |
| TEHEL | Chip Enable Positive Pulse Width | 200 |  | 200 | 175 |  | ns | (4) |
| TELEH | Chip Enable Negative Pulse Width | 400 |  | 350 | 300 |  | ns | (4) |
| tavel | Address Setup Time | 25 |  | 25 | 10 |  | ns | (4) |
| telax | Address Hold Time | 75 |  | 75 | 60 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 220 |  | 130 | 110 |  | ns | (4) |
| TWLEH | Write Enable Pulse Setup Time | 220 |  | 130 | 110 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 220 |  | 130 | 110 |  | ns | (4) |
| TWLSH | Chip Select Write Pulse Setup Time | 220 |  | 130 | 110 |  | ns | (4) |
| TSWLH | Chip Select Write Pulse Hold Time | 220 |  | 130 | 110 |  | ns | (4) |
| TDVWH | Data Setup Time | 130 |  | 100 | 70 |  | ns | (4) |
| TWHDX | Data Hold Time | 50 |  | 50 | 40 |  | ns | (4) |
| TDVSH | Data to Chip Select Setup Time | 130 |  | 100 | 70 |  | ns | (4) |
| TSHDX | Data to Chip Select Hoid Time | 50 |  | 50 | 40 |  | ns | (4) |
| TSLSH | Chip Select Write Setup Time | 220 |  | 130 | 100 |  | ns | (4) |


| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC | 4.5 V to 5.5 V |
| Applied Input or Output Voltage | $\begin{array}{r} \text { GND }-0.3 V \\ \text { to } V C C+0.3 V \end{array}$ | Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65{ }^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$ |  |  |

## ELECTRICAL CHARACTERISTICS

A.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{gathered} \text { TEMP. }=\mathbf{2 5 0}{ }^{\circ} \mathrm{C}(1) \\ \text { VCC }=5.0 \mathrm{~V} \end{gathered}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 1.0 |  | 0.1 | 1.0 | mA | $\begin{aligned} 10 & =0 \\ V I & =V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Current (2) |  | 8 |  | 6 | 7 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, \mathrm{IO}=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } G N D \end{aligned}$ |
| 11 | Input Leakage Current | -10 | +10 |  | +0.5 | +7 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 102 | Output Leakage Current | -10 | +10 | -7 | +0.5 | +7 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +3.0 | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | v | $10 \mathrm{~L}=2.0 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | V | $1 \mathrm{OH}=-2.0 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 M H z \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or } G N D \\ & f=1 M H z \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 450 |  | 350 | 400 | ns | (4) |
| tSLQx | Chip Select Output Enable Time |  | 300 |  | 130 | 180 | ns | (4) |
| TSHOZ | Chip Select Output Disable Time |  | 300 |  | 130 | 180 | ns | (4) |
| tGlaX | Output Enable Time |  | 250 |  | 130 | 180 | ns | (4) |
| TGHOZ | Output Disable Time |  | 250 |  | 130 | 180 | ns | (4) |
| TELEL | Read or Write Cycle Time | 700 |  | 560 | 650 |  | ns | (4) |
| TEHEL | Chip Enable Positive Pulse Width | 250 |  | 210 | 250 |  | ns | (4) |
| TELEH | Chip Enable Negative Pulse Width | 450 |  | 350 | 400 |  | ns | (4) |
| TAVEL | Address Setup Time | 50 |  | 30 | 50 |  | ns | (4) |
| telax | Address Hold Time | 100 |  | 75 | 100 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 300 |  | 175 | 200 |  | ns | (4) |
| TWLEH | Write Enable Pulse Setup Time | 300 |  | 175 | 200 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 300 |  | 175 | 200 |  | ns | (4) |
| TWLSH | Chip Select Write Pulse Setup Time | 300 |  | 175 | 200 |  | ns | (4) |
| TSLWH | Chip Select Write Pulse Hold Time | 300 |  | 175 | 200 |  | ns | (4) |
| TDVWH | Data Setup Time | 200 |  | 120 | 150 |  | ns | (4) |
| TWHDX | Data Hold Time | 75 |  | 25 | 50 |  | ns | (4) |
| TDVSH | Data To Chip Select Setup Time | 220 |  | 120 | 150 |  | ns | (4) |
| TSHDX | Data to Chip Select Hold Time | 75 |  | 25 | 50 |  | ns | (4) |
| TSLSH | Chip Select Write Setup Time | 300 |  | 175 | 200 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example Typical ICCOP $=6 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. A.C. Test Conditions: Inputs - TRISE $=$ TFALL $=20 n s ;$ Outputs -1 TTL load and 50 pF .

*G Has same timing as $\overline{\mathrm{G}}$ except signal is inverted
TRUTH TABLE

| TIME <br> REFERENCE | INPUTS |  |  |  |  |  | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bar{E}$ | $\overline{\mathbf{S}}$ | G* | $\bar{W}$ | A | D | Q |  |
| -1 | H | H | H | X | $\times$ | X | z | MEMORY DISABLED |
| 0 | 2 | H | H | H | $\checkmark$ | $\times$ | $z$ | CYCLE BEGINS, ADDRESS ARE LATCHED |
| 1 | L | L | L | H | $\times$ | $\times$ | $\times$ | OUTPUT ENABLED |
| 2 | L | $L$ | $L$ | H | $\times$ | $\times$ | $v$ | OUTPUT VALID |
| 3 | $r$ | L |  | H | $\times$ | $\times$ | $v$ | OUPUT LATCHED |
| 4 | H | H | H | $\times$ | $\times$ | $\times$ | z | DEVICE DISABLED, PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 5 | 2 | H | H | H | V | $\times$ | z | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS O) |

The read cycle is initiated by the falling edge of $\bar{E}$. This signal latches the input address word into on chip registers providing that minimum address setup and hold times are met. After the required hold time, the address inputs may change state without affecting device operation. For the output to be read, $\bar{G}$ and $\bar{E}$ and $\bar{S}$ must be low; $\bar{W}$ must be high. The output data will be valid at access time (TELQV) or at one output enable time (TSLQX or TGLQX), whichever is the later occuring signal.
arrays. Either or both of these signals may be used to disable the outputs when or-tying several memories in an array. The HM-6543 has an output data latch that is controlled by $\overline{\mathrm{E}}$.

When $\bar{E}$ goes high the outputs are latched to contain the present data. The output buffers can be forced to a high impedance state by either $\bar{G}$ or $\overline{\mathrm{S}}$ but the latch will only unlatch on the falling edge of $\bar{E}$.

G and $\bar{G}$ are complementary signals which simplify the external logic required for decoding in expanded memory

Write Cycle


## TRUTH TABLE

| TIME REFERENCE | INPUTS |  |  |  |  |  | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | E | $\overline{\mathbf{S}}$ | $\overline{\mathrm{G}}$ | $\bar{W}$ | A | D | Q | FUNCTION |
| -1 | H | H | $\times$ | $\times$ | $\times$ | $x$ | z | MEMORY DISABLED |
| 0 | 7 | X | $\times$ | $\times$ | $v$ | $\times$ | z | CYCLE BEGINS, ADDRESSES ARE LATCHED |
| 1 | L | L | $\times$ | 2 | $\times$ | $\times$ | $z$ | WRITE PERIOD BEGINS |
| 2 | L | L | $\times$ | r | $\times$ | $\checkmark$ | z | DATA IN IS WRITTEN |
| 3 | 5 | $\times$ | $\times$ | H | $\times$ | $\times$ | z | WRITE IS COMPLETED |
| 4 | H | H | $\times$ | $\times$ | $\times$ | X | $z$ | PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 5 | 2 | $\times$ | $\times$ | $\times$ | $v$ | X | Z | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

As in the read mode, the write cycle is initiated by the falling edge of $\bar{E}$ which latches the addresses. The write portion of the cycle is defined as $\bar{E}$ and $\bar{W}$ being low simultaneously with $\overline{\mathrm{S}}$ low.

The write portion of the cycle is terminated on the first rising edge of $\bar{E}, \bar{W}$, or $\bar{S}$. Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the $\bar{W}$ line may remain low until all desired locations have been written. When this method is used, data setup and hold times must be referenced to the rising edge of $\overline{\mathrm{E}}$ or $\overline{\mathrm{S}}$, whichever occurs first. By positioning the $\bar{W}$ pulse at different times within the $\bar{E}$ low time (TELEH) various types of write cycles may be performed.

If the $\bar{E}$ low time (TELEH) is greater than the $\bar{W}$ pulse (TWLWH) plus an output enable time (TSLQX or TGLQX) a combination read-write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH).

## COMMON I/O OPERATION

The HM-6543 is readily adaptable for use in a common I/O bus oriented system. In this mode of operation the G or $\bar{G}$ pins are used to disable the output before the input data is presented on the bus. When the chip is deselected ( $\overline{\mathrm{S}}$ high) the output is forced to the high impedance state thereby leaving the bus free to be driven from another source.

## Battery Backup Applications

The HM-6543 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.
When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\bar{E}$ must be held high at CMOS VCC and $\bar{G}$ or $\bar{S}$ high or G low, $\bar{W}$, address and data inputs should be held at either GND or CMOS VCC to minimize power dissipation.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage ( 4.5 or 4.75 V ).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7 V , below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a VF $\approx .2 \mathrm{~V}$ or adding diode D 2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the $\overline{\mathrm{E}}$ circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.



## HM-6100 Compatahile Read Write Cycle



TRUTH TABLE

| TIME REFERENCE | INPUTS |  |  |  |  |  | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{E}}$ S | $\bar{W}$ | G | $\overline{\text { G }}$ | A | D | Q |  |
| -1 | H H | H | H | L | X | $\times$ | z | MEMIORY DISABLED |
| 0 | 2 H | H | H | L | $\checkmark$ | $x$ | z | CYCLE BEGINS, ADDRESSES LATCHED |
| 1 | L L | H | H | L | x | $x$ | $x$ | MEMORY OUTPUT ENABLED |
| 2 | L H | H | H | L | $\times$ | $\times$ | z | MEMORY OUTPUT DISABLED |
| 3 | L L | L | L | L | X | V | z | VALID INPUT DATA PRESENT PREPARING TO WRITE |
| 4 | L $\sim$ | L | L | L | $\times$ | $v$ | z | NEW DATA WRITTEN IN |
| 5 | - | H | H | L | $\times$ | x | $z$ | PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 6 | 2 H | H | H | L | $V$ | x | z | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

## Features

- LOW STANDBY POWER $\qquad$
- LOW OPERATING POWER . . . . . . . . . . . . . . . . . . . . . 22mW/MHz MAX
- FAST ACCESS TIME . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220nsec MAX
- dATA RETENTION VOLTAGE . 2.0 VOLTS MIN
- TTL COMPATIBLE IN/OUT
- HIGH OUTPUT DRVIE - 2 TTL LOADS
- INTERNAL LATCHED CHIP SELECT
- HIGH NOISE IMMUNITY
- ON CHIP ADDRESS REGISTERS
- LATCHED OUTPUTS
- THREE STATE OUTPUTS
- MILITARY AND INDUSTRIAL TEMPERATURE RANGES


## Description

The HM-6551 is a 256 by 4 static CMOS RAM fabricated using selfaligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On chip latches are provided for addresses and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays.

The HM-6551 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

## Pinout

TOP VIEW


A - Address Input
W-Write Enable
$\bar{E}$ - Chip Enable
$\overline{\mathrm{S}}$ - Chip Select
D - Data Input Q - Data Output

## Logic Symbol



## Functional Diagram



| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC +8.0V |  | Operating Supply Voltage -VCC |  |
|  |  | Military (-2) | 4.5 V to 5.5 V |
| Applied Input or Output Voltage | GND -0.3V | Industrial (-9) | 4.5 V to 5.5 V |
|  | VCC +0.3 V |  |  |
| Storage Temperature |  | Operating Temperature |  |
|  | $-650^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Military (-2) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  |  | Industrial (-9) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =250 \mathrm{C} \\ \text { VCC } & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\begin{gathered} 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \end{gathered}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & I O=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 25 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or GND } \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.01 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V C C=3.0,1 O=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | V |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 102 | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $v$ |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | V | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or } G N D \\ & f=1 M H z \end{aligned}$ |

A.C.

| TELQV | Chip Enable Access Time |  | 220 |  | 120 | 170 | ns | (4) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tavav | Address Access Time |  | 220 |  | 110 | 170 | ns | (4) |
| TS1LQX | Chip Select 1 Output Enable Time |  | 130 |  | 50 | 90 | ns | (4) |
| TWLQZ | Write Enable Output Disable Time |  | 130 |  | 50 | 90 | ns | (4) |
| TS1HQZ | Chip Select 1 Output Disable Time |  | 130 |  | 50 | 90 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 220 |  | 170 | 120 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 70 | 50 |  | ns | (4) |
| TAVEL | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TS2LEL | Chip Select 2 Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| telax | Address Hold Time | 40 |  | 40 | 20 |  | ns | (4) |
| TELS2X | Chip Select 2 Hold Time | 40 |  | 40 | 20 |  | ns | (4) |
| TDVWH | Data Setup Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLS1H | Chip Select 1 Write Pulse Setup Time | 120 |  | 100 | 60 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 120 |  | 100 | 60 |  | ns | (4) |
| TS1LWH | Chip Select 1 Write Pulse Hold Time | 120 |  | 100 | 60 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 120 |  | 100 | 60 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 120 |  | 100 | 60 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 320 |  | 240 | 170 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical $I C C O P=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20 \mathrm{nsec}$; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2$ VCC.

| ABSOLUTE MAXIMUM RATINGS | OPERATING RANGE |  |
| :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0 V | Operating Supply Voltage -VCC |
| Applied Input or Output Voltage | GND -0.3 V | Military $(-2)$ |
| VCC +0.3 V | Industrial $(-9)$ | 4.5 V to 5.5 V |
| Storage Temperature | Operating Temperature | 4.5 V to 5.5 V |
|  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Military $(-2)$ |
|  | Industrial $(-9)$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =25^{\circ} \mathrm{C}(1) \\ \text { VCC } & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\begin{gathered} 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \end{gathered}$ |  | 1.0 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} 1 O & =0 \\ V I & =V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, \mathrm{IO}=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or GND } \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V C C=3.0,10=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | V |  |
| 11 | Input Leakage Current | $-1.0$ | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant V I \leqslant V C C$ |
| 102 | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $\checkmark$ |  |
| VIH | Input High Voltage | VCC -2.0 | $V C C+0.3$ | 2.5 | 2.0 | 5.3 | $\checkmark$ |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $10 \mathrm{~L}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | V | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or GND } \\ & f=1 M H z \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |


| TELQV | Chip Enable Access Time |  | 300 |  | 160 | 240 | ns | (4) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TAVQV | Address Access Time |  | 300 |  | 150 | 240 | ns | (4) |
| TS1LQX | Chip Select 1 Output Enable Time |  | 150 |  | 60 | 120 | ns | (4) |
| TWLQZ | Write Enable Output Disable Time |  | 150 |  | 60 | 120 | ns | (4) |
| TS1HQZ | Chip Select 1 Output Disable Time |  | 150 |  | 60 | 120 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 300 |  | 240 | 160 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 70 | 50 |  | ns | (4) |
| TAVEL | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TS2LEL | Chip Select 2 Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 40 | 30 |  | ns | (4) |
| TELS2X | Chip Select 2 Hold Time | 50 |  | 40 | 30 |  | ns | (4) |
| TDVWH | Data Setup Time | 150 |  | 120 | 100 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLS1H | Chip Select 1 Write Pulse Setup Time | 180 |  | 150 | 120 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 180 |  | 150 | 120 |  | ns | (4) |
| TS1LWH | Chip Select 1 Write Pulse Hold Time | 180 |  | 150 | 120 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 180 |  | 150 | 120 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 180 |  | 150 | 120 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 400 |  | 270 | 170 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC Commercial | 4.75 V to 5.25 V |
| Applied Input or Output Voltage | $\begin{aligned} & \text { GND }-0.3 \mathrm{~V} \\ & \text { VCC }+0.3 \mathrm{~V} \end{aligned}$ |  |  |
| Storage Temperature | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Commercial | $0^{\circ} \mathrm{C}$ to $75{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =\mathbf{2 5 0} \mathrm{C} \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 100 |  | 10 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} I O & =0 \\ V I & =V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 |  |  | V |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu A$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| IOZ | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | V | $1 \mathrm{OH}=-0.2 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or GND } \\ & f=1 M H z \end{aligned}$ |
| CO | Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| TELQ | C |  | 350 |  | 200 | 300 | ns | (4) |
| TAVQV | Address Access Time |  | 360 |  | 200 | 310 | ns | (4) |
| TS1LQX | Chip Select 1 Output Enable 7 ime |  | 180 |  | 80 | 160 | ns | (4) |
| TWLQZ | Write Enable Output Disable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TS1HQZ | Chip Select 1 Output Disable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 350 |  | 300 | 200 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width. | 150 |  | 130 | 90 |  | ns | (4) |
| TAVEL | Address Setup Time | 10 |  | 10 | 0 |  | ns | (4) |
| TS2LEL | Chip Select 2 Setup Time | 10 |  | 10 | 0 |  | ns | (4) |
| TELAX | Address Hold Time | 70 |  | 50 | 40 |  | ns | (4) |
| TELS2X | Chip Select 2 Hold Time | 70 |  | 50 | 40 |  | ns | (4) |
| TDVWH | Data Setup Time | 170 |  | 140 | 120 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLS1H | Chip Select 1 Write Pulse Setup Time | 210 |  | 170 | 150 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 210 |  | 170 | 150 |  | ns | (4) |
| TS1LWH | Chip Select 1 Write Pulse Hold Time | 210 |  | 170 | 150 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 210 |  | 170 | 150 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 210 | . | 170 | 150 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 500 |  | 330 | 290 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE = TFALL $=20 \mathrm{nsec}$; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.

## Read Cycle



TRUTH TABLE


The HM-6551 Read Cycle is initiated by the falling edge of $\overline{\mathrm{E}}$. This signal latches the input address word and $\overline{\mathrm{S} 2}$ into on chip registers providing that minimum setup and hold times are met. After the required hold time, these inputs may change state without affecting device operation. $\overline{\mathrm{S} 2}$ acts as a higher order address and simplifies decoding. For the output to be read, $\bar{E}, \bar{S} 1$ must be low and $\bar{W}$ must be high. $\overline{\mathrm{S} 2}$ must have been latched low on the falling
edge of $\bar{E}$. The output data will be valid at access time (TELQV).

The HM-6551 has output data latches that are controlled by $\bar{E}$. On the rising edge of $\bar{E}$ the present data is latched and remains in that state until $\bar{E}$ falls. Either or both $\overline{\mathrm{S} 1}$ or $\overline{\mathrm{S} 2}$ may be used to force the output buffers into a high impedance state.

## Write Cycle



TRUTH TABLE


In the Write Cycle the falling edge of $\bar{E}$ latches the addresses and $\overline{\mathrm{S} 2}$ into on chip registers. $\overline{\mathrm{S} 2}$ must be latched in the low state to enable the device. The write portion of the cycle is defined as $\bar{E}, \bar{W}, \overline{\mathrm{~S} 1}$ being low and $\overline{\mathrm{S} 2}$ being latched low simultaneously. The $\bar{W}$ line may go low at any time during the cycle providing that the write pulse setup times (TWLEH and TWLS1H) are met. The write portion of the cycle is terminated on the first rising edge of either $\overline{\mathrm{E}}, \overline{\mathrm{W}}$, or $\overline{\mathrm{S} 1}$.

If a series of consecutive write cycles are to be executed, the $\bar{W}$ line may be held low until all desired locations have been written. If this method is used, data setup and hold times must be referenced to the first rising edge of $\overline{\mathrm{E}}$ or $\overline{\mathrm{S} 1}$. By positioning the write pulse at different
times within the $\overline{\mathrm{E}}$ and $\overline{\mathrm{S} 1}$ low time (TELEH) various types of write cycles may be performed. If the $\overline{\mathrm{S} 1}$ low time (TS1LS1H) is greater than the $\bar{W}$ pulse plus an output enable time (TS1LQX), a combination read-write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH).

The HM-6551 may be used on a common I/O bus structure by tying the input and output pins together. The multiplexing is accomplished internally by the $\bar{W}$ line. In the write cycle, when $\bar{W}$ goes low, the output buffers are forced to a high impedance state. One output disable time delay (TWLOZ) must. be allowed before applying input data to the bus.

## Battery Backup Applications

The HM-6551 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.
When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\bar{E}$ and $\overline{\mathrm{S} 1}$ must be held high at CMOS VCC. $\bar{W}, \overline{S 2}$, address, and data inputs should be held at either GND or CMOS VCC to minimize power dissipation.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage ( 4.5 or 4.75 V ).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7 V , below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a VF $\approx .2 \mathrm{~V}$ or adding diode D2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the $\bar{E}$ circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.


HARRIS
SEMICONDUCTOR PRODUCTS DIVISION

## Features

- LOW STANDBY POWER
$55 \mu$ W MAX
- LOW OPERATING POWER. 22mW/MHz MAX
- FAST ACCESS TIME . . . . . . . . . . . . . . . . . . . . . . . . . 220nsec MAX
- DATA RETENTION VOLTAGE 2.0 VOLTS MIN
- TTL COMPATIBLE IN/OUT
- HIGH OUTPUT DRIVE - 2 TTL LOADS
- ON CHIP ADDRESS REGISTERS
- COMMON DATA IN/OUT
- three state outputs
- EASY MICROPROCESSOR INTERFACING
- MILITARY TEMPERATURE RANGE
- INDUSTRIAL TEMPERATURE RANGE


## Description

The HM-6561 is a 256 by 4 static CMOS RAM fabricated using selfaligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.
On chip latches are provided for address and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays. The data inputs and outputs are multiplexed internally for common I/O bus compatibility.
The HM-6561 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

The HM-6561 is pin for pin replaceable with the HM-6661, a $256 \times 4$ CMOS PROM. This allows a single memory board design with any organization of RAM and PROMs.

## Pinout

TOP VIEW

|  | ${ }^{18}$ Jvcc |
| :---: | :---: |
| $\mathrm{A}_{2} \mathrm{C}_{2}$ | ${ }_{17} \square_{\text {A4 }}$ |
| , | 16 ] |
| 4 | 15 |
| ${ }^{45} \square^{5}$ | Joas |
| ${ }^{46}$ | 13 Doa |
| A) ${ }^{\text {a }}$ | 12 Doal |
| GNO[ ${ }^{\text {a }}$ | $11] 000$ |
| EC9 | $10 . \bar{s} \overline{2}$ |


| A - Address Input | $\bar{W}$ - Write Enable |
| :--- | :--- |
| $\overline{\bar{E}}$ - Chip Enable | DQ - Data In/Out |
| $\bar{S}$ - Chip Select |  |

## Logic Symbol



## Functional Diagram

ALL LINES POSITIVE LOGIC - ACTIVE HIGH
THREE STATE BUFFERS:
A HIGH $\longrightarrow$ OUTPUT ACTIVE
DATA LATCHES:
L HIGH $\rightarrow 0=0$
Q LATCHES ON FALLING EDGE OF L

ADDRESS LATCHES AND GATED DECODERS
LATCH ON RISING EDGE OF $L$
GATE ON RISING EDGE OF G


| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC Military (-2) | 4.5 V to 5.5 V |
| Input or Output Voltage Applied | $\begin{array}{r} \text { GND -0.3V } \\ \text { to VCC +0.3V } \end{array}$ | Industrial (-9) | 4.5 V to 5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Military (-2) Industrial (-9) | $\begin{array}{r} -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{array}$ |

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP }^{\prime} & =\mathbf{2 5}{ }^{\circ} \mathrm{C}(1) \\ \text { VCC } & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\begin{gathered} 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \end{gathered}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & I O=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | $4$ |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.01 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V C C=3.0,10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | $v$ |  |
| II | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| IIOZ | Input/Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | $V$ | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | $6$ |  | $4$ | $6$ | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| ClO | Input/Output Capacitance (3) |  | $10$ |  | 6 | 10 | pF | $\begin{aligned} & \text { VO }=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 220 |  | 120 | 170 | ns | (4) |
| TAVQV | Address Access Time |  | 220 |  | 110 | 170 | ns | (4) |
| TSLQX | Chip Select Output Enable Time |  | 120 |  | 50 | 90 | ns | (4) |
| TWLQZ | Write Enable Output Disable Time |  | 120 |  | 50 | 90 | ns | (4) |
| TSHQZ | Chip Select Output Disable Time |  | 120 |  | 50 | 90 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 220 |  | 170 | 120 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 70 | 50 |  | ns | (4) |
| TAVEL | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELAX | Address Hold Time | 40 |  | 30 | 20 |  | ns | (4) |
| TDVWH | Data Setup Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLDV | Write Data Delay Time | 120 |  | 90 | 50 |  | ns | (4) |
| TWLSH | Chip Select Write Pulse Setup Time | 220 |  | 170 | 100 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 220 |  | 170 | 100 |  | ns | (4) |
| TSLWH | Chip Select Write Pulse Hold Time | 220 |  | 170 | 100 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 220 |  | 170 | 100 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 220 |  | 170 | 100 |  | ns | (4) |
| TWLSL | Early Output High Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TSHWH | Late Output High Z Time | $0$ |  | 0 | -10 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 320 |  | 230 | 170 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20 n s e c ;$ Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage -VCC | +8.0 V |
| :--- | ---: |
| Input or Output Voltage Applied | GND -0.3 V |
|  | to VCC +0.3 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## OPERATING RANGE

Operating Supply Voltage -VCC

> Military (-2)
4.5 V to 5.5 V
4.5 V to 5.5 V

Operating Temperature
Military (-2)
-550 C to $+125^{\circ} \mathrm{C}$
Industrial (-9)
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS

D.C.
A.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =250^{\circ} \mathrm{C}(1) \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\begin{gathered} 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \end{gathered}$ |  | 1.0 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & 10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, I O=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VCC}=3.0,10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | v |  |
| II | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| HOZ | Input/Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $v$ |  |
| VIH | Input High Voltage | VCC -2.0 | VCc +0.3 | 2.5 | 2.0 | 5.3 | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | $v$ | $10 \mathrm{~L}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | $v$ | $10 \mathrm{H}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| ClO | Input/Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 300 |  | 160 | 240 | ns | (4) |
| TAVQV | Address Access Time |  | 300 |  | 150 | 240 | ns | (4) |
| TSLQX | Chip Select Output Enable Time |  | 150 |  | 60 | 120 | ns | (4) |
| twLoz | Write Enable Output Disable Time |  | 150 |  | 60 | 120 | ns | (4) |
| TSHOZ | Chip Select Output Disable Time |  | 15.0 |  | 60 | 120 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 300 |  | 240 | 160 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 70 | 50 |  | ns | (4) |
| TAVEL | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELAX | Address Hold Time | 50 |  | 40 | 30 |  | ns | (4) |
| TDVWH | Data Setup Time | 150 |  | 120 | 100 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLDV | Write Data Delay Time | 150 |  | 120 | 60 |  | ns | (4) |
| TWLSH | Chip Select Write Pulse Setup Time | 300 |  | 240 | 160 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 300 |  | 240 | 160 |  | ns | (4) |
| TSLWH | Chip Select Write Pulse Hold Time | 300 |  | 240 | 160 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 300 |  | 240 | 160 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 300 |  | 240 | 160 |  | ns | (4) |
| TWLSL | Early Output High $\mathbf{Z}$ Time | 0 |  | 0 | -10 |  | ns | (4) |
| TSHWH | Late Output High $\mathbf{Z}$ Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 400 |  | 310 | 210 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical $I C C O P=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20 \mathrm{nsec}$; Outputs - 1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC Commercial | 4.75 V to 5.25 V |
| Applied Input or Output Voltage | $\begin{aligned} & \text { GND }-0.3 \mathrm{~V} \\ & \text { VCC }+0.3 \mathrm{~V} \end{aligned}$ |  |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Commercial | $0^{\circ} \mathrm{C}$ to $75{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

## D.C.

A.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =25^{\circ} \mathrm{C} \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 100 |  | 10 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} \mathrm{IO} & =0 \\ \mathrm{VI} & =\mathrm{VCC} \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, \mathrm{IO}=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 |  |  | $v$ |  |
| II | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| IIOZ | Input/Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant V O \leqslant V C C$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | v |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +0.3 | 2.5 | 2.0 | 5.3 | v |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | $v$ | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | v | $10 \mathrm{H}=-0.2 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 M H z \end{aligned}$ |
| ClO | Input/Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| TELQV | Chip Enable Access Time |  | 350 |  | 200 | 300 | ns | (4) |
| tavov | Address Access Time |  | 360 |  | 200 | 310 | ns | (4) |
| TSLQX | Chip Select Output Enable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TWLQZ | Write Enable Output Disable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TSHOZ | Chip Select Output Disable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 350 |  | 300 | 200 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 150 |  | 130 | 90 |  | ns | (4) |
| TAVEL | Address Setup Time | 10 |  | 10 | 0 |  | ns | (4) |
| telax | Address Hold Time | 70 |  | 50 | 40 |  | ns | (4) |
| TDVWH | Data Setup Time | 170 |  | 140 | 120 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLDV | Write Data Delay Time | 200 |  | 170 | 60 |  | ns | (4) |
| TWLSH | Chip Select Write Pulse Setup Time | 350 |  | 300 | 200 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 350 |  | 300 | 200 |  | ns | (4) |
| TSLWH | Chip Select Write Pulse Hold Time | 350 |  | 300 | 200 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 350 |  | 300 | 200 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 350 |  | 300 | 200 |  | ns | (4) |
| TWLSL | Early Output High Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TSHWH | Late Output High Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 500 |  | 430 | 290 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP $=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.


TRUTH TABLE


NOTES: 1) Device selected only if both $\overline{\mathrm{S} 1}$ and $\overline{\mathrm{S} 2}$ are low, and deselected if either $\overline{\mathrm{S} 1}$ or $\overline{\mathrm{S} 2}$ are high.

The HM-6561 Read Cycle is initiated on the falling edge of $\bar{E}$. This signal latches the input address word into on chip registers. Minimum address setup and hold times must be met. After the required hold time, the address lines may change state without affecting device operation. In order to read the output data $\bar{E}, \overline{\mathrm{~S} 1}$ and $\overline{\mathrm{S} 2}$ must be low and $\bar{W}$ must be high. The output data will be valid at access. time (TELQV).

The HM-6561 has output data latches that are controlled by $\bar{E}$. On the rising edge of $\bar{E}$ the present data is latched and remains latched until $\overline{\mathrm{E}}$ falls. Either or both $\overline{\mathrm{S} 1}$ or $\overline{\mathrm{S} 2}$ may be used to force the output buffers into a high impedance state.

## Write Cycle



TRUTH TABLE


NOTES: 1) Device selected only if both $\overline{\mathrm{S} 1}$ and $\overline{\mathrm{S} 2}$ are low, and deselected if either $\overline{\mathrm{S} 1}$ or $\overline{\mathrm{s} 2}$ are high.

In the Write Cycle the falling edge of $\bar{E}$ latches the addresses into on chip registers. The write portion of the cycle is defined as $\overline{\mathrm{E}}, \overline{\mathrm{W}}, \overline{\mathrm{S} 1}$, and $\overline{\mathrm{S} 2}$ being low simultaneously. $\bar{W}$ may go low anytime during the cycle provided that the write enable pulse setup times (TWLEH and TWLSH) are met. The write portion of the cycle is terminated by the first rising edge of $\bar{E}, \bar{W}, \bar{S} 1$ or $\bar{S} 2$. Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the $\bar{W}$ line may remain low until all desired locations have been written. When this method is used, data setup and hold times must be referenced to the first rising edge of $\bar{E}, \overline{S 1}$, or $\overline{S 2}$. By positioning the write pulse at different times within the $\bar{E}$ low time (TELEH), various types of write cycles may be performed.

If the $\bar{E}$ low time (TELEH) is greater than the $\bar{W}$ pulse (TWLWH) plus an output enable time (TWHOX), a comb-
ination read-write cycle is executed.
Data may be modified an indefinite number of times during any single write cycle (TELEH).

Data multiplexing is done internal to the chip and is controlled by $\bar{W}$. When $\bar{W}$ goes low, the output buffers are forced to a high impedance state. After one output disable time (TWLOZ) input data may be applied to the bus. If it is desired that the output buffers not become active during the write cycle, $\bar{W}$ should go low with or before $\overline{\mathrm{S} 1}$, or $\overline{\mathrm{S} 2}$ (TWLSL). It should also change to a high state after $\overline{\mathrm{S} 1}$ or S2 goes high (TSHWH). Thus, TWLSL and TSHWH may be ignored unless the system design requires that the data outputs never become active during a write cycle. If the specified TWLSL time is met, the TWLDV time may be ignored. Data may then be applied to the bus whenever convenient since the output is guaranteed not to become active.

## Battery Backup Applications

The HMi-6561 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.
When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\overline{\mathrm{E}}$ and one of $\overline{\mathrm{S} 1}$ or $\overline{\mathrm{S} 2}$ must be held high at CMOS VCC. $\bar{W}$, address, data, and the other $\overline{\mathrm{S}}$ should be held at GND or CMOS VCC to minimize power dissipation.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage ( 4.5 or 4.75 V ).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7 V , below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a VF $\approx .2 \mathrm{~V}$ or adding diode D 2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the $\bar{E}$ circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.


FIGURE 1
FIGURE 2

## Features

- LOW POWER STANDBY
$55 \mu$ W MAX
- LOW POWER OPERATION. . . . . . . . . . . . . . . . . . . . 22mW/MHz MAX
- FAST ACCESS TIME . . . . . . . . . . . . . . . . . . . . . . . . 220nsec MAX
- DATA RETENTION VOLTAGE . . . . . . . . . . . . . . . . . 2.0 VOLTS MIN
- TTL COMPATIBLE IN/OUT
- HIGH OUTPUT DRIVE - 2 TTL LOADS
- HIGH NOISE IMMUNITY
- ON CHIP ADDRESS REGISTER
- 16 PIN PACKAGE FOR HIGH DENSITY
- THREE-STATE OUTPUTS
- MILITARY TEMPERATURE RANGE
- INDUSTRIAL TEMPERATURE RANGE


## Description

The HM-6562 is a 256 by 4 static CMOS RAM fabricated using selfaligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On chip latches are provided for address allowing for efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays. The data inputs and outputs are multiplexed internally for common I/O bus compatibility.

The HM-6562 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.
The HM-6611, $256 \times 4$ CMOS PROM, is pin for pin replaceable with the HM-6562. This allows a single memory board design with any organization of RAM and PROMs.

## Pinout

TOP VIEW


A - Address Input $\quad \bar{W}$ - Write Enable
$\overline{\mathrm{E}}$ - Chip Enable

## Logic Symbol



## Functional Diagram

all lines positive logic - active high
THREE STATE BUFFERS:
A HIGH - OUTPUT ACTIVE
ADDRESS LATCHES AND GATED DECODES LATCH ON RISING EDGE OF L GATE ON RISING EDGE OF G


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage -VCC
Input or Output Voltage Applied
GND -0.3V
to VCC +0.3 V

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## OPERATING RANGE

Operating Supply Voltage -VCC
Military (-2)
4.5 V to 5.5 V

Industrial (-9)
4.5 V to 5.5 V

Operating Temperature
Military (-2)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Industrial (-9)
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{gathered} \text { TEMP. }=25^{\circ} \mathrm{C} \\ V C C=5.0 \mathrm{~V} \end{gathered}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\begin{gathered} 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \end{gathered}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & 1 O=0 \\ & V I=V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, \mathrm{IO}=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } \mathrm{GND} \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.01 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V C C=3.0,1 O=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | V |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 1102 | Input Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | V |  |
| VIH | Input High Voltage | VCC -2.0 | VCC +3.0 | 2.5 | 2.0 | 5.3 | $v$ |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | V | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| ClO | Input Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |

A.C.

| telov | Chip Enable Access Time |  | 220 |  | 120 | 170 | ns | (4) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TAVQV | Address Access Time |  | 220 |  | 110 | 170 | ns | (4) |
| TELQX | Chip Enable Output Enable Time |  | 120 |  | 50 | 90 | ns | (4) |
| TWLoz | Write Enable Output Disable Time |  | 120 |  | 50 | 90 | ns | (4) |
| TEHQZ | Chip Enable Output Disable Time |  | 120 |  | 50 | 90 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 220 |  | 170 | 120 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  | 70 | 50 |  | ns | (4) |
| TAVEL | Address Setup Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELAX | Address Hold Time | 40 |  | 30 | 20 |  | ns | (4) |
| TDVWH | Data Setup Time | 100 |  | 80 | 50 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLDV | Write Data Delay Time | 120 |  | 90 | 50 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 220 |  | 170 | 100 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 220 |  | 170 | 100 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 220 |  | 170 | 100 |  | ns | (4) |
| TWLEL | Early Output High 2 Time | 0 |  | 0 | -10 |  | ns | (4) |
| TEHWH | Late Output High Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 320 |  | 240 | 170 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical $I C C O P=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2 \vee C C$.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage -VCC | +8.0V | Operating Supply Voltage -VCC Military (-2) | 4.5 V to 5.5 V |
| Input or Output Voltage Applied | $\begin{array}{r} \text { GND - } 0.3 \mathrm{~V} \\ \text { to VCC }+0.3 \mathrm{~V} \end{array}$ | Industrial (-9) | 4.5 V to 5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Operating Temperature Military (-2) Industrial (-9) | $\begin{array}{r} -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -40{ }^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{array}$ |

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =25^{\circ} \mathrm{C} \\ \mathrm{VCC} & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | $\begin{gathered} 10 \\ 1\left(+25^{\circ} \mathrm{C}\right) \end{gathered}$ |  | 1.0 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{IO}=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, 10=0 \\ & \mathrm{VI}=\mathrm{VCC} \text { or } G N D \end{aligned}$ |
| ICCDR | Data Retention Supply Current |  | 10 |  | 0.1 | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & V C C=3.0,10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 | 1.4 |  | $v$ |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant$ VI $\leqslant$ VCC |
| HOZ | Input Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | v |  |
| VIH | Input High Voltage | VCC -2.0 | Vcc +3.0 | 2.5 | 2.0 | 5.3 | v |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | V | $1 \mathrm{LL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | $v$ | , $10 \mathrm{H}=-0.4 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| ClO | Input Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |

A.C.

| TELQV | Chip Enable Access Time |  | 300 |
| :--- | :--- | :---: | :---: |
| TAVQV | Address Access Time |  | 300 |
| TELQX | Chip Enable Output Enable Time |  | 150 |
| TWLQZ | Write Enable Output Disable Time |  | 150 |
| TEHQZ | Chip Enable Output Disable Time |  | 150 |
| TELEH | Chip Enable Pulse Negative Width | 300 |  |
| TEHEL | Chip Enable Pulse Positive Width | 100 |  |
| TAVEL | Address Setup Time | 0 |  |
| TELAX | Address Hold Time | 50 |  |
| TDVWH | Data Setup Time | 150 |  |
| TWHDX | Data Hold Time | 0 |  |
| TWLDV | Write Data Delay Time | 150 |  |
| TWLEH | Chip Enable Write Pulse Setup Time | 300 |  |
| TELWH | Chip Enable Write Pulse Hold Time | 300 |  |
| TWLWH | Write Enable Pulse Width | 300 |  |
| TWLEL | Early Output High Z Time | 0 |  |
| TEHWH | Late Output High Z Time | 0 |  |
| TELEL | Read or Write Cycle Time | 400 |  |


|  | 160 | 240 | ns | (4) |
| :---: | :---: | :---: | :---: | :---: |
|  | 150 | 240 | ns | (4) |
|  | 60 | 120 | ns | (4) |
|  | 60 | 120 | ns | (4) |
|  | 60 | 120 | ns, | (4) |
| 240 | 160 |  | ns | (4) |
| 70 | 50 |  | ns | (4) |
| 0 | -10 |  | ns | (4) |
| 40 | 30 |  | ns | (4) |
| 120 | 100 |  | ns | (4) |
| 0 | 0 |  | ns | (4) |
| 120 | 60 |  | ns | (4) |
| 240 | 160 |  | ns | (4) |
| 240 | 160 |  | ns | (4) |
| 240 | 160 |  | ns | (4) |
| 0 | -10 |  | ns | (4) |
| 0 | -10 |  | ns | (4) |
| 310 | 210 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical $\mid C C O P=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE = TFALL $=20$ nsec; Outputs -1 TTL load and 50 pF . All timing measurements at $1 / 2 \mathrm{VCC}$.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage -VCC +8.0 V

Applied Input or Output Voltage
GND -0.3V
VCC +0.3 V
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## OPERATING RANGE

Operating Supply Voltage -VCC
Commercial
4.75 V to 5.25 V

Operating Temperature
Commercial
$0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS

D.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =25^{\circ} \mathrm{C}(1) \\ \text { VCC } & =5.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 100 |  | 10 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} I O & =0 \\ V I & =V C C \text { or GND } \end{aligned}$ |
| ICCOP | Operating Supply Current (2) |  | 4 |  | 1.5 | 2.5 | mA | $\begin{aligned} & f=1 \mathrm{MHz}, 10=0 \\ & V I=V C C \text { or } G N D \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 |  | 2.0 |  |  | $v$ |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 1102 | Input Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VO} \leqslant \mathrm{VCC}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | v |  |
| VIH | Input High Voltage | VCC -2.0 | Vcc +3.0 | 2.5 | 2.0 | 5.3 | v |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.2 | 0.35 | $v$ | $10 \mathrm{~L}=1.6 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.0 | 4.5 |  | $v$ | $1 \mathrm{OH}=-0.2 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) |  | 6 |  | 4 | 6 | pF | $\begin{aligned} & V I=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| ClO | Input Output Capacitance (3) |  | 10 |  | 6 | 10 | pF | $\begin{aligned} & V O=V C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |


| TELQV | Chip Enable Access Time |  | 350 |  | 200 | 300 | ns | (4) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tavov | Address Access Time |  | 360 |  | 200 | 310 | ns | (4) |
| telax | Chip Enable Output Enable Time |  | 180 |  | 80 | 160 | ns | (4) |
| twloz | Write Enable Output Disable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TEHOZ | Chip Enable Output Disable Time |  | 180 |  | 80 | 160 | ns | (4) |
| TELEH | Chip Enable Pulse Negative Width | 350 |  | 300 | 200 |  | ns | (4) |
| TEHEL | Chip Enable Pulse Positive Width | 150 |  | 130 | 90 |  | ns | (4) |
| TAVEL | Address Setup Time | 10 |  | 10 | 0 |  | ns | (4) |
| telax | Address Hold Time | 70 |  | 50 | 40 |  | ns | (4) |
| TDVWH | Data Setup Time | 170 |  | 140 | 120 |  | ns | (4) |
| TWHDX | Data Hold Time | 0 |  | 0 | 0 |  | ns | (4) |
| TWLDV | Write Data Delay Time | 180 |  | 160 | 80 |  | ns | (4) |
| TWLEH | Chip Enable Write Pulse Setup Time | 350 |  | 300 | 200 |  | ns | (4) |
| TELWH | Chip Enable Write Pulse Hold Time | 350 |  | 300 | 200 |  | ns | (4) |
| TWLWH | Write Enable Pulse Width | 350 |  | 300 | 200 |  | ns | (4) |
| TWLEL | Early Output High Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TEHWH | Late Output High Z Time | 0 |  | 0 | -10 |  | ns | (4) |
| TELEL | Read or Write Cycle Time | 500 |  | 330 | 290 |  | ns | (4) |

NOTES: 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information - not guaranteed.
2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical $I C C O P=1.5 \mathrm{~mA} / \mathrm{MHz}$.
3. Capacitance sampled and guaranteed - not $100 \%$ tested.
4. AC Test Conditions: Inputs - TRISE = TFALL = 20 nsec; Outputs -1 TTL load and 50pF. All timing measurements at $1 / 2$ VCC.


TRUTH TABLE

| TIME <br> REFERENCE | $\bar{E} \frac{I N P U}{W}$ |  | OUTPUT DQ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| -1 | $\mathrm{H} \quad \mathrm{X}$ | $\times$ | $z$ | MEMORY DISABLED |
| 0 | 7 H | $v$ | z | CYCLE BEGINS, ADDRESSES ARE LATCHED |
| 1 | L H | X | $\times$ | OUTPUTENABLED |
| 2 | H | X | V | OUTPUT VALID |
| 3 | $\sim$ H | X | V | READ ACCOMPLISHED |
| 4 | $\mathrm{H} \times$ | X |  | PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 5 | 2-H | V | z | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

The HM-6562 Read Cycle is initiated on the falling edge of $\overline{\mathrm{E}}$. This signal latches the input address word into on chip registers. Minimum address setup and hold times must be met. After the required hold time, the address lines may change state without affecting device operation. In order
to read the output data, $\bar{E}$ must be low and $\bar{W}$ should be high. The output data will be valid at access time.
$\overline{\mathrm{E}}$ may be used to force the output buffers into a high impedance state.

## Write Cycle



| TIME | - INPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE | E | W | A | DO | FUNCTION |
| -1 | H | $x$ | X | z | MEMORY DISABLED |
| 0 | 2 | $\times$ | $v$ | z | CYCLE BEGINS, ADDRESSES ARE LATCHED |
| 1 | L | L | $\times$ | z | WRITE PERIOD BEGINS |
| 2 | L | $\sim$ | $\times$ | V | INPUT DATA IS WRITTEN |
| 3 | $\sim$ | H | $\times$ | z | WRITE COMPLETED |
| 4 | H | $\times$ | $\times$ | z | PREPARE FOR NEXT CYCLE (SAME AS -1) |
| 5 | 2 | x | $v$ | z | CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0) |

In the Write cycle the falling edge of $\bar{E}$ latches the addresses into on chip registers. The write portion of the cycle is defined as $\overline{\mathrm{E}}$, and $\bar{W}$ being low simultaneously. $\bar{W}$ may go low anytime during the cycle provided that the write enable pulse setup time (TWLEH) is met. The write portion of the cycle is terminated by the first rising edge of $\bar{E}$ or $\bar{W}$. Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the $\bar{W}$ line may remain low until all desired locations have been written. When this method is used, data setup and hold times must be referenced to the rising edge of $\bar{E}$. By positioning the write pulse at different times within the $\bar{E}$ low time (TELEH), various types of write cycles may be performed.
If the $\overline{\mathrm{E}}$ low time (TELEH) is greater than the $\bar{W}$ pulse
(TWLWH) plus an output enable time (TWHQX), a combination read-write cycle is executed.

Data may be modified an indefinite number of times during any single write cycle (TELEH).

Data multiplexing is done internal to the chip and is controlled by $\bar{W}$. When $\bar{W}$ goes low, the output buffers are forced to a high impedance state. After one output disable time (TWLOZ) input data may be applied to the bus. If the $\bar{W}$ falls previous to or simultaneous with $\bar{E}$, the outputs will not become active and input data may be applied to the bus whenever convenient. $\bar{W}$ should also rise simultaneous with or after $\bar{E}$ rises if it is desired not to have the outputs active during the latter portion of the cycle. Thus if TWLSEL is met TWLDV is ignored, and if TWLDV is met TWLEL is ignored.

## Battery Backup Applications

The HM-6562 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.
When designing the backup system, the following suggestions should be considered:
1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Another approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
2.) $\bar{E}$ must be held high at CMOS VCC. $\bar{W}$, address and data inputs should be held at either GND or CMOS VCC to minimize power dissipation.
3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage (4.5 or 4.75V).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7V, below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode vielding a VF $\approx .2 \mathrm{~V}$ or adding diode D2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2 V , is less than the 0.7 V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the $\overline{\mathbf{E}}$ circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.


FIGURE 1
FIGURE 2

HARRIS
SEMICONDUCTOR PRODUCTS DIVISION
A DIVISION OF HARRIS CORPORATION

Pinout

- FUSED LINK PROM
- FIELD-PROGRAMMABLE
- ORGANIZED $256 \times 4$
- LOW POWER STANDBY . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.1 mW
- LOW POWER ENABLED . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 mW
- CMOS RAM PINOUT EXCEPT FOR $\overline{\mathbf{P}}$
- TTL COMPATIBLE IN/OUT
- THREE STATE OUTPUTS
- FULLY STATIC OPERATION
- FAST ACCESS TIME . . . . . . . . . . . . . . . . . . . . . . . . . 450nsec MAX
- HIGH NOISE IMMUNITY
- HIGH RELIABILITY
- MILITARY TEMPERATURE RANGE
- INDUSTRIAL TEMPERATURE RANGE
- 10 VOLT VERSION AVAILABLE


## Description

The HM-6611 is a part of a family of fusible link CMOS PROMs featuring three state outputs. This device is static, TTL compatible, and has a $100 \mu \mathrm{~A}$ maximum standby current over temperature at a VCC of 5 volts. 10 V and full military temperature devices are available. Chip Select ( $\overline{\mathrm{S}}$ ) is used to place the device in the standby state and also forces the outputs into the high impedance state when it is high. Program Enable $(\bar{P})$ is used only during programming, and must be connected to VCC in the system. Pinout is similar to Bipolar PROMs and is pin for pin replaceable with the HM-6562, a $256 \times 4$ CMOS RAM, if $\bar{P}$ is tied to VCC. This allows a single memory board design with any organization of RAM and PROM.

TOP VIEW


Logic Symbol


## Functional Diagram




## ELECTRICAL CHARACTERISTICS

D.C.
A.C.

| SYMBOL | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{aligned} \text { TEMP. } & =25^{\circ} \mathrm{C} \\ \text { VCC } & =10.0 \mathrm{~V} \end{aligned}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 500 |  | 50 | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VI}=\mathrm{VCC} \text { or } G N D \\ & \overline{\mathrm{~s}}=\mathrm{VCC} \end{aligned}$ |
| ICCEN | Enabled Supply Current (2) |  | 25 |  | 5 | 15 | mA | $\begin{aligned} & \mathrm{VI}=\mathrm{VCC} \text { or GND } \\ & \overline{\mathrm{s}}=\mathrm{GND}, \mathrm{IO}=0 \end{aligned}$ |
| 11 | Input Leakage Current (3) | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| IOZ | Output Leakage Current | -10.0 | +10.0 | -5.0 | $\pm 0.5$ | +5.0 | $\mu \mathrm{A}$ | GND $\leqslant$ vos $\mathrm{VCC}^{\text {c }}$ |
| VIL | Input Low Voltage | -0.3 | 1.8 | -0.3 | 3.5 | 2.5 | $v$ |  |
| VIH | Input High Voltage | 7.7 | vcc + | 5.5 | 3.5 | 10.3 | v |  |
| VOL | Output Low Voltage |  | 1.0 |  | 0.2 | 0.5 | v | $10=2.0 \mathrm{~mA}$ |
| VOH | Output High Voltage | 8.0 |  | 8.5 | 9.5 |  | v | $10=-2.0 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) (4) |  | 8.0 |  | 5.0 | 8.0 | pF | $\begin{aligned} & v_{1}=v C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| co | Output Capacitance (3) (4) |  | 10.0 |  | 8.0 | 10.0 | pF | $\begin{aligned} & v O=v C C \text { or GND } \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| tavov | Address Access Time |  | 350 |  | 200 | 250 | ns | (5) |
| tsLov | Chip Select Access Time |  | 400 |  | 250 | 300 | ns | (5) |
| TSLQX | Chip Select Output Enable Time |  | 70 |  | 20 | 50 | ns | (5) |
| TSHoz | Chip Select Output Disable Time |  | 70 |  | 20 | 50 | ns | (5) |

NOTES:

1. All devices tested at worst case limits. Room temperature 10 volt data provided for information - not guaranteed.
2. ICCEN is proportional to the number of unblown fuses per word addressed. If all four fuses in the word addressed are blown ICCEN $\approx$ ICCSB.
3. Except $\overline{\mathrm{P}}$. Program Enable is used only during programming and it's characteristics are accounted for in the programming specifications.
4. Capacitance is sampled and guaranteed, but not $100 \%$ tested.
5. AC test conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs $-100 \mathrm{~K} \Omega$ and 50 pF to ground; Timing measured at $1 / 2 \mathrm{VCC}$.
6. The HM-6611A will also meet the HM-6611 specifications when operated within the HM-6611 operating range.

| ABSOLUTE MAXIMUM RATINGS |  | OPERATING RANGE |  |
| :---: | :---: | :---: | :---: |
| Supply Voltage - VCC | +12.0V | Operating Supply Voltage -VCC Military (-2) | 4.5 V to 5.5 V |
| Input or Output Voltage Applied | $\begin{array}{r} \text { GND }-0.3 \mathrm{~V} \\ \text { to } \mathrm{VCC}+0.3 \mathrm{~V} \end{array}$ | Industrial (-9) | 4.5 V to 5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$ | Operating Temperature Military (-2) Industrial (-9) | $\begin{array}{r} -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{array}$ |

## ELECTRICAL CHARACTERISTICS

## D.C.

| SYMbol | PARAMETER | TEMP. \& VCC = OPERATING RANGE |  | $\begin{gathered} \text { TEMP. }=25^{\circ} \mathrm{C} \text { (1) } \\ \mathrm{VCC}=5.0 \mathrm{~V} \end{gathered}$ |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | MAX | MIN | TYP | MAX |  |  |
| ICCSB | Standby Supply Current |  | 100 |  | 5 | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & \begin{array}{l} \mathrm{V} 1=\mathrm{VCC} \text { or } \mathrm{GND} \\ \mathrm{~S}=\mathrm{VCC} \end{array} \end{aligned}$ |
| iccen | Enabled Supply Current (2) |  | 10 |  | 2 | 5 | mA | $\begin{aligned} & \mathrm{V}_{1}=\mathrm{VCC} \text { or } G N D, 0 \\ & \mathbf{S}=\mathrm{GND}, 10=0 \end{aligned}$ |
| 11 | Input Leakage Current (3) | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |
| 102 | Output Leakage Current | -1.0 | +1.0 | -0.5 | 0.0 | +0.5 | $\mu \mathrm{A}$ | GND $\leqslant$ vo $\leqslant$ VCC |
| VIL | Input Low Voltage | -0.3 | 0.8 | -0.3 | 2.0 | 1.5 | $v$ |  |
| VIH | Input High Voltage | $\begin{gathered} \text { vcc } \\ 2.0 \end{gathered}$ | $\underset{0.3}{\mathrm{VCC}}+$ | 2.5 | 2.0 | 5.3 | $v$ |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.3 | 0.35 | v | $10=2.0 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 3.5 | 4.0 |  | v | $10=-1.0 \mathrm{~mA}$ |
| Cl | Input Capacitance (3) (4) |  | 8.0 |  | 5.0 | 8.0 | pF | $\begin{aligned} & v_{1}=v c C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| co | Output Capacitance (3) (4) |  | 10.0 |  | 6.0 | 10.0 | pF | $\begin{aligned} & V O=V C C \text { or } G N D \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| tavav | Address Access Time |  | 450 |  | 300 | 350 | ns | (5) |
| tslov | Chip Select Access Time |  | 500 |  | 350 | 400 | ns | (5) |
| tsLox | Chip Select Output Enable Time |  | 150 |  | 70 | 120 | ns | (5) |
| TSHOZ | Chip Select Output Disable Time |  | 150 |  | 70 | 120 | ns | (5) |

NOTES:

1. All devices tested at worst case limits. Room temperature 10 volt data provided for information - not guaranteed.
2. ICCEN is proportional to the number of unblown fuses per word addressed. If all four fuses in the word addressed are blown ICCEN $\approx$ ICCSB.
3. Except $\overline{\mathrm{P}}$. Program Enable is used only during programming and it's characteristics are accounted for in the programming specifications.
4. Capacitance is sampled and guaranteed, but not $100 \%$ tested.
5. AC test conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs -50 pF and 1 TTL load; Timing measured at $1 / 2 \mathrm{VCC}$.


## ELECTRICAL CHARACTERISTICS



NOTES:

1. All devices tested at worst case limits. Room temperature 10 volt data provided for information - not guaranteed.
2. ICCEN is proportional to the number of unblown fuses per word addressed. If all four fuses in the word addressed are blown ICCEN $\approx$ ICCSB.
3. Except $\bar{P}$. Program Enable is used only during programming and it's characteristics are accounted for in the programming specifications.
4. Capacitance is sampled and guaranteed, but not $100 \%$ tested.
5. AC test conditions: Inputs - TRISE $=$ TFALL $=20$ nsec; Outputs -50 pF and 1 TTL load; Timing measured at $1 / 2 \mathrm{VCC}$.

## Read Cycle


TRUTH TABLE

| INPUTS <br> $\bar{S}$ |  | OUTPUT <br> Q |
| :---: | :---: | :---: |
| H | X | Z | | DEVICE DESELECTED, OUTPUT |
| :--- |
| L |
| V |

The timing waveforms shown describe only one possible method of operation. The device will output valid data corresponding to the address input one chip select access time (TSLOV) after it is selected. If the device is already selected and the address is changed to a new valid address the corresponding data will be available at the outputs no
later than one address access time (TAVQV) later. Thus this device can be selected each time a data word is desired, or it can be selected to access quickly a block of data. If the system data bus allows, the device may be permanently selected for ease of use.

## Programming

## BACKGROUND INFORMATION

The HM-6611 is a $256 \times 4$ CMOS Programmable ReadOnly Memory. It is programmed by the controlled application of programming pulses to selected memory cells. These pulses permanently alter the logic state of the memory cell. The memory array is manufactured with each cell set to the high or " 1 " logic state. The user may select any memory cell and permanently change its logic state to a " 0 " or low by programming.

Programming is accomplished by addressing the word to be programmed, applying the programming pulses, and verifying the data programmed. The verification is performed at high voltage (VCC) during the programming sequence, and at low voltage after all programming is completed.

## PROGRAMMING SYSTEM CHARACTERISTICS:

1. Power source for the device to be programmed (VCC) variable from +3.0 to +11.0 volts, current capability of 500 mA average and 1 amp dynamic currents.
2. Programming pulse is a negative 27.0 volt ( $\pm 3.0 \mathrm{~V}$ ) pulse of 4 millisecond duration ( $\pm 25 \%$ ), rise and fall times of 4 to 400 microseconds, capable of 400 mA average and 1 amp dynamic currents.
3. Data output load devices (switchable) capable of sinking 10 mA from the output pin without rising more than 0.6 volts above ground. Open collector, open drain or discrete devices with resistive pullups of 4.7 K to 47 K is the recommended implementation.
4. Data output sensing devices capable of sensing valid logic levels (VOH $\geq 70 \%$ VCC, VOL $\leq 20 \%$ VCC).
5. Address buffers able to maintain high state voltages of $\geq 70 \%$ of VCC at both high and low VCC, ${ }^{*}$ and low state voltages $\leq 20 \%$ VCC at both high and low VCC.
6. Timing and control logic suitable to sequence the required functions.
*Never allow any input to rise more than 0.3 volts above VCC.

## PROGRAMMING PROCEDURE:

## OVERALL:

1. Address and program word.
2. Verify data output at high VCC ( $10 \mathrm{~V} \pm 10 \%$ )
a. If device fails to verify repeat program - verify sequence (reject device as defective after 8 programming attempts at any one word).
b. If device passes verify repeat programming sequence twice more then return to step 1 to program the next word.
c. If device passes verify at the last location to be programmed continue to step 3.
3. Lower VCC to $3.5 \pm 0.5 \mathrm{~V}$ and verify each location in the matrix.
a. If any location fails to verify reject the device as defective.
b. If all locations pass verify the part is properly programmed.


## PROGRAMMING STEPS:

INITIALIZE:
$\mathrm{VCC}=+10.0 \mathrm{~V} \pm 10 \%$
$\overline{\mathrm{P}}=\mathrm{VCC}$
$\overline{\mathrm{E}}=$ GND (not used during programming)

1. Setup the address of the word to be programmed.
2. Wait 500 nanoseconds or more (TAVPL).
3. Initiate the negative $\overline{\mathrm{P}}$ pulse described in System Characteristics \# 2.
4. After the $\overline{\mathbf{P}}$ pulse has crossed zero (ground) going negative, enable the data output load devices of each output pin that is to be programmed (to become a low or " 0 " logic state).
5. Disable the data output load 4 milliseconds ( $\pm 25 \%$ ) after it was enabled (TQLOH).
6. The negative $\bar{P}$ pulse should not rise back to VCC until the data output loads are disabled.
7. Invert AO for 500 nanoseconds, then return AO to its original logic state to read programmed data.
8. Wait 500 nanoseconds or more (TPHOV).
9. Compare the output data with the desired data.
a. If any one bit fails to verify, program again starting at step 3. After 8 programming attempts at any one location, reject the device as defective. It is acceptable to repulse all desired bits if any one bit does not program.
b. If all four bits verify, apply two more programming pulses (steps 3 thru 8 twice). Then return to step 1 to address and program the next word.

After steps 1 thru 9 are completed for each word to be programmed:
10. Lower all inputs to ground.
11. Lower VCC to +3.5 volts $\pm .5$ volts.
12. Raise $\overline{\mathrm{P}}$ to VCC.*
13. Setup the address of the word to be verified. (High or " 1 " or VIH inputs must be $>2.35$ and $<$ VCC +0.3 volts).*
14. Wait 1 microsecond.
15. Compare the output data with the desired data.
a. If any bit fails to verify, reject the device as defective.
b. If all four bits verify, return to step 13 to verify the next word.

After steps 13 thru 15 are completed for each word in the matrix, the device has been properly programmed.

* Never allow any input to rise more than 0.3 volts above VCC.


## PROGRAM CYCLE TIMING TABLE

| SYMBOL | PARAMETER | MIN | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: |
| TAVPL | Address to Program Setup Time | 500 |  | ns |
| TPLQL | Program Enable to Data Time | 100 |  | $\mu \mathrm{~s}$ |
| TAVQV | Address to Output Valid | 500 |  | ns |
| TQLQH | Data Low Pulse Width | 3.0 | 5.0 | ms |
| TQHPH | Data High to Program Disable Time | 100 |  | $\mu \mathrm{~s}$ |
| TAXAX | AO Inverted Time | 500 | ns |  |
| TPHQV | Program Disable to Read Time | 500 |  | ns |
| TPHAV | Program Disable to Address Invert (AO) | 0 |  | ns |

$$
V C C=10.0 V \pm 10 \%
$$



LOW VOLTAGE VERIFY CYCLE

$$
\mathrm{VCC}=3.5 \mathrm{~V} \pm 0.5 \mathrm{~V}
$$



## EXAMPLE PROGRAMMING CIRCUIT



## Features

- FUSED LINK PROM
- FIELD-PROGRAMMABLE
- ORGANIZED $256 \times 4$
- LOW POWER STANDBY $\qquad$
- CMOS RAM PINOUT EXCEPT FOR $\overline{\mathbf{P}}$
- TTL COMPATIBLE IN/OUT
- THREE STATE OUTPUTS
- SYNCHRONOUS OPERATION
- FAST ACCESS TIME 450 nsec MAX
- HIGH NOISE IMMUNITY
- HIGH RELIABILITY
- MILITARY TEMPERATURE RANGE
- INDUSTRIAL TEMPERATURE RANGE
- 10 VOLT VERSION AVAILABLE


## Description

The HM-6661 is a $256 \times 4$ static CMOS PROM fabricated using self-aligned silicon gate technology. Synchronous circuit techniques are employed to achieve high performance and low power operation.
On chip latches are provided for address and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays.
The HM-6661 employs polysilicon fuses as static memory elements. It is also pin for pin replaceable with the HM-6561, a $256 \times 4$ CMOS RAM, if $P$ is tied to VCC. This allows a single memory board design with any organization of RAM and PROM.

Pinout
TOP VIEW


## Logic Symbol



## Functional Diagram



## Data Entry Formats for Harris Custom Programming

For Harris to custom program to a user data pattern specification, the user must supply the data in one of the following formats:

1. Master PROM of same organization and pinout as device ordered. Two pieces required, three preferred.
2. Paper tape in Binary or ASCII BPNF.

## * BINARY PAPER TAPE FORMAT

- A minimum of six inches of leader.
- A rubout (all eight locations punched).
- Data words beginning with the first word (word " 0 "), proceeding sequentially, ending with the last word (word " $N$ "), with no interruptions or extraneous characters of any kind.
- Specifiy whether a punched hole is a $\mathrm{VOH}=" 1$ " $=$ logic high or is a $\mathrm{VOL}=$ " 0 " $=$ logic low.
- A minimum trailer of six inches of tape.


## * ASCII BPNF FORMAT

- A minimum leader of twenty rubouts (all eight locations punched).
- Any characters desired (none necessary) except " $B$ ".
- Data words beginning with the first word (word " 0 "), proceeding sequentially, ending with the last word (word " $N$ ").
- Data words consist of:

1. The character " $B$ " denoting the beginning of a data word.
2. A sequence of characters, only " $P$ " or " $N$ ", one character for each bit in the word.
3. The character " $F$ " denoting the finish of the data word.

- No extraneous characters of any kind may appear within a data word (between any " $B$ " and the next " $F$ ").
- Errors may be deleted by rubouts superimposed over the entire word including the " $B$ ", and beginning the word again with a new " $B$ ".
- Any text of any kind (except the character " $B$ ") is allowed between data words (between any " $F$ " and the next " $B$ "), including carriage return and line feed.
- A minimum trailer of twenty-five rubouts.
- Specify whether a " $P$ " is a " 1 " $=V O H=$ logic high or is $a^{\prime \prime} 0^{\prime \prime}=V O L=$ logic low.
- The use of even or odd parity is optional.
* Harris can not assume responsibility for PROMs programmed to data tapes or masters which contain errors. The user must insure the accuracy of the data provided to Harris. Harris guaranteed that the programmed PROMs will contain the information provided if either of the following formats are followed.


DEVICE OUTPUT PACKAGE PINS


(10)

## Product Index

PAGE
HD-4702/6405 Programmable Bit Rate Generator ..... 4-3
HD-6402 CMOS/LSI Universal Asynchronous Receiver Transmitter ..... 4-9
HD-6431 CMOS Three State Latching Bus Driver ..... 4-15
HD-6432 CMOS Bi-Directional Bus Driver ..... 4-19
HD-6433 CMOS Bus Separator/Driver ..... 4-23
HD-6440 CMOS Latched Decoder-Driver ..... 4-27
HD-6495 CMOS Three State Buffer Driver ..... 4-31
HM-0168 $6 \times 8$ Diode Matrices ..... 4-35
HM-0186 $8 \times 6$ Diode Matrices ..... 4-35
HM-0410 $4 \times 10$ Diode Matrices ..... 4-35
HM-0104 $10 \times 4$ Diode Matrices ..... 4-35
HM-0198 $9 \times 8$ Diode Matrices ..... 4-35

## Features

－HD－4702－PROVIDES 13 COMMONLY USED BIT RATES
－HD－6405－PROVIDES 15 COMMONLY USED BIT RATES
－USES A 2．4576MHz CRYSTAL／INPUT FOR STANDARD FREQUENCY OUTPUT（16 TIMES BIT RATE）
－TTL COMPATIBLE－OUTPUT WILL SINK 1.6 mA
－LOW POWER DISSIPATION HD－6405 4．0mW TYP．＠ 2.4576 MHz HD－4702 4．5mW TYP．＠ 2.4576 MHz
－CONFORMS TO EIA RS－404
－ONE HD－4702 OR HD－6405 CONTROLS UP TO EIGHT TRANSMISSION CHANNELS
－INITIALIZATION CIRCUIT FACILITATES DIAGNOSTIC FAULT ISOLATION
－ON－CHIP INPUT PULL－UP CIRCUIT－HD－4702 ONLY

## Description

The HD－4702／6405 Bit Rate Generator provides the necessary clock sign－ als for digital data transmission systems，such as UART．It generates 13（HD－4702）or 15（HD－6405）commonly used bit rates using an on－chip crystal oscillator or an external input．For conventional operation genera－ ting 16 output clock pulses per bit period，the input clock frequency must be 2.4576 MHz （i．e． 9600 Baud $\times 16 \times 16$ ，since there is an internal $\div 16$ prescaler）．A lower input frequency will result in a proportionally lower output frequency．

The HD－4702／6405 can provide multi－channel operation with a mini－ mum of external logic by having the clock frequency CO and the $\div 8$ pre－ scaler outputs $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}$ available externally．All signals have a $50 \%$ duty cycle except 1800 Baud and 2000 Baud which has less than 0．39\％ distortion and 3600 Baud which has less than $0.78 \%$ distortion．

The four rate select inputs（ $\mathrm{S}_{0}-\mathrm{S}_{3}$ ）select which bit rate is at the output $\cdot(Z)$ ．The table lists select code and output bit rate．Two of the 16 for the HD－4702 and one of the 16 for the HD－6405 do not select an internally generated frequency，but select an input into which the user can feed either a different frequency，or a static level（High or Low）to generate ＂ZERO BAUD＂．

The bit rate most commonly used in modern data terminals（110，150， $300,1200,2400$ Baud）require that no more than one input be grounded for the HD－4702，which is easily achieved with a single，5－position switch．

The HD－4702／6405 has an initialization circuit which generates a common master reset for all flip－flops．This signal is derived from a digital differ－ entiator that senses the first high level on the CP input after the $\bar{E}_{C P}$ in－ put goes low．When $\bar{E}_{C P}$ is high，selecting the crystal input， CP must be low．A high level on CP would apply a continuous reset．

For the HD－4702，all inputs except IX have on－chip pull－up circuits which provide TTL compatibility and eliminate the need to tie a perman－ ently high input to VDD．

Pinout


|  | PIN NAMES |
| :---: | :--- |
|  |  |
| CP | External Clock Input |
| ECP | External Clock Enable |
|  | Input（Active Low） |
| IX | Crystal Input |
| IM | Multiplexed Input |
| SO - S3 | Rate Select Inputs |
| CO | Clock Output |
| OX | Crystal Drive Output |
| $\mathrm{OO}-\mathrm{O}_{2}$ | Scan Counter Outputs |
| Z | Bit Rate Output |

Truth Tables
TABLE 1
CLOCK MODES AND INITIALIZATION

| Ix | $E_{\text {cP }}$ | CP | OPERATION |
| :---: | :---: | :---: | :---: |
| 几几 | H | L | Clocked from＇ X |
| x | L | 几ル | Clocked from CP |
| x | H | H | Continuous Reset |
| x | L | $\checkmark$ | Reset During $1^{\text {st }} \mathrm{CP}=$ HIGH Time |

NOTE：Actual output frequency is 16 times the indicated Output Rate，assuming a clock frequency of 2.4576 MHz ．

$L=$ LOW Level $X=$ Don＇t care
$-L=1^{\text {st }}$ HIGH Level Clock Pulse after ECP goes LOW
$\Omega \Omega=$ Clock Pulse

TABLE 2
TRUTH TABLE FOR RATE SELECT INPUTS

|  |  |  |  | OUTPUT <br> RATE（Z） <br> HD－4702 |
| :--- | :--- | :--- | :--- | :--- |


| Supply Voltage | +12.0 V |
| :--- | ---: |
| Input or Output Voltage Applied | GND -0.3 to $\mathrm{VCC}+0.3$ |
| Storage Temperature Range | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Industrial HD-4702A-9/6405A-9 <br> Military HD-4702A-2/6405A-2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Voltage Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | +4 V to +11 V |

ELECTRICAL CHARACTERISTICS $\quad \begin{aligned} & \text { D.C.: } V_{C C}=10 \mathrm{~V} \pm 10 \% ; T_{A}=\text { Industrial or Military. } \\ & \text { A.C.: } V_{C C}=10 \mathrm{~V} ; T_{A}=25^{\circ} \mathrm{C} .\end{aligned}$

| SYMBoL | PARAMETER | $\begin{gathered} \text { HD-4702A-2l } \\ 6405 \mathrm{~A}-2 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \text { HD-4702A-9/ } \\ 6405 A-9 \end{gathered}$ |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | Min | TYP | max |  |  |  |
| VIH | Input High Voltage | $\begin{aligned} & 70 \% \\ & \mathrm{Vcc} \end{aligned}$ |  |  | $\begin{aligned} & 70 \% \\ & \text { vcc } \end{aligned}$ |  |  | $v$ |  |  |
| VIL | Input Low Voltage |  |  | $\begin{aligned} & 20 \% \\ & \text { VCC } \end{aligned}$ |  |  | $\begin{aligned} & 20 \% \\ & \mathrm{VCC} \end{aligned}$ | $v$ |  |  |
| VOH1 | Output High Voltage | $\begin{aligned} & \mathrm{vcc} \\ & -0.1 \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} \mathrm{vcc} \\ -0.1 \\ \hline \end{gathered}$ |  | $\cdots$ | v | $1 \mathrm{OH} \leq-1 \mu \mathrm{~A}$ |  |
| VOL1 | Output Low Voltage | $\begin{aligned} & \text { GND } \\ & +0.1 \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} \text { GND } \\ +0.1 \\ \hline \end{gathered}$ |  |  | v | $1 \mathrm{OL} \leq+1 \mu \mathrm{~A}$ |  |
| 1 H | Input High Current | -1 |  | +1 | -1 |  | +1 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{VDD}$ All | other pins $=0 \mathrm{~V}$ |
| $\begin{aligned} & \mathrm{ILL} \\ & \mathrm{ILLX}_{1 / 2} \end{aligned}$ | INPUT HD-4702 (all other  <br> inputs  <br> LOW  <br> CURRENT (1x inputs) <br>  HD-6405-All pins | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ | -110 | $\begin{gathered} \hline-170 \\ +1 \\ 10 \end{gathered}$ | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ | -110 | $\begin{gathered} \hline-170 \\ +1 \\ 10 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{1}=0$, All other pins $=$ VDD |  |
| $\begin{aligned} & \mathrm{TOHX} \\ & \mathrm{IOH} \end{aligned}$ | OUTPUT (OX) <br> HIGH  <br> CURRENT (all other outputs) | $\begin{aligned} & 0.2 \\ & 0.6 \end{aligned}$ |  |  | $\begin{aligned} & 0.2 \\ & 0.6 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \text { VOUT }=9.5 \\ & \text { VOUT }=9.5 \end{aligned}$ | Input at 0 or VDD per Logic Function or Truth Table |
| $\begin{aligned} & \text { IOLX } \\ & \text { 10L } \end{aligned}$ | OUTPUT (OX) <br> LOWUT  <br> CURRENT (all other outputs) | $\begin{aligned} & 0.2 \\ & 3.2 \end{aligned}$ |  |  | $\begin{aligned} & 0.2 \\ & 3.2 \end{aligned}$ |  |  | mA | $\begin{aligned} & \text { VOUT }=.5 \mathrm{~V} \\ & \text { VOUT }=.5 \mathrm{~V} \end{aligned}$ |  |
|  | SUPPLY HD-4702A <br> CURRENT HD-4702A <br>  HD-6405A |  |  | $\begin{aligned} & 1000 \\ & 500 \\ & 500 \end{aligned}$ | : |  | $\begin{aligned} & 3000 \\ & 1000 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{array}{\|l\|} \hline \overline{\bar{E} C P}=V D D, \\ \overline{E C P}=V D D, \\ \overline{E C P}=V D D, \\ \text { or GND } \\ \hline \end{array}$ | $\begin{aligned} & C P=0 \text { All other inputs }=G N D \\ & C P=0, \text { All other inputs }=V D D \\ & C P=0, \text { All other inputs }=V D D \end{aligned}$ |

A.C.

| $\begin{aligned} & \text { tPLH } \\ & \text { tPH } \end{aligned}$ | Propagation Delay, IX to CO |  |  | $\begin{aligned} & 150 \\ & 125 \end{aligned}$ |  |  | $\begin{aligned} & 150 \\ & 125 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & C L \leq 7 p F \text { on } O X \\ & C L=15 p F \text { Input } \\ & \text { Transition Times } \leq 20 \mathrm{~ns} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay, CP to CO |  |  | $\begin{aligned} & 110 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & 110 \\ & 100 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay, CO to $\mathrm{an}_{\mathrm{n}}$ |  |  | (5) |  |  | (5) | $\begin{aligned} & \hline \mathrm{ns}, \\ & \mathrm{~ns} \end{aligned}$ |  |
| tPLH tPHL | Propagation Delay, Co to Z |  |  | 40 35 |  |  | 40 35 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |  |
| tTLH <br> tTHL | Output Transition Time (except OX) |  |  | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ |  |  | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |  |
| tPLH tPHL | Propagation Delay, IX to CO | : |  | $\begin{aligned} & 175 \\ & 140 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 175 \\ & 140 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \text { ns } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{CL} \leq 7 \mathrm{pF} \text { on } \mathrm{Ox} \\ & \mathrm{CL}=50 \mathrm{pF} \text { Input } \\ & \text { Transition Times } \leq 20 \mathrm{~ns} \end{aligned}$ |
| tPLH tPHL | Propagation Delay, CP to CO |  |  | $\begin{aligned} & 130 \\ & 110 \end{aligned}$ |  |  | $\begin{aligned} & 130 \\ & 110 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay, CO to $\mathrm{Q}_{\mathrm{n}}$ |  |  | (5) |  |  | (5) | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay, CO to Z |  |  | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ |  |  | $\begin{array}{r} 45 \\ 40 \\ \hline \end{array}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |  |
| $\begin{aligned} & \text { TTLH } \\ & \text { TTHL } \end{aligned}$ | Output Transition <br> Time (except OX) |  |  | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ |  |  | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}} \\ & \mathrm{th} \\ & \hline \end{aligned}$ | Set-Up Time, Select to CO Hold Time, Select to CO | $\begin{gathered} 175 \\ 0 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} 175 \\ 0 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \mathrm{ns} \\ \mathrm{~ns} \end{gathered}$ | $\begin{aligned} & C L \leq 7 p F \text { on } O X \\ & C_{L}=15 \mathrm{pF} \text { Input } \\ & \text { Transition Times } \leq 20 \mathrm{~ns} \end{aligned}$ |
| $\begin{aligned} & \mathrm{ts} \\ & \mathrm{th} \end{aligned}$ | Set-Up Time, IM to CO Hold Time, IM to CO | $\begin{aligned} & 175 \\ & 20 \end{aligned}$ | $\because$ | $\cdots$ | $\begin{gathered} 175 \\ 20 \end{gathered}$ |  |  | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |  |
| twCP(L) $t_{w} C P(H)$ | Minimum Clock Pulse-Width Low and High | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ |  |  | $\begin{aligned} & 60 \\ & 60 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |  |
| twCP(L) <br> ${ }_{\mathrm{t}}^{\mathrm{w}} \mathrm{CP}(\mathrm{H})$ | Minimum IX Pulse Width, Low and High | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ |  |  | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |  |

1. Input Current and Quiescent Power Supply Current are relatively higher for this device because of active pull-up circuits on all inputs except $\mid \times$. This is done for TTL compatibility.
2. Propagation Delays ( $t$ PLH and $t P H L$ ) and Output Transistion Times (tTH and TTHL) will change with Output Load Capacitance (CL). Set-Up Times ( $t_{s}$ ), Hold Times ( $t_{h}$ ), and Mininum Pulse Widths ( $t_{w}$ ) do not vary with load capacitance.
3. The first High Level Clock Pulse after ECP goes Low and must be at least 350 ns long to guarantee reset of all Counters.
4. It is recommended that input rise and fall times to the Clock Inputs (CP, IX) be less than $15 n s$.
5. For multichannel operation, Propagation Delay ( CO to $\mathrm{Q}_{n}$ ) plus Set-Up Time, Select to CO , is guaranteed to be $\leq 190$.

| Supply Voltage | +8.0 V |
| :--- | ---: |
| Input or Output Voltage Applied | GND -0.3 V to V CC +0.3 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Industrial HD $-4702-9 / 6405-9$ <br> Military HD $-4702-2 / 6405-2$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Voltage Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | +4 to +7 V |

## ELECTRICAL CHARACTERISTICS

D.C.: $V_{C C}=5 \mathrm{~V} \pm 10 \% ; T_{A}=$ Industrial or Military.
A.C.: $V_{C C}=5 V ; T_{A}=25^{\circ} \mathrm{C}$.
D.C.

| SYMBOL | PARAMETER | $\begin{gathered} \text { HD-4702-2/ } \\ 6405-2 \end{gathered}$ |  |  | $\begin{gathered} \text { HD-4702-9/ } \\ 6405-9 \end{gathered}$ |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TVP | MAX | MIN | TYP | MAX |  |  |  |
| VIH | Input High Voltage | $\begin{aligned} & \text { VCC } \\ & -1.5 \end{aligned}$ |  |  | $\begin{aligned} & \text { VCC } \\ & -1.5 \end{aligned}$ | , |  | V |  |  |
| VIL | Input Low Voltage |  |  | 1.5 |  |  | 1.5 | V |  |  |
| VOH1 | Output High Voltage | $\begin{aligned} & \text { VCC } \\ & -.05 \end{aligned}$ |  |  | $\begin{aligned} & \text { VCC } \\ & -.05 . \end{aligned}$ |  |  | V | $1 \mathrm{OH} \leq-1 \mu \mathrm{~A}$ |  |
| VOL1 | Output Low Voltage |  |  | 0.05 |  |  | 0.05 | V | $\mathrm{I}_{\mathrm{OL}} \leq+1 \mu \mathrm{~A}$ |  |
| IIH | Input High Current | -1 |  | +1 | -1 |  | +1 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{VDD}$. All other pins $=\mathrm{OV}$ |  |
| $\begin{aligned} & \text { IIL } \\ & \text { IILX } \\ & \text { IIL } \end{aligned}$ | INPUT HD-4702 (all other <br> inputs) <br> LOW <br> CURRENT (IX inputs) <br>  HD-6405 - All pins | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ | -30 | $\begin{aligned} & -50 \\ & +1 \\ & +1 \end{aligned}$ | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ | -30 | $\begin{aligned} & -50 \\ & +1 \\ & +1 \end{aligned}$ | $\begin{aligned} & \mu A \\ & \mu A \\ & \mu A \end{aligned}$ | $\mathrm{VI}=0$, All other pins $=$ VDD |  |
| $\begin{aligned} & \text { IOHX } \\ & \text { IOH1 } \\ & \text { IOH2 } \end{aligned}$ | OUTPUT (OX) <br> HIGH (all other outputs) <br> CURRENT (all other outputs) | $\begin{aligned} & -0.1 \\ & -1.0 \\ & -0.3 \end{aligned}$ |  |  | $\begin{aligned} & -0.1 \\ & -1.0 \\ & -0.3 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \text { VOUT }=\text { VCC }-.5 \\ & \text { VOUT }=2.5 V \\ & \text { VOUT }=\text { VCC }-.5 \end{aligned}$ | Input at 0 or VDD per Logic Function or Truth Table |
| IOLX IOL | OUTPUT (OX) <br> LOW  <br> CURRENT (all other outputs) | $\begin{aligned} & 0.1 \\ & 1.6 \end{aligned}$ |  |  | $\begin{aligned} & 0.1 \\ & 1.6 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { VOUT }=.4 \mathrm{~V} \\ & \text { VOUT }=.4 \mathrm{~V} \end{aligned}$ |  |
| ICC | SUPPLY HD -4702 <br> CURRENT HD-4702 <br>  HD-6405 |  |  | $\begin{aligned} & 500 \\ & 150 \\ & 150 \end{aligned}$ |  |  | $\begin{gathered} 1500 \\ 1000 \\ 150 \end{gathered}$ | $\begin{aligned} & \mu A \\ & \mu A \\ & \mu A \end{aligned}$ | $\begin{aligned} & \bar{E} C P=V D D, C P= \\ & E C P=V D D, C P= \\ & E C P=V D D, C P= \\ & \text { or } G N D \end{aligned}$ | All other inputs = GND <br> All other inputs $=$ VDD <br> All other inputs = VDD |

A.C.


1. Input Current and Quiescent Power Supply Current are relatively higher for this device because of active pull-up circuits on all inputs except IX. This is done for TTL compatibility.
2. Propagation Delays ( tPLH and tPHL ) and Output Transistion Times ( t (LH and $\mathrm{t} T \mathrm{HL}$ ) will change with Output Load Capacitance (CL). Set-Up Times ( $\mathrm{t}_{\mathrm{s}}$ ), Hold Times ( th ), and Mininum Pulse Widths ( $\mathrm{t}_{\mathrm{w}}$ ) do not vary with load capacitance.
3. The first High Level Clock Pulse after ECP goes Low and must be at least 350ns long to guarantee reset of all Counters.
4. It is recommended that input rise and fall times to the Clock Inputs (CP, IX) be less than 15 ns .
5. For multichannel operation, Propagation Delay (CO to $Q_{n}$ ) plus Set-Up Time, Select to CO, is guaranteed to be $\leq 367 \mathrm{~ns}$.


NOTE: Set-Up and Hold Times are shown as positive values but may be specified as negative values.

## Block Diagram



## Applications

## SINGLE CHANNEL BIT RATE GENERATOR

Figure 1 shows the simplest application of the HD-4702/ 6405. This circuit generates one of five possible bit rates as determined by the setting of a single pole, 5-position switch. The Bit Rate Output (Z) drives one standard TTL load or four low power Schottky loads over the full tempature range. The possible output frequencies correspond to $110,150,300,1200$, and 2400 or 3600 Baud. For many low cost terminals these five bit rates are adequate.

## SIMULTANEOUS GENERATION OF SEVERAL BIT RATES

## Fixed Programmed Multichannel Operation

Figure 2 shows a simple scheme that generates eight bit rates on eight output lines, using one HD-4702/6405 and one 93L34 Bit Addressable Latch. This and the following applications take advantage of the built-in scan counter (prescaler) outputs. As shown in the block diagram, these outputs $\left(\mathrm{O}_{0}\right.$ to $\left.\mathrm{O}_{2}\right)$ go through a complete sequence of
eight states for every half-period of the highest output frequency ( 9600 Baud). Feeding these Scan Counter Outputs back to the Select Inputs of the multiplexer causes the HD4702/6405 to interrogate sequentially the state of eight different frequency signals. The 93L34 8-Bit Addressable Latch, addressed by the same Scan Counter Outputs, reconverts the multiplexed single Output ( $Z$ ) of the HD4702/6405 into eight parallel output frequency signals. In the simple scheme of Figure 2, input $\mathrm{S}_{3}$ is left open (HIGH) and the following bit rates are generated:
$\mathrm{O}_{0}: 110$ Baud $\quad \mathrm{Q}_{1}: 9600$ Baud $\quad \mathrm{Q}_{2}: 4800$ Baud
$\mathrm{Q}_{3}: 1800$ Baud $\mathrm{O}_{4}: 1200$ Baud $\mathrm{O}_{5}: 2400$ Baud
$\mathrm{Q}_{6}: 300$ Baud $\mathrm{Q}_{7}: 150$ Baud
Other bit rate combinations can be generated by changing the Scan Counter to Selector interconnection or by inserting logic gates into this path.


FIGURE 2
Bit rate generator configuration with eight simultaneous frequencies

NOTE 1: Need to add pull-up resistor on all inputs for the HD-6405.

TABLE 3 CRYSTAL SPECIFICATIONS

| PARAMETERS | TYPICAL CRYSTAL SPEC |
| :--- | :---: |
| Frequency | $2.4576 \mathrm{MHz}^{\prime \prime} \mathrm{AT'}^{\prime \prime}$ Cut |
| Series Resistance (Max) | 250 |
| Unwanted Modes | -6.0 dB (Min) |
| Type of Operation | Parallel |
| Load Capacitance | $32 \mathrm{pF}+0.5$ |

## Features

- OPERATION FROM D.C. TO 4.0MHz @10.0 VOLTS
- LOW POWER-TYP. 10 mW @ 2.0MHz AND 5.0 VOLTS
- 4 TO 11 VOLT OPERATION
- PROGRAMMABLE WORD LENGTH, STOP BITS AND PARITY
- AUTOMATIC DATA FORMATTING AND STATUS GENERATION
- COMPATIBLE WITH INDUSTRY STANDARD UART'S
- SINGLE POWER SUPPLY


## Description

The HD-6402 is a CMOS/LSI subsystem for interfacing computers or microprocessors to an asynchronous serial data channel. The receiver converts serial start, data, parity and stop bits to parallel data verifying proper code transmission, parity, and stop bits. The transmitter converts parallel data into serial form and automatically adds start, parity, and stop bits. The data word length can be 5, 6, 7 or 8 bits. Parity may be odd or even. Parity checking and generation can be inhibited. The stop bits may be one or two or one and one-half when transmitting 5 bit code.

The HD-6402 can be used in a wide range of applications including modems, printers, peripherals and remote data aquisition systems. CMOS/LSI technology permits operation clock frequencies up to $4.0 \mathrm{MHz}(250 \mathrm{~K}$ Baud) an improvement of 10 to 1 over previous PMOS UART designs. Power requirements, by comparison, are reduced from 300 mW to 10 mW . Status logic increases flexibility and simplifies the user interface.

## Functional Diagram



Pinout


## Control Definition

## CONTROL WORD CHARACTER FORMAT



[^2]
## ABSOLUTE MAXIMUM RATINGS

Supply Voltage
Input or Output Voltage Applied
Storage Temperature Range
Operating Temperature Range
Industrial HD-6402A-9
Military HD-6402A-2

GND -0.3V to VCC +0.3 V
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS

$\mathrm{VCC}=10.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{TA}=$ Industrial or Military
D.C.

| SYMBOL | PARAMETER | MINIMUM | TYPICAL | MAXIMUM | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Logical "1" Input Voltage | 70\% Vcc |  |  | V |  |
| VIL | Logical "0' Input Voltage |  |  | 20\% VCC | V |  |
| IIL | Input Leakage | -1.0 |  | 1.0 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{VIN}_{\text {IN }} \leq \mathrm{VCC}$ |
| VOH | Logical "1" Output Voltage* | VCC -0.01 |  |  | V | IOUT $=0$ |
| VOL | Logical "0" Output Voltage* |  |  | GND +0.01 | V | IOUT $=0$ |
| 10 | Output Leakage. | -1.0 |  | 1.0 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{VO}^{\text {S }} \mathrm{VCCC}$ |
| ICC | Supply Current |  | 5.0 | 500 | $\mu \mathrm{A}$ | $V C C=10.5 \mathrm{~V}$, |
| CIN | Input Capacitance* |  | 7.0 | 8.0 | pF | VIN $=$ VCC or GND |
| Co | Output Capacitance* |  | 6.0 | 10.0 | pF |  |

*Guaranteed but not $100 \%$ tested.
A.C.

|  |  | $\begin{gathered} V C C=10.0 \mathrm{~V} \quad(1) \\ T_{A}=25^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | CONDITIONS |
| ${ }^{f}$ clock <br> ${ }^{t} \mathrm{pw}$ <br> $t_{\text {pw }}$ tSET <br> thold ${ }^{t} \mathrm{pd}$ | Clock Frequency <br> Pulse Widths CRL, DRR, TBRL <br> Pulse Width MR <br> Input Data Setup Time <br> Input Data Hold Time <br> Output Propagation Delays | $\begin{gathered} \text { D.C. } \\ 75 \\ 350 \\ 40 \\ 30 \end{gathered}$ |  | 6.0 <br> 50 | $\begin{gathered} \text { D.C. } \\ 100 \\ 400 \\ 40 \\ 30 \end{gathered}$ |  | $4.0$ <br> 70 | MHz <br> ns <br> ns <br> ns <br> ns. <br> ns | $C_{L}=50 \mathrm{pF}$ <br> See Switching Time Waveforms 1, 2, 3 |

NOTE 1: All devices guaranteed at worst case limits. Room temperature, 10 V data provided for information-not guaranteed.

## Switching Waveforms



FIGURE 1
Data Input Cycle


FIGURE 2
Control Register Load Cycle


FIGURE 3
Status Flag Output Delays or Data Output Delays

| Supply Voltage | +8.0 V |
| :--- | ---: |
| Input or Output Voltage Applied | GND -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| Storage Temperature Range |  |
| Operating Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\quad$ Industrial HD $-6402-9$ | $-40^{\circ} \mathrm{C}$ to $+855^{\circ} \mathrm{C}$ |
| Military HD $-6402-2$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

| D.C. | SYMBOL | PARAMETER | MINIMUM | TYPICAL | MAXIMUM | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VIH | Logical "1" Input Voltage | 70\% VCC |  |  | V |  |
|  | VIL | Logical "0' Input Voltage |  |  | 20\% VCC | v |  |
|  | IIL | Input Leakage | $-1.0$ |  | 1.0 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{VCC}$ |
|  | VOH | Logical "1" Output Voltage | 2.4 |  |  | v | $1 \mathrm{OH}=-0.2 \mathrm{~mA}$ |
|  | VOL | Logical "0' Output Voltage |  |  | 0.45 | V | $\mathrm{IOL}=2.0 \mathrm{~mA}$ |
|  | 10 | Output Leakage | $-1.0$ |  | 1.0 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{VO} \leq \mathrm{VCC}$ |
|  | ICC | Supply Current |  | 1.0 | 100 | $\mu \mathrm{A}$ | VIN $=$ GND or VCC; <br> $V C C=5.5 \mathrm{~V}$, Output |
|  | CIN | Input Capacitance* |  | 7.0 | 8.0 | pF | Open |
|  | Co | Output Capacitance* |  | 8.0 | 10.0 | pF |  |

*Guaranteed but not $100 \%$ tested


NOTE 1: All devices guaranteed at worst case limits. Room temperature, 5 V data provided for information-not guaranteed.

## Transmitter Operation

The transmitter section accepts parallel data, formats it and transmits it in serial form on the TROutput terminal.
(A) Data is loaded into the transmitter buffer register from the inputs TR1 through TR8 by a logic low on the TBRLoad input. Valid data must be present at least tSET prior to and tHOLD following the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TR1. (B) The rising edge of TBRL clears TBREmpty. 0 to 1 clock cycles later, data is transferred
to the transmitter register; TREmpty is cleared; TBREmpty is set high; and serial data transmission is started. Output data is clocked by TRClock. The clock rate is 16 times the data rate. (C) A second pulse on TBR Load loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins one clock cycle later.


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage
Input or Output Voltage Applied
Storage Temperature Range
Operating Temperature Range (Industrial -9)

GND -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS $\mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$. TA $=$ Industrial

| D.C. | SYMBOL | PARAMETER | MINIMUM | TYPICAL | MAXIMUM | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VIH | Logical "1" Input Voltage | VCC -2.0 |  |  | V |  |
|  | VIL | Logical ' 0 '" Input Voltage |  | - | - 0.8 | V |  |
|  | IIL | Input Leakage | -10.0 |  | +10.0 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{VIN}^{\text {IN }} \mathrm{VCC}$ |
|  | VOH | Logical "1" Output Voltage | 2.4 |  |  | V | $1 \mathrm{OH}=-0.2 \mathrm{~mA}$ |
|  | VOL | Logical "0' Output Voltage |  |  | 0.45 | V | $1 \mathrm{OL}=2.0 \mathrm{~mA}$ |
|  | 10 | Output Leakage | -10.0 |  | +10.0 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{VO} \leq \mathrm{VCC}$ |
|  | ICC | Supply Current |  | 1.0 | 800 | $\mu \mathrm{A}$ | $\begin{aligned} & V I N=G N D \text { or } V C C \\ & V C C=5.25 \mathrm{~V} \end{aligned}$ |
|  | CIN | Input Capacitance* |  | 7.0 | 8.0 | pF | Output Open |
|  | Co | Output Capacitance* |  | 8.0 | 10.0 | pF |  |

*Guaranteed but not $100 \%$ tested.
A.C.

|  |  | $\begin{aligned} V C C & =5.0 \mathrm{~V} \\ T_{A} & =25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} \text { VCC } & =5.0 \mathrm{~V} \pm 5 \% \\ \mathrm{TA} & =\text { Industrial } \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | CONDITIONS |
| ${ }^{\text {f clock }}$ | Clock Frequency | D.C. |  | 2.0 | D.C. |  | 1.0 | MHz |  |
| tpw | Pulse Widths CRL, DRR, TBRL | 200 |  |  | 225 |  |  | ns | $C_{L}=50 \mathrm{pF}$ |
| $t_{\text {pw }}$ | Pulse Width MR | 500 |  |  | 600 |  |  | ns | See Switching Time |
| tSET | Input Data Setup Time | 60 |  |  | 75 |  |  | ns | Waveforms 1, 2, 3 |
| tHOLD | Input Data Hold Time | 75 |  |  | 90 |  |  | ns |  |
| $\mathrm{t}_{\text {pd }}$ | Output Propagation Delays |  |  | 150 |  |  | 190 | ns |  |

NOTE 1: All devices guaranteed at worst case limits. Room temperature, 5 V data provided for information-not guaranteed.

## Receiver Operation

Data is received in serial form at the RInput. When no data is being received, RInput must remain high. The data is clocked through the RRClock. The clock rate is 16 times the data rate. (A) A low level on DRReset clears the DReady line. (B) During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most significant bits will be a logic low. The output character is right justified to the
least significant bit RBR1. A logic high on OError indicates overruns. An overrun occurs when DReady has not been cleared before the present character was transferred to the RBRegister. (C) $1 / 2$ clock cycle later DReady is reset to a logic high, PError and FError are evaluated. A logic high on FError indicates an invalid stop bit was received, a framing error. A logic high on PError indicates a parity error.


The receiver uses a 16 X clock for timing. (A) The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The center of the start bit is defined as clock count $71 / 2$. If the receiver clock is a symet-
rical square wave, the center of the start bit will be located within $\pm 1 / 2$ clock cycle, $\pm \frac{1}{32}$ bit or $3.125 \%$ giving a receiver margin of 46.875\%. The receiver begins searching for the next start bit at the center of the first stop bit.


## Pin Assignment And Functions

| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $\mathrm{VCC}$ $N C$ | Positive Voltage Supply No Connection |
| 3 | $\begin{aligned} & \text { GND } \\ & \text { RRD } \end{aligned}$ | Ground <br> A High level on RECEIVER REGISTER DISABLE |
|  |  | forces the receiver holding register outputs RBR1 RBR8 to a high impedance state. |
| 5 | RBR8 | The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word formats less than 8 characters are right justified to RBR1. |
| 6 | RBR7 | See Pin 5 - RBR8 |
| 7 | RBR6 | See Pin 5 -RBR8 |
| 8 | RBR5 | See Pin 5 - RBR8 |
| 9 | RBR4 | See Pin 5 -RBR8 |
| 10 | RBR3 | See Pin 5 - RBR8 |
| 11 | RBR2 | See Pin 5 -RBR8 |
| 12 | RBR1 | See Pin 5 - RBR8 |


| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :--- |
| 13 | PE | $\begin{array}{l}\text { A high level on PARITY ERROR indicates received par- } \\ \text { ity does not match parity programmed by cantrol bits. } \\ \text { When parity is inhibited this output is low. } \\ \text { A high level on FRAMING ERROR indicates the first } \\ \text { stop bit was invalid. } \\ \text { A high level on OVERRUN ERROR indicates the data } \\ \text { received flag was not cleared before the last character } \\ \text { was transferred to the receiver buffer register. } \\ \text { A high level on STATUS FLAGS DISABLE forces the }\end{array}$ |
| 15 | FE | OE |
| 16 | RFD | $\begin{array}{l}\text { outputs PE, FE, OE, DR, TBRE to a high impedance } \\ \text { state. }\end{array}$ |
| 18 | DRECEIVER REGISTER CLOCK is 16X the receiv- |  |
| er data rate. |  |  |
| A low level on DMTA RECEIVED RESET clears the |  |  |
| data received output DR, to a low level. |  |  |
| A high level on DATA RECEIVED indicates a charact- |  |  |
| er has been received and transferred to the receiver |  |  |
| buffer register. |  |  |
| Serial data on RECEIVER REGISTER INPUT is clock- |  |  |
| ed into the receiver register. |  |  |$]$



| PIN | SYMBOL | DESCRIPTION | PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | MR | A high level on MASTER RESET clears PE, FE, OE, and DR to a low level and sets the transmitter output to a high level after 18 clock cycles. | 27 28 29 | $\begin{aligned} & \text { TBR2 } \\ & \text { TBR3 } \\ & \text { TBR4 } \end{aligned}$ | See Pin 26 - TBR1 <br> See Pin 26 - TBR1 <br> See Pin 26 - TBR1 |
| 22 | TBRE | A high level on TRANSMITTER BUFFER REGISTER | 30 | TBR5 | See Pin 26 - TBR1 |
|  |  | EMPTY indicates the transmitter buffer register has | 31 | TBR6 | See Pin 26 - TBR1 |
|  |  | transferred its data to the transmitter register and is | 32 | TBR7 | See Pin 26 - TBR1 |
|  |  | ready for new data. | 33 | TBR8 | See Pin 26 - TBR1 |
| 23 | TBRL | A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1 - TBR8 into | 34 | CRL | A high level on CONTROL REGISTER LOAD loads the control register. |
|  |  | the transmitter buffer register. A low to high transition on TBRL indicates data transfer to the transmitter reg- | 35 | PI | A high level on PARITY INHIBIT inhibits parity generation, Parity checking and forces PE output low. |
|  |  | ister. If the transmitter register is busy, transfer is auto- | 36 | SBS | A high level on STOP BIT SELECT selects 1.5 stop bits |
|  |  | matically delayed so that the two characters are trans- |  |  | for 5 character format and 2 stop bits for other lengths. |
| 24 | TRE | mitted end to end. <br> A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character including stop bits. | 37 | CLS2 | These inputs program the CHARACTER LENGTH SELECTED (CLS1 low CLS2 low 5 bits) (CLS1 high CLS2 low 6 bits) (CLS1 low CLS2 high 7 bits) (CLS1 high CLS2 high 8 bits) |
| 25 | TRO | Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT. | 38 39 | CLS1 | See Pin 37 - CLS2 |
| 26 | TBR1 | Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1 - TBR8. For | 39 | EPE | When PI is low a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd parity. |
|  |  | character formats less than 8 bits the TBR8, 7, and 6 inputs are ignored corresponding to the programmed word length. | 40 | TRC | The TRANSMITTER REGISTER CLOCK is $16 \times$ the transmit data rate. |



## Features

- SINGLE POWER SUPPLY
- HIGH NOISE IMMUNITY
- INDUSTRIAL AND MILITARY GRADES
- DRIVE CAPACITY. 300pF
- SOURCE CURRENT 4 mA
- SINK CURRENT 6 mA
- PROPAGATION DELAY

65nsec @ 5V

## Description

The HD-6431 is a self-aligned silicon gate CMOS Latching Three-State Bus Driver. This circuit consists of 6 non-inverting latching drivers with separate input and output. A high on the strobe line $L$ allows data to go through the latches and a transition to low latches the data. A high on the Three-State control $\overline{\mathrm{E}}$ forces the buffers to the high impedance mode without disturbing the latched data. New data may be latched in while the buffers are in the high impedance mode.

Pinout


Truth Table

| CONTROL <br> INPUTS | DATA PORT <br> STATUS |  |  |
| :---: | :---: | :---: | :---: |
| E | L | A | Y |
| H | L | X | HI-Z* |
| H | $H$ | X | HI-Z |
| L | $\downarrow$ | X | $*$ |
| L | $H$ | L | L |
| L | $H$ | $H$ | $H$ |

* Data is latched to the value of the last input
X = Don't Care
HI-Z = High Impedance
$\downarrow=$ Transition from High to Low level


## Functional Diagram



ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +12.0 V |
| :--- | ---: |
| Input or Output Voltage Applied | GND -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| Storage Temperature Range | $-650^{\circ}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\quad$ Industrial HD-6431A-9 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Military HD-6431A-2 | +4 to +11 V |

## ELECTRICAL CHARACTERISTICS

$V_{C C}=10 \mathrm{~V} \pm 10 \% ; T A=$ Industrial or Military

| SYMBOL | PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $8 \mathrm{~V}_{1 \mathrm{H}}$ | Logical " 1 " Input Voltage | 70\% V ${ }_{\text {CC }}$ |  | V |  |
| $V_{\text {IL }}$ | Logical '0" Input Voltage |  | 20\% V CC | V |  |
| ILL | Input Leakage | -10 | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~L} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {CC }}-0.4$ |  | V | $\begin{aligned} & \mathrm{I} \mathrm{OH}=-8.0 \mathrm{~mA} \\ & \overline{\mathrm{E}}=\text { Low } \end{aligned}$ |
| $\mathrm{VOL}_{\text {OL }}$ | Logical "0' Output Voltage |  | 0.4 | V | $\begin{aligned} & !\mathrm{OL}=12 \mathrm{~mA} \\ & \overline{\mathrm{E}}=\text { Low } \end{aligned}$ |
| 10 | Output Leakage | -10 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{OV} \leq V_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}, \\ & \overline{\mathrm{E}}=\mathrm{High} \end{aligned}$ |
| ${ }^{1} \mathrm{CC}$ | Supply Current |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \text { or } G N D, \\ & V_{C C}=11 V \end{aligned}$ |
| CIN | Input Capacitance* |  | 5 | pF | $\begin{aligned} & V_{I N}=O V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{Co}_{0}$ | Output Capacitance* |  | 15 | pF | $\begin{aligned} & V_{I N}=O V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHZ} \end{aligned}$ |

* Guaranteed and sampled, but not $100 \%$ tested.

$$
C_{L}=300 \mathrm{pF}
$$

A.C.

|  |  | $\begin{gathered} \mathrm{V}_{\mathbf{C C}}=10.0 \mathrm{~V} \\ 25^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & V_{C C}=10.0 \mathrm{~V} \pm 10 \% \\ & T_{A}=\text { Indust. or Mil. } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNITS |
| ${ }^{t} P D$ <br> ten <br> ${ }^{\text {t DIS }}$ <br> ${ }^{t}$ SET <br> tHOLD <br> tpW <br> ${ }^{t} R$ <br> ${ }^{t}$ F | Propagation Delay <br> Enable Time <br> Disable Time <br> Input Set Up Time <br> Input Hold Time <br> Pulse Width <br> Output Rise Time <br> Output Fall Time | $\begin{aligned} & 10 \\ & 10 \\ & 15 \end{aligned}$ | 35 <br> 35 <br> 35 <br> 30 <br> 20 | 10 10 20 | 45 <br> 45 <br> 45 <br> 40 <br> 30 | ns ns ns ns ns ns ns ns |

NOTE (1) All devices guaranteed at worst case limits. Room temperature, 10 V data provided for information-not guaranteed.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage <br> Input or Output Voltage Applied <br> Storage Temperature Range <br> Operating Temperature Range <br> Industrial HD-6431-9 <br> Military HD-6431-2 <br> Operating Voltage Range | GND -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| :--- | ---: |

## ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \% ; T_{A}=$ Industrial or Military

| SYMBOL | PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Logical "1" Input Voltage | 70\% V $C$ c |  | $V$ |  |
| VIL | Logical '0' Input Voltage |  | 20\% V $C$ c | $v$ |  |
| IIL | Input Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {cc }}-0.4$ |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}, \\ & \overline{\mathrm{E}}=\text { Low } \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage |  | 0.4 | $V$ | $\begin{aligned} & \mathrm{IOL}=6.0 \mathrm{~mA} \\ & \bar{E}=L o w \end{aligned}$ |
| 10 | Output Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $\begin{aligned} & o V \leq V_{O} \leq V_{C C} \\ & \bar{E}=H i g h \end{aligned}$ |
| ${ }^{1} \mathrm{CC}$ | Supply Current |  | 10 | $\mu \mathbf{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \text { or } G N D, \\ & V_{C C}=5.5 V \end{aligned}$ |
| CIN | Input Capacitance* |  | 5 | pF | $\begin{aligned} & V_{I N}=0 V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{Co}_{0}$ | Output Capacitance* |  | 15 | pF | $\begin{aligned} & V_{I N}=0 V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHz} \end{aligned}$ |

* Guaranteed and sampled, but not $100 \%$ tested.
$C_{L}=300 \mathrm{pF}$
A.C.

|  |  | $\begin{gathered} V_{C C}=5.0 \mathrm{~V} \\ 25^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { VCC }=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{TA}=\text { Indus. or Mil. } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNITS |
| tPD <br> tEN <br> ${ }^{t}$ DIS <br> tSET <br> tHOLD <br> tpW <br> $t_{R}$ <br> tF | Propagation Delay <br> Enable Time <br> Disable Time <br> Input Setup Time <br> Input Hold Time <br> Pulse Width <br> Output Rise Time <br> Output Fall Time | $\begin{aligned} & 15 \\ & 15 \\ & 25 \end{aligned}$ | 65 80 80 <br> 80 <br> 80 <br> 80 <br> 70 | $\begin{aligned} & 15 \\ & 15 \\ & 30 \end{aligned}$ | $\begin{aligned} & 75 \\ & 90 \\ & 90 \end{aligned}$ | ns <br> ns ns ns ns ns ns ns |

NOTE (1) All devices yuaranteed at worst case limits. Room temperature, 5V data provided for information-not guaranteed.


All inputs have $t_{R}, t_{F} \leq 20 \mathrm{~ns}$.


OUTPUT TEST CIRCUIT FOR PROPAGATION DELAYS


## DECOUPLING CAPACITORS

The transient current required to charge the load capacitance is given by $I_{T}=C \frac{d v}{d t}$. Assuming that all outputs may change state at the same time and that $\frac{d v}{d t}$ is constant; $I_{T}=\left(\Sigma C_{L}\right)\left(\frac{v_{C C} \times 80 \%}{t_{R} \text { or } t_{F}}\right)$ eg. $\left[t_{R}=80 \mathrm{~ns}, V_{C C}=5.0 \mathrm{~V}\right.$, each $C_{L}=300 \mathrm{pF}, I T=(4)\left(300 \times 10^{-12}\right) \frac{5.0 \times 0.8}{80 \times 10^{-9}}=90 \mathrm{~mA}$.] This current spike may cause a large negative voltage
spike on VCC, which if it becomes a diode drop less than any input, may cause the device to latch up. It is recommended that a $0.1 \mu \mathrm{~F}$ ceramic disk decoupling capacitor be placed between $\mathrm{V}_{\mathrm{CC}}$ and GND at each device to filter out this noise.

## PROPAGATION DELAYS



The above example will illustrate the calculation of a more useful propagation delay. The system in this example uses a 5 volt supply with a tolerance of $\pm 10 \%$, an ambient temperature of as high as $125^{\circ} \mathrm{C}$, and a calculated load capacitance of 150 pF . This application requires the HD-6431-2. The table of A.C. specs shows that tPD at 4.5 V and $125^{\circ} \mathrm{C}$ is 75 nsec . Use the graph in Figure 1 to get the degradation multiple for 150 pF . The number shown is 0.84 . The adjusted propagation delay, to the $10 \%$ or $90 \%$ point, is therefore $75 \times 0.84$ or 63 nsec . To obtain the rise and fall times check the A.C. specs for the rise and fall times at 4.5 V and $125^{\circ} \mathrm{C}$ to obtain a worst case rise time of 90 nsec . Use Figure 2 to find it's degradation multiple to be 0.65 . The adjusted rise time is, therefore, $90 \times 0.65$ or 58 nsec . To obtain the standard $50 \%$ to $50 \%$ propagation delay, add the adjusted propagation delay to half of the adjusted rise time to get a propagation delay of 92 nsec . The rise time was used here because it is always the worst case.

## Features

- SINGLE POWER SUPPLY
- high NOISE IMMUNITY
- INDUSTRIAL AND MILITARY GRADES
- DRIVE CAPACITY 300pF
- SOURCE CURRENT
- SINK CURRENT 6 mA
- PROPAGATION DELAY 45nsec @ 5V


## Description

The HD-6432 is a self-aligned silicon gate CMOS bi-directional bus driver.
This circuit consists of 12 drivers organized as 6 bi-directional pairs.
Four enable lines select drive direction or Three-State mode.

## Functional Diagram



Pinout

TOP VIEW

| $1 \mathrm{~A}-1$ | 18 | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| ${ }^{1} \mathrm{~B} \square 2$ | 17 | $E_{\text {AB }}$ |
| $2 \mathrm{~A} \square 3$ | 16 | $\bar{E}_{A B}$ |
| $2_{B} \square_{4}$ | 15 | 6 A |
| $3 \mathrm{~A} \square 5$ | 14 | 6 B |
| 3 B -6 | 13 | 5 A |
| $E_{B A} \square^{7}$ | 12 | $5_{B}$ |
| $E_{B A} \square^{8}$ | 11 | 4 A |
| GND 9 | 10 | $\square^{4}$ B |

Truth Table

| CONTROL INPUTS |  |  |  | DATA PORT STATUS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $E_{\text {AB }}$ | $\bar{E}_{\text {AB }}$ | $E_{B A}$ | $\bar{E}_{B A}$ | A | B |
| L | X | H | L | 0 | 1 |
| X | H | H | L | 0 | 1 |
| H | L | X | H | 1 | 0 |
| H | L | L | X | 1 | 0 |
| L | X | L | X | ISO | ED |
| X | H | x | H | ISO | ED |
| L | X | X | H | ISO | ED |
| $\times$ | H | L | X | ISO | ED |
| H | L | H | L | ALL |  |

$\mathrm{I}=$ Input, $\mathrm{O} \div$ Output, $\mathrm{X}=$ Don't Care

## ABSOLUTE MAXIMUM RATINGS



## ELECTRICAL CHARACTERISTICS

$V_{C C}=10 \mathrm{~V} \pm 10 \% ; T_{A}=$ Industrial or Military

| SYMBOL | PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1} \mathrm{H}$ | Logical "1" Input Voltage | $70 \% V_{\text {c }}$ |  | V |  |
| VIL | Logical '0' Input Voltage |  | 20\% V CC | V |  |
| IIL | Input Leakage | -10 | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {cc }}-0.4$ |  | V | $\mathrm{I}^{\mathrm{OH}}=-8.0 \mathrm{~mA}$, |
| VOL | Logical "0" Output Voltage |  | 0.4 | V | $\mathrm{IOL}^{\prime}=12 \mathrm{~mA}$ |
| 10 | Output Leakage | -10 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{E}_{\mathrm{AB}}=\mathrm{E}_{\mathrm{BA}}=\text { Low } \end{aligned}$ |
| ICC | Supply Current |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \text { or } G N D, \\ & V_{C C}=11 \mathrm{~V} \end{aligned}$ |
| $\mathrm{CIN}^{\text {IN }}$ | Input Capacitance* (except I/O) |  | 5 | pF | $\begin{aligned} & V_{I N}=O V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{Cl} / \mathrm{O}$ | I/O Capacitance* |  | 20 | pF | $\begin{aligned} & V_{I N}=0 V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHz} \end{aligned}$ |

* Guaranteed and sampled, but not $100 \%$ tested.
$C_{L}=300 \mathrm{pF}$

|  |  | $\begin{gather*} \mathrm{V}_{\mathrm{CC}}=10.0 \mathrm{~V}  \tag{1}\\ 25^{\circ} \mathrm{C} \end{gather*}$ |  | $\begin{aligned} & V_{C C}=10.0 \mathrm{~V} \pm 10 \% \\ & T_{A}=\text { Indust. or Mil. } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNITS |
| ${ }^{\text {tPD }}$ <br> ten <br> ${ }^{t}$ DIS <br> ${ }^{t}$ R <br> $t_{F}$ | Propagation Delay <br> Enable Time <br> Disable Time <br> Output Rise Time <br> Output Fall Time |  | $\begin{aligned} & 35 \\ & 40 \\ & 75 \\ & 40 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 50 \\ & 85 \\ & 50 \\ & 45 \end{aligned}$ |  |

NOTE (1): All devices guaranteed at worst case liṃits. Room temperature, 10 V data provided for information-not guaranteed.

| Supply Voltage <br> Input or Output Voltage Applied <br> Storage Temperature Range <br> Operating Temperature Range <br> Industrial HD-6432-9 <br> Military HD-6432-2 | GND -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| :--- | ---: |
| Operating Voltage Range | $-650^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | $-40^{\circ} \mathrm{C}$ to $+850^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

D.C.
$V_{C C}=5.0 \mathrm{~V} \pm 10 \% ; T_{A}=$ Industrial or Military

| SYMBOL | PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical " 1 " Input Voltage | 70\% $V_{\text {cc }}$ |  | V | . |
| $V_{\text {IL }}$ | Logical " 0 ' Input Voltage |  | 20\% V $C$ c | V |  |
| IIL | Input Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{\text {cc }}-0.4$ |  | V | $1 \mathrm{OH}=-4.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL }}$ | Logical " 0 ' Output Voltage |  | 0.4 | $v$ | ${ }^{1} \mathrm{OL}=6.0 \mathrm{~mA}$ |
| ${ }^{1} \mathrm{O}$ | Output Leakage | -1.0 | $1.0$ | $\mu A$ | $\begin{aligned} & 0 V \leq v_{O} \leq V_{C C} \\ & E_{A B}=E_{B A}=\text { Low } \end{aligned}$ |
| ${ }^{\prime} \mathrm{CC}$ | Supply Current |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \text { or } G N D, \\ & V_{C C}=5.5 V \end{aligned}$ |
| CIN | Input Capacitance* (except I/O) |  | 5 | pF | $\begin{aligned} & V_{I N}=O V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| $C_{1 / O}$ | I/O Capacitance* |  | 20 | pF | $\begin{aligned} & V_{I N}=0 V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHz} \end{aligned}$ |

* Guaranteed and sampled, but not $100 \%$ tested.

|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V} \\ 25^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{TA}_{\mathrm{A}}=\text { Indus. or Mil. } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | $\because$ UNITS |
| A.C. | ${ }^{\text {tPD }}$ <br> ten <br> tDIS <br> $t_{R}$ <br> ${ }^{t_{F}}$ | Propagation Delay <br> Enable Time <br> Disable Time <br> Output Rise Time <br> Output Fall Time |  | $\begin{gathered} 45 \\ 65 \\ 100 \\ 100 \\ 70 \end{gathered}$ | . | $\begin{gathered} 55 \\ 75 \\ 110 \\ 110 \\ 80 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \text { ns } \end{aligned}$ |

NOTE (1): All devices guaranteed at worst case limits. Room temperature, 5 V data provided for information-not guaranteed.


All inputs have $t_{R}, t_{F} \leq \mathbf{2 0 n s}$.


OUTPUT TEST CIRCUIT FOR PROPAGATION DELAYS


OUTPUT TEST CIRCUIT
FOR THREE-STATE DELAYS

## DECOUPLING CAPACITORS

The Transient current required to charge the load capacitance is given by $I_{T}=C \frac{d v}{d t}$. Assuming that all outputs may change state at the same time and that $\frac{d v}{d t}$ is constant; $I_{T}=\left(\Sigma C_{L}\right)\left(\frac{V_{C C} \times 80 \%}{t_{R} \text { or } t_{F}}\right)$ eg. $\left[t_{R}=100 \mathrm{~ns} \quad V_{C C}=5.0 \mathrm{~V}\right.$ each $C_{L}=300 \mathrm{pF} \quad \mathrm{I}_{\mathrm{T}}=(6)\left(300 \times 10^{-12}, \frac{5.0 \times 0.8}{100 \times 10^{-9}}=72 \mathrm{~mA}\right.$.] This current spike may cause a large negative voltage spike on $V_{C C}$, which if it becomes a diode drop less than any input, may cause the device to latch up. It is recommended that a $0.1 \mu \mathrm{~F}$ ceramic disk decoupling capacitor be placed between $\mathrm{V}_{\mathrm{C}}$ and GND at each device to filter out this noise.


The above example will illustrate the calculation of a more useful propagation delay. The system in this example uses a 5 volt supply with a tolerance of $\pm 10 \%$, an ambient temperature of as high as $125^{\circ} \mathrm{C}$, and a calculated load capacitance of 150 pF . This application requires the HD-6432-2. The table of A.C. specs shows that tPD at 4.5 V and $125^{\circ} \mathrm{C}$ is 55 nsec . Use the graph in Figure 1 to get the degradation multiple for 150 pF . The number shown is 0.84 . The adjusted propagation delay, to the $10 \%$ or $90 \%$ point, is therefore $55 \times 0.84$ or 46 nsec . To obtain the rise and fall times check the A.C. specs for the rise and fall times at 4.5 V and $125^{\circ} \mathrm{C}$ to obtain a worst case rise time of 110 nsec . Use Figure 2 to find it's degradation multiple to be 0.65 . The adjusted rise time is, therefore, $110 \times 0.65$ or 72 nsec . To obtain the standard $50 \%$ to $50 \%$ propagation delay, add the adjusted propagation delay to half of the adjusted rise time to get a propagation delay of 82 nsec . The rise time was used here because it is always the worst case.

## Features

- SINGLE POWER SUPPLY
- HIGH NOISE IMMUNITY
- INDUSTRIAL AND MILITARY GRADES
- DRIVE CAPACITY.

300pF

- SOURCE CURRENT
- SINK CURRENT 6 mA
- PROPAGATION DELAY 40nsec @ 5V


## Description

The HD-6433 is a self-aligned silicon gate CMOS bus separator/driver. This circuit consists of 8 drivers organized as 4 pairs of bus separators which allow a unidirectional input bus and a unidirectional output bus to be interfaced with a bi-directional bus.

Pinout

TOP VIEW


Truth Table

| CONTROL <br> INPUTS | FUNCTION |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\bar{E}_{\mathbf{A}}$ | $\bar{E}_{\mathbf{B}}$ | A | B | Y |
| L | L | I | O | O |
| L | H | I | D | O |
| H | L | D | O | I |
| H | H | ISOLATED |  |  |

$\mathrm{I}=$ Input, $\mathrm{O}=$ Output,
D = Disconnected

Functional Diagram


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +12.0 V |
| :---: | :---: |
| Input or Output Voltage Applied | GND -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| Storage Temperature Range | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ |
| Industrial HD-6433A-9 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Military HD-6433A-2 | +4 to +11 V |
| Operating Voltage Range |  |

## ELECTRICAL CHARACTERISTICS

$V_{C C}=10 \mathrm{~V} \pm 10 \% ; T_{A}=$ Industrial or Military


* Guaranteed and sampled, but not $100 \%$ tested.


NOTE (1) All devices guaranteed at worst case limits. Room temperature, 10 V data provided for information-not guaranteed.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage <br> Input or Output Voltage Applied <br> Storage Temperature Range <br> Operating Temperature Range <br> Industrial HD-6433-9 <br> Military HD-6433-2 <br> Operating Voltage Range | $\mathrm{GND}-0.3 \mathrm{~V}$ to $\mathrm{VCC}^{+0.3 \mathrm{~V}}$ |
| :--- | ---: |

## ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \% ; T_{A}=$ Industrial or Military

| SYMBOL | PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Logical "1" Input Voltage | 70\% V Cc |  | $V$ |  |
| VIL | Logical " 0 ' ${ }^{\text {' Input Voltage }}$ |  | 20\% V ${ }_{\text {C }}$ | V |  |
| IIL | Input Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $V_{C C}-0.4$ |  | V | $\mathrm{I}_{\mathrm{OH}}=-4 . \overline{\mathrm{mA}}$ |
| $\mathrm{VOL}_{\text {OL }}$ | Logical "0' Output Voltage |  | 0.4 | V | ${ }^{1} \mathrm{OL}=6.0 \mathrm{~mA}$ |
| ${ }^{1}$ | Output Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $\begin{aligned} & o V \leq V_{O} \leq V_{C C} \\ & \bar{E}_{A}=\bar{E}_{B}=H i g h \end{aligned}$ |
| ICC | Supply Current |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \text { or } G N D, \\ & V_{C C}=5.5 V \end{aligned}$ |
| $C_{\text {IN }}$ | Input Capacitance* (except I/O) |  | 5 | pF | $\begin{aligned} & V_{I N}=0 V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHZ} \end{aligned}$ |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | I/O Capacitance* |  | 20 | pF | $\begin{aligned} & V_{I N}=0 V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHZ} \end{aligned}$ |
| $\mathrm{Co}_{0}$ | Output Capacitance* |  | 15 | pF | $\begin{aligned} & V_{1 N}=0 V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHz} \end{aligned}$ |

* Guaranteed and sampled, but not $100 \%$ tested.

| A.C. |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & 25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{TA}=\text { Indust. or Mil. } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNITS |
|  | ${ }^{\text {tPD }}$ | Propagation Delay |  | 40 |  | 50 | ns |
|  | ten | Enable Time |  | 60 |  | 70 | ns |
|  | ${ }^{t}$ DIS | Disable Time |  | 90 |  | 100 | ns |
|  | $\mathrm{t}_{\mathrm{R}}$ | Output Rise Time |  | 85 |  | 95 | ns |
|  | ${ }^{\text {t }}$ F | Output Fall Time |  | 70 |  | 80 | ns |

NOTE (1) All devices guaranteed at worst case limits. Room temperature, 5 V data provided for information-not guaranteed.


All inputs have $t_{R}, t_{F} \leq 20 n s$.


## DECOUPLING CAPACITORS

The transient current required to charge the load capacitance is given by $\mathrm{I}_{\mathrm{T}}=\mathrm{C}$ dv. Assuming that all outputs may change state at the same time and that $\frac{d v}{d t}$ is constant; $I_{T}=\left(\Sigma C_{L}\right)\left(\frac{V_{C C} \times 80 \%}{t_{R} \text { or } t_{F}}\right)$ eg. $\left[t_{R}=85 n \mathrm{~ns}, V_{C C}=5.0 \mathrm{~V}\right.$, each $C_{L}=300 \mathrm{pF}, \mathrm{I}_{\mathrm{T}}=(4)\left(300 \times 10^{-12}\right) \frac{5.0 \times 0.8}{85 \times 10^{-9}}=56.5 \mathrm{~mA}$.] This current spike may cause a large negative voltage
spike on $V_{\text {CC }}$, which if it becomes a diode drop less than any input, may cause the device to latch up. It is recommended that a $0.1 \mu \mathrm{~F}$ ceramic disk decoupling capacitor be placed between $\mathrm{V}_{\mathrm{CC}}$ and GND at each device to filter out this noise.


The above example will illustrate the calculation of a more useful propagation delay. The system in this example uses a 5 volt supply with a tolerance of $\pm 10 \%$, an ambient temperature of as high as $125^{\circ} \mathrm{C}$, and a calculated load capacitance of 150 pF . This application requires the HD-6433-2. The table of A.C. specs shows that tPD at 4.5 V and $125^{\circ} \mathrm{C}$ is 50 nsec. Use the graph in Figure 1 to get the degradation multiple for 150 pF . The number shown is 0.84 . The adjusted propagation delay, to the $10 \%$ or $90 \%$ point, is therefore $50 \times 0.84$ or 42 nsec . To obtain the rise and fall times check the A.C. specs for the rise and fall times at 4.5 V and $125^{\circ} \mathrm{C}$ to obtain a worst case rise time of 95 nsec . Use Figure 2 to find it's degradation multiple to be 0.65 . The adjusted rise time is, therefore, $95 \times 0.65$ or 62 nsec . To obtain the standard $50 \%$ to $50 \%$ propagation delay, add the adjusted propagation delay to half of the adjusted rise time to get a propagation delay of 73 nsec . The rise time was used here because it is always the worst case.

## Features

- HIGH SPEED DECODING FOR MEMORY ARRAYS
- INCORPORATES 3 ENABLE INPUTS TO SIMPLIFY EXPANSION
- LOW POWER . TYPICALLY<50 $\mu$ W @ 5V STANBDY
- HIGH NOISE IMMUNITY
- AVAILABLE IN BOTH MILITARY AND INDUSTRIAL TEMPERATURE RANGE
- HIGH CAPACITANCE DRIVE . . . . . . . . . . . . . . . . . . . . . . . . 200pF
- HIGH OUTPUT DRIVE . . . . . . . . . . . . . . . $I_{\mathrm{OH}}=\mathbf{- 2 m A}, \mathrm{I}_{\mathrm{OL}}=\mathbf{2 . 4 m A}$
- SINGLE POWER SUPPLY


## Description

The HD-6440 is a self aligned silicon gate latched decoder. One of 8 output lines is decoded, and brought to a low state, from the 3 input lines. There are two latch enables ( $\overline{L_{1}}, L_{2}$ ), one complemented and one not, to eliminate the need for external gates. The output is enabled by three different output enables ( $\overline{\mathrm{G}_{1}}, \overline{\mathrm{G}_{2}}, \mathrm{G}_{3}$ ), two of them complemented and one not. Each output remains in a high state until it is selected, at which time it will go low.

When using high speed CMOS memories, the delay time of the HD-6440 and the enable time of the memory is usually less than the access time of the memory. This assures that memory access time will not be lengthened by the use of the HD-6440 latched decoder driver. The latch is useful for memory mapping or for systems which use a multiplexed bus.

## Pinout

TOP VIEW


Truth Table


## Functional Diagram

## ABSOLUTE MAXIMUM RATINGS

| Supply Volt tge | 12.0 V |
| :---: | ---: |
| Input or Output Voltage Applied | $\mathrm{GND}-0.3 \mathrm{~V}$ to $\mathrm{VCC}+0.3$ |
|  | Storage Temperature Range |
| Operating Temperature Range | $-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | Industrial HD-6440A-9 |
| Military HD-6440A-2 | $-400^{\circ} \mathrm{C}$ to $+855^{\circ} \mathrm{C}$ |
|  | Operating Voltage Range |

## ELECTRICAL CHARACTERISTICS

$V C C=10 \mathrm{~V} \pm 10 \% ; T A=$ Industrial or Military

| SYMBOL | PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Logical "1" Input Voltage | 70\% VCC |  | V |  |
| VIL | Logical '0' Input Voltage |  | 20\% VCC | V |  |
| IIL | Input Leakage | -10 | 10 | $\mu \mathrm{A}$ | $O V \leq V I N \leq V C C$ |
| VOH | Logical "1" Output Voltage | VCC - 0.4 |  | V | $1 \mathrm{OH}=-5.0 \mathrm{~mA}$ |
| VOL | Logical "0' Output Voltage |  | 0.4 | V | $1 \mathrm{OL}=5.0 \mathrm{~mA}$ |
| ICC | Supply Current |  | 100 | $\mu \mathrm{A}$ | $V C C=11 \mathrm{~V}$ |
| CIN | Input Capacitance* |  | 5 | pF | $V I N=O V ; T A=25^{\circ} \mathrm{C} ; f=1 \mathrm{MHz}$ |
| Co | Output Capacitance* |  | 15 | pF | $V_{I N}=O V ; T_{A}=25^{\circ} \mathrm{C} ; f=1 \mathrm{MHz}$ |

* Guaranteed and sampled, but not $100 \%$ tested..
A.C.

| $C L=200 p F$ |  | $\begin{gathered} \mathrm{VCC}=10.0 \mathrm{~V} \text { (1) } \\ 25^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \mathrm{VCC}=10.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{TA}=\text { Indus. or } \mathrm{Mil} . \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNITS |
| tSET thold tPD tEN tDIS tPW tR ${ }^{t} F$ | Input Setup Time Input Hold Time <br> Propagation Delay <br> Enable Time <br> Disable Time <br> Pulse Width <br> Output Rise Time <br> Output Fall Time | 15 <br> 15 <br> 15 | $\begin{aligned} & 40 \\ & 35 \\ & 35 \\ & 45 \end{aligned}$ $45$ | 15 <br> 15 <br> 25 | $\begin{aligned} & 60 \\ & 50 \\ & 50 \\ & 60 \\ & 60 \end{aligned}$ | ns ns ns ns ns ns ns ns |

NOTE (1) All devices guaranteed at worst case limits. Room temperature, 10 V data provided for information-not guaranteed.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +8.0V |
| :---: | :---: |
| Input or Output Voltage Applied | GND -0.3V to VCC +0.3 |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Industrial HD-6440A-9 | $-40^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ |
| Military HD-6440A-2 | $-55^{\circ} \mathrm{C}$ to +1250 C |
| Operating Voltage Range | +4 to +7V |

## ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \% ; T_{A}=$ Industrial or Military

| SYMBOL | PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Logical "1" Input Voltage | 70\% Vcc |  | $V$ |  |
| VIL | Logical "0' Input Voltage |  | 20\% VCC | $v$ |  |
| IIL | Input Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{VCC}$ |
| VOH | Logical "1" Output Voltage | VCC-0.4 |  | V | $\mathrm{IOH}=-2.4 \mathrm{~mA}$ |
| VOL | Logical " 0 " Output Voltage |  | 0.4 | V | $\mathrm{IOL}=2.4 \mathrm{~mA}$ |
| İC | Supply Current |  | 10 | $\mu \mathrm{A}$ | $V C C=5.5 \mathrm{~V}$ |
| CIN | Input Capacitance* |  | 5 | pF | $V I N=O V ; T A=20^{\circ} \mathrm{C} ; f=1 \mathrm{MHz}$ |
| Co | Output Capacitance* |  | 15 | pF | $V_{I N}=O V ; T_{A}=25^{\circ} \mathrm{C} ; f=1 \mathrm{MHz}$ |

*Guaranteed and sampled, but not $100 \%$ tested.

| A.C. | 200pF |  | $\begin{gathered} \mathrm{VCC}=5.0 \mathrm{~V} \text { (1) } \\ 25^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { Vcc = 5.0V } \pm 10 \% \\ & \text { TA = Indust. or Mil. } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNITS |
|  | tSET | Input Setup Time | 20 |  | 20 |  | ns |
|  | tHOLD | Input Hold Time | 20 |  | 20 |  | ns |
|  | ${ }^{\text {tPD }}$ | Propagation Delay |  | 65 |  | 100 | ns |
|  | tEN | Enable Time |  | 50 |  | 80 | ns |
|  | tDIS | Disable Time |  | 50 |  | 90 | ns |
|  | tpw | Pulse Width | 30 |  | 30 |  | ns |
|  | tR | Output Rise Time |  | 60 |  | 90 | ns |
|  | $t_{F}$ | Output Fall Time |  | 50 |  | 80 | ns |

NOTE (1) All devices guaranteed at worsi case limits. Room temperature, 5 V data provided for information-not guaranteed.


All Inputs have $t_{R}, t_{F} \leq \mathbf{2 0 n s}$
OUTPUT TEST CIRCUIT FOR PROPAGATION DELAYS


## DECOUPLING CAPACITORS

The Transient current required to charge the load capacitance is given by $I_{T}=C \frac{d v}{d t}$. Assuming that all outputs may change state at the same time and that $\frac{d v}{d t}$ is constant; $I T=\left(\Sigma C_{L}\right)\left(\frac{V_{C C} \times 80 \%}{t_{R} \text { or } t F}\right)$ eg. $\left[t_{R}=60 \mathrm{~ns}, V_{C C}=5.0 \mathrm{~V}\right.$, each $C_{L}=200 \mathrm{pF}, I_{T}=(2)\left(200 \times 10^{-12}\right) \frac{5.0 \times 0.8}{60 \times 10^{-9}}=26.7 \mathrm{~mA}$. This current spike may cause a large negative voltage spike on $V_{C C}$, which if it becomes a diode drop less than any input, may cause the device to latch up. It is recommended that a $0.1 \mu \mathrm{~F}$ ceramic disk decoupling capacitor be placed between $\mathrm{V}_{\mathrm{CC}}$ and GND at each device to filter out this noise.

PROPAGATION DELAY




The above example will illustrate the calculation of a more useful propagation delay. The system in this example uses a 5 volt supply with a tolerance of $\pm 10 \%$, an ambient temperature of as high as $125^{\circ} \mathrm{C}$, and a calculated load capacitance of 150 pF . This application requires the HD-6440-2. The table of A.C. specs shows that tPD at 4.5 V and $125^{\circ} \mathrm{C}$ is 100 nsec. Use the graph in Figure 1 to get the degradation multiple for 150 pF . The number shown is 0.97 . The adjusted propagation delay, to the $10 \%$ or $90 \%$ point, is therefore, $100 \times 0.97$ or 97 nsec . To obtain the rise and fall times check the A.C. specs for the rise and fall times at 4.5 V and $125^{\circ} \mathrm{C}$ to obtain a worst case rise time of 90 nsec. Use Figure 2 to find it's degradation multiple to be 0.85 . The adjusted rise time is therefore, $90 \times 0.85$ or 76.5 nsec . To obtain the standard $50 \%$ to $50 \%$ propagation delay, add the adjusted propagation delay to half of the adjusted rise time to get a propagation delay of 135 nsec . The rise time was used here because it is always the worst case.

## Features

- SINGLE POWER SUPPLY
- HIGH NOISE IMMUNITY
- INDUSTRIAL AND MILITARY GRADES
- DRIVE CAPACITY. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300pF
- SOURCE CURRENT. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4mA
- Sink current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $6 m A$
- PROPAGATION DELAY 35nsec @ 5V


## Description

The HD-6495 is a self aligned silicon gate CMOS Three-State buffer driver. The circuit consists of 6 non-inverting buffers with separate inputs and outputs which permit this driver to be used for bi-directional or uni-directional busing. A high on either Three-State control line $\bar{E}_{1}$ or $\bar{E}_{2}$ will force the drivers to the high impedance mode.

Pinout


Truth Table

| CONTROL <br> INPUTS |  | INPUT | OUTPUT |
| :---: | :---: | :---: | :---: |
| $E_{1}$ | $E_{2}$ | $A$ | $V$ |
|  |  |  |  |
| $L$ | $L$ | $L$ | $H$ |
| $L$ | $L$ | $H$ | $H$ |
| $L$ | $H$ | $X$ | $H I-Z$ |
| $H$ | $L$ | $X$ | $H I-Z$ |
| $H$ | $H$ | $X$ | $H I-Z$ |

X = DON'T CARE
HI-Z $=$ HIGH IMPEDANCE

## Functional Diagram



## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +12.0V |
| :---: | :---: |
| Input or Output Voltage Applied | GND -0.3V to VCC +0.3 V |
| Storage Temperature Range | $-65{ }^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Industrial HD-6495A-9 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Military HD-6495A-2 | $-55{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Voltage Range | +4 to +11V |

## ELECTRICAL CHARACTERISTICS

$V_{C C}=10 \mathrm{~V} \pm 10 \% ; T_{A}=$ Industrial or Military

| SYMBOL | PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Logical "1" Input Voltage | 70\% $V_{\text {cc }}$ |  | V |  |
| VIL | Logical "0" Input Voltage |  | 20\% VCC | $V$ |  |
| IIL | Input Leakage | -10 | 10 | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |
| VOH | Logical '1' Output Voltage | $V_{C C}-0.4$ |  | $V$ | $\begin{aligned} & \mathrm{IOH}=-8.0 \mathrm{~mA} \\ & \bar{E}_{1}=\bar{E}_{2}=\text { Low } \end{aligned}$ |
| VOL | Logical "0'0 Output Voltage |  | 0.4 | V | $\begin{aligned} & 1 O L=12 \mathrm{~mA} \\ & E_{1}=E_{2}=L O W \end{aligned}$ |
| 10 | Output Leakage | -10 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & o v \leq V_{0} \leq V_{C C} \\ & \bar{E}_{1}=\bar{E}_{2}=H i g h \end{aligned}$ |
| ${ }^{\prime} \mathrm{CC}$ | Supply Current |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \text { or } G N D, \\ & v_{C C}=11 V \end{aligned}$ |
| $C_{\text {IN }}$ | Input Capacitance* |  | 5 | pF | $\begin{aligned} & V_{I N}=O V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHZ} \end{aligned}$ |
| $\mathrm{Co}_{0}$ | Output Capacitance* |  | 15 | pF | $\begin{aligned} & V_{I N}=O V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHZ} \end{aligned}$ |

* Guaranteed and sampled, but not $100 \%$ tested.
$C_{L}=300 \mathrm{pF}$
A.C.

|  |  | $\begin{aligned} & \mathrm{v}_{\mathrm{cc}}=10.0 \mathrm{v} \text { (1) } \\ & 25^{\circ} \mathrm{c} \end{aligned}$ |  | $v_{c C}=10.0 \mathrm{v} \pm 10 \%$ <br> $\mathrm{T}_{\mathrm{A}}=$ Indust. or Mil. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| srmbol | parameter | min | max | min | MAX | units |


| tPD | Propagation Delay | 30 | 40 | ns |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ten }}$ | Enable Time | 60 | 70 | ns |
| tois | Disable Time | 60 | 70 | ns |
| $t_{R}$ | Output Rise Time | 65 | 75 | ns |
| $t_{F}$ | Output Fall Time | 65 | 75 | ns |

NOTE (1): All devices guaranteed at worst case limits. Room temperature, 10 V data provided for information-not guaranteed.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +8.0 V |
| :--- | ---: |
| Input or Output Voltage Applied | GND -0.3 V to V CC +0.3 V |
| Storage Temperature Range | $-65{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Industrial HD $-6495-9$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Military HD-6495-2 | $-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |
| Operating Voltage Range | +4 to +7 V |

## ELECTRICAL CHARACTERISTICS

$\mathrm{V} C \mathrm{C}=5.0 \mathrm{~V} \pm 10 \% ; \mathrm{T}_{\mathrm{A}}=$ Industrial or Military

| SYMBOL | PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Logical " 1 " Input Voltage | 70\% $V_{\text {cc }}$ |  | V |  |
| $V_{\text {IL }}$ | Logical "0" Input Voltage |  | 20\% VCC | v |  |
| IIL | Input Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{v}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{Cc}}-0.4$ |  | V | $\begin{aligned} & \mathrm{IOH}=-4.0 \mathrm{~mA}, \\ & \mathrm{E}_{1}=\mathrm{E}_{2}=\mathrm{Low} \end{aligned}$ |
| $\mathrm{v}_{\mathrm{OL}}$ | Logical " 0 " Output Voltage |  | 0.4 | v | $\begin{aligned} & \mathrm{IOL}=6.0 \mathrm{~mA} \\ & \mathrm{E}_{1}=\mathrm{E}_{2}=\text { Low } \end{aligned}$ |
| 10 | Output Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $\begin{aligned} & o v \leq v_{o} \leq v_{c c} \\ & \bar{E}_{1}=\bar{E}_{2}=H i g h \end{aligned}$ |
| ICC | Supply Current |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {IN }}=V_{C C} \text { or } G N D, \\ & V_{C C}=5.5 \mathrm{~V} \end{aligned}$ |
| $\mathrm{CIN}_{\text {IN }}$ | Input Capacitance* |  | 5 | pF | $\begin{aligned} & V_{\text {IN }}=O V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHZ} \end{aligned}$ |
| $\mathrm{CO}_{0}$ | Output Capacitance* |  | 15 | pF | $\begin{aligned} & V_{I N}=0 V ; T_{A}=25^{\circ} \mathrm{C} ; \\ & f=1 \mathrm{MHz} \end{aligned}$ |

* Guaranteed and sampled, but not $100 \%$ tested.
$C_{L}=300 \mathrm{pF}$
A.C.

|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ 25^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { VCC }=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{TA}_{\mathrm{A}}=\text { Indus. or MiI. } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNITS |
| ${ }^{t} P D$ <br> tEN <br> ${ }^{t}$ DIS <br> ${ }^{t}$ R <br> ${ }^{\prime}$ F | Propagation Delay <br> Enable Time <br> Disable Time <br> Output Rise Time <br> Output Fall Time |  | $\begin{aligned} & 35 \\ & 90 \\ & 90 \\ & 85 \\ & 65 \end{aligned}$ |  | 45 100 100 95 75 | ns ns ns ns ns |



All inputs have $t_{R}, t_{F} \leq \mathbf{2 0 n s}$.


## OUTPUT TEST CIRCUIT

FOR PROPAGATION DELAYS


## OUTPUT TEST CIRCUIT

FOR THREE-STATE DELAYS

## DECOUPLING CAPACITORS

The transient current required to charge the load capacitance is given by $I_{T}=\mathrm{C} \frac{\mathrm{dv}}{\mathrm{dt}}$. Assuming that all outputs may change state at the same time and that $\frac{d v}{d t}$ is constant; $I_{T}=\left(\Sigma C_{L}\right)\left(\frac{V_{C C} \times 80 \%}{t_{R} \text { or } t_{F}}\right)$ eg. $\left[t_{R}=85 n s, V_{C C}=5.0 V\right.$, each $C_{L}=300 \mathrm{pF}, I_{T}=(6)\left(300 \times 10^{-12}\right) \frac{5.0 \times 0.8}{85 \times 10^{-9}}=84.7 \mathrm{~mA}$. This current spike may cause a large negative voltage
spike on VCC, which if it becomes a diode drop less than any input, may cause the device to latch up. It is recommended that a $0.1 \mu \mathrm{~F}$ ceramic disk decoupling capacitor be placed between $\mathrm{V}_{\mathrm{CC}}$ and GND at each device to filter out this noise.

## PROPAGATION DELAYS



The above example will illustrate the calculation of a more useful propagation delay. The system in this example uses a 5 volt supply with a tolerance of $\pm 10 \%$, an ambient temperature of as high as $125^{\circ} \mathrm{C}$, and a calculated load capacitance of 150 pF . This application requires the HD-6495-2. The table of A.C. specs shows that tPD at 4.5 V and $125^{\circ} \mathrm{C}$ is 45 nsec. Use the graph in Figure 1 to get the degradation multiple for 150 pF . The number shown is 0.84 . The adjusted propagation delay, to the $10 \%$ or $90 \%$ point, is therefore $45 \times 0.84$ or 38 nsec . To obtain the rise and fall times check the A.C. specs for the rise and fall times at 4.5 V and $125^{\circ} \mathrm{C}$ to obtain a worst case rise time of 95 nsec . Use Figure 2 to find it's degradation multiple to be 0.65 . The adjusted rise time is, therefore, $95 \times 0.65$ or 62 nsec . To obtain the standard $50 \%$ to $50 \%$ propagation delay, add the adjusted propagation delay to half of the adjusted rise time to get a propagation delay of 69 nsec. The rise time was used here because it is always the worst case.

## MONOLITHIC DIODE

## Features

- FIELD PROGRAMMABLE
- CMOS COMPATIBLE
- ZERO POWER DISSIPATION
- FAST SWITCHING
- FIVE POPULAR ORGANIZATIONS


## Description

Designed with the CMOS circuit engineer in mind, these versatile diode matrices allow the application of logically powerful programmable solutions to low power CMOS system applications.

These devices incorporate an advanced dielectric isolation process to eliminate the need for power supply pins and allow parasitic free operation.

Programming is accomplished by cleanly vaporizing a fusible link by application of a brief high voltage pulse to a selected array element. This operation open circuits a row to column orring diode eliminating their former interaction.

## Monolithic Structure



Fusible Link System


HM-0168 $6 \times 8$ DIODE MATRICES
HM-0186 $8 \times 6$ DIODE MATRICES
HM-0410 $4 \times 10$ DIODE MATRICES
HM-0104 $10 \times 4$ DIODE MATRICES
HM-0198 $9 \times 8$ DIODE MATRICES

NOTE: Anodes are bold lines.

HM-0104


HM-0198


HM-0168


HM-0410


HM-0186


## CUSTOM PATTERNS

When ordering a matrix with a custom pattern: Send a paper tape, or copy a matrix pattern and circle out those diodes to be removed from the matrix. Another method to clearly identify a pattern is to call out respective anode and cathode for each diode to be removed, by package pin number.

## Specifications Diode Matrices

## ABSOLUTE MAXIMUM RATINGS

| Forward Current | 100 mA |
| :--- | ---: |
| Surge Current (100 $\mu \mathrm{s}$ Max.) | 200 mA |
| Total Ckt. Dissipation (Still Air) | 450 mW |
| Storage Temperature (Ambient) | $-650^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Maximum Ratings are limiting values above which permanent damage may occur.

## ELECTRICAL CHARACTERISTICS


(1) $c_{C} \propto \frac{1}{V \operatorname{BIAS}}$

## TYPICAL PERFORMANCE CURVES



## Programming

Use a simple supply capable of driving a 27 ohm resistor (carbon) when S1 depressed with a clean transition from 0 to $24-30$ volts in less than $100 \mu \mathrm{~s}$ for min time of 10 ms . The diode to be disconnected is selected by setting the row and column switches S2 and S3 respectively as required. When switch S1 is depressed programming current is provided to column contacts on the matrix. This current opens the fusible link in series with the selected diode. The peak fusing current required to open a fusible link is approximately 750 milliamperes. As the temperature of the fuse is raised, the aluminum begins to melt. This melting continues until the fuse link separates. The cohesive forces of the melting aluminum retracts the remaining portions of the metal, thereby preventing formation of loose aluminum residues. The melting temperature of aluminum at approximately $650^{\circ} \mathrm{C}$ will not affect the passivating layer of silicon dioxide whose melting temperature is about $1350^{\circ} \mathrm{C}$. Test verification is obtained by an indicator lamp or LED placed in series with the column and row switches through the verify contacts of S 1 to give electrical indication of the condition of each diode in the matrix before and after fusing.

Caution: Programming is limited to one fuse at a time.

SIMPLE PROGRAMMER


PROGRAMMER TEST CONFIGURATION


NOTE: The 27 ohm resistor is only used for oscilloscope measurements of the Power Supply Characteristics becaues it represents a typical unprogrammed fuse/diode.


## Reliability \& Quality Contents

PAGE
Introduction, Quality Control, Reliability ..... 5-3,5-4
Section 1. CMOS Reliability/Quality Enhancement ..... 5-5
Section 2. Fusing Mechanism of Nichrome Thin Films ..... 5-11

- Fusing Mechanism of Nichrome Thin Films ..... 5-11
- Microscopic Observations of Fuses ..... 5-23
Section 3. Reliability Screening Programs ..... 5-28
- Reliability Screening Programs ..... 5-28
- HI-Rel Program ..... 5-28
- Dash 8 Program ..... 5-29
Section 4. Burn-In Circuits ..... 5-39
- Burn-In Circuit Index ..... 5-39
- Burn-In Circuits ..... 5-41


# Harris Reliability \& Quality 

## Introduction

The Product Assurance Department at Harris Semiconductor Products Division is responsible for assuring that the quality and reliability of memory products shipped to customers meets their requirements. During all phases of product fabrication, there are many independent visual and electrical checks performed by Product Assurance personnel.
Prior to shipment, a final inspection is performed at Quality Assurance Plant Clearance to insure that all requirements of the purchase order and customer specifications are met.
The following military documents provide the foundation for Harris Product Assurance Program.
MIL-M-38510D
MIL-Q-9858A
MIL-STD-883B
C..ASA Publication 200-3
MIL-C-45662A
MIL-I-4508A

"General Specification of Microcircuits"<br>"Quality Program Requirements"<br>"Test Methods and Procedures for Microelectronics"<br>"Inspection System Provisions"<br>"Calibration System Requirements"<br>"Inspection System Requirements"

The Harris Semiconductor Reliability and Quality Manual, which is available upon request, describes the total function and policies of the organization to assure product reliability and quality. All customers are encouraged to visit the Harris Semiconductor facilities and survey the deployment of the Product Assurance function.

## Quality Control

All critical processing steps for memory products are subject to rigid process control monitoring.
For example, to insure process stability of CMOS fabrication, frequent qualification of diffusion furnaces, metallization and passivation equipment by $\mathrm{C}-\mathrm{V}$ plotting techniques is performed. The C-V plot method provides a very sensitive monitor of the amount of ionic contamination present in the processing equipment, and assures clean process with builtin reliability. Process controls of this kind are one reason Harris products have an excellent reliability record.
Another example, in the case of bipolar memory circuits, is the nichrome fusible link process. This process is rigorously controlled by frequent measurements of parameters such as resistivity and dimensions. Consistent and controlled execution of this process has led to very reliable PROMs of high programmability.
The above are only a few of the many process controls instituted to ensure high quality and reliable products. Some other examples are listed below:

- In-line SEM inspection
- Continuous environmental monitoring for particle count, temperature and humidity
- Oxide and metallization thickness measurements
- Doping concentration and profiles
- Pre and post etch inspections
- Prescribed interval calibration and preventative maintenance of processing equipment
- Total documation of specifications and change control procedures

The Product Assurance department also maintains a well equipped Analytical Services Department. This area is equipped with a complete electron microscopy laboratory, including Scanning Electron microscopes with energy dispersive x-ray analysis capability, electron microprobe, a Scanning Auger microscope with ESCA attachment, and all sample preparation equipment. The Analytical Services Department also has a complete physical chemistry laboratory utilized for analyzing the products and process materials for memory circuits. Equipment in this section includes atomic absorbtion flame emission spectrometry, arc emission spectrography, gas chromatography, a research grade talystep, an ultraviolet spec-
trophotometer and an infrared spectrophotometer. This section also contains a complete wet chemical analysis laboratory.

Further, to ensure high quality metal deposition, critical die areas are monitored via inprocess SEM.

## Reliability

The reliability approach at Harris Semiconductor is based on designing in reliability rather than testing for reliability only. The latter is applied to check and confirm that sound design with quality and reliability ground rules are observed and correctly executed in a new product design.
Reliability engineering becomes involved as early as concept review of a new product and continues to remain involved through design and layout reviews. At these critical development points of a new design, basic reliability layout guidelines are invoked to insure an allaround reliable design. This concept is reflected by the Harris reliability procedures which encompass mandatory first run product evaluation. This is done at not only the circuit level, but also at the process and package level. Reliability engineering approval is required before new product designs are released to manufacturing.
Both maximum rated and accelerated stress conditions are performed. Acceleration is important to determine how and at what stress level a new design would fail. From this information, necessary design changes can be implemented to insure a wider and safer margin between the maximum rated stress condition and the device's stress limitation.

The notably low failure rates for the Bipolar and CMOS Memory products are a direct result of the application of this reliability concept. For the PROM circuits, the high standards for reliability and quality have yielded the industry's highest programmability yields. Our demonstrated expertise with NiCr fusing has resulted in observed failure rates which are less than equivalently complex TTL LSI circuits. Conservatively derating to $+25^{\circ} \mathrm{C}$ gives a failure rate of $.020 \% / 1 \mathrm{kHrs}$. for programmed 76XX Bipolar PROMs and a value of $.013 \%$ / 1 kHrs . for the 65XX CMOS Memory products.
The excellent reliability performance is further exemplified by our customers. Analvsis of parts returned to Harris indicates the following results. For the CMOS Memory products, the returns constitute $0.2 \%$ of the total volume shipped, while for the Bipolar Memory products this figure is $1.5 \%$. This number includes all programmability rejects for the PROMs.
The accompanying charts illustrate the distribution of categories for why devices are returned. Note that $60-70 \%$ of these returned are devices that were not defective as shipped. These units failed due to electrostatic damage (ESD), electrical overstress (EOS), or were good devices which were incorrectly identified as board or system level failures. The latter category is defined as invalid returns and represents $30-40 \%$ of the total number of returned units.


CUSTOMER INDUCED PROBLEMS: 73.5\%
OF RETURNED UNITS

1. INVALID RETURNS . . . . . . . . . . 44\%
2. ELECTROSTATIC DAMAGE . . . . . $28 \%$
3. EOS, $V_{C C}$ SPIKES . . . . . . . . . . . $1.5 \%$

OBSERVED FAILURE MODES 26.5\%:
4. ASSEMBLY . . . . . . . . . . . .... 2.5\%
5. PROCESSING FLAWS . . . . . . . . . 21\%
6. TEST ESCAPES . . . . .......... . $3 \%$

RETURNED UNITS EQUAL $\simeq_{0.2 \%}$ OF TOTAL PARTS SHIPPED

SUMMARY BASED ON RESULTS OBTAINED DURING THE INTERVAL 8/77 - 3/778


CUSTOMER INDUCED PROBLEMS: 61\% OF RETURNED UNITS

1. INVALID RETURNS . . . . $27 \%$
2. CUSTOMER PROGRAMMING

PROBLEMS . . . . . . . . . . 26\%
3. BLOWN BOND WIRES (REVERSE INSERTION) . . . . 5\%
4. EOS, VCC SPIKES . . . . . . $3 \%$

OBSERVED FAILURE MODES:
5. PROCESSING FLAWS . . . $28 \%$
6. ASSEMBLY . . . . . . . . . . 8\%
7. TEST ESCAPES . . . . . . . 3\%

RETURNED UNITS EQUAL $\simeq 1.5 \%$ OF TOTAL PARTS SHIPPED
SUMMARY BASED ON RESULTS OBTAINED DURING THE INTERVAL 9/'76-3/'78

## Section 1. CMOS Reliability/Quality Enhancement

To ensure a totally reliable product and system, the design engineer needs to understand the capabilities and limitations of the CMOS product. In addition, a clear understanding of the techniques employed to improve reliability is essential for High Reliability system goals. The following describes the necessary tools to enhance CMOS reliability.

## DESIGNING OUT FAILURE MODES

## Static Charge

Since the introduction of MOS, manufacturers have searched for effective and safe ways of handling this sensitive device. High input impedance of CMOS, coupled with gate-oxide breakdown characteristics, result in susceptibility to electrostatic charge damage.

Figure 1 shows a cross-section of silicon gate MOS structure. Note the very thin oxide layer $(\approx 1000 \AA)^{*}$ present under the gate material. Actual breakdown voltage for this insulating layer ranges from 70 to 100 V .
Handling equipment and personnel, by simply moving, can generate in excess of 10 kV of static potential in a low humidity environment. Thus, static voltages, in magnitudes sufficient to damage delicate MOS input gate structures, are generated in most handling environments.
A failure occurs when a voltage of sufficient magnitude is applied across the gate oxide causing it to breakdown and destruct. Molten material then flows into the void creating a short from the gate to the underlying silicon. Such shorts occur either at a discontinuity in doping concentration, or at a defect site in the thin oxide. If no problems appear in the oxide, breakdown would most likely occur at gate/source, or gate/drain intersection coincidence due to the doping concentration gradient.
Noncatastrophic degradation may result due to overstressing a CMOS input. Sometimes an input may be damaged, but not shorted. Most of these failures relate to damage of the protection network, not the gate, and show up as increased input leakage.

$$
* 1 \AA\left(\text { Angstrom }=10^{-8} \mathrm{~cm}\right)
$$



FIGURE 1 - Silicon-gate PFET structure cross-section shows the heavily doped source and drain regions. They are separated by a narrow gap over which lies a thin-gate oxide and gate material.

## Voltage Limiting Input Protection

During the evolution of monolithic MOS, manufacturers developed various protection mechanisms that are an integral part of the circuit. However, several of these earlier techniques have been replaced by improved methods now in use. The object of most of these schemes is to prevent damage to input-gate structures by limiting applied voltages.
Recent CMOS designs employ a dual-diode concept in their input protection networks. Figure 2 illustrates such a protection circuit.
One characteristic of junction-isolated CMOS protection circuits is the $\approx 200 \Omega$ current limiting resistor. Cross sectional area of the metallization leading to the resistor, and the area of the resistor are, therefore, designed to absorb discharge energy without sustaining permanent damage. This dual-diode protection has proved very effective and is the most commonly used method in production today.

## HARRIS INPUT GATE PROTECTION

To protect input device gates against destructive overstress by static electricity accumulating during handling and insertion of CMOS products, Harris provides a protection circuit on all inputs. The general configuration of this protection circuit is shown in Figure 2.
Both diodes to the VDD and VSS lines have breakdown voltages averaging between 35 and 40 volts. Excessive static charge accumulated on the input pin is thus effectively discharged through these diodes which limit the voltage applied from gate to drain and source. The 200 ohm resistor provides current limiting during discharge. Depending on the polarity of the input static charge and on which of the supply pins is grounded, the protective diodes may either conduct in the forward direction or breakdown in the reverse direction.
In order to test this concept, step stress tests have been performed at Harris using an approximate equivalent circuit to simulate the static charge encountered in handling operations. The equivalent circuit consists of a 100 pF capacitor in series with a 1.5 K ohm resistor and is considered the rough equivalent of a human body. Step stressing takes the form of charging the capacitor to a given voltage and then discharging it into an input pin of the CMOS device under test according to the sequence given in MIL-STD-38510.

| Stress Voltage | Cumulative Failures |
| :---: | :---: |
| 500 | 0 |
| 700 | 0 |
| 1000 | 0 |
| 1500 | 1 |
| 1700 | 3 |
| 1800 | 4 |

These results indicate that the input protection used for Harris CMOS products provides adequate protection against static electricity based on the limits specified in MIL-STD38510.

There are two trade-offs to consider when fabricating an input protection scheme. Effectiveness of the overvoltage protection, and performance of the overall circuit. It is obvious that increasing series resistance and capacitance at an input limits current. This, in turn, increases the input protection's ability to absorb the shock of a static discharge. However, such an approach to protection can have a significant effect on circuit speed and input leakage. The input protection selected must provide a useful performance level and adequate static-charge protection.
Commonly used MOS-input protection circuits all have basic characteristics that limit their effectiveness. The zener diodes, or forward-biased pn-junctions, employed have finite turn-on times too long to be effective for fast rise-time conditions. A static discharge of 1.5 kV into a MOS input may bring the gate past its breakdown level before the protection diodes or zener becomes conductive.

Actual turn-on times of zeners and pn-diodes are difficult to determine. It is estimated that they are a few nanoseconds and a few tens of picoseconds, respectively. A low-impedance static source can easily produce rise times equal to or faster than these turn-on times. Obviously the input time constant lequired to delay buildup of voltage at the gate must be much higher for zener, or other schemes having longer turn-on times.


FIGURE 2 - Junction isolated dual-diode protection networks are most commonly used in today's CMOS circuits.

Consider an example. Figure 3 shows a test circuit that simulates the discharge of a 1.5 kV static charge into a CMOS input. Body capacitance and resistance of the average worker is represented by a 100 pF capacitor through $1.5 \mathrm{k} \Omega$. Switch A is initially closed, charging 100 pF to 1.5 kV with switch B open. Switch $A$ is opened, then $B$ is closed, starting the discharge. With the $1.5 \mathrm{~K} \Omega \times 5 \mathrm{pF}$ time constant to limit the charge rate at the DUT input, it would take approximately 350 psec to charge to 70 V above VDD. Diode turn-on time is much shorter than 350 psec , hence the gate node would be clamped before any damage could be sustained.

There is no completely foolproof system of chip-input protection presently in production. If static discharge is of high enough magnitude, or sufficiently short rise-time, some damage or degradation may occur. It is evident, therefore, that proper handling procedures should be adopted.


FIGURE 3 - Input protection network test setup illustrates how diode clamping prevents excessive voltages from damaging the CMOS device.

## HANDLING RULES

Elimination or reduction of static charge can be accomplished as follows:

- Use conductive work stations. Metallic or conductive plastic* tops on work benches connected to ground help eliminate static build-up.
- Ground all handling equipment.
- Gound all handling personnel with a conductive bracelet through $1 \mathrm{M} \Omega$ to ground. The $1 \mathrm{M} \Omega$ resistor will prevent injury.
- Smocks, clothing, and especially shoes of certain insulating materials (notably nylon) should not be worn in areas where devices are handled. These materials, highly dielectric in nature, will hold or aid in the generation of a static charge.
- Control relative humidity to as high a level as practical. A higher level of humidity helps bleed away any static charge as it collects.
- Ionized air blowers reduce charge build-up in areas where grounding is not possible or deisrable.
- Devices should be in conductive carrriers during all phases of transport. Leads may be shorted by tubular metallic carriers, conductive foam or foil.
- In automated handling equipment, the belts, chutes, or other surfaces the leads contact should be of a conducting nature. If this is not possible, ionized air blowers may be a good alternative.


## THE FORWARD-BIAS PHENOMENON

Monolithic CMOS integrated circuits employ a single-crystal silicon wafer into which FET sources and drains are implanted. For complex functions many thousands of transistors may be required and each must be electrically isolated for proper operation.

Junction techniques are commonly used to provide the required isolation - each switching node operating reverse-biased to its respective substrate material. Additionally, as previously mentioned, protection diodes are provided to prevent static-charge related damage where inputs interface to package pins. Forward-biasing any of these junctions with or without power applied may result in malfunction, parametric degradation, or damage to the circuit.

[^3]Before proceeding, it should be pointed out that junction isolation, in the classical sense, is not implemented in the CMOS structure. Although commonly called junction isolation, the CMOS technique varies substantially from that used in bipolar TTL (Figure 4).


FIGURE 4 - Junction isolation for bipolar and CMOS differ considerably. CMOS utilizes a simpler technique that takes advantage of its less complex processing.

## ELECTROMIGRATION AND FUSING

An aluminum metallization system is used for on-chip interconnect and wire bonding of most CMOS integrated circuits. On-chip metallization means a very pure grade of aluminum deposited on the surface of a silicon wafer. A subsequent metal etch defines the interconnect pattern.
This on-chip metallization can be subject to two primary current-density related failure modes, electromigration and fusing.
Electromigration results from displacement of metal atoms due to high current densities. Displacement of atoms creates physical holes in the metal structure that enlarge with time, eventually causing an open circuit. Under extreme circumstances, displacement can be sufficient to short to an adjacent line. Current density levels for which circuit life is not impaired are subjects of considerable debate. One figure, generally considered to be ultrasafe, is $105 \mathrm{~A} / \mathrm{cm}^{2}$.
Considerably higher current densities, on the order of $106-108 \mathrm{~A} / \mathrm{cm}^{2}$, are required to cause fusing. For a 0.3 mil wide, $40 \mu$ inch thick aluminum line and a fuse current density of $107 \mathrm{~A} / \mathrm{cm}^{2}, 775 \mathrm{~mA}$ will cause fusing. Current levels of this magnitude are not generated during normal CMOS operation.
Could a high-energy static discharge into a CMOS input or output cause fusing ? Yes, but such a failure would most likely occur due to heavily forward-biasing an input or output through a low impedance.

High currents resulting from an excessive forward-bias can cause severe overheating localized to the area of a junction. Damage to the silicon, overlying oxide and metallization can result.

## BIPOLAR PARASITICS

Care must always be exercised not to forward-bias junctions from input or output pads.
A complex and potential defect phenomenon is the interaction of a npn/pnp combination a la SCR (Figure 5). Forward-biasing the base-emitter junction of either bipolar component can cause the pair to latch-up if $\beta \mathrm{npn} \times \beta \mathrm{pnp} \geq 1$. The resultant low impedance between supply pins can cause fusing of metallization or over-dissipation of the chip.

Figure 5 shows how an SCR might be formed. The p+ diffusion labeled INPUT is connected to aluminum metallization and bonded to a package pin. Biasing this point positive with respect to VDD supplies base drive to the pnp through R2. Although gain of these lateral devices is normally very low, sufficient collector current may be generated to forwardbias and supply substantial base current to the vertical npn parasitic. Once the pair has been activated, each member provides the base current required to sustain the other. A latched condition will be maintained until power is removed or circuit damage disables further operation.


FIGURE 5 - Improper biasing can latch-up this SCR configuration. A $p+$ guard ring is commonly used to kill lateral pnp action. This ring is diffused into the surface at the junction of p - and n - silicon.

## DESIGN RULES EQUALLY IMPORTANT AS HANDLING RULES

A system using CMOS must have reliability designed in. No amount of testing can guarantee long term reliability when poor design practices are evident.

- Never apply signals to a CMOS circuit before power has been turned on.
- Where multiple supply voltages are used in a CMOS system, be sure to properly sequence power-up and power-down.
- Supply filter capacitance should be distributed such that some filtering is in close proximity to supply pins of each package. Testing has shown $0.01 \mu \mathrm{~F} /$ package to be effective in filtering noise generated by most CMOS functions.
- CMOS signal lines are terminated at the driving end by a relatively high impedance when operating at the low end of the supply voltage range. This high-impedance termination results in vulnerability to high-energy or high-frequency noise generated by bipolar or other non-CMOS components. Such noise must be held to manageable levels on both CMOS power and signal lines.
- Where CMOS must interface between logic frames or between different equipments, ground differences must be controlled in order to maintain operation within absolute maximum ratings.
- Capacitance on a CMOS input or output will result in a forward-bias condition when power is turned off. This capacitance must discharge through forward-biased input or output to substrate junctions as the bus voltage collapses. Excessive capacitance (thousands of pF ) should be avoided as discharging the stored energy may generate excessive current densities during power-down.
- Where forward-biasing is inevitable, current limiting should be provided. Current should not be permitted to exceed 1 mA on any package pin excluding supply pins.
All CMOS is susceptible to damage due to electrical overstress. It is the user's responsibility to follow a few simple rules in order to minimize device losses.
He should first select a source for the CMOS device that employs an effective input protecttion scheme. This will allow a greater margin of safety at all levels of device handling since the devices will not be quite so prone to static charge damage. Next, he should apply a sound set of handling and design rules. At minimum, this will eliminate electrical stressing or hold it to manageable levels.
With an effective on-chip protection scheme, good handling procedures and sound design, users should not lose any CMOS devices to electrical overstress.


# Section 2. Fusing Mechanism of Nichrome Thin Films Fusing Mechanisms of Nichrome Thin Films* 

J. L. Davidson, J. D. Gibson, S. A. Harris, and T. J. Rossiter

Nichrome fusible link programmable read-only memories, PROM's, have been developed and utilized for over 7 years ${ }^{1}$. The physical mechansim of fusing these resistors has been generally described as melting ${ }^{2}$, but only in the last 2 years, with the advent of a successful transmission electron microscopy technique ${ }^{3}$, has detailed information on the structure of the programmed fuse gap become available. These observations, coupled with electrical and thermodynamic characterization of the fusing event, have led to a clearer understanding of this phenomena with concurrent definition of programming conditions for reliable operation of programmed PROM's.

## SOME RELEVANT GENERAL PROPERITIES OF NICHROME

Fundamental to the mechanism of nichrome fusing are those physical properties that make it an excellent resistor material from a processing, design and applications perspective. It is no accident of history that nichrome is widely used for resistors on solid state devices.

To begin with, nichrome is a resistive material comprised of two transition metals - nickel and chromium. In transition metals, the outer electron shells contain only one or two electrons and some of the conduction electrons must come from inner shells. The inner shell conduction electrons are shielded by the outer shell resulting in a high scattering and trapping site density. Thus, transition metals are inherently less conductive than normal metals ${ }^{4}$. In the case of nichrome, an alloy effect ${ }^{4}$ occurs to further enhance electron scattering. The result is that the resistance of the alloy is much higher than the arithmetic average of its two components ${ }^{5}$ as illustrated in Figure $1^{* *}$.
The resistivity of nichrome makes it well suited for small geometry thin film resistors that are size compatible with high density fuse design requirements. Due to its high resistivity, the thickness of nichrome that is necessary to achieve a typical fuse resistance of 300 ohms is about $200 \AA$. The small cross-sectional area of the nichrome resistor (as compared to polycrystalline silicon, for example) is an advantageous property for a fuse, as will be described later. There is also the elimination of step coverage problems where the metallization (aluminum) contacts the nichrome.

[^4]A consequence of the extensive efectron scattering in nichrome is a short mean free path of the conduction electrons. For example, the mean free path in gold is $380 \AA^{6}$ compared to an estimated $40 \AA$ for nichrome. As a consequence, films greater than $100 \AA$ thick have bulk resistivity properties (i.e., surface effects are not dominant). As Figure 2 shows, surface scattering effects which reduce conduction are absent by the time the resistor film is greater than $100 \AA 7$ in thickness. The practical ramification of this property is reproducibility in the fabrication process. Because there is no dependence on surface effects to achieve the desired sheet resistivity, thin film resistors may be produced with excellent tolerance and stability ${ }^{8}$.

The short mean free path is also relevant to describing the fusing mechanism, discussed in the Mass Transport Models section.

Nichrome is a material that forms a self-limiting oxide skin. That is, the oxide of nichrome is known to be a coherent spinel ${ }^{9,10}$, see Figure 3. It is postulated that in the course of processing nichrome resistors, this thin spinel sheath will form around the nichrome to a thickness of $\simeq 20 \AA$. This sheath serves to stabilize the resistors and is partly responsible for the excellent thermal stability (absence of $\Delta R(T)$ effects) of nichrome ${ }^{11}$. This spinel may also be a factor in the fusing phenomena.

## MICROSTRUCTURE OF A PROGRAMMED NICHROME FUSE

The technique of using transmission electron microscopy (TEM) to examine programmed fuse gaps was developed by Dr. Kinsey Jones at C. S. Draper Labs ${ }^{3,12}$. It is the only technique which mutually satisfies the requirements of sufficient resolution to analyze the gap and not destroy in sample preparation the structure to be analyzed. It is this latter point that has severely limited the utility of the scanning electron microscope (SEM) in endeavors to analyze programmed nichrome fuses. In depassivating devices, necessary with the SEM, microstructural details of the fuse gap are destroyed. Many interpretations of the fusing phenomenon based on SEM results have been erroneous or misleading because what was seen was an artifact of sample preparation.

Figure 4 illustrates schematically the utilization of transmission electron microscopy for fuse gap analysis. Of course, besides direct structure observation, composition of various phases may be ascertained by electron probing.
The microstructure of a programmed fuse gap in a PROM circuit via TEM is shown in Figure 5. The relevance of those programming conditions will be discussed further in following sections, but Figure 5 is representative of the gap created in a nichrome fuse under programming power conditions specified 13 for PROM's.
The TEM photograph indicates the elemental distribution found by microprobing. The following observations are made:
a. The visual appearance indicates that the neck of the fuse was in the molten state during programming.
b. Mass transport of the nickel and chromium from the gap region has occured.
c. There is asymmetry to the melted nichrome distribution. That is, there is more densified nichrome on what was the cathode (negative) side of the fuse which suggests the molten nichrome moved in a direction opposite to electron flow during programming.
d. The gray phase (region C ) of the gap which comprises the insulative separation of the two sides of the fuse is devoid of nickel and composed of oxides of silicon and chromium ${ }^{14}$. The typical separation is $0.6-1.0$ microns. The resistance across the gap is > 10 megohms and it will not break down, electrically or structurally to voltages in excess of 100 volts.
e. The white spots, dark spots and filaments are described by the fluid dynamics of a disintegrating liquid sheet ${ }^{12}$. Briefly, that model describes how minute discontinuities in a liquid sheet, perterbate into larger holes and finally into droplets and filaments because of surface tension effects. The structure looks similar to a "frozen splash".

## MASS TRANSPORT MODELS

In the previous section, it has been demonstrated that programmed nichrome fuses melt and that mass transport takes place. But what is the mechanism, the driving force for mass transport? Table 1 lists the possibilities.

## Table 1

(1) Electromigration (Huntington \& Grone ${ }^{15}$ ): Mass flux occurs under the influence of high current flow because electron collisions with atoms of the conducting medium provide a net motion vector in the direction of electron flow.
(2) Thermal gradient (Soret ${ }^{16): ~ I n ~ t h e ~ p r e s e n c e ~ o f ~ a ~ t h e r m a l ~ d i f f e r e n t i a l, ~ m a t e r i a l ~}$ will diffuse from the high temperature to the cold temperature region.
(3) Concentration gradient (Fick 17): In an imbalanced distribution of concentration, mass will diffuse from regions of higher concentration to lower concentration.
(4) Field enhanced ionic mobility (Eyring and Jost ${ }^{18 \text { ): Molten metals will ionize, }}$ lose electrons and become cations. In the presence of an electric field, they will be driven towards the cathode.

Considering each possible mechanism in turn:
(1) Electromigration - On the surface, this seems a most logical explanation for programming. It is known that the current densities in a fuse neck at programming are very high ( $\sim 5 \times 10^{7} \mathrm{amps} / \mathrm{cm}^{2}$ ) and it could be postulated that this electron flux sweeps the nickel and chromium from the gap. But empirical data and theoretical considerations show this not to be the case.
a. TEM of the fuse gap indicates the molten nichrome has moved in a direction opposite to electron flow.
b. Theoretical calculations of the kinetic energy of conduction electrons in nichrome demonstrate that because the mean free path is short and the lattice binding energy is high (transition metals typically have high melting points), the electrons have insufficient energy to impart the mobility to the nickel and chromium atoms necessary for electromigration in the direction of electron flow.
However, general treatments of electromigration theory ${ }^{15,24}$ identify two forces acting on atoms of the conducting medium. One is the aforementioned electron momentum ('electron wind') in the direction of electron flow. The other is the electrostatic force from the applied electric field that causes ions of the conducting material to move opposite to the direction of electron flow. See mechanism (4).
Obviously, the joule heating that leads to melting the fuse is coming from electron interaction with the nichrome film. There is no incongruity with the fact that this is not leading to electromigration such as observed in aluminum. Because the mean free path is short, the energy exchanged per collision is small. But because electron scattering is a dominant factor in resistive materials, the frequency of collisions is high. Thus, thermal energy (lattice vibration) is added to the metal atoms. The electron collisions increase the amplitude of the atomic vibration and increase the temperature. This is why nichrome is an efficient material for converting electrical energy into thermal energy (toaster effect).

[^5](2) Thermal Gradient - From an analysis of heat flow in a fuse, it has been shown (see the Transient Heat Flow Analysis section), Figure 6, that the temperature profile across a fuse neck is flat. The gradient occurs at the neck-to-fuse body interface. But the programmed gap occurs in a region where there is no temperature gradient. Further, this model would predict a symmetric distribution of mass, post-programming which is not observed. Temperature gradient does not cause the mass transport.
(3) Concentration Gradient - It has been shown in unprogrammed fuses that no concentration gradient exists. Laterally in the fuse film this is borne out by the TEM/ probe analysis. That is, no nickel or chromium concentration variations are observed across an unprogrammed fuse. Vertically (distribution of nickel, chromium through a cross section of the resistor) it has been shown 20 , from sputter etching Auger analysis that the nickel and chromium are distributed uniformly through the film (no concentration layering effects).

Because there is no concentration gradient initially, this is ruled out as a starting mechanism for fusing.
(4) Field Enhanced Ionic Mobility - Eyring and Jost 18 have observed that liquids have a fixed ratio between their energy as a liquid and the energy required for vaporization, see Figure 7. Stated simply, the principal is, the more cohesive the liquid, the more energy is required to transform it to the gaseous phase, and the ratio is a constant. This rule held for all types of liquids (gases, solvents, organics, etc.) except metals. But by accounting for ionization of molten metals and the subsequent reduction in atomic radii, see Table II, they found that metals obeyed the liquid:gas constant energy ratio. In other words, molten metals are ionic.
It follows then that these positive ions (they have given up outer shell electrons) will move in the presence of an electric field (from the programming pulse) toward the negative terminal, opposite to the direction of electron flow. This is consistent with the TEM observations and with some investigations of electromigration. For example, Wever 25 observed in copper above $950^{\circ} \mathrm{C}$, that mass flux was toward the cathode.

In summary, nichrome fuses program as follows: A programming pulse of sufficient power is applied across the fuse. Power dissipation in the fuse neck heats this region into the molten state and the nickel and chromium atoms become ionized. They move toward the negative side of the fuse and the liquid film begins to disintegrate. The film becomes electrically discontinuous and rapidly returns to the solid state, the final structure resembling a frozen splash described by fluid dynamics. The fuse gap consists of insulative oxides of silicon and chrome, with resistance > 10 megohms.

## TRANSIENT HEAT FLOW ANALYSIS

The previous discussions dealt with the fusing event postfacto, describing the microscopic material structure created by programming. The dynamics of the fusing event can also be characterized. By modeling the fuse structure and its environment in terms of classical heat flow, the connection between electrical and material behavior of fuses can be established.

A computer thermal analysis program called "THEROS" 21 was used to calculate the dynamic temperature effects in a PROM-fuse structure as a function of applied power density.

This computer program can thermally model a multicomponent structure and calculate the temperature as a function of time for given power dissipation conditions. The program takes into account temperature dependent thermal properties of the various materials and
models a 2-dimensional multimaterial, multigeometrical structure into a RC circuit network that can be analyzed by sophisticated transient circuit analysis programs. This approach is convenient because the differential equations that describe heat flow problems have the same form as differential equations for RC circuit networks. For example, specific heat is analogous to capacitance, thermal conductivity is analogous to the inverse of resistance, temperature is analogous to voltage and heat flow is analogous to current. By way of the "THEROS" heat flow to electrical analog program, the sophistication available with present circuit analysis programs can be utilized to solve complex heat flow problems without consuming hours of computer time and without the errors prevalent in more simplified calculations. For the heat flow model to be truly representative of the actual device, the immediate environment of the fuse must be completely accounted for. For example, the passivating oxide layer on top of the fuse will affect the heat flow and the subsequent structure of the programmed fuse. Programming a fuse without the passivating oxide ${ }^{22}$ will result in a different structure than occurs in an actual PROM circuit.

The term "power density" is defined as the amount of power that is dissipated in the fuse neck region divided by the area of the fuse neck (watts/mil2), see Figure 8. The concept of defining power density as power per unit surface area is applicable to thin film heat flow problems where the heat is dissipated through a surface. (The concept is analogous to defining current density as current per cross sectional area). Figure 9 shows a plot of the computer results giving the temperature in the center of the nichrome fuse that would be achieved if a constant power were applied for a time $t$. The curves show that the fuse can easily reach the melt temperature of nichrome ${ }^{23}$ within microseconds for power densities $>2.5$ watts $/ \mathrm{mil}{ }^{2}$.

Figure 10 is a plot of the intercept of the time to reach the melt temperature ( $14500^{\circ} \mathrm{C}$ ) vs. the power density. This theoretical prediction of the power density versus time to reach the melt temperatures compares well with experimental data on time to fuse. The data in Figure 10 was taken from test vehicle fuses, processed identically to circuit fuses, but free of interfacing circuitry. This allowed precise characterization of fuse-pulse interactions. The data matches for long fusing time but deviates for short fusing time. This difference can be accounted for by considering the definition of "time to fuse". The experimental data points represent total time to fuse which includes rise time of the programming pulse, time for the fuse to heat to sufficient temperature, and time of the actual fusing event. For example, Figure 11 shows a typical current trace for a fuse programmed under constant voltage conditions. The trace shows a fixed rise time, $\operatorname{tr}$ (about 100 nanoseconds for this data), a response time, $t_{m}$, for the nichrome to reach the melt temperature, and a time for the fuse neck to enter the melt phase and program, tf. Plotting the time defined as $t_{m}$ shows excellent correlation with the theoretical prediction of the time to reach melt temperature. The difference between the theoretical prediction to reach melt and the actual time to fuse agrees with the measured values of $t_{r}+t_{f}$. Figure 10, therefore, shows that fusing follows a heat flow dependence that requires the nichrome to achieve melt. Proper PROM design necessitates taking into account thermal factors that affect the heat flow conditions in the neighborhood of the fuse. Concentrating power by optimum fuse geometry and ensuring sufficient power to the fuse will achieve fast, uniform programming.
For power density conditions below the programming threshold level, the fuse temperature as a function of power density into a fuse for a sustained pulse ( $\mathrm{t} \rightarrow \infty$ ) is shown in Figure 12. There is good agreement of the computer model with experimental data. The experimental data was derived from measuring the fuse resistance (at reduced current, avoiding 12 R heating) of an externally heated fuse and comparing that to the power necessary to generate the same resistance at an ambient temperature of $25{ }^{\circ} \mathrm{C}$. The agreement between model and experimental data is a further indication that the heat flow analysis is correctly projecting the temperature in the fuse.

It is also relevant to note the low power density on a fuse in the read mode, $5 \%$ of the threshold power density to melt the nichrome fuse. Test vehicle fuses were stressed at 1 watt $/ \mathrm{mil} 2$ which is $65 \%$ of the fusing threshold level and equivalent to a fuse temperature of $800^{\circ} \mathrm{C}$. No failure occured after 4000 hours of continuous operation. Thus, the designed power density for PROM operation in the read mode avoids the occurence of unprogrammed fuses becoming open.

In summary, the power density vs. time to program curve, Figure 10, agrees with the heat flow model and implies a single mechanism, melting for both fast and slow fusing. High power fusing (fast blow) approaches adiabatic heating conditions and therefore gives a large melted region and wide gap. Restricted power programming (slow blow) allows much of the heat to diffuse away taking longer for the fuse to reach melt.

## MARGINALLY PROGRAMMED FUSE

By grossly violating recommended programming procedures for fuses, it is possible to create a marginal fuse gap that may be subject to reverting state ('growback"). This anomaly was induced in a test vehicle fuse by restricting the power input to a value on the $t$ $\rightarrow \infty$ asymptote ( $\sim 1.5$ watts $/ \mathrm{mil}^{2}$ ) of the power density vs. time to fuse curve (Ref. previous section, Figure 10). Under these conditions, a fuse was induced to program, become electrically discontinuous, after 5 minutes of sustained power. This effect, programming under an anomalously reduced power, was not found to be reproducible. Many fuses at this power would not program after days.

This deliberately improperly programmed fuse was subsequently subjected to a slowly applied DC voltage ramp under current limited conditions (10M resistor in series). At 12 volts, the fuse resistance dropped to $\sim 5000$ ohms. The TEM photograph of this fuse is shown in Figure 13. It is obvious from this photograph that the reduced power condition has resulted in a fuse that has marginally programmed. That is, the gap created after programming is very narrow (approximately a few hundred angstroms) and subject to a voltage breakdown effect.
Fuses programmed per the recommended power levels will program rapidly with a wide gap as illustrated in the Mass Transport Models section. These fuses can be subjected to more that 100 volts and will undergo no change in electrical or physical condition.
As indicated in Figure 13, if a restricted amount of power is applied to a fuse, it is possible to create a very narrow gap. Under the presence of high voltage and extreme current limiting, it is then possible to force a voltage breakdown across the gap. It is postulated that this voltage discharge results in the establishment of a low conductivity relink at one or a few points of closest approach in the marginally blown gap. This specific structure could not be confirmed with the TEM study because even the TEM did not have resolution to examine microsturcture at < 300 angstroms.

This mechansim of marginal programming is precluded from occuring in an actual PROM circuit because the programming specification, specifically the power and pulse widths, have been established to only generate well blown, wide gap fuses. That is, if the power actually reaching a fuse is lower than that required to blow the fuse properly, the fuse will not program in the time allotted for the programming pulse. The device, therefore, becomes a programming reject (won't program) and is scrapped.
In summary, the observation that a nichrome fuse can be marginally programmed has no connection with the reliability of the PROM circuit. Recall, to generate this anomaly, a power density four times less than the designed value and a program time $\sim 108$ times longer than the maximum specified programming time was required. Further, a voltage $\sim 10$ times higher than the maximum that would be seen in an actual PROM, (with current limiting) was required to cause the relink.

Obviously, these observations and conclusions are based on nichrome fuses, PROM design, and control procedures as deployed by this manufacturer. Contentions by others that a specific fuse material, nichrome or something else, is more or less reliable must be interpreted in prespective of the manufacturer's technology and not necessarily be construed as being generally representative.

## LIFE TEST RESULTS

Life testing data of programmed PROM's has been accumulated for several years of production. The data in Table III summarizes those results. The total sample base represents a multiplicity of designs and configurations (256, 512, 1024, 2048, and 4096 bit PROM's). These samples were selected from production runs that had passed the standard final test program and were programmed to data sheet programming procedure. The burn-in conditions are representative of typical applications (except for elevated temperature). The results indicate that the level of reliability of these PROM circuits is equivalent to circuits of similar complexity that do not utilize fusible links.

## SUMMARY

(1) Conduction electrons in nichrome have a short mean-free path. This maximizes $12 R$ heating and precludes electromigration in the direction of electron flow as a fusing mechansim.
(2) Transmission electron microscopy is the only effective analytical tool to characterize the programmed fuse gap structure.
(3) Nichrome fuses program by molten metal (nickel, chrome), ions moving in the presence of an electric field. The final structure resembles a frozen splash and is described by fluid dynamics.
(4) Thermal analysis coupled with empirical programmed fuse data indicate a threshold power density for fusing. If this power density is exceeded, which can be assured if the programming time utilized is as specified, the fuse gap will be wide and reliable. If this power density threshold is only matched, it is possible to create a marginal fuse.
(5) Life test results indicate programmed PROM reliability is equivalent to devices of the same complexity that do not utilize fusible links.

## REFERENCES

1. Press Release, Harris Semiconductor, May 41970
2. Mo,R. S. and Gilbert, D. J., J. Electrochem. Soc., 120, 7 pp. 100-1003, (1973).
3. Jones, K. W., Plasma Etching as Applied to Failure Analysis, 12 Annual Proceedings IEEE, Reliability Physics Symposium, pp. 43-47, 1975.
4. Ziman, J. M., Electron and Phonons - The Theory of Transport Phenomena in Solids, Oxford Press, 1972.
5. Coles, B. R., Phys. Soc., B, 65, 221.
6. Chopra, K. L., Thin Film Phenomena, McGraw-Hill, 1969.
7. Nagata, M. et al., Proc. Elec. Comp. Conf., 1969.
8. L. Holland, "Thin Film Microelectronics", p. 17-19, Chapman and Hall, Ltd., (1966).
9. Nat. Bur. of Standards Publ. 296, Ed. by Wachtmon, J. B., et al., p. 125, (1968).
10. Wells, A. F. 'Structural Inorganic Chemistry", P. 379, Oxford Press (1950).
11. Philofsky, E. et al., Observations on the Reliability of NiCr Resistors, 8th Annual Proceedings IEEE, Reliability Physics Symposium, pp. 191-199, 1970.
12 Jones, K. W., et al., Fusing Mechansim of Nichrome Resistor Links in PROM Devices, 14th Annual Proceedings IEEE, Reliability Physics Symposium, 1976.
12. Harris Integrated Circuits Data Book, pp. Me-28-55, August, 1975.
13. Kenny, G. B., Fusing Mechanism of Nichrome Resistors in PROM devices, M. S. Thesis, MIT, June, 1975.
14. Huntington, H. B., and Grone, A. J., Phys. Chem. Solids, 20, 76 (1961).
15. Soret, Ch., Arch. de (Geneve, 3, 48 (1879).
16. Fick, A., Pogg. Ann, 95, 59 (1885).
17. Jost, W., Diffusion in Solids, Liguids, Gases, p. 470 , Academic Press (1960).
18. Franklin, P. and Burgess, D., Reliability Aspects of Nichrome Fusible Link PROM's, 12th Annual Proceedings IEEE, Reliability Physics Symposium, pp. 82-86, 1974.
19. Davidson, J. L., PROM Reliability, Presentation at NEPCON, Boston, Mass., October 1974.
20. Rossiter, T. J., THEROS, A Computer Program for Heat Flow Analysis, RADC Technical Report - 74-113, 1974.
21. Advertisement, Fairchild Semiconductor, "ELECTRONICS' , p. 39, July 24, 1975.
22. Bechtoldt, C. J. and Vacher, H. C., Trans AIME Vo. 221, p. 14, (1961).
23. D'Heurle, F. M., Proc. IEEE, 59, 10 (Oct. 1971).
24. Wever, H., Z. Elektrochem., 60, p. 1170 (1956).

## CONDUCTION PROPERTIES OF NICHROME

- NICKEL AND CHROMIUM ARE TRANSITION METALS.
$\bullet$ INNER SHELL ELECTRONS CONDUCT, OUTER SHELL SHIELDS. HIGHER RESISTANCE.
- ALLOY EFFECT ENHANCES SHIELDING/RESISTIVITY.


A - Handbook of Chemistry and Physics.
8 . Thin Film Technology, R. W. Berry, et. at
C - Japanese Metal Material Handbook, Y. Yamamoto, et. al.

Figure 1

FILM VS. BULK PROPERTIES


OXIDATION OF NICHROME


Ref. A - "Mass Transport in Oxides," NBS Publ. 296, (1968).
Ref. B - A. F. Wells, "Structural Inorganic Chemistry". Oxford Press (1950).

Figure 3

## SCANNING TRANSMISSION ELECTRON MICROSCOPY ANALYSIS OF FUSES



Figure 4

## STEM PROGRAMMED FUSE

PROGRAMMING CONDITIONS:
POWER = 150 mW .
TIME TO FUSE $=2 \boldsymbol{\mu}$ SEC.


POINT MICROPROBE ANALYSIS


NOTE: (A) "FROZEN SPLASH" EFFECT PROGRAMMING HAS MELTED NiCr IN GAP REGION.
(B) MASS TRANSPORT IN GAP.
(C) MASS ASYMMETRY TO NEGTIVE TERMINAL


Figure 5

## TEMPERATURE PROFILE IN FUSE NECK FROM HEAT FLOW MODEL



Figure 6


Fig. 11-24. Empirical relation between free energy of activation in liquids, $\Delta F$, and energy of evaporation, $\Delta E$, Rosevaere, Powell and Eyring.

TABLE II

| Metal | Average temp. ${ }^{\circ} \mathrm{C}$. | . $1 E_{\text {vap }} \mathrm{kcal}$. | . Eriorkcal. | $\frac{1 E_{\text {rap }}}{1 E_{\text {risr }}}$ | $\frac{1 E_{\text {vap }}}{\sqrt{E_{\text {rier }}}}\left(\frac{r_{\text {ion }}}{r_{\text {ratom }}}\right)^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Na | 500 | 23.4 | 1.45 | 16.1 | 2.52 |
| K | 480 | 19.0 | 1.13 | 16.7 | 3.41 |
| Ag | 1400 | 60.7 | 4.82 | 12.5 | 3.79 |
| Zn | 850 | 26.5 | 3.09 | 8.6 | 2.10 |
| Cd | 750 | 22.5 | 1.65 | 13.5 | 3.96 |
| Ge | 800 | 34.1 | 1.13 | 30.3 | 2.53 |
| Pb | 700 | 42.6 | 2.80 | 15.9 | 4.97 |
| $\mathrm{Hg}^{\text {g }}$ | 250 | 13.6 | 0.65 | 20.8 | 2.37 |
| Hg | 600 | 12.3 | 0.55 | 22.2 | 3.54 |
| Sn | 600 | 15.3 | 1.44 | 10.6 | 4.07 |
| Sn | 1000 | 14.5 | 1.70 | $\mathbf{8 . 6}$ | 3.30 |

From "Diffusion in Solids, Liquids, Gases", W. Jost.

Figure 7

POWER DENSITY IN FUSE NECK REGION


$$
\text { POWER DENSITY }=\frac{12\left(\rho_{s} l / w\right)}{(\ell \cdot w)}
$$

| $p_{s} \ell / \mathrm{w}=$ | RESISTANCE OF THE FUSE NECK (OHMS) | $\ell=$ | Length of fuse NeCK |
| :---: | :---: | :---: | :---: |
| $\rho_{s}=$ | SHEET RESISTIVITY OF NICHROME (OHMS/SQ) | $w=$ | WIDTH of fuse neck |
| l.w = | AREA OF FUSE NECK (MIL. ${ }^{\text {) }}$ | $1=$ | PROGRAMMING CURRENT (I = $V_{F} / R_{F}$ ) |

Figure 8

VS.
POWER DENSITY


Figure 9


Figure 10

$t_{r}=$ RISE TIME OF PROGRAMMING PULSE
$t_{m}=$ TIME FOR NiCr TO REACH MELT
$t_{f}=$ TIME OF THE FUSING EVENT (IONIC MASS TRANSPORT)
Figure 11

MAXIMUM FUSE TEMPERATURE VS. POWER DENSITY


Figure 12

PROGRAMMING CONDITIONS:
POWER DENSITY $=1.5$ WATTS/MIL ${ }^{2}$
TIME TO FUSE $=\mathbf{3 0 0}$ SEC.


FORCED RELINK OF MARGINALLY PROGRAMMED TEST FUSE


AT 12 VOLTS, RF.DROPPED $T O \simeq 5 K \Omega$

Figure 13

OPERATING LIFE TEST RESULTS

|  | \#DEVICES | \# DEVICE-HRS | \#FAILURES | ACTUAL FAILURE RATE | FAILURE RATE <br> @ 60\% C.L.(1) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ALL PROM TYPES | 3840 | 9.030 M | 3(3) | $0.03 \% / \mathrm{K}$ HRS ${ }^{(4)}$ <br> (MTTF - $3.3 \times 106$ HRS) | $0.046 \% / \mathrm{K}$ HRS ${ }^{(4)}$ <br> (MTTF-2.15 $\times 106$ HRS) |
|  |  |  | RATED TO 250C | 0.004\%/K HRS <br> (MTTF - $2.5 \times 107$ HRS) | $0.006 \% / \mathrm{K}$ HRS (MTTF - $1.65 \times 10^{7}$ HRS) |

BURN-IN SCHEMATIC

(1) C.L. (CONFIDENCE LEVEL)
(2) FUSE MATRIX: 50\% PROGRAMMED RANDOM PATTERN AS PER PRESCRIBED PROGRAMMING PROCEDURE.
(3) NON-FUSE RELATED FAILURES
(4) SAME OR BETTER THAN MSI FAILURE RATES (REF. MDFR 1273 - ROME AIR DEVELOPMENT CENTER)

Table III

# Microscopic Observations of Fuses 

Steve Harris, Memory Applications Manager

Beauty is in the eye of the beholder. When the eye is attached to a microscope, beauty can take strange forms. Nowhere is this more evident than when the realm of blown fuses in PROMs is entered. This paper will "shed some light" on the misinformation which has been generated regarding the nature of nichrome fuse gaps as viewed by different microscopic techniques.

## WHAT YOU SEE OPTICALLY

Using a light microscope to examine fuse structures is a futile exercise because the wavelength of visible light is within an order of magnitude of the total fuse dimensions. The microstructure of the fusing process reaction zone contains formations that are smaller than a wavelength of light. In addition, the overlying passivation acts like an aberrant lens and distorts the image which is visible. The most that can be reliably ascertained regarding the nature of a fuse with optical microscopy is whether the fuse is physically present or absent.

Photo 1* illustrates this physical phenomenon. The photograph is of photoresist after exposure to ultraviolet light and normal developing solutions. The ridges in the vertical portion of the photoresist are produced by the standing wave that is present due to reflection of the U.V. light from the oxidized silicon during resist exposure. As can be seen, the ridge pattern has a wavelength $\lambda$ of the incident light ( $\lambda=3650 \mathrm{~nm}$ ), the index of refraction of the photoresist is $n=1.58$; thus, for visible light on the order of $\lambda=5000 \mathrm{~nm}$, less than ten wavelengths are needed to span the fuse neck region.

## WHAT THE SCANNING ELECTRON MICROSCOPE SHOWS

The SEM is a useful analytical tool for many applications. This is amply demonstrated by Photo 1 that showed us the standing wave pattern in photoresist.
The SEM does have limitations in observing fuses, however. For one, it cannot "see" through the passivation layer on top of the fuse. This necessitates the removal of the glass and hence, physical and chemical alteration of the fuse gap microstructure. In addition, the results after depassivation are misleading. A SEM of a depassivated typical programmed NiCr fuse is shown in Photo 2. Photo 3 is a typical programmed polysilicon fuse as deployed in the CMOS PROM.

Previous observers have never reached satisfactory explanations for the fusing phenomena based on SEM photographic evidence. The important facts to consider here are that for both fuses, an electrical discontinuity has been achieved through programming. In both cases, the observer is hard pressed to determine how this was achieved, for his eyes tell him that both fuses appear physically connected in various areas. Electrically, we know this is not the case.

This brings us to the crucial observation that the SEM cannot distinguish between electrical conductors and electrical insulators. This is readily confirmed by observing the lack of differentiation afforded in the SEM view of the adjacent aluminum interconnect (an excellent conductor) and the underlying silicon dioxide (an excellent insulator). Since both of the above fuses are electrically discontinuous, some portion of their makeup is insulative, but the Scanning Electron Microscope gives us no clues as to the integrity of the insulator.

## TRANSMISSION ELECTRON MICROSCOPY ANALYSIS OF FUSES

A fresh approach in fuse analysis has been developed to view a fuse without disturbing the conditions present at the time of programming. Basically, the technique uses a thinned specimen PROM with the fuses sandwiched between the two normal glass sheets found on the PROM (the passivation above and thermal oxide below) with the underlying silicon substrate etched away as shown in Photo 4 . Now standard high resolution bright and dark field TEM (Transmission Electron Microscopy) analytical techniques are available.
Photo 4 is a TEM photograph of a typical programmed NiCr fuse. Now we can see which regions of the blown fuse are conductive metal and which are not. The well-defined darkened regions are metallic while the overlying gray, which is all that was seen by SEM, has proven by electron diffraction analysis to be a stable insulating oxide compound with crystalline order that resembles a $\mathrm{NiCr}_{2} \mathrm{O}_{4}$ spinel. The surrounding region of high transmission are characteristic of the undisturbed passivation and underlying thermal $\mathrm{SiO}_{2}$.
Therefore, Transmission Electron Microscopy has the capability of determining the true chemistry of programmed NiCr fuses.


PHOTO 1A


РНОТО 1B


PHOTO 2A


PHOTO 2B

## SEM Photographs of Programmed Fuses



РНОТО 3A



PHOTO 4

## Section 3. Reliability Screening Programs

## Reliability Screening Programs

## Facility Qualification

Harris is closely attuned to the requirements of military quality and reliability manufacturing programs. Our facilities and its quality plan is well accepted at all major companies. In addition, we have JAN qualification in the Bipolar Memory area and have JAN qualifications in process on CMOS Memory and Linear products.

## MIL-STD-883A Class B (Dash 8)

As a special service to users of high rel products Harris makes instantly available high reliability on many of our product lines. Simply by adding its postscript -8 to appropriate Harris part numbers "off the shelf" delivery can be obtained of products screened to MIL-STD-883 Method 5004 Class B.

## Hi-Rel Program

To meet our commitment to CMOS growth, Harris has introduced the Hi-Rel Dash 8 program. This program is designed to meet the needs of the customer seeking enhanced quality and reliability by additional screening steps.

This program is designed for:

- Customers using a current reliability add-on program.
- For the individual seeking a trade-off between additional cost and improved reliability and quality through screening - Harris gives a broad selection from Class B flow to burn-in only.
The Harris Hi-Rel Program is a comprehensive program aimed at serving the various needs of many customers. With the increasing need for improved IC systems mean time to failure performance, the Hi-Rel program assures high quality and reliability of CMOS circuits.
Harris CMOS devices have been produced for over 6 years in modern state of the art manufacturing facilities. Our implemented second and third generation mask designs with the experience of well-controlled processes, results in standard products with built-in reliability. Coupling Harris CMOS with a Hi-Rel program will result in an enhanced combination for quality and reliability.


## User Benefits

- Eliminates user screening programs
- Provides uncomplicated incoming inspection
- Reduces infant mortality and board rework
- Reduces field failures and unnecessary maintenance costs


## Quality

In theory, parts tested 100 percent should upon receipt at the user's site be 100 percent good. Due to the mass production of CMOS there may exist a small percentage of parts which escape 100 percent tests. The AQL or LTPD outgoing sampling plans at Harris have been very successful in stopping the DOA's (Dead on Arrival). For the user with complex systems using large quantities of products, a quality enhancement can be tailored into your specific Hi -Rel program by choosing tightened sampling plans. The tightened quality test plan ensures close maintenance of the improved quality level through careful product segregation and retesting.

## Reliability

Experience and perfected process controls have built reliability into a standard Harris CMOS product. Reliability cannot be tested into a part. Quality level may be improved by retesting and tighter sampling plans. However, reliability is improved by proper design and observance of sound ground rules, controlled processes and finally by stress testing to confirm claimed reliability performance. The Hi-Rel program offers a varied mix of stress tests to compress time and weed out devices subject to infant mortality. The equivalent early life failures are removed by the various screens. such as temperature cycling, stabilization bake, burn-in and high temperature functional testing. Some or all of these stress tests will remove early failures and thus improve overall system reliability.

## Dash 8 Program - MIL-STD-883; Off-the-Shelf Delivery; MIL-STD-883/MIL-M-38510, MIL-Q-9858A

## INTRODUCTION

## Statement of Scope

This section establishes the detail requirements for Harris' Circuits screened and tested under the Product Assurance Program.

The Harris DASH 8 Devices pass the screening requirements of the latest issue of MIL-STD-883, Method 5004, Class B, and the requirements as specified in this document. Included in this section are the quality standards and screening methods for commercial parts which must perform reliably in the field.

## Applicable Documents

The following Military documents form a part of this section to the extent referenced herein and provide the foundation for Harris Products Assurance Program.

| MIL-M-38510 | "General Specification for Microcircuits" |
| :--- | :--- |
| MIL-Q-9858A | "Quality Program Requirements" |
| MIL-STD-883 | "Test Methods and Procedures for Microelectronics" |
| NASA Publication 200-3 | "Inspection System Provisions" |

Harris maintains a Product Assurance Program (PAP) using MIL-M-38510 as a guide. Harris Product Assurance Program assures compliance with the requirements and quality standards of control drawings and the requirements of this specification.

The DASH 8 Program will also be found useful by those Harris customers who must generate their own procurement specifications. Use of the enclosed Harris Standard Test Tables, Test Parameters, and Burn-In Circuits will aid in reducing specification negotiation time.
NOTE: At the time of this printing, a new industry Standard Method for production of Class B and C microcircuits was being defined by JEDEC. Harris intends to implement this new standard procedure. The procedure embodies all relevant device screening sections of Mil. Spec. 883B and 38510D and is quite similar to our current Dash 8 program. Please consult your Harris representative if you are interested in procuring parts to this standard specification.

## PRODUCT ASSURANCE AT HARRIS

Our Product Assurance Department strives to assure that the quality and reliability of products shipped to customers is of a high quality level and consistent with customer requirements. During product processing, there are several independent visual and electrical checks performed by Quality Assurance personnel.
Prior to shipment, a final inspection is performed at Quality Assurance Plant Clearance to insure that all requirements of the purchase order and customer specifications are met. The system and procedures used and implemented are in accordance with MIL-M-38510, MIL-Q-9858A, MIL-STD-883A, MIL-C-45662 and MIL-I-45208.

The Harris Semiconductor Reliability and Quality Manual which is available upon request, describes the total function and policies of the organization to assure product reliability and quality.

100\% SCREENING PROCEDURE

|  | SCREEN | MIL-STD-883 METHOD/COND. |
| :---: | :---: | :---: |
| (1) | Internal Visual | 2010 Cond. B. |
| 2 | Stabilization Bake | 1080 Cond. C (24 hrs. minimum) |
|  | Temperature Cycling | 1010 Cond. C |
| ) | Constant Acceleration | 2001 Cond. E; Y1 plane |
| ) | Seal: (A) Fine <br> (B) Gross | 1014 Cond. A or B 1014 Cond. C2 |
|  | Initial Electrical | Harris Specifications |
| 7) | Burn-In Test | 1015, 160 hrs. @ 1250 C (or equivalent) (Burn-In circuits enclosed) |
| ) | Final Electrical 100\% go-no-go | Tested at Worst Case Operating Conditions |
|  | External Visual | 2009 Sample Inspection |
| (10) | Lot Acceptance | Table I, Group A Elect. Tests |

Note:
Traceability: All devices are assigned date code identification that provides traceability back to the inspection lot.

Branding: $\quad$ All devices are branded with the HX-XXXX-8 and EIA date code.
Aged Products: Product that has been held for more than 24 months will be reinspected prior to shipment to group $A$ inspection requirements.

## Additional

 Requirements:Attributes data will be supplied on Group A Lot Acceptance upon request.
Generic data from Harris' Reliability Add-On Program is available upon request. The objective of Harris Reliability Add-On Program is to provide a continuous life and environmental monitor for all products families in manufacturing. This program provides life test performance results to fullfill reliability data requirements and to verify package integrity. The Reliability Add-On Program is supplemental to customer funded Lot Qualification.

For customers desiring Lot Qualification, Harris Semiconductor will perform Group A, B, C and D inspections to MIL-STD-883, Method 5005 as defined herein for an additional charge.

## STANDARD PRODUCTS SCREENING AND <br> INSPECTION PROCEDURE



|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |




NOTE: 1. Group A, Subgroup 1, 2, 3, \& 9 for Bipolar - Table I, Subgroup 2 \& 10 for CMOS.

## HARRIS COMMERCIAL GRADE PRODUCTS

This product is processed on the same wafer fabrication lines, to the same thorough specification and rigid controls as HI -Rel parts. At wafer electrical probe the product may be categorized for electrical performance, such as temperature range of operation or maximum output (see specific product data sheet for grading details) by utilizing multiple colored inks. Defective die are inked with red ink, but, for example, die meeting the commercial temperature range electrical specifications may be inked with green ink.

The die are then visually inspected and sorted after die separation to a modified Class B visual criteria. They are then assembled in packages on a controlled assembly line. The ink used to categorize product performance, such as the green ink, might not be removed from the commercial grade die. This ink has been chemically characterized as inert and reliability verification confirms there is no effect on performance or operating life of the parts.

Harris invites any interested customer to review our assembly flow and facilities for information, quality survey, or certification.

TABLE I-GROUP A ELECTRICAL TESTS 1.

| SUBGROUP2. | CLASSES S \& B LTPD | CLASS C LTPD |
| :---: | :---: | :---: |
| Subgroup 1 <br> Static Tests at $\mathbf{2 5}^{\circ} \mathrm{C}$ | 5 | 5 |
| Subgroup 2 <br> Static Tests at Maximum Rated Operating Temperature | 7 | 10 |
| Subgroup 3 <br> Static Tests at Minimum Rated Operating Temperature | 7 | 10 |
| Subgroup 7 Functional Tests at $25^{\circ} \mathrm{C}$ | 5 | 5 |
| Subgroup 8 <br> Functional Tests at Maximum and Minimum Rated Operating Temperatures | 10 | 15 |
| Subgroup 9 Switching Tests at $25^{\circ} \mathrm{C}$ | 7 | 10 |
| Subgroup 10 <br> Switching Tests at Maximum Rated Operating Temperature | 10 | 15 |
| Subgroup 11 <br> Switching Tests at Minimum Rated Operating Temperature | 10 | 15 |

1. The specific parameters to be included for tests in each subgroup shall be as specified in the applicable procurement document. Where no parameters have been identified in a particular subgroup or test within a subgroup, no group $A$ testing is required for that subgroup or test to satisfy group $A$ requirements.
2. A single sample may be used for all subgroup testing. Where the required size exceeds the lot size, $100 \%$ inspection shall be allowed (see 30.2.5 of Appendix B of MIL-M-38510).

TABLE II - GROUP B TESTS (LOT RELATED) ${ }^{1}$

| TEST | MIL-STD-883 |  | LTPD* |
| :---: | :---: | :---: | :---: |
|  | METHOD | CONDITION |  |
| Subgroup 1 |  |  |  |
| Physical Dimensions | 2016 | $\cdots$ | 2 Devices (No Failures) |
| Subgroup 2 |  |  |  |
| a. Resistance to Solvents | 2015 |  | 3 Devices (No Failures) |
| b. Internal Visual and Mechanical | 2014 | Failure Criteria from Design and Construction Requirements of Applicable Procurement Document. | 1 Device (No Failures) |
| c. Bond Strength 2. <br> (1) Thermocompression <br> (2) Ultrasonic or Wedge <br> (3) Beam Lead | 2011 | (1) Test Condition C or D <br> (2) Test Condition C or D <br> (3) Test Condition H | 15 |
| Subgroup 3 |  |  |  |
| Solderability 3. | 2003 | Soldering Temperature of $260 \pm 10^{\circ} \mathrm{C}$ | 15 |

NOTES:

1. Electrical reject devices from the same inspection lot may be used for all subgroups when end point measurements are not required.
2. Test samples for bond strength may, at the manufacturer's option unless otherwise specified be randomly selected immediately following internal visual (precap) inspection specified in method 5004, prior to sealing.
3. All devices submitted for solderability test must have been through the temperature/time exposure specified for burn-in. The LTPD for solderability test applies to the number of leads inspected except in no case shall less than 3 devices be used to provide the number of leads required.
4. Generic data from Harris Reliability Add-On Program in the form of Reliability Bulletins are available upon request.
*Reference Note - Table 1*

TABLE III - GROUP C (DIE-RELATED TESTS)

| TEST | MIL-STD-883 |  | LTPD* |
| :---: | :---: | :---: | :---: |
|  | METHOD | CONDITION |  |
| Subgroup 1 |  |  |  |
| Operating Life Test | 1005 | Test Condition to be specified (1000 Hrs) | 5 |
| End Point Electrical Parameters |  | Table I-Subgroup 1 |  |
| Subgroup 2 |  |  |  |
| Temperature Cycling | 1010 | Test Condition C | 15 |
| Constant Acceleration | 2001 | Test Condition E $Y_{1}$ Axis |  |
| Seal | 1014 | As Applicable |  |
| (a) Fine <br> (b) Gross 2. |  |  |  |
| Visual Examination | 1. |  |  |
| End Point Electrical Parameters |  | Table I - Subgroup 1 |  |

## NOTES:

1. Visual examination shall be in accordance with method 1010.
2. When fluorocarbon gross leak testing is utilized, test condition $\mathrm{C}_{2}$ shall apply as minimum.
3. Generic data from Harris Reliability Add-On Program in the form of Reliability Bulletins are available upon request.
*Reference Note - Table 1 *

## TABLE IV - GROUP D (PACKAGE RELATED TESTS)



NOTES:

1. Devices used in subgroup 3, "Thermal and Moisture Resistance" may be used in subgroup 4, "Mechanical".
2. Visual examination shall be in accordance with method 1010 or 1011 at a magnification of 5 X to 10 X .
3. Visual examination shall be performed in accordance with method 2007 for evidence of defects or damage to case, leads, or seals resulting from testing (not fixturing). Such damages shall constitute a failure.
4. Electrical reject devices from that same inspection lot may be used for samples.
5. Visual examination shall be in accordance with paragraph 3.3.1 for method 1009.
6. When fluorocarbon gross leak testing is utilized, test condition $\mathrm{C}_{2}$ shall apply as minimum.
7. Generic data from Harris Reliability Add-On Program in the form of Reliability Bulletins are available upon request.
*Reference Note - Table 1 *

## Section 4. Burn-In Circuits

Burn-In Circuit Index

|  |  | Drawing No. |
| :---: | :---: | :---: |
| HM-0104 | $10 \times 4$ Diode Matrix | 1 |
| HM-0168 | $6 \times 8$ Diode Matrix | 2 |
| HM-0186 | $8 \times 6$ Diode Matrix | 3 |
| HM-0198 | $9 \times 8$ Diode Matrix | 4 |
| HM-0410 | $4 \times 10$ Diode Matrix | 5 |
| HM-6312 | $1024 \times 12$ CMOS ROM | 6 |
| HM-6388 | $8192 \times 8$ CMOS ROM | Preview |
| HM-6389 | $8192 \times 8$ CMOS ROM | Preview |
| HD-6431 | Hex Latched Bus Driver | 7 |
| HD-6432 | Hex Bi-Directional Bus Driver | 8 |
| HD-6433 | Quad Bus Transceiver | 9 |
| HD-6440 | 1 of 8 Decoder-Driver | 10 |
| HD-6495 | Hex Bus Driver | 24 |
| HD-6600 | Quad Power Strobe | 11 |
| HM-6501 | $256 \times 4$ CMOS RAM | 12 |
| HM-6503 | $2048 \times 1$ CMOS RAM | 13 |
| HM-6504 | $4096 \times 1$ CMOS RAM | 13 |
| HM-6508 | $1024 \times 1$ CMOS RAM | 14 |
| HM-6511 | $64 \times 12$ CMOS RAM | 15 |
| HM-6512 | $64 \times 12$ CMOS RAM | 16 |
| HM-6513 | $512 \times 4$ CMOS RAM | 17 |
| HM-6514 | $1024 \times 4$ CMOS RAM | 17 |
| HM-6518 | $1024 \times 1$ CMOS RAM | 18 |
| HM-6533 | $1024 \times 4$ CMOS RAM | 19 |
| HM-6543 | $4096 \times 1$ CMOS RAM | 20 |
| HM-6551 | $256 \times 4$ CMOS RAM | 12 |
| HM-6561 | $256 \times 4$ CMOS RAM | 21 |
| HM-6562 | $256 \times 4$ CMOS RAM | 22 |
| HM-6611 | $256 \times 4$ CMOS PROM | 23 |
| HM-6661 | $256 \times 4$ CMOS PROM | Preview |
| HM-7602 | $32 \times 8$ Bipolar PROM - Open Collector | 25 |
| HM-7603 | $32 \times 8$ Bipolar PROM - Three State | 25 |
| HM-76LS03 | $32 \times 8$ Bipolar PROM - Three State | Preview |
| HM-7608 | $1024 \times 8$ Bipolar PROM - Three State | Preliminary |
| HM-7610 | $256 \times 4$ Bipolar PROM - Open Collector | 26 |
| HM-7610A | $256 \times 4$ Bipolar PROM - Open Collector | 26 |
| HM-7611 | $256 \times 4$ Bipolar PROM - Three State | 26 |
| HM-7611A | $256 \times 4$ Bipolar PROM - Three State | 26 |
| HM-7616 | $2048 \times 8$ Bipolar PROM - Three State | Preview |
| HM-76160 | $2048 \times 8$ Bipolar PROM - Open Collector | Preview |
| HM-76161 | $2048 \times 8$ Bipolar PROM - Three State | Preview |
| HM-7620 | $512 \times 4$ Bipolar PROM - Open Collector | 26 |
| HM-7620A | $512 \times 4$ Bipolar PROM - Open Collector | 26 |
| HM-7621 | $512 \times 4$ Bipolar PROM - Three State | 26 |
| HM-7621A | $512 \times 4$ Bipolar PROM - Three State | 26 |
| HM-7625R | $256 \times 8$ Bipolar PROM - Three State | 31 |
| HM-7629 | $256 \times 8$ Bipolar PROM - Three State | 32 |
| HM-7640 | $512 \times 8$ Bipolar PROM - Open Collector | 27 |
| HM-7640A | $512 \times 8$ Bipolar PROM - Open Collector | 27 |
| HM-7640AR | $512 \times 8$ Bipolar PROM - Open Collector | Preview |


| HM-7641 | $512 \times 8$ Bipolar PROM - Three State | 27 |
| :---: | :---: | :---: |
| HM-7641A | $512 \times 8$ Bipolar PROM - Three State | 27 |
| HM-7641AR | $512 \times 8$ Bipolar PROM - Three State | Preview |
| HM-7642 | $1024 \times 4$ Bipolar PROM - Open Collector | 28 |
| HM-7642A | $1024 \times 4$ Bipolar PROM - Open Collector | 28 |
| HM-7642P | $1024 \times 4$ Bipolar PROM - Open Collector | Preliminary |
| HM-7643 | $1024 \times 4$ Bipolar PROM - Three State | 28 |
| HM-7643A | $1024 \times 4$ Bipolar PROM - Three State | 28 |
| HM-7643P | $1024 \times 4$ Bipolar PROM - Three State | Preliminary |
| HM-7644 | $1024 \times 4$ Bipolar PROM | 26 |
| HM-7644A | $1024 \times 4$ Bipolar PROM | 26 |
| HM-7645 | $1024 \times 4$ Bipolar PROM - Three State | Preview |
| HM-7645P | $1024 \times 4$ Bipolar PROM - Three State | Preview |
| HM-7647R | $512 \times 8$ Bipolar PROM - Three State | 29 |
| HM-7648 | $512 \times 8$ Bipolar PROM - Open Collector | 30 |
| HM-7649 | $512 \times 8$ Bipolar PROM - Three State | 30 |
| HM-7680 | $1024 \times 8$ Bipolar PROM - Open Collector | Preliminary |
| HM-7680R | $1024 \times 8$ Bipolar PROM - Open Collector | Preliminary |
| HM-7680P | $1024 \times 8$ Bipolar PROM - Open Collector | Preliminary |
| HM-7680RP | $1024 \times 8$ Bipolar PROM - Open Collector | Preliminary |
| HM-7681 | $1024 \times 8$ Bipolar PROM - Three State | Preliminary |
| HM-7681R | $1024 \times 8$ Bipolar PROM - Three State | Preliminary |
| HM-7681P | $1024 \times 8$ Bipolar PROM - Three State | Preliminary |
| HM-7681RP | $1024 \times 8$ Bipolar PROM - Three State | Preliminary |
| HM-7683 | $1024 \times 8$ Bipolar PROM | Preliminary |
| HM-7684 | $2048 \times 8$ Bipolar PROM - Open Collector | Preliminary |
| HM-7684P | $2048 \times 8$ Bipolar PROM - Open Collector | Preliminary |
| HM-7685 | $2048 \times 4$ Bipolar PROM - Three State | Preliminary |
| HM-7685P | $2048 \times 4$ Bipolar PROM - Three State | Preliminary |
| HM-7686 | $2048 \times 4$ Bipolar PROM - Open Collector | Preliminary |
| HM-7686R | $2048 \times 4$ Bipolar PROM - Open Collector | Preliminary |
| HM-7686P | $2048 \times 4$ Bipolar PROM - Open Collector | Preliminary |
| HM-7686RP | $2048 \times 4$ Bipolar PROM - Open Collector | Preliminary |
| HM-7687 | $2048 \times 4$ Bipolar PROM - Three State | Preliminary |
| HM-7687R | $2048 \times 4$ Bipolar PROM - Three State | Preliminary |
| HM-7687P | $2048 \times 4$ Bipolar PROM - Three State | Preliminary |
| HM-7687RP | $2048 \times 4$ Bipolar PROM - Three State | Preliminary |
| JAN-0512 | JAN Qualified PROM | 33 |



| NOTES: $R=820 \Omega$ | NOTES: $\begin{aligned} & R 1=820 \Omega, 1 / 4 W, \pm 10 \% \\ & R 2=910 \Omega, 1 / 4 W, \pm 10 \% \end{aligned}$ |
| :---: | :---: |
| 9 <br> NOTES: $\begin{aligned} & R 1=820 \Omega, 1 / 4 W, \pm 10 \% \\ & R 2=910 \Omega, 1 / 4 W, \pm 10 \% \end{aligned}$ | 10 <br> - outputs |
| NOTES: $\begin{aligned} & R=39 \Omega 1 \mathrm{~W} \\ & \mathrm{C}=.1 \mathrm{mfd} 20 \mathrm{wvdc} \end{aligned}$ | NOTES: <br> All R1 $=2 \mathrm{k} 1 / \mathrm{W}$ <br> All R2 $=1 \mathrm{k} 1 / 4 \mathrm{~W}$ |



NOTES:
$V_{D D}=5.5 \mathrm{~V}$
Static burn in circuit

16
HM-6512


NOTES:
All resistors are $47 \mathrm{k} \Omega$.



NOTES:
All resistors are $47 \mathrm{k} \Omega$,
$1 / 4 W, \pm 10 \%$
$1 / 2 W, \pm 10 \%$


NOTES:
$V_{D D}=5.5 \mathrm{~V}$
Static burn in circuit


NOTES:
$R 1=1.5 \mathrm{k} \Omega \mathrm{V} / \mathrm{WW}$
$R 2=1.0 \mathrm{k} \Omega 1 / 4 \mathrm{~W}$


21
HM-6561


NOTES:
R1, $2,3,4=10 \mathrm{k} \Omega 1 / 4 \mathrm{~W}$


NOTES:
$R=10 K, 1 / 4 W$

22
HM-6562


NOTES:
R1, 2, 3, 4 $=10 \mathrm{k} \Omega 1 / 4 \mathrm{~W}$

24


NOTES:
$R=820 \Omega 2,1 / 4 W, \pm 10 \%$

NOTES:
$\mathrm{T}_{\mathrm{A}}=+127^{\circ} \mathrm{C}{ }^{+} 3^{\circ}{ }^{\circ} \mathrm{C}$
$R=300 \Omega 1 / W 5 \%$
$\mathbf{f}_{0}=50 \%$ duty cycle to $50 \mathrm{kHz} \pm \mathbf{2 0 \%}$


27


HM-7640/41


NOTES:
$R=300 \Omega 1 / 4 W$

28
HM-7642/43


NOTES:
$R=300 \Omega 1 / 2 W$

30
HM-7683
HM-7648


NOTES:
$R=300 \Omega \pm 10 \%$
$\geq 0.25 \mathrm{~W}$


NOTES:
$R_{X}=300 \Omega$
0.1 W or greater
$\pm 10 \%$ or better


NOTES:
$R=300 \Omega$, $1 / 4 W$

33


NOTES:
$R=300 \Omega, 1 / 4 W$

## Ordering Information

## PRODUCT CODE EXAMPLE



## HARRIS DASH 8 PROGRAM

As a service to users of High Rel products, Harris makes readily available via the high reliability DASH 8 program many products from our product lines. Parts screened to MIL-STD-883 Method 5004 Class B are simply branded with the postscript "-8" to the appropriate Harris part numbers, in effect, offering "off the self" delivery. For details concerning this special Harris program for High Rel users, see the Dash 8 section of this Data Book.

NOTE: At the time of this printing, a new industry Standard Method for production of Class B and C microcircuits was being defined by JEDEC. Harris intends to implement this new standard procedure. The procedure embodies all relevant device screening sections of Mil. Spec. 883B and 38510D, and is quite similar to our current Dash 8 program. Please consult your Harris representative if you are interested in procuring parts to this standard specification.

## SPECIAL ORDERS

For best availability and price, it is urged that standard "Product Code" devices be specified, which are available worldwide from authorized distributors. Where enhanced reliability is needed, note standard "Dash 8" screening described in this Data Book. Harris application engineers may be consulted for advice about suitability of a part for a given application.

If additional electrical parameter guarantees or reliability screening are absolutely required, a Request for Quotation and Source Control Drawing should be submitted through the local Harris Sales Office or Sales Representative. Many electrical parameters cannot be economically tested, but can be assured through design analysis, characterization, or correlation with other parameters which have been tested to specification limits. These parameters are labeled "sampled and guaranteed but not $100 \%$ tested".
Harris reserves the right to decline to quote, or to request modification to special screening requirements.

# A Reliable Dry Ceramic Dual In-Line Package (CERDIP)* 

R. K. Lowry, C. J. Van Leeuwen, B. L. Kennimer, L. A. Miller


#### Abstract

The ceramic DIP package utilizing low temperature ( $\sim 500^{\circ} \mathrm{C}$ ) sealing glasses has been simultaneously widely deployed for packaging IC's and condemned for many high reliability applications because of high moisture content in the sealed cavity. This paper describes the construction, characteristics, and reliability performance of a volume producible, cost-effective Cerdip which has a sealed moisture content typically less than 50 ppmv.

\section*{INTRODUCTION}

The sealed die cavities of some Cerdip parts have been found to contain relatively high levels of moisture. In some instances this has led to device failure caused by electrogalvanic corrosion of circuit metallization.

A principal contributor to cavity water vapor is the solder glass used to form the package seal. Developments in the fields of mass spectroscopy and in-situ moisture sensors have provided means for measuring package moisture levels. In this paper, these methods are applied with other analytical investigations to identify moisture outgassing mechanisms for the two major types of solder sealing glasses. Data is presented showing that packages sealed with devitrifying glass may contain water vapor in excess of 5000ppmv, while other-wise-identical packages sealed with a vitreous glass may approach the dryness conditions generally found in metal or braze-seal packages. Properties and supporting reliability information are presented for vitreous solder glass which will yield a Cerdip package meeting the moisture limitation of MIL-STD-883B Method 1018.


## CERDIP PACKAGING

Among assets of the Cerdip are its sturdy construction and good resistance to thermal and mechanical shock. It is not likely to contain conductive particles inside the die cavity. Chips packaged in the Cerdip benefit from an additional high temperature bake of 450$520^{\circ} \mathrm{C}$ for the $5-10$ minute sealing temperature residence time. This is equivalent to $2 \times 10^{4}$ hour stabilization bake at $150^{\circ} \mathrm{C}$ ( 1 eV activation energy). The Cerdip package can be economically produced in high volume quantities.

Cerdips, of course, cannot be used where the device to be packaged cannot withstand the sealing temperatures used.
A drawback of Cerdip packaging has been device failure rates attributed to electrogalvanic corrosion of metallization on the chip. A necessary condition for such corrosion is the presence of water vapor within the die cavity. If cracks or pinholes exist in the protective glassivation covering the die, this water vapor may migrate to the chip surface. If the dewpoint temperature of the cavity ambient is reached, condensation will occur, producing liquid or frozen water which may contact metallized portions of the die surface. The result is a conductive pathway for ion transport. With the device under bias, stray currents across such pathways may corrode metal components resulting in device failure. Corrosion failure modes have been widely studied. 1-5 Discussion continues regarding the threshold quantities of water which must be present for corrosion to occur. 6-8

## CHARACTERIZING SOLDER GLASSES USED IN CERDIP PACKAGING

## Viscosity

The two general types of solder glasses used throughout the industry for IC packaging are the vitreous and the devitrifying types. 9-11 Devitrifying glasses are essentially thermosetting materials. They contain nucleating agents which induce formation of a crystalline

[^6]phase as the glass is heated. The properties of the crystalline phase are uniquely a function of heating times and temperatures. As devitrifying glass is heated, its viscosity drops and it melts in the region of $350-650^{\circ} \mathrm{C}$. During this low viscosity period, crystal growth begins at a finite number of nucleation sites. Then, at higher temperatures, usually between $400-750^{\circ} \mathrm{C}$, the viscosity rises, further crystal growth ceases, and the glass "sets". The result is a rigid glass material with different properties and a different melting point than the starting material.

Vitreous glass, on the other hand, simply softens and flows when heated above its melting point. The glass becomes rigid and the viscosity rises only when it is cooled below its melting point. Vitreous glass melts and flows at the same temperature each time it is processed. Figure $1^{*}$ summarizes the flow properties of the two glass types.

## Thermal Analysis

The glasses in this study were characterized by differential thermal analysis using commonly applied methods. 12-14 Figure 2 shows typical DTA curves for the two glass types. Point $M$ is the endotherm indicating where the glasses begin to melt. Point $S$ is where the glasses soften under their own weight and flow more readily. For devitrifying glass the S-D region is the minimum in the viscosity curve. $D$ is the main crystallization exotherm. $D^{\prime}$ is the onset of nucleation at the sites provided by the ZnO component. At $\mathrm{D}^{\prime \prime}$ crystallization is complete and the glass has again become rigid with a well-ordered characteristic crystal lattice. In the vitreous glass, point $S^{\prime}$ is'the major softening endotherm. At this point maximum interflow of glass from the alumina parts occur. As cooling proceeds to below point $M$ the glass again becomes rigid.

## Chemical Analysis

The major components of both vitreous and devitrifying glasses are oxides of lead and boron. All low-temperature solder glasses are necessarily formulated with $70-90 \% \mathrm{PbO}$ so that their thermal expansion coefficients will approximate that of the alumina piece parts ( $3-7 \times 10^{-6} /{ }^{\circ} \mathrm{C}$ ). $\mathrm{B}_{2} \mathrm{O}_{3}$ is present in both glass types as a flux, or glass-former.

Differences in metal oxide composition affect the properties and performance of these glasses. Therefore, the glasses studied here were characterized by DC arc optical emission spectroscopy to identify significant compositional differences. The devitrifying glass contained significant amounts of zinc and zirconium, the oxides of which are present to serve as nucleating agents. Lesser amounts of aluminum and practically no lithium were found. On the other hand, the vitreous glass had no significant concentrations of heavy metals because it does not require nucleating agents. It did contain significantly higher amounts of lithium and aluminum than the devitrifying glass, with lesser amounts of zirconium and practically no zinc. This vitreous glass contains a filler, such as lithium aluminum silicate, to provide the required coefficient of thermal expansion. Table 1 summarizes the qualitative compositional differences in the glass types. Emission spectroscopic analyses were used to confirm glass identities during these investigations.

## Sealing Profile

Figure 3 is the approximate sealing furnace temperature profiles for the glasses in this study. As implied by the DTA data, a higher peak sealing temperature is required to accomplish devitrification and secure a hermetic seal for devitrifying glass. The vitreous-glazed piece parts receive a conditioning pre-bake just prior to the sealing cycle.

Table 1.
Major Differences in Elemental Composition of Vitreous and Devitrifying Glass as Determined by DC Arc Optical Emission Spectroscopy

|  | Vitreous | Devitrifying |
| :---: | :---: | :---: |
| $1 \%$ | Al | $\mathrm{Zn}, \mathrm{Zr}$ |
| $.01-1 \%$ | $\mathrm{Zr}, \mathrm{Li}$ | Al |
| $.01 \%$ | Zn | Li |

[^7]
## MEASURING MOISTURE IN PACKAGES

Determining package ambient moisture content is a developing state of the art. For the measurements described in this paper, two methods were employed.

## Mass Spectroscopy

Figure 4 is a diagram of a typical system for package analysis; details of individual systems vary widely. A typical system consists of three main components: a sample opening chamber, the mass spectrometer to differentiate atomic species present in the sample, and a computerized data reduction system. The package opening chamber is mated to the mass spectrometer vacuum system, and is bakeable. The bake is critical to correct moisture results. A pre-analysis bake to $125^{\circ} \mathrm{C}$ removes water molecules adhered to outside sample surfaces and walls of the system to provide a low analysis background. During the analysis the chamber is maintained in excess of $100^{\circ} \mathrm{C}$ to assure that moisture remains desorbed from all die cavity surfaces. The evolved species leaving the opened package at different rates are conducted to the mass spectrometer via uniformly-heated system hardware to prevent selective loss of more condensible species. The gases arrive in the spectrometer where they are differentiated according to their atomic masses. The overall system is calibrated by analyzing commercially prepared gas mixtures. Detailed aspects of mass spectrometric package gas analysis have been described elsewhere. ${ }^{15}$

## Surface Conductivity Vehicle

The second measurement method employed is a special device called a surface conductivity or condensation cell, ${ }^{16}$ shown in Figure 5. These are in the form of chips fabricated in the integrated circuit production line by vacuum depositing aluminum over oxidized silicon, followed by a photoresist step to delineate closely spaced interdigitated metal stripes. The chips are mounted inside the package to be tested, bonded for external electrical connection, and the packages are then sealed by the applicable process to be investigated or monitored. The subject package is placed in a thermal chamber where it is initially heated to $100{ }^{\circ} \mathrm{C}$ to promote desorption. It is then cooled at a controlled rate while monitoring conductivity of the electrode structure. At the temperature where water vapor in the cavity condenses to form water on the chip surface, the conductivity rises. The temperature at which the conductivity rises can then be converted to the corresponding water content of the specimen using the nomograph in Figure 6.

## RESULTS OF PACKAGE AMBIENT ANALYSIS

The requirement to measure package ambient moisture to verify "dryness" is established by Method 1018 of MIL-STD-883B. This specification will ulitmately limit maximum allowable water vapor content to 500ppmv. This limit will exclude many of the existing Cerdip technologies for integrated circuits in high reliability applications.

In an effort to upgrade Cerdip technology, an ongoing program of monitoring sealed package ambients has been maintained in conjunction with a continuing package reliability testing program to understand device failure modes and assure high-quality dependable products. The following moisture information was gathered during testing over a two year period on packages sealed with a particular vitreous glass or two particular types of devitrifying glass. This data provides an excellent cross-section of results on a wide variety of manufacturer piece part lots and assembly production lots over that period. The data is comprised of measurements taken by rilass spectroscopy and conductivity cell. Both methods were applied to packages sealed with both types of glass investigated.

## Devitrifying Glass

Figure 7 shows the moisture distribution for packages sealed with devitrifying glass. This 42 -sample group exhibited a mean dewpoint value of -60 C . Seventeen percent of these packages contained less than 500ppmv water, while $46 \%$ contained more than 6000ppmv water.

## Vitreous Glass

Figure 8 shows the moisture distribution for packages sealed with vitreous glass. This 65 -sample group exhibited a mean dewpoint value of $-37{ }^{\circ} \mathrm{C}$. Ninety-one percent of these Cerdips contained less than 500 ppmv water.

## Metal Seal Packages

Figure 9 is the same information for a 21 -sample group of metal-sealed packages, whose mean dewpoint was $38^{\circ} \mathrm{C}$.

## SEALING GLASS AND MOISTURE

From this data it is evident that vitreous solder glass is a key to producing a dry package ambient. A number of factors contribute to these reduced moisture levels.
One is that raw vitreous glass with lithium aluminum silicate or similar compounds contains roughly an order of magnitude less desorbable water than devitrifying glass. Aluminosilicate glass has been determined by pressure-rise and mass spectrometry measurements to contain about fifteen times less bound water than borosilicate glass. 17 This smaller amount of desorbable water in vitreous glass could be due to two factors. The aluminosilicate may be reducing the number of bonding sites for hydroxyl groups in the $\mathrm{PbO}-\mathrm{B}_{2} \mathrm{O}_{3}$ structure. Or, it may be binding water of hydration within its own structure much more tightly than the $\mathrm{PbO}-\mathrm{B}_{2} \mathrm{O}_{3}$ network would alone. Whatever the mechanism, bulk glass which includes aluminosilicate or related compounds will contain or release fewer water molecules per unit volume than other glasses.

A second factor is the pre-seal conditioning bake of the vitreous glass. This causes the glass to desorb much of its native water prior to the sealing operation. When this bake is followed by direct introduction of parts to the sealing furnace, the glass arrives at seal formation without opportunity to re-hydrolyze ambient moisture. This method insures for the sealing operation a dry glass which has been pre-outgassed of much of its initial water content. The sealed glass of the finished package thus has substantially less water to release to the cavity ambient during the life of the part. Devitrifying glass connot effectively be pre-seal baked since any premature devitrification could result in hermeticity failure of the finished part.
The primary factor contributing to the higher moisture levels of devitrifying glass package ambients is the events which occur at devitrification. On the atomic level, a very energetic situation prevails as the $\mathrm{PbO}-\mathrm{B}_{2} \mathrm{O}_{3}$ system undergoes the nucleation process with ZnO (the $\mathrm{D}^{\prime}-\mathrm{D}^{\prime \prime}$ region on the DTA curve). At this time many chemical bonds are broken and re-formed as atomic rearrangements occur and the glass assumes a more highly-ordered lattice network. These events, which occur just at the critical time the hermetic seal is being formed, free water molecules originally bound in the glass. These molecules evolve and many of them are then trapped within the package cavity. Because of this process, packages sealed with devitrifying glass will always tend to have die cavities with higher moisture contents.

Still another contributing factor, though possibly of second-order importance, is the greater potential for water desorption from devitrifying glass during the operating lifetime of the part. In contrast, the aluminosilicate component of the vitreous glass in this study imparts a continuing dryness property which reduces the tendency to evolve moisture with time. This effect is suggested by the activation energy for water desorption from borosilicate and aluminosilicate glasses, which has been reported as 21 and $49 \mathrm{kcal} / \mathrm{gram}-$ mole, respectively. ${ }^{18}$

## Reliability Qualification of Vitreous Glass-Sealed Cerdips

Package qualification operating life tests were conducted for vitreous Cerdips in accordance with Method 5005.3 of MIL-STD-883. Low power dissipation circuit types, such as CMOS digital devices which operate with minimal chip temperature rise, were assembled in vitreous glass Cerdips. These were placed under $10-15 \mathrm{~V}$ reverse bias at $\leqslant 25^{\circ} \mathrm{C}$. Low
ambient operating temperatures allow condensation of cavity moisture, and electrical bias may then initiate corrosion of thin film metallization rendering the device nonfunctional. Table 2 shows that 1373 devices operated at 250 C or 00 C for a total of 4.531M device hours with zero failures. Delidding and visual examination of the packages as they completed life test showed no corrosion effects whatever on any of the devices.

## Table 2.

Vitreous Sealing Glass

| Applied Stress | No. of <br> Devices | Device- <br> Hours | No. of <br> Failures |
| :---: | :---: | :---: | :---: |
| A. Static Operating | 1313 | 4.447 M | 0 <br> Life @ Vdd = 10 <br> to 15V @ 250C <br> Ambient |
| B. See |  |  |  |
| Static Operating <br> Life @ Vdd = 10 <br> to 15V @ 00C | 60 | 84.0 K | Note 1) |

Note 1 - Resulting Failure Rate: 0.02\%/1000 Hours @ 60\% Confidence
Identical device types were also assembled in a specific devitrifying glass package, known to have considerable moisture in the cavity, and these were then life-tested under the same conditions. Table 3 shows that 455 of these devices operated 125.5 K device hours at $25^{\circ} \mathrm{C}$ experienced 79 corrosion-related failures. The failures were verified by visual examination. This package/glass structure was never qualified for use on deliverable product.

## Table 3.

Devitrifying Sealing Glass

| Applied Stress | No. of <br> Devices | Device- <br> Hours | No. of <br> Failures |
| :--- | :---: | :---: | :---: |
| Static Operating Life | 455 | 125.5 K | 79 <br> @ Vdd = 10-15 Volts <br> @ 250C Ambient <br> (See Note 2) |

Note 1 - Resulting Failure Rate: 65\%/1000 Hours @ 60\% Confidence
Note 2 - Low Ambient Temp. to Enhance Dewpoint Stimulation
Table 4 shows freeze-out test results conducted on $500-600 \mathrm{~mW}$ Bipolar PROMs assembled with vitreous glass. The devices were power-cycled at low temperatures for a total of 385.1 K device hours with no corrosion-related failures observed.

It must be emphasized that some devitrifying glasses, although possessing cavity ambients with more than 500ppmv moisture, do not necessarily induce corrosion failure. For example, Table 5 illustrates the results of freeze-out testing of PROM type circuits in a devitrifying glass package. For this particular 74 package group zero failures occurred. As the moisture distribution data of Figure 7 implies, a significant percentage of these packages are dry enough for corrosion to be avoided. Obviously, however, a drier package is preferred for overall reliability considerations.

Extensive package environmental-related physical parameter testing of vitreous Cerdips via MIL-STD-883 testing scheme resulted in zero failures for all tests applied as shown in Table 6.

Table 4.
Freeze-Out Test Results of Bipolar ( $500-600 \mathrm{~mW}$ ) PROMS
Vitreous Glass

| Mo/Yr | Ambient Temp. | Number of Failures* | Test Duration | Sample Size |
| :---: | :---: | :---: | :---: | :---: |
| 4/76 | -30C | 0 | 168 Hrs. | 36 |
| 6/76 | -30C | 0 | 168 Hrs. | 36 |
| 11/76 | -20C | 0 | 168 Hrs. | 36 |
| 3/77 | -25C | 0 | 168 Hrs. | 22 |
| 3/77 | -20C | 0 | 168 Hrs. | +36 |
| 6/77 | -20C | 0 | 500 Hrs. | 35 |
| 6/77 | -20C | 0 | 1 K Hrs. | 34 |
| 7/77 | -20C | 0 | 1 K Hrs. | 70 |
| 9/77 | -40C | 0 | 1 K Hrs. | 125 |
| 10/77 | -55C | 0 | 1 K Hrs. | 24 |
| 10/77 | -40C | 0 | 1 K Hrs. | 84 |
| 11/77 | -30C | 0 | 1 K Hrs. | 16 |
| Total |  | 0 | 385.1 K Hrs. | 554 |

*Corrosion related failures. Power burn-in at rated $V_{C C}=+5 \mathrm{~V}$ is cycled 3 minutes off for the duration of the test.
Table 5.
Freeze-Out Test Results - HPROMs Sealed in Devitrifying Glass

| Temperature | Sample <br> Size | Test <br> Duration | No. of <br> Cycles | No. of <br> Failures |
| :---: | :---: | :---: | :---: | :---: |
| -30 C | 30 | 72 Hrs. | 720 | 0 |
| -30 C | 20 | $24-48 \mathrm{Hrs}$ | $240-480$ | 0 |
| -10 C | 24 | 500 Hrs | 5000 | 0 |

Pulsating Operating Condition: 3 minutes power on and 3 minutes power off at ambient temperature.
Table 6.
MIL-STD-883B Tests of Vitreous Cerdips

| Test | Method | Samples/ Failures |
| :---: | :---: | :---: |
| Physical Limitations Lead Integrity <br> Solderability | $\begin{aligned} & M-2016 \\ & M-2004 \\ & M-2003 \end{aligned}$ | 283/0 |
| Salt Atmosphere | M-1009 | 125/0 |
| Bond Strength | M-2011 | 80/0 |
| Thermal Shock Temp. Cycle Moisture Resistance Fine/Gross Leak | $\begin{aligned} & M-1011 \\ & M-1010 \\ & M-1004 \\ & M-1014 \end{aligned}$ | 309/0 |
| Mechanical Shock Vibration Var. Freq. Constant Acc. Visual | $\begin{aligned} & M-2002 \\ & M-2007 \\ & M-2001 \\ & M-2009 \end{aligned}$ | 322/0 |

## CONCLUSION

As the foregoing discussion shows, Cerdip packages can now be produced to contain typically less than 500ppmv of cavity ambient moisture when vitreous sealing glass is used. Devitrifying glasses have historically produced wetter Cerdips because devitrifying glass:

1. Has higher native moisture content.
2. Can not be outgassed of water prior to seal.
3. Upon devitrifying. evolves significant moisture which is subsequently trapped in the cavity.
4. Is more likely to continue desorbing water into the cavity over the lifetime of the part.

Cerdip technology now offers a package which not only provides needed mechanical and reliability properties, but also offers the desired performance without likelihood of failure due to metallization corrosion. The internal cavity moisture condition which insures absence of corrosion is reproducibly attained by using vitreous low temperature solder glass of the proper composition to form the hermetic seal. The resulting moisture levels over the lifetime of the part are comparable to those provided by braze or weld sealed packages used heretofore where moisture-induced corrosion was to be avoided.
A unique combination has now been established between solder glass technology permitting economical volume processing of dry Cerdips and the added quality assurance for finished parts available from advancing state-of-the-art in measuring cavity ambient compositions (as reflected in Method 1018 of MIL-STD-883B). This combination will make the Cerdip more attractive for future cost control while continuing to maintain the high-reliability performance essential in the critical applications of integrated circuits.

## REFERENCES

1. Eisenberg, P. H., Brandewie, G. V., and Meyer, R. A., "Effects of Ambient Gasses and Vapors at Low Temperatures on Solid State Devices", 7th New York Conference on Electronics Reliability, IEEE, New York, May 20, 1966.
2. Thomas, R. W., "Moisture, Myths, and Microcircuits", IEEE Transactions on Parts, Hybrids, and Packaging, Volume 12, (3), Sept. 1976.
3. Kolesar, S. C., "Principles of Corrosion", J. Electrochem Soc., 123, Jan. 1976, 155-167.
4. Koelmans, H., "Metallization Corrosion in Silicon Devices By Moisture-Induced Electrolsis', J. Electrochem Soc., 123, January 1976, 168-171.
5. Mason, D. R., Harris Semiconductor, 1975, internal data.
6. Meyer, D. E. and Thomas; R. W., "Moisture in Semiconductor Packages"; Solid State Technology, Sept. 1974, 56-59.
7. Zierdt, C. H., JEDEC Commitee Correspondence, "MIL-STD-883B Method 1018, Internal Water Vapor Content", August 1977.
8. Moisture Measurement Technology for Hermetic̣ Semiconductor Devices, ARPA/NBS Workshop, National Bureau of Standards, Gaithersburg, Maryland, March 22-23, 1978.
9. Simpson, W. M., American Glass Review, October 1976, 10-11.
10. Hogan, R. E., Chemtech, January 1971, 42.
11. Rabinovich, E. M., Neorganicheskie Materialy, 7, 4, April 1971, 545-560.
12. Ramsey, T. H., Solid State Technology, January 1972, 29.
13. Ramsey, T. H., Solid State Technology, September 1974, 51.
14. Ramsey, T. H., Ceramic Bulletin, 50(8), 1971, 671.
15. Thomas, R. W., "Microcircuit Package Gas Analysis Techniques", International Reliability Physics Symposium, Las Vegas, Nevada, April 20, 1976.
16. Cordasco, V., "Control of Microcircuit Contamination", RADC-TR-75-317,' Final Technical Report AF 30602-74-C-0203, March, 1976.
17. Garbe, S. and Christians, K., Vacuum-Technik, 11 (9), 1962, in Holland, L., The Properties of Glass Surfaces, John Wiley and Sons, New York, 1964, 212.
18. Ibid., 225.


FIGURE 1 - Sealing Glass Viscosities


FIGURE 2 - Differential Thermal Analysis


FIGURE 3 - Nominal Seal Furnace Profiles


FIGURE 4 - Mass Spectrometer


FIGURE 5 - Surface Conductivity Vehicle


FIGURE 6


FIGURE 7 - Devitrifying Sealing Glass


FIGURE 8 - Vitreous Sealing Glass


FIGURE 9 - Metal-Seal Packages

| PRODUCT | 1* | 3* | 9* |
| :---: | :---: | :---: | :---: |
|  | CERDIP | EPOXY | CERPACK |
| HM-0104 | 4 U |  | 9 H |
| HM-0168 | 4 U |  | 9 H |
| HM-0186 | 4 U |  | 9 H |
| HM-0198 |  |  | 8 C |
| HM-0410 | 4 U |  | 9 H |
| HM-6312 | 4G | 3 D | 8C |
| HM-6388 (Preliminary) |  |  |  |
| HM-6389 (Preliminary) |  |  |  |
| HD-6431 | 42 | 3G | 8B |
| HD-6432 | 4 N | 3 D | 8 C |
| HD-6433 | 42 | 3G | 8 B |
| HD-6440 | 4 N | 3D | 8 C |
| HD-6495 | 42 | 3G | 8 B |
| HD-6600 | 4D |  |  |
| HM-6501 | 4M | 3 E | 8 E |
| HM-6503 | 5B | 3D | 8 H |
| HM-6504 $\dagger$ | 5B | 3D | 8 H |
| HM-6508 | 4P | 3G | 8B |
| HM-6512 | 4 N | 3D | 8C |
| HM-6513 | 5B | 3 D | 8 C |
| HM-6514 $\dagger$ | 5B | 3D | 8 C |
| HM-6518 ${ }^{+}$ | 4 N | 3D | 8C |
| HM-6533 | 4M | 3 E | 8K |
| HM-6543 | 4M | 3 E | 8K |
| HM-6551 | 4M | 3 E | 8 E |
| HM-6561 $\dagger$ | 4 N | 3 D | 8 C |
| HM-6562 | 4 P | 3G | 8 B |
| HM-6611 | 5 C |  | 8B |
| HM-6661 | 4 N |  | 8C |
| JAN-0512 | 4K |  |  |
| HM-7602 | 42 | 3G | 8B |
| HM-7603 | 42 | 3G | 8B |
| HM-76LS03 | 42 | 3G | 8B |
| HM-7608 | 4K | 3 F | 8 F |
| HM-7610 | 42 | 3G | 8B |
| HM-7610A | 42 | 3G | 8B |
| HM-7611 | $4 Z$ | 3G | 8B |
| HM-7611A | 42 | 3G | 8B |
| HM-7616 | 5A |  | 8L |
| HM-7620 | 42 | 3G | 8 B |
| HM-7620A | 42 | 3G | 8B |
| HM-7621 | 4 Z | 3G | 8B |
| HM-7621A | 42 | 3G | 8 B |
| HM-7625R | 4K | 3 F | 8 F |
| HM-7629 | 4K | 3F | 8 F |
| HM-7640 | 4K | 3F | 8 F |
| HM-7640A | 4K | 3F | 8 F |
| HM-7640AR | 4K | 3F | 8F |

[^8]Selection Guide
(Continued)

| PRODUCT | 1* | 3* | 9* |
| :---: | :---: | :---: | :---: |
|  | CERDIP | EPOXY | CERPACK |
| HM-7641 | 4K | 3 F | 8F |
| HM-7641AR | 4K | 3F | 8 F |
| HM-7642 | 4 N | 3D | 8 C |
| HM-7642A | 4 N | 3D | 8 C |
| HM-7642P | 4 N | 3D | 8C |
| HM-7643 | 4 N | 3D | 8 C |
| HM-7643A | 4 N | 3D | 8C |
| HM-7643P | 4 N | 3D | 8C |
| HM-7644 | 4 P | 3K | 8C |
| HM-7644A | 4P | 3K | 8C |
| HM-7647R | 4K | 3F | 8F |
| HM-7648 | 4L | 3 N | 8D |
| HM-7649 | 4L | 3 N | 8D |
| HM-7680 | - 4 K | 3F | 8 F |
| HM-7680R | 4K | 3F | 8 F |
| HM-7680P | 4K | 3F | 8 F |
| HM-7680RP | 4K | 3F | 8F |
| HM-7681 | 4K | 3F | 8F |
| HM-7681R | 4K | 3F | 8F |
| HM-7681P | 4K | 3F | 8F |
| HM-7681RP | 4K | 3F | 8F |
| HM-7683 | 4L |  | 8 J |
| HM-7684 | 5E |  | 8 H |
| HM-7684P | 5E |  | 8 H |
| HM-7685 | 5E |  | 8 H |
| HM-7685P | 5E |  | 8 H |
| HM-7686 | 4L |  | 8 J |
| HM-7686R | 4L |  | 8 J |
| HM-7686P | 4L |  | 8 J |
| HM-7686RP | 4L |  | 8 J |
| HM-7687 | 4L |  | -8J |
| HM-7687R | 4L |  | 8J |
| HM-7687P | 4L |  | 8 J |
| HM-7687RP | 4L |  | 8 J |
| HM-76160 | 5A |  | 8L |
| HM-76161 | 5A |  | 8L |

$\dagger$ Available in Leadless Carriers. See page 6-19.

NOTE FOR PACKAGE DRAWINGS ON FOLLOWING PAGES:

1. All dimensions in inches; millimeters are shown in parentheses.
2. All dimensions $\pm .010( \pm 0.25 \mathrm{~mm})$ unless otherwise shown.
3. Internal package codes are shown in black squares.

## Package Dimensions



| 4D 5 D <br> 14 LEAD CERDIP |  |
| :---: | :---: |
|  | 4L <br> 20 LEAD CERDIP |
|  | 40 <br> 14 LEAD CERDIP |
| 42 <br> 16 LEAD CERDIP | 5C <br> 16 LEAD CERDIP |




## Leadless Carriers

Harris Semiconductor is offering four CMOS RAMs in 18 pin leadless carriers. Electrical specifications for these parts are identical to the equivalent product in the standard DIP package. Mechanical specifications for the 18 pin leadless carriers are shown below. For availability and additional information contact your nearest Harris Representative or Harris Sales Office.

All electrical grades of the following product types are available as stock items:

| HM4-5618 | $1024 \times 1$ | CMOS RAM | 18 Pin |
| :--- | ---: | ---: | :--- |
| HM4-6561 | $256 \times 4$ | CMOS RAM | 18 Pin |
| HM4-6504 | $4096 \times 1$ | CMOS RAM | 18 Pin |
| HM4-6514 | $1024 \times 4$ | CMOS RAM | 18 Pin |

The Package Code for Leadless Carriers is 4.



Dice Ordering Information $7-2$
Dice Geometry
Dice Geometries \&





## Dice Ordering Information

## GENERAL INFORMATION

Harris Memory Products are available in chip form to the hybrid micro circuit designer. The standard chips are DC electrically tested at +250 C to the data sheet limits for the commercial device and are $100 \%$ visually inspected to MIL-STD-883, Method 2010, Condition B criteria. Packaging for shipment consists of waffle pack carriers plus an anti-static cushioning strip for extra protection.
The hybrid industry has rapidly become more diversified and stringent in its requirements for integrated circuits. To meet these demands Harris has several options additional to standard chip processing available upon request at extra cost. For more information consult the nearest Harris Sales Office.

## CHIP ORDERING INFORMATION

Standard and special chip sales are direct factory order only. The minimum order on all sales is $\$ 250.00$ per line item. Contact the local Harris Sales Office for pricing and delivery on special chip requirements.

## MECHANICAL INFORMATION

Dimensions: All chip dimensions nominal with a tolerance of $\pm .003^{\prime \prime}$. Maximum chip thickness is $.012^{\prime \prime}$.
Bonding Pads: Minimum bonding pad size is $.004^{\prime \prime} \times .004^{\prime \prime}$ unless otherwise specified.

## PRODUCT CODE EXAMPLE


*Contact Harris for
availability of -2
$\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
dice.

NOTE: All Harris Digital Memory Products have biased substrates. Persons wishing to utilize product in dice form should contact the Harris factory for specific product information regarding proper connection of the substrate.

## Dice Geometry Index

Product Drawing No. Product Drawing No.

HD-6431 1
HD-6433 $\quad 1$
HD-6495 1
HD-6432 2
HD-6440 3
HD-6600 $\quad 1$
HM-0104 5
HM-0168 6
HM-0186 7
HM-0198 $\quad 8$
HM-0410 $\quad 9$
HM-6312 10
HM-6501 11
HM-6551 11
HM-6503 12
HM-6504 12
HM-6508 13
HM-6512 . 14
HM-6513 15
HM-6514 $\quad 15$
HM-6518 16
HM-6561 17
HM-6562 18
HM-6611 $\quad 19$
HM-6661 20
HM-7602 21
HM-7603 $\quad 21$
HM-76LS03 21
HM-7608 22
HM-7680/80R/80P/80RP 22
HM-7681/81R/81P/81RP 22
HM-7610 23
HM-7611 23
HM-7610A 24
HM-7611A 24
HM-7620 25
HM-7621 25
HM-7620A $\quad 26$
HM-7621A 26

HM-7625R 27
HM-7647R 27
HM-7648 27
HM-7649 27
HM-7629 28
HM-7640 28
HM-7641 28
HM-7642 29
HM-7643 29
HM-7644 29
HM-7640A 30
HM-7640AR 30
HM-7641A 30
HM-7641AR 30
HM-7642A 31
HM-7642P 31
HM-7643A 31
HM-7643A 31
HM-7643P 31
HM-7616 32
HM-76160 32
HM-76161 32



12
HM-6503, HM-6504


14
HM-6512



15
HM-6513, HM-6514



## 17 HM-6561



18 HM-6562


HM-6611



HM-7608, HM-7680/80R/80P/80RP, HM-7681/81R/81P/81RP


21 HM-7602, HM-7603, HM-76LS03


## 23 HM-7610, HM-7611



| 24 | HM-7610A, HM-7611A | 25 HM-7620, HM-7621 |
| :---: | :---: | :---: |
| 26 | HM-7620A, HM-7621A | 27 HM-7625R, HM-7647R, HM-7648, <br> HM-7649 |






## OEM Sales Offices

## EASTERN REGION

535 Broadhollow Road
Melville, L.I., N.Y. 11746
(516) 249-4500

Suite 301
177 Worcester Street
Wellesley Hills, Mass. 02181
(617) 237-5430

Suite 325
650 E. Swedesford Road Wayne, Penn. 19087
(215) 687-6680

Suite 115
2020 West McNab Road
Ft. Lauderdale, FI. 33309
(305) 971-3200

## CENTRAL REGION

Suite 100
4972 Northcutt Place
Dayton, Ohio 45414
(513) 226-0636

Suite 508
2355 S. Arlington Hts. Rd.
S Arlington Hts., III. 60005
(312) 437-4712

Suite 7G
777 S. Central Expressway Richardson, Texas 75080 (214) 231-9031

## WESTERN REGION

2016 Quail Street
Newport Bch., Calif. 92660
(714) 540-2176

Suite 300
625 Ellis Street
Mountain View, Calif. 94043
(415) 964-7443

HOME OFFICE
P.O. Box 883

Melbourne, FI. 32901
(305) 724-7000

TWX-510-959-6259

## International Sales

## Europe

## OEM SALES

## BELGIUM

HARRIS SEMICONDUCTOR, INC.
53 Blvd. de Waterloo, Bte 5
B-1000 Brussels, Belgium
Tel: (02) 5110824
TX 26382
ENGLAND
HARRIS SYSTEMS LTD.
Harris Semiconductor Div.
P.O. Box 27, 145 Farnham Rd.

Slough SL1 4XD
Tel: (Slough) 34666
TX 848174 Harris G

## FRANCE

HARRIS SEMICONDUCTOR
4 Ave. Charles de Gaulle
F-78150 Le Chesnay
Tel: 955-45-20
TX 842696514 F

## GERMANY

HARRIS GmbH
Harris Semiconductor Div.
Einsteinstrasse 127.
D-8000 Munchen 80, W. Germany

## EUROPEAN DISTRIBUTORS

## AUSTRIA

KONTRON GmbH
Ameigasse 49
A-1140 Vienna
Tel: (222) 945646
TX 11699

## BELGIUM

BETEA S. A.
15 Av. Geo Bernier
B-1050 Brussels
Tel: (02) 6499900
TX 23188

## DENMARK

DITZ SCHWEITZER A. S.
Vallensbaekvej 41
DK-2600 Glostrup
Tel: (02) 453044
TX 33257

EUROPEAN DISTRIBUTORS
(Continued)

## FINLAND

FINN METRIC OY
Ahertajantie 6D
SF-02101 Tapiola PI 6
Tel: 460844
TX 122018
FRANCE
ALMEX
48 Rue de L'Aubépine
F-92160 Antony
Tel: 666-21-12
TX 250067
A 2 M
40 Rue des Tilleuls
F-92100 Boulogne
Tel: (1) 6036640
TX 200491
SPETELEC
Tour Europa
Belle Epine, Cidex All
F-94532 Rungis
Tel: 6865665
TX 25.801

## GERMANY

ALFRED NEYE-ENATECHNICK GmbH
Schillerstrasse 14
D-2085 Quickborn b. Hamburg
Tel: (04106) 612/1
TX 0213590
KONTRON ELEKTRONIK GmbH
Breslauer Str. 2
D-8057 Eching near Munich
Tel: (89) 31 88-1
TX 0522122
ITALY
ERIE ELETTRONICA SPA
Via Melchiorre Gioia 66
I-20125 Milano
Tel: (2) 6884833/4/5
TX 36385
LASI ELETTRONICA SPA
V. Le Lombardia, 6

I - Cinisello Balsamo - Milano
Tel: (02) 9273578
TX 37612

## NETHERLANDS

TECHMATION ELECTRONICS B.V.
Gebouw 106, P.O. Box 7713
1117 ZL - Schiphol-Oost
NL - Amsterdam
Tel: (020) 470141
TX 18612

NORWAY
EGA A/S
Ulvenveien 75
P.O. Box 53, Oekern

N -Oslo 5
Tel: (02) 221900
TX 11265
SPAIN \& PORTUGAL
INSTRUMENTOS ELECTRONICOS DEPRECISION
Alcalde Sainz de Baranda 33
Madrid 9, Spain
Tel: 2741007
TX 22961

## SWEDEN

AB ELEKTROFLEX
Box 7068
S-17207 Sundbyberg
Tel: (08) 289290
TX 17644

## SWITZERLAND

STOLZ A. G.
Bellikonerstr. 218
CH-8968 Mutschellen
Tel: (057) 54655
TX 54070

## UNITED KINGDOM \& IRELAND

APEX LTD.
396 Bath Road
Slough, Berks SL1 6JE, England
Tel: (06286) 63741
TX 848519
CRELLON ELECTRONICS LTD.
380 Bath Road
Slough, Berks SL1 6JE, England
Tel: Burnham (06286) 4434
TX 847571
MEMEC LTD.
Thame Park Ind. Estate
Thame, Oxon OX9 3RS, England
Tel: (084421) 3146
TX 837508
Far East
OEM SALES

## JAPAN

HARRIS SEMICONDUCTOR INC.
Far East Branch
Suzuya Bldg., 2F
8-1 Shinsen-Cho
Shibuya-Ku, Tokyo 150
Tel: (03) 476-5581
TX J 26525

FAR EAST DISTRIBUTORS

## AUSTRALIA

CEMA (DISTRIB.) PTY. LTD.
21 Chandos Street
Crows Nest, N.S.W. 2065
Tel: 439-4655
TX A22846
JAPAN
HAKUTO COMPANY, LTD.
Foreign Division
C.P.O. Box 25

Tokyo, 100-91
Tel: (03) 503-3711
TX J 22912
MITSUBISHI CORPORATION
6-3, Marunouchi 2-Chome
Chiyoda-Ku
Tokyo, 100-91
Tel: (03) 210-3023
TX J 22222

## India

AMERICAN COMPONENTS INC.
For Sujata Sales and Exports Ltd.
1601 Civic Center Drive
Santa Clara, Calif. 95050 U.S.A.
Tel: (408) 249-4212
TX ELCOMP

## South America

ROW INC.
3421 Lariat Drive
Shingle Springs, CA 95682
Tel: (916) 677-2827

## Harris Technology: Your competitive edge.

Innovative technology from Harris can be translated into technical advantages for your product or a more competitive and cost effective means of solving your customer's needs. Over the years Harris has pioneered in developing sophisticated processes such as dielectric isolation (DI), and is known for expertise in thin-film technology, dielectrically isolated high voltage CMOS, and its unique self-aligned silicon gate CMOS process which yields ICs with superior speed/ power/density characteristics.

These state-of-the-art processes have spawned a wide family of analog and digital devices which offer designers higher performance and raise the level of system reliability. Advanced linear products include the first monolithic 12-bit D/A converter, high performance operational amplifiers, and the most complete family of CMOS and bipolar analog switches. Digital products include a complete range of bipolar PROMs from 256 to 8 K bits, CMOS memories, and a CMOS 12-bit microprocessor.

Let Harris technology go to work for you and supply that elusive competitive edge...that extra something to help you meet the challenge of competition and succeed.

|  | Harris offers: |
| :--- | :--- |
| $\left.\begin{array}{ll}\text { ANALOG } & \text { DIGITAL } \\ \text { Operational Amplifiers } & \text { Bipolar PROMs } \\ \text { Qwitches } & \text { CMOS RAMs, ROMs, PROMs } \\ \text { Multiplexers } & \text { Microprocessors } \\ \text { Sample and Hold } & \text { CMOS LSI Logic } \\ \text { D/A Converters } & \\ \text { A/D Converters } & \\ \text { Precision Voltage References } & \\ \text { Delta Modulators (CVSD) } & \\ \text { Keyboard Encoders } & \\ \text { Line Drivers/Receivers } & \\ \hline\end{array}\right] .$ |  |

## Digital Data Book Registration

Important: Harris has a number of exciting new digital products in development. Every Data Book holder should mail one of these cards immediately to receive new product data as soon as available.

## Registration Card

$\square$ Add my name to mailing list for future Harris Digital Product Data Sheets and Application Notes.

My application/end product is: $\qquad$

I plan to use the following digital I.C.'s:
$\square$ Bipolar PROM
$\square$ CMOS RAM
$\square$ CMOS PROM, ROM
$\square$ CMOS $\mu \mathrm{P}$, Peripheral
$\square$ CMOS Communications Ckts (UART,
$\square$ BRG, 1553 Ckt)
$\square$ Diode Matrix
$\square$ I need a new or improved digital I.C. with the following characteristics:

Qty/Yr.
$\square$ Bipolar PROM
CMOS RAM

CMOS PROM, ROM

CMOS $\mu \mathrm{P}$, Peripheral BRG, 1553 Ckt)

I need a new or improved digital I.C. with the following characteristics:
$\qquad$
$\qquad$
$\qquad$
Name $\qquad$ Title $\qquad$

Company $\qquad$ Mail Station $\qquad$
Address $\qquad$

City $\qquad$ State $\qquad$ Zip

## FIRST CLASS

PERMIT NO. 10
SEC. 510 P.L. \& R. MELBOURNE, FLA.

no postage stamp necessary if mailed in the united states

FIRST CLASS POSTAGE WILL BE PAID BY

BOX 883
MELBOURNE, FLORIDA 32901


[^0]:    * Harris can not assume responsibility for PROMs programmed to data tapes or masters which contain errors. The user must insure the accuracy of the data provided to Harris. Harris guaranteed that the programmed PROMs will contain the information provided if either of the following formats are followed.

[^1]:    A - Address Input
    $\overline{\mathrm{S}}-$ Chip Select
    D - Data Input
    Q - Data Output
    G - Output Enable

[^2]:    * These outputs are three state

[^3]:    *Supplier: 3M Company "Velostat".

[^4]:    * Presented at IEEE International Reliability Physics Symposium, 1976.
    ** Figure Drawings found on Pages 5-18 Thru 5-22.

[^5]:    Footnote: Arguments have also been advanced that oxidation is the mechanism of fusing ${ }^{19}$. If this were so, the probe data, which discerns elemental presence, would not show nickel and chromium depletion in the gap region, i. e., mass transport, per se, would not have occured. Because the TEM data clearly indicates mass transport, attention is focused here on identifying the driving force for that mass transport.

[^6]:    * Presented at IEEE International Reliability Physics Symposium, April 1978 at San Diego, Ca.

[^7]:    * Illustrations start on page 6-10.

[^8]:    * These package numbers to be used in product ordering. Other numbers shown in Selection Guide and drawings are internal package numbers.
    t Available in Leadless Carriers. See page 6-19.

