Volume 3




inear Jata Acquisition · Communications · Linear · Data Acquisitio

MARRIS

Analog Data Book

Divinuications Linear DataAcquisition Communications Linea





### Harris Linear & Data Acquisition Products

Harris Semiconductor Analog Products represent the state of the art in precision and high speed performance. Capitalizing on the advanced linear processing technologies developed over the past 15 years, Harris Semiconductor Analog Products offer high quality and unmatched performance.

This data book describes Harris Semiconductor's complete line of Linear and Data Acquisition products, and includes a complete set of product specifications and data sheets, application notes and a separate section describing our quality and high reliability program.

All specifications in this data book are applicable only to packaged products. Specifications for dice are obtainable in Harris Semiconductor's Chip Data Book.

Please fill out the registration card at the back of this data book and return it to us so we may keep you informed of our latest new product developments over the next year.

If you need more information on these and other Harris products, please contact the nearest Harris sales office listed in the back of this data book.

Copyright (C) Harris Corporation 1982

(All rights reserved)

Printed in USA

Harris Semiconductor's products are sold by description only. Harris reserves the right to make changes in circuit design specifications and other information at any time without prior notice. Accordingly, the reader is cautioned to verify that data sheets and other information in this publication are current before placing orders. Information contained in application notes is intended solely for general guidance; use of the information for user's specific application is at user's risk. Reference to products of other manufacturers are solely for convenience of comparison and do not imply total equivalency of design, performance, or otherwise.

### Contents

# ~~~

### **General Information**

Alpha-Numeric Product Index Ordering Information I. C. Handling Procedures Harris Analog I. C. Technologies Cross Reference High Temperature Electronics Advanced Packaging Techniques

### **Operational Amplifiers, References and Comparators**

**CMOS** Analog Switches

**CMOS** Analog Multiplexers

**Data Conversion Products** 

**Communications Products** 

**Harris Hi-Rel Products** 

**Analog Application Notes** 

Chip Information

Harris Quality and Reliability Programs

Packaging

Harris Sales Locations

.

.

·

### Alpha-Numeric Product Index

		Page
HA-1608	+10V Adjustable Voltage Reference	2-3
HA-2400/04/05	PRAM, Four Channel Operational Amplifiers	2-6
HA-2420/25	Fast Sample and Hold Operational Amplifiers	5-2
HA-2500/02/05	Precision High Slew Rate Operational Amplifiers	2-10
HA-2510/12/15	High Slew Rate Operational Amplifers	2-14
HA-2520/22/25	Uncompensated High Slew Rate Operational Amplifiers	2-18
HA-2530/35	High Slew Rate Wideband Inverting Operational Amplifiers	2-22
HA-2539	Super High Slew Rate Wideband Operational Amplifiers	2-26
HA-2540	Ultra High Slew Rate Operational Amplifiers	2-29
HA-2600/02/05	Wideband, High Impedance Operational Amplifiers	2-32
HA-2620/22/25	Very Wideband, Uncompensated Operational Amplifiers	2-36
HA-2630/35	High Performance Current Booster	2-40
HA-2640/45	High Voltage Operational Amplifiers	2-44
HA-2650/55 HA-2720/25	Dual High Performance Operational Amplifiers	2-48
HA-2720/25 HA-2730/35	Wide Range Programmable Operational Amplifiers Wide Range Dual Programmable Operational Amplifiers	2-52
HA-2730/35 HA-2740	Quad Programmable Operational Amplifiers	2-58 2-64
HA-4156	High Performance Quad Operational Amplifiers	2-64
HA-4600/02/05	High Performance Quad Operational Amplifiers	2-07
HA-4620/22/25	Wideband, High Performance Quad Operational Amplifiers	2-78
HA-4741	Quad Operational Amplifier	2-84
HA-4900/02/05	Precision Quad Comparators	2-88
HA-5062	Dual Low Power, JFET Input Operational Amplifier	2-95
HA-5064	Low Power, JFET Input Quad Operational Amplifier	2-97
HA-5082	Dual JFET Input Operational Amplifier	2-100
HA-5084	JFET Input Quad Operational Amplifier	2-102
HA-5100/05	Wideband, JFET Input Operational Amplifiers	2-105
HA-5110/15	Wideband, JFET Input, Uncompensated Operational Amplifiers	2-111
HA-5130/35	Precision Operational Amplifiers	2-117
HA-5160/62	Wideband, JFET Input, High Slew Rate, Uncompensated Operational Amplifiers	2-124
HA-5170	Precision JFET Input Operational Amplifier	2-131
HA-5190/95	Wideband, Fast Settling Operational Amplifiers	2-133
HA-8023	Triple Low Power Programmable Operational Amplifier	2-140
HC-5502	SLIC-LC Subscriber Line Interface Circuit	6-7
HC-5510/5511 HC-5512/5512A	Monolithic CODECs	6-12
HC-5512/5512A	PCM Monolithic Filter All Digital Continuously Variable Slope Delta Modulator (CVSD)	6-21
HD-0165	Keyboard Encoder	6-2
HI-200	Dual SPST CMOS Analog Switch	5–2 3–4
HI-201	Quad SPST CMOS Analog Switch	3-4 3-10
HI-201HS	High Speed Quad SPST CMOS Analog Switch	3-16
HI-300	Dual SPST CMOS Analog Switch	3-19
HI-301	SPDT CMOS Analog Switch	3-19
HI-302	Dual DPST CMOS Analog Switch	3-19
HI-303	Dual SPDT CMOS Analog Switch	3-19
HI-304	Dual SPST CMOS Analog Switch	3-19
HI-305	SPDT CMOS Analog Switch	3-19
HI-306	Dual DPST CMOS Analog Switch	3-19
HI-307	Dual SPDT CMOS Analog Switch	3-19
HI-381	Dual SPST CMOS Analog Switch	3-24
HI-384	Dual DPST CMOS Analog Switch	3-24
HI-387	SPDT CMOS Analog Switch	3-24
HI-390	Dual SPDT CMOS Analog Switch	3-24
HI-506/507	Single 16/Differential 8 Channel CMOS Analog Multiplexers	4-3
HI-506A/507A	16 Channel CMOS Analog Multiplexers with Overvoltage Protection	4-9
HI-508/509	Single 8/Differential 4 Channel CMOS Analog Multiplexers	4-15
HI-508A/509A HI-516	8 Channel CMOS Analog Multiplexers with Overvoltage Protection	4-22
	16 Channel/Differential 8 Channel CMOS High Speed Analog Multiplexer	4-28 4-31
HI-518 HI-524	8 Channel/Differential 4 Channel CMOS High Speed Analog Multiplexer 4 Channel Video Multiplexer	4-31
HI-524 HI-539	4 Channel Video Multiplexer Monolithic, Four Channel, Low Level, Differential Multiplexer	4-34 4-39
HI-562A	12 Bit High Speed Monolithic Digital-to-Analog Converter	5-12
		5 12

		-
HI-1818A/1828A	Low Resistance 8 Channel CMOS Analog Multiplexer	4-48
H1-5040	Low Resistance SPST Switch	3-29
HI-5041	Low Resistance Dual SPST Switch	3-29
HI-5042	Low Resistance SPDT Switch	3-29
HI-5043	Low Resistance Dual SPDT Switch	3-29
HI-5044	Low Resistance DPST Switch	3-29
HI-5045	Low Resistance Dual DPST Switch	3-29
HI-5046	Low Resistance DPDT Switch	3-29
HI-5046A	Low Resistance DPDT Switch	3-29
HI-5047	Low Resistance 4 PST Switch	3-29
HI-5047A	Low Resistance 4 PST Switch	3-29
HI-5048	Low Resistance Dual SPST Switch	3-29
HI-5049	Low Resistance Dual DPST Switch	3-29
HI-5050	Low Resistance SPDT Switch	3-29
HI-5051	Low Resistance Dual SPDT Switch	3-29
HI-5610	10 Bit High Speed Monolithic Digital-to-Analog Converter	5-17
HI-5618A/18B	8 Bit High Speed Digital-to-Analog Converters	5-23
HI-5712/12A	High Performance 12 Bit Analog-to-Digital Converters	5-30
HI-5900	Analog Data Acquisition Signal Processor	5-39
HI-5901	Analog Data Acquisition Signal Processor	5-44
HI-7541	12 Bit Multiplying Monolithic Digital-to-Analog Converter	5-50
HI-DAC801	12 Bit High Speed Monolithic Digital-to-Analog Converter	5-57
LF347	Wideband Quad JFET Input Operational Amplifiers	2-179
LF353	Wideband Dual JFET Input Operational Amplifier	2-187
LF355 Series	Monolithic JFET Input Operational Amplifiers	2-143
LF356 Series	Wideband Monolithic JFET Input Operational Amplifiers	2-156
LF357 Series	Decompensated Wideband Monolithic JFET Input Operational Amplifiers	2-169
LM108/308	Operational Amplifiers	2-196
LM108A/308A	Operational Amplifiers	2-201
LM118/318	Operational Amplifiers	2-206
LM118A/318A	Operational Amplifiers	2-213
LM143/343	High Voltage Operational Amplifiers	2-220
LM143A/343A	High Voltage Operational Amplifiers	2-227
LM146/346	Programmable Quad Operational Amplifiers	2-234
LM148/348	Quad 741 Operational Amplifiers	2-246
LM148A/348A	Quad 741 Operational Amplifiers	2-254
LM1558A/1458A	Dual Operational Amplifiers	2-262
LM2908	Quad Operational Amplifiers	2-265
LM4250/4250C	Programmable Operational Amplifiers	2-267
OP-07	Ultra-Low Offset Voltage Operational Amplifier	2-272
0, 01	ona Low onset voltage Operational Amplitien	2 212

Page


### Advance

HA-5141/42/44 HA-5180/5180A HA-5320 HC-5531 HI-565A HI-5660 HI-5680 HI-5685 HI-5687 HI-5687	$\mu$ Power Operational Amplifier, Single, Dual & Quad Ultra Low IBIAS JFET Input Precision Operational Amplifier High Speed Precision Monolithic Sample & Hold Amplifier Automatic Line Balance Network High Speed Monolithic Digital-to-Analog Converter with Reference Fast, Complete 12 Bit A-to-D Converter with $\mu$ P Interface High Speed Monolithic D-to-A Converter 12 Bit Low Cost Monolithic D-to-A Converter High Performance Monolithic 12 Bit D-to-A Converter Wide Temperature Range Monolithic 12 Bit D-to-A Converter	2-275 2-277 5-62 6-28 5-63 5-64 5-65 5-66 5-66 5-68 5-72
HI-5687 HI-DAC16B/C HV-1000/05/10	Wide Temperature Range Monolithic 12 Bit D-to-A Converter 16 Bit D-to-A Converter Induction Motor Energy Saver	5-70 5-72 6-30


### **Ordering Information**

Harris proprietary Analog products are designated by "Harris Product Code". These products will always begin with the letter H and specific device numbers are isolated by hyphens. "Industry standards" are identified by their standardized part numbers and product. Examples of both product codes are shown below. When ordering, please refer to products by the full code identification.

### HARRIS PRODUCT CODE EXAMPLE



#### INDUSTRY STANDARDS PRODUCT CODE EXAMPLE



### PACKAGE

H - TO-5 (TO-99, TO-100, TO-8) J - Mini Cerdip (8-pin) N - Plastic Dual-In-Line Package

#### **DEVICE NUMBER\***

3, 4, or 5 Digit Number Suffix Indicators: A - Improved Electrical Specification

C - Commercial Temperature Range

#### DEVICE FAMILY

LF - Linear FET LM - Linear Monolithic

\* The first digit in the device number signifies the operating temperature range. A "1" denotes a Military temperature range device (~55°C to +125°C), A "3" denotes a Commercial temperature range device (0°C to +70°C).

#### HARRIS DASH 8 PROGRAM

As a service to users of High Rel products Harris makes readily available via the high reliability DASH 8 program many products from our product lines. Parts screened to MIL-STD-883 Method 5004 Class B are simply branded with the post-script "-8" to the appropriate Harris part numbers, in effect, offering "off the shelf" delivery. For details concerning this special Harris program for High Rel users, see Section 10 of this Data Book.

### HARRIS DASH 7 PROGRAM

The Harris DASH 7 program extends the normal processing to include an added burn-in step for enhanced reliability. Details on DASH 7 are included in Section 10 of this Data Book.

### HARRIS ANALOG JAN PROGRAM

In March 1980, Harris received JAN certification for the Analog Wafer Fabrication and Assembly facilities. All Harris Analog JAN products are produced on the certified line in strict compliance with all MIL-M-38510 program requirements.

Many Harris Analog high performance ICs are now available for immediate delivery in JAN Class B form. Consult your local Harris representative for an up-to-date list of all Harris JANqualified devices. JAN from Harris offers the IC user high reliability, quality, and performance at a lower price and with faster delivery than similar products fabricated in accordance with non-standard source control drawings.

### SPECIAL ORDERS

For best availability and price, it is urged that standard "Product Code" devices be specified, which are available worldwide from authorized distributors. Where enhanced reliability is needed, note standard "Dash 8" screening described in this Data Book. Harris application engineers may be consulted for advice about suitability of a part for a given application.

If additional electrical parameter guarantees or reliability screening are absolutely required, a Request for Quotation and Source Control Drawing should be submitted through the local Harris Sales Office or Sales Representative. Since many electrical parameters may be economically assured through design analysis, characterization, or correlation with other parameters, additionally desired parameters should be labeled, "Vendor will guarantee, but not necessarily test".

Harris reserves the right to decline to quote, or to request modification to special screening requirements. Harris Analog I.C. processes produce circuits more rugged than similar ones. However, no semiconductor is immune from damage resulting from the sudden application of many thousands of volts of static electricity. While the phenomenon of catastrophic failure of devices containing MOS transistors or capacitors is well known, even bipolar circuits can be damaged by static discharge, with altered electrical properties and diminished reliability. None of the common I.C. internal protection networks operate quickly enough to positively prevent damage.

It is suggested that all semiconductors be handled, tested, and installed using standard "MOS handling techniques" of proper grounding of personnel and equipment. Parts and subassemblies should not be in contact with untreated plastic bags or wrapping material. High impedance I.C. inputs wired to a P.C. connector should have a path to ground on the card.

### HANDLING RULES

Since the introduction of integrated circuits with MOS structures and high quality junctions, a safe and effective means of handling these devices has been of primary importance. One method employed to protect gate oxide structures is to incorporate input protection diodes directly on the monolithic chip. However, there is no completely foolproof system of chip input protection in existance in the industry. In addition most compensation networks in linear circuits are located at high impedance nodes, where protection networks would disturb normal circuit operation. If static discharge occurs at sufficient magnitude (2kV or more), some damage or degradation will usually occur. It has been found that handling equipment and personnel can generate static potentials in excess of 10KV in a low humidity environment; thus it becomes necessary for additional measures to be implemented to eliminate or reduce static charge. It is evident, therefore, that proper handling procedures or rules should be adopted.

Elimination or reduction of static charge can be accomplished as follows:

- Use conductive work stations. Conductive plastic\* mats on work benches and floor, connected to ground through a 1-M ohm resistor, help eliminate static build-up and discharge. Do not use metallic surfaces.
- · Ground all handling equipment.
- Ground all handling personnel with a conductive bracelet through 1-M ohm to ground (the 1-M ohm resistor will prevent electroshock injury to personnel). Transient product personnel should wear grounding heel straps.
- Smocks, clothing, and especially shoes of certain insulating materials (notably nylon) should not be worn in areas where devices are handled. These materials, highly dielectric in nature, will hold, or aid, in the generation of a static change. Where they cannot be eliminated natural materials such as cotton etc. should be used to minimize charge generation capacity. Conductive smocks are also available as an alternative.
- Control relative humidity to as high a level as practical. 50% is generally considered sufficient (operations should cease if R. H. falls below 25%).
- Ionized airblowers reduce charge build-up in areas where grounding is not possible or practical.
- Devices should be in conductive carriers during all phases of transport. Leads may be shorted bytubular metallic carriers, conductive foam or foil.
- In automated handling equipment, the belts, chutes, or other surfaces should be of conducting non-metal material. If this is not possible, ionized air blowers or ionizing bars may be a good alternative.

\*Supplier 3M Company 'Static Control Table Mat 8210/8210R'' ''Static Control Floor Mat 8200/8200R''

### Harris Analog I. C. Technologies

#### JUNCTION ISOLATION (J.I.)

This is the most common integrated circuit proccess. Bipolar I.C.'s generally begin with a p-type wafer into which a buried layer pattern, if used, is first diffused. Then the n-type epitaxial layer is grown, and p-type isolation walls are diffused around each area which is to be electrically isolated from the other circuitry. These isolation walls must be diffused deeply into the wafer in order to contact the original p-substrate. In operation, the p-substrate and isolation walls are connected to the most negative circuit potential, so that each active area is surrounded on the sides and bottom by a reverse biased junction through which negligible current flows (Figure 1).

To complete the I.C., base and emitter diffusions are performed, the wafer is coated with aluminum and the conductor pattern is etched.

Representative Harris devices using this process are HA-4741, HA-5082, and HA-5084.

#### DIELECTRIC ISOLATION (D.I.)

A somewhat different process has been proven particularly advantageous for fabricating high performance analog I.C.'s. This is dielectric isolation (D.I.), where each active area is surrounded on the sides and bottom by an insulating layer of silicon dioxide, and for mechanical strength imbedded in polycrystalline silicon. This process for bipolar I.C.'s begins with a wafer of n-type silicon. The side of the wafer which will eventually be the bottom is deeply etched to form the sidewall pattern, then silicon dioxide and polycrystalline silicon are grown to fill the etched "moats". The opposite side of the wafer is then polished until the insulating sidewalls appear at the wafer surface (Figure 2). Conventional diffusion and metallization processes follow to complete the I.C. D.I. for analog I.C.'s has a number of advantages:

 Almost all op amp designs require at least one PNP transistor in the signal path. Typical J.I. op amps must use a lateral PNP which inherently has very low frequency response, limiting typical compensated bandwidth to 1MHz. The D.I. process makes it practical to build a vertical PNP with much higher bandwidth making possible compensated op amp bandwidths of 12MHz or higher (Figure 3). Also, transistor collector to substrate capacitance is 2/3 less using D.I., further enhancing high frequency performance.

- 2. Other devices such as optimally specified MOS or JFET transistors may be fabricated on the same chip. Isolated diffused and thin film resistors are also practical.
- 3. The isolation removes the possibility of parasitic SCR's which might create latchup under certain sequences of power and signal application.
- 4. Leakage currents to the substrate under high temperature conditions are greatly reduced. While the circuits in this data book were not specifically designed for operating temperatures greater than +125°C, many have shown superior performance. For I.C.'s requiring the ultimate in radiation resistance, Harris Semiconductor Programs Division should be consulted.

#### DIELECTRIC ISOLATED CMOS

J.I. processed CMOS Analog I.C.'s, which are generally used in conjunction with several power supplies, are particularly prone to parasitic SCR latchup failures and failures due to input voltage spikes. The D.I. CMOS process, which is compared in detail in Harris Application Note 521, has proved to be the best solution.

Since analog multiplexers are often used at the input of a data acquisition system, particular attention must be paid to the possibility of damaging input overvoltage conditions. Harris has provided an effective answer in the HI-506A through HI-509A multiplexers with built-in overvoltage protection.




Figure 1 – Structures of various components formed in the junction-isolation process. (a) Topological view. (b) Cross-sectional view.




Figure 2- Process steps for dielectric isolation. (a) Surface preparation, (b) N-buried layer diffusion, (c) masking oxide, (d) isolation pattern, (e) silicon etch, (f) dielectric oxide, (g) polycrystalline deposition, (h) backlap and polish, (i) finished slice.




Figure 3- The high-frequency process. (a) Cross-sectional view of P and N islands for PNP and NPN transistors. (b) Topological view showing relative placement of transistor regions. (c) Cross-sectional view of high-frequency PNP device formation in the D. I. process.

MANU- FACTURER	PART NUMBER	HARRIS PIN-FOR-PIN REPLACEMENT	HARRIS CLOSEST REPLACEMENT	SUGGESTED FOR NEW DESIGN
AMD	AM118/318 AM715 AM1660	LM118/318	LM118A/318A	LM118A/318A HA-2520/25 HA-2500/05 HA-2600/05
	AM6012		HI-562A	HI-562A
ANALOG DEVICES	AD505 AD507JH* AD507SH AD509JH* AD509SH AD518 AD562 AD565A AD566A AD574A AD582 AD583KS AD7501 AD7502 AD7503 AD7506TD* AD7507TD* AD7510 AD7511 AD7512 AD7513TH* AD7541 ADDAC80	HA2-2625-5 HA2-2620-2 HA2-2525-5 HA2-2520-2 LM318 HI-565A HI-574A HA1-2425-3 HI1-506-2 HI1-507-2 HI2-200-2 HI-7541 HI-5680	HA-2530/35 HA-2510/15 HI-562A HI-5660 HA-2420/25	HI-5660 HI-1818A HI-1828A HI-1818A HI-201 HI-201 HI-5043
BURR BROWN	3500/3510A 3500/3510R 3503J 3506J 3507J 3508J 3527AM 3553AM MPC4D MPC8S MPC8D MPC16S DAC80	HA2-2505-5 HA2-2605-5 <b>HA2-2525-5</b> HA2-2625-5 H11-509A-5 H11-508A-5 H11-507A-5 H11-506A-5 H1-5680	HA2-5170-5	HA-2605 HA-2605 HA-2630/35
DATEL	AM-450-2 AM-452-2 AM-460-2 AM-462-1 AM-462-2 AM-464-2 AM-464-2 AM-490-2A MX-808 MX-1606	HA2-2505-5 HA2-2525-5 HA2-2605-5 HA1-2625-5 HA2-2625-5 HA2-2645-5 HA2-2905-5 HP-508A-5 HI-506A-5		

\*"K" equivalent is either military or selected commercial

(continued)				
MANU- FACTURER	PART NUMBER	HARRIS PIN-FOR-PIN REPLACEMENT	HARRIS CLOSEST REPLACEMENT	SUGGESTED FOR NEW DESIGN
DATEL	MXD-409	HI-509A-5		
(Continued)	MXD-807	HI-507A-5		
	SHM-1C-1	HA1-2425-5		
	DAC-681	HI-562A		
EXAR	XR4212		HA-4741	
<u> </u>				LLA 2020/25
FAIRCHILD	μΑ702	}	HA-2620/2625	HA-2620/25
	μΑ709		HA-2020/2025	
	μΑ714		HA-5150	HA-2520/25
	μΑ715			
	μΑ727			HA-5130
	μΑ740		114 2620/2625	HA-5170
	μΑ741		HA-2620/2625	114 0050/55
	μΑ747			HA-2650/55
	μΑ748		114 0510/15	HA-2620/25
	μΑ772		HA-2510/15	
	μΑ776		HA-2720/25	114 0000/05
	μΑ791			HA-2630/35
	SH3002 1558/1458		HA-2650/55	
kina kana kana kana kana kana kana kana	1556/1456		HA-2050/55	
INTERSIL	IH201	HI-201		
	IH200	HI-201		
	4250		HA-2720	
	4250C		HA-2725	
	IH5040MDE	H11-5040-2		
	IH5040CDE	HI1-5040-5		
	IH5041MDE	HI1-5041-2		
	IH5041CDE	HI1-5041-5		
	IH5042MDE	HI1-5042-2		
	IH5042CDE	HI1-5042-5		
	IH5043MDE	HI1-5043-2		
	IH5043CDE	HI1-5043-5		
	IH5044MDE	HI1-5044-2		
	IH5044CDE	HI1-5044-5		
	IH5045MDE	HI1-5045-2		
	IH5045CDE	H11-5045-5		
	IH5046MDE	HI1-5046-2		
	IH5046CDE	HI1-5046-5		
	IH5047MDE	HI1-5047-2		
	IH5047CDE	H11-5047-5		
	IH5048MDE	HI1-5048-2		
	IH5048CDE	HI1-5048-5		
	IH5049MDE	HI1-5049-2		
	IH5049CDE IH5050MDE	HI1-5049-5 HI1-5050-2		
		HI1-5050-2 HI1-5050-5		
	IH5050CDE			
	IH5051MDE	HI1-5051-2		
	IH5051CDE	HI1-5051-5		HA 2520/25
	8017			HA-2520/25
	8021M		HA-2720	
	8021C	HA-8023	HA-2725	
	8023	HA-0023		
	IH5110/5111	HI_7541		HA-2420/25
	AD7541	HI-7541		L


MANU- FACTURER	PART NUMBER	HARRIS PIN-FOR-PIN REPLACEMENT	HARRIS CLOSEST REPLACEMENT	SUGGESTED FOR NEW DESIGN
INTERSIL (Continued)	IH5060 IH5070 HA-2500/02/05 HA-2510/12/15 HA-2520/22/25 HA-2600/02/05 HA-2620/22/25	HA-2500/02/05 HA-2510/12/15 HA-2520/22/25 HA-2600/02/05 HA-2620/22/25	HI-506A HI-507A	
INTRONICS	A-560 A-561 A-570	HA2-2525-5 HA2-2625-5 HA2-2535-5		
MOTOROLA	MC1520/1420 MC1530/1531/ 1430/31 MC1536/1436 MC1538/1438 MC1539/1439 MC1545/1445 MC1554/1454 MC1556/1456 MC1558/1458 MC3301/3401 MC3302 MC3403/3505 MC3412 MX4741	LM1558/1458A HI-565A	HA-2640/45 HA-2650/55 HA-4741 HA-4741	HA-2600/05 HA-2600/05 HA-2620/2635 HA-2620/2505 HA-2620/2635 HA-2620/2635 HA-2600/05 HA-4741 HA-4900 HA-2700/05
NATIONAL	LF11508/13508 LF11509/13509 LF11201/12201/13201 LF155A/156A/157A LF355A/356A/357A LF198/398 LH0002 LH0003 LH0004 LH0005 LH0022/42/52 LH0023/43 LH0024 LH0032 LH0033/63 LH0052 LH0052 LH0062 LM102/302 LM108/208/308 LM108/208A/308A LM10/310	LF 155A/156A/157A LF 355A/356A/357A LF 342 HA-5180A HA-5162 LM108/208/308 LM108A/208A/308A	HI-508A HI-509A HI-201 HA-5100-2 HA-5105-5 HA-2540 HA-2540	HA-2420/25 HA-2630 HA-2520 HA-2640 HA-2620 HA-5180 HA-2420/25 HA-2530/35 HA-2630/35 HA-2630/05 HA-2700/04/05 HA-2700/04/05 HA-2500/05

	1	(continued)	T	r
MANU- FACTURER	PART NUMBER	HARRIS PIN-FOR-PIN REPLACEMENT	HARRIS CLOSEST REPLACEMENT	SUGGESTED FOR NEW DESIGN
NATIONAL (Continued)	LM112/212/312 LM118/318 LM124/324 LM139/339 LM143/343 LM144/344 LM148/248/348 LM149/349 LM4250/4250C DAC1280	LM118/318 LM143/343 LM148/248/348 LM4250/4250C H1-5680	LM118A/318A HA-4741 HA-2640/45 HA-4741	HA-2700/04/05 HA-2510/15 HA-4900/05 LM143A/343A LM148A/348A
PRECISION MONO.	MUX-08 MUX-09 OP-01 OP-07883AJ OP-07AJ OP-07883J OP-07J OP-07EP/CP/DP SMP 10/11 MUX-88 OP-15A OP-15E OP-15F OP-15F OP-17A OP-17E OP-17F REF-01A REF-01E SSS1558/1458 DAC-12 SSS562	HI-508/508A HI-509/509A HA2-5130-8 HA2-5130-2/OP-07AJ HA2-5135-8 HA2-5135-2/OP-07J HA3-5135-5 HA-2420/25 HI-508A HI-508A	HA-5170-2 HA-5170-5 HA-5170-5 HA-5110-2 HA-5110-5 HA-5115-5 HA-1608-2 HA-1608-5 HA-2650/55	HA-2600/05 HA-2500/05 HI-562A
RCA	CA3020 CA3078 CA3100 CA6078 CD4016		HA-5144	HA-2630/35 HA-2720 HA-2520/25 HA-2720 HI-201
RAYTHEON	RM/RC1556A RM/RC4131 RM/RC4136 RM4156 RC4156 HA1-4741-2 HA1-4741-5 RM/RC4531 RM/RC4558	HA1-4156-2 HA1-4156-5 HA1-4741-2 HA1-4741-5	HA-2650/55	HA-2600/05 HA-2600/05 HA-4741 LM348 HA-2500/05

MANU- FACTURER	PART NUMBER	HARRIS PIN-FOR-PIN REPLACEMENT	HARRIS CLOSEST REPLACEMENT	SUGGESTED FOR NEW DESIGN
SIGNETICS	5537 531 5556			HA-2420/25 HA-2510/15 HA-2600/05
	5539 5558	HA-2539	HA-2650/55	
SILICON	SG741S			HA-2500
GENERAL	SG741SG			HA-2505
SILICONIX	DG181			HI-381, HI-5048
	DG182			HI-381, HI-5041
	DG184			HI-384, HI-5049 HI-384, HI-5045
	DG185	· · ·		HI-384, HI-5045
	DG187			HI-387, HI-5050
	DG188 DG190			HI-390, HI-5051
	DG190			HI-390, HI-5043
	DG200AA	H12-0200-2		11-550, 11-5045
	DG200AA DG200BA	H12-0200-2		
	DG200BA DG200AP	HI1-0200-2		
	DG200BP	HI1-0200-4		
	DG200CJ	H13-0200-5		
	DG201AP	H11-0201-2		
	DG201BP	HI1-0201-4		
	DG201CJ	HI3-0201-5		HI3-0201HS-J
	DG211CK			HI3-0201-5
	DG300AA	H12-0300-2		
	DG300BA	H12-0300-4		
	DG300AP	HI1-0300-2		
	DG300BP	HI1-0300-4		
	DG300CJ	HI3-0300-5		
	DG301AA	HI2-0301-2		
	DG301BA	HI2-0301-4		
	DG301AP	HI1-0301-2		
	DG301BP	HI1-0301-4		
	DG301CJ	HI3-0301-5		
	DG302AP	HI1-0302-2		
	DG302BP	HI1-0302-4		
	DG302CJ	HI3-0302-5		
	DG303AP	HI1-0303-2		
	DG303BP	HI1-0303-4		
	DG303CJ	HI3-0303-5		
	DG304AA DG304BA	HI2-0304-2 HI2-0304-4		
	DG304BA DG304AP	H12-0304-4 H11-0304-2		
	DG304AP DG304BP	HI1-0304-2 HI1-0304-4		
	DG304CJ	HI3-0304-5		
	DG305AA	HI2-0305-2		
	DG305BA	H12-0305-4		
	DG305AP	HI1-0305-2		
	DG305BP	HI1-0305-4		
	DG305CJ	HI3-0305-5		
	DG306AP	HI1-0306-2		
	DG306BP	HI1-0306-4		
	DG306CJ	HI3-0306-5		

1

MANU- FACTURER	PART NUMBER	HARRIS PIN-FOR-PIN REPLACEMENT	HARRIS CLOSEST REPLACEMENT	SUGGESTED FOR NEW DESIGN
SILICONIX	DG307AP	HI1-0307-2		
(Continued)	DG307BP	HI1-0307-4		
	DG307CJ	HI3-0307-5		
	DG381AA	HI2-0381-2		
	DG381BA	HI2-0381-4		
	DG381AP	HI1-0381-2		
	DG381BP	HI1-0381-4		
	DG381CJ	HI3-0381-5		
	DG384AP	HI1-0384-2		
	DG384BP	HI1-0384-4		
	DG384CJ	HI3-0384-5		
	DG387AA	H12-0387-2		
	DG387BA	H12-0387-4		
	DG387AP	HI1-0387-2		
	DG387BP	HI1-0387-4		
	DG387CJ	H13-0387-5		
	DG390AP	HI1-0390-2		
	DG390BP	HI1-0390-4		
	DG390CJ	H13-0390-5		
	DG506AR	HI1-0506-2		HI1-0506A-2
	DG506BR	HI1-0506-4		HI1-0506A-4
	DG506CJ	H13-0506-5		H13-0506A-5
	DG507AR	HI1-0507-2		HI1-0507A-2
	DG507BR	HI1-0507-4		HI1-0507A-4
	DG507CJ	HI3-0507-5		H13-0507A-5
	DG508AP	HI1-0508-2		HI1-0508A-2
	DG508BP	HI1-0508-4		HI1-0508A-4
	DG508CJ	HI3-0508-5		HI3-0508A-5
	DG509AP	HI1-0509-2	· · ·	HI1-0509A-2
	DG509BP	HI1-0509-4		HI1-0509A-4
	DG509CJ	H13-0509-5		HI3-0509A-5
	L140			HA-2720/25



1-13

MANU- FACTURER	PART NUMBER	HARRIS PIN-FOR-PIN REPLACEMENT	HARRIS CLOSEST REPLACEMENT	SUGGESTED FOR NEW DESIGN
SOLITRON	CM4016A μc4000/4001C/ 4002C μc4250 μc4250c	LM4250 LM4250C	HA-2720 HA-2725	HI-201 HA-2605
SPRAGUE	ULS/ULN2139 ULS/ULN2151 ULS/ULN2156 ULS/ULN2157 ULS/ULN2158 ULS/ULN2171 ULS/ULN2172 ULS/ULN2173 ULS/ULN2174 ULS/ULN2175 ULS/ULN2176			HA-2600/05 HA-2600/05 HA-2650/55 HA-2650/55 HA-2650/55 HA-2600/05 HA-2620/25 HA-2600/05 HA-2600/05 HA-2600/05
TELEDYNE PHILBRICK	1321 1321-01 1322 1322-01 1332 1339 4551 4552 4856 1430	HA2-2625-5 HA2-2620-2 HA2-2525-5 HA2-2520-2 HA2-2645-5 H11-507A-5 H11-506A-5 HA1-2425-5		HA-2625 HA-5195
ТІ	TL044 TL062 TL064 TL082 TL084 MC1558/1458	HA-5062 HA-5064 HA-5082 HA-5084	HA-2650/55	HA-4741
TRANSITRON	TOA7709 TOA8709			HA-2600 HA-2605

### **High Temperature Electronics**

To serve the growing need for electronics that will operate in severe high temperature environments, Harris will offer integrated circuits that have been characterized over elevated temperatures and that have electrical characteristics guaranteed at 200°C.

Typical applications include:

- Well Logging
- Industrial Process Control
- Engine Control and Testing
- High Temperature Data Acquisition Systems

It is the intention of Harris Semiconductor to make available in the high temperature series (identified by the -1 suffix following the device part number) all the basic elements required for the designer to build a data acquisition system that will function to specified limits at 200°C.

The devices to be offered:

- Operational Amplifiers
- Analog Switches
- Analog Multiplexers
- 12 Bit Digital to Analog Converter
- Sample & Hold Amplifiers A/D Converters

All parts offered in the -1 series have had their electrical performance parameters characterized up to 250°C.

Production flow of -1 parts includes screening to MIL-STD-883B, 160 hours burn-in and final electrical test at 200°C.

Devices available Now:

- HA-2420-1
  - Sample & Hold Amplifier Operational Amplifier
- HA-2600-1 Operational Amplifier
   HA-2620-1 Operational Amplifier
- HI-200-1
- Analog Switch
- HI-201-1
- Analog Switch

Consult factory for price and availability information.

### **Advanced Packaging Techniques**

Harris Semiconductor is now offering Leadless Chip Carriers (LCC) as a packaging option on various Analog integrated circuits. An LCC is a square or rectangular package for an Integrated Circuit (IC) that is manufactured in the same manner as a conventional side-braze dual-in-line package (DIP). The LCC is essentially comprised of the cavity and seal ring section of a standard DIP. It offers the user a means of achieving high density system configurations while retaining the reliability benefits of hermetic IC packaging. Figure 1 provides a comparison of the construction of an LCC and a conventional side-braze DIP.

The LCC's two principle advantages over conventional side braze DIPs are packaging density and electrical performance. Packaging density is the number one advantage to an LCC over a side braze DIP. The size of a DIP is governed primarily by the number of leads required and not by the size of the IC. As pin count increases, more and more of the DIP package is used only to provide an electrical trace path to the external leads. The size of an LCC is dependant on the size of the die not on the number of leads. As pin count increases, overall size increases but at a much slower rate. Table 1 provides a comparison between the areas of 18, 28, and 48 lead LCCs to 18, 28, and 48 lead side braze DIPs. The chart indicates a 270% improvement in packaging area for the 18 lead LCC, and 542% improvement for the 48 lead LCC. Obviously, sizable savings in circuit board area can be achieved with this packaging option. The second major advantage of the LCC is in electrical performance. The package size and geometry also dictates trace length and uniformity. Figure 2 provides a comparison between the trace lengths for various LCCs and side braze DIPs. As pin

count goes up, trace lengths get longer, adding resistance and capacitance unequally around the package. As ICs get faster and more complex, these factors start to become a limiting factor on performance. LCCs minimize this effect by maintaining, as close as possible, uniform trace length so that the package is significantly smaller determinant of system performance.

The LCC also offers environmental advantages over "chip-and-wire" manufacturing techniques used in high density hybrid circuits. An IC can be fully tested, burned-in and processed to MIL-STD-883B in an LCC, thereby guaranteeing its performance.





FIGURE 1. Exploded view of Chip Carrier and DIP.

The IC is further protected by small hermetic package in which internal water vapor content can be carefully controlled during production.

In summary, Harris Semiconductor Leadless Chip Carriers use a proven technology to provide a reliable high density, high performance packaging option for today's systems.

A list of products available in LCC form is provided in the Packaging Section on page 11-6. Consult the factory or your Harris sales representative for pricing and availability.



LEAD COUNT	LONGEST TRACE DIP LONGEST TRACE CC	LONGES SHORTES	T TRACE
	_	<u>CC</u>	DIP
18	2:1	1.5:1	6:1
24	4:1	1.5:1	3:1
40	5:1	1.5:1	6:1
54	6:1	1.5:1	7:1

FIGURE 2. Electrical Performance (Resistance and Speed)

Т	Α	В	L	Е	L	

	LCC	DIP	DIP AREA LCC AREA
18 Lead	0.10	0.22	270
28 Lead	0.20	0.84	420
48 Lead	0.31	1.68	542

(All units in square inches)

1

1-16

5

### Operational Amplifiers and Comparators

# 

		PAGE
Linear Products – Para	ametric Classification Reference	2-1A
Operational Amplifier		2-2
HA-1608	+10V Adjustable Voltage Reference	2-3
HA-2400/04/05	PRAM Four Channel Programmable Amplifier	2-6
HA-2500/02/05	Precision High Slew Rate Operational Amplifiers	2-10
HA-2510/12/15	High Slew Rate Operational Amplifiers	2-14
HA-2520/22/25	Uncompensated High Slew Rate Operational Amplifiers	2-18
HA-2530/2535	High Slew Rate, Wideband Inverting Amplifier	2-22
HA-2539	Very High Slew Rate Wideband Operational Amplifiers	2-26
HA-2540	Wideband, Fast Settling Operational Amplifiers	2-29
HA-2600/02/05	Wideband, High Impedance Operational Amplifiers	2-32
HA-2620/22/25	Very Wide Band Uncompensated Operational Amplifiers	2-36
HA-2630/2635	High Performance Current Booster	2-40
HA-2640/2645	High Voltage Operational Amplifier	2-44
HA-2650/2655	Dual High Performance Operational Amplifier	2-48
HA-2720/25	Wide Range Programmable Operational Amplifier	2-52
HA-2730/35	Wide Range Dual Programmable Operational Amplifiers	2-58
HA-2740	Quad Programmable Operational Amplifier	2-64
HA-4156	High Performance Quad Operational Amplifier	2-67
HA-4600/02/05	High Performance Quad Operational Amplifier	2-71
HA-4620/22/25	Wideband, High Performance Quad Operational Amplifier	2-78
HA-4741	Quad Operational Amplifier	2-84
HA-4900/02/05	Precision Quad Comparator	2-88
HA-5062	Low Power JFET Input Dual Operational Amplifiers	2-95
HA-5064	Low Power, JFET Input Quad Operational Amplifiers	2-97
HA-5082 Series	JFET Input Dual Operational Amplifiers	2-100
HA-5084 Series	JFET Input Quad Operational Amplifiers	2-102
HA-5100/5105	Wideband JFET Input Operational Amplifier	2-105 2-111
HA-5110/5115	Wideband, JFET Input, Uncompensated, Operational Amplifier Precision Operational Amplifier	2-117
HA-5130/5135	Wideband, JFET Input, High Slew Rate, Uncompensated, Op Amp	2-124
HA-5160/5162 HA-5170	Precision JFET Input, Angli Siew Rate, Officingensated, Op Amp	2-124
HA-5190/5195	Wideband, Fast Settling Operational Amplifier	2-131
HA-8023	Triple Low Power Programmable Operational Amplifier	2-140
LF155/355 Series	Monolithic JFET Input Operational Amplifiers	2-143
LF156/356 Series	Monolithic JFET Input Operational Amplifiers	2-156
LF157/357 Series	Monolithic JFET Input Operational Amplifiers	2-169
LF347	Wide Bandwidth Quad JFET Input Operational Amplifiers	2-179
LF353	Wide Bandwidth Dual JFET Input Operational Amplifier	2-187
LM108/LM308	Operational Amplifiers	2-196
LM108A/LM308A	Operational Amplifiers	2-201
LM118/LM318	Operational Amplifiers	2-206
LM118A/LM318A	Operational Amplifiers	2-213
LM143/LM343	High Voltage Operational Amplifier	2-220
LM143A/LM343A	High Voltage Operational Amplifier	2-227
LM146/LM346	Programmable Quad Operational	2-234
LM148/LM348	Quad 741 Operational Amplifiers	2-246
LM148A/LM348A	Quad 741 Type Operational Amplifiers	2-254
LM1558A/LM1458A	Dual Operational Amplifier	2-262
LM2908	Quad Operational Operational Amplifiers	2-265
LM4250/LM4250C	Programmable Operational Amplifier	2-267
OP-07	Ultra-Low Offset Voltage Operational Amplifiers	2-272
Advance		
		0.075

HA-5141/42/44Ultra-Low Power Operational Amplifier2-275HA-5180/5180AUltra-Low IBIAS JFET Input Precision Operational Amplifier2-277

As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in a permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Characteristics" are the only conditions recommended for satisfactory operation.

### LINEAR PRODUCTS - PARAMETRIC CLASSIFICATION REFERENCE

N

	<sup>Haffa</sup> .	Mario.	7 <b>6</b> 0,	-un	SiGNEY.	INTER.	lic.	5.0 <sup>1</sup>	And LOG	Bung Brong	In Starting	<sup>FAIR</sup>	01110
HIGH SLEW RATE	HA-2500 HA-2510 HA-2520 HA-2530 HA-2539 HA-2540 HA-5160 HA-5195 LM318	LH0032 LH0024C LH0062 LM318	LM318	OP-17 OP-37	SE5538 NE5539	HA2520			LH0032 AD509 AD518 AD528	3550K 3507 3551 3554	LM318	μA318	
WIDEBAND	HA-2539 HA-2540 HA-2600 HA-2620 HA-4625 HA-5115 HA-5160 HA-5190 LF347	LF357 LH0024 LH0032 LH0003 LH0005	TL702	OP-17 OP-37	NE5539	HA-2620	MC1712	CA3100	AD528 ADLH0032 AD507	3551 3554		μA702	
LOW NOISE	HA-4605 HA-5135 HA-5170 LM348/A	LM359		OP-07 OP-27 OP-37					ADOP-07 AD504 AD510 AD517	3510C			
PRECISION	OP07 HA-5135 HA-5170 HA-5180A LM308	LM11 LH0044 LM725 LM308		OP-07 OP-27 OP-25 SSS-725 OP-10					ADOP-07 AD504 AD510 AD517	3510C 3527	LM308A	μΑ714 μΑ725	
LOW POWER	HA-2725 HA-2740 HA-8023 LM346 LM4250 HA-5062 HA-5064 HA-5141 HA-5142 HA-5144	LM11 LM4250	TL061 TL062 TL064	OP-420 OP-421 OP-220 OP-20 OP-21		ICL4250 ICL8021 ICL8023 ICL76XX	MC1776 MC3476	CA3078 CA3094 CA3078A				μΑ776	

### LINEAR PRODUCTS – PARAMETRIC CLASSIFICATION REFERENCE (Continued)

	Hackey	Mario.	760. <sup>1</sup> .2	Int	Stenk.	INTER.	he.	<sup>m</sup> Old	And to	BUGES	Mu Marker	Fallyn.	01110
PROGRAMMABLE	HA-2725 HA-2740 HA-8023 LM346 LM4250 LM4250C	LM4250 LM4250C LH24250C LM346	TL066			ICL4250C ICL8022C ICL8021C ICL7611C ICL7612C	MC1776C MC3476 MC3575 TCA3003	CA3078 CA3080 CA3094 CA3060			LM346	µА776 µА776С	
HIGH INPUT IMPEDANCE	HA-5062 HA-5084 HA-5084 HA-5100 HA-5160 HA-5170 LF342 LF365 LF355 LF355 LF356 LF357	LF347 LF351 LF355 LF356 LF356 LF357 LH0052 LH0042 LH0022 LF13741	TL081 TL062 TL064 TL082 TL084	PM355 PM356 PM357 OP-17 OP-16		LF355 LF356 LF357	LF355 LF356 LF357	CA3140 CA3160	AD515 AD545	3522 3523 3527 3528		μΑF355 μΑF356 μΑF357	
HIGH VOLTAGE	HA-2645 LM343 LM343A	LH0004 LM143 LM144 LM1536				ICH8510M ICH8520M ICH8530M	MC1436			3581J 3571A 3572A 3580J			
HIGH POWER	HA-2635	LH0061 LH0041 LH0005 LH0003				ICH8510M		CA3094		3571A 3554A/B 3580J 3583 3581		μΑ759 μΑ759C	
GENERAL PURPOSE	HA-4741 HA-4156 LM348 HA-2655	LM348				ICL7632C ICL8023					RC 4156		

2-1B

### **Operational Amplifiers Glossary**

**AVERAGE INPUT OFFSET CURRENT DRIFT** ( $\Delta IOS/\Delta T$ ) – The ratio of the change in the offset current to the change in temperature producing it.

AVERAGE OFFSET VOLTAGE DRIFT (  $\Delta$  V<sub>OS</sub>/  $\Delta$ T) - The ratio of the change in the offset voltage to the change in temperature producing it.

BANDWIDTH (BW) - That frequency at which the gain of the amplifier is 3dB below its low frequency value.

**CHANNEL SEPARATION** – The ratio of the input of a driven amplifier to the output of an adjacent undriven amplifier.

COMMON MODE INPUT VOLTAGE ( $V_{IC}$ ) - The average of the two input voltages.

COMMON MODE INPUT VOLTAGE RANGE (VICR) - The range of voltage that if exceeded at either input terminal will cause the amplifer to cease operating properly.

COMMON MODE REJECTION RATIO ( $C_{MRR}$ ) - The ratio of the differential voltage gain to the common mode voltage gain.

Note: This is measured by determining the ratio of the change in input common-mode voltage to the resulting change in offset voltage.

COMMON MODE RESISTANCE  $(r_{ic})$  - The value of resistance looking into both inputs tied together.

**DIFFERENTIAL INPUT RESISTANCE**  $(r_{id})$  – The value of resistance between two ungrounded inputs.

FULL POWER BANDWIDTH (FPBW) - The maximum frequency at which a full size undistorted sine wave can be obtained at the output of the amplifier.

**GAIN BANDWIDTH PRODUCT** - The product of the gain and bandwidth at some specified frequency.

**INPUT BIAS CURRENT (IBIAS)** - The average of the currents flowing into the input terminals when the output is at zero voltage.

**INPUT CAPACITANCE (CIN)** – The capacitance of either input with the other grounded.

**INPUT NOISE CURRENT (in)** - The input noise current that would reproduce the noise seen at the output if all amplifier noise sources were set to zero and the source impedances were large compared to the optimum source impedance.

**INPUT OFFSET CURRENT (IOS)** – The difference in the currents flowing into the two input terminals when the output is at zero voltage.

INPUT OFFSET VOLTAGE ( $V_{OS}$ ) - The differential D.C. voltage required to zero the output voltage with no

input signal or load. Input offset voltage may also be defined for the case where two equal resistances are inserted in series with the input leads.

**INPUT NOISE VOLTAGE (e\_n)** - The input noise voltage that would reproduce the noise seen at the output if all the amplifier noise sources and source resistances were set to zero.

**INPUT RESISTANCE**  $(R_{IN})$  - The ratio of the change in input voltage to the change in input current at either terminal with the other grounded.

LARGE SIGNAL VOLTAGE GAIN  $(A_v)$  - The ratio of the peak to peak output voltage swing (over a specified range) to the change in input voltage required to drive the output.

**OUTPUT CURRENT (IOUT)** - The output current available from the amplifier at some specified output voltage.

**OUTPUT RESISTANCE (RO)** – The ratio of the change in output voltage to the change in output current.

OUTPUT SHORT CIRCUIT CURRENT ( $I_{SC}$ ) - The maximum output current available from the amplifier with the output shorted to ground (or other specified potential),

**OUTPUT VOLTAGE SWING (VOUT)** - The peak to peak output voltage swing, referred to ground, that can be obtained without clipping under specified loading conditions.

**OVERSHOOT** - Peak excursion above final value of an output step response.

**POWER SUPPLY REJECTION RATIO (PSRR)** – The ratio of the change in input offset voltage to the change in power supply voltage producing it.

**RISE TIME (tr)** – The time required for an output voltage step to change from 10% to 90% of its final value, when the input is subjected to a small voltage pulse.

**SETTLING TIME** - The time required, after application of a step input signal, for the output voltage to settle and remain within a specified error band around the final value.

**SLEW RATE** (SR) – The rate of change of the output under large signal conditions. Slew rate may be specified separately for both positive and negative going changes.

**SUPPLY CURRENT**  $(I_S)$  – The current required from the power supply to operate the amplifier with no load and the output at zero volts.

SUPPLY VOLTAGE RANGE - The range of power supply voltage over which the amplifier may be safely operated.

UNITY GAIN BANDWIDTH - The frequency range from D.C. to that frequency where the amplifiers open loop gain is unity.



# HA-1608

### +10V Adjustable Voltage Reference

FEATURES	DESCRIPTION			
• MONOLITHIC CONSTRUCTION • INITIAL ACCURACY +10V $\pm$ 0.010V • OUTPUT VOLTAGE ERROR, TOTAL $\pm$ 1/4 LSB • LOW NOISE 20 $\mu$ V <sub>p-p</sub> • WIDE INPUT RANGE 12V TO 30V • LOW POWER DISSIPATION 30mW • OUTPUT SHORT CIRCUIT PROTECTION • ADJUSTABLE OUTPUT <b>APPLICATIONS</b> • AN ECONOMICAL EXTERNAL REFERENCE FOR: HI-5608; DAC 08; AD1408; AD559 • VOLTAGE REGULATOR REFERENCE • PORTABLE BATTERY OPERATED EQUIPMENT • NEGATIVE 10V REFERENCE	HA-1608 is a monolithic +10V adjustable voltage reference featuring accuracy and temperature stability specifications detailed exclusively for 8 bit data conversion systems. A stable +10V output is provided by a reference zener and buffer amplifier coupled with laser trimmed feed- back and zener bias resistors. Long term stability is ensured through integration of all reference components into a monolithic design. Flex- ibility of HA-1608 is provided through an external trim control which allows the user to adjust the output voltage for binary or BCD applica- tions without affecting overall performance. These devices provide a total output voltage error of $\pm$ 1/4 LSB for 8 bit D/A or A/D converters. Low standby power (0.3mW) makes HA- 1608 a natural selection for portable battery operated equipment, comparator references, and reference stacking circuits. These devices can also be used on -10V references. HA-1608 is packaged in 8 pin metal cans (TO-99) and the pinout is arranged for convenient replacement of other less accurate regulators in applications demanding minimal change with temperature and time. HA-1608-2 is specified for -55°C to +125°C operation while the HA-1608-5 operates from 0°C to +75°C.			
PINOUT	FUNCTIONAL SCHEMATIC			
Section 11 for Packaging TOP VIEW VIN 1 FEEDBACK VIN 2 6 DUTPUT GND 3 4 5 TRIM GND	Image: constrained state stat			

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Voltage	40V	Operating Temperature Range	
Output Short Circuit Duration	Indefinitely	HA-1608-2	-55°C to +125°C
Power Dissipation	500mW	HA-1608-5	0°C to +75°C
Storage Temperature Range	-65°C to +150°C		

ELECTRICAL CHARACTERISTICS

(Note 2) (VIN = +15V, IL = 0mA, unless otherwise specified)

		-55	HA-1608-2 -55°C to +125°C		HA-1608-5 0°C to +75°C				
PARAMETER	ТЕМР	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS	
POWER INPUT CHARACTERISTICS									
Input Voltage Range, VIN	Full	12	15	30	12	15	30	v	
Quiescent Current, IQ	25°C Full		1.9	3.0		1.9	3.0	mA	
REGULATED OUTPUT CHARA.'S				1					
Output Voltage, VO	25°C	9.990	10.00	10.010	9.990	10.00	10.010	v	
Output Load Current, IL	Full	10	20		10	20		mA	
Line Regulation ( $V_{IN}$ = 12V to 30V)	25°C Full		0.006	0.015		0.006	0.015	%/V	
Load Regulation ( $I_L$ = Open to 10mA)	25°C Full		0.006	0.015		0.006	0.015	%/mA	
Output Voltage Error Total IL = OmA (Relative to 8-bit accuracy, see Definition #3)	Full			±1/4 LSB			±1/4 LSB		
Output Noise Voltage, EN 0.1Hz to 10Hz	Full		35			35		μV <sub>p-p</sub>	
Dynamic Load Settling Time to $\pm$ 0.1% to $\pm$ 0.01%	25°C 25°C		2.5 5			2.5 5		μs	
Warm-up Time (to±0.01%)	25ºC Full		1 3			1 3		sec	

NOTES:


- Absolute maximum ratings are limiting values beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. The specified electrical characteristics apply to suggested hook-up only.

- 1. Output Noise Voltage the output noise voltage in a specified frequency band.
- 2. Quiescent Current,  $I_{\Omega}$  the current required from the supply to operate the device at no load condition after the device is warmed-up.
- 3. Output Voltage Error Total Includes effects of Noise Voltage, Line Regulation, and  $\Delta V_0 TC$  relative to 8-bit (10V output) resolution where: 1 LSB = one part in 256 or 39mV for a +10V output.
- 4. Line Regulation (%/V) the ratio of the change in output

### PERFORMANCE CURVES

voltage to the change in line voltage producing it; line regulation (%/V) =  $[(\Delta V_0/10V) \times 100]/\Delta V_{IN}$ .

- 5. Load Regulation (%/mA) the ratio of the change in output voltage to the change in load current producing it; load regulation (%/mA) =  $[(\Delta V_0/10V) \times 100]/\Delta mA$ .
- Dynamic Load Settling Time the time required for the output to settle to within the specified error band for a change in the load current of 1mA.



### HARRIS HA-2400/2404/2405

### **PRAM** Four Channel Programmable Amplifier

### FEATURES

- PROGRAMMABILITY
- HIGH SLEW BATE 30V/µs
- WIDE GAIN BANDWIDTH 40MHz
- HIGH GAIN 150.000
- LOW OFFSET CUBBENT 5nA  $30M \Omega$
- HIGH INPUT IMPEDANCE
- SINGLE CAPACITOR COMPENSATION
- DTL/TTL COMPATIBLE INPUTS

### APPLICATIONS

- THOUSANDS OF NEW APPLICATIONS: PROGRAM
  - SIGNAL SELECTION/MULTIPLEXING
  - OP AMP GAIN
  - OSCILLATOR FREQUENCY
  - FILTER CHARACTERISTICS
  - ADD-SUBTRACT FUNCTIONS
  - INTEGRATOR CHARACTERISTICS
  - COMPARATOR LEVELS

### PINOUT

### Section 11 for Packaging


### DESCRIPTION

HA-2400/2404/2405 comprise a series of four-channel programmable amplifiers providing a level of versatility unsurpassed by any other monolithic operational amplifier. Versatility is achieved by employing four input amplifier channels, any one (or none) of which may be electronically selected and connected to a single output stage through DTL/TTL compatible address inputs. The device formed by the output and the selected pair of inputs is an op amp which delivers excellent slew rate, gain bandwidth and power bandwidth performance. Other advantageous features for these dielectrically isolated amplifiers include high voltage gain and input impedance coupled with low input offset voltage and offset current. External compensation is not required on this device at closed loop gains greater than 10.

Each channel of the HA-2400/2404/2405 can be controlled and operated with suitable feedback networks in any of the standard op amp configurations. This specialization makes these amplifiers excellent components for multiplexing, signal selection, and mathematical function designs. With  $30V/\mu s$ slew rate, 40MHz gain bandwidth, and 30M ohms input impedance these devices are ideal building blocks for signal generators. active filters, and data acquisition designs. Programmability coupled with 2mV typical offset voltage and 5nA offset current makes these amplifiers outstanding components for signal conditioning circuits.

HA-2400/2404/2405 are available in a 16 pin dual-in-line package. HA-2400 is specified from -55°C to +125°C. HA-2404 is specified over the -25°C to +85°C range, while HA-2405 operates from 0°C to +75°C.

### SCHEMATIC



### **TRUTH TABLE**

D1	D0	EN	SELECTED CHANNEL
L	L	н	1
. L	н	н	2
н	L	н	3
н	н	н	4
х	x	L	NONE

Condensed circuit diagram for a programmable amplifier (PRAM HA-2400) Comi




Diagram includes: ONE INPUT STAGE, DECODE CONTROL, BIAS NETWORK AND OUTPUT STAGE

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V+ and V– Terminals	45.0V	Internal Power Dissipation (Note 13)	300mW
Differential Input Voltage Digital Input Voltage Output Current	±VSupply -0.76V to +10.0V Short Circuit Protected (ISC < ± 33mA)	Operating Temperature Range Storage Temperature Range	$\begin{array}{l} -55^{\circ}C \leq T_{A} \leq +125^{\circ}C \ (\text{HA-2400}) \\ -25^{\circ}C \leq T_{A} \leq +85^{\circ}C \ (\text{HA-2404}) \\ 0^{\circ}C \leq T_{A} \leq +75^{\circ}C \ (\text{HA-2405}) \\ -65^{\circ}C \leq T_{A} \leq +150^{\circ}C \end{array}$

### **ELECTRICAL CHARACTERISTICS**

Test Conditions:  $V_{Supply} = \pm 15.0V$  unless otherwise specified.

inputs: VIL = +0.5V, VIH = +2.4V Limits apply to each of the four channels, when addressed.	HA-2400/HA-2404			HA-2405 LIMITS				
PARAMETER	TEMP.	MIN.	LIMITS TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
	1	WITTY.						
Offset Voltage	+25 <sup>0</sup> C Full		4	9 11		4	9 11	mV mV
Bias Current (Note 12)	+25 <sup>0</sup> C Full		50	200 400		50	250 500	nA nA
Offset Current (Note 12)	+25 <sup>0</sup> C Full		5	50 100		5	50 100	nA nA
Input Resistance (Note 12)	+25 <sup>0</sup> C		30			30		M Sa
Common Mode Range	Full	<u>+</u> 9.0			<u>+</u> 9.0			v
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 1,5)	+25 <sup>0</sup> C Full	50K 25K	150K		50K 25K	150K		V/V V/V
Common Mode Rejection Ratio (Note 2)	. Full	80	100		74	100		dB
Gain Bandwidth (Note 3) (Note 4)	+25 <sup>0</sup> C +25 <sup>0</sup> C	20 4	40 8		20 4	40 8		MH2 MH2
OUTPUT CHARACTERISTICS Output Voltage Swing (Note 1)	Full	<u>+</u> 10.0	<u>+</u> 12.0		<u>+</u> 10.0	<u>+</u> 12.0		v
Output Current	+25 <sup>0</sup> C	10	20		10	20		mA
Full Power Bandwidth (Notes 3, 5) (Notes 4,5)	+25 <sup>0</sup> C +25 <sup>0</sup> C	200 100	500 200		200 100	500 200		kHz kHz
TRANSIENT RESPONSE Rise Time (Notes 4,6)	+25 <sup>0</sup> C		20	45		20	50	ns
Overshoot (Notes 4,6)	+25 <sup>0</sup> C		25	40		25	40	%
Slew Rate (Notes 3,7) (Notes 4,7)	+25 <sup>0</sup> C +25 <sup>0</sup> C	20 6	30 8		20 6	30 8		V/μs V/μs
Settling Time (Notes 4, 7, 8)	+25 <sup>0</sup> C		1.5	2.5		1.5	2.5	μs
CHANNEL SELECT CHARACTERISTICS Digital Input Current (VIN = 0V)	Full		1	1.5		1	1.5	mA
Digital Input Current (VIN = +5.0V)	Full		5			5		nA
Output Delay (Note 9)	+25 <sup>0</sup> C		100	250		100	250	ns
Crosstalk (Note 10)	+25 <sup>0</sup> C	-80	-110		-74	-110		dB
POWER SUPPLY CHARACTERISTICS Supply Current	+25 <sup>0</sup> C		4.8	6.0		4.8	6.0	mA
Power Supply Rejection Ratio (Note 11)	Full	74	90		74	90		dB

NOTES: 1.  $R_L = 2K\Omega$ 

2.  $V_{CM} = \pm 5V.D.C.$ 

3.  $A_V = +10$ ,  $C_{COMP} = 0$ ,  $R_L = 2K\Omega$ ,  $C_L = 50pF$ 4.  $A_V = +1$ ,  $C_{COMP} = 15pF$ ,  $R_L = 2K\Omega$ ,  $C_L = 50pF$ 

5. V<sub>OUT</sub> = 20V peak-to-peak 6. V<sub>OUT</sub> = 200mV peak-to-peak

7. VOUT = 10.0V peak-to-peak

8. To 0.1% of final value


9. To 10% of final value; output then slews at normal rate to final value.


10. Unselected input to output;  $V_{IN} = \pm 10$  V.D.C.


11.  $V_{SUPP} = \pm 10V.D.C.$  to  $\pm 20V.D.C.$ 


12. Unselected channels have approximately the same input parameters.

13. Derate by 4.3mW/<sup>O</sup>C above 105<sup>O</sup>C









Sample charging rate =  $\frac{1}{C}$  V/sec. Hold drift rate =  $\frac{1}{C}$  V/sec. Switch pedistal error =  $\frac{0}{C}$  Volts  $1_1 \approx 150 \times 10^{-6}$  A  $1_2 \approx 200 \times 10^{-9}$  A @ +25°C  $\approx 600 \times 10^{-9}$  A @ +25°C  $\approx 100 \times 10^{-9}$  A @ +25°C

FOR MORE EXAMPLES, SEE HARRIS APPLICATION NOTE 514



# HA-2500/02/05

### Precision High Slew Rate Operational Amplifiers

DESCRIPTION			
HA-2500/2502/2505 comprise a series of monolithic opera- tional amplifiers whose designs are optimized to deliver excellent slew rate, bandwidth, and settling time specifications. The outstanding dynamic features of this internally compensated device are complemented with low offset voltage and offset current. These dielectrically isolated amplifiers are ideally suited for applications such as data acquisition, R.F., video, and pulse conditioning circuits. Slew rate of $\pm 25V/\mu$ s and 330ns (0.1%) settling time make these devices excellent components in fast, accurate data acquisition and pulse amplification designs. 12 MHz bandwidth and 500kHz power bandwidth make these devices well suited to R.F. and video applications. With 2mV typical offset voltage plus offset trim capability and 10nA offset current, HA-2500/2502/2505 are particularly useful components in signal conditioning designs.			
+125°C range. HA-2505 is specified from 0°C to +75°C.			
SCHEMATIC			

and the second states and the second states and the second states and the second states and the

Contraction of the

of the other the and the production of the light of the second second

### **ABSOLUTE MAXIMUM RATINGS**

Voltage Between V <sup>+</sup> and V <sup>-</sup> Terminals	40.0V
Differential Input Voltage	<u>+</u> 15.0V
Peak Output Current	50mA
Internal Power Dissipation	300mW

Operating Temperature Range - HA-2500/HA-2502

HA-2505

 $\begin{array}{l} -55^{0}C \leq T_{A} \leq +125^{0}C \\ 0^{0}C \leq T_{A} \leq +75^{0}C \\ -65^{0}C \leq T_{A} \leq +150^{0}C \end{array}$ 

Storage Temperature Range

### ELECTRICAL CHARACTERISTICS

V+ = +15V D.C., V- = -15V D.C.

		HA-2500 -55 <sup>0</sup> C to +125 <sup>0</sup> C			HA-2502 -55 <sup>0</sup> C to +125 <sup>0</sup> C			HA-2505 0 <sup>0</sup> C to +75 <sup>0</sup> C			
	TEMP		LIMITS			LIMITS			LIMITS		
PARAMETER.	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
CHARACTERISTICS											
Offset Voltage	+25 <sup>0</sup> C Full		2	5 8		4	8 10		4	8 10	mV mV
Offset Voltage Average Drift	Full		20			20			20		<i>μ</i> ν/°c
Bias Current	+25 <sup>0</sup> C Full		100	200 400		125	250 500		125	250 500	nA nA
Offset Current	+25 <sup>0</sup> C Full		10	25 50		20	50 100		20	50 100	nA nA
Input Resistance (Note 10)	+25 <sup>0</sup> C	25	50		20	50		20	50		MΩ
Common Mode Range	Full	<u>+</u> 10.0			±10.0			<u>+</u> 10.0			v
TRANSFER CHARACTERISTICS Large Signal Voltage Gain (Note 1,4)	+25 <sup>0</sup> C Full	20K 15K	30K		15 K 10 K	25K		15K 10K	25K		V/V V/V
Common Mode Rejection Ratio (Note 2)	Fuli	80	90		74	90		74	90		dB
Gain Bandwidth Product (Note 3)	+25 <sup>0</sup> C		12			12			12		MHz
OUTPUT CHARACTERISTICS Output Voltage Swing (Note 1)	Full	±10.0	<u>+</u> 12.0		<u>+</u> 10.0	<u>+</u> 12.0		±10.0	<u>+</u> 12.0		v
Output Current (Note 4)	+25 <sup>0</sup> C	<u>+</u> 10	<u>+</u> 20		±10	<u>+</u> 20		±10	<u>+</u> 20		mÁ
Full Power Bandwidth (Note 4)	+25 <sup>0</sup> C	350	500		300	500		300	500		kHz
TRANSIENT RESPONSE Rise Time (Notes 1, 5, 6 & 8)	+25 <sup>0</sup> C		25	50		25	50		25	50	ns
Overshoot (Notes 1, 5, 7 & 8)	+25 <sup>0</sup> C		25	40	ļ	25	50		25	50	%
Slew Rate (Notes 1,5,8 & 12)	+25 <sup>0</sup> C	<u>+</u> 25	<u>+</u> 30		±20	<u>+</u> 30		<u>+</u> 20	<u>+</u> 30		V/µs
Settling Tyme to 0.1% (Notes 1,5,8 & 12)	+25 <sup>0</sup> C		0.33			0.33			0.33	1	μs
POWER SUPPLY CHARACTERISTICS Supply Current	+25 <sup>0</sup> C		4	6		4	6		4	6	mA
Power Supply Rejection Ratio (Note 9)	Full	80	90		74	90		74	90		dB

NOTES: 1.  $R_L = 2K$ 2.  $V_{CM} = \pm 10V$ 3. AV > 104.  $V_O = \pm 10.0V$ 5.  $C_L = 50pF$ 6.  $V_O = \pm 200mV$ 

8. See transient response test

7. V<sub>O</sub>` <u>±</u> 200mV

circuits and waveforms page four. 9.  $\Delta V = \pm 5.0V$ 


on slew rate measurement using FPBW =  $S.R./2 \pi V_{peak}$ .

12.  $V_{OUT} = \pm 5V$ 


10. This parameter value is based on design calculations.

11. Full power bandwidth guaranteed based

### PERFORMANCE CURVES



2



# HA-2510/2512/2515

High Slew Rate

**Operational Amplifiers** 

FEATURES	DESCRIPTION
<ul> <li>HIGH SLEW RATE 60V/μs</li> <li>FAST SETTLING 250ns</li> <li>WIDE POWER BANDWIDTH 1,000kHz</li> <li>HIGH GAIN BANDWIDTH 12MHz</li> <li>HIGH INPUT IMPEDANCE 100MΩ2</li> <li>LOW OFFSET CURRENT 10nA</li> <li>INTERNALLY COMPENSATED</li> </ul> <b>APPLICATIONS</b> • DATA ACQUISITION SYSTEMS <ul> <li>R.F. AMPLIFIERS</li> <li>VIDEO AMPLIFIERS</li> <li>SIGNAL GENERATORS</li> <li>PULSE AMPLIFICATION</li> </ul>	The HA-2510/2512/2515 are a series of high performance operational amplifiers which set the standards for maximum slew rate, highest accuracy and widest bandwidth for internally compensated monolithic devices. In addition to excellent dynamic characteristics, these dielectrically isolated amplifiers also offer low offset current and high input impedance. The $\pm 60V/\mu$ s slew rate and 250ns (0.1%) settling time of these amplifiers is ideally suited for high speed D/A, A/D, and pulse amplification designs. HA-2510/2512/2515's superior 12MHz gain bandwidth and 1000kHz power bandwidth is extremely useful in R.F. and video applications. For accurate signal condi- tioning these amplifiers also provide 10nA offset current, coup- led with 100M $\Omega$ input impedance, and offset trim capability. The HA-2510/2512 are available in metal can (TO-99) and 14-pin flat packages. HA-2510 and HA-2512 are specified from -55°C to +125°C. HA-2515 is specified over the 0°C to +75°C range, and is available in the TO-99 package.
PINOUT	SCHEMATIC
COMPENSATION BALANCE TOP VIEWS BALANCE V- TOP VIEWS BALANCE V- BALANCE V- BALANCE V- BALANCE V- V- BALANCE V- V- V- V- V- V- V- V- V- V- V- V- V- V	0 0 0 0 0 0 0 0 0 0 0 0 0 0

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V $^+$ and V $^-$ Terminal	s 40.0V
Differential Input Voltage	<u>+</u> 15.0V
Operating Temperature Range HA-2510/HA-2512 HA-2515	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$ $0^{\circ}C \le T_{A} \le +75^{\circ}C$

Peak Output Current Internal Power Dissipation Storage Temperature Range 50mA 300mW  $-65^{\circ}C \le T_{A} \le +150^{\circ}C$ 

### ELECTRICAL CHARACTERISTICS

V+ = +15V D.C., V- = 15V D.C.

		-58	HA-2510 5 <sup>0</sup> C to +12 LIMITS			HA-2512 5 <sup>0</sup> C to +12 LIMITS		0 <sup>c</sup>	HA-2515 <sup>D</sup> C to +75 <sup>0</sup> LIMITS	С	
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS Offset Voltage	+25 <sup>0</sup> C Full		4	8 11		5	10 14		5	10 14	mV mV
Offset Voltage Average Drift	Full		20			<sup>.</sup> 25			30		μv/°C
Bias Current	+25 <sup>0</sup> C Full		100	200 400		125	250 500		125	250 500	nA nA
Offset Current	+25 <sup>0</sup> C Full		10	25 50		20	50 100		20	50 100	nA nA
Input Resistance (Note10)	+25°C	50	100		40	100		40	100		MΩ
Common Mode Range	Full	±10.0			<u>+</u> 10.0			±10.0			v
TRANSFER CHARACTERISTICS Large Signal Voltage Gain (Note 1,4)	+25 <sup>0</sup> C Full	10K 7.5K	15K		7.5K 5K	15K		7.5K 5K	15K		V/V V/V
Common Mode Rejection Ratio (Note 2)	Full	80	90		74	90		74	90		dB
Gain Bandwidth Product (Note 3)	+25 <sup>0</sup> C		12			12			12		MHz
OUTPUT CHARACTERISTICS											
Output Voltage Swing (Note 1)	Full	<u>+</u> 10.0	<u>+</u> 12.0		±10.0	±12.0		±10.0	±12.0		v
Output Current (Note 4)	+25 <sup>0</sup> C	±10	±20		<u>+</u> 10	±20		±10	±20		mA
Full Power Bandwidth (Note 4, 11)	+25 <sup>0</sup> C	750	1000		600	1000		600	1000		kHz
TRANSIENT RESPONSE											
Rise Time (Notes 1, 5, 6 & 8)	+25°C		25	50		25	50		25	50	ns
Overshoot (Notes 1, 5, 7 & 8)	+25 <sup>0</sup> C		25	40		25	50		25	50	%
Slew Rate (Notes 1, 5, 8 & 12)	+25 <sup>0</sup> C	<u>+</u> 50	<u>+</u> 65		±40	<u>+</u> 60	!	<u>+</u> 40	±60	ĺ	V/µs
Settling Time (Notes 1, 5, 8 & 12)	+25 <sup>0</sup> C		0.25			0.25			0.25		μs
POWER SUPPLY CHARACTERISTICS											
Supply Current	+25 <sup>0</sup> C		4	6		4	6		4	6	mA
Power Supply Rejection Ratio (Note 9)	Full	80	90		74	90		74	90		dB

NOTES: 1.  $R_L = 2K$ 2.  $V_{CM} = \pm 10V$ 3.  $A_V > 10$ 4.  $V_O = \pm 10.0V$ 5.  $C_L = 50pF$ 6.  $V_O = \pm 200mV$ 

7. V<sub>O</sub> = ± 200mV 8. See transient response test circuits and waveforms 9.  $\Delta V = +5.0V$ 


10. This parameter value is based

upon design calculations. 11. Full power bandwidth guaranteed based upon slew rate measurement FPBW =  $S.R./2\pi V_{peak}$ .


12. VOUT = ±5V

### PERFORMANCE CURVES


### V+ = 15VDC, TA = 25°C UNLESS OTHERWISE STATED.









#### NORMALIZED AC PARAMETERS vs. SUPPLY VOLTAGE






+25 +50 +75 +100 +125


Temperature <sup>o</sup>C



OPEN LOOP FREQUENCY AND PHASE RESPONSE




#### OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS VALUES OF CAPACITORS FROM COMPENSATION PIN TO GROUND



NOTE: External compensation components are not required for stability, but may be added to reduce bandwidth if desired.






### 2

80

75

-55 -50 -25





## HA-2520/22/25

### Uncompensated High Slew Rate Operational Amplifiers

FEATURES	DESCRIPTION
HIGH SLEW RATE 120V     FAST SETTLING 24     WIDE POWER BANDWIDTH 2,000     HIGH GAIN BANDWIDTH 200     HIGH INPUT IMPEDANCE 100	//μs 00ns HA-2520/2522/2525 comprise a series of monolithic opera- tional amolifiers delivering an unsurpassed combination of
PINOUT	SCHEMATIC
COMPENSATION Section 11 for P BALANCE T V+ IN- 2 IN+ 3 4 5 BALANCE V- BALANCE V- BALANCE V- BALANCE V- BALANCE V- BALANCE V- V- BALANCE V- BALANCE	ackaging

### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V <sup>+</sup> and V <sup>-</sup> Terminals	40.0V	Peak Output Current	50mA
Differential Input Voltage	<u>+</u> 15.0V	Internal Power Dissipation	300mW
Operating Temperature Range HA-2520/2522 - HA-2525	$55^{0}C \le T_{A} \le +125^{0}C$ $0^{0}C \le T_{A} \le +75^{0}C$	Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$

### ELECTRICAL CHARACTERISTICS

V+ = +15V D.C., V- = -15V D.C.

st.		-55	HA-2520 5 <sup>0</sup> C to +12 LIMITS		HA-2522 -55 <sup>0</sup> C to +125 <sup>0</sup> C LIMITS			HA-2525 0 <sup>0</sup> C to +75 <sup>0</sup> C LIMITS			
PARAMETER	ТЕМР.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS Offset Voltage	+25 <sup>0</sup> C Full		4	8 11		5	10 14		5	10 14	mV mV
Offset Voltage Average Drift	Full		20			25		1	30		<i>μ</i> ν/⁰c
Bias Current	+25 <sup>0</sup> C Full		100	200 400		125	250 500		125	250 500	nA nA
Offset Current	+25 <sup>0</sup> C Full		10	25 50		20	50 100		20	50 100	nA nA
Input Resistance (Note 9)	+25 <sup>0</sup> C	50	100		40	100		40	100		MΩ
Common Mode Range	Full	±10.0			±10.0			±10.0			v
TRANSFER CHARACTERISTICS Large Signal Voltage Gain (Note 1,4)	+25 <sup>0</sup> C Full	10K 7.5K	15K		7.5K 5K	15K		7.5K 5K	15K		V/V V/V
Common Mode Rejection Ratio (Note 2)	Full	80	90		74	90		74	90		dB
Gain Bandwidth Product (Note 3)	+25 <sup>0</sup> C	10	20		10	20		10	20		MHz
OUTPUT CHARACTERISTICS											
Output Voltage Swing (Note 1)	Full	±10.0	±12.0		<u>+</u> 10.0	±12.0		±10.0	±12.0		v
Output Current (Note 4)	+25 <sup>0</sup> C	<u>+</u> 10	±20		<u>+</u> 10	<u>+</u> 20		<u>+</u> 10	<u>+</u> 20		mA
Full Power Bandwidth (Note 4, 10)	+25°C	1500	2000		1200	1600.		1200	1600		kHz
TRANSIENT RESPONSE (Av = +3)	[	1									1
Rise Time (Notes 1, 5, 6 & 8)	+25 <sup>0</sup> C		· 25	50		25	50	¶	25	50	ns
Overshoot (Notes 1, 5, 6 & 8)	+25 <sup>0</sup> C		25	40	Ĺ	25	50		25	50	%
Slew Rate (Notes 1, 5, 8 & 11)	+25 <sup>0</sup> C	<u>+</u> 100	±120		±80	±120		<u>+</u> 80	±120	ļ ,	V/ <b>µ</b> s
Settling Time (Notes 1, 5, 8 & 11)	<sup>•</sup> +25 <sup>0</sup> C		0.20			0.20			0.20		μs
POWER SUPPLY CHARACTERISTICS											l
Supply Current	+25 <sup>0</sup> C		4	6		4	6	¶	4	6	mA
Power Supply Rejection Ratio (Note 7)	Full	٩N	90		74	90		74	90		dB

4. V<sub>O</sub> = ±10.0V 5. C<sub>L</sub> = 50pF 6. V<sub>O</sub> = ±200mV 7. ⊿V = <u>+</u>5.0V


8. See transient response test circuits and waveforms


9. This parameter value is based upon design calculations.

10. Full power bandwidth guaranteed based upon slew rate measurement FPBW = S.R./ $2\pi V_{peak}$ .


11. V<sub>OUT</sub> = ± 5V

ţ













NORMALIZED AC PARAMETERS vs SUPPLY VOLTAGE AT +25°C




Supply Voltage












OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS VALUES OF CAPACITORS FROM BANDWIDTH CONTROL PIN TO GROUND



#### OUTPUT VOLTAGE SWING vs FREQUENCY AT +25°C






## HARRIS

## HA-2530/2535

### High Slew Rate, Wideband Inverting Amplifier



### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V+ and V– Terminals	40V	Internal Power Dissipation (Note 1) Operating Temperature Range	550mW -55°C≤T∆≤+125°C	(HA-2530)
Peak Output Current	±100mA		0°C≤T∆≤+75°C	(HA-2535)
		Storage Temperature Range	-65°C≦T <sub>A</sub> ≤+150°C	

### **ELECTRICAL CHARACTERISTICS**

Test Conditions:  $V_{Supply} = \pm 15.0V$  Unless Otherwise Specified.

		-5	HA-2530 5 <sup>0</sup> C to +12 LIMITS		0	HA-2535 I <sup>O</sup> C to +75 LIMITS		
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS						-		
Offset Voltage	+25 <sup>0</sup> C Full		0.8	3		0.8	5	mV mV
Average Offset Voltage Drift	Full		5			5		μ <b>ν/°c</b>
Bias Current	+25 <sup>0</sup> C Full		15	100		15	200	nA nA
Offset Current	+25 <sup>0</sup> C Full		5	20		5	20	nA nA
Input Resistance	+25 <sup>0</sup> C		2			2		MΩ
Input Capacitance	+25°C		10			10		рF
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Notes 2,5)	+25 <sup>0</sup> C Full	10 <sup>5</sup>	2X10 <sup>6</sup>		10 <sup>5</sup>	2X 10 <sup>6</sup>		V/V V/V
Common-Mode Rejection Ratio (Note 3)	Full	86	100		80	100		dB
Gain Bandwidth Product (Note 4)	+25 <sup>0</sup> C		70			70		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 2)	Full	±10	±12		±10	±12		v
Output Current (Note 5)	+25°C	±25	±50		<u>+</u> 25	±50		mA
Full Power Bandwidth (Note 5)	+25 <sup>0</sup> C	4	5		4	5		MHz
TRANSIENT RESPONSE (NOTES 6&7)								
Rise Time	+25 <sup>0</sup> C		20	40		20	40	ns
Overshoot	+25 <sup>0</sup> C		30	45		30	50	%
Slew Rate	+25 <sup>0</sup> C	. <b>±280</b>	±320		±250	±320		V/µs
Settling Time	+25 <sup>0</sup> C		500			500		ns
POWER SUPPLY CHARACTERISTICS								
Supply Current	+25 <sup>0</sup> C		3.5	8		3.5	8	mA
Power Supply Rejection Ratio (Note 8)	Full	86	100		80	100		dB


NOTES: 1. Derate at  $5.5 \text{mW}^{0}\text{C}$  for Operation at Ambient Temperature Above  $75^{\circ}\text{C}$ . 2. R<sub>L</sub> = 2K 3. V<sub>CM</sub> =  $\pm$ 5.0V 4. A<sub>V</sub> >10

5.  $V_O = \pm 10V$ 6.  $C_L = 50pF$ 7. See Transient Response Test Circuit


and Wave Forms

8. ΔV = ±5.0V

### PERFORMANCE CURVES



2



2



Preliminary

.

### HA-2539 Very High Slew Rate Wideband Operational Amplifiers

#### FEATURES **GENERAL DESCRIPTION** VERY HIGH SLEW RATE 600V/µs The Harris HA-2539 represents the ultimate in high slew rate wideband, monolithic, operational amplifiers. It has been design-OPEN LOOP GAIN 30kV/V ed and constructed with the Harris high frequency BIPDIP WIDE GAIN-BANDWIDTH 600MHz (Bipolar dielectric isolation process), and features dynamic para-POWER BANDWIDTH 9.5MHz . meters never before available from a truly differential device. LOW OFFSET VOLTAGE 3mV $15 nV/\sqrt{Hz}$ With a 600V/ µs slew rate and a 600MHz gain-bandwidth-INPUT VOLTAGE NOISE product, the HA-2539 is ideally suited for use in video and RF **OUTPUT VOLTAGE SWING** ±10V amplifier designs. Full $\pm$ 10V output swing coupled with outstanding A.C. parameters and complemented by high open loop gain makes these devices useful in high speed data acquisition APPLICATIONS systems. PULSE AND VIDEO AMPLIFIERS The HA-2539 is available in the 14 pin CERDIP. The HA-. WIDEBAND AMPLIFIERS 2539-2 denotes -55°C to +125°C operation while the HA-2539-5 operates over the OoC to +75°C range. HIGH SPEED SAMPLE-HOLD CIRCUITS • RF OSCILLATORS PINOUT SCHEMATIC Section 11 for Packaging TOP VIEW + INPUT 14 - INPUT 1 13 N.C. N.C. 2 이 두 R22 ₹ 12 -VSUPPLY 3 N.C. N.C. 11 N.C. PUT N.C. 5 10 + VSUPPLY 0P23 N.C. N.C. 9 6 OUTPUT N.C. 8 7

. Q N 26

815

2

2-26

### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage between V+ and V- Terminals	35V
Differential Input Voltage	6V
Output Current	50mA (Peak)
Internal Power Dissipation (Note 2)	870mW (Cerdip)
Operating Temperature Range: (HA-2539-2)	-55°C <ta<+125°c< td=""></ta<+125°c<>
(HA-2539-5)	$0^{\circ}C \leq T_{A} \leq +75^{\circ}C$
Storage Temperature Range	$-65^{\circ}C \leq T_{A} \leq +150^{\circ}C$

### ELECTRICAL CHARACTERISTICS VSUPPLY = ± 15 Volts; RL = 1K ohms, unless otherwise specified.

		HA-2539-2 -55°C to +125°C			HA-2539-5 0°C to +75°C			
PARAMETER	TEMP	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C FULL		3	5 10		3	15 20	mV mV
Average Offset Voltage Drift	FULL		20			20		µV/ºC
Bias Current	+25°C FULL		5	20 25		5	20 25	μΑ μΑ
Offset Current	+25°C FULL		1	6 8		1	6 8	μΑ μΑ
Input Resistance	+25°C		10			10		Kohms
Input Capacitance	+25°C		1.0			1.0		pF
Common Mode Range	FULL	±10			±10			v
Input Voltage Noise (f = 1kHz, Rg = 0Ω)	+25°C		15			15		nV/√Hz
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 3)	+25°C FULL	15K 5K	30K		10K 5K	30K		V/V V/V
Common-Mode Rejection Ratio (Note 4)	FULL	60			60			dB
Gain-Bandwidth-Product (Notes 5 & 6)	+25°C		600			600		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 3)	FULL	±10			±10			v
Output Current (Note 3)	+25ºC	10			10			mA
Output Resistance	+25ºC		30			30		Ohms
Full Power Bandwidth (Note 3 & 7)	+25°C	8.7	9.5		8.7	9.5		MHz
TRANSIENT RESPONSE (Note 8)								
Rise Time	+25°C		7			7		ns
Overshoot	+25°C		15			8		%
Slew Rate	+25°C	550	600		550	600		V/µs
Settling Time: 10V Step to 0.1%	+25°C		350			350		ns °
POWER REQUIREMENTS								
Supply Current	FULL		20	25		20	25	mA
Power Supply Rejection 'Ratio (Note 9)	FULL	60			60			dB


#### NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- Derate at 8.7mW/°C for operation at ambient temperatures above +75°C. Heat sinking required at temperatures above +75°C. TJA = 115°C/W; TJC = 35°C/W. Thermalloy model 6007 heat sink recommended.
- 3.  $R_L = 1K\Omega$ ,  $VO = \pm 10V$
- 4.  $V_{CM} = \pm 10V$

### TEST CIRCUITS



- 6. A<sub>V</sub> = 10.
- 7. Full power bandwidth guaranteed based on slew rate measurement using FPBW =  $\frac{Slew Rate}{2 \pi V_{peak}}$ .
- 8. Refer to Test Circuits section of data sheet.
- 9. VSUPPLY =  $\pm 5$  VDC to  $\pm 15$  VDC



2



# HA-2540

Wideband, Fast Settling Operational Amplifiers

Preliminary

### **FEATURES** GENERAL DESCRIPTION VERY HIGH SLEW RATE 400V/µs The Harris HA-2540 is a wideband, very high slew rate, mono-FAST SETTLING TIME 250ns lithic operational amplifier featuring superior speed and band-WIDE GAIN-BANDWIDTH 400MHz width characteristics. Bipolar construction coupled with dielectric isolation allows this truly differential device to deliver out-POWER BANDWIDTH 6MHz standing performance. Additionally, the HA-2540 has a drive LOW OFFSET VOLTAGE 5mV capability of $\pm 10V$ into a 1K ohm load. Other desirable 15nV/ VHz INPUT VOLTAGE NOISE characteristics include low input voltage noise, low offset voltage, and fast settling time. OUTPUT VOLTAGE SWING ±10V MONOLITHIC BIPOLAR CONSTRUCTION A 400V/ $\mu$ s slew rate ensures high performance in video and pulse amplification circuits, while the 400MHz gain-bandwidth-**APPLICATIONS** product is ideally suited for wideband signal amplification. A settling time of 250ns also makes the HA-2540 an excellent PULSE AND VIDEO AMPLIFIERS selection for high speed Data Acquisition Systems. WIDEBAND AMPLIFIERS The HA-2540-2 is specified over the -55°C to +125°C range HIGH SPEED SAMPLE-HOLD CIRCUITS while the HA-2540-5 is specified from 0°C to +75°C. FAST, PRECISE D/A CONVERTERS PINOUT **SCHEMATIC** Section 11 for Packaging TOP VIEW R22 ≥ INPUT 11 10 OUTPUT 9

### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage between V+ and V- Terminals	35V
Differential Input Voltage	6V
Output Current	50mA (Peak)
Internal Power Dissipation (Note 2)	870mW (Cerdip)
Operating Temperature Range: (HA-2540-2)	-55°C < TA <+125°C
(HA-2540-5)	0°C <ta<+75°c< td=""></ta<+75°c<>
Storage Temperature Range	-65°C < T <sub>A</sub> <+150°C

ELECTRICAL CHARACTERISTICS VSUPPLY = ±15 Volts; RL = 1K ohms, unless otherwise specified.


			HA-2540		HA-2540-5 0ºC to +75ºC			
	r		<sup>o</sup> C to +1:					
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C FULL		3	5 10		3	15 20	mV mV
Average Offset Voltage Drift	FULL		20			20		μV/ºC
Bias Current	+25°C FULL		5	20 25		5	20 25	μΑ μΑ
Offset Current	+25°C FULL		1.	6 8		1	- 6 8	μΑ μΑ
Input Resistance	+25°C		10			10		Kohms
Input Capacitance	+25°C		1.0			1.0		pF
Common Mode Range	FULL	±10			<u>+</u> 10			v
Input Noise Voltage (f = 1kHz, $R_g = 0 \Omega$ )	+25°C		15			15		nV/√Hz
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 3)	+250C FULL	15K 5K	30K		10K 5K	30K		V/V V/V
Common-Mode Rejection Ratio (Note 4)	FULL	60			60			dB
Gain-Bandwidth-Product (Notes 5 & 6)	+25°C		400			400		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 3)	FULL	±10			±10			v
Output Current (Note 3)	+25°C	10			10			mA
Output Resistance	+25°C		30			30		Ohms
Full Power Bandwidth (Note 3 & 7)	+250C	5.5	6		5.5	6		MHz
TRANSIENT RESPONSE (Note 8)								
Rise Time	+25°C		14			14		ns
Overshoot	+25°C		5			5		%
Slew Rate	+250C	350	400		350	400		V/µs
Settling Time: 10V Step to 0.1%	+250C		250			250		ns
POWER REQUIREMENTS								
Supply Current	FULL		20	25		20	25	mA
Power Supply Rejection Ratio (Note 9)	FULL	60			60			dB

### NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- Derate at 8.7mW/°C for operation at ambient temperatures above +75°c. Heat sinking required at temperatures above +75°c. TJA = 115°C/W; TJC = 35°C/W. Thermalloy model 6007 heat sink recommended.
- 3.  $R_L = 1K\Omega$ ,  $V0 = \pm 10V$
- 4.  $V_{CM} = \pm 10V$

### TEST CIRCUITS

- 5.  $V_0 = 90 m V$ .
- 6. Av = 5.
- 7. Full power bandwidth guaranteed based on slew rate measurement using FPBW =  $\frac{\text{Slew Rate}}{2 \pi V_{\text{Deak}}}$ .
- 8. Refer to Test Circuits section of data sheet.
- 9. VSUPPLY =  $\pm 5$  VDC to  $\pm 15$  VDC



## HARRIS HA-2600/2602/2605

WideBand, High Impedance Operational Amplifiers

FEATURES	DESCRIPTION				
<ul> <li>WIDE BANDWIDTH 12MHz</li> <li>HIGH INPUT IMPEDANCE 500MΩ</li> <li>LOW INPUT BIAS CURRENT 1nA</li> <li>LOW INPUT OFFSET CURRENT 1nA</li> <li>LOW INPUT OFFSET VOLTAGE 0.5mV</li> <li>HIGH GAIN 150K V/V</li> <li>HIGH SLEW RATE 7V/µs</li> <li>OUTPUT SHORT CIRCUIT PROTECTION</li> </ul> APPLICA TIONS VIDEO AMPLIFIER <ul> <li>PULSE AMPLIFIER</li> <li>AUDIO AMPLIFIERS AND FILTERS</li> <li>HIGH-Q ACTIVE FILTERS</li> <li>HIGH-SPEED COMPARATORS</li> </ul>	HA-2600/2602/2605 are internally compensated bipolar opera- tional amplifiers that feature very high input impedance (500 MΩ, HA-2600) coupled with wideband AC performance. The high resistance of the input stage is complemented by low offset voltage (0.5mV, HA-2600) and low bias and offset current (1nA, HA-2600) to facilitate accurate signal processing. Input offset can be reduced further by means of an external nulling potentiometer. 12MHz unity gain-bandwidth product, $7V/\mu$ s slew rate and 150,000V/V open-loop gain enables HA-2600/ 2602/2605 to perform high-gain amplification of fast, wideband signals. These dynamic characterisitics, coupled with fast settling times, make these amplifiers ideally suited to pulse amplification designs as well as high frequency (e.g. video) applications. The frequency response of the amplifier can be tailored to exact design requirements by means of an external bandwidth control capacitor. In addition to its application in pulse and video amplifier de- signs, HA-2600/2602/2605 is particularly suited to other high performance designs such as high-gain low distortion audio amplifiers, high-Q and wideband active filters and high-speed comparators. HA-2600 and HA-2602 are guaranteed over -55°C to +125°C.				
LOW DISTORTION OSCILLATORS  PINOUT	HA-2600 and HA-2602 are guaranteed over -55°C to +125°C. HA-2605 is specified from 0°C to +75°C. All devices are available in TO-99 cans, and HA-2600/2602 are available in 10 lead flat packages. SCHEMATIC				
	SCHEMATIC				
COMPENSATION Section 11 for Packaging BALANCE 1 IN- 2 IN- 2 IN- 3 BALANCE 5 BALANCE 7 V+ TOP VIEWS BALANCE 1 BALANCE 1 IN- 2 IN- 3 BALANCE 7 V- TOP VIEWS BALANCE 1 V- TOP VIEWS BALANCE 1 V- TOP VIEWS BALANCE 1 V- TOP VIEWS BALANCE 1 V- TOP VIEWS BALANCE 5 BALANCE 5 BALANCE 1 V- TOP VIEWS BALANCE 5 BALANCE	COMPENSATION BALANCE TIT THE THE BALANCE TO THE TO				

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V<sup>+</sup> and V<sup>-</sup> Terminals 45.0V **Differential Input Voltage** ±12.0V Peak Output Current **Full Short Circuit Protection** Internal Power Dissipation 300mW Operating Temperature Range - HA-2600/HA-2602  $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ HA-2605  $0^{0} \leq T_{A} \leq +75^{0}C$ Storage Temperature Range  $-65^{0}\text{C} \leq \text{T}_{\text{A}} \leq +150^{0}\text{C}$ 

**ELECTRICAL CHARACTERISTICS** 

V+ = +15VDC, V- = -15VDC

			HA-2600 5 <sup>0</sup> C to +12 LIMITS			HA-2602 <sup>0</sup> C to +129 LIMITS	-		HA-2605 <sup>0</sup> C to +75 <sup>0</sup> LIMITS		
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS Offset Voltage	+25 <sup>0</sup> C Full		0.5 2	4 6		3	5 7		3	5 7	mV mV
Offset Voltage Average Drift	Full		5								μv/°c
Bias Current	+25 <sup>0</sup> C Full		1 10	10 30		15	25 60		5	25 40	nA nA
Offset Current	+25 <sup>0</sup> C Full		1 5	10 30		5	25 60		5	25 40	nA nA
Input Resistance (Note 10)	+25 <sup>0</sup> C	100	500		40	300		40	300		мΩ
Common Mode Range	Full	±11.0			±11.0			<u>+</u> 11.0			v
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain (Notes 1, 4)	+25 <sup>0</sup> C Full	100K 70K	150K		80K 60K	150K		80K 70K	150K		V/V V/V
Common Mode Rejection Ratio (Note 2)	Full	80	100		74	100		74	100		dB
Unity Gain Bandwidth (Note 3)	+25 <sup>0</sup> C		12			12			12		MHz
OUTPUT CHARACTERISTICS Output Voltage Swing (Note 1)	Full	<u>+</u> 10.0	<u>+</u> 12.0		<u>+</u> 10.0	<u>+</u> 12.0		±10.0	<u>+</u> 12.0		v
Output Current (Note 4)	+25 <sup>0</sup> C	±15	<u>+</u> 22		<u>+</u> 10	±18		±10	<u>+</u> 18		mA
Full Power Bandwidth (Note 4 & 11)	+25 <sup>0</sup> C	50	75		50	75		50	75		kHz
TRANSIENT RESPONSE Rise Time (Notes 1, 5, 6 & 8)	+25 <sup>0</sup> C		30	60		30	60		30	60	ns
Overshoot (Notes 1, 5, 7 & 8)	+25 <sup>0</sup> C		25	40		25	40		25	40	%
Slew Rate (Notes 1, 5, 8 & 12)	+25 <sup>0</sup> C	<u>+</u> 4	<u>+</u> 7		<u>+</u> 4	<u>±</u> 7		<u>+</u> 4	<u>+</u> 7		V/µs
Settling Time (Notes 1, 5, 8 & 12)	+25 <sup>0</sup> C		1.5			1.5			1.5		μs
POWER SUPPLY CHARACTERISTICS Supply Current	+25 <sup>0</sup> C		3.0	3.7		3.0	4.0		3.0	4.0	mA
Power Supply Rejection Ratio (Note 9)	Full	80	90		74	90		74	90		dB

TEST CONDITIONS

- NOTES: 1.  $R_L = 2K$ 2.  $V_{CM} = \frac{+}{-} 10V$ 3.  $V_O < 90mV$ 4.  $V_O = \frac{+}{-} 100F$ 5.  $C_L = 100pF$ 6.  $V_O = \frac{+}{-} 200mV$

7.  $V_0 \approx \frac{1}{2}200 \text{mV}$ 8. See Transient response test circuits


and waveforms 9.  $\Delta VS = \pm 5V$ 

10. This parameter value guaranteed by design calculations.

11. Full power bandwidth guaranteed by slew rate measurement. FPBW = S.R./2TTVpeak.

12. V<sub>OUT</sub> = ± 5V


### PERFORMANCE CURVE




2

2-34


PHOTO-CURRENT TO VOLTAGE CONVERTER SILICON PHOTO DIODE B + InA B + InAB + In



### REFERENCE VOLTAGE AMPLIFIER



### **VOLTAGE FOLLOWER**



\*A small load capacitance is recommended in all applications where practical to prevent possible high frequency oscillations resulting from external wiring parasitics. Capacitance up to 100pF has negligible effect on the bandwidth or slew rate.

## HARRIS HA-2620/2622/2625

Very Wide Band,

Uncompensated Operational Amplifiers


#### FEATURES • GAIN BANDWIDTH PRODUCT( $A_V = 5$ ) 100MHz HIGH INPUT IMPEDANCE 500MΩ LOW INPUT BIAS CURRENT 1nA LOW INPUT OFFSET CURRENT 1nA LOW INPUT OFFSET VOLTAGE 0.5mV HIGH GAIN 150K V/V HIGH SLEW RATE 35V/µs OUTPUT SHORT CIRCUIT PROTECTION APPLICATIONS VIDEO AND R.F. AMPLIFIERS PULSE AMPLIFIER AUDIO AMPLIFIERS AND FILTERS **HIGH-Q ACTIVE FILTERS** HIGH-SPEED COMPARATORS LOW DISTORTION OSCILLATORS PINOUT COMPENSATION Section 11 for Packaging BALANCE ( ٧ł 1N-OUT BALANCE Case Connected to V-BALANCE 8 COMPENSATION IÑ-V-12 TOP VIEWS IN+ 🛛 3 OUT 5 BALANCE v-14 COMPENSATION NC 1 NC 2 13 NC 12 NC BALANCE 3 INVERTING INPUT 4 11 V+ NON-INVERTING 5 **10 OUTPUT** INPUT V- 6 9 BALANCE 8 N.C NC 7

DESCRIPTION

HA-2620/2622/2625 are bipolar operational amplifiers that feature very high input impedance (500M $\Omega$ , HA-2620) coupled with wideband AC performance. The high resistance of the input stage is complemented by low offset voltage (0.5mV, HA-2620) and low bias and offset current (1nA, HA-2620) to facilitate accurate signal processing. Input offset can be reduced further by means of an external nulling potentiometer. 100MHz gain-bandwidth product (HA-2620/2622/2625 are stable for closed loop gains greater than 5),  $35V/\mu$ s slew rate and 150,000V/V open-loop gain enables HA-2620/2622/2625 to perform high-gain amplification of very fast, wideband signals. These dynamic characterisitcs, coupled with fast settling times, make these amplifiers ideally suited to pulse amplification designs as well as high frequency (e.g. video) applications. The frequency response of the amplifier can be tailored to exact design requirements by means of an external bandwidth control capacitor.

In addition to its application in pulse and video amplifier designs HA-2620/2622/2625 is particularly suited to other high performance designs such as high-gain low distortion audio amplifiers, high-Q and wideband active filters and high-speed comparators.

HA-2620 and HA-2622 are guaranteed over -55°C to +125°C. HA-2625 is specified from 0°C to +75°C. All devices are available in TO-99 cans, and 14 lead D.I.P. packages.



2

### **ABSOLUTE MAXIMUM RATINGS**

Voltage Between V <sup>+</sup> and V <sup></sup> Terminals	45.0V
Differential Input Voltage	±12.0V
Peak Output Current	Full Short Circuit Protection
Internal Power Dissipation	300mW
Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$

### **ELECTRICAL CHARACTERISTICS**

$V^{+} = +15 VDC$ ,	V- = -15 VDC		1A-262 C to +1			HA-262 C to + 1			IA-262 C to +7		
PARAMETER	TEMPERATURE									MAX.	UNIT
INPUT CHARACTERISTICS Offset Voltage (Note 1)	+25 <sup>0</sup> C Full		0.5	4 6		3	5 7		3	5 7	mV mV
Bias Current	+25 <sup>0</sup> C Full		1 10	15 35		5	25 60		5	25 40	nA nA
Offset Current	+25 <sup>0</sup> C Full		1 5	15 35		5	25 60		5	25 40	nA nA
Input Resistance (Note 11)	+25 <sup>0</sup> C	65	500		40	300		40	300		MΩ
Common Mode Range	Full	<u>+</u> 11.0			±11.0			±11.0			v
TRANSFER CHARACTERISTICS Large Signal Voltage Gain (Notes 2 & 3)	+25 <sup>0</sup> C Full	100K 70K	150K		80K 60K	150K		80K 70K	150K		V/V V/V
Common Mode Rejection Ratio (Note 4)	Full	80	100		74	100		74	100		dB
Gain Bandwidth Product (Notes 2, 5, &6)	+25 <sup>0</sup> C		100			100			100		мн
OUTPUT CHARACTERISTICS Output Voltage Swing (Note 2)	Full	±10.0	<u>+</u> 12.0		<u>+</u> 10.0	<u>+</u> 12.0		<u>+</u> 10.0	±12.0		v
Output Current (Note 3)	+25 <sup>0</sup> C	<u>+</u> 15	<u>+</u> 22		<u>+</u> 10	<u>+</u> 18		<u>+</u> 10	±18		mA
Full Power Bandwidth (Notes 2, 3, 7 &12)	+25°C	400	600		320	600		320	600		kН
TRANSIENT RESPONSE Rise Time (Notes 2, 7 & 8)	+25 <sup>0</sup> C		17	45		17	45		17	45	ns
Slew Rate (Notes 2, 7, 8 & 10)	+25 <sup>0</sup> C	<u>+</u> 25	<u>+</u> 35		± 20	<u>+</u> 35		± 20	<u>+</u> 35		V/1
POWER SUPPLY CHARACTERISTICS Supply Current	+25 <sup>0</sup> C		3.0	3.7		3.0	4.0		3.0	4.0	mA
Power Supply Rejection Ratio (Note 9)	Full	80	90		74	90		74	90		dB

NOTES: 1. Offset may be externally adjusted to zero.


2.  $R_L = 2K \Omega$ ,  $C_L = 50 pF$ 3.  $V_O = \pm 10.0V$ 4.  $V_CM = \pm 10V$ 5.  $V_O < 90 mV$ 6. 40dB Gain

7. See transient response test circuits and waveforms

8.  $A_V = 5$  (The HA-2620 family is not stable at unity gain without external compensation.) 9.  $\Delta V_{Sup} = \pm 5V$ 

10.  $V_{OUT} \approx \pm 5V$ 11. This parameter value based upon design calculations.


12. Full power bandwidth guaranteed based upon slew rate measurement FPBW = S.R./ $2\pi V_{peak}$ .




### TYPICAL APPLICATIONS

I

### HIGH IMPEDANCE COMPARATOR




### FUNCTION GENERATOR



.

### VIDEO AMPLIFIER



2

### HARRIS

## HA-2630/2635

### High Performance Current Booster

FEATURES	DESCRIPTION
• OUTPUT CURRENT       ±400mA         • SLEW RATE       500V/μs         • BANDWIDTH       8MHz         • FULL POWER BANDWIDTH       8MHz         • INPUT RESISTANCE       2.0 x 10 <sup>6</sup> Ω         • OUTPUT RESISTANCE       2.0 Ω         • POWER SUPPLY RANGE       ±5V to ±20V         • PACKAGE IS ELECTRICALLY ISOLATED       .	HA-2630 and HA-2635 are monolithic, unity voltage gain current amplifiers delivering extremely high slew rate, wide bandwidth, and full power bandwidth even under heavy output loading conditions. This dielectrically isolated current booster also offers high input impedance and low output resistance. These devices are intended to be used in series with an opera- tional amplifier and inside the feedback loop whenever addi- tional output current is required. Output current levels are programmable by selecting two optional external resistors.
APPLICATIONS	These current amplifiers offer an exceptional 500V/ $\mu$ s slew
<ul> <li>COAXIAL CABLE DRIVERS</li> <li>AUDIO OUTPUT AMPLIFIERS</li> <li>SERVO MOTOR DRIVERS</li> <li>POWER SUPPLIES (BIPOLAR)</li> <li>PRECISION DATA RECORDING</li> </ul>	rate and 8MHz bandwidth which allows them to be used with many high performance op amps in precision data recording and high speed coaxial cable driver designs. 2.0M ohm input resistance and 2 ohm output resistance coupled with ±400mA output current make HA-2630 and HA-2635 ideal components in high fidelity audio output amplifier designs. HA-2630 and HA-2635 are available in an electrically isolated TO-8 type can for ease of mounting with or without a heat sink. HA-2630 is specified over the -55°C to +125°C range. HA-2635 is specified from 0°C to +75°C.
PINOUT	SCHEMATIC
Section 11 for Packaging TOP VIEW v-view (2) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V+ and V- Terminals	40V	Operating Temperature Range:	
Input Voltage Range	<u>+</u> V Supply	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$ (HA-263)	
Output Current (Note 2)	±700mA	$0^{0}C \le T_{A} \le +75^{0}C$ (HA-263)	5)
Internal Power Dissipation (Note 6) Free Air:	1 W	Storage Temperature Range:	
In Heat Sink:	4W	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$	

 $R_1 = R_2 = 0$  Ohms

Unless otherwise specified.

### **ELECTRICAL CHARACTERISTICS**

RL = 50 Ohms

 $V_{Supply} = \pm 15 Volts$ 


	- - -	-55	HA-2630 <sup>0</sup> C to +12		HA-2635 0 <sup>0</sup> C to +75 <sup>0</sup> C			
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS Bias Current	+25 <sup>0</sup> C Full		30	150 200		30	150 200	μА цА
Input Resistance	+25 <sup>0</sup> C		2.0			2.0		MΩ
Input Capacitance	+25°C		5.0			5.0		pF
TRANSFER CHARACTERISTICS								
Voltage Gain (Note 1)	Full	.85	.95		.85	.95		V/V
Offset Voltage (V <sub>OUT</sub> - V <sub>IN</sub> )	+25 <sup>0</sup> C Full		70	<u>+</u> 200 + <u>+</u> 300		70	±200 ±300	mV mV
Bandwidth (-3dB)	+25 <sup>0</sup> C		8.0			8.0		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing	Full	<u>+</u> 10	±12		±10	±12		v
Output Current (Note 1)	Full	± 300	±400		±300	±400		mA
Output Resistance	+25 <sup>0</sup> C		2.0			2.0		Ω
Full Power Bandwidth (Note 1)	+25 <sup>0</sup> C		8.0			8.0		MHz
TRANSIENT RESPONSE Rise Time (Note 3)	+25 <sup>0</sup> C		30			30		ns
Slew Rate (Note 4)	+25 <sup>0</sup> C	200	500		200	500		V/µs
POWER SUPPLY CHARACTERISTICS Supply Current	Full		15	20		15	23	mA
Supply Voltage Range	Full	<u>+</u> 5		<u>+</u> 20	<u>+</u> 5		<u>+</u> 20	v
Power Supply Rejection Ratio (Note 5)	Full		66			66		dB


NOTES: 1.  $V_0 = \pm 10V$ 


∆V<sub>SUPPLY</sub> = ±5V.
 Without heat sink, derate by 14mW/°C ambient temperature above 100°C ambient, with heat sink, derate by 67mW/°C case temperature above 115°C case.

<sup>2.</sup> Heat sink is required for continuous short circuit protection, regardless of current limit setting. 3.  $V_O = 0.4V p$ -p. 4.  $V_O = 10V p$ -p.


### PERFORMANCE CURVES








MAXIMUM ALLOWABLE INTERNAL POWER DISSIPATION vs. TEMPERATURE




Limiting Resistance, (  $\Omega$  )

### TYPICAL APPLICATION



### LINE DRIVER PULSE RESPONSE



Horizontal Scale = 200ns/Div. Upper Trace: Input, 200mV/Div. Lower Trace: Output, 2V/Div.

### SOME OTHER APPLICATIONS

- BIPOLAR POWER SUPPLY
- FUNCTION GENERATOR OUTPUT
- DEFLECTION COIL DRIVE
- AUDIO OUTPUT AMPLIFIER

HARRIS

### HA-2640/2645 High Voltage Operational Amplifier

FEATURES	DESCRIPTION				
<ul> <li>OUTPUT VOLTAGE SWING ±35V</li> <li>SUPPLY VOLTAGE ±10V TO ±40V</li> <li>OFFSET CURRENT 5nA</li> <li>BANDWIDTH 4MHz</li> <li>SLEW RATE 5V/µs</li> <li>COMMON MODE INPUT VOLTAGE SWING ±35V</li> <li>OUTPUT OVERLOAD PROTECTION</li> </ul>	HA-2640 and HA-2645 are monolithic operational amplifiers which are designed to deliver unprecedented dynamic specifica- tions for a high voltage internally compensated device. These dielectrically isolated devices offer very low values for offset voltage and offset current coupled with large output voltage swing and common mode input voltage. For maximum reliability, these amplifiers offer unconditional output overload protection through current limiting and a chip temperature sensing circuit. This sensing device turns the amplifier "off", when the chip reaches a certain temperature level.				
<ul> <li>APPLICATIONS</li> <li>INDUSTRIAL CONTROL SYSTEMS</li> <li>POWER SUPPLIES</li> <li>HIGH VOLTAGE REGULATORS</li> <li>RESOLVER EXCITATION</li> <li>SIGNAL CONDITIONING</li> </ul>	These amplifers deliver $\pm 35V$ common mode input voltage swing, $\pm 35V$ output voltage swing, and up to $\pm 40V$ supply range for use in such designs as regulators, power supplies, and indus- trial control systems. 4MHz gain bandwidth and $5V/\mu$ s slew rate make these devices excellent components for high perfor- mance signal conditioning applications. Outstanding input and output voltage swings coupled with a low 5nA offset current make these amplifiers excellent components for resolver excit- ation designs. HA-2640 and HA-2645 are available in metal can (TO-99) packages and can be used as high performance pin-to-pin replacements for many general purpose op amps. HA-2640 is specified from -55°C to +125°C and HA-2645 is specified over the 0°C to +75°C range.				
PINOUT	SCHEMATIC				
COMPENSATION BALANCE IN- IN- IN- IN+ BALANCE IN- IN- IN+ IN- IN- IN- IN- IN- IN- IN- IN- IN- IN-	COMPENSATION				

### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V+ and V- Terminals	100V					
Input Voltage Range	<u>+</u> 37V					
Output Current/Full Short Circuit Protection						
Internal Power Dissipation	680mW*					

**Operating Temperature Range**  $-55^{\circ}C \le T_{A} \le +125^{\circ}C$  (HA-2640)  $0^{\circ}C \le T_{A} \le +75^{\circ}C$  (HA-2645) Storage Temperature Range  $-65^{\circ}C \le T_{A} \le +150^{\circ}C$ 

\*Derate by  $4.6 \text{mW}/^{\circ}\text{C}$  above +25°C

### ELECTRICAL CHARACTERISTICS

 $V_{\text{Supply}} = \pm 40V$ ,  $R_{\text{L}} = 5K$ , Unless Otherwise Specified.

		-55	HA-2640 <sup>0</sup> C to +12		0	HA-2645 <sup>9</sup> C to +75 <sup>0</sup>	<sup>о</sup> с	
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS Offset Voltage	+25 <sup>0</sup> C Full		2	4 6		2	6 7	mV mV
Offset Voltage Average Drift	Full		15			15		μ <b>ν/ºc</b>
Bias Current	+25 <sup>0</sup> C Full		10	25 50		12	30 50	nA nA
Offset Current	+25 <sup>0</sup> C Full		5	12 35		15	30 50	nA nA
Input Resistance (Note 10)	+25 <sup>0</sup> C	50	250		40	200		MΩ
Common Mode Range	Full	<u>+</u> 35			<u>+</u> 35			v
TRANSFER CHARACTERISTICS Large Signal Voltage Gain (Note 8)	+25 <sup>0</sup> C Full	100K 75K	200K		100K 75K	200K		V/V V/V
Common Mode Rejection Ratio (Note 1)	Full	80	100		74	100		dB
Unity Gain Bandwidth (Note 2)	+25 <sup>0</sup> C		4			4		MHz
OUTPUT CHARACTERISTICS Output Voltage Swing	Full	<u>+</u> 35			<u>+</u> 35			v
Output Current (Note 9)	+25 <sup>0</sup> C	<u>+</u> 12	<u>+</u> 15		<u>+</u> 10	<u>+</u> 12		mA
Output Resistance	+25 <sup>0</sup> C		500			500		Ω
Full Power Bandwidth (Notes 3 & 11)	+25 <sup>0</sup> C		23			23		kHz
TRANSIENT RESPONSE (Note 7) Rise Time (Notes 4, 6)	+25 <sup>0</sup> C		60	100		60	100	ns
Overshoot (Notes 4, 6)	+25 <sup>0</sup> C		15	30		15	40	%
Slew Rate (Note 6)	+25 <sup>0</sup> C	±3	±5		±2.5	±5		V/µs
POWER SUPPLY CHARACTERISTICS Supply Current	+25 <sup>0</sup> C		3.2	3.8		3.2	4.5	mA
Supply Voltage Range	Full	<u>+</u> 10		<u>+</u> 40	<u>+</u> 10		<u>+</u> 40	v
Power Supply Rejection Ratio (Note 5)	Full	80	90		74	90		dB
NOTES: 1. Vom = $\pm 20V$	5. Vc	= +10V to +40V 10. This parameter based up					pon	

NOTES: 1.  $V_{CM} = \pm 20V$ 

and the second second

- 2.  $V_0 = 90mV$ 3.  $V_0 = \pm 35V$ 4.  $V_0 = \pm 200mV$


5.  $V_S = \pm 10V$  to  $\pm 40V$ 6.  $A_V = 1$ 7.  $C_L = 50pF$ 

8.  $V_0 = \pm 30V$ 9.  $R_L = 1K$ 


10. This parameter based upon design calculations.

11. Full power bandwidth guaranteed based upon slew rate measurement. FPBW = S.R./ $2\pi V_{peak}$ .

### PERFORMANCE CURVES



NOTE: External Compensation Components are not Required for Stability. But May be Added to Reduce Bandwidth if Desided. C<sub>L</sub> = 100pF is Also Required for Stability Only if External Compensation Capacitor is Used.



HARRIS

### HA-2650/2655 Dual High Performance Operational Amplifier

FEATURES	DESCRIPTION				
<ul> <li>SLEW RATE 5V/μs</li> <li>BANDWIDTH 8MHz</li> <li>BIAS CURRENT 35nA</li> <li>AV. OFFSET VOLTAGE DRIFT 8μV/°C</li> <li>POWER CONSUMPTION 75mW</li> <li>SUPPLY VOLTAGE RANGE ±2V TO ±20V</li> </ul>	HA-2650/2655 contains two internally compensated opera- tional amplifiers offering high slew rate and high frequency performance combined with exceptional DC characteristics. $5V/\mu$ sec slew rate and 8MHz bandwidth make these amplifiers suitable for processing fast, wideband signals extending into the video frequency spectrum. Signal processing accuracy is en- hanced by front-end performance that includes 1.5mV offset voltage, $8 \mu$ V/°C offset voltage drift and low offset and bias current (1nA and 35nA respectively). Offset voltage can be trimmed to zero on the devices offered in dual-in-line packages. Signal conditioning is further enhanced by 500M $\Omega$ input imp- edance.				
APPLICATIONS	Applications for HA-2650/2655 include video circuit designs				
<ul> <li>VIDEO AMPLIFIERS</li> <li>HIGH IMPEDANCE, WIDEBAND BUFFERS</li> <li>INTEGRATORS</li> <li>AUDIO AMPLIFIERS</li> <li>ACTIVE FILTERS</li> </ul>	such as high impedance buffers, integrators, tone generators and filters. These amplifiers are also ideal components for active filtering of audio and voice signals. HA-2650/2655 are offered in 14 pin D.I.P. and metal TO-99 packages and are also available in dice form. HA-2650 is spec- ified from -55°C to +125°C. HA-2655 operates from 0°C to +75°C.				
PINOUT	SCHEMATIC				
TOP VIEW OUT OUT NOTE: Case Connected to V- NOTE: Case Connected to V- NOTE: Case Connected to V- NOTE: Case Connected to V- NOTE: Case Connected to V- Section 11 for Packaging OUT Section 11 for Packaging Section 11 for Packaging Section 11 for Packaging Section 11 for Packaging NOT Section 11 for Packaging Section 11 for Packaging NOT Section 11 for Packaging Section 11 for Packaging NOT Section 11 for Packaging Section 11 for Packaging Sectio					

2-48

NOTE: Bottom of package is connected to V-

Differential Input Voltage

**Output Short Circuit Duration** 

Input Voltage (Note 1)

### ABSOLUTE MAXIMUM RATINGS

T<sub>A</sub> = +25<sup>o</sup>C Unless Otherwise Stated Voltage Between V+ and V- Terminals

	Power Dissipation (Note 2)	TO-99 TO-116	300 mW 300 mW
40.0V			
±30.0V	Operating Temperature Rang	je:	
±15.0V	HA-2650	-55°C $\leq$ 1	$\Gamma_{A} \le +125^{\circ}C$
		-	

 $\begin{array}{c} 0^{0}C \ \leq T_{A} \ \leq +75^{0}C \\ -65^{0}C \ \leq T_{A} \ \leq +150^{0}C \end{array}$ HA-2655 Storage Temperature Range

ELECTRICAL CHARACTERISTICS V+ = 15V V- = -15V		HA-2650 -55 <sup>0</sup> C to +125 <sup>0</sup> C			HA-2655 0 <sup>0</sup> C to +75 <sup>0</sup> C			
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25 <sup>0</sup> C Full		1.5	3 5		2	5 7	mV mV
Av. Offset Voltage Drift	Full		8			8		μν/°c
Bias Current	+25 <sup>0</sup> C Full		35	100 200		50	200 300	nA nA
Offset Current	+25 <sup>0</sup> C Full		1	30 60		2	60 100	nA nA
Common Mode Range	Full	±13			±13			v
Differential Input Resistance (Note 9)	+25 <sup>0</sup> C	5	20		5	20		MΩ
Common Mode Input Resistance	+25 <sup>0</sup> C		500			500		MΩ
Input Capacitance	+25 <sup>0</sup> C		5			5		pF
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 3ab)	+25 <sup>0</sup> C Full	20K 15K	40K		15K 10K	40K		V/V V/V
Common Mode Rejection Ratio (Note 4)	+25 <sup>0</sup> C Full	80 80	100		74 74	100		dB dB
OUTPUT CHARACTERISTICS								
*Output Voltage Swing (Note 3c)	+25 <sup>0</sup> C Full	±13 ±13	±14		±13 ±13	±14		v v
Full Power Bandwidth (Notes 5 & 10)	+25 <sup>0</sup> C	30	80		30	80		KHz
Output Current (Note 3a)	+25 <sup>0</sup> C		±20			±18	l .	mA
Output Resistance	+25 <sup>0</sup> C		100			100		Ω
TRANSIENT RESPONSE (Note 6)								
Rise Time (Note 7)	+25 <sup>0</sup> C		40	80		40	90	ns
Overshoot (Note 7)	+25 <sup>0</sup> C		15	30		15	40	%
Slew Rate	+25 <sup>0</sup> C	±2	±5		±2	±5		V/µs
POWER SUPPLY CHARACTERISTICS			1	<b> </b>	<u> </u>			
Supply Current	+25 <sup>0</sup> C		2.5	4		3	5	mA
Power Supply Rejection Ratio (Note 8)	+25 <sup>0</sup> C Full	80 80	100		74 74	100		d B dB

Indefinite

NOTES: 1. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

2. Derate at 4.7mW/<sup>O</sup>C at ambient temperatures above +110°C.

3. (a)  $V_0 = \pm 10V$  (b)  $R_L = 2K$ (c)  $R_L = 10K$ 

4. V<sub>CM</sub> = ±5.0V 5. A<sub>V</sub> = 1, R<sub>L</sub> = 2K, V<sub>O</sub> = 20V<sub>pp</sub>

6. See transient response/slew rate circuit.


7.  $V_{in} = 200 \text{mV}$ 8.  $\Delta \text{ V} = \pm 5.0 \text{V}$ 

9. This parameter value based upon design calculations.


10. Full power bandwidth guaranteed based upon slew rate measurement FPBW = S.R./ $2\pi V_{peak}$ .


### PERFORMANCE CURVES


V+ = +15V, V- = -15V,  $T_A$  = +25°C unless otherwise stated.
















1.5

1.0



2-50





2



## HA-2720/25 Wide Range Programmable Operational Amplifier

FEATURES	DESCRIPTION
<ul> <li>WIDE PROGRAMMING RANGE SLEW RATE 0.06 TO 6V/µs BANDWIDTH 5kHz TO 10MHz BIAS CURRENT 0.4 TO 50nA SUPPLY CURRENT 1µA TO 1.5mA</li> <li>WIDE POWER SUPPLY RANGE ±1.2 TO ±18V</li> <li>CONSTANT AC PERFORMANCE OVER SUPPLY RANGE</li> <li>CONSTANT AC PERFORMANCE OVER SUPPLY RANGE</li> <li>ACTIVE FILTERS</li> <li>CURRENT CONTROLLED OSCILLATORS</li> <li>VARIABLE ACTIVE FILTERS</li> <li>MODULATORS</li> <li>BATTERY-POWERED EQUIPMENT</li> </ul>	HA-2720/2725 programmable amplifiers are internally compen- sated monolithic devices offering a wide range of performance, that can be controlled by adjusting the circuits' "set" current ( $ISET$ ). By means of adjusting an external resistor or current source, power dissipation, slew rate, bandwidth, output current and input noise can be programmed to desired levels. This versatile adjustment capability enables HA-2720/2725 to pro- vide optimum design solutions by delivering the required level of performance with minimum possible power dissipation. HA-2720 and HA-2725 can, therefore, be utilized as the stand- ard amplifier for a variety of designs simply by adjusting their programming current. A major advantage of HA-2720/2725 is that operating charac- teristics remain virtually constant over a wide supply range ( $\pm 1.2V$ to $\pm 15V$ ), allowing the amplifiers to offer maximum performance in almost any system including battery-operated equipment. A primary application for HA-2720/2725 is in active filters for a wide variety of signals that differ in frequency and amplitude. Also, by modulating the "set" current, HA- 2720/2725 can be used for designs such as current controlled oscillators modulators, sample and hold circuits and variable active filters. HA-2720 is guaranteed over -55°C to +125°C. HA-2725 is specified from 0°C to +75°C. Both parts are available in TO-99 cans or dice form.
PINOUT	SCHEMATIC
Section 11 for Packaging	035 <u>71</u> 037





2

### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V+ and V- Terminals	45.0V	Power Dissipation (Note 2) 300mW
Differential Input Voltage	<u>+</u> 30.0V	Operating Temperature Range:
Input Voltage (Note 1)	<u>+</u> 15.0V	$HA-2720 -55^{\circ}C \le T_{A} \le +125^{\circ}C$
ISET (Current at ISET)	500 <b>µ</b> A	HA-2725 $0^{\circ}C \le T_{A} \le +75^{\circ}C$
VSET (Voltage to Gnd. at ISET)	$V_{+} - 2.0V \le V_{SET} \le V_{+}$	Storage Temperature Range $-65^{\circ}C \leq T_{A} \leq +150^{\circ}C$

### **ELECTRICAL CHARACTERISTICS**

V+ = +3.0V, V- = -3.0V

			-5	HA- 55 <sup>0</sup> C to	2720 +125 <sup>0</sup>	Ċ	1	HA-2725 0°C to +75°C						
		1SE	I <sub>SET</sub> = 1.5μA			ISET = 15μA			ISET = 1.5μA			T = 15		
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS														
Offset Voltage	25°C Full		2.0	3.0 5.0		2.0	3.0 5.0		2.0	5.0 7.0		2.0	5.0 7.0	mV mV
Offset Current	25°C Full		0.5	3.0 7.5		1.0	10 20		0.5	5.0 7.5		1.0	10 20	nA nA
Bias Current	25 <sup>0</sup> C Full		2.0	5.0 10		8.0	20 40		2.0	10 10		8.0	30 40	nA nA
Input Resistance (Note 10)	25 <sup>0</sup> C		50			5			50			5		мΩ
Input Capacitance	25 <sup>0</sup> C		3.0			3.0			3.0			3.0		pF
TRANSFER CHARACTERISTICS														
Large Signal Voltage Gain (Note 9)	25 <sup>0</sup> C Full	15K 10K	40K		15K 10K	40K		15K 10K	40K		15K 10K	40K		V/V V/V
Common Mode Rejection Ratio (Note 4)	Full	80			80			74			74			dB
OUTPUT CHARACTERISTICS														
Output Voltage Swing (Note 3)	25°C Full	±2.0 ±2.0	<u>+</u> 2.2		<u>+</u> 2.0 <u>+</u> 1.9	<u>+</u> 2.2		<u>+</u> 2.0 <u>+</u> 2.0	<u>+</u> 2.2		<u>+</u> 2.0 <u>+</u> 2.0	±2.2		V V
Output Current (Note 5)	25 <sup>0</sup> C		<u>+</u> 0.2			<u>+</u> 2.0			±0.2			<u>+</u> 2.0		mA
Output Resistance	25 <sup>0</sup> C		2K			500			2K			500		Ω
Output Short-Circuit Current	25 <sup>0</sup> C		2.8			14			2.8			14		mA
TRANSIENT RESPONSE	05.00								0.5			0.05		
Rise Time (Note 6)	25 <sup>0</sup> C		2.5			0.25			2.5			0.25		μs
Overshoot (Note 6)	25°C		5			10			5			10		%
Slew Rate (Note 7)	25 <sup>0</sup> C		0.07			0.70			0.07			0.70		V/µs
POWER SUPPLY CHARACTERISTICS Supply Current	25 <sup>0</sup> C Full		15	25		170	250		15	25		170	250	<i>μ</i> Α μΑ
Power Supply Rejection Ratio (Note 8)	Full	100			100			150			150			μv/v

### **ELECTRICAL CHARACTERISTICS**

V+ = +15.0V, V- = -15.0V


			-{	HA- 55 <sup>0</sup> C to	2720 +125 <sup>0</sup>	РС	1			HA-: 0 <sup>0</sup> C to		;		
		ISE	T = 1.5	5 <b>μ</b> Α	ISE	ISET = 15µA			T = 1.9	jμa	ISE			
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS					1			• •						
Offset Voltage	25 <sup>0</sup> C Full		2.0	3.0 5.0		2.0	3.0 5.0		2.0	5.0 7 <i>.</i> 0		2.0	5.0 7.0	mV mV
Offset Current	25 <sup>0</sup> C Full		0.5	3.0 7.5		1.0	10 20		0.5	5.0 7.5		1.0	10 20	nA nA
Bias Current	25 <sup>0</sup> C Full		2.0	5.0 10		8.0	20 40		2.0	10 10		8.0	30 40	nA nA
Input Resistance (Note 10)	25 <sup>0</sup> C		50			.5			50			5		MΩ
Input Capacitance	25 <sup>0</sup> C		3.0			3.0			3.0			3.0		pF
TRANSFER CHARACTERISTICS														
Large Signal Voltage Gain (Notes 3 & 9)	25 <sup>0</sup> C Full	30K 20K	100K		30K 20K	120K		25K 20K	100K		25K 20K	120K		V/V V/V
Common Mode Rejection Ratio (Note 4)	25 <sup>0</sup> C Full	80	90		80	90		74	90		74	90		d B d B
OUTPUT CHARACTERISTICS														
Output Voltage Swing (Note 3)	25 <sup>0</sup> C Full	±12 ±10	<u>+</u> 13.5		<u>+</u> 12 +10	±13.5		±12 ±10	<u>+</u> 13.5		±12 ±10	<u>+</u> 13.5		V V
Output Current (Note 5)	25 <sup>0</sup> C		±0.5			<u>+</u> 5.0			±0.5			<u>+</u> 5.0		mA
Output Resistance	25 <sup>0</sup> C		2К			500			2K			500		$\Omega$ .
Output Short-Circuit Current	25 <sup>0</sup> C		3.7			19			3.7			19		mA
TRANSIENT RESPONSE														
Rise Time (Note 6)	25 <sup>0</sup> C		2.0			0.2			2.0			0.2		μs
Overshoot (Note 6)	25 <sup>0</sup> C		5			15			5			15		%
Slew Rate (Note 7)	25 <sup>0</sup> C		0.1			0.8			0.1			0.8		V/µs
POWER SUPPLY CHARACTERISTICS						1								
Supply Current	25°C Full		20	50		210	450		20	50		210	450	μΑ μΑ
Power Supply Rejection Ratio (Note 8)	Full	100			100			150			150		. *	μv/v

NOTES: 1. For supply voltages less than ±15.0V, the absolute maximum input voltage is equal to supply voltage. 2. Derate at 6.8mW/<sup>o</sup>C for operation ambient temperatures above 75<sup>o</sup>C.

V <sub>SUPPLY</sub> = ±3.0V	V <sub>SUPPLY</sub> = ±15.0V	<sup>I</sup> SET <sup>=</sup> 1.5μA	$I_{SET} = 15 \mu A$
3. T = +25 <sup>o</sup> C and Full	$T = +25^{\circ}C$	$R_1 = 75 \kappa \Omega$	$R_1 = 5K\Omega$
-	T = Full	r = 75κΩ	r = 75KΩ
4. V <sub>CM</sub> = ±1.5∨	V <sub>CM</sub> = ±5.0∨	-	
5. V <sub>0</sub> = ±2.0V	V <sub>O</sub> = ±10.0V		
6	$A_V = +1, V_{1N} = 400 \text{mV}, R_L = 5 \text{K}$	, C <sub>L</sub> = 100pF	
7. V <sub>O</sub> = ±2.0V	V <sub>O</sub> = ±10.0V	R <sub>L</sub> = 20К	R <sub>L</sub> = 5К
8. ΔV = ±1.5∨	$\Delta v = \pm 5.0 v$		
9. $V_0 = \pm 1.0V$	V <sub>O</sub> = ±10.0V		

10. This parameter based upon design calculations.

### UNLESS OTHERWISE NOTED: $T_A = +25^{\circ}C$ , $V_S = \pm 15VDC$



vs. TEMPERATURE

đ


input Bias Current

-25°C


0°C

INPUT BIAS CURRENT

INPUT OFFSET CURRENT vs. TEMPERATURE



CHANGE IN OFFSET VOLTAGE vs. I<sub>SET</sub> (UNNULLED)




INPUT NOISE CURRENT

+25°C +50°C


Temperature

'<sub>SET</sub> - 15μΑ


+75°C +100°C +125°C




INPUT NOISE VOLTAGE vs. ISET



INPUT NOISE VOLTAGE AND CURRENT vs. FREQUENCY




OPTIMUM SET CURRENT FOR MINIMUM NOISE vs. SOURCE RESISTOR



UNLESS OTHERWISE NOTED:  $T_A = +25^{\circ}C$ ,  $V_S = \pm 15VDC$ 

MAXIMUM OUTPUT VOLTAGE SWING vs. LOAD RESISTANCE



GAIN BANDWIDTH PRODUCT V<sup>S. I</sup>SET

ttt


-----

TH


ĩ

Gain B

OPEN LOOP VOLTAGE GAIN vs. TEMPERATURE




OPEN LOOP VOLTAGE GAIN VS. ISET





POWER SUPPLY REJECTION vs. ISET

10 Set Current - µA




STANDBY SUPPLY CURRENT vs. Iset






NORMALIZED BANDWIDTH vs. TEMPERATURE




### PERFORMANCE CURVES





# HA-2730/35

### Wide Range Dual Programmable Operational Amplifier



### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V+ and V- Terminals	45.0V	Power Dissipation (Note 2) 500mW
Differential Input Voltage	<u>+</u> 30.0V	Operating Temperature Range:
Input Voltage (Note 1)	<u>+</u> 15.0V	HA-2730 $-55^{\circ}C \le T_{A} \le +125^{\circ}C$
ISET (Current at ISET)	500 <b>µ</b> A	HA-2735 $0^{\circ}C \le T_{A} \le +75^{\circ}C$
VSET (Voltage to Gnd. at ISET)	$V_{+} - 2.0V \leq V_{SET} \leq V_{+}$	Storage Temperature Range $-65^{\circ}C \leq T_{A} \leq +150^{\circ}C$

### ELECTRICAL CHARACTERISTICS (Each Side)

V+ = +3.0V, V- = -3.0V

			-{	HA- 55 <sup>0</sup> C to	2730 +125 <sup>0</sup>	Ċ		HA-2735 0°C to +75°C						
•		ISE	I <sub>SET</sub> = 1.5μA			$I_{SET} = 15 \mu A$			T = 1.5	μA	ISE	T = 15		
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS														
Offset Voltage	25°C Full		2.0	3.0 5.0		2.0	3.0 5.0		2.0	5.0 7.0		2.0	5.0 7.0	mV mV
Offset Current	25 <sup>0</sup> C Full		0.5	3.0 7.5		1.0	10 20		0.5	5.0 7.5		1.0	10 20	nA nA
Bias Current	25 <sup>0</sup> C Full		2.0	5.0 10		8.0	20 40		2.0	10 10		8.0	30 40	nA nA
Input Resistance (Note 10)	25 <sup>0</sup> C		50			5			50			5		мΩ
Input Capacitance	25 <sup>0</sup> C		3.0			3.0			3.0			3.0		pF
TRANSFER CHARACTERISTICS														
Large Signal Voltage Gain (Notes 3 & 9)	25 <sup>0</sup> C Full	15K 10K	40K		15K 10K	40K		15K 10K	40K		15K 10K	40K		V/V V/V
Common Mode Rejection Ratio (Note 4)	Full	80			80			74			74			dB
OUTPUT CHARACTERISTICS														
Output Voltage Swing (Note 3)	25 <sup>0</sup> C Full	<u>+</u> 2.0 <u>+</u> 2.0	<u>+</u> 2.2		±2.0 ±1.9	<u>+</u> 2.2		<u>+</u> 2.0 <u>+</u> 2.0	<u>+</u> 2.2		±2.0 ±2.0	<u>+</u> 2.2		v v
Output Current (Note 5)	25 <sup>0</sup> C		<u>+</u> 0.2			<u>+</u> 2.0			<u>±</u> 0.2			<u>+</u> 2.0		mA
Output Resistance	25 <sup>0</sup> C		2К			500			2К			500		${\it \Omega}$
Output Short-Circuit Current	25 <sup>0</sup> C		2.8			14			2.8			14		,mA
TRANSIENT RESPONSE														
Rise Time (Note 6)	25 <sup>0</sup> C		2.5			0.25			2.5			0.25		μs
Overshoot (Note 6)	25 <sup>0</sup> C		5			10			5			10		%
Slew Rate (Note 7)	25 <sup>0</sup> C		0.07			0.70			0.07			0.70		V/µs
POWER SUPPLY CHARACTERISTICS Supply Current (Each Amp)	25 <sup>0</sup> C Full		15	25		170	250		15	25		170	250	<u>μ</u> Α μΑ
Power Supply Rejection Ratio (Note 8)	Full	100			100			150			150		.	μv/v

### ELECTRICAL CHARACTERISTICS (Each Side)

V+ = +15.0V, V- = -15.0V

н. Т			-{	HA- 55 <sup>0</sup> C to	2730 +125 <sup>0</sup>	°C				HA-: 0 <sup>0</sup> C to		;		
		ISE	τ = 1.9	ōμA	ISE	т = 15	μA	ISE	T = 1.5	μA	ISE	T = 15	iμA	
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS														
Offset Voltage	25°C Full		2.0	3.0 5.0		2.0	3.0 5.0		2.0	5.0 7.0		2.0	5.0 7.0	mV mV
Offset Current	25 <sup>0</sup> C Full		0.5	3.0 7.5		1.0	10 20		0.5	5.0 7.5		1.0	10 20	nA nA
Bias Current	25 <sup>0</sup> C Full		2.0	5.0 10		8.0	20 40		2.0	10 10		8.0	30 40	nA nA
Input Resistance (Note 10)	25 <sup>0</sup> C		50			5			50			5		мΩ
Input Capacitance	25 <sup>0</sup> C		3.0	•		3.0			3.0			3.0		pF
TRANSFER CHARACTERISTICS														
Large Signal Voltage Gain (Notes 3 & 9)	25 <sup>0</sup> C Full	30K 20K	100K		30K 20K	120K		25 K 20 K	100K		25 K 20 K	120K		V/V V/V
Common Mode Rejection Ratio (Note 4)	25 <sup>0</sup> C Full	80	90		80	90		74	90		74	90		dB dB
OUTPUT CHARACTERISTICS														
Output Voltage Swing (Note 3)	25 <sup>0</sup> C Full	±12 ±10	<u>+</u> 13.5		±12 ±10	±13.5		±12 ±10	<u>+</u> 13.5		±12 ±10	<u>+</u> 13.5		v v
Output Current (Note 5)	25 <sup>0</sup> C		<u>+</u> 0.5			<u>+</u> 5.0			<u>+</u> 0.5			<u>+</u> 5.0		mA
Output Resistance	25 <sup>0</sup> C		2К			500			2K			500		${\it \Omega}$
Output Short-Circuit Current	25 <sup>0</sup> C		3.7			19			3.7			19		mA
TRANSIENT RESPONSE														
Rise Time (Note 6)	25 <sup>0</sup> C		2.0			0.2			2.0			0.2		μs
Overshoot (Note 6)	25 <sup>0</sup> C		5			15			5			15		%
Slew Rate (Note 7)	25 <sup>0</sup> C		0.1			0.8			0.1			0.8		V/µs
POWER SUPPLY CHARACTERISTICS Supply Current (Each Amp)	25 <sup>0</sup> C Full		20	50		210	450		20	50		210	450	<u>μ</u> Α μΑ
Power Supply Rejection Ratio (Note 8)	Full	100			100			150			150			μV/V


NOTES: 1. For supply voltages less than ±15.0V, the absolute maximum input voltage is equal to supply voltage. 2. Derate at 4.7mW/<sup>o</sup>C at ambient temperatures above 68<sup>o</sup>C.


V <sub>SUPPLY</sub> = ±3.0V	$V_{SUPPLY} = \pm 15.0V$	$I_{SET} = 1.5 \mu A$	$I_{SET} = 15 \mu A$
3. $T = +25^{\circ}C$ and Full	T = +25°C	$R_1 = 75 K \Omega$	$R_1 = 5K\Omega$
-	T = Full	$R_{L} = 75 K \Omega$	R = 75KΩ
4. V <sub>CM</sub> = ±1.5V	V <sub>CM</sub> = ±5.0V	-	. –
5. V <sub>O</sub> = ±2.0V	$V_0 = \pm 10.0V$		
6. – A <sub>V</sub>	$= +1, V_{IN} = 400 \text{mV}, \text{R}_{L} = 5 \text{K}$	, C <sub>L</sub> = 100pF	
7. $V_0 = \pm 2.0 V$	V <sub>O</sub> = ±10.0V	R <sub>L</sub> = 20K	R_ = 5K
8. $\Delta V = \pm 1.5 V$	$\Delta v = \pm 5.0 v$	-	-
9. $V_0 = \pm 1.0V$	V <sub>O</sub> = ±10.0V		
10 This parameter value has	مساعدات المساحم ستلتما سمعيناته		

10. This parameter value based upon design calculations.

### UNLESS OTHERWISE NOTED: $T_A = 25^{\circ}C$ , $V_S = \pm 15VDC$








-25°C


000

-5000

INPUT OFFSET CURRENT vs. TEMPERATURE




CHANGE IN OFFSET VOLTAGE vs. I<sub>SET</sub> (UNNULLED)




INPUT NOISE CURRENT vs. Iset

Temperature


+25°C +50°C +75°C +100°C +125°C




INPUT NOISE VOLTAGE vs. ISET



INPUT NOISE VOLTAGE AND CURRENT vs. FREQUENCY




OPTIMUM SET CURRENT FOR MINIMUM NOISE vs. SOURCE RESISTOR




### UNLESS OTHERWISE NOTED: $T_A = 25^{\circ}C$ , $V_S = \pm 15VDC$

ĩ

Product -





+ 3V


10 Set Current - µA

1111

1111

TIM


OPEN LOOP VOLTAGE GAIN vs. TEMPERATURE




OPEN LOOP VOLTAGE GAIN vs. iset

10K Load Resistance


1001




POWER SUPPLY REJECTION vs. ISET




STANDBY SUPPLY CURRENT vs. <sup>1</sup>SET




SUPPLY CURRENT vs. TEMPERATURE



NORMALIZED BANDWIDTH vs. TEMPERATURE



### PERFORMANCE CURVES





## HA-2740 Quad Programmable Operational Amplifier

### FEATURES

- WIDE PROGRAMMING RANGE
  - ► SLEW RATE 0.8V/µs
     ► BANDWIDTH 1MHz
     ► BIAS CURRENT 8nA
  - ► SUPPLY CURRENT 250µA
- WIDE POWER SUPPLY RANGE
- CONSTANT AC PERFORMANCE OVER SUPPLY RANGE

### APPLICATIONS

- ACTIVE FILTERS
- CURRENT CONTROLLED OSCILLATORS
- VARIABLE ACTIVE FILTERS
- MODULATORS

PINOUT

BATTERY-POWERED EQUIPMENT


### DESCRIPTION


The Harris HA-2740 programmable amplifier is an internally compensated monolithic device offering a wide range of performance, that can be controlled by adjusting the circuit "set" current (ISET). By means of adjusting an external resistor or current source, power dissipation, slew rate, bandwidth, output current and input noise can be programmed to desired levels. This versatile adjustment capability enables the HA-2740 to provide optimum design solutions by delivering the required level of performance with minimum possible power dissipation. The HA-2740 can, therefore, be utilized as the standard amplifier for a variety of designs simply by adjusting programming current.

A major advantage of the HA-2740 is that operating characteristics remain virtually constant over a wide supply range ( $\pm 1.2V$  to  $\pm 18V$ ), allowing the amplifier to offer maximum performance in almost any system including battery-operated equipment. A primary application for the HA-2740 is in active filters for a wide variety of signals that differ in frequency and amplitude. Also, by modulating the "set" current, the HA-2740 can be used for designs such as current controlled oscillators, modulators, sample and hold circuits and variable active filters.

The HA-2740-2 is guaranteed over -55°C to +125°C. The HA-2740-5 is specified from 0°C to +75°C. Both parts are available in a 16 pin dual-in-line package.

### SCHEMATIC





### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage Between V+ and V- Terminals	45.0V	Power Dissipation	300mW
Differential Input Voltage Input Voltage (Note 2) ISET (Current at ISET) VSET (Voltage to Gnd. at ISET)	± 30.0V ± 15.0V 500μA V+ - 2.0 < V <sub>SET</sub> < V+	Operating Temperature Range: HA-2740-2 HA-2740-5	$-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $0^{\circ}C \leq T_{A} \leq +75^{\circ}C$
VSET (Voltage to Ollu, at ISE17	VI-2.0 2 VSEI 2 V+	Storage Temperature Range	$-65^{\circ}C < T_{\Delta} < +150^{\circ}C$

### ELECTRICAL CHARACTERISTICS V+ = +15.0V, V~ = -15.0V

			-	HA-2 -55°C to		C								
		ISE	ISET = 1.5µA		ISET = 15μA		ISET = 1.5µA			ISET = 15μA				
PARAMETER	TEMP	MIN	түр	MAX	MIN	ТҮР	МАХ	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
INPUT CHARACTERISTICS														
Offset Voltage	25°C Full		2.0	3.0 5.0		2.0	3.0 5.0		2.0	5.0 7.0		2.0	5.0 7.0	m V m V
Offset Current	25°C Full		0.5	3.0 7.5		1.0	10 20		0.5	5.0 7 <i>.</i> 5		1.0	10 30	nA nA
Bias Current	25°C Full		2.0	5.0 10		8.0	20 40		2.0	10 10		8.0	30 40	nA nA
Input Resistance (Note 3)	25°C		50			5			50			5		MΩ
Input Capacitance	25ºC		3.0			3.0			3.0			3.0		рF
TRANSFER CHARACTERISTICS														
Large Signal Voltage Gain (Note 4)	25°C Full	30К 20К	100K		30K 20K	120K		25К 20К	100K		25K 20K	120K		V/V V/V
Common Mode Rejection Ratio (Note 5)	25ºC Fuli	80	100		80	100		74	100		74	100		dB dB
OUTPUT CHARACTERISTICS														
Output Voltage Swing (Note 6)	25°C Full	± 12 ± 10	± 14		±12 ±10	±14		±12 ±10	±14		±12 ±10	±14		V V
Channel Separation (Note 7)	25ºC		110			110	ĺ		110			110		dB
Output Current (Note 8)	25ºC		±0.5			±5.0	ł		±0.5			±5.0		mA
Output Resistance	25°C	]	2К			500			2K			500		Ω
Output Short Circuit Current	25°C		3.6			16			3.6			16		mA
TRANSIENT RESPONSE														
Rise Time (Note 9)	25°C		2.0			0.2			2.0			0.2		μs
Overshoot (Note 9)	25°C		2			10			2			10		%
Slew Rate (Note 10)	25ºC		0.1			0.8			0.1			0.8		V/µs
POWER SUPPLY CHARACTERISTICS														
Supply Current (each amp)	25°C Full		25	50		250	450		25	50		250	450	μΑ μΑ
Power Supply Rejection Ratio (Note 11)	Full	100				100		150		ļ	150			μV/V


#### NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- For supply voltages less than ± 15V, the absolute maximum input voltage is equal to the supply voltage.
- 3. This parameter based upon design calculations.
- 4.  $V_0 = \pm 10V$ ,  $R_L = 5K @ I_{SET} = 15\mu A$  $R_L = 75K @ I_{SET} = 1.5\mu A$


#### 5. VCM = ± 5V

6.  $R_L = 5k\Omega$  @ISET = 15 $\mu$ A,  $R_L = 75K$  @ ISET = 1.5 $\mu$ A

- 7. RS =  $1k\Omega$ , f = 100Hz.
- 8.  $V_0 = \pm 10V$
- 9. AV = 1, VIN = 2001 V, RL = 5k, CL = 100pF.
- 10.  $V_0 = \pm 10V$ ,  $R_L = 5K @ I_{SET} = 15\mu A$ ,  $R_L = 20K @ I_{SET} = 1.5\mu A$
- 11. AV = ± 5V.



SET CURRENT vs. SET RESISTOR



HARRIS

# HA-4156

### High Performance Quad Operational Amplifier

FEATURES		DESCRIPTION
<ul> <li>BANDWIDTH</li> <li>INPUT VOLTAGE NOISE (f = 1KHz)</li> <li>INPUT OFFSET VOLTAGE</li> <li>INPUT BIAS CURRENT</li> </ul>	1.6 V/ <sub>µS</sub> (TYP.) 3.5 MHz (TYP.) 9 NV/ <del>/Hz</del> (TYP.) 0.5 mV (TYP.) 60 nA (TYP.) ± 2V to ± 20V	The HA-4156 contains four general purpose operational amplifiers on a monolithic chip. The performance of each amplifier is equal to or better than the 741 type amplifier in all respects. Its superior bandwidth, slew rate and noise characteristics make it an excellent choice for active filter or audio amplifier applications. The HA-4156-5 is guaranteed over 0°C to +75°C.
PINOUT		SCHEMATIC
PIN OUT Section		<image/> <image/>

### ABSOLUTE MAXIMUM RATINGS

T <sub>A</sub> = +25°C Unless Otherwise Stated		Power Dissipation (Note 3)	880mW
Voltage Between V+ and V- Terminals	40.0V	Operating Temperature Range	
Differential Input Voltage Input Voltage (Note 1)	±30.0∨ ±15.0∨	HA-4156-5	0°C≤TA≤+75°C
Output Short Circuit Duration (Note 2)	Indefinite	Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$

### **ELECTRICAL CHARACTERISTICS**

V+ = 15V, V- = - 15V			HA-4156-5 0ºC to +75ºC		
PARAMETER	TEMP.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS					
Offset Voltage	+25°C		1.0	5.0	mV
	Full		5.0	6.5	mV
Av. Offset Voltage Drift	Full		5		μV/0C
Bias Current	+25°C		60	300	nA
	Full			400	nA
Offset Current	+25°C		30	50	nA
	Full			100	nA
Common Mode Range	Full	± 12			v
Differential Input Resistance	+25°L		5		MΩ
Input Noise Voltage (f = 1KHz)	+25°C		9		nV/√Hz
(f = 20Hz to 20kHz)	+25°C		1.4	2.0	μVRMS
TRANSFER CHARACTERISTICS					
Large Signal Voltage Gain (Note 4)	+25°C	25K	50 K		V/V
	Full	15K			.v∕v
Common Mode Rejection Ratio (Note 8)	+25°C	80			dB
	Full	74			dB
Channel Separation (Note 5)	+25°C		- 108		dB
Small Signal Bandwidth	+25°C	2.8	3.5		MHz
OUTPUT CHARACTERISTICS					
Output Voltage Swing ( $R_1 = 10K$ )	Full	± 12	±13.7		v
(R <sub>L</sub> = 2K)	Full	±10	± 12.5		v
Full Power Bandwidth (Note 4)	+25°C	20	25		KHz
Output Current (Note 6)	Full	±5	± 15		mA
Output Resistance	+25°C		300		Ω
TRANSIENT RESPONSE (Note 7)					
Rise Time	+25°C		75		ns
Overshoot	+25°C		25		%
Slew Rate	+25°C	1.3	± 1.6		ν/ <sub>μs</sub>
POWER SUPPLY CHARACTERISTICS					
Supply Current (I+ or I-)	+25°C			7.0	mA
Power Supply Rejection Ratio (Note 8)	Full	80			dB

NOTES: 1. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage,

2. One amplifier may be shorted to ground indefinitely.


3. Derate  $5.8 \text{mW/}^{\circ}\text{C}$  above  $T_{\text{A}} = +25^{\circ}\text{C}$ .

- V<sub>OUT</sub> = ±10, R<sub>L</sub> = 2K
   Referred to input; f = 10KHz, R<sub>S</sub> = 1K
- 6.  $V_{OUT} = \pm 10$ 7. See pulse response characteristics
- 8.  $\Delta V = \pm 5.0V$

100

FREQUENCY - Hz

106



00

2

+125


UNITY BANDWIDTH

±##Ia

11711

LOAD CAPACITANCE -pF

10.000



2

HARRIS

## HA-4600/02/05 High Performance Quad Operational Amplifier

ONE FOURTH ONLY (HA-4600)

FEATURES	DESCRIPTION
<ul> <li>LOW OFFSET VOLTAGE 0.3mV</li> <li>HIGH SLEW RATE ±4V/µs</li> <li>WIDE BANDWIDTH 8MHz</li> <li>LOW DRIFT 2µV/°C</li> <li>FAST SETTLING (0.01%, 10V STEP) 4.2µs</li> <li>LOW POWER CONSUMPTION 35mW/AMP</li> <li>SUPPLY RANGE ±5V TO ±20V</li> </ul> <b>APPLICATIONS</b> <ul> <li>HIGH Q, WIDE BAND FILTERS</li> <li>INSTRUMENTATION AMPLIFIERS</li> <li>AUDIO AMPLIFIERS</li> <li>DATA ACQUISITION SYSTEMS</li> <li>INTEGRATORS</li> <li>ABSOLUTE VALUE CIRCUITS</li> <li>TONE DETECTORS</li> </ul>	The HA-4600 series are high performance dielectrically isolated monolithic quad operational amplifiers with superior specifica- tions not previously available in a quad amplifier. These amp- lifiers offer excellent dynamic performance coupled with low values for offset voltage and drift, input noise voltage and power consumption. A wide range of applications can be achieved by using the features made available by the HA-4600 series. With wide bandwidth (8MHz), low power (35mW/amp), and internal compensation, these devices are ideally suited for precision active filter designs. For audio applications these amplifiers offer low noise (8nV/ $\sqrt{Hz}$ ) and excellent full power bandwidth (60kHz). The HA-4602/4605 is particularly useful in designs requiring low offset voltage (0.3mV) and drift (2 $\mu$ V/CC), such as instrumentation and signal conditioning circuits. The high slew rate (4V/ $\mu$ s) and fast settling time (4.2 $\mu$ s to 0.01%, 10V step) makes these amplifiers useful compoinents in fast, accurate data acquisition systems. The HA-4600 series are available in 14 pin CERDIP packages which are interchangeable with most other quad op amps. HA-4600/4602-2 is specified from -55°C to +125°C and HA-4600/4605-5 is specified over 0°C to +75°C range.
PINOUT	SCHEMATIC
Section 11 for Packaging TOP VIEW $\begin{array}{c} 0 \text{ut} & 1 \\ 1 \\ 1 \\ 1 \\ 2 \\ 1 \\ 2 \\ 0 \text{ut} \\ 2 \\ 0 \text{ut} \\ 2 \\ 0 \text{ut} \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 2 \\ 0 \text{ut} \\ 2 \\ 0 \text{ut} \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	

### ABSOLUTE MAXIMUM RATINGS (Note 1)

T <sub>A</sub> = +25 <sup>o</sup> C Unless Otherwise Stated		Power Dissipation (Note 4)	880mW
Voltage Between V+ and V- Terminals	40.0V	Operating Temperature Range	
Differential Input Voltage	±7V	HA-4600/4602-2	-55°C≤TA≤+125°C
Input Voltage (Note 2)	±15.0V	HA-4600/4605-5	0°C≤T <sub>A</sub> ≤+75°C
Output Short Circuit Duration (Note 3)	Indefinite	Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$

### ELECTRICAL CHARACTERISTICS V+ = +15V, V- = -15V

·			A-4600- A-4600-		HA-4602-2 HA-4605-5				
PARAMETER	TEMP	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS	
INPUT CHARACTERISTICS	[								
Offset Voltage	+25°C Full		0.3	2.5 3.0		3.0	9 10	mV mV	
Av. Offset Voltage Drift	Full		2			5		μV/ºC	
Bias Current	+25°C Full		130	200 325		200	400 500	nA nA	
Offset Current	+25°C Full		30	75 125		70	150 175	nA nA	
Common Mode Range	Full	±12			±12			v	
Input Noise Voltage (f = 1kHz)	+25°C		8			8		nV/√Hz	
Input Resistance			500			500		kΩ	
TRANSFER CHARACTERISTICS									
Large Signal Voltage Gain (Note 5)	Full	100K	250K		75K	250K		V/V	
Common Mode Rejection Ratio (Note 9)	Fuli	86			80			dB	
Channel Separation (Note 6)	+25ºC		-108			-108		dB	
Small Signal Bandwidth	+25°C		8			8		MHz	
OUTPUT CHARACTERISTICS									
Output Voltage Swing (RL = 10K) (RL = 2K)	Full Full	±12 ±10	±13 ±12		±12 ±10	±13 ±12		v v	
Full Power Bandwidth (Note 5)	+25°C		60			60		kHz	
Output Current (Note 7)	Full	±10	±15		±8	±15		mA	
Output Resistance	+25ºC		200			200		Ω	
TRANSIENT RESPONSE (Note 8)									
Rise Time	+25°C		50			50		ns	
Overshoot	+25ºC		30			30		%	
Slew Rate	+25°C	1	±4			±4		V /µs	
Settling Time (Note 10)			4.2			4.2		μs	
POWER SUPPLY CHARACTERISTICS									
Supply Current	+25°C		4.6	5.5		5.0	7.5	mA	
Power Supply Rejection Ratio (Note 9)	Full	86			74			dB	


### NOTES:

- 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Any one amplifier may be shorted to ground indefinitely.
- 4. Derate 5.8 mW/OC above TA = +25°C.
- 5. VOUT = ±10V; RL = 2K ohms.
- 6. Channel separation value is referred to the input of the


**TEST CIRCUITS** 


amplifier. Input test conditions are: f = 10kHz;  $V_{IN} = 200mV$  peak-to-peak;  $R_S = 1K$  ohms. (Refer to Channel Separation vs. Frequency Curve for test circuits.)

- 7. Output current is measured with  $V_{OUT} = \pm 5$  volts.
- 8. For transient response test circuits and measurement conditions refer to Test Circuits section of the data sheet.
- 9.  $\Delta V = \pm 5.0$  volts.
- 10. Settling time is measured to 0.1% of final value for a 10 volt input step,  $A_V = -1$ .




V+ = +15V, V- = -15V,  $T_A$  = +25°C Unless Otherwise Stated.







### OPEN LOOP FREQUENCY RESPONSE




SMALL SIGNAL BANDWIDTH AND PHASE MARGIN VS. LOAD CAPACITANCE



OUTPUT VOLTAGE SWING VS. FREQUENCY AND SUPPLY VOLTAGE





CHANNEL SEPARATION VS. FREQUENCY



2

INPUT NOISE VS. FREQUENCY






\_\_\_\_

- 1. <u>POWER SUPPLY DECOUPLING</u>: Although not absolutely necessary, it is recommended that all power supply lines be decoupled with .01  $\mu$  F ceramic capacitors to ground. Decoupling capacitors should be located as near to the amplifier terminals as possible.
- UNUSED OP AMPS: Unused op amp sections should be connected in a non-inverting follower configuration with

### APPLICATIONS

the (+) input tied to ground in order to insure optimum performance of devices being used.

 In high frequency applications where large value feedback resistors are used, a small capacitor (3pF) may be needed in parallel with the feedback resistor to neutralize the pole introduced by input capacitance.




### 2ND ORDER STATE VARIABLE FILTER (1kHz, Q = 10)

The state variable filter is relatively insensitive to component changes (changes can be adjusted out with potentiometers) and also has low sensitivity to amplifier bandwidths. (Amplifier gain bandwidth product should be  $\gg 0 \propto f_C$ ). The bandwidth criteria will determine whether a general purpose op amp like Harris HA-4741 or the wide band HA-4602/4605 should be used.

This filter finds wide application because multiple filtering functions are available simultaneously (High pass, Lo pass, Band pass, Band reject). In this circuit the various RC products are matched with pot adjustments allowing for non-interactive adjustment of Q and f<sub>C</sub>. This allows capacitors (C<sub>1</sub>, C<sub>2</sub>) with loose tolerances to be used. To tune for f<sub>C</sub>, apply a sine wave at f<sub>C</sub> to the input, adjust R<sub>1</sub> for equal amplitudes at the Hi pass and Band pass terminals (they will be phased 90° apart) then adjust R<sub>2</sub> for equal amplitudes at the Band pass and Lo pass terminals.

The state variable filter is often used as building blocks in multiple pole Butterworth of Chebyshev filters. Many references contain normalized tables indicating settings for Q and fc of each pole-pair section.


### SALLEN AND KEY 2ND ORDER LO PASS FILTER



The advantage of using the Sallen and Key filter is simplicity, but in any application this must be weighed against the statevariable type filter for accuracy, practicality, and cost. Amplifier bandwidth limitations are much more apparent at moderate frequencies and Q values with this filter design. (For accuracy, amplifier gain-bandwidth product should be  $\gg$  fc x Q<sup>2</sup>). The wide bandwidth of the HA-4602/4605 is particularly advantageous in this design even at audio frequencies. In this filter all component values affect both Q and fc. Precision, temperature stable resistors and capacitors must be used.

For economy, this filter could be used in the low  $\Omega$  stages of multiple-pole filter design, while the state variable type is used in the more critical stages.

### INSTRUMENTATION AMPLIFIER



Instrumentation amplifiers (differential amplifiers) are specifically designed to extract and amplify small differential signals from much larger common mode voltages.

To serve as building blocks in instrumentation amplifiers, op amps must have very low offset voltage drift, high gain and wide bandwidth. The HA-4602/4605 is ideally suited for this application, delivering superior input and speed characteristics.

The optional circuitry makes use of the fourth amplifier section as a shield driver which enhances the AC common mode rejection by nullifying the effects of capacitance-to-ground mismatch between input conductors. 🖫 HARRIS

# HA-4620/22/25

Wideband, High Performance Quad Operational Amplifier


### **FEATURES**

70MHz Wide Gain Bandwidth Product High Slew Rate ±20V/µs Low Offset Voltage 0.3mV Fast Settling (0.01%, 10V Step) 2.5µs Total Harmonic Distortion <.01% to 30kHz Low Drift 2 µV/°C Low Power Consumption 35mW/Amp ±5V to ±20V Supply Range

### APPLICATIONS

- High Q Wide Band Filters
- Pulse Amplifiers
- Audio Amplifiers
- Data Acquisition Systems
- Absolute Value Circuits
- Video and R.F. Amplifiers

### PINOUT




### DESCRIPTION

The HA-4620 series are wide band quad operational amplifiers featuring high slew rate, wide bandwidth and fast settling time specifications complemented by low input offset voltage, low drift and input noise voltage.

These dielectrically isolated devices are optimized to offer excellent features suitable for applications where a gain of 10 or greater is to be used. The 35mW/amp and a 70MHz gain-bandwidth-product make these monolithic amplifiers valuable components for many active filter circuits. HA-4620 series offers 0.3mW offset voltages and  $2\mu V/^{0}C$  offset voltage drift for very accurate signal conditioning designs. In high performance audio applications, these amplifiers deliver 260kHz full power bandwidth and  $8nV\sqrt{Hz}$  noise voltage. For fast accurate data acquisition systems HA-4620 series offer  $20V\mu$ s slew rate and settling time of  $2.5\mu$ secs to 0.1% 10V step.

HA-4620 series are available in 14 pin CERDIP packages and are interchangeable with most other quad op amps. HA-4625 is also available in chip form. HA-4620/4622-2 is specified from -55°C to +125°C and HA-4620/4625-5 is specified over 0°C to +75°C range.

### SCHEMATIC



ONE FOURTH ONLY (HA-4620)

### ABSOLUTE MAXIMUM RATINGS (Note 1)

T <sub>A</sub> = +25 <sup>o</sup> C Unless otherwise stated.		Power Dissipation (Note 4)	880mW
Voltage between V+ and V- Terminals	40.0V	Operating Temperature Range	
Differential Input Voltage	±7V	HÁ-4620/4622-2	-55°C ≤ T <sub>A</sub> ≤ +125°C
Input Voltage (Note 2)	±15.0V	HA-4620/46255	$0^{\circ}C \leq T_A \leq +75^{\circ}C$
Output Short Circuit Duration (Note 3)	Indefinite	Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$

~

### **ELECTRICAL CHARACTERISTICS**

				-2 -5	HA-4622-2 HA-4625-5				
PARAMETER	ТЕМР	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
INPUT CHARACTERISTICS									
Offset Voltage	+25°C Full		0.3	2.5 3.0		3.0	9 10	mV mV	
Av. Offset Voltage Drift	Full		2			5		<i>μ</i> ν/∘c	
Bias Current	+25°C Full		130	200 325		200	400 500	nA nA	
Offset Current	+25°C Full		30	75 125		70	150 175	nA nA	
Common Mode Range	Full	±12			±12			v	
Input Noise Voltage (f = 1kHz)	+25°C		8			8		nV//Hz	
Input Resistance	+25°C		500			500		kΩ	
TRANSFER CHARACTERISTICS									
Large Signal Voltage Gain (Note 5)	Full	100K	250K		75K	250K		V/V	
Common Mode Rejection Ratio (Note 6)	Full	86			80			dB	
Channel Separation (Note 7)	+25°C		-108			-108		dB	
Gain Bandwidth Products (Note 8)	+25°C		70			70		MHz	
OUTPUT CHARACTERISTICS									
Output Voltage Swing (RL = 10K) (RL = 2K)	Full Full	±12 ±10	±13 ±12		±12 ±10	±13 ±12		v v	
Full Power Bandwidth (Note 9)	+25°C		260			260		kHz	
Output Current (Note 7)	Full	±10	±15		±8	±15		mA	
Output Resistance	+25°C		200			200		Ω	
TRANSIENT RESPONSE (Note 11)									
Rise Time	+25ºC		38	60		38		ns	
Overshoot	+25ºC		45	60		45		%	
Slew Rate	+25ºC	±12	±20		±12	±20		V /µs	
Settling Time (Note 10)	]		2.5			2.5		μs	
POWER SUPPLY CHARACTERISTICS									
Supply Current	+25°C		4.6	5.5		5.0	7.5	mA	
Power Supply Rejection Ratio (Note 9)	Full	86			74			dB	

### NOTES:

- 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. For supply voltages  $< \pm$  15V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Any one amplifier may be shorted to ground indefinitely.
- 4. Derate 5.8 mW/oC above T<sub>A</sub> = +25°C.
- 5 VOUT =  $\pm 10V$ , RL =  $2K\Omega$
- 6.  $\Delta V = \pm 5.0V$ .
- 7. Channel separation value is referred to the input of the ampli-

VIN O

200 0


-15V O

zKΩ

fier. Input test conditions are: f = 10kHz; VIN = 200mV peak to peak;  $R_S = 1 k \Omega$ . (Refer to Channel Separation vs. Frequency Curve for test circuits.)

- 8.  $A_V = 10$ ;  $R_1 = 2K$ ;  $C_1 < 10pF$ .
- 9. Full power bandwidth is guaranteed by equation: Full power bandwidth = Slew Rate 2TTV Peak
- 10. Output current is measured with  $V_{OUT} = \pm 5V$ .
- 11. Refer to Test Circuits section of the data sheet.
- 12. Setting time is measured to 0.1% of final value for a 1 volt input step, and  $A_V = -10$ .

### TEST CIRCUITS LARGE AND SMALL SIGNAL RESPONSE CIRCUIT IN O Ο Ουτ .8κΩ **200**Ω oν OUTPUT B INPUT A \*\*\*\*\*\*\* +++++ INPUT 0V OUTPUT B 0ν VOLTS: Input A: .5V/Div., Output B: 5V/Div. VOLTS: Input A: .01V/Div., Output B: 50mV/Div. TIME: 500ns/Div. TIME: 50ns/Div. SETTLING TIME CIRCUIT 15\ 2N4416 Ŧ O 10 500 0 5K Ω OSCILLOSCOPE



Ι

50


• Av = -1

eedback and summ


resistors should be 0.1% Clipping diodes are optional HP5082-2810 recommended

2

V+ = +15V, TA = +25°C Unless otherwise stated.



SMALL SIGNAL BANDWIDTH AND PHASE MARGIN VS. LOAD CAPACITANCE



OUTPUT VOLTAGE SWING VS.

ERECUENCY - Hr

**OPEN LOOP FREQUENCY RESPONSE** 

RL = 2KΩ CL = 50pF

GAIN

1110

1M 1054

11110

000

45°C (SEES) 90°C (DEGREES)

) 3SPH

180°C

Ш

100M

V NIII

+120

+100

+90

+70

+60

+50

+40

+30

+20

+10

٥

-10 10 100


Thin

1K 101 1008


PHASE

۹p +80


DPEN LOOP VOLTAGE GAIN




INPUT NOISE VS. FREQUENCY




CHANNEL SEPARATION VS. FREQUENCY







#### NORMALIZED AC PARAMETERS VS. SUPPLY VOLTAGE




NORMALIZED AC PARAMETERS VS. TEMPERATURE




POWER SUPPLY CURRENT VS. TEMPERATURE AND SUPPLY VOLTAGE



MAXIMUM OUTPUT VOLTAGE SWING VS. LOAD RESISTANCE AND SUPPLY VOLTAGE



SETTLING TIME VS. OUTPUT AMPLITUDE (A<sub>V</sub> = -10)




### APPLYING THE HA-4622/4625

- POWER SUPPLY DECOUPLING: Although not absolutely necessary, it is recommended that all power supply lines be decoupled with .01µF ceramic capacitors to ground. Decoupling capacitors should be located as near to the amplifier terminals as possible. If several amplifier sections are connected in series, it is recommended that every third or fourth section be decoupled.
- 2. UNUSED OP AMPS: Unused op amp sections should be connected in a non-inverting  $A_V = 10$  configuration with the (+) input tied to ground in order to optimize performance of de-

### **APPLICATIONS**

vices being used.

- In high frequency applications where large value feedback resistors are used, a small capacitor (3pF) may be needed in parallel with the feedback resistor to neutralize the pole introduced by input capacitance.
- When driving heavy capacitive loads (>100pF), a small value resistor should be connected in series with the output and inside the feedback loop.



HARRIS

# HA-4741

### Quad Operational Amplifier

FEATURES	DESCRIPTION
<ul> <li>SLEW RATE 1.6V/µs (TYP.)</li> <li>BANDWIDTH 3.5MHz (TYP.)</li> <li>INPUT VOLTAGE NOISE 9nV√Hz (TYP.)</li> <li>INPUT OFFSET VOLTAGE 0.5mV (TYP.)</li> <li>INPUT BIAS CURRENT 60nA (TYP.)</li> <li>SUPPLY RANGE ±2V TO ±20V</li> <li>NO CROSSOVER DISTORTION</li> <li>STANDARD QUAD PIN-OUT</li> </ul> <b>APPLICA TIONS</b> <ul> <li>UNIVERSAL ACTIVE FILTERS</li> <li>D3 COMMUNICATIONS FILTERS</li> <li>AUDIO AMPLIFIERS</li> <li>BATTERY-POWERED EQUIPMENT</li> </ul>	The HA-4741, which contains four amplifiers on a monolithic chip, provides a new measure of performance for general purpose operational amplifiers. Each amplifier in the HA-4741 has operating specifications that equal or exceed those of the 741-type amplifier in all categories of performance. HA-4741 is well suited to applications requiring accurate signal processing by virtue of its low values of input offset voltage (0.5mV), input bias current (60nA) and input voltage noise (9nV/ √Hz at 1kHz). 3.5MHz bandwidth, coupled with high open-loop gain, allow the HA-4741 to be used in designs requiring amplification of wide band signals, such as audio amplifiers. Audio application is further enhanced by the HA-4741's negligible output crossover distortion. These excellent dynamic characteristics also make the HA-4741 ideal for a wide range of active filter designs. Performance integrity of multi-channel designs is assured by a high level of amplifier-to-amplifier isolation (108dB at 1kHz). A wide range of supply voltages (±2V to ±20V) can be used to power the HA-4741, making it compatible with almost any system including battery-powered equipment. The HA-4741 has guaranteed operation over -550°C to +125°C and can be furnished to meet MIL-STD-883 (HA-4741-8). The HA-4741-5 is guaranteed over 0°C to +75°C and is available in ceramic and plastic dual-in-line packages and in dice form.
PINOUT	SCHEMATIC
Section 11 for Packaging TOP VIEW Uut 1 4 Inputs 2 V + 4 V + 4 Uut 5 Uut 1 4 V + 4 Uut 1 1 Uut 1 4 Uut 3 Uut 3 UUAD OP AMP	(%) HA-4741

### ABSOLUTE MAXIMUM RATINGS

T <sub>A</sub> = +25°C Unless Otherwise Stated Voltage Between V+ and V– Terminals	40.0V	Power Dissipation For Epoxy Package. (Note 3) Operating Temperature Range	880mW
Differential Input Voltage	±30.0V	HA-4741-2	-55°C≤TA≤+125°C
Input Voltage (Note 1)	± 15.0V	HA-4741-5	0°C≤TA≤+75°C
Output Short Circuit Duration (Note 2)	Indefinite	Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$

### **ELECTRICAL CHARACTERISTICS**

V+ = 15V, V- = - 15V		- 5	HA-4741- 5°C to +12			HA-4741- <sup>IO</sup> C to +75		
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS								1
Offset Voltage	+25°C		0.5	3.0	1	1.0	5.0	mV
	Full		4.0	5.0		5.0	6.5	mV
Av. Offset Voltage Drift	Full	[	5			5		μV/ºC
Bias Current	+25°C	ĺ	60	200	1	60	300	nA
	Full	ł		325			400	nA
Offset Current	+25°C		15	30		30	50	nA
	Full			75			100	nA
Common Mode Range	Full	± 12			± 12			v
Differential Input Resistance	+25°C		5			5		MΩ
Input Noise Voltage (f = 1KHz)	+25°C		9			9		nV//Hz
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 4)	+25°C	50K	100K		25K	50K		V/V
	Full	25K			15K	1		V/V
Common Mode Rejection Ratio (Note 8)	+25°C	80	1		80			dB
	Full	74			74			dB
Channel Separation (Note 5)	+25°C	90	- 108	1	90	- 108		dB
Small Signal Bandwidth	+25°C	2.5	3.5		2.5	3.5		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (RL = 10K)	Full	± 12	± 13.7		± 12	± 13.7		v
$(R_L = 2K)$	Full	±10	± 12.5	ļ	±10	± 12.5		v
Full Power Bandwidth (Notes 4 & 9)	+25°C	14	25	[	14	25		.k Hz
Output Current (Note 6)	Full	±5	± 15	1	±5	± 15		mA
Output Resistance	+25°C		300			300		Ω
TRANSIENT RESPONSE (Notes 7 & 10)								
Rise Time (Note 11)	+25°C		75	140		75	140	ns
Overshoot (Note 11)	+25°C		25	40		25	40	%
Slew Rate (Note 12)	+25°C		± 1.6			± 1.6		V/μs
POWER SUPPLY CHARACTERISTICS								
Supply Current	+25°C			5.0			7.0	mA
Power Supply Rejection Ratio (Note 8)	Full	80	1		80			dB

NOTES: 1. For supply voltages less than  $\pm$  15V, the absolute maximum input voltage is equal to the supply voltage,

2. One amplifier may be shorted to ground indefinitely.

3. Derate 5.8mW/<sup>o</sup>C above  $T_A = +25^{\circ}C$ .

4.  $V_{OUT} = \pm 10$ ,  $R_L = 2K$ 5. Referred to input; f = 10KHz,  $R_S = 1K$ 6.  $V_{OUT} = \pm 10$ 

7. See pulse response characteristics 8.  $\Delta v = \pm 5.0v$ 


9. Full power bandwidth guaranteed based upon slew rate measurement FPBW =  $S.R./2\pi$ Vpeak

 $10.R_{L} = 2K, C_{L} = 50pf.$ 


11.VOUT = ±200mV

12. VOUT = ±5V



















MAXIMUM OUTPUT VOLTAGE SWING VS. LOAD RESISTANCE

1K

10K

LOAD RESISTANCE - OHMS

POWER CONSUMPTION

VS. TEMPERATURE

Vs = ± 15V

Vs = ± 10V

Vs = ±5V

+50

+75

+100

+125

+25

TEMPERATURE-ºC

1006

30 ?

0 100

200

160

Ĩ

POWER CONSUMPTION-120

80

٥

- 50

- 25


## HA-4900/02/05 **Precision Quad Comparator**

### FEATURES DESCRIPTION FAST RESPONSE TIME 130ns LOW OFFSET VOLTAGE 2.0mV LOW OFFSET CURRENT 10nA SINGLE OR DUAL-VOLTAGE SUPPLY OPERATION SELECTABLE OUTPUT LOGIC LEVELS ACTIVE PULL-UP/PULL-DOWN OUTPUT **CIRCUIT - NO EXTERNAL RESISTORS** REQUIRED **APPLICATIONS** portions of the system. THRESHOLD DETECTOR ZERO-CROSSING DETECTOR WINDOW DETECTOR ANALOG INTERFACES FOR MICROPROCESSORS HIGH STABILITY OSCILLATORS LOGIC SYSTEM INTERFACES erature range. SCHEMATIC PINOUT Section 11 for Packaging Top View 16 VLOGIC(+) 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VLOGIC(-)

The HA-4900 series are monolithic, guad, precision comparators offering fast response time, low offset voltage, low offset current, and virtually no channel-to-channel crosstalk for applications requiring accurate, high speed, signal level detection. These comparators can sense signals at ground level while being operated from either a single +5 volt supply (digital systems) or from dual supplies (analog networks) up to ±15 volts. The HA-4900 series contains a unique current driven output stage which can be connected to logic system supplies (VLogic+ and VLogic-) to make the output levels directly compatible (no external components needed) with any standard logic or special system logic levels. In combination analog/digital systems, the design employed in the HA-4900 series input and output stages prevents troublesome ground coupling of signals between analog and digital

These comparators' combination of features makes them ideal components for signal detection and processing in data acquisition systems, test equipment, and microprocessor/ analog signal interface networks.

All devices are available in 16 pin dual-in-line ceramic packages. The HA-4900/4902-2 operates from -55°C to +125°C and the HA-4905-5 operates over a 0°C to +75°C temp-



### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage Between V+ and V-	33V
Voltage Between V <sub>Logic</sub> (+) and V <sub>Logic</sub> (-)	18V
Differential Input Voltage	±15V
Peak Output Current	±50mA
Internal Power Dissipation (Note 7, 8)	880mW
Storage Temperature Range	$-65^{\circ}\text{C} \le \text{T}_{\text{A}} \le 150^{\circ}\text{C}$

### $\label{eq:electrical characteristics} \ensuremath{ \texttt{V+}=+15.0V, V_{-}=-15.0V, V_{Logic}(+)=5.0V, V_{Logic}(-)=GND. \ensuremath{ \texttt{S}}\xspace{\ensuremath{ \texttt{C}}\xspace{\ensuremath{ \texttt{C}}\xspace{\ensuremath{ \texttt{V}}\xspace{\ensuremath{ \texttt{C}}\xspace{\ensuremath{ \texttt{C}}\xspace{\ens$


			IA-4900 ºC to +1			IA-4902 ºC to +1			IA-4905 PC to +75		
PARAMETER	ТЕМР	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS											
Offset Voltage (Note 2)	25°C Full		2	3 4		2	5 8		4	7.5 10	mV mV
Offset Current	25°C Full		10	25 35		10	35 35		25	50 70	nA nA
Bias Current (Note 3)	25°C Full		50	75 150		50	150 200		100	150 300	nA nA
Input Sensitivity (Note 4)	25°C Full			Vio +.3 Vio +.4			Vio +.5 Vio +.6			Vio +.5 Vio +.7	mV mV
Common Mode Range	Full	V-		V+ -2.4	V-		V+ +2.4	٧-		V+ +2.4	v
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain	25ºC		400K	{		400K			400K		V/V
Response Time (T <sub>pd</sub> 0) (Note 5)	25°C		130	200		130	200		130	200	ns
Response Time (T <sub>pd</sub> 1) (Note 5)	25ºC		180	215		180	215		180	215	ns
OUTPUT CHARACTERISITICS											
Output Voltage Level											
Logic "Low State" (VOL) (Note 6)	Full		0.2	0.4		0.2	0.4		0.2	0.4	v
Logic "High State" (VOH) (Note 6)	Full	3.5	4.2		3.5	4.2		3.5	4.2		v
Output Current											
ISink	Full	3.0			3.0			3.0			mA
ISource	Full	3.0			3.0			3.0			mA
POWER SUPPLY CHARACTERISTICS											
Supply Current, I <sub>ps</sub> (+)	25°C		6.5	20		6.5	20		7	20	mA
Supply Current , I <sub>ps</sub> (-)	25°C		4	8		4	8		5	8	mA
Supply Current, Ips (Logic)	25ºC		2.0	4		2.0	4		2.0	4	mA
Supply Voltage Range											
V <sub>Logic</sub> (+) (Note 7)	Full	0		+15.0	0		+15.0	0		+15.0	v
V <sub>Logic</sub> (-) (Note 7)	Full	-15.0		0	-15.0		0	-15.0		0	v

### NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- Minimum differential input voltage required to ensure a defined output state.
- 3. Input bias currents are essentially constant with differential input voltages up to  $\pm 9$  volts. With differential input voltages from  $\pm 9$  to  $\pm 15$  volts, bias current on the more negative input can rise to approximately  $500 \ \mu A$ .
- 4. R<sub>S</sub>  $\leq$  200 ohms; V<sub>IN</sub>  $\leq$  Common Mode Range. Input sensitivity is the worst case minimum differential input voltage required to guarantee a given output logic state. This parameter inludes the effects of offset voltage, offset current, common mode rejection, and voltage gain.
- For T<sub>pd</sub>(1); 100mV input step, -5mV overdrive. For T<sub>pd</sub>(0); -100mV input step, 5mV overdrive. Freq-


ency pprox 100Hz; Duty Cycle pprox 50%; Inverting input driven. See Test Circuit below.

- For V<sub>OH</sub> and V<sub>OL</sub>: I<sub>Sink</sub> = I<sub>Source</sub> = 3.0mA. For other values of V<sub>Logic</sub>; V<sub>OH</sub> (min.) = V<sub>Logic</sub> + -1.5V.
- Total Power Dissipation (T.P.D.) is the sum of individual dissipation contributions of V+, V- and V<sub>Logic</sub> shown in curves of Power Dissipation vs. Supply Voltages (see Performance Curves). The calculated T.P.D. is then located on the graph of Maximum Allowable Package Dissipation vs. Ambient Temperature to determine ambient temperature operating limits imposed by the calculated T.P.D. (See Performance Curves). For instance, the combination of +15V, -15V, +5V, 0V (V+, V-, V<sub>Logic</sub>+, V<sub>Logic</sub>-) gives a T.P.D. of 350mW which allows operation to +125°C; the combination +15V, -15V, 0V gives a T.P.D. of 450mW and an operating limit of T<sub>A</sub> = +95°C.
- 8. Derate by 5.8 mW/oC above TA = +75°C.




For input and output voltage waveforms for various input overdrives see Performance Curves.

V+ = 15V, V- = -15V,  $V_{Logic}(+)$  = 5.0V,  $V_{Logic}(-)$  = 0V,  $T_A$  = +25°C, Unless Otherwise Stated.



2




MAXIMUM PACKAGE DISSIPATION


vs. TAMBIENT

MAXIMUM ALLOWABLE PACKAGE

DISSIPATION (SEE NOTE 7)



MAXIMUM POWER DISSIPATION vs. SUPPLY VOLTAGE (NO LOAD CONDITION)



### APPLYING THE HA-4900 SERIES COMPARATORS

50 75 AMBIENT TEMPERATURE, °C

100

- SUPPLY CONNECTIONS: This device is exceptionally 1. versatile in working with most available power supplies. The voltage applied to the V+ and V- terminals determines the allowable input signal range; while the voltage applied to the VL+ and VL- determines the output swing. In systems where dual analog supplies are available, these would be connected to V+ and V-, while the logic supply and return would be connected to VLogic+ and VLogic-. The analog and logic supply commons can be connected together at one point in the system, since the comparator is immune to noise on the logic supply ground. A negative output swing may be obtained by connecting VL+ to ground and  $V_{L-}$  to a negative supply. Bipolar output swings (15V P-P, max.) may be obtained using dual supplies. In systems where only a single logic supply is available (+5V to +15V), V+ and VLogic+ may be connected together to the positive supply while V- and VLogicare grounded. If an input signal could swing negative with respect the V- terminal, a resistor should be connected in series with the input to limit input current to < 5mA since the C-B junction of the input transistor would be forward biased.
- UNUSED INPUTS: Inputs of unused comparator sections 2. should be tied to a differential voltage source to prevent output "chatter".
- CROSSTALK: Simultaneous high frequency operation of 3 all other channels in the package will not affect the output logic state of a given channel, provided that its differential input voltage is sufficient to define a given logic state  $(\Delta V_{IN} \ge \pm V_{OS})$ . Low level or high impedance input lines should be shielded from other signal sources to reduce crosstalk and interference.
- 4. POWER SUPPLY DECOUPLING: Decouple all power supply lines with .01  $\mu$  F ceramic capacitors to a ground line located near the package to reduce coupling between channnels or from external sources.
- RESPONSE TIME: Fast rise time ( < 200ns) input pulses 5. of several volts amplitude may result in delay times somewhat longer than those illustrated for 100mV steps. Operating speed is optimized by limiting the maximum differential input voltage applied, with resistor-diode clamping networks.


600

300 200

100

(Mm 500


PACKAGE DISSIPATION 400



### DATA ACQUISITION SYSTEM

In this circuit the HA-4900 series is used in conjunction with a D to A converter to form a simple, versatile, multi-channel analog input for a data acquisition system. In operation the processor first sends an address to the D to A, then the processor reads the digital word generated by the comparator outputs.


To perform a simple comparison, the processor sets the D to A to a given reference level, then examines one or more comparator outputs to determine if their inputs are above or below the reference. A window comparison consists of two such cycles with 2 reference levels set by the D to A. One way to digitize the inputs would be for the processor to increment the D to A in steps. The D to A address, as each comparator switches, is the digitized level of the input. While stairstepping the D to A is slower than successive approximation, all channels are digitized during one staircase ramp.



### LOGIC LEVEL TRANSLATORS


The HA-4900 series comparators can be used as versatile logic interface devices as shown in the circuits above. Negative logic devices may also be interfaced with appropriate supply connections.

If separate supplies are used for V- and  $V_{Logic}$ -, these logic level translators will tolerate several volts of ground line differential noise.




#### **RS-232 TO CMOS LINE RECEIVER**


This RS-232 type line receiver to drive CMOS logic uses a Schmitt trigger feedback network to give about 1 volt input hysteresis for added noise immunity. A possible problem in an interface which connects two equipments, each plugged into a different AC receptacle, is that the power line voltage may appear at the receiver input when the interface connection is made or broken. The two diodes and a 3 watt input resistor will protect the inputs under these conditions.



### WINDOW DETECTOR

The high switching speed, low offset current and low offset voltage of the HA-4900 series makes this window detector circuit extremely well suited to applications requiring fast, accurate, decision-making. The circuit above is ideal for industrial process system feedback controllers, or "out-of-limit" alarm indicators.






### OSCILLATOR/CLOCK GENERATOR

This self-starting fixed frequency oscillator circuit gives excellent frequency stability. R<sub>1</sub> and C<sub>1</sub> comprise the frequency determining network while R<sub>2</sub> provides the regenerative feedback. Diode D<sub>1</sub> enhances the stability by compensating for the difference between V<sub>OH</sub> and V<sub>Supply</sub>. In applications where a precision clock generator up to 100kHz is required, such as in automatic test equipment, C<sub>1</sub> may be replaced by a crystal.

### SCHMITT TRIGGER (ZERO CROSSING DETECTOR WITH HYSTERESIS)

This circuit has a 100mV hysteresis which can be used in applications where very fast transition times are required at the output even though the signal input is very slow. The hysteresis loop also reduces false triggering due to noise on the input. The waveforms below show the trip points developed by the hysteresis loop.



Preliminary

## HA-5062 Series

Low Power JFET Input Dual Operational Amplifiers

### FEATURES DESCRIPTION 10<sup>12</sup>Ω HIGH INPUT IMPEDANCE The HARRIS HA-5062 operational amplifiers are a series LOW INPUT BIAS CURRENT Aq002 of dual monolithic JFET-input amplifiers featuring low LOW INPUT OFFSET CURRENT 100pA input bias and offset currents, high input impedence and VERY LOW POWER CONSUMPTION very low power operation. In addition to being a direct TYPICAL SUPPLY CURRENT 200µA replacement for the TLO62 series, the HA-5062 series INTERNAL FREQUENCY COMPENSATION offers improved performance with a minimum open loop HIGH SLEW RATE 4V/us gain 20K V/V and a slew rate of $4v/\mu s$ . **PIN COMPATIBLE WITH LM1458** This improved performance is a result of the HARRIS DIRECT REPLACEMENT FOR TL062 FET/Bipolar technology and makes the HA-5062 series of amplifiers ideally suited for applications in industrial control, communication, and battery powered instru-APPLICATIONS mentation equipment. The HA-5062-2 is characterized for operation over the full military temperature range of -55°C to +125°C. ACTIVE FILTERS The HA-5062A-5, HA-5062B-5 and HA-5062-5 are INSTRUMENTATION AMPLIFIERS all characterized over the commercial temperature range AUDIO AMPLIFIERS of 0°C to +75°C. BATTERY OPERATED EQUIPMENT SIGNAL CONDITIONING SIMPLIFIED SCHEMATIC PINOUT Section 11 for Packaging V+ ര OUT OUT C 11 ⊕ -O OUT NOTE: Case Connected to V-TOP VIEWS ουτ Vоит v-(ONE HALF ONLY)

2-95

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage Between V+ and V- Terminals	± 20V
Differential Input Voltage	± 40V
input Voltage (Note 2)	±15.0V
Output Short Circuit Duration	Indefinite

Power Dissipation Operating Temperature Range: HA-5062-2 HA-5062-5 Storage Temperature Range \* To-99 Derate b

-55°C≤T<sub>A</sub>≤+125°C 0°C≤T<sub>A</sub>≤+75°C

600mW\*

ge -65°C≤TA≤+150°C \* To-99 Derate by 6.75mW/°C above +85°C Dip Derate by 5.57mW/°C above +65°C

### **ELECTRICAL CHARACTERISTICS**

### V+ = 15V V- = 15V

Parameters are guaranteed at indicated ambient temperature after warm-up.		HA-5062-2 -55°C to +125°C			-5062A C to 75			4-5062 PC to 7		H 00				
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS														
Offset Voltage (Note 3)	+25°C		3	6		3	6	1	2	3		3	15	mV
	Full			9			7.5			5			20	mV
Av. Offset Voltage Drift	Full		10			10			10			10		μV/00
Bias Current	+25°C		30	200		30	200		30	200		30	400	pА
	Full		_	50		_	7		_	7			10	nA
Offset Current	+25°C		5	100		5	100		5	100		5	200	pА
	Full	±10		20	±10	±12	3	±10	±12	3	±10	±12	5	nA V
Common Mode Range	Full +25°C	10	±12 1012		10	1012		10	1012		10	1012	ŀ	MΩ
Input Resistance	+2500		1012			1012			1012			1012		1417.5
TRANSFER CHARACTERISTICS														
Large Signal Voltage Gain (Note 4)	+25°C	20K	25K		20K	25K	}	20K	25K		10K	25K		V/V
	Full	10K			15K			15K			5K		l	V/V
Common Mode Rejection Ratio (Note 5)	Full	80	86		80	86		80	86		70	76		dB
OUTPUT CHARACTERISTICS												1		
Output Voltage Swing (Note 6)	+25°C	±10	±12		±10	±12		±10	±12		±10	±12		v
	Full	±10			±10		1	±10			±10			v
Unity Gain Bandwidth (Note 6)	+25°C		1			1			1			1		MHz
Full Power Bandwidth (Note 7)	+25°C		63		[	63			63			63		KHz
TRANSIENT RESPONSE														
Rise Time (Note 8)	+25°C		80			80			80			80		
Overshoot (Note 8)	+25°C		10			10			10			10		nsec %
Slew Rate (Note 9)	+25°C		4			4			4			4		
Settling Time (Note 10)	+25°C		3.5			3.5			3.5			3.5		V/µs µsec
POWER SUPPLY CHARACTERISTICS	+25°C			0.4			0.4			0.4			0.5	
Supply Current (Note 11)	+25°C Full	80	95	0.4	80	95	U.4	80	95	U.4	70	95	0.5	mA dB
Power Supply Rejection Ratio (Note 12)	rui	00	90		00	30	l	00	90		/0	30		ub

### NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Rs = 50 Ω.
- 4.  $R_L \ge 10 K \Omega$ ,  $V0 = \pm 10 V$ .
- 5.  $\Delta V_{IN} = \pm 10V$ .
- 6. RL = 10KΩ.

- 7. R<sub>L</sub> =10K; Full power bandwidth guaranteed based on slew rate measurement using FPBW =  $\frac{\text{SLEW RATE}}{2\pi \text{VPEAK}}$
- 8.  $V_{IN} = 50 \text{mV}, C_L = 50 \text{pF}, R_L = 10 \text{K}\Omega$ .
- 9.  $V_{IN} = 10V, C_L = 50pF, R_L = 10K\Omega$ .
- 10. Settling time is measured to 0.1% of final value for a 10 volt output step and Ay = -1.
- 11. No load, No signal.
- 12. VSUPP = ±5V.D.C. to ±15 V.D.C.

## HA-5064 Series

Low Power, JFET Input **Quad Operational Amplifiers** 

Preliminary

### FEATURES


LOW INPUT BIAS CURRENT 100pA LOW POWER DISSIPATION 24mW/Pkg. FAST SLEWING 4V/μs LOW VIO DRIFT 10µV/0C HIGH INPUT IMPEDANCE  $10^{12}\Omega$ GOOD CHANNEL SEPARATION 120dB POWER SUPPLY RANGE ±5V TO ±20V

### **APPLICATIONS**

WHERE DENSITY AND POWER REQUIREMENTS ARE DEMANDING:

- ACTIVE FILTERS
- SIGNAL CONDITIONING
- SIGNAL GENERATION
- INSTRUMENTATION AMPLIFIERS

### PINOUT




### DESCRIPTION

The HARRIS HA-5064 series JFET input monolithic, quad operational amplifiers feature very low power requirements coupled with excellent AC and DC characteristics. Maximum power dissipation of 24 mW/package is achieved by using complementary design, process, and layout techniques.

A 4V/ $\mu$ s slew rate coupled with 1MHz gain-bandwidth makes these devices most suitable for active filter and signal conditioning designs. The HA-5064 series is ideally suited for those applications demanding low power and high density without compromising other performance characteristics. High input impedance and low drift also makes the HA-5064 series useful as instrumentation amplifiers.

The HA-5064 is packaged in a 14-pin DIP and is pin compatible with most other guad operational amplifiers. The HA-5064-2 is specified for -55°C to +125°C operation while the HA-5064 A-5/HA-5064B-5/HA-5064-5 are specified over the 0°C to +75°C range.

### SIMPLIFIED SCHEMATIC



### ABSOLUTE MAXIMUM RATINGS

Voltage Between V+ and V-40VDifferential Input Voltage (Note 2)±30VOutput Current (Note 3)ContinuousInternal Power Dissipation (Note 4)500mWStorage Temperature Range-65°C to +150°C

### ELECTRICAL CHARACTERISTICS

V+ = 15VDC; V- = -15VDC

			A-506 C to +			4-5064 C to +7			-5064E to +75			A-5064 C to +75	-	
PARAMETER	ТЕМР	MIN	түр	МАХ	MIN	TYP	МАХ	MIN	ТҮР	МАХ	MIN	түр	МАХ	UNITS
INPUT CHARACTERISTICS														
Offset Voltage	+25°C Full		2	6 9		2	6 7.5		2	3 5			15 20	mV mV
Offset Voltage Average Drift Bias Current	Full +25°C Full		10	200 50		10	200 7		10	200 7		20	400 10	µV/ºC pA nA
Offset Current	+25°C Full +25°C		1012	100 20		1012	100 3		1012	100 3		1012	200 5	pA nA Ω
Common Mode Range	Full	<u>±</u> 10			±10			<u>+</u> 10			±10			v
TRANSFER CHARACTERISTICS														
Large Signal Voltage Gain (Note 5)	+25°C Full	20K 10K	25K		20K 15K	25K		20K 15K	25K		10K 5K	25K		v/v v/v
Common Mode Rejection Ratio (Note 6) Gain Bandwidth Channel Separation (Note 7)	Full +25°C +25°C	80	1 120		80	1 120		80	1 120		70	1 120		dB MHz dB
OUTPUT CHARACTERISTICS														
Output Voltage Swing (Note 8) Output Current (Note 9)	+25°C Full Full	±10 ±10 +1	±12		±10 ±10 +1	±12		±10 ±10 ±1	±12		±10 ±10 +1	±12		V V mA
Full Power Bandwidth (Note 10) Output Resistance (Note 11)	+25°C +25°C	-''	63 300		-'	63 300		-1	63 300			63 300		kHz Ω
TRANSIENT RESPONSE (Note 12)														
Rise Time (10% TO 90%) Slew Rate Settling Time (Note 13)	+25°C +25°C +25°C	2	80 4 3.5		2	80 4 3.5		2	80 4 3.5		2	80 4 3.5		nsec V/µsec µsec
POWER SUPPLY CHARACTERISTICS														
Supply Current P. S. R. R. (Note 14)	+25°C Full	80		.8	80		.8	80		.8	70		1	mA dB


### NOTES

- 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Any one amplifier may be shorted to ground indefinitely.
- 4. Derate  $5.8 \text{mW}/^{\circ}\text{C}$  above TA = +25°C.
- 5. VOUT =  $\pm 10V$ ; RL =  $10K\Omega$
- 6. ΔVIN = ±10V
- Channel separation value is referred to the input of the amplifier. Input test conditions are: f = 10kHz; VIN =

### TEST CIRCUITS

200mV peak-to-peak; Rs =  $10K\Omega$ 

- 8. RL = 2K ohms.
- 9. Output current is measured with VOUT = 10 volts.
- 10. RL = 10K; Full power bandwidth guaranteed, based on slew rate measurement using FPBW = <u>SLEW RATE</u> 2πV PEAK
- 11. Output resistance measured under open loop conditions.
- 12. Refer to Test Circuits section of the data sheet.
- 13. Settling Time is measured to 0.1% of final value for a 10 volt output step and  $A_V = -1$ .
- 14. VSUPP = +5VDC to +15VDC.




2

## HA-5082 Series

### Preliminary

JFET Input Dual Operational Amplifiers



### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage Between V+ and V- Terminals	±20V
Differential Input Voltage	± 40V
Input Voltage (Note 2)	±15.0V
Output Short Circuit Duration	Indefinite

Power Dissipation Operating Temperature Range: HA-5082-2 HA-5082-5 Storage Temperature Range 600mW\*

 $\begin{array}{c} -55^{\circ}C \leq T_{A} \leq +125^{\circ}C \\ 0^{\circ}C \leq T_{A} \leq +75^{\circ}C \\ -65^{\circ}C \leq T_{A} \leq +150^{\circ}C \end{array}$ 

\* To-99 Derate by 6.75mW/°C above +85°C Dip Derate by 5.57mW/°C above +65°C

### **ELECTRICAL CHARACTERISTICS**

V+ = 15V V- = -15V

Parameters are guaranteed at indicated ambient temperature after warm-up.			HA-508 PC to +			-5082A C to 75			A-5082 ºC to 7			A-5082 C to +7		
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS Offset Voltage (Note 3)	+25°C		3	5		3	5			2		5	15	mV
Av. Offset Voltage Drift	Full Full		10	8		10	7		10	4		10	20	mV µV/ºC
Bias Current	+25°C Full		30	200 50		30	200 8		30	200 4		30	400 10	pA nA
Offset Current	+25°C Full		5	100 20		5	100 4		5	100 2		5	200 5	pA nA
Common Mode Range Input Resistance	Full +25°C	±10	±12 10 <sup>12</sup>		±10	±12 1012		±10	±12	1012	±10	±12 10 <sup>12</sup>		V MΩ
TRANSFER CHARACTERISTICS Large Signal Voltage Gain (Note 4)	+25°C Full	50K 15K	200K		50K 25K	200 K		50K 25K	200 K		25K 15K	200K		V/V V/V
Common Mode Rejection Ratio (Note 5) Unity Gain Bandwidth	+25°C +25°C	80	86 4		80	86 4		80	86 4		70	76 4		dB MHz
OUTPUT CHARACTERISTICS Output Voltage Swing (Note 6) Output Current (Note 7)	+25°C Full Full	±10 ±10 ±5	±12		±10 ±10 ±5	±12		±10 ±10 ±5	±12		±10 ±10 ±5	±12		V V mA
Full Power Bandwidth (Note 8)	+25°C		240			240			240			240		KHz
TRANSIENT RESPONSE Rise Time (Note 9) Overshoot (Note 9) Slew Rate (Note 10) Settling Time (Note 11)	+25°C +25°C +25°C +25°C		60 10 <b>15</b> 2			60 10 <b>15</b> 2			60 10 15 2			60 10 15 2		nsec % V/µs µsec
POWER SUPPLY CHARACTERISTICS Supply Current (Note 12) Power Supply Rejection Ratio (Note 13)	+25°C +25°C	80	<b>3.5</b> 86	5.6	80	3.5 86	5.6	80	3.5 86	5.6	70	<b>3.5</b> 76	5.6	mA dB

#### NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. For supply voltages less than  $\pm 15V$ , the absolute maximum input voltage is equal to the supply voltage.
- 3.  $R_S = 50 \Omega$ .
- 4.  $R_L \ge 10 K \Omega$ ,  $V0 = \pm 10 V$ .
- 5.  $\Delta V_{IN} = \pm 10V$ .
- 6.  $R_L = 2K\Omega$ .

### 7. VOUT = ± 10V

8.  $R_L = 2K$ ; Full power bandwidth guaranteed based on slew rate measurement using FPBW =  $\frac{SLEW RATE}{277 VPEAK}$ .

- 9.  $V_{IN} = 50 \text{mV}$ ,  $C_L = 100 \text{pF}$ ,  $R_L = 2 \text{K} \Omega$ .
- 10.  $V_{IN} = 10V$ ,  $C_L = 100pF$ ,  $R_L = 2K \Omega$ .
- 11. Settling time is measured to 0.1% of final value for a 10 volt output step and Ay = -1.
- 12. No load, No signal.
- 13. VSUPP = ±5V.D.C. to ±15 V.D.C.

# HA-5084 Series

## JFET Input Quad Operational Amplifiers

### Preliminary

FEATURES	DESCRIPTION
FEATURES         • LOW INPUT BIAS CURRENT       200pA         • HIGH SLEW RATE       15V/μs         • WIDE BANDWIDTH       4MHz         • LOW DRIFT       10μV/oc         • HIGH INPUT IMPEDANCE       1012Ω         • LOW SUPPLY CURRENT       7.2mA         • SUPPLY RANGE       ±5V TO ±20V         APPLICATIONS          • HIGH Q, WIDEBAND FILTERS       INTEGRATORS         • TONE DETECTORS       SAMPLE/HOLD CIRCUITS         • DATA ACQUISITION SYSTEMS       ABSOLUTE VALUE CIRCUITS	<b>DESCRIPTION</b> The Harris HA-5084 is a JFET input, monolithic, quad operational amplifier featuring low input bias and offset currents, high input impedance, and high slew rate. Manufactured using FET/Bipolar technology coupled with advanced layout considerations, these devices also feature excellent channel separation and offset voltage drift specifications. High slew rate ( $15V/\mu s$ ) coupled with excellent input bias ( $30pA$ ) and offset current ( $3pA$ ) make the HA-5084 ideally suited for high speed analog designs such as integrators, fast D/A converters, and sample-and-hold circuits. The HA-5084 is available in ceramic and plastic 14 pin DIP's and is pin compatible with the LM324, LM348, and MC3403 quad operational amplifier pinout. The HA-5084-2 is specified from -55°C to +125°C while the HA-5084-5 operates from 0°C to +75°C.
PINOUT Section 11 for Packaging TOP VIEW OUT $1$ $2$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$	SIMPLIFIED SCHEMATIC

(ONE FOURTH ONLY)

2

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V+ and V-40VDifferential Input Voltage (Note 2)±40VOutput Current (Note 3)Full Short Circuit ProtectionInternal Power Dissipation (Note 4)500mWStorage Temperature Range-65°C to +150°C

### **ELECTRICAL CHARACTERISTICS**

V+ = 15VDC: V- = -15VDC

		HA-5084-2 -55°C to +125°C				-5084A C to +75		(	A-5084 C to +7		Н 00			
PARAMETER	ТЕМР	MIN	TYP	MAX	MIN	TYP	МАХ	MIN	TYP	МАХ	MIN	түр	МАХ	UNITS
INPUT CHARACTERISTICS														
Offset Voltage	+25°C			5			5			2			15	mV
	Full			8			7		Ì	4			20	mV
Offset Voltage Average Drift	Full		8.3			8.3			8.3			8.3		µV/0C
Bias Current	+25°C Full			200 50			200			200		1	400	pA nA
Offset Current	+2500			100			8 100			4 100		ļ	200	pA
onset ourient	Full			20			4		]	2	1	ļ	5	nA
Input Resistance	+25°C		1012			1012			1012	-		1012		Ω
Common Mode Range	Full	<u>±</u> 10			<u>+</u> 10			<u>+</u> 10			±10			v
TRANSFER CHARACTERISTICS										· .				
Large Signal Voltage Gain (Note 5)	+25°C	25K			50K			50K			25K		)	V/V
Large Signal Voltage Gam (Note 5)	Full	15K			25K			25K		)	15K			V/V
Common Mode Rejection Ration (Note 6)	Full	70			80			80			70			dB
Unity Gain Bandwidth	+25°C		4			4			4			4		MHz
Channel Separation (Note 7)			-120			-120			-120			-120		dB
OUTPUT CHARACTERISTICS														<u> </u>
Output Voltage Swing (Note8)	+25oC	10			10			10			10	ļ		v
output voltage owing (noted)	Full	10			10			10						v
Output Current (Note 9)	Full	±5			±5			±5			±5			mA
Full Power Bandwidth (Note 10)	+25°C		240			240	[	[	240			240	ĺ	kHz
Output Resistance (Note 11)	+25ºC		300			300			300			300		Ω
TRANSIENT RESPONSE (Note 12)														
Rise Time	+25oC		60			60		]	60			60		nsec
Slew Rate	+25°C		15			15			15			15		V/µ sec
Settling Time (Note 13)	+25°C		2			2	1		2			2		µ sec
POWER SUPPLY CHARACTERISTICS														1
Supply Current	+25°C		7.2	11		7.2	11		7.2	11		7.2	12	mA
P. S. R. R. (Note 14)	Full	80	1.2		80	1.2	1	80	1.2		70	1.2	1	dB
		<sup></sup>					·							


### NOTES

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. For supply voltages less than  $\pm 15V$ , the absolute maximum input voltage is equal to the supply voltage.
- 3. Any one amplifier may be shorted to ground indefinitely.
- 4. Derate 5.8mW/°C above TA = +25°C.
- 5.  $V_{OUT} = \pm 10V$ ; R<sub>L</sub> = 10K $\Omega$ .
- 6.  $\Delta V_{IN} = \pm 10V$
- 7. Channel separation value is referred to the input of the amplifier. Input test conditions are: f = 10kHz; VIN =

### TEST CIRCUITS

200mV peak-to-peak; Rs = 1K ohms.

- 8. RL = 2K ohms.
- 9. Output current is measured with VOUT = 10 volts.
- 10. R<sub>L</sub> = 2K; Full power bandwidth guaranteed, based on slew rate measurement using FPBW =  $\frac{SLEW RATE}{2\pi V PEAK}$
- 11. Output resistance measured under open loop conditions.
- 12. Refer to Test Circuits section of the data sheet.
- 13. Settling Time is measured to 0.1% of final value for a 10 volt output step and Ay = -1.
- 14. VSUPP = ±5V.D.C. to ±15V.D.C.





## HA-5100/5105

Wideband, JFET Input **Operational Amplifier** 

FEATURES	GENERAL DESCRIPTION
<ul> <li>LOW INPUT OFFSET VOLTAGE 0.5mV</li> <li>LOW OFFSET DRIFT 5μV/OC</li> <li>LOW INPUT BIAS CURRENT 50pA</li> <li>LARGE VOLTAGE GAIN 150K V/V</li> </ul>	The HA-5100/5105 are monolithic wideband operational amplifiers manufactured with FET/Bipolar technologies and dielectric isolation. Precision laser trimming of the input stage complements the amplifier high frequency capabilities with excellent input characteristics. The HA-5100/5105 offer a number of important advantages over similar FET input op amps from other manufacturers. In addition to superior bandwidth and settling characteristics the Harris devices
<ul> <li>WIDE BANDWIDTH</li></ul>	have quite constant slew rate, bandwidth, and settling characteristics over the operating range. This provides the user predictable perform- ance in applications where settling time, full power bandwidth, closed loop bandwidth, or phase shift is critical. The slewing waveform is symmetrical to provide reduced distortion. Note also that Harris spe- cifies all parameters at ambient (rather than junction) temperature to provide the designer meaningful data to predict actual operating per- formance.
APPLICATIONS	Complementing HA-5100/5105's predictable and excellent dynamic
<ul> <li>PRECISION, HIGH SPEED, DATA ACQUISITION SYSTEMS</li> <li>PRECISION SIGNAL GENERATION</li> </ul>	characteristics are very low input offset voltage, very low input bias current, and extremely high input impedance. This ideal combination of features make these amplifiers most suitable for precision, high speed, data acquisition system designs and for a wide variety of signal conditioning applications.*
• PULSE AMPLIFICATION	$\ast$ –2 denotes a range of –55°C to +125°C and –5 denotes a 0°C to +75°C range.
PINOUT	SCHEMATIC DIAGRAM
Section 11 for Packaging	
TOP VIEW COMPENSATION BALANCE IN-2 IN+3 IN+	BALANCE BALANCE BALANCE BALANCE COMPENSATION THE COMPENSATION THE COMPENSATION

2'

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage Between V+ and V-	40V
Differential Input Voltage	±40V
Peak Output Current	Full Short Circuit Protection
Internal Power Dissipation (Note 2)	510mW
Storage Temperature Range	-65°C to +150°C

### ELECTRICAL CHARACTERISTICS


			A-5100- PC to +12			A-5100- C to +75			A-5105- C to +75		
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ŲNITS
INPUT CHARACTERISTICS											
Offset Voltage	+25°C Full		0.5 0.50	1.0 2.0		0.5 0.50	1.0 2.0	1	0.5 0.75	1.5 3.5	mV mV
Offset Voltage Average Drift	Full		5			10			15		μV/ºC
Bias Current	+25°C Full		20 5	50 10		20	50 10		50 10	100 20	pA nA
Offset Current	+25°C Full		2 2	10 5		2 2	10 5		5 5	50 10	pA nA
Input Resistance	+25°C		1012			1012			1012		Ω
Common Mode Range	Full	±10	±11		±10	±11		±10	±10.5		v
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain (Note 3)	+25°C Full	75K 60K	150K 100K		75K 60K	150K 100K		50K 40K	100К 80К		V/V V/V
Common Mode Rejection Ratio (Note 4)	Full	80	86		80	86		80	86		dB
Gain Bandwidth Product at $A_V = 10$	Full		18			18 *			18		MHz
OUTPUT CHARACTERISTICS							•				
Output Voltage Swing (Note 5)	+25°C Full	±12 ±12	±13 ±13	i	±12 ±12	±13 ±13		±11 ±11	±12 ±12		v v
Short Circuit Output Current (Note 6)	Full	±10	±15		±10	±15		±8	±15		mA
Full Power Bandwidth (Note 7)	+25°C	90	150		90	150		75	125		kHz
Output Resistance (Note 8)	+25°C		30			30			40		Ω
TRANSIENT RESPONSE (Note 9)											
Rise Time	+25°C		15	35		15	35		20		nsec
Slew Rate	+25°C	6	8		6	8		5	8		V/µsec
Settling Time (Note 10)	+25°C		1.7			1.7			2.0		μsec
POWER SUPPLY CHARACTERISTICS											
Supply Current	Full		5	7		5	7		6	8	mA
P.S.R.R. (Note 11)	Full	80	86		80	86		80	86		dB

### NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- Derate at 6.8 mW/oC for operation at ambient temperatures above +75°C.
- 3.  $V_{OUT} = \pm 10V$ ;  $R_L = 2K$ .
- 4. V<sub>CM</sub> = ±10V D.C.
- 5. RL = 10K.


### TEST CIRCUITS


- 6. VOUT = 0V.
- 7.  $R_L = 2K$ ; Full power bandwidth guaranteed based on slew rate measurement using FPBW =  $\frac{SLEW RATE}{2\pi VPFAK}$ .
- 8. Output resistance measured under open loop conditions.
- 9. Refer to test circuits section of the data sheet.
- 10. Settling time is measured to 0.1% of final value for a 10 volt output step and Ay = -1.
- 11. VSUPP = ±10V D.C. to ∓20V D.C.




-


V + = +15V, V - = -15V,  $T_A = +25^{\circ}C$  UNLESS OTHERWISE STATED.










OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS COMPENSATION CAPACITORS













SETTLING TIME FOR VARIOUS




RATIO VS FREQUENCY




- 1. <u>POWER SUPPLY DECOUPLING</u>: Although not absolutely necessary, it is recommended that all power supply lines be decoupled with .01  $\mu$ F ceramic capacitors to ground. Decoupling capacitors should be located as near to the amplifier terminals as possible.
- 2. <u>STABILITY CONSIDERATIONS</u>: In applications where large value feedback resistors are used, a small capacitor ( $\approx$  3pF) may be needed in parallel with the feedback resistor to neutralize the pole introduced by the input capacitance.

### APPLICATIONS

- HEAVY CAPACITIVE LOADS: When driving heavy capacitive loads (≥ 100pF) a small resistor (≈ 100Ω) should be connected in series with the output and inside the feedback loop.
- <u>OFFSET VOLTAGE NULLING</u>: Offset nulling, if required, is accomplished with a 100KΩ pot between pins 1 and 5; wiper to V+. Alteration of initial offset voltage may affect the temperature coefficient of the offset voltage.




### PRECISION/FAST SAMPLE/HOLD CIRCUIT



### Experimental Results: $V_{IN} = 10 \text{ volt step}$ $C_H = 1000 \text{pF}$ Acquisition Time = 0.4 $\mu$ s (0.1%) Charge Injection = 30pC Drift Current = 320pA Switching Spikes $\approx 200 \text{mV}$

#### **1kHz SALLEN AND KEY FILTER**



Experimental Results: FC = 1KHz Q = 20 -3dB ≈ 1.1KHz -20dB ≈ 3.4KHz

## HA-5110/5115

Wideband, JFET Input, Uncompensated, Operational Amplifier

EEATIIDES	DESCRIPTION
FEATURES	DESCRIPTION
<ul> <li>WIDE GAIN BANDWIDTH 60MHz</li> <li>HIGH SLEW RATE</li></ul>	<ul> <li>HA-5110/5115 are wideband, uncompensated, operational amplifiers manufactured with FET/Bipolar technologies and dielectric isolation. These monolithic amplifiers feature superior high frequency capabilities further enhanced by precision laser trimming of the input stage to provide excellent input characteristics. These devices are controlled at closed loop gains greater than 10 without compensation.</li> <li>With excellent dynamic and input characteristics, HA-5110/5115 are well suited for many wideband, pulse, and video applications. These amplifiers are ideal components for video and RF circuitry requiring up to 60MHz gain-bandwidth-product and 800KHz power bandwidth. 50V/µ s slew rate and 850ns settling time make these</li> </ul>
<ul> <li>VIDEO AND RF AMPLIFIERS</li> <li>DATA ACQUISITION</li> <li>PULSE AMPLIFIERS</li> <li>PRECISION SIGNAL GENERATION</li> </ul>	devices useful in pulse amplification and data acquisition designs. HA-5110/5115's 0.5mV offset voltage, 10pA offset current, and extremely high impedance coupled with excellent AC parameters make these amplifiers ideal selections for accurate signal condition- ing designs. For applications requiring less critical input character- istics, HA-5115 is available in untrimmed form. HA-5110/5115 are available in metal can (TO-99) packages. Suffix -2 denotes a range to -55°C to +125°C and -5 denotes a 0°C to +75°C range.
PINOUT	SCHEMATIC
TOP VIEW COMPENSATION BALANCE IN- IN- IN- IN+ CASE CONNECTED TO V-	Image: state

2-111

### **ABSOLUTE MAXIMUM RATINGS**

Voltage Between V <sup>+</sup> and V <sup>-</sup>	40V	Internal Power Dissipation (Note 2)	510mW
Differential Input Voltage	±40V	Storage Temperature Range	-65ºC to +150ºC
Peak Output Current	Full Short Circuit Protection		

### **ELECTRICAL CHARACTERISTICS**

V+ = 15VDC; V- = -15VDC											
Parameters are guaranteed at indicate ambient temperature after warm-up.	a	HA-5110-2 -55°C to +125°C		HA-5110-5 0ºC to +75ºC			HA-5115-5 0ºC to +75ºC				
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS											
Offset Voltage	+25°C Full		0.5 0.50	1.0 2.0		0.5 0.50	1.0 2.0		0.5 0.75	1.5 3.5	mV mV
Offset Voltage Average Drift	Full		5			10			15		µV/ºC
Bias Current	+25°C Full	-	20 5	50 10		20	50 10		50 10	100 20	pA nA
Offset Current	+25°C Full		2 2	10 5		2 2	10 5		5 5	50 10	pA nA
Input Resistance	+25°C		1012			1012			1012		Ω
Common Mode Range	Full	±10	±11		±10	±11		±10	±10.5		v
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain (Note 3)	+25°C Full	75K 60K	150K 100K		75K 60K	150K 100K		50K 40K	100K 80K		V/V V/V
Common Mode Rejection Ratio (Note 4)	Full	80	86		80	86		80	86		dB
Gain Bandwidth Product (A $_{ m V}$ = 10)	Fuli		60			60			50		MHz
OUTPUT CHARACTERISTICS											
Output Voltage Swing (Note 5)	+25°C Full	±12 ±12	±13 ±13		土12 土12	±13 ±13		±11 ±11	±12 ±12		V V
Output Current (Note 6)	+25°C	±10	±15		±10	±15		±8	±15		mA
Full Power Bandwidth (Note 7)	+25°C	550	625		550	625		550	625		kHz
Output Resistance (Note 8)	+25°C		30			30			40		Ω
TRANSIENT RESPONSE (Note 9)											
Rise Time (A <sub>V</sub> = 10)	+25°C		20			20			20		nsec
Slew Rate (A <sub>V</sub> = 10)	+25°C	35	50		35	50		35	40		V/ $\mu$ sec
Settling Time (Note 10)	+25ºC		.85			.85			1.0		μsec
POWER SUPPLY CHARACTERISTICS											
Supply Current	Full		5	7		5	7		6	8	mA
Power Supply Rejection Ratio (Note 11)	+25°C	80	94		80	94		80.	94		dB

### NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. Derate at 6.8mW/oC for operation at ambient temperatures above +75°C.
- 3.  $V_{OUT} = \pm 10V$ .  $R_L = 2K$
- 4. VCM = ±10 V.D.C.
- 5. RL = 10K

- 6. VOUT = 0V
- 7. RL = 2K; Full power bandwidth guaranteed, based on slew rate measurement using FPBW =  $\frac{SLEW RATE}{2\pi VPEAK}$
- 8. Output resistance measured under open loop conditions.
- 9. Refer to Test Circuits section of the data sheet.
- 10. Settling Time is measured to 0.1% of final value for a 10 volt output step and  $A_V$  = -10.
- 11. VSUPP = ±10 V.D.C. to ±20 V.D.C.

### NOTES:


- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- Derate at 6.8mW/oC for operation at ambient temperatures above +75oC.
- 3.  $V_{OUT} = \pm 10V$ .  $R_L = 2K$
- 4. V<sub>CM</sub> = ±10 V.D.C.
- 5. RL = 10K

### TEST CIRCUITS

- 6. VOUT = 0V
- 7. R<sub>L</sub> = 2K; Full power bandwidth guaranteed, based on slew rate measurement using FPBW = <u>SLEW RATE</u>. <u>277 VPEAK</u>
- 8. Output resistance measured under open loop conditions.
- 9. Refer to Test Circuits section of the data sheet.
- 10. Settling Time is measured to 0.1% of final value for a 10 volt output step and Ay = -10.
- 11. VSUPP = ±10 V.D.C. to ∓20 V.D.C.

Clipping diodes are optional

HP5082-2810 recommended




2K {}

2

### PERFORMANCE CURVES

V+ = +15V, V- = -15V,  $T_A$  = +25°C Unless Otherwise Stated.

### INPUT OFFSET VOLTAGE AND BIAS , CURRENT VS TEMPERATURE



OUTPUT VOLTAGE SWING VS FREQUENCY


V SUPPLY = 20V

V SUPPLY = ±15V


V SUPPLY = +10V

V SUPPLY

OPEN LOOP FREQUENCY RESPONSE



OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS COMPENSATION CAPACITORS




NOTE: External compensation components are not required for closed loop gains > 10, but may be added to reduce bandwidth if desired.

INPUT NOISE VOLTAGE AND NOISE CURRENT VS FREQUENCY


П

FREQUENCY - Hz

Ш



NORMALIZED AC PARAMETERS VS TEMPERATURE



### 2


SWING - VOLTS PEAK-TO-PEAK

DUTPUT VOLTAGE

40

21

OUTPUT VOLTAGE SWING VS LOAD RESISTANCE




SETTLING TIME FOR VARIOUS

**OUTPUT STEP VOLTAGES** 


0.5 1. SETTLING TIME - µS

1.6

COMMON MODE REJECTION RATIO VS FREQUENCY




POWER SUPPLY REJECTION RATIO VS FREQUENCY



ę

POWER SUPPLY CURRENT VS TEMPERATURE




### APPLYING THE HA-5110/5115

- 1. POWER SUPPLY DECOUPLING: Although not absolutely necessary, it is recommended that all power supply lines be decoupled with .01  $\mu$ F ceramic capacitors to ground. Decoupling capacitors should be located as near to the amplifier terminals as possible.
- 2. STABILITY CONSIDERATIONS: In applications where large value feedback resistors are used, a small compacitor (  $\approx$  3pF) may be needed in parallel with the feedback resistor to neutralize the pole introduced by the input capacitance.

### APPLICATIONS

- 3. HEAVY CAPACITIVE LOADS: When driving heavy capacitive loads (  $\geq$  100pF) a small capacitor (  $\approx$  10pF) should be connected in parallel with the feedback resistor.
- 4. OFFSET VOLTAGE NULLING: Offset nulling, if required, is accomplished with a 100K  $\Omega$  pot between pins 1 and 5; wiper to V+. Alteration of initial offset voltage may affect the temperature coefficient of the offset voltage.



# HA-5130/5135

## Precision

**Operational Amplifier** 

FEATURES	DESCRIPTION
• LOW OFFSET VOLTAGE $25 \mu V$ • LOW OFFSET VOLTAGE DRIFT $0.4 \mu V/^{\circ}C$ • LOW NOISE $9nV/\sqrt{Hz}$ • OPEN LOOP GAIN $10^{7}$ • BANDWIDTH (UNITY GAIN) $2.5MHz$ • ALL BIPOLAR CONSTRUCTION	HA-5130/5135 are precision operational amplifiers manufactured using a combination of key technological advancements to provide outstanding input characteristics. A Super Beta input stage is combined with laser trimming, dielectric isolation, and matching techniques to produce $25\mu$ V (Max.) input offset voltage and 0.4 $\mu$ V/°C input offset voltage average drift. Other features enhanced by this process include 9nV (Typ.) Input Noise Voltage, 1nA Input Bias Current, and 140dB Open Loop Gain.
APPLICATIONS	These features coupled with 120dB CMRR and PSRR make HA-5130/ 5135 an ideal device for precision DC instrumentation amplifiers. Excel-
<ul> <li>HIGH GAIN INSTRUMENTATION</li> <li>PRECISION DATA ACQUISITION</li> <li>PRECISION INTEGRATORS</li> <li>BIOMEDICAL AMPLIFIERS</li> <li>PRECISION THRESHOLD DETECTORS</li> </ul>	<ul> <li>biss an ideal device for precision DC instrumentation amplifiers. Excellent input characteristics in conjunction with 2.5MHz bandwidth and 0.8V/µs slew rate, makes this amplifier extremely useful for precision integrator and biomedical amplifier designs. These amplifiers are also well suited for precision data acquisition and for accurate threshold detector applications.</li> <li>HA-5130/35 is packaged in an 8 pin (TO-99) can and an 8 lead Cerdip and is pin compatible with many existing op amp configurations.</li> <li>HA-5130/5135-2 is specified for -55°C to +125°C operation while HA-5130/5135-5 operate from 0°C to +75°C.</li> </ul>
PINOUT	SCHEMATIC
Section 11 for Packaging TOP VIEW BALANCE IN- 2 IN+ 3 BALANCE IN+ 3 BALANCE IN+ 3 BALANCE IN- 2 V- BALANCE V- BALANCE V- V+ V+ BALANCE V+ BALANCE V+ V+ V+ BALANCE V+ V+ V+ V+ V+ V+ V+ V+ V+ V+	PBALANCE PBBLANCE PBBLANCE


\* Pins 5 and 8 are internally connected

iN+ 3

٧-4

V+ 6 🗌 ОИТ

5 BALANCE



2-117

### **SPECIFICATIONS**

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

T <sub>A</sub> = +25°C Unless otherwise stated		Power Dissipation (Note 2)	300mW
Voltage Between V+ and V- Terminals	40.0V	Operating Temperature Range	
Differential Input Voltage	± 15.0V	HA-5130/5135-2	$-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$
		HA-5130/5135-5	0°C <u>&lt;</u> T <u>a</u> ≤+75°C
Output Short Circuit Duration	Indefinite	Storage Temperature Range	$-65^{\circ}\text{C} \le \text{T}_{\text{A}} \le +150^{\circ}\text{C}$

**ELECTRICAL CHARACTERISTICS** V+ = 15V, V- = -15V

,,,,,,,		HA-5130-2/-5			НА			
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
INPUT CHARACTERISTICS	1							
Offset Voltage	+25°C Full		10 50	25 60		10 50	75 130	μV μV
Average Offset Voltage Drift	Full		0.4	0.6		0.4	1.3	μ¥/0C
Bias Current	+25°C		±1	± 2 + 4		±1	±4 ±6	nA nA
Bias Current Average Drift	Full		0.02	0.04		0.02	0.04	nA/ºC
Offset Current	+25°C			2			4	nA
Offset Current Average Drift	Full Full		0.02	4 0.04		0.02	5.5 0.04	nA nA/ºC
Common Mode Range	Full	± 12	0.02	0.01	± 12			v
Differential Input Resistance	+25°C	20	30		20	30		MΩ
Input Noise Voltage 0.1Hz to 10Hz (Note 3)	+25°C			0.6			0.6	μv <sub>p-p</sub>
Input Noise Voltage Density (Note 3)	+25ºC							nV/√Hz
fo = 10Hz fo = 100Hz			13.0 10.0	18.0 13.0		13.0 10.0	18.0 13.0	
fő = 1000Hz			9.0	11.0		9.0	11.0	
Input Noise Current (Note 3) 0.1Hz to 10Hz	+25°C		15	30		15	30	pA <sub>p-p</sub>
Input Noise Current Density (Note 3)	+25ºC							pA/√Ha
fo = 10Hz fo = 100Hz			0.4	0.8 0.23		0.4 0.17	0.8	
$f_0 = 1000 Hz$			0.14	0.17		0.14	0.17	
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 4)	+25°C Full	120 120	140		120 120	140		dB dB
Common Mode Rejection Ratio (Note 5)	Full	110	120		106	120		dB
Closed Loop Bandwidth (AVCL = +1)	+25°C	0.6	2.5		0.6	2.5		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 6)	+25°C	±10	± 12		± 10	± 12		· v
Full Power Bandwidth (Note 7)	Full +25°C	±10 8	10		±10 8	10		V kHz
Output Current (Note 8)	+2500	° ± 25	± 30		± 25	± 30		mA
Output Resistance (Note 9)	+25°C		45			45		Ω
TRANSIENT RESPONSE (Note 10)								
Rise Time	+25°C		340			340		ns
Slew Rate	+25°C	0.5	0.8		0.5	0.8		V/µs
Settling Time (Note 11)	+25°C		11			11		μs
POWER SUPPLY CHARACTERISTICS								
Supply Current	Full	100	1.0	1.3		1.0	1.7	mA
Power Supply Rejection Ratio (Note 12)	Full	100	130		94	130		dB

NOTES:

- 1. Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. Derate at 6.8 mW/oC for operation at ambient temp.'s above +75°C.
- 3. Not tested. 90% of units meet or exceed these specifications.

4. VOUT = ± 10V; RL = 2k. Gain dB = 20 log10 Average \* 120dB = 1000V/mV 140dB = 10,000V/mV

6.  $R_{L} = 600 \Omega$ 


7. RL = 2k; Full power bandwidth guaranteed based on slew rate measurement using FPBW = SLEW RATE

2π VPEAK


- 8. V<sub>OUT</sub> = 10V
- 9. Output resistance measured under open loop conditions (f = 100 Hz)
- 10. Refer to test circuits section of the data sheet.
- 11. Settling time is measured to 0.1% of final value for a 10V output step and  $A_V = -1$ .
- 12. VSUPP = ± 5V DC to ± 20V DC.




### SLEW RATE AND TRANSIENT RESPONSE TEST CIRCUIT




SMALL SIGNAL RESPONSE Vertical Scale: (Volts: 50mV/Div. Output) Horizontal Scale: (Time: 1µs/Div.)






(Volts: 100mV/Div. Input)



SETTLING TIME CIRCUIT




- resistors should be 0,1%.
- Clipping diodes are optional. HP5082-2810 recommended.

٥v


٥٧

**INPUT OFFSET VOLTAGE, INPUT BIAS** AND OFFSET CURRENT VS. TEMPERATURE 4 INPUT BIAS CURRENT -nA 3 80 NPUT OFFSET VOLTAGE µV 2 70 INPUT BIAS CURRENT 1 60 0 50 40 . INPUT OFFSET CURRENT k a v INPUT OFFSET CURRENT -nA 30 20 TYPIC 10 0L -80 +160 \_40 0 +40 +80 +120 TEMPERATURE °C


INPUT BIAS CURRENT VS. DIFFERENTIAL INPUT VOLTAGE




HA-5130 OFFSET VOLTAGE STABILITY VS. TIME




**INPUT - NOISE VS. FREQUENCY** 



**OPEN LOOP FREQUENCY RESPONSE** 




### CLOSED LOOP FREQUENCY RESPONSE FOR VARIOUS CLOSED LOOP GAINS



### SMALL SIGNAL BANDWIDTH AND PHASE MARGIN VS. LOAD CAPACITANCE 600 504 2.6 UNITY BANDWIDTH-MHz PHASE MARGIN PHASE MARGIN 400 2.5 300 BANDWIDTH 200 100 2.4 0∾∟ 10

### **OUTPUT VOLTAGE SWING VS.** FREQUENCY AND SUPPLY VOLTAGE




### MAXIMUM OUTPUT VOLTAGE SWING VS. LOAD RESISTANCE AND SUPPLY VOLTAGE

1000


LOAD CAPACITANCE-DE

10,000


100




NORMALIZED AC PARAMETERS **VS. SUPPLY VOLTAGE** 




2.35




#### SETTLINGTIME FOR VARIOUS OUTPUT STEP VOLTAGES





#### POWER SUPPLY CURRENT VS. TEMPERATURE AND SUPPLY VOLTAGE




### APPLYING THE HA-5130/5135 OPERATIONAL AMPLIFIERS

- 1. <u>POWER SUPPLY DECOUPLING</u>: Although not absolutely necessary, it is recommended that all power supply lines be decoupled with  $.01\mu$  F ceramic capacitors to ground. Decoupling capacitors should be located as near to the amplifier terminals as possible.
- CONSIDERATIONS FOR PROTOTYPING: The following list of recommendations are suggested for prototyping.
  - Resolving low level signals requires minimizing leakage currents caused by external circuitry. Use of quality insulating materials, thorough cleaning of insulating surfaces, and implementation of moisture barriers when required is suggested.
  - Error voltages generated by theromocouples formed between dissimilar metals in the presence of temperature gradients should be minimized. Isolation of low level circuitry from heat generating components is recommended.
  - Shielded cable input leads, guard rings, and shield drivers are recommended for the most critical applications.


- 3. When driving large capacitive loads ( > 500pF), as small value resistor ( $\approx$ 50  $\Omega$ ) should be connected in series with the output and inside the feedback loop.
- OFFSET VOLTAGE ADJUSTMENT: A 20 KΩ balance potentiometer is recommended if offset nulling is required. However, other potentiometer values such as 10KΩ, 50KΩ, and 100KΩ may be used. The minimum adjustment range for given values is ±2mV.
- <u>SATURATION RECOVERY</u>: Input and output saturation recovery time is negligible in most applications. However, care should be exercised to avoid exceeding the absolute maximum ratings of the device.
- <u>DIFFERENTIAL INPUT VOLTAGES:</u> Inputs are shunted with back-to-back diodes for overvoltage protection. In applications where differential input voltages in excess of IV are applied between the inputs, the use of limiting resistors at the inputs is recommended.

#### OFFSET NULLING CONNECTIONS




 $^*$  Although Rp is shown equal to 20k, other values such as 50k, 100k, and 1M may be used. Range of adjustment is approximately  $\pm 2.5\,\mathrm{mV}$ . Vos TC of the amplifier is optimized at minimal Vos.

#### PRECISION INTEGRATOR




The excellent input and gain characteristics of HA-5130 are well suited for precision integrator applications. Accurate integration over seven decades of frequency using HA-5130, virtually nullifies the need for more expensive chopper-type amplifiers.


#### ZERO CROSSING DETECTOR



Low  $V_{OS}$  coupled with high open loop Gain, high CMRR, and high PSRR make HA-5130 ideally suited for precision detector applications.



#### PRECISION INSTRUMENTATION AMPLIFIER ( $A_V = 100$ )





# HA-5160/5162

Wideband, JFET Input, High Slew Rate, Uncompensated, Operational Amplifier

#### FEATURES

WIDE GAIN BANDWIDTH 100MHz

120V/µs

- HIGH SLEW RATE
- SETTLING TIME (0.2%) 280ns
- POWER BANDWIDTH 1000kHz
- OFFSET VOLTAGE 1.0mV
- BIAS CURRENT 20pA

#### **APPLICATIONS**

- VIDEO AND RF AMPLIFIERS
- DATA ACQUISITION
- PULSE AMPLIFIERS
- PRECISION SIGNAL GENERATION

#### DESCRIPTION


The HA-5160/5162 is a wideband, uncompensated, operational amplifier manufactured with FET/Bipolar technologies and dielectric isolation. This monolithic amplifier features superior high frequency capabilities further enhanced by precision laser trimming of the input stage to provide excelent input characteristics. This device has excellent phase margin at a closed loop gain of 10 without external compensation.

The HA-5160/5162 offers a number of important advantages over similar FET input op amps from other manufacturers. In addition to superior bandwidth and settling characteristics, the HARRIS devices have nearly constant slew rate, bandwidth, and settling characteristics over the operating temperature range. This provides the user predictable performance in applications where settling time, full power bandwidth, closed loop bandwidth, or phase shift is critical. Note also that HARRIS specified all parameters at ambient (rather than junction) temperature to provide the designer meaningful data to predict actual operating performance.

Complementing the HA-5160/5162's predictable and excellent dynamic characteristics are very low input offset voltage, very low input bias current, and extremely high input impedance. This ideal combination of features make these amplifiers most suitable for precision, high speed, data acquisition system designs and for a wide variety of signal conditioning applications.\* The HA-5160 provides excellent performance for applications which require both precision and high speed performance. The HA-5162 meets or exceeds the performance specifications of National's hybrid op amp, the LH0062.

 $^{*}$  -2 denotes a range of -55°C to +125°C and -5 denotes a 0°C to +75°C range.

## SCHEMATIC



### PINOUT

TOP VIEW

Section 11 for Packaging

Case connected to V-

ABSOLUTE MAXIMUM RATINGS		
Voltage Between V+ and V-	40V	
Differential Input Voltage	±40V	
Peak Output Current	Full Short Circuit Protection	
Internal Power Dissipation (Note 2)	675mW	
Storage Temperature Range	-65°C to +150°C	

#### ELECTRICAL CHARACTERISTICS V+ = +15V, V- = -15V


		HA-5160-2 -55°C to +125°C		HA-5160-5 0°C to +75°C		HA-5162-5 0ºC to 75ºC					
PARAMETER	ТЕМР	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	MAX	ТҮР	UNITS
INPUT CHARACTERISTICS		[									
Offset Voltage	+25°C Full		1.0 3.0	3.0 5.0		1.0 3.0	3.0 5.0		3 5	15 20	mV mV
Offset Voltage Average Drift	Full		10			20			20	35	µV/ºC
Bias Current	+25°C Full		20 5	50 10		20	50 10		20	65 10	pA nA
Offset Current	+25°C Full		2 2	10 5		2 2	10 5		2 2	10 5	pA nA
Input Resistance	+25°C		1012			1012			1012		Ω
Common Mode Range	Full	± 10	±11		±10	±11		± 10	±11		v
TRANSFER CHARACTERISTICS											
Large Signal Voltage Gain (Note 3)	+25°C Full	75K 60K	150K 100K		75K 60K	150K 100K		25K 25K	100K 75K		V/V V/V
Common Mode Rejection Ratio (Note 4)	Full	74	80		74	80		70	80		dB
Gain Bandwidth Product (A $_V$ = 10)	Full		100			100			100		MHz
OUTPUT CHARACTERISTICS											
Output Voltage Swing (Note 5)	+25°C Full	±10 ±10	±11 ±11		<u>+</u> 10 <u>+</u> 10	±11 ±11		±10 ±10	±11 ±11		v v
Output Current (Note 6)	+25°C	±15	±20		±15	± 20		±15	±20		mA
Full Power Bandwidth (Note 7)	+25°C		1000			1000			1000		kHz
Output Resistance (Note 8)	+25°C		50			50			50		Ω
TRANSIENT RESPONSE (Note 9)											
Rise Time (A <sub>V</sub> = 10)	+25°C		20			20			20		ns
Slew Rate ( $A_V = 10$ )	+25°C	100	120		100	120		50	70		V/µs
Settling Time (Note 10)	+25°C		280			280			400		ns
POWER SUPPLY CHARACTERISTICS											
Supply Current	Full		8.0	10		8.0	10		8.0	12	mA
Power Supply Rejection Ratio (Note 11)	+25°C	74	86		74	86		70	86		dB

#### NOTES:


- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- Derate at 6.8mW/oC for operation at ambient temperatures above +75oC.
- 3.  $V_{OUT} = \pm 10V$ .  $R_L = 2k$
- 4.  $V_{CM} = \pm 10V DC$ ,
- 5. RL = 2k

#### TEST CIRCUITS

- 6. VOUT = 0V
- R<sub>L</sub> = 2k; Full power bandwidth guaranteed, based on slew rate measurement using FPBW = <u>SLEW RATE</u>. 2π VPFAK
- 8. Output resistance measured under open loop conditions.
- 9. Refer to Test Circuits section of the data sheet.
- 10. Settling Time is measured to 0.2% of final value for a 10 volt output step and  $A_V$  = 10.
- 11. VSUPP = ±10 V.D.C. to ±20V DC...




2 k




**OUTPUT VOLTAGE SWING VS. FREQUENCY** 35 VSUPPLY = ± 20V 30 OUTPUT VOLTAGE SWING (V - PEAK-TO-PEAK) 25 VSUPPLY = ± 15V 20 VSUPPLY = ± 10V 15 10 VSUPPLY = ± 7V 5 1ĸ 10K 100K 1M 10M


FREQUENCY (Hz)

OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS BANDWIDTH CONTROL CAPACITANCES













OUTPUT VOLTAGE SWING VS. LOAD RESISTANCE

SETTLING TIME FOR VARIOUS OUTPUT STEP VOLTAGES










## APPLYING THE HA-5160/5162

- 1. POWER SUPPLY DECOUPLING: Although not absolutely necessasry, it is recommended that all power supply lines be decoupled with  $0.01 \,\mu$  F ceramic capacitors to ground decoupling capacitors should be located as near to the amplifier terminals as possible.
- STABILITY: The phase margin of the HA-5160/5162 will be improved by connecting a small capacitor (>10pF) between the

#### **APPLICATIONS**

output and the inverting input of the device. This small capacitor compensates for the input capacitance of the FET.

3. CAPACITIVE LOADS: When driving large capacitive loads (>100pF), it is suggested that a small resistor ( $\approx 100\Omega$ ) be connected in series with the output of the device and inside the feedback loop.



# HARRIS

Preliminary

# HA-5170

# Precision JFET Input Operational Amplifier

#### FEATURES DESCRIPTION LOW OFFSET VOLTAGE 100 µV The Harris HA-5170 is a precision, JFET input, operational amplifier which features low noise, low offset voltage and low offset voltage drift. 3µV/0C LOW OFFSET VOLTAGE DRIFT Constructed using FET/Bipolar technology, the Harris Dielectric Isolation $12nV/\sqrt{Hz}$ LOW NOISE (DI) process, and laser trimming this amplifier offers low input bias and 100K **OPEN LOOP GAIN** offset currents. This operational amplifier design also completely elimin-**BANDWIDTH (UNITY GAIN)** ates the troublesome errors due to warm-up drift. 5MHz Complementing these excellent input characteristics are dynamic performance characteristics never before available from precision operational **APPLICATIONS** amplifiers. An $8V/\mu$ s slew rate and 5MHz bandwidth allow the designer to extend precision instrumentation applications in both speed and bandwidth. These characteristics make the HA-5170 well suited for precision HIGH GAIN INSTRUMENTATION integrator amplifier designs. PRECISION DATA ACQUISITION PRECISION INTEGRATORS The superior input characteristics also make the HA-5170 ideally suited for transducer signal amplifiers, precision voltage followers and precision • PRECISION THRESHOLD DETECTORS data acquisition systems. Packaged in an 8-pin (TO-99) can or an 8 lead Minidip, the HA-5170 is pin compatible with most existing op amp configurations. PINOUT SCHEMATIC Section 11 for Packaging TOP VIEW N/C BALANCE V- $\overline{\gamma}$ ошт C1 J IN+ BALANCE 029 BALANCE 8 N/C 823 039 IN-2 **V**4 R15 R21 OUT IN+ 3 6 ٧-5 BALANCE

#### **SPECIFICATIONS**

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

T <sub>A</sub> = +25°C Unless otherwise stated		Power Dissipation (Note 2)	675mW
Voltage Between V+ and V-Terminals	44.0V	Operating Temperature Range	
Differential Input Voltage	± 30.0V	HA-5170-2 HA-5170-5	-55°C≤T <u>A</u>
Output Short Circuit Duration	Indefinite	Storage Temperature Range	-65°C <u></u> TA <u>+</u> 150°C

#### ELECTRICAL CHARACTERISTICS V+ = 15V, V- = -15V

		ŀ	IA-5170-2			HA-5170-	5	
PARAMETER	TEMP.	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C		0.1	0.5		0.1	0.5	mV
	Full			1			0.75	mV
Average Offset Voltage Drift	Full	1	3	5		3	5	μV/ºC
Bias Current	+25°C		20	30		20	60	pА
	Full		3	10		0.04	0.1	nA pA/0C
Bias Current Average Drift Offset Current	Full +25°C			30			3 60	
Unset Current	Full	[		5			0.1	pA nA
Offset Current Average Drift	Full	ł		5			1	pA/ºC
Common Mode Range	Full	±10			±10			V
Differential Input Resistance	+25°C		6 x 1010			6 x 1010		MΩ
Input Noise Voltage (f = 1kHz)	+25°C		12			12		nV/√Hz
Input Noise Current (f = 1kHz)	+25°C		0.01	Ì		0.01		pA/√Hz
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 3)	+25°C	100K			80K			v/v
	Full	80K			50K			V/V
Common Mode Rejection Ratio (Note 4)	Full	100	-		90			dB
Closed Loop Bandwidth ( $A_{VCL} = +1$ )	+25°C		5			5		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 5)	+25°C	±10			±10			v
Full Power Bandwidth (Note 6)	+25°C	-10	110			110		kHz
Output Current (Note 7)	+25°C	±10			±10			mA
Output Resistance (Note 8)	+25°C		45			45		Ω
TRANSIENT RESPONSE								
Rise Time	+25°C		45	100		45	100	ns
Slew Rate	+25°C	5	45 8	100	5	45 8	100	V/μs
Settling Time (Note 9)	+25°C		1		ľ	1		μs
						· · · · ·		·
POWER SUPPLY CHARACTERISTICS								
Supply Current	Full		1.9	2.1		1.9	2.1	mA
Power Supply Rejection Ratio (Note 10)	Full	100			90			dB

#### NOTES:

- Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- Derate at 6.8 mW/oC for operation at ambient temperatures above +750C.
- 3.  $V_{OUT} = \pm 10V$ ;  $R_L = 2k$ .
- 4. V<sub>CM</sub> = ±10V D. C.
- 5.  $R_L = 2k\Omega$ .

6.  $R_L = 2k$ ; Full power bandwidth guaranteed based on

slew rate measurement using FPBW =  $\frac{\text{SLEW RATE}}{2\pi \text{VPEAK}}$ 

- 7. Vout = 10V.
- 8. Output resistance measured under open loop conditions (f = 100Hz).
- 9. Settling time is measured to 0.1% of final value for a 10V output step and AV = -1.
- 10. VSUPP = ±5V D. C. to ±20V D. C.

# 🔠 HARRIS

# HA-5190/5195


# Wideband, Fast Settling Operational Amplifier

FEATURES		l
• FAST SETTLING TIME	70ns	
• VERY HIGH SLEW RATE	200V/µs	8
WIDE GAIN-BANDWIDTH	150M Hz	6
POWER BANDWIDTH	6.5MHz	
• LOW OFFSET VOLTAGE	5mV	
INPUT VOLTAGE NOISE	15nV/√Hz	!
MONOLITHIC BIPOLAR CONSTRUCTION		

## **APPLICATIONS**

- FAST, PRECISE D/A CONVERTERS
- HIGH SPEED SAMPLE-HOLD CIRCUITS
- PULSE AND VIDEO AMPLIFIERS
- WIDEBAND AMPLIFIERS
- REPLACE COSTLY HYBRIDS

### SCHEMATIC




## GENERAL DESCRIPTION

HA-5190/5195 are monolithic operational amplifiers featuring an ultimate combination of speed, precision, and bandwidth. Employing monolithic bipolar construction coupled with dielectric isolation, these devices are capable of delivering an unparalleled 200V/ $\mu$ s slew rate with a settling time of 70ns (0.1%, 5V output step). These truly differential amplifiers are designed to operate at gains  $\geq$  5 without the need for external compensation. Other outstanding HA-5190/5195 features are 150MHz gain-bandwidth-product and 6.5MHz full power bandwidth. In addition to these dynamic characteristics, these amplifiers also have excellent input characteristics such as 5mV offset voltage and 15nV input voltage noise (at 1kHz).

With 200V/  $\mu$ s slew rate and 70ns settling time, these devices make ideal output amplifiers for accurate, high speed D/A converters or the main components in high speed sample/hold circuits. 150MHz gain-bandwidth-product, 6.5MHz power bandwidth, and 5mV offset voltage make HA-5190/5195 ideally suited for a variety of pulse and wideband video amplifier applications.

At temperatures above  $+75^{\circ}$ C, a heat sink is required for HA-5190. (See note 2). HA-5190 is specified over the -55°C to +125°C range while HA-5195 is specified from 0°C to +75°C.



## **SPECIFICATIONS**

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage between V+ and V- Terminals Differential Input Voltage Output Current Internal Power Dissipation (Note 2) 87 Operating Temperature Range: (HA-5190) (HA-5195) Storage Temperature Range

35V6V 50mA (Peak) 870mW (Cerdip); 1W (TO-8) Free Air  $-55^{\circ}C \leq T_A \leq +125^{\circ}C$  $0^{\circ}C \leq T_A \leq +75^{\circ}C$  $-65^{\circ}C \leq T_A \leq +150^{\circ}C$ 

ELECTRICAL CHARACTERISTICS VSUPPLY = ± 15 Volts; RL = 1K ohms, unless otherwise specified.


		-55	HA-5190 5°C to +12			HA-5195 C to +75		
PARAMETER	ТЕМР	MIN	ТҮР	МАХ	MIN	ТҮР	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C FULL		3.0	5.0 10.0		3.0	6 10.0	mV mV
Average Offset Voltage Drift	FULL		20			20		μV/ºC
Bias Current	+25°C FULL		5	15 20		5	15 20	μΑ μΑ
Offset Current	+25°C FULL		1	4 6		1	4 6	μA μA
Input Resistance	+25°C		10			10		Kohms
Input Capacitance	+25°C		1.0			1.0		pF
Common Mode Range	FULL	±5			±5			v
Input Noise Voltage (f = 1kHz, $R_g = 0 \Omega$ )	+25°C		15			15		nV/√Hz
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Note 3)	+25°C FULL	15K 5K	30K		10K 5K	30K ·		V/V V/V
Common-Mode Rejection Ratio (Note 4)	FULL	74			74			dB
Gain-Bandwidth-Product (Notes 5 & 6)	+25°C		150			150		MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 3)	FULL	±5	±8		±5	±8		v
Output Current (Note 3)	+25°C	25	30		25	30		mA
Output Resistance	+25°C		30			30		Ohms
Full Power Bandwidth (Note 3 & 7)	+250C	5	6.5		5	6.5		MHz
TRANSIENT RESPONSE (Note 8)								
Rise Time	+25°C		13	18		13	18	ns
Overshoot	+25°C		8			8		%
Slew Rate	+25°C	160	200		160	200		V/µs
Settling Time: 5V Step to 0.1% 5V Step to 0.01% 2.5V Step to 0.1% 2.5V Step to 0.01%	+25°C +25°C +25°C +25°C +25°C		70 100 50 80			70 100 50 80		ns ns ns ns
POWER REQUIREMENTS								
Supply Current	FULL		19	28		19	28	mA
Power Supply Rejection Ratio (Note 9)	FULL	70	90		70	90		dB

#### NOTES:


- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- Derate at 8.7mW/oC for operation at ambient temperatures above +75°c. Heat sinking required at temperatures above +75°c. TJA = 115°C/W; TJC = 35°C/W. Thermalloy model 6007 heat sink recommended.
- 3.  $R_L = 200\Omega, C_L < 10pF, VO = \pm 5V$
- 4.  $V_{CM} = \pm 5V$ .

#### TEST CIRCUITS


- 5. Vo = 90mV.
- 6. Ay = 10.
- 7. Full power bandwidth guaranteed based on slew rate measurement using FPBW =  $\frac{\text{Slew Rate}}{2 \pi V_{\text{neak}}}$ .
- 8. Refer to Test Circuits section of data sheet.
- 9. VSUPPLY =  $\pm 5$  VDC to  $\pm 15$  VDC




V + = +15V, V - = -15V,  $T_A = +25^{\circ}C$  unless otherwise stated.





**OPEN LOOP FREQUENCY RESPONSE** 



NORMALIZED AC PARAMETERS VS. TEMPERATURE








4 0\_80

-40



+120

+160

+80

+40


TEMPERATURE - °C

n

## APPLYING THE HA-5190/5195


- POWER SUPPLY DECOUPLING: Although not absolutely necessary, it is recommended that all power supply lines be decoupled with .01µF ceramic capacitors to ground. Decoupling capacitors should be located as near to the amplifier terminals as possible.
- STABILITY CONSIDERATIONS: HA-5190/5195 is stable at gains ≥ 5. Gains < 5 are covered elsewhere in this data sheet. Feedback resistors should be of carbon composition located as near to the input terminals as possible.
- WIRING CONSIDERATIONS: Video pulse circuits should be built on a ground plane. Minimum point to point connections directly to the amplifier terminals should be used. When ground planes cannot be used, good single point grounding techniques should be applied.
- 4. OUTPUT SHORT CIRCUIT: HA-5190/5195 does not have output short circuit protection. Short circuits to ground can be tolerated for approximately 10 seconds. Short circuits to either supply will result in immediate destruction of the device. In applications where short circuiting is possible, current limiting resistors in the supply lines are recommended.
- HEAVY CAPACITIVE LOADS: When driving heavy capacitive loads (≥100pF) a small resistor (≈100Ω) should be connected in series with the output and inside the feedback loop.

#### **APPLICATIONS**



Values were determined experimentally for optimum speed and settling time.


R1 and C1 should be optimized for each particular application to ensure best overall frequency response.




# UTPUT 200Ω INPUT Vertical Scale: (Volts: 2V/Div.) Horizontal Scale: (50ns/Div.)

INVERTING


#### VIDEO PULSE AMPLIFIER/75 $\Omega$ COAXIAL DRIVER



#### VIDEO PULSE AMPLIFIER COAXIAL LINE DRIVER



FAST DAC OUTPUT BUFFER



Vertical Scale: (Volts: 2V/Div.) Horizontal Scale: (Time: 50ns/Div.)


B = VOUT C = DIGITAL INPUT

\* Time delay between B and C represents total time delay for 0V to +5V full scale coded change.



# HA-8023 Triple Low Power Programmable Operational Amplifier

# Preliminary



ABSOLUTE MAXIMUM RATINGS	(Note 1)
Voltage Between V+ and V-	<u>+</u> 22V
Differential Input Voltage	<u>+</u> 15V
Input Voltage (Note 2)	<u>+</u> 15V
Peak Output Current	Full Short Circuit Protection
Internal Power Dissipation	300mW
Storage Temperature Range	-65°C to +150°C

#### ELECTRICAL CHARACTERISTICS $V_S = \pm 6V$ , $I_Q = 30 \mu A$ , unless otherwise specified $I_Q =$ Quiescent Supply Current

			HA-8023-: iºC to +12	-		4A-8023- PC to +75	-	
PARAMETER	ТЕМР	MIN	TYP	МАХ	MIN	ТҮР	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage (Note 3) Offset Voltage Average Drift Bias Current Offset Current Input Resistance Input Voltage Range (Note 4)	+25°C Full Full +25°C Full +25°C Full +25°C +25°C	3 ±12	2 2 5 3 5 3 1 10 ±13	3.0 4 30 50 10 15	3 ±12	2 2 5 3 1 10 ±13	6 7.5 30 50 10 15	mV mV μV/ºC nA nA nA MΩ V
TRANSFER CHARACTERISTICS Large Signal Voltage Gain (Note 5) Channel Separation (Note 6) Common Mode Rejection Ratio (Note 7) Unity Gain Bandwidth (Note 8)	Full +25°C +25°C +25°C	5К 70	10K 105 100 270		5K 70	10K 105 100 270		V/V dB dB kHz
OUTPUT CHARACTERISTICS Output Voltage Swing (Note 9) Output Voltage Swing (Note 10) Output Voltage Swing (Note 11) Output Short Circuit Current Full Power Bandwidth (Note 12) Output Resistance	+25°C Full +25°C +25°C Full +25°C +25°C +25°C	±11 ±10 ±12 ±4 ±4	$\pm 13$ $\pm 13$ $\pm 14$ $\pm 5$ $\pm 5$ $\pm 4$ 3.5 2		±11 ±10 ±12 ±4 ±4	±13 ±13 ±14 ±5 ±5 ±4 3.5 2		V V V mA kHz KΩ
TRANSIENT RESPONSE (Note 13) Rise Time Slew Rate Overshoot	+25°C +25°C +25°C		700 .1 12			700 .1 12		ns V/µs %
POWER SUPPLY CHARACTERISTICS Supply Current Power Consumption (Note 14) Power Supply Rejection Ratio (Note 15)	+25°C +25°C +25°C	76	30 360 100	40 480	76	30 360 100	50 600	μΑ μW dB

#### NOTES


- Absolute Maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- For supply voltages Less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Rs≤100KΩ
- 4.  $V_{S} = \pm 15V$
- 5.  $R_L = 10K\Omega$
- 6. Rs = 1KΩ, f = 10kHz

#### TEST CIRCUITS


#### 7. $R_{S} \le 10 K\Omega, V_{CM} = \pm 5 V DC$

- 8.  $R_L = 20K\Omega, V_{IN} = 20mV$
- 9.  $R_{L} \ge 10 K \Omega, V_{S} = \pm 15 V$
- 10. R<sub>L</sub>≥20KΩ, V<sub>S</sub> = ±15V
- 11. R<sub>L</sub>≥10KΩ, V<sub>S</sub> = ±6V
- 12.  $R_L = 20K_\Omega$
- 13.  $R_L = 10K\Omega$ ,  $C_L = 100pF$
- 14.  $V_{OUT} = 0V, R_{SET} = 2.7 m_{\Omega},$
- 15.  $V_{SUPP} = \pm 1V DC \text{ to } \pm 11V DC$


#### **SLEW RATE AND TRANSIENT RESPONSE TEST CIRCUIT**




LARGE SIGNAL RESPONSE Vertical Scale: (Volts: A = 2V/ Div., B = 2V/Div.) Horizontal Scale (Time: 50 µs/Div.)



SMALL SIGNAL RESPONSE Vertical Scale; (Volts: A = 20mV/Div., B = 20mV/Div.) Horizontal Scale : (Time: 5 µs/Div.)



#### QUIESCENT CURRENT SETTING RESISTOR TO V-



#### QUIESCENT CURRENT ADJUSTMENT QUIESCENT CURRENT TO V-

Vs	10µA	30µA	100 <i>µ</i> A	300µA
± 2.0V ± 3.0V	1ΜΩ 2.7MΩ	275KΩ 1MΩ	100KΩ 270KΩ	<b>30K</b> Ω 100KΩ
± 6.0V	7.5MΩ	<b>2.7Μ</b> Ω	<b>750K</b> Ω	<b>270K</b> Ω
± 9.0V	18MΩ	<b>6.3M</b> Ω	1.8MΩ	<b>620K</b> Ω
<u>+</u> 12.0V	<b>26M</b> Ω	9MΩ	<b>2.7M</b> Ω	<b>900K</b> Ω
<u>+</u> 15.0V	<b>32M</b> Ω	<b>12Μ</b> Ω	· 3.7MΩ	1.2MΩ

# **Operational Amplifiers/Buffers**

# HARRIS

# LF155 Series Monolithic JFET Input Operational Amplifiers

LF155, LF155A, LF355, LF355A, LF355B low supply current

#### **General Description**

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors. These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.


## **Advantages**

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance—very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

## Applications

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

#### **Simplified Schematic**



- Photocell amplifiers
- Sample and Hold circuits

## **Common Features**

(LF155A)

	Low input bias current	30 pA
8	Low Input Offset Current	3 pA
	High input impedance	10 <sup>12</sup> Ω
	Low input offset voltage	1 mV
•	Low input offset voltage temperature drift	3µ∨/°C
	Low input noise current	0.01 pA/√Hz
	High common-mode rejection ratio	100 dB
	Large dc voltage gain	106 dB

### **Uncommon Features**

		LF155A	UNITS	
•	Extremely fast settling time to 0.01%	4	μs	
	Fast slew rate	5	V/µs	
R	Wide gain bandwidth	2.5	MHz	
8	Low input noise voltage	20	nV/√Hz	

Absolute	Maximum Rating	S LF155A	LF155	LF355B	LF355A LF355
Supply Voltage		±22V	±22V	±22V	±18V
Power Dissipatior and Thermal Resi	i (P <sub>d</sub> at 25°C) stance (θ <sub>j</sub> д) (Note 1)				
TIMAX					
(H and J P	ackage)	150° C	150° C	115°C	115°C
(N Packag	9)			100° C	100°C
(H Package)	Pd	670 mW	670 mW	570 mW	570 mW
	θjA	150° C/W	150°C/W	150° C/W	150° C/W
(J Package)	Pd	670 mW	670 mW	570 mW	570 mW
	θiA	140° C/W	140° C/W	140° C/W	140° C/W
(N Package)	Pd			500 mW	500 mW
	θjA			155° C/W	155°C/W
Differential Input	Voltage	±40V	±40V	±40∨	±30∨
Input Voltage Ra	nge (Note 2)	±20V	±20V	±20V	±16V
Output Short Circuit Duration		Continuous	Continuous	Continuous	Continuous
Storage Temperature Range		-65°C to +150°C	-65°C to +150°C	–65°C to +150°C	-65°C to +150°C
Lead Temperatur	(Soldering, 10 seconds)	300° C	300° C	300° C	300° C

CVMDOI	DADAMETED	CONDITIONS		LF155A			LF355A		UNITS
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	R <sub>S</sub> = 50Ω, T <sub>A</sub> = 25°C		1	2		1	2	mV
		Over Temperature			2.5			2.3	mV
$\Delta V_{OS} / \Delta T$	Averäge TC of Input Offset Voltage	Rs = 50Ω		3	5		3	5	μV/°C
$\Delta TC/\Delta V_{OS}$	Change in Average TC with VOS Adjust	R <sub>S</sub> = 50Ω, (Note 4)		0.5			0.5		μV/°C per mV
los	Input Offset Current	Tj = 25°C, (Notes 3, 5) Tj ≤ THIGH		3	10 10		3	10 1	pA nA
۱B	Input Bias Current	T」= 25°C, (Notes 3, 5) TJ ≤ THIGH		30	50 25		30	50 5	pA nA
RIN	Input Resistance	Тј = 25°С	1	1012			1012		Ω
AVOL	Large Signal Voltage Gain	V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C V <sub>O</sub> = ±10V, R <sub>L</sub> = 2k	50	200		50	200		V/mV
		Over Temperature	25			25			V/mV
vo	Output Voltage Swing	V <sub>S</sub> = ±15V, R <sub>L</sub> = 10k V <sub>S</sub> = ±15V, R <sub>L</sub> = 2k	±12 ±10	±13 ±12		±12 ±10	±13 ±12		v v
VCM	Input Common-Mode Voltage Range	VS = ±15V	±11	+15.1 -12		±11	+15 <u>,</u> 1 −12		v v
CMRR	Common-Mode Rejection Ratio		85	100		85	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB

# AC Electrical Characteristics $T_A = 25^{\circ}C, V_S = \pm 15V$

SYMBOL	PARAMETER	CONDITIONS	LF155A/355A		5A	UNITS
STWBOL	FANAMETEN	CONDITIONS	MIN	TYP	MAX	0.4110
SR	Slew Rate	AV = 1	3	5		V/µs
						V/µs
GBW	Gain Bandwidth			2.5		MHz
	Product					
ts	Settling Time to 0.01%	(Note 7)		4		μs
e <sub>n</sub>	Equivalent Input Noise	Rs = 100Ω				
	Voltage	f = 100 Hz		25		nV/√Hz
		f = 1000 Hz		25		nV/√Hz
in	Equivalent Input	f = 100 Hz	1	0.01		pA/√Hz
	Noise Current	f = 1000 Hz		0.01		pA/√Hz
CIN	Input Capacitance			3		pF

SYMBOL	PARAMETER	CONDITIONS		LF155			LF355B		LF355			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Vos	Input Offset Voltage	R <sub>S</sub> ≖ 50Ω, T <sub>A</sub> = 25°C Over Temperature		3	5 7		3	5 6.5		3	10 13	m∨ m∨
∆v <sub>os</sub> /∆t	Average TC of Input Offset Voltage	R <sub>S</sub> = 50Ω		5			- 15			5		µ∨/°0
ΔTC/ΔVOS	Change in Average TC with VOS Adjust	R <sub>S</sub> = 50Ω, (Note 4)		0.5			0.5			0.5		µV/° perm\
los	Input Offset Current	$T_{j} = 25^{\circ}C, (Notes 3, 5)$ $T_{j} \leq THIGH$		3	20 20		<b>、</b> 3 、	20 1		3	50 2	p, n,
IB	Input Bias Current	T」= 25°C, (Notes 3, 5) TJ ≤ THIGH		30	100 50		30	100 5		30	200 8	p, n,
RIN	Input Resistance	Tj = 25°C		1012			1012			1012		2
AVOL	Large Signal Voltage Gain	V <sub>S</sub> = ±15V, T <sub>A</sub> .= 25°C V <sub>O</sub> = ±10V, R <sub>L</sub> = 2k	50	200		50	200		25	2,00		V/m
		Over Temperature	25			25			15			V/m
Vo	Output Voltage Swing	V <sub>S</sub> = ±15V, R <sub>L</sub> = 10k V <sub>S</sub> = ±15V, R <sub>L</sub> = 2k	±12 ±10	±13 ±12		±12 ±10	±13 ±12		±12 ±10	±13 ±12		
∨см	Input Common-Mode Voltage Range	V <sub>S</sub> = ±15V	±11	+15.1 12		±11	+15.1 -12		±10	+15.1 -12	, , , , , , , , , , , , , , , , , , ,	
CMRR	Common-Mode Rejec- tion Ratio		85	100		85	100		80	100		
PSRR	Supply Voltage Rejec- Ratio	(Note 6)	85	100		85	100		80	100		

# **DC Electrical Characteristics** $T_A = 25^{\circ}C$ , $V_S = \pm 15V$

PARAMETER		5A/155, 5A/355B	LF	355	UNITS	
	TYP	MAX	TYP	MAX		
Supply Current	2	4	2	4	mA	

# AC Electrical Characteristics $T_A = 25^{\circ}C, V_S = \pm 15V$

SYMBOL	PARAMETER	CONDITIONS	LF155 365/355B	UNITS
SR	Slew Rate	Av = 1	Sept.	V/µs
				V/µs
GBW	Gain Bandwidth Product		2.5	MHz
ts	Settling Time to 0.01%	(Note 7)		μs
en	Equivalent Input Noise	Rs = 100Ω		
	Voltage	f = 100 Hz	25	nV/√Hz
		f = 1000 Hz	20	nV/√Hz
in	Equivalent Input	f = 100 Hz	0.01	pA/√Hz
	Current Noise	f = 1000 Hz	0.01	pA/√Hz
CIN	Input Capacitance		<b>3</b>	pF

# LF155 Series

### **Notes for Electrical Characteristics**

Note 1: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by  $T_{jMAX}$ ,  $\theta_{jA}$ , and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{jMAX} - T_A)/\theta_{jA}$  or the 25° C  $P_{dMAX}$ , whichever is less.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: Unless otherwise stated, these test conditions apply:

	LF155A LF155	LF355A	LF355B	LF355
Supply Voltage, VS	$\pm 15V \le V_{S} \le \pm 20V$	$\pm 15V \le V_{S} \le \pm 18V$	±15V ≤ V <sub>S</sub> ±20V	V <sub>S</sub> = ±15V
TA	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$
тнісн	+125°C	+70° C	+70°C	+70° C

#### and VOS, IB and IOS are measured at VCM = 0.


Note 4. The Temperature Coefficient of the adjusted input offset voltage changes only a small amount  $(0.5\mu V)^{\circ}$ C typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment. Note 5: The input bias currents are junction leakage currents which approximately double for every 10° C increase in the junction temperature, T<sub>J</sub>. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature as a result of internal power dissipation, Pd. T<sub>j</sub> = T<sub>A</sub> +  $\Theta_{jA}$  Pd where  $\Theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.


Note 7: Settling time is defined here, for a unity gain inverter connection using 2 k $\Omega$  resistors for the \_ LF155 . It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter.

# **Typical DC Performance Characteristics**

Curves are for LF155





# Typical DC Performance Characteristics (Continued)





# Output Voltage Swing

# **Typical AC Performance Characteristics**




















FREQUENCY (Hz)



18

186


FREQUENCY (Hz)

18


18

2 - 148

# Typical AC Performance Characteristics (Continued)



# **Detailed Schematic**



\_F155 Series

OR LM355J-8

#### **Application Hints**

The LF155 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accomodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed


in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

### **Typical Circuit Connections**



- V<sub>OS</sub> is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V<sup>+</sup>
- For potentiometers with temperature coefficient of 100 ppm/<sup>2</sup> C or less the additional drift with adjust is  $\approx 0.5 \ \mu V/C/mV$  of adjustment
  - Typical overall drift:  $5 \mu V/C$ C (0.5  $\mu V/C/mV$  of adi.)

#### Driving Capacitive Loads



Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability.  $C_{L}(MAX)\simeq0.01~\mu F.$ 


Overshoot \_ 20%

Settling time (t<sub>s</sub>) 5 µs

# **Typical Applications**

#### 2k, 0.1% +15V 2k, 0.1% 400, 0,1% 10V 2N4416 ο νουτ 100 n Ş 3k 1 ~15\ SUMMING NODE -5k, 0.1% ► 2N4416 +15V OSCILLOSCOPE


- Settling time is tested with the LF155 connected as unity gain inverter
- FET used to isolate the probe capacitance
- Output = 10V step



Settling Time Test Circuit


5V/0IV

Low Drift Adjustable Voltage Reference



- ΔV<sub>OUT</sub>/ΔT = ±0.002%/°C
- All resistors and potentiometers should be wire-wound
- P1: drift adjust
- P2: VOUT adjust
- Use LF155 for
- ▲ Low IB
- ▲ Low drift
  - Low supply current

# LF155 Series




LF155 Series

# .F155 Series

# 2


## Typical Applications (Continued)



Wide BW Low Noise, Low Drift Amplifier


- S, Power BW: fMAX = ≅ 240 kHz 2πVp
- Parasitic input capacitance C1  $\cong$  (3 pF for LF155 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate add C2 such that: R2C2 = R1C1.





- $I_{OUT(MAX)} \cong 150 \text{ mA} \text{ (will drive } R_L \ge 100\Omega)$
- $\frac{\Delta V_{OUT}}{\Delta T} = \frac{0.15}{10^{-2}} V/\mu s \text{ (with } C_{L} \text{ shown)}$
- No additional phase shift added by the current amplifier .

#### 3 Decades VCO




Isolating Large Capacitive Loads


- .
- t<sub>s</sub> 10 μs
- When driving large CL, the VOUT slew rate determined by CL and IOUT(MAX):


$$\frac{\Delta V_{OUT}}{\Delta T} = \frac{I_{OUT}}{C_L} \cong \frac{0.02}{0.5} \quad V/\mu s = 0.04 \text{ V/}\mu s \text{ (with } C_L \text{ shown)}$$

#### Low Drift Peak Detector




- By adding D1 and Rf, VD1 = 0 during hold mode. Leakage of D2 provided by feedback path through Rf
- Leakage of circuit is essentially Ib plus capacitor leakage of Cp.
- Diode D3 clamps  $V_{OUT}$  (A1) to  $V_{1N} V_{D3}$  to improve speed and to limit reverse bias of D2.
- Maximum input frequency should be  $<< 1/2\pi R_f C_{D2}$  where CD2 is the shunt capacitance of D2.





Overall accuracy of system determined by the accuracy of both amplifiers, A1 and A2



# 

# **Operational Amplifiers/Buffers**

# LF156 Monolithic JFET Input Operational Amplifiers LF156, LF156A, LF356,LF356A Wide Band

#### **General Description**

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors. These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

#### **Advantages**

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance-very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

#### Applications

- Precision high speed integrators
- Fast D/A and A/D converters

Simplified Schematic

- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

#### Photocell amplifiers

Sample and Hold circuits

#### Features

#### LF156A

Low input bias current	30 pA
------------------------	-------

	Low Input Offset	Current	3 pA
--	------------------	---------	------

	High input impedance	10 <sup>12</sup> Ω
--	----------------------	--------------------

- Low input offset voltage 1 mV
- Low input offset voltage temperature  $3\mu V/^{\circ}C$  drift
- Low input noise current  $0.01 \text{ pA}/\sqrt{\text{Hz}}$
- High common-mode rejection ratio
   100 dB
- Large dc voltage gain 106 dB

	LF156A	UNITS
<ul> <li>Extremely fast settling time to 0.01%</li> </ul>	1.5	μs
<ul> <li>Fast slew rate</li> </ul>	10	V/µs
Wide gain bandwidth	5	MHz
Low input noise voltage	18	nV/√Hz

# 

2-156

# **Absolute Maximum Ratings**

	LM156/6A	LF356/6A
Supply Voltage	<u>+</u> 22V	±18V
Power Dissipation (Note 1) TO–99 (H package)	670 mW	500 mW
Operating Temperature Range	-55°C to +125°C	0°C to +70°C
T <sub>j(MAX)</sub>	150°C	100°C
Differential Input Voltage	<u>+</u> 40V	+30V
Input Voltage Range (Note 2)	<u>+</u> 20V	
Output Short Circuit Duration	Continuous	Continuous
Storage Temperature Range	-65°C to +150°C	-65°C to 150°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C

# DC Electrical Characteristics (Note 3)

01440.01		001101710110		LF156A			LF356	A	
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
V <sub>os</sub>	Input Offset Voltage	$R_S = 50 \Omega$ , $T_A = 25^{\circ}C$ Over Temperature		1	2 2.5		1	2 2.5	mV mV
$\Delta v_{os} / \Delta$ T	Average TC of Input Offset Voltage	$R_S = 50 \Omega$		3			5		µ∨/°0
$\Delta TC/\Delta V_{os}$	Change in Average TC with V <sub>OS</sub> Adjust	$R_S = 50\Omega$ , (Note 4)		0.5			0.5		μ∨/ºC per mV
I <sub>os</sub>	Input Offset Current	T <sub>j</sub> = 25ºC, (Notes 3, 6) T <sub>j</sub> ≤ <sup>T</sup> HIGH		3	10 10		3	10 1	pA nA
<sup>i</sup> в	Input Bias Current	T <sub>j</sub> = 25 <sup>o</sup> C, (Notes 3, 5) T <sub>j</sub> <u>&lt;</u> THIGH		30	50 25		30	50 5	pA nA
R <sub>IN</sub>	Input Resistance	Т <sub>ј</sub> = 25°С		1012	1		1012		Ω
AVOL	Large Signal Voltage Gain	V <sub>S</sub> = ±15V, T <sub>A</sub> = 25 <sup>o</sup> C V <sub>O</sub> = ±10V, R <sub>L</sub> = 2k	50	200		50	200		V/m∖
		Over Temperature	25			25	Į		V/m\
۷o	Output Voltage Swing	VS = ±15V, RL = 10k VS = ±15V, RL = 2k	<u>+</u> 12 +10	<u>+</u> 13 <u>+</u> 12		<u>+</u> 12 +10	<u>+</u> 13 <u>+</u> 12		v v
∨см	Input Common-Mode Voltage Range	V <sub>S</sub> = <u>+</u> 15V	±11	<u>+</u> 12		<u>+</u> 11	<u>+</u> 12		v
CMRR	Common-mode Rejection Ratio		85	100		85	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB

# AC Electrical Characteristics $T_A = 25^{\circ}C, V_S = \pm 15V$

SYMBOL	PARAMETER	CONDITIONS	LF156A/356A			UNITS	
			MIN	ТҮР	МАХ		
SR	Slew Rate		8	10		V/µs	
GBW	Gain-Bandwidth Product	-	4	4.5		MHz	
ts	Settling Time to 0.01%	(Note 7)		1.5		μs	
e <sub>n</sub>	Equivalent Input Noise Voltage	R <sub>S</sub> = 100 Ω f = 100 Hz f = 1000 Hz		32 18		nV/ <del>√Hz</del> nV/ <b>√</b> Hz	
'n	Equivalent Input Noise Current	f = 100 Hz f = 1000 Hz		0.01 0.01		pA/ <del>VH</del> z pA/ <del>VH</del> z	
CIN	Input Capacitance			3		pF	

LF156

## DC Electrical Characteristics (Note 3)

SYMBOL	PARAMETER	CONDITIONS		LF156	i		LF356		
STMBOL	FARAMETER	CONDITIONS	MIN	түр	МАХ	MIN	түр	МАХ	
V <sub>os</sub>	Input Offset Voltage	$R_S = 50 \Omega$ , $T_A = 25^{\circ}$ Over Temperature		3	5 7		3	10 13	mV mV
$\Delta v_{\rm os} / \Delta$ T	Average TC of Input Offset Voltage	Rs ≈ 50Ω		5			5		μν/ος
$\Delta {\rm TC}/\Delta  {\rm V}_{\rm os}$	Change in Average TC with V <sub>OS</sub> Adjust	RS = 50 Ω, (Note 4)		0.5			0.5		μ∨/oC per mV
I <sub>os</sub>	Input Offset Current	Tj = 25ºC, (Notes 3, 5) <sup>T</sup> j ≤ <sup>T</sup> HIGH		3	20 20		3	50 2	pA nA
۱ <sub>B</sub>	Input Bias Current	Tj = 25°C, (Notes 3, 5) Tj ≤THIGH		30	100 50		30	200 8	pA nA
R <sub>IN</sub>	Input Resistance	Tj = 25°C		1012			1012		Ω
AVOL	Large Signal Voltage Gain	V <sub>S</sub> = ±15V, T <sub>A</sub> = 25 <sup>o</sup> C V <sub>O</sub> = ±10V, R <sub>I</sub> = 2k	50	200		25	200		V/mV
	Gam	Over Temperature	25			15			V/mV
٧o	Output Voltage Swing	V <sub>S</sub> = <u>+</u> 15V, R <sub>L</sub> = 10k V <sub>S</sub> = <u>+</u> 15V, R <sub>L</sub> = 10k	±12 +10	<u>+</u> 13 +12		<u>+</u> 12 +10	±13 ±12		
V <sub>CM</sub>	Input Common-Mode Voltage Range	Vs = ±15V	±11	±12		<u>+</u> 10	±12		
CMRR	Common-Mode Rejection Ratio		85	100		80	100		dE
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		80	100		dE

# DC Electrical Characteristics $T_A = 25^{\circ}C, V_S = \pm 15V$

PARAMETER	LF156A/156		LF356/	UNITS	
	түр	MAX	TYP	MAX	]
Supply Current	5	7	5	10	mA

### AC Electrical Characteristics $T_A = 25^{\circ}C$ , $V_S = \pm 15V$

SYMBOL	PARAMETER	CONDITIONS	LF156	LF156/LF356	
			MIN	ТҮР	]
SR	Slew Rate	LF156 AV = 1	7.5	10	V/µ
GBW	Gain-Bandwidth Product			5	Mł
ts	Settling Time to 0.01%	(Note 7)		1.5	
<sup>e</sup> n	Equivalent Input Noise Voltage	R <sub>S</sub> = 100 Ω f = 100 Hz f = 1000 Hz		32 18	nV/√I nV/√I
İn	Equivalent Input Current Noise	f = 100 Hz f = 1000 Hz		0.01 0.01	pA/√ pA/√
CIN	Input Capacitance			3	] ,

#### **Notes for Electrical Characteristics**

Note 1: The TO-99 package must be derated based on a thermal resistance of 150°C/W junction to ambient or 45°C/W junction to case; for the DIP package, the device must be derated based on thermal resistance of 175°C/W junction to ambient.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.


Note 3: These specifications apply for  $\pm 15V \le V_S \le \pm 20V$ ,  $-55^{\circ}C \le T_A \le +125^{\circ}C$  and  $T_{HIGH} = +125^{\circ}C$  unless otherwise stated for the LF156/6A. For the LF356/6A these specifications apply for  $V_S = \pm 15V$  and  $0^{\circ}C \le T_A \le +70^{\circ}C$ .  $V_{OS}$ , I<sub>B</sub> and I<sub>OS</sub> are measured at  $V_{CM} = 0$ .

Note 4: The Temperature Coefficient of the adjusted input offset voltage changes only a small amount ( $0.5 \,\mu$ V/°C typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.

Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature. Tj temperature rises above the ambient temperature as a result of internal power dissipation, Pd. Tj =  $T_A + \Theta_{jA}$  where  $\Theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.


Note 7: Settling time is defined here, for a unity gain inverter connection using  $2 k \Omega$  resistors for the LF156. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.0% of its final value from the time a 10V step input is applied.





## **Typical DC Performance Characteristics**

2-159


### Typical DC Performance Characteristics (Continued)









#### **Typical AC Performance Characteristics**









Normalized Slew Rate




# LF156 Large Signal Pulse Response, $A_V = +1$














Common-Mode Rejection Ratio


GAIN (dB)



Supply Voltage Rejection Ratio







#### **Application Hints**

The LF156/6A series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accomodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output, however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed

in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels if greater than or equal to the original feedback pole time constant.

#### **Typical Circuit Connections**



- V<sub>OS</sub> is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V<sup>+</sup>
- For potentiometers with temperature coefficient of 100 ppm/°C or less the additional drift with adjust is ≈ 0.5 μV/°C/mV of adjustment
- Typical overall drift: 5 μV/ °C ± (0.5 μV/°C/mV of adj.)


Driving Capacitive Loads



Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability.  $C_{L}(\text{MAX})\cong 0.01~\mu\text{F}.$  Overshoot <20%

Settling time (t<sub>s</sub>)  $\cong$  5  $\mu$ s


# Typical Applications




# • Settling time is tested with the LF156 connected as unity gain inverter

- FET used to isolate the probe capacitance
- Output = 10V step

Large Signal Inverter Output, VOUT (from Settling Time Circuit)





#### Low Drift Adjustable Voltage Reference



- <u>∆</u>V<sub>OUT</sub>/<u>∆</u>T = ±0.002%/°C
- All resistors and potentiometers should be
- wire-bound
- P1: drift adjust
- P2: VOUT adjust
- Use LF156 for
- Low IB
- Low drift


LF156






#### Typical Applications (Continued)

Wide BW Low Noise, Low Drift Amplifier




- Power BW:  $f_{MAX} = \frac{S_r}{2\pi V_P} \cong 240 \text{ kHz}$
- Parasitic input capacitance C1 ≅ (3 pF for LF156 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate add C2 such that :R2C2 ≅ R1C1.

#### Boosting the LF156 with a Current Amplifier



- IOUT(MAX)  $\approx$  150 mA (will drive R<sub>L</sub>  $\geq$  100 $\Omega$ )
- $\frac{\Delta V_{OUT}}{\Delta T} = \frac{0.15}{10^{-2}} V/\mu s$  (with CL shown)
- No additional phase shift added by the current amplifier


#### **Isolating Large Capacitive Loads**




- t<sub>s</sub> 10 μs
- When driving large CL, the VOUT slew rate determined by CL and IOUT(MAX):

 $\frac{\Delta V_{OUT}}{\Delta T} = \frac{I_{OUT}}{C_L} \simeq \frac{0.02}{0.5} V/\mu s = 0.04 V/\mu s \text{ (with CL shown)}$ 

#### Low Drift Peak Detector



- By adding D1 and R<sub>f</sub>, V<sub>D1</sub> = 0 during hold mode. Leakage of D2 provided by feedback path through R<sub>f</sub>.
- Leakage of circuit is essentially I<sub>b</sub> (ILF156) plus capacitor leakage of Cp.
- Diode D3 clamps V<sub>OUT</sub> (A1) to V<sub>IN</sub>-V<sub>D3</sub> to improve speed and to limit reverse bias of D2.
- Maximum input frequency should be <<  $1/2\pi R_f C_{D2}$  where  $C_{D2}$  is the shunt capacitance of D2.



# **Operational Amplifiers/Buffers**



# LF157 Monolithic JFET Input Operational Amplifiers

LF157, LF157A, LF357, LF357A

Wide Band Decompensated ( $A_{VMIN} = 10$ )

## **General Description**

These are among the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors. These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and low 1/f noise corner.

## Advantages

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance-very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

### Applications

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

#### Photocell amplifiers

Sample and Hold circuits


## Features

#### LF157A

	( 5157 A	LINUTO
٩	Large dc voltage gain	106 dB
•	High common-mode rejection ratio	100 dB
٠	Low input noise current	0.01 pA/√Hz
8	Low input offset voltage temperature drift	3μV/°C
	Low input offset voltage	1 m V
8	High input impedance	10 <sup>12</sup> Ω
	Low Input Offset Current	3 pA
	Low input bias current	30 pA

	LF157A (A <sub>V</sub> = 10)	UNITS
<ul> <li>Extremely fast settling time to 0.01%</li> </ul>	1.5	μs
Fast slew		
rate	50	V/µs
<ul> <li>Wide gain bandwidth</li> </ul>	20	MHz
Low input noise voltage	18	nV/√Hz

### Simplified Schematic



\_F157

### **Absolute Maximum Ratings**

	LF157A	LF157	LF357A/LF357
Supply Voltage	<u>+</u> 22V	<u>+</u> 22V	<u>+</u> 18V
Power Dissipation (Note 1)	670 mW	670 mW	500 mW
TO-99 )H package)			
Operating Temperature Range	-55°C to +125°C	-55°C to +125°C	0 <sup>0</sup> C to +70 <sup>0</sup> C
Ti(MAX)	150 <sup>0</sup> C	150°C	100°C
Differential Input Voltage	<u>+</u> 40V	<u>+</u> 40V	<u>+</u> 30V
Input Voltage Range (Note 2)	±20V	<u>+</u> 20V	<u>+</u> 16V
Output Short Circuit Duration	Continuous	Continuous	Continuous
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering,	300°C	300°C	300°C
10 seconds)			

### DC Electrical Characteristics (Note 3)

	DADAMETER	001101210110		LF157	A		LF357	A	
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V <sub>os</sub>	Input Offset Voltage	$R_S = 50 \Omega$ , $T_A = 25^{\circ}C$ Over Temperature		1	2 2.5		.,1	2 2.3	mV mV
$\Delta V_{\rm os} / \Delta$ T	Average TC of Input Offset Voltage	R <sub>S</sub> = 50Ω		3			3		µ∨/∘c
$\Delta TC/\Delta V_{os}$	Change in Average TC with V <sub>OS</sub> Adjust	R <sub>S</sub> = 50Ω, (Note 4)		0.5			0.5		µV/⁰C per mV
l <sub>os</sub>	Input Offset Current	T <sub>j</sub> = 25 <sup>o</sup> C, (Notes 3, 6) <sup>T</sup> j		3	10 10		3	10 1	pA nA
1 <sub>B</sub>	Input Bias Current	T <sub>j</sub> = 25ºC, (Notes 3, 5) Tj <u>≤</u> THIGH		30	50 25		30	50 5	pA nA Ω
R <sub>IN</sub>	Input Resistance	т <sub>ј</sub> = 25°С		1012			1012		
AVOL	Large Signal Voltage Gain	$V_S = \pm 15V$ , $T_A = 25^{\circ}C$ $V_O = \pm 10V$ , $R_L = 2k$ Over Temperature	50	200		50 25	200		V/mV
۷o	Output Voltage Swing	VS = ±15V, RL = 10k VS = ±15V, RL = 2k	<u>+</u> 12 <u>+</u> 10	<u>+</u> 13 <u>+</u> 12		<u>+12</u> +10	<u>+</u> 13 <u>+</u> 12		v v
VCM	Input Common-Mode Voltage Range	V <sub>S</sub> = <u>+</u> 15V	<u>+</u> 11	±12		<u>+</u> 11	±12		v v
CMRR	Common-mode Rejection Ratio		85	100		85	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB

# AC Electrical Characteristics $T_A = 25^{\circ}C, V_S = \pm 15V$

SYME	BOL	PARAMETER	CONDITIONS	I	LF157A/3	57A	UNITS
	501		comprisions	MIN	түр	MAX	ONTI
SF	R	Slew Rate	LF157A: Av = 5	<u>4</u> 0	50		V/µs
GE	вw	Gain-Bandwidth Product		15	20		MHz
ts		Settling Time to 0.01%	(Note 7)		1.5		μs
e <sub>n</sub>	n	Equivalent Input Noise Voltage	R <sub>S</sub> = 100 Ω f = 100 Hz f = 1000 Hz		32 18		nV/√ <u>Hz</u> nV/√Hz
in		Equivalent Input Noise Current	f = 100 Hz f = 1000 Hz		0.01 0.01		pA/ <del>VHz</del> pA/ <del>VHz</del>
CIN		Input Capacitance			3		pF

LF157

SYMBOL	PARAMETER	CONDITIONS	LF157			LF357			
STMBOL	FANAMETER	CONDITIONS	MIN	түр	МАХ	MIN	түр	МАХ	
V <sub>os</sub>	Input Offset Voltage	R <sub>S</sub> = 50Ω, T <sub>A</sub> ≈ 25º Over Temperature		3	5 7		3	10 13	mV mV
Δv <sub>os</sub> /Δ τ	Average TC of Input Offset Voltage	Rs = 50Ω		5		:	5		<i>μ</i> ∨/∘c
$\Delta TC/\Delta V_{os}$	Change in Average TC with V <sub>OS</sub> Adjust	$R_S = 50 \Omega$ , (Note 4)		0.5			0.5		μ∨/∘C per mV
l <sub>os</sub>	Input Offset Current	T <sub>j</sub> = 25 <sup>o</sup> C, (Notes 3, 5) T <sub>j</sub> ≤ <sup>T</sup> HIGH		3	20 20		3	50 2	pA nA
IВ	Input Bias Current	Tj = 25ºC, (Notes 3, 5) Tj <u>≤</u> THIGH		30	100 50		30	200 8	pA nA
RIN	Input Resistance	Тј = 25°С		1012			1012		Ω
AVOL	Large Signal Voltage Gain	$V_S = \pm 15V$ , $T_A = 25^{\circ}C$ $V_O = \pm 10V$ , $R_L = 2k$ Over Temperature	50 25	200		50 15	200		V/mV V/mV
			ļ						
Vo	Output Voltage Swing	VS = <u>+</u> 15V, RL = 10k VS = <u>+</u> 15V, RL = 10k	±12 ±10	<u>+</u> 13 +12		<u>+</u> 12 +10	<u>+</u> 13 +12		
∨см	Input Common-Mode Voltage Range	V <sub>S</sub> = <u>+</u> 15V	±11	_ 		±10			
CMRR	Common-Mode Rejection Ratio		85	100		80	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		80	100		dB

## **DC Electrical Characteristics** $T_A = 25^{\circ}C$ , $V_S = \pm 15V$

PARAMETER	i LF157A/LF157		LF357	UNITS	
	ТҮР	MAX	түр	MAX	
Supply Current	5	7	5	10	mA

## AC Electrical Characteristics $T_A = 25^{\circ}C$ , $V_S = \pm 15V$

SYMBOL	PARAMETER	CONDITIONS	LF157 MIN	LF157/357 TYP	UNITS
SR	Slew Rate	LF157: A <sub>V</sub> = 10	30	50	V/µs
GBW	Gain-Bandwidth Product			20	MHz
ts	Settling Time to 0.01%	(Note 7)		1:5	μs
e <sub>n</sub>	Equivalent Input Noise Voltage	R <sub>S</sub> = 10CΩ f = 100 Hz f = 1000 Hz		32 18	nV/ <del>VHz</del> nV/ <del>VHz</del>
<sup>i</sup> n	Equivalent Input Current Noise	f = 100 Hz f = 1000 Hz		0.01 0.01	pA/ <del>VHz</del> pA/ <del>VHz</del>
CIN	Input Capacitance			3	pF

2-171

#### **Notes for Electrical Characteristics**

Note 1: The TO-99 package must be derated based on a thermal resistance of 150°C/W junction to ambient or 45°C/W junction to case; for the DIP package, the device must be derated based on thermal resistance of 175°C/W junction to ambient.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: These specifications apply for  $\pm 15V \le V_S \le \pm 20V$ ,  $-55^{\circ}C \le T_A \le \pm 125^{\circ}C$  and  $T_{HIGH} = \pm 125^{\circ}C$  unless otherwise stated for the LF157A and the LF157. For the LF357/LF357A these specifications apply for  $\pm 15V$  and  $0^{\circ}C \le T_A \le \pm 70^{\circ}C$ .  $V_{OS}$  I<sub>B</sub> and I<sub>OS</sub> are measured at  $V_{CM} = 0$ .

Note 4: The temperature coefficient of the adjusted input offset voltage changes only a small amount ( $0.5 \,\mu$ V/o<sup>C</sup> typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.


Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_j$ . Due to limited production test time the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperat .e as a result of internal power dissipation, Pd.  $T_j = T_A + \theta_{jA}$  Pd where  $\theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.

Note 7 : Settling time as defined here, is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157,  $A_V = -10$ , the feedback resistor from output to input is 2 k $\Omega$  and the output step is 10V (See Settling Time Test Circuit, page 9).

#### Input Bias Current Input Bias Current 10 Vs = +15V 70 TA = +25°C BIAS CURRENT (pA) RL - 50 ks2 £ 60 łk ±28 V 1 50 40 ±15 ±18 V 100 15 SW 30 10 WITH HEATS TUAN 10 ZO 10 0.1 -55 -25 5 35 65 95 125 0 CASE TEMPERATURE (°C) - 10 COMMON-MODE VOLTAGE (V) Voltage Swing Supply Current 40 7 B. = 21 PEAK TO PEAK OUTPUT SWING (V) rĀ - 25°C 30 UPPLY CURRENT (mA) 25°C T 20 10 3 2 5 10 15 20 0 5 18 15 20 25 ٥ SUPPLY VOLTAGE (+V) SUPPLY VOLTAGE (±V) Positive Common-Mode Input **Negative Current Limit Positive Current Limit** Voltage Limit 15 20 POSITIVE OUTPUT VOLTAGE SWING (V) MEGATIVE OUTPUT VOLTAGE SMING (V) Vs = ±15V Vs = ±15V -55°C ≤ TA ≤125°C POSITIVE COMMON-MODE INPUT VOLTAGE LIMIT (V) 15 10 -1 -65°C -55°0 +26°C +25<sup>6</sup>C 10 --5 +125<sup>6</sup>C 10 15 20 15 20 5 18 15 20 25 36 35 8 £ 10 25 38 35 OUTPUT SINK CURRENT (mA) OUTPUT SOURCE CURRENT (mA) POSITIVE SUPPLY VOLTS (V)

#### Typical DC Performance Characteristics Curves are for LF157 unless otherwise specified.



2-173

#### Application Hints

The LF157 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accomodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed

in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole

#### **Typical Circuit Connections**




- V<sub>OS</sub> is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V<sup>+</sup>
- For potentiometers with temperature coefficient of 100 ppm/°C or less the additional drift with adjust is  $\approx 0.5 \ \mu V/°C/mV$  of adjustment
- Typical overall drift: 5 μV/ °C ± (0.5 μV/°C/mV of adi.)

Driving Capacitive Loads




Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability.  $C_L(MAX) \cong 0.01 \ \mu F$ Overshoot  $\leq 20\%$ Settling time (t<sub>e</sub>)  $\cong 5 \ \mu$  s LF157. A Large Power BW Amplifier



For distortion < 1% and a 20 Vp-p VOUT swing, power bandwidth is: 500 kHz


#### Typical Applications (Continued)

#### High Accuracy Sample and Hold



- By closing the loop through A2, the V\_OUT accuracy will be determined uniquely by A1. No V\_OS adjust required for A2.
- T<sub>A</sub> can be estimated by same considerations as previously but, because of the added propagation delay in the feedback loop (A2) the overshoot is not negligible.
- Overall system slower than fast sample and hold
- R1, C<sub>C</sub>: additional compensation

#### High Q Band Pass Filter




- By adding positive feedback (R2) Q increases to 40
- f<sub>BP</sub> = 100 kHz


$$\frac{V_{OUT}}{V_{IN}} = 10\sqrt{\overline{\Omega}}$$


- Clean layout recommended
- Response to a 1 Vp-p tone burst: 300 μs

2-175


#### Typical DC Performance Characteristics (Continued)









#### **Typical AC Performance Characteristics**









Normalized Slew Rate





LF157 Large Signal Pulse Response,  $A_V - +10$ 




.










#### **Typical Applications**



AV(DC) = 1

 $f_{-3dB} \approx 5 MHz$ 

LF157

Large Signal Inverter Output, VOUT (from Settling Time Circuit)


1 µs/DIV

51

Low Drift Adjustable Voltage Reference

145

Inverting Unity Gain for LF157



# **Operational Amplifiers/Buffers**

# 

# LF347 Wide Bandwidth Quad JFET Input Operational Amplifier


#### **General Description**

The Harris LF347 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage. The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF347 is pin compatible with the standard LM348. This feature allows designers to immediately upgrade the overall performance of existing LM348 and LM324 designs.

The LF347 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

#### **Features**

Internally trimmed offset voltage	2 mV
Low input bias current	50 pA
Low input noise voltage	16 nV/√Hz
Low input noise current	0.01 pA/√Hz
Wide gain bandwidth	4 MHz
High slew rate	13 V/µs
Low supply current	7.2 mA
High input impedance	10 <sup>12</sup> Ω
Low total harmonic distortion $A_V = 10$ $R_I = 10k$ , $V_O = 20$ Vp-p, BW = 20 H	
Low 1/f noise corner	50 Hz
Fast settling time to 0.01%	2 μs



#### **Absolute Maximum Ratings**

Supply Voltage	±18V
Power Dissipation (Note 1)	500 mW
Operating Temperature Range	0°C to +70°C
Ti(MAX)	115°C
Differential Input Voltage	±30V
Input Voltage Range (Note 2)	±15V
Output Short Circuit Duration (Note 3)	Continuous
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

#### DC Electrical Characteristics (Note 4)

SYMBOL	PARAMETER	CONDITIONS	LF347A			LF347B				UNITS		
STMBOL			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	$R_{S} = 10 \text{ k}\Omega$ , $T_{A} = 25^{\circ}C$		1	2		3	5		5	10	mV
		Over Temperature			4			7			13	mV
$\Delta V_{OS} / \Delta T$	Average TC of Input Offset Voltage	<b>R</b> S = 10 kΩ		10			10			10		µV/°C
los	Input Offset Current	T <sub>j</sub> = 25°C, (Notes 4, 5)		25	100		25	100		25	1 <b>0</b> 0 <sup>-</sup>	pА
		$T_j \leq 70^{\circ}C$			2			4			4	nA
1B	Input Bias Current	Tj = 25°C, (Notes 4, 5)		50	200		50	200		50	200	pА
		$T_j \le 70^\circ C$			4			8			8	nA
RIN	Input Resistance	T <sub>j</sub> = 25°C		1012			1012			1012		Ω
AVOL	Large Signal Voltage Gain	V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°℃	50	100		50	100		25	100		V/mV
		$V_0 = \pm 10V$ , $R_L = 2 k\Omega$										
		Over Temperature	25			25			15			V/mV
Vo	Output Voltage Swing	$V_S = \pm 15V, R_L = 10 k\Omega$	±12	±13.5		±12	±13.5		±12	±13.5		v
∨см	Input Common-Mode Voltage		±11	+15		±11	+15		±11	+15		v
	Range	VS = ±15V	211	-12			-12		±11	-12		v
CMRR	Common-Mode Rejection Ratio	$R_{S} \le 10 \ k\Omega$	80	100		80	100		70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	80	100		80	100		70	100		dB
IS	Supply Current			7.2	11		7.2	11		7.2	11	mA

#### AC Electrical Characteristics (Note 4)

SYMBOL			LF347A				LF347B			LF347		
	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	TYP	MAX,	UNITS
	Amplifier to Amplifier Coupling	Τ <sub>Α</sub> = 25°C,		-120			-120			-120		dB
		f = 1 Hz-20 kHz										
		(Input Referred)										
SR	Slew Rate	V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C		13			13			13		V/µs
GBW	Gain-Bandwidth Product	Vs = ±15V, TA = 25°C		4			4			4		MHz
e <sub>n</sub>	Equivalent Input Noise Voltage	T <sub>A</sub> = 25°C, R <sub>S</sub> = 100Ω, f = 1000 Hz		16			16			16		nV/√Hz
ín	Equivalent Input Noise Current	T <sub>j</sub> = 25°C, f = 1000 Hz		0.01			0.01			0.01		pA/√Hz

Note 1: For operating at elevated temperature, the device must be derated based on a thermal resistance of 125°C/W junction to ambient or 95°C/W junction to case.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.


Note 3: PD max rating cannot be exceeded.

Note 4: These specifications apply for V<sub>S</sub> = ±15V and 0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C. V<sub>OS</sub>, I<sub>B</sub> and I<sub>OS</sub> are measured at V<sub>CM</sub> = 0.


Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, Tj. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature show the ambient temperature as a result of internal power dissipation, P<sub>D</sub>. Tj = T<sub>A</sub> +  $\Theta_j A P_D$  where  $\Theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 6: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice.


#### **Typical Performance Characteristics**




**Positive Common-Mode Input** Voltage Limit














-150

108

10

11

0 10 20 30 40 50 60 70

Input Bias Current

1k

-30

0.1

1

FREQUENCY (MHz)

**Supply Current**  $0^{\circ} \leq T_{A} \leq +70^{\circ}C$ 

> 15 20 25

25° C

0°C

30

40

10

FALLING

RISÍNG


20


1

**TEMPERATURE (°C)** 

8.8

#### Typical Performance Characteristics (Continued)





to source and drain eliminating the need for clamps

across the inputs. Therefore, large differential input voltages can easily be accommodated without a large

increase in input current. The maximum differential input voltage is independent of the supply voltages.

However, neither of the input voltages should be allowed

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a

2-183

.F347

#### Application Hints (Continued)

high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on  $\pm 4V$  power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF347 will drive a 2 k $\Omega$  load resistance to  $\pm 10V$  over the full temperature range of 0°C to  $+70^\circ$ C. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed


#### **Detailed Schematic**


backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole





#### Long Time Integrator with Reset, Hold and Starting Threshold Adjustment




$$V_{OUT} = \frac{1}{RC} \int_{0}^{t} (V_{IN} - V_{TH}) dt$$

- Output starts when  $V_{IN} \ge V_{TH}$
- Switch S1 permits stopping and holding any output value
- Switch S2 resets system to zero

.F347

### Typical Applications (Continued)



- 10V peak sinusoidal output swing without slew limiting to 200 kHz
- See LM348 data sheet for design equations

HARRIS Operational Amplifiers/Buffers LF353 Wide Bandwidth Dual JFET Input Operational Amplifier

#### **General Description**

These devices are low cost, high speed, dual JFET input operational amplifiers. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF353 is pin compatible with the standard LM1558 allowing designers to immediately upgrade the overall performance of existing LM1558

These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The devices also exhibit low noise and offset voltage drift

#### **Typical Connection**


# 

#### **Features**


<ul> <li>Typical offset voltage</li> </ul>	2 mV
Low input bias current	50 pA
Low input noise voltage	16 nV/√Hz
<ul> <li>Low input noise current</li> <li>0</li> </ul>	.01 pA/√Hz
<ul> <li>Wide gain bandwidth</li> </ul>	4 MHz
<ul> <li>High slew rate</li> </ul>	13 V/µs
Low supply current	3.6 mA
<ul> <li>High input impedance</li> </ul>	$10^{12}\Omega$
<ul> <li>Low total harmonic distortion A<sub>V</sub> = 10, R<sub>1</sub> = 10k, V<sub>O</sub> = 20 Vp-p, BW = 20 Hz-24</li> </ul>	<0.02% 0 kHz
Low 1/f noise corner	50 Hz
<ul> <li>Fast settling time to .1%</li> </ul>	2 μs

#### **Connection Diagrams**





**Simplified Schematic** 



.F353

#### **Absolute Maximum Ratings**

Supply Voltage	±18V
Power Dissipation (Note 1)	500 mW
Operating Temperature Range	0°C to +70°C
Ti(MAX)	115°C
Differential Input Voltage	±30V
Input Voltage Range (Note 2)	±15V
Output Short Circuit Duration (Note 3)	Continuous
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

#### **DC Electrical Characteristics** (Note-4)

SYMBÖL	PARAMETER	CONDITIONS	LF353A			LF353B				UNITS		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Vos	Input Offset Voltage	$R_{S} = 10 \text{ k}\Omega$ , $T_{A} = 25^{\circ}C$		1	2		3	5		5	ÌÓ	mV
		Over Temperature			4			7			13	mV
ΔV <sub>OS</sub> /Δτ	Average TC of Input Offset Voltage	R <sub>S</sub> = 10 kΩ		10	20		10	30		10		µV/°C
IOS	Input Offset Current	Tj = 25°C, (Notes 4, 5) Tj ≤ 70°C		25	100 2		25	100 4		25	100 4	pA nA
IB	Input Bias Current	Tj = 25°C, (Notes 4, 5) Tj ≲ 70°C		50	4		50	200 8		50	200 8	pA nA
RIN	Input Resistance	Tj = 25°C		1012			1012			1012		Ω
AVOL	Large Signal Voltage Gain	Vs = ±15V, T <sub>A</sub> = 25°C Vo = ±10V, RL =10kΩ	50	100		50	100		25	100		V/mV
		Over Temperature	25	1		25	1		15			V/mV
vo	Output Voltage Swing	$V_{S}$ = ±15V, RL = 10 k $\Omega$	±12	±13.5		±12	±13.5		±12	±13.5		v
VCM	Input Common-Mode Voltage	Vs = ±15V	±11	+15		±11	+15		±11	+15		v
	Range	VS - 215V	- 11	-12			-12			-12		v
CMRR	Common-Mode Rejection Ratio	$R_{S} \le 10 \ k\Omega$	80	100		80	100		70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	80	100		80	100		70	100		dB
IS	Supply Current			3.6	5.6		3.6	5.6		3.6	6.5	mA

#### AC Electrical Characteristics (Note 4)

SYMBOL			LF353A			LF353B			LF353			
	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
	Amplifier to Amplifier Coupling	T <sub>A</sub> = 25°C, f = 1 Hz 20 kHz (Input Referred)		-120			-120			120		dB
SR	Slew Rate	V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C	10	13			13			13		V/µs
GBW	Gain-Bandwidth Product	V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C	3	4		1	4			4		MHz
e <sub>n</sub>	Equivalent Input Noise Voltage	T <sub>A</sub> ' = 25°C, R <sub>S</sub> = 100Ω, f = 1000 Hz		-16			16			16		nV/√Hz
in	Equivalent Input Noise Current	Tj = 25°C, f = 1000 Hz		0.01			0.01			0.01		pA/√Hz

Note 1: For operating at elevated temperature, the device must be derated based on a thermal resistance of 160° C/W junction to ambient for the N package, and 150° C/W junction to ambient for the H package.


Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: The power dissipation limit, however, cannot be exceeded.

Note 4: These specifications apply for V<sub>S</sub> = ±15V and 0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C. V<sub>OS</sub>, I<sub>B</sub> and I<sub>OS</sub> are measured at V<sub>CM</sub> = 0.


Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, Tj. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D$ .  $T_j = T_A + \Theta_A P_D$  where  $\Theta_A$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 6: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice.



2-189

#### Typical Performance Characteristics (Continued)




2 - 190

# **Pulse Response** Small Signal Inverting OUTPUT VOLTAGE SWING (50 mV/DIV) OUTPUT VOLTAGE SWING (50 mV/DIV)


TIME (0.2 µs/DIV)

Small Signal Non-Inverting



TIME (0.2 µs/DIV)

Large Signal Non-Inverting



TIME (2 µs/DIV)







#### **Application Hints**

These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

DUTPUT VOLTAGE SWING (1V/DIV)

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a

F353

#### Application Hints (Continued)

high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur

The amplifier is biased by a zener reference which allows normal circuit operation on  $\pm 4V$  power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.


The amplifiers will drive a 2 k $\Omega$  load resistance to  $\pm 10V$  over the full temperature range of 0°C to +70°C. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.




#### **Detailed Schematic**

#### **Typical Applications**

**Three-Band Active Tone Control** 






- Note 1: All controls flat. Note 2: Bass and treble boost, mid flat. Note 3: Bass and treble cut, mid flat. Note 4: Mid boost, bass and treble flat. Note 5: Mid cut, bass and treble flat.
- All potentiometers are linear taper
- Use the LF347 Quad for stereo applications


### 2

-F353




#### Typical Applications (Continued)

#### Fourth Order High Pass Butterworth Filter



- Passband gain (H<sub>Q</sub>) = (1 + R4/R3)(1 + R4'/R3')
- First stage Q = 1.31
- Second stage Q = 0.541
- Circuit shown uses closest 5% tolerance resistor values for a filter with a corner frequency of 1 kHz and a passband gain of 10



#### Ohms to Volts Converter

 $V_{O} = \frac{1V}{R_{LADDER}} \times R_{X}$ 

2

LF353

### Operational Amplifiers/Buffers

#### LM108/LM308 Operational Amplifiers

#### **General Description**

The LM108 series are precision operational amplifiers having specifications a factor of ten better than FET amplifiers over a  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range. It is possible to eliminate offset adjustments, in most cases, and obtain performance approaching chopper stabilized amplifiers.


The devices operate with supply voltages from  $\pm 3$  to  $\pm 20$ V and have sufficient supply rejection to use unregulated supplies. They are fabricated using the Harris dielectric isolation process which coupled with our unique design, makes external compensation unnecessary. Outstanding characteristics include:

 Maximum input bias current of 6.0 nA over temperature

- Offset current less than 5.5 nA over temperature
- Supply current of only 1.0 mA
- Guaranteed drift characteristics
- External compensation components not required

The low current error of the LM108 series makes possible many designs that are not practical with conventional amplifiers. In fact, it operates from 10 M  $\Omega$  source resistances, introducing less error than devices like the 709 with 10 k  $\Omega$  sources. Integrators with drifts less than 500  $\mu$  V/sec and analog time delays in excess of one hour can be made using capacitors no larger than 1  $\mu$  F.

The LM108 is guaranteed from -55°C to +125°C, and the LM308 from 0°C to +70°C.



#### **Absolute Maximum Ratings**

Ū	LM108	LM308
Supply Voltage	±20V	±18V
Power Dissipation (Note 1)	500 mW	500 mW
Differential Input Current (Note 2)	±10 mA	±10 mA
Input Voltage (Note 3)	±15V	±15V
Output Short-Circuit Duration	Indefinite	Indefinite
Operating Temperature Range (LM108)	−55°C to +125°C	0°C to +70°C
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	−65°C to +150°C 300°C	-65°C to +150°C 300°C

#### Electrical Characteristics (Note 4)

	CONDITIONS		LM108			UNITO		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	V <sub>S</sub> = <u>+</u> 15V, T <sub>A</sub> = 25 <sup>o</sup> C		0.7	2.0		2.0	7.5	mV
Input Offset Current			0.05	4.0		0.2	4.0	nA
Input Bias Current			0.8	4.0		1.5	7	nA
Input Resistance		10	30		10	30		мΩ
Supply Current			1.0	1.7		1.0	1.7	mA
Large Signal Voltage Gain	V <sub>OUT</sub> = <u>+</u> 10V, R <sub>L</sub> ≥ 10 kΩ	50	300		25	300		V/mV
Input Offset Voltage	V <sub>S</sub> = +15V			3.0			10	mV
Average Temperature			3.0	15		6.0	30	μV/°C
Coefficient of Input Offset Voltage	0°C ≥T <sub>A</sub> ≥70°C (LM308)							
Input Offset Current	-55°C ≥TA ≥125°C (LM108)			5.5			5.5	nA
Average Temperature Coefficient of Input Offset Current			0.04	0.06		0.04	0.06	nA/°C
Input Bias Current				6.0			10	nA
Supply Current			1.0	1.7				mA
Large Signal Voltage Gain	Vout = <u>+</u> 10V R <sub>L</sub> ≥10 k Ω	25			15			V/mV
Output Voltage Swing	RL = 10 kΩ	<u>+</u> 10	<u>+</u> 12		<u>+</u> 10	<u>+</u> 12		v
Input Voltage Range		<u>+</u> 12			<u>+</u> 12			v
Common-Mode Rejection Ratio		85	100		80	100		dB
Supply Voltage Rejection Ratio		80	96		80	96		dB

Note 1: The maximum junction temperature of the LM108 is 150°C and 85°C for the LM308. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient or 45°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, function to ambient. Note 2: If a differential input voltage in excess of the operating supply is applied between the inputs, excessive current will flow unless some limiting resistance is used.


Note 3: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage. Note 4: The device operating supply voltage range is  $\pm 3V \le V_S \le \pm 18V$ .

## LM108/LM308




#### Typical Performance Characteristics LM108. Drift Error Input Currents Offset Error EQUIVALENT INPUT OFFSET VOLTAGE (mV) 100 1000 -55°C < T<sub>A</sub> < 125°C ETA = 25°( +4 NPUT CURRENT (mA) +3 INPUT BIAS CURRENT DRIFT ERROR (µV/~C) +2 10 100 +1 MAYIMI 0 MAXIMIM -1 1.0 TYPICAL 18 INPUT OFFSET CURRENT -2 TYPIĆA -80 -40 0 +40 +80 +120 +160 1.0 0.1 100K ١Ň 105 100M . 100K 1N 10N 100N TEMPERATURE °C INPUT RESISTANCE (12) INPUT RESISTANCE (Ω) Input Noise Voltage **Power Supply Rejection** Closed Loop Output Impedance 1000 120 103 VS = ±15V TA = 25°C 100 $(\Omega)$ DUTPUT IMPEDANCE $(\Omega)$ SUPPLY REJECTION (dB) 102 INPUT NOISE (AV/ VHz) Av 1 80 $R_c = 1N$ 101 60 NEGATIVE Av = 1 100 SUPPL Y R<sub>s</sub> = 100K 40 100 R<sub>s</sub> = 0 ŦШ 20 TA = 25°C 10-1 POSITIVE IOUT = ±1 mA 0 SUPPLY Vs = ±15V 10-2 10 -20 10 100 ١ĸ 10K 100K 10 100 1K 10K 100K 1M 10M 10K 100 1K 100K 1M 10M FREQUENCY (Hz) FREQUENCY (Hz) FREQUENCY (Hz) Voltage Gain **Output Swing** Power Supply Current Vs. **Temperature and Supply Voltage** 15 120 ±15V v. 1.2 SUPPLY CURRENT (mA) Vs = <u>+</u>20V Vs = ±15V TA = 25°C OUTPUT SWING (±V) /OLTAGE GAIN (dB) 110 1,1 10 TA = -55°C 1.0 ±10V Te = 125°C 100 5 0,9 V. = +5V T<sub>A</sub> = 125°C 25°C ≤ 0.8 0 +40 +80 +120 +160 -80 -40 °C f = 100 H 90 0 TEMPERATURE °C 5 10 15 20 0 2 6 8 4 SUPPLY VOLTAGE (±V) OUTPUT CURRENT (IMA) Open Loop Large Signal **Frequency Response** Voltage Follower Pulse Response Frequency Response 10 16 8 OPEN LOOP VOLTAGE GAIN (dB) 160 TA = 25°C 6 **VOLTAGE SWING (V)** 140 12 SWING (±V) $V_S = \pm 15V$ 4 120 INPUT 450 1111 2 100 PHASE OUTPUT 80 60 40 20 900 0 ANGLE 8 -2 DUTPUT 1350 -4 a = 25°C GA İΝ ō 4 1800 -6 -20 10 100 10K 100K 1M 1K 10M --8 FREQUENCY (Hz) -10 0 10K 100K 1M 8 20 40 60 80 100 120 140 160 1K TIME (µs) FREQUENCY (Hz)

2



#### 2



# LM108A/LM308A

### Operational Amplifiers/Buffers

#### LM108A/LM308A Operational Amplifiers

#### **General Description**

The LM108A/308A series are precision operational amplifiers having specifications about a factor of ten better than FET amplifiers over their operating temperature range. In addition ro low input currents, these devices have extremely low offset voltage, making it possible to eliminate offset adjustments, in most cases, and obtain performance approaching chopper stabilized amplifiers.


The devices operate with supply voltages from  $\pm 3V$  to  $\pm 18V$  and have sufficient supply rejection to use unregulated supplies. They are fabricated using the Harris dielectric isolation process which coupled with our unique design makes external compensation unnecessary. Outstanding characteristics include:

Offset voltage guaranteed less than 0.25mV

- Maximum input bias current of 4.0 nA over temperature
- Offset current less than 4.0 nA over temperature
- Supply current of only 1 mA
- Guaranteed .6 μV/<sup>o</sup>C drift
- External compensation components not required

The low current error of the LM108A series makes possible many designs that are not practical with conventional amplifiers. In fact, it operated from 10M  $\Omega$  source resistances, introducing less error than devices like the 709 with 10 k  $\Omega$  sources. Integrators with drifts less than 500  $\mu$  V/sec and analog time delays in excess of one hour can be made using capacitors no larger than 1  $\mu\text{F}.$ 

The LM308A devices have slightly relaced specifications and performance guaranteed over a  $0^oC$  to  $70^oC$  temperature range.



#### LM108A

#### **Absolute Maximum Ratings**

Supply Voltage	±20V
Power Dissipation (Note 1)	500 mW
Differential Input Current (Note 2)	±10 mA
Input Voltage (Note 3)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range LM108A	-55°C to 125°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

#### Electrical Characteristics (Note 4)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS				
Input Offset Voltage	V <sub>s</sub> = <u>+</u> 15V, T <sub>A</sub> = 25°C		.01	.025	mV				
Input Offset Current			0.05	2.0	nA				
Input Bias Current			0.8	2.0	nA				
Input Resistance		10	30		MΩ				
Supply Current			1.0	1.7	mA				
Large Signal Voltage Gain	$V_{OUT} = \pm 10V, R_L \ge 10 k\Omega$	120	140		dB				
Input Offset Voltage	V <sub>s</sub> = <u>+</u> 15V	1		.06	mV				
Average Temperature Coefficient of Input	-55°¢ ≤ T <sub>A</sub> ≤+125°C		.4	.6	μV/°C				
Offset Voltage			.4						
Input Offset Current				4.0	nA				
Average Temperature Coefficient of Input Offset Current				.04	nA/ <sup>o</sup> C				
Input Bias Current				4.0	nA				
Supply Current			1.0	1.7	mA				
Large Signal Voltage Gain	V <sub>OUT</sub> = <u>+</u> 10V R <sub>L</sub> ≥10 k:Ω	120			dB				
Output Voltage Swing	$R_L$ = 10 k $\Omega$	<u>+</u> 10	<u>+</u> 12		v				
Input Voltage Range	· ·	<u>+</u> 12			v				
Common Mode Rejection Ratio		106	120		dB				
Supply Voltage Rejection Ratio	:	100	130		dB				

Note 1: The maximum junction temperature of the LM108A is 150°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient, or 45°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient. Note 2: If a differential input voltage in excess of the oerating supply is applied between the inputs, excessive current will flow unless some limiting resistance is used.

Note 3: For supply voltages less than  $\pm 15V$ , the absolute maximum input voltage is equal to the supply voltage. Note 4: The device operating supply voltage range is  $\pm 3V \leq Vs \leq \pm 18V$ .

#### LM308A

#### **Absolute Maximum Ratings**

Supply Voltage	±18V
Power Dissipation (Note 1)	500 mW
Differential Input Current (Note 2)	±10 mA
Input Voltage (Note 3)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

#### Electrical Characteristics (Note 4)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Offset Voltage	V <sub>s</sub> = <u>+</u> 15V, T <sub>A</sub> = 25°C		.01	.025	mV
Input Offset Current			0.2	2.0	nA
Input Bias Current			1.5	2.0	nA
Input Resistance			30		MΩ
Supply Current			1.0	1.7	mA
Large Signal Voltage Gain	V <sub>OUT</sub> = <u>+</u> 10V, R <sub>L</sub> ≥10 kΩ	120	140		dB
Input Offset Voltage LM308A	V <sub>5</sub> = <u>+</u> 15V 0°C ≤ T <sub>A</sub> ≤ +70°C			.06	mV
Average Temperature Coefficient of Input Offset Voltage LM308A			A	.6	μ <b>ν/</b> °C
Supply Current			1.0	1.7	mA
Input Offset Current				4.0	nA
Average Temperature Coefficient of Input Offset Current				0.04	nA/⁰C
Input Bias Current				4	nA
Large Signal Voltage Gain	VOUT=±10V RL≥10kΩ	120			dB V
Output Voltage Swing	RL = 10 kΩ	<u>+</u> 10	+12		- v
Input Voltage Range		<u>+</u> 12	_		dB
Common-Mode Rejection Ratio		106	120		
Supply Voltage Rejection Ratio	,	100	130		dB

Note 1: The maximum junction termperature of the LM308A, LM308-1, and LM308-2 is 85°C. For operating at elevated temperatures, devices in the T0-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient, or 45°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 2: If a differential input voltage in excess of the operating supply is applied between the inputs, excessive current will flow unless some limiting resistance is used.

Note 3: For supply voltages less than +15V, the absolute maximum input voltage is equal to the supply voltage.

Note 4: The device operating supply voltage range is  $\pm 3V \le Vs \le \pm 18V$ .

#### **Application Hints**

A very low drift amplifier poses some uncommon application and testing problems. Many sources of error can cause the apparent circuit drift to be much higher than would be predicted.

Thermocouple effects caused by temperature gradient across dissimilar metals are perhaps the worst offenders. Only a few degrees gradient can cause hundreds of microvolts of error. The two places this shows up, generally, are the package to printed circuit board interface and temperature gradients across resistors. Keeping package leads short and the two input leads close together help greatly.


Resistor choice as well as physical placement is important for minimizing thermocouple effects. Carbon, oxide film and some metal film resistors can cause large thermocouple errors. Wirewound resistors of evenohm or manganin are best since they only generate about  $2 \ \mu V/^{\circ}C$  referenced to copper. Of course, keeping the resistor ends at the same temperature is important. Generally, shielding a low drift stage electrically and thermally will yield good results.


Resistors can cause other errors besides gradient generated voltages. If the gain setting resistors do not track with temperature a gain error will result. For example a gain of 1000 amplifier with a constant 10 mV input will have a 10V output. If the resistors mistrack by 0.5% over the operating temperature range, the error at the output is 50 mV. Referred to input, this is a 50  $\mu$ V error. All of the gain fixing resistor should be the same material.

Offset balancing the LM308A is not a problem since there is an easy offset adjustment incorporated into the circuit. This adjustment can be accomplished by simply using the circuit given below.

In addition to the suggested offset nulling method, this adjustment can also be done at the input by employing one of the three commonly used circuits shown.

Testing low drift amplifiers is also difficult. Standard drift testing technique such as/heating the device in an oven and having the leads available through a connector, thermoprobe, or the soldering iron method – do not work. Thermal gradients cause much greater errors than the amplifier drift. Coupling microvolt signal through connectors is especially bad since the temperature difference across the connector can be 50°C or more. The device under test along with the gain setting resistor should be isothermal. The following circuit will yield good results if well constructed.






LM108A/LM308A

2

\*Pin connections shown on schematic diagram refer to T0-5 and Dual-In-Line Package


Connection Diagrams Section 11 for Packaging





Order Number LM108AH, LM308AH

Dual-In-Line-Package



Order Number LM108AJ-& LM308AJ-8

Order Number LM308AN

#### **Operational Amplifiers/Buffers**

#### LM118/LM318 Operational Amplifiers

**IARRIS** 

#### **General Description**

The LM118 series are precision high speed operational amplifiers designed for applications requiring wide bandwidth and high slew rate. They feature a factor of ten increase in speed over general purpose devices without sacrificing DC performance.

Fabricated using the Harris process which, coupled with our unique design, affords a more predictable dynamic performance.

#### Features


- 15 MHz small signal bandwidth
- Guaranteed 50V/ μ s slew rate
- Maximum bias current of 250 nA
- Operates from supplies of <u>+</u>5V to <u>+</u>20V
- Internal frequency compensation
- Pin compatible with general purpose op amps

The LM118 series has internal unity gain frequency compensation. This considerably simplifies its application since no external components are necessary for operation. Howerver, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the 0.1% settling time to under 300ns if required.

The high speed and fast settling time of these op amps make them useful in A/D converters, oscillators, active filters, sample and hold circuits, or general purpose amplifiers. These devices are easy to apply and offer an order of magnitude better AC performance than industry standards such as the LM709.

The LM318 is identical to the LM118 except that the LM318 has its performance specified over a  $0^{\circ}$ C to +70°C temperature range.

#### **Schematic and Connection Diagrams**



#### **Absolute Maximum Ratings**

Supply Voltage	<u>+</u> 20V
Power Dissipation (Note 1)	500 mW
Diffentntial Input Current (Note 2)	<u>+</u> 15V
Output Short-Circuit Duration (Note 4)	Indefinite
Operating Temperature Range	
LM118	-55°C to +125°C
LM318	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

#### Electrical Characteristics (Note 5)

PARAMETER	CONDITIONS		LM118			LM318	UNITS	
	CONDITIONS	MIN	түр	MAX	MIN	ТҮР	МАХ	
Input Offset Voltage	Unless Otherwise		2	4		5	10	mν
Input Offset Current	Specified: VS = <u>+</u> 15V T <sub>A</sub> = +25 <sup>o</sup> C		6	50		30	200	nA
Input Bias Current			120	250		150	500	nA
Input Resistance		1	3		0.5	3		м
Supply Current			5	8		5	10	mA
Large Signal Voltage Gain (Note 6)	V <sub>OUT</sub> = <u>+</u> 10V, RL≥ 2kΩ	12	15		10	15		V/mV
Slew Rate	A <sub>V</sub> = 1	50	70		50	70		V/µcs
Small Signal Bandwidth			15			15		MHz
Input Offset Voltage	Unless Otherwise			6			15	mV
Input Offset Current	Specified: V <sub>S</sub> = ±15V -55°C ≤T <sub>A</sub> ≤+125°C (LM118)			100			300	nA
Input Bias Current	0°C <u>≤</u> T <sub>A</sub> <u>≤</u> +70°C (LM318)			500			750	nA
Supply Current	T <sub>A</sub> = +125°C		4.5	6		4.5	6	mA
Large Signal Voltage Gain (Note 6)	V <sub>OUT</sub> = <u>+</u> 10V, R <sub>L</sub> ≥2kΩ	8			8			V/mV
Output Voltage Swing	R <sub>L</sub> = 2kΩ	<u>+</u> 10	<u>+</u> 13		<u>+</u> 10	<u>+</u> 13		v
Input Voltage Range								v
Common-Mode Rejection Ratio		80	100		70	100		dB
Supply Voltage Rejection Ratio		70	80		65	80		dB

Note 1: The maximum junction temperature of the LM118 is 150°C and the LM318 is 85°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient, or 45°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 2: If a differential input voltage in excess of the operating supply voltage is applied between the input, excessive current will flow unless some limiting resistance is used.


Note 3: For supply voltages less than + 15V, the absolute maximum input voltage is equal to the supply voltage.


Note 4: LM118/LM318 can withstand continuous shorts to ground or either supply rail. However, good practice is to avoid exceeding the maximum junction temperature rating of the device, which could cause the circuit to be damaged.

Note 5: These specifications apply for  $\pm 15V \le V_S \le \pm 20V$  and  $-55^{\circ}C \le T_A \le \pm 125^{\circ}C$ , (LM118), and  $0^{\circ}C \le T_A \le \pm 70^{\circ}C$  (LM318). Also, power supplies must be bypassed with 0.1  $\mu$  F disc capacitors.


Note 6: In practically all applications the specified open loop voltage gain will be sufficient. In unusual applications requiring minimized loop gain errors, external adjustments may be necessary.

LM118/LM318







#### Typical Performance Characteristics LM318



## LM118/LM318







\$


# LM118/LM318

#### Typical Applications (Continued)







D/A Converter Using Ladder Network




D/A Converter Using Binary Weighted Network



Fast Summing Amplifier with Low Input Current





Instrumentation Amplifier

### HARRIS Operational Amplifiers/Buffers

#### LM118A/LM318A Operational Amplifiers General Description

The LM118A series are precision high speed operational amplifiers designed for applications requiring predictable wide bandwidth and high slew rate. They feature similar performance criteria to the LM118 while offering lower power requirements.

#### **Features**


- 15 MHz small signal bandwidth
- Guaranteed 50V/ μ s slew rate
- Maximum bias current of 250 nA
- Operates from supplies of ±5V to ±20V
- Internal frequency compensation
- Pin compatible with general purpose op amps
- Need better process term

The LM118A series provides internal unity gain frequency compensation. This coupled with the Harris DI process and a unique design, simplifies LM118's application since no external compensation components are necessary. However, compensation may be added for applications where greater stability is required. Further, a single capacitor can be added to reduce the 0.1% settling time to under 300 ns if required.

LM118A's high speed, fast settling time, and ease of use is ideally suited for A/D converters, oscillators, active filters, sample and hold circuits, or general purpose amplifiers. These devices offer a superior predictable AC performance to industry standards such as LM709.

LM318A is identical to the LM118A except that the LM318A has its performance specified over a  $0^{\circ}C$  to +70°C temperature range.

#### **Schematic and Connection Diagrams**



# LM118A/LM318A

#### **Absolute Maximum Ratings**

Supply Voltage	+20V
Power Dissipation (Note 1)	500 mW
Differential Input Current (Note 2)	+10 mA
Input Voltage (Note 3)	- +15V
Output Short-Circuit Duration (Note 4)	Indefinite
Operating Temperature Range	
LM118A	-55°C to +125°C
LM318A	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

#### Electrical Characteristics (Note 5)

PARAMETER	CONDITIONS		LM118A			LM318A	· · · · · · · · · · · · · · · · · · ·	UNITS
FANAMETEN	CONDITIONS	MIN	TYP	МАХ	MIN	түр	MAX	
Input Offset Voltage	Unless Otherwise		1	3		5	8	mV
Input Offset Current	Specified. VS = <u>+</u> 15V T <sub>A</sub> = +25°C		10	25		20	50	nA
Input Bias Current			100	200		125	250	nA
Input Resistance		50	100		40	100		MΩ
Supply Current			4	6	r	4	6	mA
Large Signal Voltage Gain (Note 6)	VOUT = ±10V, RL≥2452	15	20		12	15		V/mV
Slew Rate	A <sub>V</sub> = 1	65	70		65	70		V/µs
Small Signal Bandwidth			12			12		MHz
Input Offset Voltage	Unless Otherwise			5			12	mV
Input Offset Current	Specified. $V_S = \pm 15V$ -55°C $\leq T_A \leq \pm 125°C$ (LM118)			50			100	nA
Input Bias Current	0°C <u>≤</u> T <sub>A</sub> <u>≤</u> +70°C (LM318)			400			500	nA
Supply Current	T <sub>A</sub> = +125°C		4	6	{	4	6	mA
Large Signal Voltage Gain (Note 6)	VOUT = ±10V, RL≥2kΩ	10			10			V/mV
Output Voltage Swing	R <sub>L</sub> = 2k\$2	±10	<u>+</u> 13		<u>+</u> 10	<u>+</u> 13		v
Input Voltage Range		<u>+</u> 10			<u>+</u> 10			v
Common-Mode Rejection Ratio		80	90		74	90		dB
Supply Voltage Rejection Ratio		80	90		74	90		dB


Note 1: The maximum junction temperature of the LM118A is 150°C, and the LM318A is 85°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient, or 45°C/W, junction to case. For the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with ten, 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient. Note 2: If a differential input voltage in excess of the operating supply voltage is applied between the inputs, excessive current will flow unless some limiting resistance is used.

Note 3: For supply voltages less than  $\pm 15V$ , the absolute maximum input voltage is equal to the supply voltage.

Note 4: LM118A/LM318A can withstand continuous shorts to the ground or either supply rail. However, good practice is to avoid exceeding the maximum junction temperature rating of the device, which could cause the circuit to be damaged.


Note 5: These specifications apply for  $\pm 5V \leq V_S \leq \pm 20V$  and  $-55^{\circ}C \leq T_A \leq \pm 125^{\circ}C$ , (LM118A) and  $0^{\circ}C \leq T_A \leq \pm 70^{\circ}C$  (LM318A). Also, power supplies must be bypassed with  $0.1 \mu$ F disc capacitors.


Note 6: In practically all applications the specified open loop voltage gain will be sufficient. In unusual applications requiring minimized loop gain errors, external adjustments may be necessary.





#### 2-215











,

LM118A/LM318A

### **IARRIS**

#### **Operational Amplifiers/Buffers**

#### LM143/LM343 High Voltage Operational Amplifier

#### General Description

The LM143 is a general purpose high voltage operational amplifier featuring operation to ±40V, complete input overvoltage protection up to ±40V and input currents comparable to those of other super- $\beta$  op amps. Increased slew rate, together with higher common-mode and supply rejection, insure improved performance at high supply voltages. Operating characteristics, in particular supply current, slew rate and gain, are virtually independent of supply voltage and temperature. Furthermore, gain is unaffected by output loading at high supply voltages due to thermal symmetry on the die. The LM143 is pin compatible with general purpose op amps and has offset null capability.

Application areas include those of general purpose op amps, but can be extended to higher voltages and higher output power when externally boosted. For example, when used in audio power applications, the LM143 provides a power bandwidth that covers the entire audio spectrum. In addition, the LM143 can be reliably operated in environments with large overvoltage spikes on the power supplies, where other internally-compensated op amps would suffer catastrophic failure.

The LM343 is similar to the LM143 for applications in less severe supply voltage and temperature environments.

#### Features

Wide supply voltage range	±4.0V to ±40V


- Large output voltage swing ±37V
- Wide input common-mode range ±38V
- Full ±40V Input overvoltage protection .
- Supply current is virtually independent of supply voltage and temperature


#### **Unique Characteristics**

Low input bias current							10,0 nA			

- Low input offset current 3.0 n A
- High slew rate-essentially independent 2.5V/µs of temperature and supply voltage
- High voltage gain—virtually independent of resistive loading, temperature, and 100k min supply voltage
- Internally compensated for unity gain
- Output short circuit protection
- Pin compatible with general purpose op amps

#### Connection Diagrams Section 11 for Packaging





#### Absolute Maximum Ratings (Note 1)

Supply Voltage
Power Dissipation (Note 1)
Differential Input Voltage (Note 2)
Input Voltage (Note 2)
Operating Temperature Range
Storage Temperature Range
Output Short Circuit Duration
Lead Temperature (Soldering, 10 seconds)

±40V 680 mW 80V ±40V -55°C to +125°C -65°C to +150°C 5 seconds 300°C

LM143

#### LM343

±34V 680 mW 68V ±34V 0°C to +70°C -65°C to +150°C 5 seconds 300°C

## LM143/LM343

#### **Electrical Characteristics**

PARAMETER	CONDITIONS	LM143			LM343			
		MIN	түр	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	V <sub>S</sub> = <u>+</u> 28V		2.0	5.0		2.0	8.0	mV
Input Offset Current	$T_A = 25^{\circ}C$ , UNLESS OTHERWISE		3.0	12.0		3.0	30.0	nA
Input Bias Current	SPECIFIED		10.0	25.0		12.0	40	nA
Supply Voltage Rejection Ratio			10	100		10	200	μV/V
Output Voltage Swing	R <sub>L</sub> ≥5k	22	25		20	25		v
Large Signal Voltage Gain	V <sub>OUT</sub> = 10V, R <sub>L</sub> ≥100 k	100k	180k		70k	180k		V/V
Common-Mode Rejection Ratio		80	90		70	90		dB
Input Voltage Range		24	26		22	26		v
Supply Current			2.8	4.0		2.8	5.0	mA
Short Circuit Current			20			20		mA
Slew Rate	A <sub>V</sub> = 1		2.5			2.5		V/µs
Power Bandwidth	VOUT <sup>=</sup> 40 V <sub>P P</sub> , R <sub>L</sub> = 5 k THD ≥1%		20k			20k		Hz
Unity Gain Frequency	T <sub>A</sub> = 25°C	1	1.0M			1.0M		Hz
Input Offset Voltage	T <sub>A</sub> = Max (Note 3) T <sub>A</sub> = Min			6.0 6.0			10 10	mV mV
Input Offset Current	T <sub>A</sub> = Max T <sub>A</sub> = Min		0.8 4.0	4.5 35.0		0.8 4.0	14 50.0	nA nA
Input Bias Current	T <sub>A</sub> = Max T <sub>A</sub> = Min		5.0 16	35 50.0		5.0 16	55 55	nA nA
Large Signal Voltage Gain	R <sub>L</sub> ≥ 100 kΩ R <sub>L</sub> ≥ 100 kΩ	50k 50k	150k 220k		50k 50k	150k 220k		V/V V/V
Output Voltage Swing	R <sub>L</sub> ≥ 5.0 k Ω R <sub>L</sub> ≥ 5.0 k Ω	22 22	26 25		20 20	26 25		v v


Note 1: Absolute maximum ratings are not necessarily concurrent, and care must be taken not to exceed the maximum junction temperature of the LM143 (150°C) or the LM343 (100°C). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient, or 45°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 2: For supply voltage less than ±40V for the LM143 and less than ±34V for the LM343, the absolute maximum input voltage is equal to the supply voltage.


Note 3: For the LM143, -55°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C and for the LM343, 0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C.

#### Schematic Diagram

LM143/LM343




40



## LM143/LM343


#### **Typical Applications ‡** C1 0.1µF CERAMI v = +38V VIN C LM143 R1 R2 100k R3 100k ξ -38V O CZ 0.1µF **₹**R4 100k V2 LM143 Ċ v+ -+38V

130 Vp.p Drive Across a Floating Load




\*R2 may be adjustable to trim the gain. \*\*R7 may be adjusted to compensate for the resistance tolerance of R4 –  $\bar{\text{R7}}$  for best CMR.

±34V Common-Mode Instrumentation Amplifier



2



#### **Application Hints**

The LM143 is designed for trouble free operation at any supply voltage up to and including the guaranteed maximum of  $\pm 40V$ . Input overvoltage protection, both common-mode and differential, is 100% tested and guaranteed at the maximum supply voltage. Furthermore, all possible high voltage destructive modes during supply voltage turn-on have been eliminated by design. As with most IC op amps, however, certain precautions should be observed to insure that the LM143 remains virtually blow-out proof.

Although output short circuits to ground or either supply can be sustained indefinitely at lower supply voltages, these short circuits should be of limited duration when operating at higher supply voltages. Units can be destroyed by any combination of high ambient temperature, high supply voltages, and high power dissipation which results in excessive die temperature. This is also true when driving low impedance or reactive loads or loads that can revert to low impedance; for example, the LM143 can drive most general purpose op amps outside of the maximum input voltage range, causing heavy current to flow and possibly destroying both devices.

Precautions should be taken to insure that the power supplies never become reversed in polarity—even under transient conditions. With reverse voltage, the IC will conduct excessive current, fusing the internal aluminum interconnects. Voltage reversal between the power supplies will almost always result in a destroyed unit.




FIGURE 1. Printed Circuit Layout for Input Guarding

with TO-5 Package

In high voltage applications which are sensitive to very low input currents, special precautions should be exercised. For example, with high source resistances, care should be taken to prevent the magnitude of the PC board leakage currents, although quite small, from approaching those of the op amp input currents. These leakage currents become larger at 125°C and are made worse by high supply voltages. To prevent this, PC boards should be properly cleaned and coated to prevent contamination and to provide protection from condensed water vapor when operating below 0°C. A guard ring is also recommended to significantly reduce leakage currents from the op amp input pins to the adjacent high voltage pins in the standard op amp pin connection as shown in Figure 1. Figures 2, 3 and 4 show how the guard ring is connected for the three most common op amp configurations.

Finally, caution should be exercised in high voltage applications as electrical shock hazards are present.

The LM143 can be used as a plug-in replacement in most general purpose op amp applications. The circuits presented in the following section emphasize those applications which take advantage of unique high voltage capabilities of the LM143.





FIGURE 2. Guarded Voltage Follower






FIGURE 4. Guarded Inverting Amplifier

#### **Operational Amplifiers/Buffers**

#### LM143A/LM343A High Voltage Operational Amplifier

#### **General Description**

The LM143A is a general purpose high voltage operational amplifier featuring operation to  $\pm$ 50V, complete input overvoltage protection up to  $\pm$ 50V and input currents comparable to those of other super- $\beta$  op amps. Increased slew rate, together with higher common-mode and supply rejection, insure improved performance at high supply voltages. Operating characteristics, in particular supply current, slew rate and gain, are virtually independent of supply voltage and temperature, furthermore, gain is unaffected by output loading at high supply voltages due to thermal symmetry on the die. The LM143A is pin compatible with general purpose op amps and has offset null capability.

**IARRIS** 


Application areas include those of general purpose op amps, but can be extended to higher voltages and higher output power when externally boosted. For example, when used in audio power applications, the LM143A provides a power bandwidth that covers the entire audio spectrum. In addition, the LM143A can be reliably operated in environments with large overvoltage spikes on the power supplies, where other internally compensated op amps would suffer catastrophic failure.

The LM343A is similar to the LM143A for applications in less severe supply voltage and temperature environments.

#### **Features**

٠	Wide supply voltage range	<u>+</u> 4.0V to <u>+</u> 50V
•	Large output voltage swing	<u>+</u> 47V
•	Wide Input common-mode range	<u>+</u> 48V
•	Input overvoltage protection	Full <u>+</u> 50V
•	Supply current is virtually independen voltage and temperature	t of supply
•	Low input bias current	10.0 nA
•	Low input offset current	3.0 nA
•	High slew rate-essentially independent of temperature and supply voltage	5.0V/μs
•	High voltage gain-virtually independen of resistive loading, temperature, and supply voltage	nt 100k min
•	Internally compensated for unity gain	
	Pin compatible with general purpose of	p amps

#### Connection Diagrams Section 11 for Packaging



Supply Voltage

Power Dissipation (Note 1)

**Operating Temperature Range** 

**Output Short Circuit Duration** 

Storage Temperature Range

Input Voltage (Note 2)

Differential Input Voltage (Note 2)

#### Absolute Maximum Ratings (Note 1)

LM	143A
----	------

+55V 680 mW 100V +50V -55°C to 125°C -65°C to 150°C Indefinite 300°C

#### LM343A

±55V 680 mW 80V ±45V 0°C to 70°C -65°C to 150°C Indefinite 300°C

#### **Electrical Characteristics**


Lead Temperature (Soldering, 10 seconds)

PARAMETER	CONDITIONS		LM143A			LM343A		
		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
Input Offset Voltage	V <sub>S</sub> = <u>+</u> 50V		2.0	4.0		2.0	6.0	mV
Input Offset Current	T <sub>A</sub> = 25°C		3.0	12.0		15.0	30.0	nA
Input Bias Current			10.0	25.0		12.0	30.0	nA
Supply Voltage Rejection Ratio			10	100		10	200	μV/V
Output Voltage Swing	RL ≥ <sup>5 k</sup>	± 35			± 35			v
Large Signal Voltage Gain	V <sub>OUT</sub> = ± 30V, R <sub>L</sub> ≥ 100 k	100k	200k		100k	200k		V/V
Common-Mode Rejection Ratio		80	100		74	100		dB
Input Voltage Range		± 35			± 35			v
Supply Current			3.2	3.8		3.2	4.5	mA
Short Circuit Current			20			20		mA
Slew Rate	Av = 1		5			5		V/µs
Power Bandwidth	Vout = 70Vp.p. RL = 5 kΩ, THD <1%		20k			20k		Hz
Unity Gain Frequency			4.0			4.0		MHz
Input Offset Voltage	T <sub>A</sub> = Max (Note 3) T <sub>A</sub> = Min			6.0 6.0			7.0 7.0	mV mV
Input Offset Current	T <sub>A</sub> = Max T <sub>A</sub> = Min		0.8 4.0	4.5 35.0		0.8 1.8	14 50.0	nA nA
Input Bias Current	T <sub>A</sub> = Max T <sub>A</sub> = Min		5.0 16	35 50.0		5.0 16	55 55	nA nA
Large Signal Voltage Gain	R <sub>L</sub> ≥100 k Ω , T <sub>A</sub> = Max R <sub>L</sub> ≥100 k Ω, T <sub>A</sub> = Min	75 <sup>.</sup> k 75 <u>.</u> k	150k 220k		75k 75k	150k 220k		V/V V/V
Output Voltage Swing	R <sub>L</sub> ≥5.0 k Ω, T <sub>A</sub> = Max R <sub>L</sub> ≥5.0 k Ω, T <sub>A</sub> = Min	± 35 ± 35			± 35 ± 35			v v

Note 1: Absolute maximum ratings are not necessarily concurrent, and care must be taken not to exceed the maximum junction temperature of the LM143A (150°C) or the LM343A (100°C). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient, or 45°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.


Note 2: For supply voltage less than  $\pm$ 50V for the LM143A and less than  $\pm$ 45V for the LM343A the absolute maximum input voltage is equal to the supply voltage.


Note 3: For the LM143A, -55°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C and for the LM343A, 0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C.



# Typical Performance Characteristics (Continued)

Normalized Slew Rate vs. Temperature







Normalized Gain Bandwidth vs. Temperature

Input Noise Voltage


Input Noise Current












# LM143A/LM343A




## **Application Hints**

The LM143A is designed for trouble free operation at any supply voltage up to and including the guaranteed maximum of  $\pm 55$ V. Input overvoltage protection, both common-mode and differential, is 100% tested and guaranteed at the maximum supply voltage. Furthermore, all possible high voltage destructive modes during supply voltage turn-on have been eliminated by design. As with most IC op amps, however, certain precautions should be observed to insure that the LM143A remains virtually blow out proof.

Although output short circuits to ground or either supply can be sustained indefinitely at lower supply voltages, these short circuits should be of limited duration when operating at higher supply voltages. Units can be destroyed by any combination of high ambient temperature, high supply voltages, and high power dissipation which results in excessive die temperature. This is also true when driving low impedance or reactive loads or loads that can revert to low impedance; for example, the LM143A can drive most general purpose op amps outside of the maximum input voltage range, causing heavy current to flow and possible destroying both devices.

Precautions should be taken to insure that the power supplies never become reversed in polarity-even under transient conditions. With reverse voltage, the IC will conduct excessive current, fusing the internal aluminum interconnects. Voltage reversal between the power supplies willalmost always result in a destroyed unit.



GUARD

In high voltage applications which are sensitive to very low input currents, special precautions should be exer-

cised. For example, with high source resistances, care

should be taken to prevent the magnitude of the PC

Board leakage currents, although quite small, from

approaching those of the op amp input currents. These leakage currents become larger at 125°C and are made

worse by high supply voltages. To prevent this, PC

boards should be properly cleaned and coated to prevent

contamination and to provide protection from condensed water vapor when operating below 0°C. A guard ring is

also recommended to significantly reduce leakage cur-

rents from the op amp input pins to the adjacent high

voltage pins in the standard op amp pin connection as shown in Figure 1. Figures 2, 3 and 4 show how the

guard ring is connected for the three most common op

Finally, caution should be exercised in high voltage applications as electrical shock hazards are present.

The LM143A can be used as a plug-in replacement in

most general purpose op amp applications. The circuits

presented in the following section emphasize those applications which take advantage of the unique high voltage

amp configurations.

capabilities of the LM143A.

FIGURE 2. Guarded Voltage Follower

FIGURE 1. Printed Circuit Layout for Input Guarding with TO-5 Package





FIGURE 3. Guarded Non-Inverting Amplifier



# 

# **Operational Amplifiers/Buffers**

# LM146/LM346 Programmable Quad Operational **Amplifiers**


## **General Description**

The LM146 series of quad op amps consists of four independent, high gain, internally compensated, low power, programmable amplifiers. Two external resistors (RSFT) allow the user to program the gain bandwidth product, slew rate, supply current, input bias current, input offset current and input noise. For example, the user can trade-off supply current for bandwidth or optimize noise figure for a given source resistance. In a similar way, other amplifier characteristics can be tailored to the application. Except for the two programming pins at the end of the package, the LM146 pin-out is the same as the LM124 and LM148.

### Features (ISET = 10 µA)

- Programmable electrical characteristics
- Battery-powered operation
- Low supply current 350 µA amplifier .
- . Guaranteed gain bandwidth product 0.8 MHz min
- . Large DC voltage gain 105 dB
- 28 nV/√Hz Low noise voltage .
- Wide power supply range ±1.5V to ±22V
- Class AB output stage—no crossover distortion
- Ideal pin out for Biguad active filters

Connection Diagrams (Dual-In-Line Packages, Top Views) Section 11 for Packaging




Order Number LM146J or LM346J

Order Number LM346N

### PROGRAMMING EQUATIONS

Total Supply Current = 1.4 mA ( $I_{SET}/10 \mu A$ ) Gain Bandwidth Product = 1 MHz ( $I_{SET}/10 \mu A$ ) Slew Rate =  $0.4V/\mu s$  (ISET/10  $\mu A$ ) Input Bias Current ~ 50 nA (ISET/10 µA) ISET = Current into pin 8, pin 9 (see schematicdiagram)

$$I_{\text{SET}} = \frac{V^+ - V^- - 0.6V}{R_{\text{SET}}}$$



# Absolute Maximum Ratings (Note 1)

	LM146	LM346
Supply Voltage	±22V	±18V
Differential Input Voltage (Note 1)	±30V	±30V
CM Input Voltage (Note 1)	±15V	±15V
Power Dissipation (Note 2)	900 mW	500 mW
Output Short-Circuit Duration (Note 3)	Indefinite	Indefinite
Operating Temperature Range	-55°C to +125°C	0°C to +70°C
Maximum Junction Temperature	150°C	100°C
Storage Temperature Range	−65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C
Thermal Resistance ( $\theta_{iA}$ ), (Note 2)		
Cavity DIP (D) (J) Pd	900 mW	900 mW
$\theta_{iA}$	90°C/W	90° C/W
Molded DIP (N) Pd		500 mW
θϳΑ		140° C/W

# **DC Electrical Characteristics** ( $V_S = \pm 15V$ , $I_{SET} = 10 \ \mu$ A, Note 4)

	[		LM146			L/M346		·····
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
Input Offset Voltage	$V_{CM}$ = 0V, $R_S \le 50 \Omega$ , $T_A$ = 25°C		0.5	5		0.5	6	mV
Input Offset Current	V <sub>CM</sub> = 0V, T <sub>A</sub> = 25°C		2	20		2	100	nA
Input Bias Current	V <sub>CM</sub> = 0V, T <sub>A</sub> = 25°C		50	100		50	250	nA
Supply Current (4 Op Amps)	T <sub>A</sub> = 25°C		1.4	2.0		1.4	2.5	mA
Large Signal Voltage Gain	RL = 10 kΩ, ΔV <sub>OUT</sub> = ±10V, T <sub>A</sub> = 25°C	30	120		50	120		V/mV
Input CM Range	T <sub>A</sub> = 25°C	±13.5	±14		±13.5	±14		v
CM Rejection Ratio	R <sub>S</sub> ≤ 10 kΩ, T <sub>A</sub> ≈ 25°C	80	100		70	100		dB
Power Supply Rejection Ratio	R <sub>S</sub> $\leq$ 10 kΩ, T <sub>A</sub> = 25°C	80	100		74	100		dB
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$ , $T_A = 25^{\circ}C$	±12	±14		±12	±14		v
Short-Circuit Current	T <sub>A</sub> = 25°C	5	20	30	5	20	30	mA
Gain Bandwidth Product	T <sub>A</sub> = 25°C	0.8	1.2		0.5	1.2		MHz
Phase Margin	T <sub>A</sub> = 25°C		60			60		Deg
Slew Rate	$T_A = 25^{\circ}C$		0.4			0.4	-	V/µs
Input Noise Voltage	f = 1 kHz, T <sub>A</sub> = 25°C		28			28		nV/√Hz
Channel Separation	R <sub>L</sub> = 10 kΩ, ΔV <sub>OUT</sub> = 0V to ±12V, T <sub>A</sub> = 25°C		120			120		dB
Input Resistance	T <sub>A</sub> = 25°C		1.0			1.0		MΩ
Input Capacitance	T <sub>A</sub> = 25°C		2.0			2.0		pF
Input Offset Voltage	V <sub>CM</sub> = 0V, R <sub>S</sub> $\leq$ 50 $\Omega$		0.5	6		0.5	7.5	mV
Input Offset Current	V <sub>CM</sub> = 0V		2	25		2	100	nA
Input Bias Current	V <sub>CM</sub> = 0V		50	100		50	250	nA
Supply Current (4 Op Amps)			1.5	2.0		1.5	2.5	mA
Large Signal Voltage Gain	R <sub>L</sub> = 10 kΩ, $\Delta$ V <sub>OUT</sub> = ±10V	20	120		25	120		V/mV
Input CM Range		±13.5	±14		±13.5	±14		v
CM Rejection Ratio	$R_{S} \leq 50 \ \Omega$	70	100		70	100		dB
Power Supply Rejection Ratio	$R_{S} \leq 50 \ \Omega$	76	100		74	100		dB
Output Voltage Swing	$R_L \ge 10 \ k\Omega$	±12	±14		±12	±14		v

LM146/LM346

## **DC Electrical Characteristics** $(V_S = \pm 15V, I_{SET} = 1 \mu A)$

PARAMETER	CONDITIONS	LM146				LM346		UNITS
FANAMETEN	CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	ONITS
Input Offset Voltage	V <sub>CM</sub> = 0V, R <sub>S</sub> ≤ 50 Ω, T <sub>A</sub> = 25°C		0.5	5		0.5	7	mV
Input Bias Current	V <sub>CM</sub> = 0V, T <sub>A</sub> = 25°C		7.5	20		7.5	100	nA
Supply Current (4 Op Amps)	Τ <sub>Α</sub> = 25°C		140	250		140	300	μA
Gain Bandwidth Product	Τ <sub>Α</sub> = 25°C	80	100		50	100		kHz

# **DC Electrical Characteristics** ( $V_S = \pm 1.5V$ , $I_{SET} = 10 \mu A$ )

PARAMETER	CONDITIONS		LM146		LM346			UNITS
		MIN	ТҮР	MAX	MIN	ТҮР	MAX	01110
Input Offset Voltage	$V_{CM}$ = 0V, R <sub>S</sub> $\leq$ 50 Ω, T <sub>A</sub> = 25°C		0.5	5		0.5	7	mV
Input CM Range	T <sub>A</sub> = 25°C	±0.7			±0.7			v
CM Rejection Ratio	$R_S \leq 50 \Omega$ , $T_A = 25^{\circ}C$		80			80		dB
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$ , $T_A = 25^{\circ}C$	±0.6			±0.6			v


Note 1: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.


Note 2: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by  $T_{jMAX}$ ,  $\theta_{jA}$ , and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{jMAX} - T_A)/\theta_{jA}$  or the 25° C  $P_{dMAX}$ , whichever is less.

Note 3: Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.


Note 4: These specifications apply over the absolute maximum operating temperature range unless otherwise noted.

# **Typical Performance Characteristics**





2-237



### **Application Hints**

Avoid reversing the power supply polarity, the device will fail.

Common-Mode Input Voltage: The negative commonmode voltage limit is one diode drop above the negative supply voltage. Exceeding this limit on either input will result in an output phase reversal. The positive commonmode limit is typically 1V below the positive supply voltage. No output phase reversal will occur if this limit is exceeded by either input.

Output Voltage Swing vs ISET: For a desired output voltage swing the value of the minimum load depends on the positive and negative output curent capability of the op amp. The maximum available positive output current, (ICL+), of the device increases with ISET whereas the negative output current (ICL) also increases with ISET. Figure 1 illustrates the above.





FIGURE 1. Output Current Limit vs ISET

Input Capacitance: The input capacitance, CIN, of the LM146 is approximately 2 pF; any stray capacitance, CS, (due to external circuit circuit layout) will add to CIN. When resistive or active feedback is applied, an additional pole is added to the open loop frequency response of the device. For instance with resistive feedback (Figure 2), this pole occurs at  $1/2\pi$  (R1||R2) (CIN + CS). Make sure that this pole occurs at least 2 octaves beyond the expected -3 dB frequency corner of the closed loop gain of the amplifier; if not, place a lead capacitor in the feedback such that the time constant of this capacitor and the resistance it parallels is equal to the  $R_1(C_S + C_{IN})$ , where  $R_1$  is the input resistance of the circuit.



**FIGURE 2** 

Temperature Effect on the GBW: The GBW (gain bandwidth product), of the LM146 is directly proportional to ISFT and inversely proportional to the absolute temperature. When using resistors to set the bias current, ISET, of the device, the GBW product will decrease with increasing temperature.

Isolation Between Amplifiers: The LM146 die is isothermally layed out such that crosstalk between all 4 amplifiers is in excess of -105 dB (DC). Optimum isolation (better than -110 dB) occurs between amplifiers A and D, B and C; that is, if amplifier A dissipates power on its output stage, amplifier D is the one which will be affected the least, and vice versa. Same argument holds for amplifiers B and C.

LM146 Typical Performance Summary: The LM146 typical behavior is shown in Figure 3. The device is fully predictable. As the set current, ISET, increases, the speed, the bias current, and the supply current increase while the noise power decreases proportionally and the Vos remains constant. The usable GBW range of the op amp is 10 kHz to 3.5-4 MHz.





FIGURE 3. LM146 Typical Characteristics

Low Power Supply Operation: The guad op amp operates down to ±1.3V supply. Also, since the internal circuitry is biased through programmable current sources. no degradation of the device speed will occur.


Speed vs Power Consumption: LM146 vs LM4250 (single programmable). Through Figure 4, we observe that the LM146's power consumption has been optimized for GBW products above 200 kHz, whereas the LM4250 will reach a GBW of no more than 300 kHz, for GBW products below 200 kHz, the LM4250 will consume less.



# LM146/LM346


# **Typical Applications**

Dual Supply or Negative Supply Biasing




 $I_{SET} \simeq \frac{|V^{-}| - 0.6V}{R_{SET}}$ 

**Current Source Biasing** 




Single (Positive) Supply Biasing



 $I_{\text{SET}} \simeq \frac{V^+ - 0.6V}{R_{\text{SET}}}$ 


Biasing all 4 Amplifiers with Single Current Source



IT = ISET 1 + ISET 2

# **Active Filters Applications**

Basic (Non-Inverting "State Variable") Active Filter Building Block



 The LM146 quad programmable op amp is especially suited for active filters because of their adequate GBW product and low power consumption.

Need to know desired:

sired:  $f_0 =$  center frequency measured at the BP output  $Q_0 =$  quality factor measured at the BP output  $H_0 =$  gain at the output of interest (BP or HP or LP or all of them)

Relation between different gains: H<sub>0</sub>(BP) = 0.316 × Q<sub>0</sub> × H<sub>0</sub>(LP); H<sub>0</sub>(LP) = 10 × H<sub>0</sub>(HP) 5.033 × 10<sup>-2</sup>


A R x C = 
$$\frac{0.005 \times 10^{-1}}{f_0}$$
 (sec)  
A For BP output: R<sub>Q</sub> =  $\left(\frac{3.478 Q_0 - H_0(BP)}{10^5} - \frac{H_0(BP)}{10^5 \times 3.478 \times Q_0}\right)^{-1}$ ; R<sub>IN</sub> =  $\frac{\left(\frac{3.478 Q_0}{H_0(BP)} - 1\right)}{\frac{1}{R_0} + 10^{-5}}$ 

▲ For HP output: 
$$R_Q = \frac{1.1 \times 10^5}{3.478 Q_0 (1.1 - H_0 (HP)) - H_0 (HP)}$$
;  $R_{IN} = \frac{\frac{1.1}{H_0 (HP)} - 1}{\frac{1}{R_Q} + 10^{-5}}$ 

Note. All resistor values are given in ohms.

• For LP output: 
$$R_Q = \frac{11 \times 10^5}{3.478 Q_0 (11 - H_0 (LP)) - H_0 (LP)}$$
;  $R_{IN} = \frac{\frac{H_0 (LP)}{1}}{\frac{1}{RQ} + 10^{-5}}$ 

▲ For BR (notch) output: Use the 4th amplifier of the LM146 to sum the LP and HP outputs of the basic filter.



Determine R<sub>F</sub> according to the desired gains: H<sub>0</sub>(BR)  $|_{f << f_{notch}} = \frac{R_F}{R_L} H_0(LP)$ , H<sub>0</sub>(BR)  $|_{f >> f_{notch}} = \frac{R_F}{R_H} H_0(HP)$ 

11

• Where to use amplifier C:, Examine the above gain relations and determine the dynamics of the filter. Do not allow slew rate limiting in any output (VHP, VBP, VLP), that is:

$$V_{IN(peak)} < 63.66 \times 10^3 \times \frac{ISET}{10 \,\mu A} \times \frac{1}{f_0 \times H_0}$$
 (Volts)

If necessary, use amplifier C, biased at higher  $\mathsf{I}_{\ensuremath{\mathsf{SET}}}$  , where you get the largest output swing.


**Deviation from Theoretical Predictions:** Due to the finite GBW products of the op amps the  $f_0$ ,  $Q_0$  will be slightly different from the theoretical predictions.

$$f_{real} \approx \frac{f_o}{1 + \frac{2 f_o}{GBW}}$$
,  $Q_{real} \approx \frac{Q_o}{1 - \frac{3.2 f_o \times Q_o}{GBW}}$ 

\_M146/LM346

# Active Filters Applications (Continued)

A Simple-to-Design BP, LP Filter Building Block




If resistive biasing is used to set the LM346 performance, the Qo of this filter building block is nearly insensitive to the op amp's GBW
product temperature drift; it has also better noise performance than the state variable filter.

**Circuit Synthesis Equations** 

$$H_{o(BP)} = Q_{o}H_{o(LP)}; R \times C = \frac{0.159}{f_{o}}; R_{Q} = Q_{o} \times R; R_{IN} = \frac{R_{Q}}{H_{o(BP)}} = \frac{R}{H_{o(LP)}}$$


• For the eventual use of amplifier C, see comments on the previous page.



For nothing but a notch output: RIN = R, C' = C.

LM146/LM346

# Active Filters Applications (Continued)



- This is a BP, LP, BR filter. The filter characteristics are created by using the tunable frequency response of the LM346.
- $Limitations: \ Q_{o} < 10, f_{o} \times Q_{o} < 1.5 \ MHz, output \ voltage \ should \ not \ exceed \ \ \ Vpeak(out) \leq \frac{63.66 \times 10^{3}}{f_{o}} \times \frac{I_{SET}(\mu A)}{10 \ \mu A} \ (V)$ Design equations:  $a = \frac{R6 + R5}{R6}$ ,  $b = \frac{R2}{R1 + R2}$ ,  $c = \frac{R3}{R3 + R4}$ ,  $d = \frac{R7}{R8 + R7}$ ,  $e = \frac{R10}{R9 + R10}$ ,  $f_0(BP) = f_U \sqrt{\frac{b}{a}}$ ,  $H_0(BP) = a \times c$ ,


$$H_{O(LP)} = \frac{c}{b}, Q_{O} = \sqrt{a \times b}$$

$$f_{O(BR)} = f_{O(BP)} \left(1 - \frac{c}{b}\right) \approx f_{O(BP)} (C << 1) \text{ provided that } d = H_{O(BP)} \times e, H_{O(BR)} = \frac{R10}{R^{O}}.$$

$$f_{O}(BR) = f_{O}(BP) \left(1 - \frac{c}{b}\right) \approx f_{O}(BP) (C << 1) \text{ provided that } d = H_{O}(BP) \times e, H_{O}(BR) = \frac{R}{R}$$

- Advantage: fo, Qo, Ho can be independently adjusted; that is, the filter is extremely easy to tune.
- Tuning procedure (ex. BP tuning)
  - 1. Pick up a convenient value for b; (b < 1)
  - 2. Adjust Qo through R5
  - 3. Adjust Ho(BP) through R4
  - 4. Adjust fo through RSET


### A 4th Order Butterworth Low Pass Capacitorless Filter




Since for this filter the GBW product of all 4 amplifiers has been designed to be the same (~1 MHz) only one current source can . be used to bias the circuit. Fine tuning can be further accomplished through Rh.

# **Miscellaneous Applications**


A Unity Gain Follower with Bias Current Reduction




• For better performance, use a matched NPN pair.



 By pulling the SET pin(s) to V<sup>-</sup> the op amp(s) shuts down and its output goes to a high impedance state. According to this property, the LM346 can be used as a very low speed analog switch.





# 

# **Operational Amplifiers/Buffers**

# LM148 Series Quad 741 Op Amps

LM148/LM348 guad 741 op amps

### **General Description**

The LM148 series is a true quad 741. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar 741 operational amplifier. In addition the total supply current for all four amplifiers is comparable to the supply current of a single 741 type op amp. Other features include input offset currents and input bias current which are much less than those of a standard 741. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.

The LM148 can be used anywhere multiple 741 or 1558 type amplifiers are being used and in applications where amplifier matching or high packing density is required.

### Features

- 741 op amp operating characteristics
- Low cupply current drain
   4.5 mA/Package
- Class AB output stage-no crossover distortion
- Pin compatible with the LM124
- Low input offset voltage 1 mV
- Low input offset current
   15 nA
- Low input bias current
   60 nA
- Gain bandwidth product
   LM148 (unity gain)
   3.5 MHz
- High degree of isolation between 120 dB amplifiers
- Overload protection on all outputs

### **Schematic and Connection Diagrams** Section 11 for Packaging Dual-In-Line Package OUT 1 OUT 4 03 14 (N ) **IN 4** 13 <sup>+V</sup>IN IN 1<sup>+</sup> IN 4+ 3 12 013 v+ ٧--VIN 11 IN 21 IN 3<sup>+</sup> 10 F **IN 2** IN 3 9 C1 OUT 2 OUT 3 010 TOP VIEW Order Number LM148J, LM348J 011 Order Number LM348N R3 18K R2 12.6)

## **Absolute Maximum Ratings**

	LM148	LM348.
Supply Voltage	<u>+</u> 22V	<u>+</u> 18V
Differential Input Voltage	<u>+</u> V <sub>s</sub>	$\pm V_s$
Input Voltage	<u>+</u> V <sub>s</sub>	<u>+</u> V <sub>s</sub>
Output Short Circuit Duration (Note 1)	Continuous	Continuous
Power Dissipation ( $P_d$ at 25°C) and Thermal Resistance ( $\theta_{jA}$ ), (Note 2) Molded DIP (N) $P_d$ $\theta_{jA}$	-	500 mW 150°C/W
Cavity DIP (J) $P_d$ $\theta_{jA}$	900 mW 100°C/W	900 mW 100°C/W
Maximum Junction Temperature (T <sub>JMAX</sub> )	150°C	100°C
Operating Temperature Range	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 60 seconds)	300°C	300°C

# Electrical Characteristics (Note 3)

		) LM148.						
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	Unless Otherwise		1.0	5.0		1.0	6.0	mV
$(R_s \leq 10 k \Omega)$	Specified: $V_s = \pm 15V$		4	25		4	50	nA
Input Offset Current Input Bias Current	T <sub>A</sub> = +25 <sup>o</sup> C		30	100		30	200	nA
Input Resistance		0.8	2.5		0.8	2.5		мΩ
Supply Current All Amplifiers			2.4	3.6		2.4	4.5	mA
Large Signal Voltage Gain	V <sub>OUT</sub> 0 <u>+</u> 10V, R <sub>L</sub> ≥2 kΩ	50	160		· 25	160		V/mV
Amplifier to Amplifier	f ≖ 1 Hz to 20 kHz		-120			-120		dB
Coupling	(Input Referred) See Crosstalk Test		120			120		
	Circuit		ŀ.,					
Small Signal Bandwidth			1.0			- 1.0		MHz
			4.0			4.0		MHz
Phase Margin			60			60		degrees
			60	ļ		60		degrees
Slew Rate			0.5			0.5		V/μs
Output Short Circuit Current			2.0 25			2.0		V/μs mA
	Unless Otherwise		25		<u> -</u>	25	7.5	mV mV
Input Offset Voltage (R <sub>s</sub> <10 k $\Omega$ )	Specified : V <sub>s</sub> = +15V			6.0		[		
Input Offset Current	-55°C ≤T <sub>A</sub> ≤+125°C (LM148)			75		1	<sup>3</sup> 100	n A
Input Bias Current	0 <sup>o</sup> C <u>≤</u> T <sub>A</sub> <u>≤</u> +70 <sup>o</sup> C (LM348) V <sub>OUT</sub> = +10V, R <sub>I</sub> >2 kΩ		ļ	325		1.42	400	nA
Large Signal Voltage Gain	$R_{i} > 2 k\Omega$	25			15			V/mV
0	$R_{\rm I} = 10  \rm k  \Omega$	+10	+10		±12	±13		
Output Voltage Swing	$R_L = 2 k \Omega$	±12 ±10	±13 ±12		±12	±13		l v
Input Voltage Range	-	±12			±12			v
Common-Mode Rejection	R, <u>≤</u> 10 kΩ	70	90		70	90		dB
Ratio						4		
Supply Voltage Rejection	R <sub>s</sub> <u>≤</u> 10 k Ω	77	96	· ·	77	96		dB

Note 1: Any of the amplifier outputs can be shorted to ground indefinitely; however more than Dne should not be simultaneously shorted as the maximum junction temperature will be exceeded.


Note 2: The maximum power dissipation for these devices must be derated at elevated, temperatures and is dictated by  $T_{jMAX}$ ,  $\theta_{jA}$ , and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{jMAX} - T_A)/\theta_{jA}$  or the 25° C P<sub>dMAX</sub>, which ever is less.

Note 3: These specifications apply for V<sub>S</sub> = ±15V and over the absolute maximum operating temperature range ( $T_{L} \le T_{A}^{\mu} \le T_{H}^{\mu}$ ) unless otherwise noted.


LM148/LM348

Į

# **Typical Performance Characteristics**





LM148/LM348




### 2-249

# Typical Applications — LM148 (Continued)






### Low Drift Peak Detector with Bias Current Compensation



Universal State-Space Filter



Tune Q through R0, For predictable results:  $f_Q Q \le 4 \times 10^4$  Use Band Pass output to tune for Q

$$\begin{split} & \frac{V_{(s)}}{V_{IN(s)}} = \frac{N(s)}{D(s)} , \ D(s) = S^2 + \frac{S\omega_0}{\Omega} + \omega_0^2 \\ & N_{HP(s)} = S^2 H_{OHP}, \dot{N}_{BP(s)} = \frac{-S\omega_0 H_{OBP}}{\Omega} \\ & N_{LP} = \omega_0^2 H_{OLP} \\ & f_o = \frac{1}{2\pi} \sqrt{\frac{R6}{R5}} \sqrt{\frac{1}{t1t2}} , \ t_i = R_i C_i, \ \Omega = \left(\frac{1 + R4 R3 + R4 R0}{1 + R6 R5}\right) \left(\frac{R6}{R5} \frac{t_1}{t_2}\right)^{-1/2} \\ & f_{NOTCH} = \frac{1}{2\pi} \left(\frac{R_H}{R_L t_1 t_2}\right)^{1/2} , \ H_{OHP} = \frac{1 + R6 R5}{1 + R3 R0 + R3 R4} , \ H_{OBP} = \frac{1 + R4 R3 + R4 R0}{1 + R3 R0 + R3 R4} \\ & H_{OLP} = \frac{1 + R5 R6}{1 + R3 R0 + R3 R4} \end{split}$$

### **Application Hints**

The LM148 series are quad low power 741 op amps. In the proliferation of quad op amps, these are the first to offer the convenience of familiar, easy to use operating characteristics of the 741 op amp. In those applications where 741 op amps have been employed, the LM148 series op amps can be employed directly with no change in circuit performance.

The package pin-outs are such that the inverting input of each amplifier is adjacent to its output. In addition, the amplifier outputs are located in the corners of the package which simplifies PC board layout and minimizes package related capacitive coupling between amplifiers.

For input voltages which greatly exceed the operating supply voltages, either differentially or common-mode, resistors should be placed in series with the inputs to limit the current.


Like the LM741, these amplifiers can easily drive a 100 pF capacitive load throughout the entire dynamic output voltage and current range. However, if very large capacitive loads must be driven by a non-inverting unity gain amplifier, a resistor should be placed between the output (and feedback connection) and the capacitance to reduce the phase shift resulting from the capacitive loading.


The output current of each amplifier in the package is

limited. Short circuits from an output to either ground or the power supplies will not destroy the unit. However, if multiple output shorts occur simultaneously, the time duration should be short to prevent the unit from being destroyed as a result of excessive power dissipation in the IC chip.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole which capacitance from the input to ground creates.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor shoud be placed from the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.





 $R1 = R2 = 92.6k, R3 = R4 = R5 = 100k, R6 = 10k, R0 = 107.8k, RL = 100k, R_H = 155.1k,$ 

 $R'1 = R'2 = 50.9k, R'4 = R'5 = 100k, R'6 = 10k, R'0 = 5.78k, R'L = 100k, R'H = 248.12k, R'f = 100k. All capacitors are 0.001 \mu F.$ 

2-253

# HARRIS

# **Operational Amplifiers/Buffers**

# LM148A Series Quad 741 Type Op Amps

### LM148A/LM348A Quad 741 Type Op Amps

### **General Description**

The LM148A series is a quad 741 type operational amplifier. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to provide DC and AC performance superior to the familiar 741 and LM148 operational amplifiers. While maintaining low supply current, these devices offer speed and bandwidth specifications comparable to high performance type op amps. Excellent isolation between amplifiers has been ensured by employing the Harris DI process coupled with layout techniques which minimize thermal coupling.


The LM148A can be used in virtually all LM148 or LM149 applications. Where amplifier matching or high packing density is required, these devices can be used in place of multiple single or dual type op amps.


### **Features**

- High performance operating characteristics
- Low supply current PDISS 140 mW/Package
- Class AB output stage-no crossover distortion
- Pin compatible with the LM124
- Low input offset voltage
   0.3 mV
- Low input offset current 30 nA
- Low input bias current
   130 nA
- Gain bandwidth product
   LM148A (unity gain) 8 MHz
- High degree of isolation between 120 dB amplifiers
- Overload protection on all outputs

### Schematic and Connection Diagrams

### Section 11 for Packaging





Order Number LM148AJ, LM348AJ

Order Number LM348AN

Absolute Maximum Ratings (Note 1)	LM148A	LM348A	
Supply Voltage	<u>+</u> 20V	+20V	
Differential Input Voltage	- +Vs	<u>+</u> v <sub>s</sub>	
Input Voltage	<u>+</u> V <sub>s</sub>	<u>+</u> V <sub>s</sub>	
Output Short Circuit Duration (Note 1)	Continuous	Continuous	
Power Dissipation (P <sub>d</sub> at 25 <sup>o</sup> C) and Thermal Resistance ( $ heta_{jA}$ ), (Note 2)			
Molded DIP (N) P <sub>d</sub>		500 mW	1
$\theta_{iA}$		150°C/W	
Cavity DIP (D) (J) P <sub>d</sub>	900 mW	900 mW	
$\theta_{jA}$	100°C/W	100°C/W	[
Maximum Junction Temperature (T <sub>IMAX</sub> )	150°C	100°C	1
Operating Temperature Range	-55°C ≤ TAS +125°C	0°C ≤TA < +70°C	
Storage Temperature Range	-65° to +150°C	-65°C to 150°C	
Lead Temperature (Soldering, 60 seconds)	200°C	300°C	


# Electrical Characteristics (Note 3)

			LM148A	<u></u>		LM348A		
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage (R <sub>s</sub> < 10 k Ω)	Unless Otherwise Specified : V <sub>S</sub> = <u>+</u> 15V		.3	3.0		.5	4.0	mV
Input Offset Current	T <sub>A</sub> = +25 <sup>o</sup> C		15	25		30	50	пA
Input Bias Current			75	100		130	300	лA
Input Resistances			.5			.5		MΩ
Supply Current All Amplifiers				7.5			7.5	mA
Large Signal Voltage Gain	V <sub>OUT</sub> = <u>+</u> 10V, R <sub>L</sub> ≥ 2 k Ω	100	250		75	250		V/mV
Amplifier to Amplifier Coupling	f = 1 Hz to 20 kHz (Input Referred) See Crosstalk Test Circuit		-108			-108		dB
Small Signal Bandwidth			8			8		MHz
Phase Margin			40			40		degrees
Slew Rate		<u>+</u> 1	<u>+</u> 4		±1	<u>+</u> 4		∨/ <b>μ</b> s
Output Short Circuit Current			25			25		mA
Input Offset Voltage (R <sub>s</sub> ≤ 10 k Ω)	Unless Otherwise Specified: V <sub>s</sub> = <u>+</u> 15V			3.5			4.5	mV
Input Offset Current	-55°C <u>&lt;</u> T <sub>A</sub> <u>&lt;</u> +125°C (LM148A)			75			100	nA
Input Bias Current	0°C ≤T <sub>A</sub> ≤+ 70°C (LM348A)			325			400	nA
Large Signal Voltage Gain	V <sub>OUT</sub> = <u>+</u> 10V	100			75			V/mV
Output Voltage Swing	RL = 10 kS2 RL = 2 kS2	<u>+</u> 12 <u>+</u> 10	<u>+</u> 13 <u>+</u> 12		<u>+</u> 12 <u>+</u> 10	<u>+</u> 13 <u>+</u> 12		v v
Input Voltage Range		<u>+</u> 12			<u>+</u> 12			v
Common-Mode Rejection Ratio	R <sub>s</sub> ≤10 kΩ	80	90		80	90		dB
Supply Voltage Rejection	R <sub>s</sub> ≤10 k Ω	80	90		80	90		dB


Note 1: Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 2: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by  $T_{jMAX}$ ,  $\theta$  JA, and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{jMAX} - T_A)/\theta_{jA}$  or the 25°C  $P_{dMAX}$ , whichever is less.

and the anisotration products  $T_A$ . The maximum avaliable power dissipation at any temperature is  $T_A = (T_{MAX} - T_A)^* \sigma_{JA}$ or the 25°C  $P_{MAX}$ , whichever is less. Note 3: These specifications apply for  $V_S = \pm 15V$  and over the absolute maximum operating temperature range  $(T_L \leq T_A \leq T_H)$  unless otherwise noted.



2-256



LM148A/LM348A

### **Application Hints**

The LM148A series are quad low power 741 op amps. In the proliferation of quad op amps, these are the first to offer the convenience of familar, easy to use operating characteristics of the 741 op amp. In those applications where 741 op amps have been employed, the LM148A series op amps can be employed directly with no change in circuit performance.

The package pin-outs are such that the inverting input of each amplifier is adjacent to its output. In addition, the amplifier outputs are located in the corners of the package which simplifies PC board layout and minimizes package related capacitive coupling between amplifiers.

For input voltages which greatly exceed the operating supply voltages, either differentially or common-mode, resistors should be placed in series with the inputs to limit the current.


Like the LM741, these amplifiers can easily drive a 100 pF capacitive load throughout the entire dynamic output voltage and current range. However, if very large capacitive loads must be driven by a non-inverting unity gain amplifier, a resistor should be placed between the output (and feedback connection) and the capacitance to reduce the phase shift resulting from the capacitive loading.

The output current of each amplifier in the package is

limited. Short circuits from an output to either ground or the power supplies will not destroy the unit. However, if multiple output shorts occur simultaneously, the time duration should be short to prevent the unit from being destroyed as a result of excessive power dissipation in the IC chip.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole which capacitance from the input to ground creates.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.




# Typical Applications - LM148A/LM348A (Continued)

Low Drift Peak Detector with Bias Current Compensation



Universal State-Space Filter



Tune Q through R0, For predictable results.  $f_O Q \le 4 \times 10^4$  Use Band Pass output to tune for Q

$$\frac{V_{(s)}}{V_{IN(s)}} = \frac{N(s)}{D(s)}, D(s) = S^{2} + \frac{S\omega_{0}}{Q} + \omega_{0}^{2}$$


$$N_{HP}(s) = S^{2}H_{OHP}, N_{BP}(s) = \frac{S\omega_{O}H_{OBP}}{Q}, N_{LP} = \omega_{0}^{2}H_{OLP}$$


$$f_{0} = \frac{1}{2\pi} \sqrt{\frac{R6}{R5}} \sqrt{\frac{1}{t1t2}}, t_{1} = R_{1}C_{1}, Q = \left(\frac{1 + R4|R3 + R4|R0}{1 + R6|R5}\right) \left(\frac{R6}{R5} \frac{t_{1}}{t_{2}}\right)^{1/2}$$

$$f_{NOTCH} = \frac{1}{2\pi} \left(\frac{R_{H}}{R_{L}t_{1}t_{2}}\right)^{1/2}, H_{OHP} = \frac{1 + R6|R5}{1 + R3|R0 + R3|R4}, H_{OBP} = \frac{1 + R4|R3 + R4|R0}{1 + R3|R0 + R3|R4}$$

$$H_{OLP} = \frac{1 + R5|R6}{1 + R3|R0 + R3|R4}$$

# Typical Applications - LM148A/LM348A (Continued)





# 

# **Operational Amplifiers/Buffers**

# LM1558A/LM1458A Dual Operational Amplifier


# **General Description**

The LM1558A and the LM1458A are general purpose dual operational amplifiers. The two amplifiers share a common bias network and power supply leads. Otherwise, the operation is completely independent. Features include:

- No frequency compensation required
- Short-circuit protection
- Wide common-mode and differential voltage ranges
- Bandwidth 8 MHz

- Slew rate 5V/ μs typ
- Low-power consumption
- 8-lead TO-5 and 8-lead mini DIP
- No latch up when input common mode range is exceeded

The LM1458A is identical to the LM1558A except that the LM1458A has its specifications guaranteed over the temperature range from  $0^{\circ}$ C to  $70^{\circ}$ C instead of -55°C to +125°C.



# **Absolute Maximum Ratings**

Supply Voltage	LM1558A		± 22V
	LM1458A		± 18V
Power Dissipation	n (Note 1)	LM1558AH/1458AH	500mW
		LM1458AN	400mW
Differential Inpu	t Voltage		± 30V
Input Voltage (N	ote 2)		± 15V

### **Output Short-Circuit Duration** Operating Temperature Range LM1558A LM1458A Storage Temperature Range Lead Temperature (Soldering, 10 sec)

Indefinite -55°C to +125°C 0°C to 70°C -65°C to 150°C

300°C

LM1558A/LM1458A

# Electrical Characteristics (Note 3)

D. 0.115770			LM 1558A	1		LM 1458		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	T <sub>A</sub> = 25°C, R <sub>S</sub> < 10 kΩ		1.0	3.0		1.0	5.0	mV
Input Offset Current	T <sub>A</sub> = 25 <sup>°</sup> C		1.0	30		2.0	60	nA
Input Bias Current	T <sub>A</sub> = 25°C		35	100		50	200	nA
Input Resistance	т <sub>А</sub> - 25°С	03	1.0		0.3	1.0		MΩ
Supply Current Both Amplifiers	T <sub>A</sub> = 25°C, V <sub>S</sub> = ±15V		2.5	3.0		3.0	4.0	mA
Large Signal Voltage Gain	T <sub>A</sub> = 25°C, V <sub>S</sub> = ±15V V <sub>OUT</sub> = ±10V, R <sub>L</sub> > 2 kΩ	20	40		20	40		V/mV
Input Offset Voltage	$R_{s} \leq 10 \ k\Omega$			5.0			. 7.0	mV
Input Offset Current				60			100	nA
Input Bias Current				200			300	nA
Large Signal Voltage Gain	V <sub>S</sub> = ±15V, V <sub>OUT</sub> = ±10V R <sub>L</sub> ≥ 2 kΩ	15			15			V/mV
Output Voltage Swing	V <sub>S</sub> = ±15V, R <sub>L</sub> = 10 kΩ R <sub>L</sub> = 2 kΩ	±13 ±12	±14 ±13		±13 ±12	±14 ±13		v v
Input Voltage Range	V <sub>S</sub> = 15V	±13			±13			v
Common Mode Rejection Ratio	R <sub>S 10</sub> κΩ	80	100	-	74	100		dB
Supply Voltage Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	80	96		74	96		dB

Note 1: The maximum junction temperature of the LM1558A is 150°C, while that of the LM1458A is 100°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient or 45°C/W, junction to case. For the DIP the devices must be derated based on a thermal resistance of 187ºC/W junction to ambient.


Note 2: For supply voltages less than ± 15V, the absolute maximum input voltage is equal to the supply voltage.


Note 3: These specifications apply for  $V_S = \pm 15V$  and  $-55^{\circ}C \le T_A \le 125^{\circ}C$ , unless otherwise specified. With the LM1458A, however, all specifications are limited to  $0^{\circ}C \leq T_{A} \leq$  $70^{\circ}C$  and  $V_{S} = \pm 15V$ .

# LM1558A/LM1458A


## Performance Curves V+ = +15V, V- = -15V, T<sub>A</sub> = +25°C Unless Otherwise Stated.

**Open Loop Frequency Response** 







Normalized AC Parameters vs Temperature




**Power Supply Current vs Temperature** 



\_\_\_\_



Input Noise Voltage vs Frequency



2-264

# **Operational Amplifiers/Buffers**

# LM2908 Quad Op Amps

IARRIS

### **General Description**

The LM2908 consists of four independent, high gain, internally conpensated, low power operational amplifiers which have been designed to provide functional characteristics similar to those of the familiar 741 operational amplifier. In addition, the total supply current of all four amplifiers is comparable to the supply current of a single 741 type op amp. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.

The LM2908 can be used anywhere multiple 741 or 1558 type amplifiers are being used and in applications where amplifier matching or high packing density is required.


### Features

•	741 op amp operating characteristics						
•	Low supply current drain 4.0mA/Packag						
•	Class AB output stage-no crossover distortion						
•	Pin compatible with the LM348						
•	Low input offset voltage	10mV					
•	Low input offset current	200nA					
•	Low input bias current	250nA					
•	Gain bandwidth product (unity gain)	3.5 MHz					
	High degree of isolation between	120 dB					

Overload protection on all outputs


amplifiers





### Section 11 for Packaging

### Dual-In-Line Package



LM2908

#### Absolute Maximum Ratings

Supply Voltage		± 18V	Maximum Junction Temperature (T <sub>JMAX</sub> )	150°C
Differential Input Vo	Itage	<u>+</u> V <sub>s</sub>	Operating Temperature Range	0°C ≤ T <sub>A</sub> ≤ +70°C
Input Voltage		+Vs	Storage Temperature Range	-65°C to +150°C
<b>Output Short Circuit</b>	Duration (Note 1)	Continuous	Lead Temperature (Soldering, 60 seconds)	300°C
Power Dissipation (Po Thermal Resistance (				
Molded DIP (N)	Ρ <sub>d</sub> θ <sub>i</sub> A	900mW <sub>.</sub> 108ºC/W		
Cavity DIP (J)	Ρ <sub>d</sub> θ <sub>jA</sub>	900 mW 100°C/W		

#### Electrical Characteristics (Note 3)

		(			
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Offset Voltage	Unless Otherwise		6	10	mV
(R <sub>s</sub> ≤10 k Ω)	Specified: V <sub>s</sub> = +15V		100	200	nA
Input Offset Current	T <sub>A</sub> = +25°C		250	500	nA
Input Bias Current Input Resistance		0.8	2.5		MΩ
Supply Current All Amplifiers	1		4	7	mA
Large Signal Voltage Gain	V <sub>OUT</sub> = ±10V, R <sub>L</sub> ≥2 k <b>Ω</b>	25	160		V/mV
Amplifier to Amplifier Coupling	f = 1 Hz to 20 kHz Input Referred		-120	-	· dB
Small Signal Bandwidth			1.0		MHz
Phase Margin			60		degrees
Slew Rate			0.5		V/µs
Output Short Circuit Current		<u>}</u>	25		mA
Input Offset Voltage (Rs <10 k <b>Ω</b> )	Unless Otherwise Specified : V <sub>s</sub> = +15V			14	٣V
Input Offset Current	0°C≤TA≤+70°C (LM2908)			250	nA
Input Bias Current	$V_{OUT} = \pm 10V, R_L > 2 k\Omega$			600	nA
Large Signal Voltage Gain	$R_{L} > 2 k \Omega$	15			V/mV
Output Voltage Swing	$R_L = 10 \text{ k} \Omega$	±12	±13		v
	RL = 2 k \}	±10	±12		v v
Input Voltage Range	1	±12			l v
Common-Mode Rejection Ratio	R <sub>5</sub> <u>≤</u> 10 kΩ	70	90		dB
Supply Voltage Rejection	R <sub>5</sub> ≤10 kΩ	77	96		dB

Note 1. Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 2: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by  $T_{jMAX}$ ,  $\theta_{jA}$ , and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{jMAX} - T_A)/\theta_{jA}$  or the 25°C  $P_{dMAX}$ , whichever is less.

Note 3: These specifications apply for V<sub>S</sub> = ±15V and over the absolute maximum operating temperature range ( $T_L \le T_A \le T_H$ ) unless otherwise noted.

# LM4250/LM4250C

#### **Operational Amplifiers/Buffers**

#### LM4250/LM4250C Programmable Operational Amplifier General Description


The LM4250 and LM4250C are extremely versatile programmable monolithic operational amplifiers. A single external master bias current setting resistor programs the input bias current, input offset current, quiescent power consumption, slew rate, input noise, and the gain-bandwidth product. The device is a truly general purpose operational amplifier.

HARRIS

#### **Features**

- ±1V to ±18V power supply operation
- 3 nA input offset current


#### **Schematic Diagrams**



- Programmable electrical characteristics
- Offset Voltage nulling capability
- Can be powered by two flashlight batteries
- Short circuit protection


The LM4250C is identical to the LM4250 except that the LM4250C has its performance guaranteed over a 0°C to 70°C temperature range instead of the  $-55^{\circ}$ C to +125°C temperature range of the LM4250.

#### **Typical Applications**



 $V_{m_1} \bigcirc \underbrace{V_{m_2}}_{1} \bigcirc \underbrace{V_{m_1}}_{1} \bigcirc \underbrace{V_{m_2}}_{1} \odot \underbrace{V_{m_2}}_$ 

X5 Difference Amplifier




500 Nano-Watt X10 Amplifier

#### **Connection Diagrams**



Order Number LM4250H or LM4250CH

#### Section 11 for Packaging



Order Number LM4250J or LM4250CJ

#### absolute maximum ratings

Supply Voltage Power Dissipation (Note 1) Differential Input Voltage Input Voltage (Note 2) I<sub>SET</sub> Current ±18V 500 mW ±30V ±15V 150 μA Output Short-Circuit Duration Operating Temperature Range LM4250C

Storage Temperature Range Lead Temperature (Soldering,10 sec) Indefinite -55°C ≤ T<sub>A</sub> ≤ 125°C 0°C ≤ T<sub>A</sub> ≤ 70°C -65°C to 150°C 300°C

#### electrical characteristics LM4250 (-55°C $\leq$ T<sub>A</sub> $\leq$ 125°C unless otherwise specified)

		V <sub>S</sub> = ±1.5V					
PARAMETERS	CONDITIONS	ISET "	≂1μA	ISET "	• 10 μA		
		MIN	MAX	MIN	MAX		
Vos	T <sub>A</sub> ≖ 25° R <sub>S</sub> ≤ 100 kΩ		3 mV		5 mV		
los	$T_A = 25^{\circ}$		3 nA		10 nA		
I <sub>bies</sub>	T <sub>A</sub> = 25°		7.5 nA		50 nA		
Large Signal Voltage Gain	T <sub>A</sub> = 25° R <sub>L</sub> = 100 kΩ	20KV/V					
	$V_0 = \pm 0.6, R_1 = 10 k\Omega$			20KV/V			
Supply Current	T <sub>A</sub> = 25°C		20 µA		120 µA		
Power Consumption	T <sub>A</sub> = 25°C	1 1	60 μW		360 µW		
Vos	R <sub>s</sub> ≤ 100 kΩ	1 1	4 mV		6 mV		
los	T <sub>A</sub> ≖ 125°C		5 nA		10 nA		
	T <sub>A</sub> = -55°C		3 nA		10 nA		
I <sub>Dies</sub>			7.5 nA		50 nA		
Input Voltage Range		±0.7V		±0.7V			
Large Signal Voltage Gain	V <sub>O</sub> = ±0.6V R <sub>L</sub> = 100 kΩ	10KV/V			1		
	R <sub>L</sub> = 10 kΩ			10KV/V			
Output Voltage Swing	R <sub>L</sub> = 100 kΩ	±0.6∨					
	- R <sub>L</sub> = 10 kΩ			±0.6V			
Common Mode Rejection Ratio	- R <sub>s</sub> ≤ 10 kΩ	70 dB		70 dB	1		
Supply Voltage Rejection Ratio	R <sub>s</sub> ≤ 10 kΩ	76 dB		76 dB	1		
Supply Current			20 µA		200 µA		
Power Consumption			60 μW		600 µW		
				±15V			
PARAMETERS	CONDITIONS		= 1 μA	ISET -	10 μA		
PARAMETERS	CONDITIONS	I <sub>SET</sub> '			10 μA MAX		
	CONDITIONS $T_A = 25^{\circ}C R_S \le 100 k\Omega$		= 1 μA	ISET -			
V <sub>os</sub>			= 1 μA MAX	ISET -	MAX		
Vos Ios	T <sub>A</sub> = 25°C R <sub>S</sub> ≤ 100 kΩ		= 1 μA MAX 3 mV	ISET -	MAX 5 mV		
PARAMETERS Vos Ios Ibus Large Signal Voltage Gain	T <sub>A</sub> = 25°C R <sub>S</sub> ≤ 100 kΩ T <sub>A</sub> = 25°C		= 1 μΑ ΜΑΧ 3 mV 3 nA	ISET -	MAX 5 mV 10 nA		
Vos Ios Ibias	$T_A = 25^{\circ}C R_S \le 100 k\Omega$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$	MIN	= 1 μΑ ΜΑΧ 3 mV 3 nA	ISET -	MAX 5 mV 10 nA		
Vos Ios Ibias	$T_A = 25^{\circ}C R_S ≤ 100 kΩ$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C R_L = 100 kΩ$	MIN	= 1 μΑ ΜΑΧ 3 mV 3 nA	ISET " MIN	MAX 5 mV 10 nA		
Vos Ios Ioias Large Signal Voltage Gain Supply Current	$T_{A} = 25^{\circ}C  R_{S} \le 100 \text{ k}\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C  R_{L} = 100 \text{ k}\Omega$ $V_{O} = \pm 10V  R_{L} = 10 \text{ k}\Omega$	MIN	= 1 μΑ ΜΑΧ 3 mV 3 nA 7.5 nA	ISET " MIN	MAX 5 mV 10 nA 50 nA		
Vos Ios I⊎⊯s Large Signal Voltage Gain	$T_{A} = 25^{\circ}C  R_{S} \le 100 \text{ k}\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C  R_{L} = 100 \text{ k}\Omega$ $V_{O} = \pm 10V  R_{L} = 10 \text{ k}\Omega$ $T_{A} = 25^{\circ}C$	MIN	= 1 μΑ ΜΑΧ 3 mV 3 nA 7.5 nA 25 μΑ	ISET " MIN	MAX 5 mV 10 nA 50 nA 210 μA		
Vos Ios Ibes Large Signal Voltage Gain Supply Current Power Consumption	$T_{A} = 25^{\circ}C  R_{S} \le 100 \text{ k}\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C  R_{L} = 100 \text{ k}\Omega$ $V_{O} = \pm 10V  R_{L} = 10 \text{ k}\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$	MIN	- 1 μΑ ΜΑΧ 3 mV 3 nA 7.5 nA 25 μΑ 300 μW	ISET " MIN	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW		
Vos Ios Ibes Large Signal Voltage Gain Supply Current Power Consumption Vos	$T_{A} = 25^{\circ}C \ R_{S} \le 100 \ k\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C \ R_{L} = 100 \ k\Omega$ $V_{O} = \pm 10V \ R_{L} = 10 \ k\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $R_{S} \le 100 \ k\Omega$	MIN	<ul> <li>1 μA</li> <li>MAX</li> <li>3 mV</li> <li>3 nA</li> <li>7.5 nA</li> <li>25 μA</li> <li>300 μW</li> <li>4 mV</li> </ul>	ISET " MIN	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW 6 mV		
Vos Ios Ibas Large Signal Voltage Gain Supply Current Power Consumption Vos	$T_{A} = 25^{\circ}C R_{S} \le 100 k\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C R_{L} = 100 k\Omega$ $V_{O} = \pm 10V R_{L} = 10 k\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $R_{S} \le 100 k\Omega$ $T_{A} = 125^{\circ}C$	MIN	= 1 μA MAX 3 mV 3 nA 7.5 nA 25 μA 300 μW 4 mV 25 nA	<u>ISET "</u> MIN 30КУ/У	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW 6 mV 25 nA		
Vos Ios Ibas Large Signal Voltage Gain Supply Current Power Consumption Vos Ios	$T_{A} = 25^{\circ}C R_{S} \le 100 k\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C R_{L} = 100 k\Omega$ $V_{O} = \pm 10V R_{L} = 10 k\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $R_{S} \le 100 k\Omega$ $T_{A} = 125^{\circ}C$	MIN	<ul> <li>1 μA</li> <li>MAX</li> <li>3 mV</li> <li>3 nA</li> <li>7.5 nA</li> <li>25 μA</li> <li>300 μW</li> <li>4 mV</li> <li>25 nA</li> <li>3 nA</li> </ul>	ISET " MIN	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW 6 mV 25 nA 10 nA		
Vos Ios Ibias Large Signal Voltage Gain Supply Current Power Consumption Vos Ios Ios	$T_{A} = 25^{\circ}C \ R_{S} \le 100 \ k\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C \ R_{L} = 300 \ k\Omega$ $V_{O} = \pm 10V \ R_{L} = 100 \ k\Omega$ $T_{A} = 25^{\circ}C \ R_{S} \le 100 \ k\Omega$ $T_{A} = 25^{\circ}C \ R_{S} \le 100 \ k\Omega$ $T_{A} = 125^{\circ}C \ T_{A} = -55^{\circ}C$ $V_{O} = \pm 10V \ R_{L} = 100 \ k\Omega$	MIN 30KV/V	<ul> <li>1 μA</li> <li>MAX</li> <li>3 mV</li> <li>3 nA</li> <li>7.5 nA</li> <li>25 μA</li> <li>300 μW</li> <li>4 mV</li> <li>25 nA</li> <li>3 nA</li> </ul>	15ET <sup>■</sup> MIN 30KV/V ±13.5V	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW 6 mV 25 nA 10 nA		
Vos Ios Ibee Large Signal Voltage Gain Supply Current Power Consumption Vos Ios	$\begin{split} T_{A} &= 25^{\circ}C \ \ R_{S} \leq 100 \ \mathrm{k\Omega} \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 25^{\circ}C \ \ R_{L} &= 100 \ \mathrm{k\Omega} \\ V_{O} &= \pm 10V \ \ R_{L} &= 10 \ \mathrm{k\Omega} \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 25^{\circ}C \\ R_{S} &\leq 100 \ \mathrm{k\Omega} \\ T_{A} &= 125^{\circ}C \\ T_{A} &= -55^{\circ}C \end{split}$	MIN 30KV/V ±13.5V 20KV/V	<ul> <li>1 μA</li> <li>MAX</li> <li>3 mV</li> <li>3 nA</li> <li>7.5 nA</li> <li>25 μA</li> <li>300 μW</li> <li>4 mV</li> <li>25 nA</li> <li>3 nA</li> </ul>	<u>ISET "</u> MIN 30КУ/У	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW 6 mV 25 nA 10 nA		
Vos Ios Ibea Large Signal Voltage Gain Supply Current Power Consumption Vos Ios Ibea Input Voltage Range	$T_{A} = 25^{\circ}C \ R_{S} \le 100 \ k\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C \ R_{L} = 300 \ k\Omega$ $V_{O} = \pm 10V \ R_{L} = 100 \ k\Omega$ $T_{A} = 25^{\circ}C \ R_{S} \le 100 \ k\Omega$ $T_{A} = 25^{\circ}C \ R_{S} \le 100 \ k\Omega$ $T_{A} = 125^{\circ}C \ T_{A} = -55^{\circ}C$ $V_{O} = \pm 10V \ R_{L} = 100 \ k\Omega$	MIN 30KV/V ±13,5V	<ul> <li>1 μA</li> <li>MAX</li> <li>3 mV</li> <li>3 nA</li> <li>7.5 nA</li> <li>25 μA</li> <li>300 μW</li> <li>4 mV</li> <li>25 nA</li> <li>3 nA</li> </ul>	15ET <sup>■</sup> MIN 30KV/V ±13.5V	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW 6 mV 25 nA 10 nA		
Vos los los Large Signal Voltage Gain Supply Current Power Consumption Vos los los los Large Signal Voltage Gain	$\begin{split} T_{A} &= 25^{\circ}C \ R_{S} \leq 100 \ k\Omega \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 25^{\circ}C \ R_{L} &= 100 \ k\Omega \\ V_{O} &= \pm 10V \ R_{L} &= 10 \ k\Omega \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 25^{\circ}C \\ R_{S} \leq 100 \ k\Omega \\ T_{A} &= 125^{\circ}C \\ T_{A} &= -55^{\circ}C \\ \end{split}$	MIN 30KV/V ±13.5V 20KV/V	<ul> <li>1 μA</li> <li>MAX</li> <li>3 mV</li> <li>3 nA</li> <li>7.5 nA</li> <li>25 μA</li> <li>300 μW</li> <li>4 mV</li> <li>25 nA</li> <li>3 nA</li> </ul>	15ET <sup>■</sup> MIN 30KV/V ±13.5V	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW 6 mV 25 nA 10 nA		
Vos Ios Ibee Large Signal Voltage Gain Supply Current Power Consumption Vos Ios Ios Inos Input Voltage Range Large Signal Voltage Gain	$T_{A} = 25^{\circ}C  R_{S} \le 100 \text{ k}\Omega$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C  R_{L} = 100 \text{ k}\Omega$ $V_{O} = \pm 10V  R_{L} = 10 \text{ k}\Omega$ $T_{A} = 25^{\circ}C  R_{S} \le 100 \text{ k}\Omega$ $T_{A} = 25^{\circ}C  R_{S} \le 100 \text{ k}\Omega$ $T_{A} = 125^{\circ}C  T_{A} = -55^{\circ}C$ $V_{O} = \pm 10V  R_{L} = 100 \text{ k}\Omega$ $R_{L} = 100 \text{ k}\Omega$ $R_{L} = 100 \text{ k}\Omega$	MIN 30KV/V ±13.5V 20KV/V	<ul> <li>1 μA</li> <li>MAX</li> <li>3 mV</li> <li>3 nA</li> <li>7.5 nA</li> <li>25 μA</li> <li>300 μW</li> <li>4 mV</li> <li>25 nA</li> <li>3 nA</li> </ul>	<u>ISET</u> <u>MIN</u> 30ΚV/V ±13.5V 20ΚV/V	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW 6 mV 25 nA 10 nA		
Vos los los Large Signal Voltage Gain Supply Current Power Consumption Vos los los los Large Signal Voltage Range Large Signal Voltage Gain Output Voltage Swing	$\begin{split} T_{A} &= 25^{\circ}C \ R_{S} \leq 100 \ k\Omega \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 25^{\circ}C \ R_{L} &= 100 \ k\Omega \\ V_{O} &= \pm 10V \ R_{L} &= 100 \ k\Omega \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 25^{\circ}C \\ T_{A} &= 125^{\circ}C \\ T_{A} &= -55^{\circ}C \\ \end{split}$	MIN 30KV/V ±13.5V 20KV/V ±12V	<ul> <li>1 μA</li> <li>MAX</li> <li>3 mV</li> <li>3 nA</li> <li>7.5 nA</li> <li>25 μA</li> <li>300 μW</li> <li>4 mV</li> <li>25 nA</li> <li>3 nA</li> </ul>	<u>ISET</u> MIN 30KV/V ±13.5V 20KV/V ±12V	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW 6 mV 25 nA 10 nA 50 nA		
Vos los los los los los Supply Current Power Consumption Vos los los Input Voltage Range Large Signal Voltage Gain Output Voltage Swing Common Mode Rejection Ratio	$\begin{split} T_A &= 25^{\circ}C \ R_S \leq 100 \ k\Omega \\ T_A &= 25^{\circ}C \\ T_A &= 25^{\circ}C \\ T_A &= 25^{\circ}C \\ T_A &= 25^{\circ}C \ R_L &= 100 \ k\Omega \\ V_O &= \pm 10V \ R_L &= 100 \ k\Omega \\ T_A &= 25^{\circ}C \\ T_A &= 25^{\circ}C \\ T_A &= 25^{\circ}C \\ T_A &= 10^{\circ}C \\ T_A &= 125^{\circ}C \\ T_A &= -55^{\circ}C \\ \end{split}$	MIN 30KV/V ±13.5V 20KV/V ±12V 70 dB	<ul> <li>1 μA</li> <li>MAX</li> <li>3 mV</li> <li>3 nA</li> <li>7.5 nA</li> <li>25 μA</li> <li>300 μW</li> <li>4 mV</li> <li>25 nA</li> <li>3 nA</li> </ul>	<u>ISET</u> <u>MIN</u> 30KV/V ±13.5V 20KV/V ±12V 70 dB	MAX 5 mV 10 nA 50 nA 210 μA 2.7 mW 6 mV 25 nA 10 nA		


Note 1: The maximum junction temperature of the LM4250 is 150°C, while that of the LM4250C is 100°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W junction to ambient, or 45°C/W junction to case. The thermal resistance of the dual-in-line package is 125°C/W. Note 2: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

	istics LM4250C (0°C				
PARAMETERS	CONDITIONS		= 1 μA		- 10 μA
		MIN	MAX	MIN	MAX
Vos	$T_A = 25^{\circ}C R_S \le 100 k\Omega$		5 mV		6 mV
los	T <sub>A</sub> = 25°C		6 nA	[	20 nA
1 <sub>D us</sub>	T <sub>A</sub> = 25°C		10 nA		75 nA
Large Signal Voltage Gain	$T_{A} = 25^{\circ}C R_{L} = 100 k\Omega$	25kV/V		1	
	V <sub>O</sub> = ±0.6V R <sub>L</sub> = 10 kΩ			25k v/v	
Supply Current	T <sub>A</sub> = 25°C		20 <b>µA</b>		120' <b>µA</b>
Power Consumption	T <sub>A</sub> = 25°C		60 I <b>µW</b>		270 µW
V <sub>os</sub>	R <sub>s</sub> ≤ 10 kΩ		6.5 mV		360 mV
los			8 nA	[	25 nA
lows			10 nA		80 nA
Input Voltage Range		±0.6V		±0.6V	}
Large Signal Voltage Gain	V <sub>0</sub> = ±0.6V R <sub>L</sub> = 100 kΩ	25k <sub>V/V</sub>		ł	
	$R_{L} = 10 k\Omega$			25k <sub>V/V</sub>	{
Output Voltage Swing	R <sub>L</sub> = 100 kΩ	±0.6V			
	$R_{L} = 10 k\Omega$			±0.6V	
Common Mode Rejection Ratio	R <sub>s</sub> ≤ 10 kΩ	70 dB		70 dB	
Supply Voltage Rejection Ratio	R <sub>S</sub> ≤ 10 kΩ	74 dB		74 dB	
Supply Current Power Consumption			20 <b>µA</b>		120 uA 600 uW
Power Consumption			60 <b>#W</b>		000 000
			V <sub>S</sub> =	±15V	L
PARAMETERS	CONDITIONS		<b>- 1</b> μΑ		• 10 µA
		MIN	MAX	MIN	MAX
Vos	$T_A = 25^{\circ}C R_S \le 100 k\Omega$		5 mV		6 m V
los	$T_A = 25^{\circ}C$		6 nA		20 nA
I <sub>bies</sub>	T <sub>A</sub> = 25°C		10 nA		75 nA
Large Signal Voltage Gain	$T_{A} = 25^{\circ}C R_{L} = 100 k\Omega$	25 KV/V			
	$V_0 = \pm 10V R_L = 10 \text{ k}\Omega$			25 KV/V	
Supply Current	T <sub>A</sub> = 25°C		25 <b>µA</b>		210 · <b>µA</b>
Power Consumption	T <sub>A</sub> = 25°C		330 µW	1	3 mW
Vos	$R_S \le 10 k\Omega$		6.5 mV		7.5 mV
los			8 nA		25 nA
l <sub>bies</sub>			10 nA		80 nA
Input Voltage Range		±13.5V	1	±13.5V	
Large Signal Voltage Gain	$V_0 = \pm 10V R_L = 100 k\Omega$	20KV/V			1
	R <sub>L</sub> = 10 kΩ		1	20KV/V	
Output Voltage Swing	$R_{L} = 100 k\Omega$	±12V			
	$R_{L} = 10 k\Omega$			±12V	1
Common Mode Rejection Ratio	$R_{S} \le 10 k\Omega$	70 dB		70 dB	1
Supply Voltage Rejection Ratio	$R_{S} \le 10 \ k\Omega$	74 dB		74 dB	
Supply Current		1	25 <b>uA</b>	1	250' <b>uA</b>
Power Consumption			750 IuW	1	7.5 mW

#### resistor biasing


#### Set Current Setting Resistor to V

	ISET										
Vs	0.1 μΑ	0.5 µA	1.0 µA	5 µA	10 µA						
±1.5V	25.6 MΩ	5.04 MΩ	2.5 MΩ	492 kΩ	244 kΩ						
±3.0V	55.6 MΩ	11.0 MΩ	5.5 MΩ	1.09 MΩ	544 kΩ						
±6.0V	116 MΩ	23.0 MΩ	11.5 MΩ	2.29 MΩ	1.14 MΩ						
±9.0V	176 MΩ	35.0 MΩ	17.5 MΩ	3.49 MΩ	1.74 MΩ						
±12.0V	236 MΩ	47.0 MΩ	23.5 MΩ	4.69 MΩ	2.34 MΩ						
±15.0V	296 MΩ	59.0 MΩ	29.5 MΩ	5.89 MΩ	2.94 MΩ						



2

2-270







### **ULTRA-LOW OFFSET VOLTAGE OP AMP**

#### **GENERAL DESCRIPTION**

The OP-07 Series represents a breakthrough in monolithic operational amplifier performance-Vos of 10  $\mu$ V, TC Vos of 0.4 $\mu$ V/<sup>O</sup>C and long term stability of 0.2 $\mu$ V/month are achieved by a low noise, chopper-less bipolar input transistor amplifier circuit. Complete elimination of external components for offset nulling, frequency compensation and device protection permits extreme miniaturization and optimization of system Mean-Time-Between-Failure Rates in high performance aerospace/defense and industrial applications. Excellent device interchangeability provides reduced system assembly time and eliminates field recalibrations.


True differential inputs with wide input voltage range and outstanding common mode rejection provide maximum flexibility and performance in high noise environments and non-inverting applications. Low bias currents and extremely high input impedances are maintained over the entire temperature range.


Low cost, high volume production of OP-07 is achieved by laser trimming of an on-chip offset trimming network during initial factory testing. The OP-07 provides unparalleded performance for low noise, high accuracy amplification of very low level signals in transducer applications. Other applications include use in stable integrators, precision summing amplifiers for analog computation and test equipment and in ultra-precise voltage threshold detectors and comparators. The OP-07 is recommended as a replacement for modular and monolithic chopper-stabilized amplifiers where reductions in cost, noise, size and power consumption are required. Devices are available in chip form for use in hybrid circuitry. The OP-07 is a direct replacement for 725, 108A/308A, and OP-05 amplifiers: 741-types may be directly replaced by removing the 741's nulling potentiometer.

#### FEATURES

- Ultra-Low Vos Drift . . . . . . . . . . . . 0.4  $\mu$ V/°C
- Ultra-stable vs Time  $\ldots$  . . . . . . . . 0.2  $\mu$ V/Month
- No External Components required
- Replaces Chopper amps at Lower Cost
- Single Chip Monolithic Construction

- Fits 725, 108A/308A, 741, AD510 Sockets






ELECTRICAL CHARACTERIS	OP-07A OP-07								
These specifications apply fo	$v V_s = \pm 1$	5V, T <sub>A</sub> = 25°C, unless	otherwise	e noted.					
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	v <sub>os</sub>	(Noti 1)		10	25		30	75	μν
Long Term Input Offset Voltage Stability	V <sub>os</sub> /Time	(Note 2)		0.2	10	-	0.2	1.0	μν/Μο
Input Offset Current	los			0.3	2.0	-	0.4	4.0	nA
Input Bias Current	Чв		~	±.7	±2.0		±1 0	±:4.0	nA
Input Noise Voltage	e <sub>np∙p</sub>	0 1Hz to 10Hz (Note 3)		0 35	06		0.35	0.6	<i>μ</i> ∨ρ.ρ
		f <sub>o</sub> = 10Hz (Note 3)		10 3	18.0		10 3	18.0	
Input Noise Voltage Density	e <sub>n</sub>	f <sub>o</sub> = 100Hz (Note 3)		10.0	13.0		100	13.0	nV/√H₂
		f <sub>o</sub> = 1000Hz (Note 3)		9.6	110		9.6	11.0	
Input Noise Current	<sup>i</sup> np·p	0 1Hz to 10Hz (Note 3)		14	30		14	30	рАр-р
		fo = 10Hz (Note 3)		0.32	0.80		0 32	0 80	
Input Noise Current Density	'n	fo = 100Hz (Note 3)		0 14	0.23	- 1	0 14	0 23	pA/√Hz
		fo = 1000Hz (Note 3)		0 12	0 17	-	0 12	0 17	[
Input Resistance - Differential Mode	R <sub>in</sub>		30	80		20	60	-	MS2
Input Resistance - Common Mode	RinCM			200			200		GΩ
Input Voltage Range	IVR		<u>+</u> 12	± 14 0		<u>+</u> 12	±14 0		V
Common Mode Rejection Ratio	CMRR	V <sub>CM</sub> = <u>+</u> 10	110	126		110	126		dŖ
Power Supply Rejection Ratio	PSRR	V <sub>s</sub> = ±3V to ±18V	100	110		100	110		dB
		$R_{L} \ge 2k\Omega, V_{0} = \pm 10V$	300	500		200	500		
Large Signal Voltage Gain	A <sub>vo</sub>	$R_{L} \ge 500\Omega, V_{0} = \pm 5V$ $V_{s} = \pm 3V$	150	500		150	500		V/mV
Maximum Output Voltage Swing	V <sub>oM</sub>	$R_{L} \ge 10k\Omega$ $R_{L} \ge 2k\Omega$ $R_{L} \ge 1k\Omega$	± 12 5 ± 12 0 ± 10 5	± 13 0 ± 12 8 ± 12 0		± 12.5 ±12 0 ± 10 5	± 13 0 ± 12.8 ± 12 0		v
Slewing Rate	SR	$R_L = \ge 2k\Omega$ (Note 3)	0.1	0.17	-	0.1	0.17		V/µsec
Closed Loop Bandwidth	вw	AVCL = +1.0 (Note 3)	0.4	06		0.4	0.6		MHz
Open Loop Output Resistance	Ro	V <sub>0</sub> = 0, 1 <sub>0</sub> = 0		45	-		45		Ω
Power Consumption	Pd	V <sub>s</sub> = ± 3V		300	390		300	390	mW
Offset Adjustment Range		$R_p = 20k\Omega$		<u>+</u> 2			. <u>+</u> 2		mV
The following specifications a	pply for V <sub>s</sub>	= ± 15V, <b>-</b> 55°C ≤ T <sub>A</sub>	≤ +125°	°C, unless	otherwi	se noted.			
Input Offset Voltage	V <sub>os</sub>	(Note 1)		25	60		60	200 .	μν
Average Input Offset Voltage Drift					1				
Without External Trim	тсv <sub>os</sub>			0.4	0.6		0.4	1.3	μv/°c
With External Trim	TCVosn	R <sub>p</sub> 20kΩ		0,4	0.6		0.4	1.3	µv/°c
Input Offset Current	los			0.8	4.0		1.2	5.6	nA
Average Input Offset Current Drift	TCI <sub>os</sub>			5	25		8	50	pA/°C
Input Bias Current	<sup>1</sup> B			±1.0	±4.0		± 2.0	± 6.0	nA
Average Input Bias Current Drift	тсів			8	25		13	50	pA/°C
Input Voltage Range	IVR		± 13.0	± 13.5		± 13.0	± 13.5		V
Common Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ±13V	106	123	<u> </u>	106	123		dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3V$ to $\pm 18V$	94	106		94	106		dB
Large Signal Voltage Gain	A <sub>vo</sub>	$R_{L} \ge 2k\Omega, V_{0} = \pm 10V$	200	400	<u>+</u>	150	400		V/mV
Maximum Output Voltage Swing	V <sub>oM</sub>	$\frac{H_{L} \ge 2k\Omega}{R_{L} \ge 2k\Omega}$	200 ± 12.0	± 12.6		± 12.0	±12.6		
	<sup>•</sup> oM	1 × 2K36	- 12.0	- 12.0	1	1	1	1	L Č

of power. Additionally, OP-07A offset voltage is measured five minutes after power supply application at 25°C, -55°C and +125°C.

NOTE 2: Long Term Input Offset Voltage Stability refers to the averaged trend line of Vos vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in Vos during the first 30 operating days are typically 2.5µV refer to typical performance curve on Page 5. Parameter is not 100% tested; 90% of units meet this specification. NOTE 3: Parameter is not 100% tested; 90% of units meet this specification.

2



OP-07 Series units may be fitted directly to 725, 108A/308A\* and OP-05 sockets with or without removal of external compensation or nulling components. Additionally, OP-07 may be fitted to unnulled 741-type sockets; however if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP-07 operation. OP-07 offset voltage may be nulled to zero (or other desired setting) through use of a potentiometer (see diagram above).

\*"J" Package Only.

The OP-07 provides stable operation with load capacitances up to 500pF and ±10V swings; larger capacitances should be decoupled with a 50 $\Omega$  decoupling resistor. The designer is cautioned that stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.

## HA-5141/42/44

Ultra-Low Power Operational Amplifier


#### FFATURES DESCRIPTION 60 µ A The HA-5141/42/44 ultra-low power operational amplifiers provide LOW SUPPLY CURRENT AC and DC performance characteristics similar to or better than WIDE OPERATING VOLTAGE RANGE 2V to 30V most general purpose amplifiers while only drawing 1/30 of the SINGLE SUPPLY OPERATION supply current of most general purpose amplifiers. These amp-HIGH SLEW RATE 1.5V/µs lifiers are well suited to applications which require low power HIGH GAIN 100K V/V dissipation and good electrical characteristics. AVAILABLE IN SINGLES, DUALS AND QUADS The HA-5141/42/44 provides accurate signal processing by virtue of its low input offset voltage (0.5mV), low input bias current APPLICATIONS (50nA), high open loop gain (100KV/V) and low noise, for low power operational amplifiers (20nV//Hz). These characteristics coupled with $1.5V/\mu s$ slew rate and 400KHz bandwidth make PORTABLE INSTRUMENTS the HA-5141/42/44 ideal for use in low power instrumentation. ø METER AMPLIFIERS audio amplifier and active filter designs. The wide range of supply voltages (2V to 30V) also allow these amplifiers to be very use-**TELEPHONE HEADSETS** ۵ ful in low voltage battery powered equipment. MICROPHONE AMPLIFIERS INSTRUMENTATION These amplifiers are available in singles (HA-5141, can or minidip), duals (HA-5142, can or minidip) or quads (HA-5144, 14 pin dip) with industry standard pinouts which allow the HA-5141/42/44's to be interchangeable with most other operational amplifiers.


ADVANCE

#### PINOUTS


#### TOP VIEW


**IARRIS** 







TOP VIEW





TOP VIEW





#### **SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

Voltage Between V+ and V- Terminals	40V
Differential Input Voltage	±7V
Output Current	S/C Protected
Internal Power Dissipation	500mW

Operating Temperature Range	
Storage Temperature Range	

0°C≤TA≤+75°C -55°C<u></u> -55°C<u></u> -65°<u></u> -65°<u></u> A<u>+</u>125°C

#### ELECTRICAL CHARACTERISTICS V+ = +5V

		H,	4-5141/42	/44A	H <i>I</i>	A-5141/42/4	14	
PARAMETER	TEMP.	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								
Offset Voltage	+25°C		0.5	6		0.7	7	mV
	Full			8			9	mV
Bias Current	+25°C		45	75		45	100	nA
	Full			100			125	nA
Offset Current	+25°C		0.3	10		0.3	10	nA
	Full			15	0.0		20	nA
Common Mode Range	Full	0 to 4			0 to 3			V
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain	+25°C	50	100		20	100		κν/ν
(Note 1)	Full	30			15			KV/V
Common Mode Rejection	Full	80	105		77	105		dB
OUTPUT CHARACTERISTICS								
Output Voltage Swing	Full	0 to 4			0 to 3			V
(Note 1)								
TRANSIENT RESPONSE Slew Rate	+25°C	1	1.5		0.5	1		11/11
(Notes 1,2,3)	+2500	1	1.5		0.5			V/μs
(NOTES 1,2,3)								
POWER SUPPLY CHARACTERISTICS								
Supply Current (per Amplifier)	+25°C		45	65		50	80	μA
	Full			75			100	μA
Power Supply Rejection Ratio	Full	80	105		77	105		dB

1. RL = 50K

2. CL = 50pf 3. VIN = +3V Pulse

## HARRIS ADVANCE

## HA-5180/5180A

Low Bias Current, Low Power JFET Input Operational Amplifier

F	ΈA	Τ	U	R	E	S	

- ULTRA LOW BIAS CÜRRENT
  LOW POWER SUPPLY CURRENT
  LOW OFFSET VOLTAGE
  BANDWIDTH
  SLEW RATE
  7V/ µs
- **APPLICATIONS**
- ELECTROMETER AMPLIFIER DESIGNS
- PHOTO CURRENT DETECTORS
- PRECISION, LONG-TERM INTEGRATORS
- LOW DRIFT SAMPLE & HOLD CIRCUITS
- VERY HIGH IMPEDANCE BUFFERS
- HIGH IMPEDANCE BIOLOGICAL MICRO PROBES

#### DESCRIPTION


SCHEMATIC


The HARRIS HA-5180/5180A is an ultra low input bias current, JFET input, monolithic operational amplifier which also features low power, low offset voltage and excellent AC characteristics. Employing FET/Bipolar construction coupled with dielectric isolation this operational amplifier offers the lowest input bias currents (250fA typ.) available in any monolithic operational amplifier. The HA-5180/5180A has another unique feature in which the offset bias current may be nulled by externally adjusting the offset voltage. For applications which require precision performance the HA-5180 offers 3 mV (max.)

The HA-5180/5180A also offers excellent AC performance not previously available in similar hybrid or monolithic op amp designs. The 2 MHz bandwidth and  $7V/\mu$ s slew rate of the HA-5180/5180A extends the bandwidth and speed for applications such as very low drift sample and hold amplifiers and photo-current detectors. Other applications include use in electrometer designs, pH/Ion sensitive electrodes, low current oxygen sensors, long term precision integrators and very high impedance buffer measurement designs.

The HA-5180/5180A is packaged in an 8-pin (T0-99) can and an 8lead cerdip and is pin compatible with most existing op amp configurations. The case of the T0-99 package is internally connected to pin 8 so that it may be connected to the same potential as the input. This feature helps minimize stray leakage to the case, helps shield the amplifier from external noise and reduces common mode input capacitance.

#### PINOUT





ABSOLUTE MAXIMUM RATINGS	(Note 1)		
$T_A = +25$ °C Unless otherwise stated		Power Dissipation (Note 2)	300mW
Voltage Between V+ and V- Terminals	40.0V	Operating Temperature Range	
Differential Input Voltage	±40V	HA-5180/5180A-2	- 55°C≤TA 🗲 125°C
		HA-5180/5180A-5	0°C≤T <sub>A</sub> ≤+75°C
Output Short Circuit Duration	Indefinite	Storage Temperature Range	-65°C≤T <sub>A</sub> <+150°C

ELECTRICAL RATINGS V + = 15V, V - = -15V

			5180A-2	2		5180A-5		
PARAMETER	TEMP.	MIN	ТҮР	MAX	MIN	түр	MAX	UNITS
INPUT CHARACTERISTICS Offset Voltage								
Average Offset Voltage Drift Bias Current (Note 3)	+ 25°C Full Full + 25°C Full		<b>0.1</b> 5 250 100	0.5 1 1000 500		<b>0.1</b> 5 250 6	0.5 1 1000 <b>30</b>	mV mV µV∕°C fA pA
Offset Current (Note 3)	+ 25°C Full		30 6	200 30		30 1	200 5	fA pA
Common Mode Range Differential Input Resistance Input Noise Voltage (f = 1kHz) Input Noise Current (f = 1kHz)	Full + 25°C + 25°C + 25°C	±10	± 12 10'² 70 0.01		±10	±12 10 <sup>12</sup> 70 0.01		V Ω nV/√ <u>Hz</u> pA/√Hz
TRANSFER CHARACTERISTICS Large Signal Voltage Gain (Note 4) Common Mode Rejection Ratio (Note 5) Closed Loop Bandwidth (A <sub>VCL</sub> = + 1)	+ 25°C Full Full + 25°C	200k 150k 90	1M 110 2		200k 150k 90	1M 110 2		V/V V/V dB MHz
OUTPUT CHARACTERISTICS Output Voltage Swing (Note 6) Full Power Bandwidth (Note 7) Output Current (Note 8) Output Resistance (Note 9)	+ 25°C Full + 25°C + 25°C + 25°C	±10 ±10 ±10	± 12 110 ± 15 25		±10 ±10 ±10	± 12 110 ± 15 25		V V kHz MA S2
TRANSIENT RESPONSE Rise Time Slew Rate Settling Time (Note 10)	+ 25°C + 25°C + 25°C	4	75 7 2		4	75 7 2		ns V/μs μs
POWER SUPPLY CHARACTERISTICS Supply Current Power Supply Rejection Ratio (Note 11)	Full Full	85	07 105	1	85	08 105	1	mA dB

#### **ELECTRICAL RATINGS**

V + = 15V, V - = -15V

		5180A-2			5180A-5			
PARAMETER	TEMP.	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS Offset Voltage	+ 25°C Full		1	3 4		1	3 4	mV mV mV
Average Offset Voltage Drift Bias Current (Note 3)	Full + 25°C Full		5 250 100	1000 500		5 250 6	1000 <b>30</b>	mV µV∕°C fA pA
Offset Current (Note 3)	+ 25°C Full		30 6	200 30		30 1	200 5	fA pA
Common Mode Range Differential Input Resistance Input Noise Voltage (f = 1kHz) Input Noise Current (f = 1kHz)	Full + 25°C + 25°C + 25°C + 25°C	±10	± 12 10 <sup>12</sup> 70 0.01		± 10	± 12 10'² 70 0.01		V Ω nV/√Hz pA/√Hz
TRANSFER CHARACTERISTICS Large Signal Voltage Gain (Note 4) Common Mode Rejection Ratio (Note 5) Closed Loop Bandwidth (A <sub>VCL</sub> = + 1)	+ 25°C Full Full + 25°C	200k 150k 90	1M 110 2		200k <b>150 k</b> 90	1M 110 2		V/V V/V dB MHz
OUTPUT CHARACTERISTICS Output Voltage Swing (Note 6) Full Power Bandwidth (Note 7) Output Current (Note 8) Output Resistance (Note 9)	+ 25°C Full + 25°C + 25°C + 25°C	±10 ±10 ±10	± 12 110 ± 15 25		±10 ±10 ±10	± 12 110 ± 15 25		V V kHz mA Ω
TRANSIENT RESPONSE Rise Time Slew Rate Settling Time (Note 10)	+ 25°C + 25°C + 25°C	4	75 7 2		4	75 7 2		ns V/µs µs
POWER SUPPLY CHARACTERISTICS Supply Current Power Supply Rejection Ratio (Note 11)	Full Full	85	0.7 105	1	85	0.8 105	1	mA dB

NOTES:

- 1. Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. Derate at 6.9 mW/°C for operation at ambient temperatures above +75°C.
- 3. This parameter is guaranteed by design and is not 100% tested.
- 4.  $V_{OUT} = \pm 10V$ ;  $R_L = 2k$ . Gain dB = 20 log  $_{10}Av$ . 5.  $V_{CM} = \pm 10V$  D.C. 6.  $R_L = 2k$

7.  $R_{L} = 2k$ ; Full power bandwidth guaranteed based on slew rate


measurement using FPBW = SLEW RATE  $2\pi V_{\mathsf{PEAK}}$ 


- 8.  $V_{OUT} = \pm 10V$ .
- 9. Output resistance measured under open loop conditions (f = 100Hz)
- Settling time is measured to 0.1% of final value for a 10V output 10. step and  $A_V = -1$ .
- 11.  $V_{SUPP} = +5V D.C. to \pm 20V D.C.$

#### APPLICATION HINTS

The HA-5180/5180A offers one of the lowest input bias currents of any monolithic operational amplifier and is ideal for use in applications for measuring signals from very high impedance or very low current sources. To fully utilize the capabilities of the HA-5180/5180A care should be taken to minimize noise pickup and current leakage paths with the use of shielding and guarding techniques and by placing the device as close as possible to the signal source. The small size and low quiesent current (possible battery operation) of the HA-5180/5180A allows easy installation at the signal source or inside a probe. The HA-5180/5180A is internally compensated and is capable of driving long signal cables which have several hundred pF capacitive loading.


Guarding is achieved by applying a low impedance bootstrap potential to a shield which surrounds the high impedance signal line. This bootstrap potential should be held at the same potential as the signal source to eliminate any voltage drop (therefore, zero leakage currents) across the insulation (Ref to Fig 1 & 2). For lowest leakage at the device either use a teflon IC socket or connect the high impedance signal line to the HA-5180/5180A inputs using teflon standoffs. If neither of these options are feasible, a guard ring, as shown in Fig. 3, applied to both sides of the pc board and bootstrapped to the same potential as the input signal will minimize leakage paths across the pc board. Pin 8 of the TO-99 can, which is internally tied to the case, should also be tied to the bootstrap potential to help minimize noise pickup and leakage currents accross the package insulation. This technique will also reduce common mode input capacitance.





Cleanliness of circuit boards and components is also important for achieving low leakage currents. Printed circuit boards and components should be thoroughly cleaned by using a low residue solvent such as TMC Freon, rinsed by deionized water and dried with nitrogen. The circuit board should be protected from high contamination and high humidity environments.

Input protection is generally not necessary when designing with the HA-5180/5180A. Many electrometer type devices, especially CMOS, require elaborate zener protection schemes which may compromise overall performance. The Harris dielectric isolation process and JFET input design enables the HA-5180/5180A to withstand input signals several volts beyond either supply and large differential signals equal to the rail-to-rail supply voltage without damage or degredation of performance.






Figure 4 SLEW RATE AND TRANSIENT RESPONSE




Figure 5 SUGGESTED OFFSET ADJUSTMENT CIRCUIT

#### CMOS Analog Switches

## ٨٨٨

#### PAGE

	3-2
	3-3
Dual SPST CMOS Analog Switch	3-4
Quad SPST CMOS Analog Switch	3–10
High Speed Quad SPST CMOS Analog Switch	3-16
CMOS Analog Switches	319
CMOS Analog Switches	3-24
CMOS Analog Switches	3-29
CMOS Analog Switches	3-29
	Quad SPST CMOS Analog Switch High Speed Quad SPST CMOS Analog Switch CMOS Analog Switches CMOS Analog Switches CMOS Analog Switches

#### ABSOLUTE MAXIMUM RATINGS

As with all semiconductors, stresses listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Characteristics" are the only conditions recommended for satisfactory operation.

#### Analog Switches Glossary

**ANALOG SIGNAL RANGE** (± Vs) – The maximum safe input voltage range.

**BREAK-BEFORE-MAKE-DELAY** (**tOPEN**) – The elapsed time between the turn-off of one switch and the corresponding turn-on of another switch for a common change in logic state. This delay is measured between the 50% points of the output transitions.

**CHANNEL INPUT CAPACITANCE (CSOFF)** The capacitance between the analog input and ground with the channel "OFF." This capacitance consists primarily of the source-body capacitance.

**CHANNEL OUTPUT CAPACITANCE (CDOFF)** The capacitance between the analog output and ground with the channel "OFF". This capacitance consists of the sum of the drain-body capacitances.

CHANNEL OUTPUT CAPACITANCE ( $C_{DON}$ ) - The capacitance between the analog output and ground with the channel "ON".

**CHARGE INJECTION** - The amount of charge transferred to a specified load capacitance due to the switch changing state.

 $\mbox{CROSSTALK}$  - The amount of cross coupling from an "OFF" analog input to the output of another "ON" channel output.

**DIGITAL INPUT CAPACITANCE** - The capacitance between a digital input and ground.

INPUT LOW LEAKAGE CURRENT (IAL) - The current measured at the digital input with a logic low applied.

**INPUT LOW THRESHOLD (VAL)** - The maximum allowable voltage that can be applied to the digital inputs and still be recognized by the device as a low input.

**INPUT HIGH LEAKAGE CURRENT (IAH)** - The current measured at the digital input with a logic high applied.

**INPUT HIGH THRESHOLD (VAH)** - The minimum voltage that can be applied to the digital inputs and still be recognized by the device as a high input. **INPUT TO OUTPUT CAPACITANCE (CD<sub>SOFF</sub>)** - The capacitance between the analog input and output when the channel is "OFF".

"OFF" INPUT LEAKAGE CURRENT (ISOFF) - The current measured at the input of an "OFF" channel with a a specified voltage applied to both input and output. This current consists largely of the diode leakage current of the source- body junctions.

**OFF ISOLATION** – The feedthrough of an applied signal through an "OFF" switch to the output. This feedthrough occurs through the source-body and drain-body capacitances and has a greater effect at high frequencies.

"OFF" OUTPUT LEAKAGE CURRENT (IDOFF) - The current measured at the output of an "OFF" channel with a specified voltage applied to both input and output. This current is due largely to the diode leakages of the drainbody junctions.

"ON" CHANNEL LEAKAGE CURRENT (IDON) - The current flowing through the source-body and drain body junctions of the "ON" channel. This current is measured with a specified voltage applied to both the input and output.

"ON" RESISTANCE (RON) - The series "ON" channel resistance measured between the input and output terminals under a specified range of input voltages.

**SUPPLY CURRENT (IS)** - The current required from the power supply to operate the switch in a no load condition.

SWITCH TURN "OFF" TIME (tOFF) - The time required to deactivate an "ON" switch to an "OFF" state. This time is measured from the 50% point of the logic input change to the time the output reaches 10% of the initial value.

**SWITCH TURN "ON" TIME**  $(t_{ON})$  - The time required to activate an "OFF" switch to an "ON" state. This time is measured for the 50% point of the logic input to the time the output reaches 90% of the final value.

FUNCTION	DEVICE	R <sub>ON</sub> (Ω) (TYP)	ID(OFF)(NA) (TYP)	t <sub>(ON)</sub> (NS) (TYP)	t(OFF)(NS) (TYP)	P <sub>D</sub> (mW) (TYP)
SPST	HI-5040	50	0.5	370	280	1.5
2 × SPST	HI-200	55	1	240	180	- 15
	HI-300	35	0.04	210	160	1
	HI-304	35	0.04	210	160	0.3
	HI-381	35	0.04	210	160	1
	HI-5048	25	0.5	370	280	1.5
	HI-5041	50	0.5	370	280	1.5
4 x SPST	HI-201	55	1	180	155	15
	HI-201HS	30	0.3	30	40	120
SPDT	HI-301	35	0.04	210	160	1
	HI-305	35	0.04	210	160	0.3
	HI-387	35	0.04	210	160	1
	HI-5050	25	0.5	370	280	1.5
	HI-5042	50	0.5	370	280	1.5
2 x SPDT	HI-303	35	0.04	210	160	1
	HI-307	35	0.04	210	160	0.3
	HI-390	35	0.04	210	160	1
	HI-5051	25	0.5	370	280	1.5
	HI-5043	50	0.5	370	280	1.5
DPST	HI-5044	50	0.5	370	280	1.5
2 x DPST	HI-302	35	0.04	210	160	1
	HI-306	35	0.04	210	160	0.3
	H1-384	35	0.04	210	160	1
	HI-5049	25	0.5	370	280	1.5
	HI-5045	50	0.5	370	280	1.5
DPDT	HI-5046A	25	0.5	370	280	1.5
	HI-5046	50	0.5	370	280	1.5
4PST	HI-5047A	25	0.5	370	280	1.5
	H1-5047	50	0.5	370	280	1.5

#### **CMOS Switches Selection Guide**

NOTE: All data represents typical room temperature specifications at  $\pm$ 15V supplies. For guaranteed and tested specifications, consult the device data sheet.



## HI-200

#### Dual SPST CMOS Analog Switch

FEATURES		DESCRIPTION				
ANALOG CURRENT RANGE     TURN-ON TIME     LOW R <sub>ON</sub>	±15V 20mA 240ns 55Ω 5mW	<ul> <li>H1-200 is a monolithic device comprising two independently selectable SPST switches which feature fast switching speeds (290ns) combined with low power dissipation (15mW at 25°C). Each switch provides low "ON" resistance operation for input signal voltages up to the supply rails and for signal currents up to 80mA. Employing Dielectric Isolation and CMOS processing, H1-200 operates without any applications problems induced by latch-up or SCR mode phenomena.</li> <li>All devices provide break-before-make switching and are TTL and CMOS compatible for maximum application versatility. H1-200 is an ideal component for use in high frequency analog switching. Typical applications include signal path switching, sample and hold circuit, digital filters, and op amp gain switching networks.</li> <li>H1-200 is available in D1P and metal (TO-100) cans. H1-200-2 is specified from -55°C to +125°C while H1-200-5 operates from 0°C to +75°C. H1-200 is functionally and pin compatible with other available "200 series" switches.</li> </ul>				
PINOUT		FUNCTIONAL DIAGRAM				
Section 11 for F Top View $A_2$ $A_2$ C = 1 C =	Packaging	A1 O O IN 1 A1 O O UT 1 SWITCH OPEN FOR LOGIC HIGH A2 O O UT 2				

3

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	44V (±22)	Total Power Dissipation*	450mW
VREF to Ground	+20V, -5V	Operating Temperature	
Digital Input Voltage:	+VSupply +4V	HI-200-2	-55°C to +125°C
	-V <sub>Supply</sub> -4V	HI-200-4	~20°C to +85°C
Analog Input Voltage (One Switch)	+V <sub>Supply</sub> +2.0V	HI-200-5	0°C to +75°C
	-V <sub>Supply</sub> -2.0V	Storage Temperature	~65°C to +150°C

\*Derate 6mW/°C Above TA = 75°C

#### ELECTRICAL CHARACTERISTICS

**Unless Otherwise Specified** 

Supplies = +15V, -15V;  $V_{REF}$  = Open;  $V_{AH}$  (Logic Level High) = 2.4V  $V_{AL}$  (Logic Level Low) = +0.8V For Test Conditions, consult Performance Characteristics

		, н	1-200-2		F	11-200-5	**	
			<sup>o</sup> C to +12			C to +75°		
	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
ANALOG SWITCH CHARACTERISTICS V <sub>S</sub> , Analog Signal Range	Full	-15		+15	-15		+15	v
R <sub>ON</sub> , On Resistance (Note 1)	+25°C Full		55 80	70 100		55 72	80 100	ດ ດ
IS (OFF), Off Input Leakage Current (Note 6)	+25 <sup>0</sup> C Full		1 100	500		1 10	500	nA nA
ID(OFF), Off Output Leakage Current (Note 6)	+25 <sup>0</sup> C Full		1 100	500		1 10	500	nA nA
I <sub>D(ON)</sub> , On Leakage Current (Note 6)	+25 <sup>0</sup> C Full		.02 6	500		.02 6	500	An nA
<u>DIGITAL INPUT CHARACTERISTICS</u> VAL, Input Low Threshold VAH, Input High Threshold	Full Full	2.4		0.8	2.4		0.8	v v
$I_A$ , Input Leakage Current (High or Low) (Note 2)	Full			1.0			1.0	μA
SWITCHING CHARACTERISTICS								
tOPEN, Break - Before Make Delay (Note 3)	+25 <sup>0</sup> C		60			60		ns
t <sub>on</sub> , Switch on Time	+25°C		240	500		240		ns
t <sub>off</sub> , Switch off Time	+25 <sup>0</sup> C		330	500		500		ns
"Off Isolation" (Note 4)	+25 <sup>0</sup> C		70			70		dB
CS (OFF), Input Switch Capacitance	+25 <sup>0</sup> C		5.5			5.5		pF
CD (OFF), <b>(</b>	+25 <sup>0</sup> C		5.5			5.5		рF
C <sub>D(ON)</sub> , Output Switch Capacitance	+25 <sup>0</sup> C		11			11		pF
C <sub>A</sub> , Digital Input Capacitance	+25 <sup>0</sup> C		5			5		pF
CDS (OFF), Drain-To-Source Capacitance	+25 <sup>0</sup> C		0.5			0.5		pF
POWER REQUIREMENTS (Note 5)	+25 <sup>0</sup> C		15			15		mW
PD, Power Dissipation	Full +25 <sup>0</sup> C		0.5	60		0.5	60	mW mA
I <sup>+</sup> , Current	Full +25 <sup>0</sup> C		0.5	2.0		0.5	2.0	mA mA
I⁻, Current	Full		0.5	2.0		0.0	2.0	mA

NOTES:

1. V<sub>OUT</sub> = ±10V I<sub>OUT</sub> = 1mA 2. Digital Inputs Are MOS Gates - Typical Leakage is

Less Than 1nA 3. V<sub>AH</sub> = 4.0V


4.  $V_A = +5V$ ,  $R_L = 1K\Omega$ ,  $C_L = 10pF$ ,  $V_S = 3VRMS$ , f = 100kHz

5.  $V_A = +3V$  or  $V_A = OV$  For Both Switches

6. Refer to leakage current measurement diagram on page (3~8)

#### SCHEMATIC DIAGRAMS

TTL/CMOS **REFERENCE CIRCUIT** 




ζ


3


EXCEPT AS SHOWN.


(UNLESS OTHERWISE SPECIFIED  $T_A = 25^{\circ}$ C,  $V_{SUPPLY} = \pm 15V$ ,  $V_{AH} = 2.4V V_{AL} = 0.8V$  and  $V_{REF} = 0$ PEN).


ON RESISTANCE vs. ANALOG SIGNAL LEVEL, SUPPLY VOLTAGE AND TEMPERATURE













#### PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (Continued)







## HI-201 Quad SPST CMOS Analog Switch

FEATURES	DESCRIPTION
<ul> <li>ANALOG VOLTAGE RANGE ±15V</li> <li>ANALOG CURRENT RANGE 80mA</li> <li>TURN-ON TIME 185ns</li> <li>LOW RON 55 Ω</li> <li>LOW POWER DISSIPATION 15mW</li> <li>TTL/CMOS COMPATIBLE</li> </ul>	HI-201 is a monolithic device comprising four independently selectable SPST switches which feature fast switching speeds (185ns) combined with low power dissipation (15mW at 259C). Each switch provides low "ON" resistance operation for input signal voltages up to the supply rails and for signal currents up to 80mA. Employing Dielectric Isolation and CMOS processing, HI-201 operates without any applications problems induced by latch-up or SCR-mode phenomena.
APPLICATIONS	All devices provide break-before-make switching and are TTL
<ul> <li>HIGH FREQUENCY ANALOG SWITCHING</li> <li>SAMPLE AND HOLD CIRCUITS</li> <li>DIGITAL FILTERS</li> <li>OP AMP GAIN SWITCHING NETWORKS</li> </ul>	<ul> <li>All devices provide break-benore-inake switching and are TTL and CMOS compatible for maximum application versatility. HI-201 is an ideal component for use in high frequency analog switching. Typical applications include signal path switching, sample and hold circuit, digital filters, and op amp gain switching networks.</li> <li>HI-201 is available in a 16 lead dual-in-line package. HI-201-2 is specified from -55°C to +125°C while HI-201-5 operates from 0°C to +75°C. HI-201 is functionally and pin compatible with other available "200 series" switches.</li> </ul>
PIN OUT	FUNCTIONAL DIAGRAM
Section 11 for Packaging Top View A1 1 OUT 1 2 IN 1 3 V- 4 GND 5 IN 4 6 OUT 4 7 A3 4 8 OUT 4 7 A3 4 8 OUT 1 2 IN 1 3 OUT 2 IN 1 3 OUT 2 IN 1 3 OUT 2 IN 1 3 OUT 2 IN 1 3 OUT 2 IN 1 3 OUT 2 IN 1 3 OUT 2 IN 1 3 OUT 2 IN 1 3 OUT 2 IN 1 3 OUT 3 OUT 2 IN 1 3 OUT 3 OUT 2 IN 1 3 OUT 3	TYPICAL SWITCH

3

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage Between Pins 4 and 13	44V (±22)	Total Power Dissipation*	750mW
VREF to Ground	+20V, -5V	Operating Temperature	
Digital Input Voltage:	VSupply(+) +4V	HI-201-2	-55°C to +125°C
	V <sub>Supply</sub> (-) -4V	HI-201-4	-20°C to +85°C
Analog Input Voltage (One Switch)	+V <sub>Supply</sub> +2.0V	HI-201-5	0°C to +75°C
	-VSupply -2.0V	Storage Temperature	-65°C to +150°C
		*Derate 8mW/ºC Above T <sub>A</sub> = +	75°C

#### **ELECTRICAL CHARACTERISTICS**

Unless Otherwise Specified

Supplies = +15V, -15V;  $V_{REF}$  = Open;  $V_{AH}$  (Logic Level High) = 2.4V  $V_{AL}$  (Logic Level Low) = +0.8V For Test Conditions, consult Performance Characteristics

			HI-201-2			HI-201-5	**	
		-55	<sup>0</sup> C to +12	5 <sup>0</sup> C	00	C to +75 <sup>0</sup>	C	
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
ANALOG SWITCH CHARACTERISTICS VS, Analog Signal Range	Full	-15		. 15	- 15		. 15	v
		-15		+15	-15		+15	
R <sub>ON</sub> , On Resistance (Note 1)	+25 <sup>0</sup> C Full		55 80	70 100		<b>55</b> 75	80 100	Ω Ω
IS(OFF), Off Input Leakage Current (Note 6)	+25 <sup>0</sup> C Full		2	500		2	250	nA nA
ID(OFF), Off Output Leakage Current (Note 6)	+25 <sup>0</sup> C Full		2	500		2	250	nA nA
ID(ON), On Leakage Current (Note 6)	+25 <sup>0</sup> C Full		2	500		2	250	nA nA
<u>DIGITAL INPUT CHARACTERISTICS</u> VAL, Input Low Threshold VAH, Input High Threshold	Full Full	2.4		0.8	2.4		0.8	v v
I <sub>A</sub> , Input Leakage Current (High or Low) (Note 2)	Full			1.0			1.0	μA
SWITCHING CHARACTERISTICS								
tOPEN, Break - Before Make Delay (Note 3)	+25 <sup>0</sup> C		30			30		ns
t <sub>on</sub> , Switch ON Time	+25°C		185	500		185	1	ns
toff, Switch OFF Time	+25°C		220	500		220		ns
"Off Isolation" (Note 4)	+25 <sup>0</sup> C		80			80		dB
CS (OFF), Input Switch Capacitance	+25 <sup>0</sup> C		5.5			5.5		pF
CD (OFF),	+25 <sup>0</sup> C		5.5			5.5		pF
C <sub>D(ON)</sub>	+25 <sup>0</sup> C		11			11		pF
C <sub>A</sub> , Digital Input Capacitance	+25 <sup>0</sup> C		5			5		pF
CDS (OFF), Drain-To-Source Capacitance	+25 <sup>0</sup> C		0.5			0.5		pF
POWER REQUIREMENTS (Note 5)	+25 <sup>0</sup> C		15			15		mW
PD, Power Dissipation	Full +25 <sup>0</sup> C		0.5	60		0.5	60	mW mA
l+ , Current (Pin 13)	Full +25 <sup>0</sup> C			2.0		0.5	2.0	mA
– Current (Pin 4)	Full		0.5	2.0		0.5	2.0	mA mA


4.  $V_A = 5V$ ,  $B_L = 1K\Omega$ ,  $C_L = 10pF$ ,  $V_S = 3VRMS$ , f = 100KHz5.  $V_A = +3V$  or  $V_A = 0V$  For all Switches


NOTES 1. V<sub>OUT</sub> = ±10V I<sub>OUT</sub> = 1mA 2. Digital Inputs Are MOS Gates - Typical Leakage is Less Than 1nA

3. V<sub>AH</sub> = 4.0V

6. Refer to leakage current measurement diagram on page (3~14)

#### SCHEMATIC DIAGRAMS








3


(UNLESS OTHERWISE SPECIFIED T<sub>A</sub> = 25°C,  $V_{SUPPLY}$  = ±15V,  $V_{AH}$  = 2.4 V  $V_{AL}$  = 0.8V AND  $V_{REF}$  = OPEN).


ON RESISTANCE vs. ANALOG SIGNAL LEVEL, SUPPLY VOLTAGE AND TEMPERATURE














Analog Signal Level - Volts

#### PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (Continued)



#### SWITCHING WAVEFORMS









## HI-201HS

#### High Speed Quad SPST **CMOS** Analog Switch

#### Preliminary

FEATURES		DESCRIPTION
<ul> <li>ANALOG VOLTAGE RANGE</li> <li>ANALOG CURRENT RANGE</li> <li>TURN-ON TIME</li> <li>LOW RON</li> <li>LOW POWER DISSIPATION</li> <li>TTL COMPATIBLE</li> <li>LOW CHARGE INJECTION</li> </ul> <b>APPLICATIONS</b> HIGH FREQUENCY ANALOG SWITCHING <ul> <li>SAMPLE AND HOLD CIRCUITS</li> <li>DIGITAL FILTERS</li> <li>OP AMP GAIN SWITCHING NETWORKS</li> </ul>	±15V 80mA 30ns 30Ω 120mW 10pC	The Harris HI-201HS is a monolithic CMOS analog switch featuring very fast switching speeds and low ON resistance. The device consists of four independently selectable SPST switches and is identical in pinout to the HI-201 quad switch. Fabricated using the Harris dielectric isolation technology, this TTL compatible device offers improved performance over previously available CMOS analog switches. Featuring switching speeds of 50ns max., low ON resistance of 50 $\Omega$ max., and wide analog signal range of ±15V, the HI-201HS is designed for any application where improved switching performance, particularly switching speed, is required. The HI-201HS is available in a 16 lead dual-in-line package. The HI-201HS-2 is specified for the temperature range of -550°C to +1250°C and the HI-201HS-5 operates from 0°C to +75°°C.
PIN OUT		FUNCTIONAL DIAGRAM





#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage Between Pins 4 and 13	+36V	<b>Total Power Dissipation*</b>	750mW
		Operating Temperature	
Digital Input Voltage:	VSupply(+) +4V	HI-201HS-2	-55°C to +125°C
	V <sub>Supply</sub> (-) -4V	HI-201HS-4	-20°C to +85°C
Analog Input Voltage (One Switch)	+V <sub>Supply</sub> +2.0V	HI-201HS-5	0°C to +75°C
	-V <sub>Supply</sub> -2.0V	Storage Temperature	-65°C to +150°C

\*Derate 8mW/°C Above TA = +75°C

#### ELECTRICAL CHARACTERISTICS Unless Otherwise Specified, Supplies = +15V, -15V; V<sub>AH</sub> (Logic Level High) = 5.0V; V<sub>A1</sub> (Logic Level Low) = +0.8V

					·
		HI-201HS-2 HI-201HS-5			
PARAMETER	TEMP.	MIN.	TYP.	MAX.	UNITS
ANALOG SWITCH CHARACTERISTICS					
VS, Analog Signal Range	Full	-15		+15	v
RON, On Resistance (Note 2)	+25°C Full		30	50 75	$\Omega \Omega \Omega$
IS(OFF), Off Input Leakage Current	+25°C Full		.3	10 100	nA nA
ID(OFF), Off Output Leakage Current	+25°C Full		.3	10 100	nA nA
ID(ON), On Leakage Current	+25°C Full		.1	10 100	nA nA
DIGITAL INPUT CHARACTERISTICS					
VAL, Input Low Threshold	Full			0.8	v
VAH, Input High Threshold	+25°C Full	2.0 2.4			V V
IAL, Input Leakage Current (Low)	Full			500	μΑ
IAH, Input Leakage Current (High)	Full			40	μΑ
SWITCHING CHARACTERISTICS					
tON, Switch ON Time (Note 3)	+25°C		30	50	пs
tOFF, Switch OFF Time (Note 3)	+25°C		40	50	лs
"Off Isolation" (Note 4)	+25°C		72		dB
Crosstalk (Note 5)	+25°C		86		dB
Charge Injection (Note 6)	+25°C		10		pC
CS(OFF), Input Switch Capacitance	+25°C		10		pF
CD(OFF), Output Switch Capacitance	+250C		10		рF
CD(ON),	+25°C		30		pF
CA, Digital Input Capacitance	+25ºC		18		pF
CDS(OFF), Drain-to-Source Capacitance	+25°C		.5		pF
POWER REQUIREMENTS (Note 7)					
PD, Power Dissipation	+25°C Full		120	240	mW mW
l <sup>+</sup> , Current (Pin 13)	+25°C Full		4.5	10.0	mA mA
I⁻, Current (Pín 4)	+25°C Full		3.5	6	mA mA

NOTES:

 Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

2. VOUT =  $\pm 10V$ , IOUT = 1mA

3.  $RL = 1k\Omega$ , CL = 35pF, VIN = +10V, VA = +5V


4. VA = 5V, RL = 1K  $\Omega$ , CL = 10pF, VS = 3 VRMS, f = 100kHz

5. VA = 5V,  $RL = 1k\Omega$ , f = 100kHz, VIN = 2Vp-p

6. CL = 1000pF, VIN = 0V,  $RIN = 0\Omega$  $\Delta Q = CL \times \Delta VO$ 


7. VA = 5V or VA = 0 for all switches.

#### SWITCHING TEST CIRCUIT (ton, toff)




4

#### SWITCHING WAVEFORMS




ton, toff (TTL INPUT) VAH = +5.0V





## HI-300 thru HI-307 CMOS Analog Switches



З

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage Between Supplies	44V (±22V)	Total Power Dissipation	
Digital Input Voltage	V <sup>+</sup> +4.0V V <sup>-</sup> -4.0V	14 Pin Epoxy DIP         526mW           14 Pin Ceramic DIP         588mW           10 Pin Metal Can*         435mW           *Derate 6.9mW/0°C Above T <sub>A</sub> = 70°C         70°C	1
Analog Input Voltage	V <sup>+</sup> 1.5V V <sup>-</sup> 1.5V	Operating Temperature HI-3XX-2 - 55°C to +125°C HI-3XX-5 0°C to +75°C	

ELECTRICAL CHARACTERISTICS Unless otherwise specified; Supplies = +15V, -15V; VIN = Logic Input. HI-300-303 : VIN - for Logic "1" = 4V, for Logic "0" = 0.8V

-65°C to +150°C

HI-304-307 : VIN - for Logic "1" = 11V, for Logic "0" = 3.5V

Storage Temperature

		-55°C to +125°C		0°C to +75°C				
PARAMETER	TEMP	MIN	TYP	MAX	MIN	түр	MAX	UNITS
ANALOG SWITCH CHARACTERISTICS								
Analog Signal Range	Full	-15		+15	-15		+15	v
RON ON Resistance (Note 2)	+25°C		35	50		35	50	Ω Ω
	Full		40	75	1	40	75	Ω
ISOFF OFF Input Leakage Current (Note 3)	+25°C		0.04	1	1	0.04	5	nA
	, Full		1	100	1	0.2	100	nA
IDOFF OFF Output Leakage Current (Note 3)	+25°C Full		0.04	1 100		0.04 0.2	5 100	nA nA
IDON ON Leakage Current (Note 4)	+25°C		0.03	1	}	0.03	5	nA
IDON ON Leakage Current (Note 4)	Full		0.05	100		0.03	100	nA
DIGITAL INPUT CHARACTERISTICS								
VINL Input Low Level *	Full			0.8	1		0.8	v
VINH Input High Level *	Full	4			4		-	v
VINL Input Low Level **	Full	1		3.5	1		3.5	v
VINH Input High Level **	Full	11			11	l		v
INL Input Leakage Current (Low) (Note 5)	Full	1		1			1	μA
INH Input Leakage Current (High) (Note 5)	Full	1		1			1	μA
SWITCHING CHARACTERISTICS								
tOPEN Break-Before-Make Delay ***	+25°C		60			60		ns
ton Switch On Time *	+25°C	1	210	300		210	300	ns
tOFF Switch Off Time *	+25°C		160	250		160	250	ns
ton Switch On Time **	+25°C	ļ	160	250		160	250	ns
tOFF Switch Off Time **	+25°C		100	150		100	150	ns
Off Isolation (Note 6)	+25°C		60			60		dB
Charge Injection (Note 7)	+25°C		3			3	•	mV
CSOFF Input Switch Capacitance	+25°C		16			16		pF
CDOFF Output Switch Capacitance	+25°C		14	1	1	14		pF
CDON Output Switch Capacitance	+25°C	1	35		1	35		pF
CIN (High) Digital Input Capacitance	+25°C		5			5	1	pF
CIN (Low) Digital Input Capacitance	+25°C		5			5		pF
POWER REQUIREMENTS								
I+ Current * (Note 8)	+25°C Full		0.09	0.5		0.09	0.5	mA mA
I- Current * (Note 8)	+25°C Full		0.01	10		0.01	100	μA μA
I+ Current * (Note 9)	+25°C Full		0.01	10		0.01	100	μΑ μΑ μΑ
I- Current * (Note 9)	+25°C Full		0.01	10		0.01	100	μΑ μΑ
I+ Current ** (Note 10)	+25°C Full	1	0.01	10		0.01	100	μA
I- Current ** (Note 10)	+25°C Full		0.01	10		0.01	100	μΑ μΑ
I+ Current ** (Note 11)	+25°C		0.01	10	1	0.01	100	μΑ μΑ
I- Current ** (Note 11)	Full +25°C		0.01	100 10		0.01	100	μΑ μΑ

\* HI-300 thru HI-303 Only; \*\* HI-304 thru HI-307 Only; \*\*\* HI-301, HI-303, HI-305, HI-307 Only

#### **ELECTRICAL CHARACTERISTICS NOTES:**

- As with all semiconductors, stresses listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Characteristics" are the only conditions recommended for satisfactory operation.
- V<sub>S</sub> = ± 10V, I<sub>OUT</sub> = -10mA On resistance derived from the voltage measured across the switch under the above conditions.
- 3.  $V_S = \pm 14V, V_D = \pm 14V.$
- 4.  $V_{S} = V_{D} = \pm 14V$ .
- 5. The digital inputs are diode protected MOS gates and typical leakages of 1nA or less can be expected.

- 6. VS =  $1V_{RMS}$ , f = 500kHz, CL = 15pF, RL = 1k. CL = CFIXTURE + CPROBE, "Off Isolation" = 20logVS/VD.
- 7. V<sub>S</sub> = 0V, C<sub>L</sub> = 10,000pF, Logic Drive = 5V pulse. (HI-300 -303) Switches are symmetrical; S and D may be interchanged. Logic Drive = 15V (HI-304-307)
- 8. VIN = 4V (one input) (all other inputs = 0V)
- 9.  $V_{IN} = 0.8V$  (all inputs).
- 10. VIN = 15V (all inputs).
- 11. VIN = OV (all inputs).
- 12. To drive from DTL/TTL circuits, pull-up resistors to +5V supply are recommended.


#### TEST CIRCUITS


#### SWITCHING TEST CIRCUIT (tON, tOFF)


SWITCH TYPE	VINH
HI-300 thru HI-303	4V
HI-304 thru HI-307	15V


#### BREAK-BEFORE-MAKE TEST CIRCUIT (tBBM)

SWITCH TYPE	VINH			
HI-301, HI-303	5V			
HI-305, HI-307	15V			












#### TYPICAL PERFORMANCE CURVES




t - SWITCHING TIME (ns)




INPUT SWITCHING THRESHOLD VS. POSITIVE SUPPLY VOLTAGE HI-300 thru HI-307





5 10 V- NEGATIVE SUPPLY (VOLTS)

SWITCHING TIME VS. NEGATIVE SUPPLY VOLTAGE HI-304 thru HI-307





## HI-381/384/ 387/390

**CMOS** Analog Switches

FEATURES	APPLICATIONS					
	<ul> <li>SAMPLE AND HOLD i.e. LOW LEAKAGE SWITCHING</li> <li>OP AMP GAIN SWITCHING i.e. LOW ON RESISTANCE</li> <li>PORTABLE BATTERY OPERATED CIRCUITS</li> <li>LOW LEVEL SWITCHING CIRCUITS</li> <li>DUAL OR SINGLE SUPPLY SYSTEMS</li> </ul>					
FUNCTIONAL DIAGRAM	DESCRIPTION					
IN OF TYPICAL SWITCH - 300 SERIES	The HI-381 through HI-390 series of switches are monolithic devices fabricated using CMOS technology and the Harris di- electric isolation process. These devices are TTL compatible and are available in four switching configurations. (See device pinout for particular switching function with a logic "1" input.) These switches feature low leakage and supply currents, low and nearly constant ON resistance over the analog signal range, break- before-make switching and low power dissipation. The HI-381 and HI-387 switches are available in a 14 pin epoxy or ceramic DIP or10 pin metal can. The HI-384 and HI-390 are available in a 16 pin epoxy or ceramic DIP. Each of the individual switch types are available in the -55°C to +125°C					
<b>PINOUTS</b> (SWITCH STATES ARE FOR A LOGIC "1" INPUT	and 0°C to +75°C operating ranges.					
PINOUTSCONTENSIATES ARE PUR A LUGIC 1 INPUTSUBLE STATES ARE PUR A LUGIC 1 INPUTSUBLE STATES ARE PUR A LUGIC 1 INPUTDUAL SPST HI-381 (TOP VIEWS)DUAL SPST HI-381 (TOP VIEWS)NC 3NC 4INI 5S1 1S1 1IDUAL SPST HI-381 (TOP VIEWS)S1 1S1 1IDUAL SPST HI-381 (TOP VIEWS)S1 1IDUAL SPST HI-381 	$\frac{1}{1}$ Section 11 for Packaging $\frac{1}{1}$ Section 11 for Packaging $\frac{1}{1}$ SPDT HI-387 (TOP VIEWS) $\frac{1}{1}$					
DUAL DPST HI-384 (TOP VIEW)	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1					

#### **SPECIFICATIONS**

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage Between Supplies	44V (±22)	Total Power Dissipation	
5		14 Pin Epoxy DIP	526mW
Digital Input Voltage		14 Pin Ceramic DIP	588mW
	V++4.0V	16 Pin Epoxy DIP	625mW
	V4.0V	16 Pin Ceramic DIP	685mW
		10 Pin Metal Can*	435mW
Analog Input Voltage		*Derate 6.9mW/ºC ab	ove T <sub>A</sub> = 70°C
	V <sup>+</sup> +1.5V		<i>,</i> ,
	V <sup></sup> -1.5V	Operating Temperature	
		HI-3XX-2	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C	HI-3XX-5	0°C to +75°C

ELECTRICAL CHARACTERISITICS Unless otherwise specified; Supplies = +15V, -15V; VIN = Logic Input, VIN for logic "1" = 4V, for logic 0 = .8V

		-55°C to +125°C			0oC	to +75º(	;	
PARAMETER	темр	MIN	түр	МАХ	MIN	TYP	мах	UNITS
ANALOG SWITCH CHARACTERISTICS								
Analog Signal Range	FULL	-15		+15	-15		+15	v
RON ON Resistance (Note 2)	+25°C FULL		35 40	50 75		35 40	50 75	Ω Ω
ISOFF OFF Input Leakage Current (Note 3)	+25°C		.04	1		.04	5	nA
	FULL		1	100		0.2	100	nA
IDOFFOFFOutput Leakage Current (Note 3)	+25°C FULL		.04 1	1 100		.04 0.2	5 100	nA nA
ID <sub>ON</sub> ON Leakage Current (Note 4)	+25°C		.03	1		.03	5	nA
	FULL		0.5	100		0.2	100	nA
DIGITAL INPUT CHARACTERISTICS								
VINL Input Low Level	FULL			.8			.8	v
VINH Input High Level	FULL	4			4			v
IINH Input Leak. Current (High) (Note 5)	FULL			1			1	μΑ
INL Input Leak. Current (Low) (Note 5)	FULL			1			1	μA
SWITCHING CHARACTERISTICS								
(HI-387/ tOPEN, Break-Before Make Delay 390 only)	+25°C		60			60		ns
ton, Switch ON Time	+25°C		210	300		210	300	ns
tOFF, Switch OFF Time	+25°C		160	250		160	250	ns
OFF Isolation (Note 6)	+25°C		60			60		dB
Charge Injection (Note 7)	+25ºC		3			3		mV
CSOFF Input Switch Capacitance	+25ºC		16			16		pF
CDOFF Output Switch Capacitance	+25°C		14			14		pF
CDON Output Switch Capacitance	+25°C		35			35		pF
CIN (High) Digital Input Capacitance	+25°C		5			5		pF
CIN (Low) Digital Input Capacitance	+25°C		5			5		pF
POWER REQUIREMENTS								
I+ Current (Note 8)	+25°C		.09	.5		.09	.5	mA
I- Current (Note 8)	FULL +25°C		01	1 10		.01	1	mA A
I- CUITERIE (NOLE O)	FULL		.01	100		.01	100	μΑ μΑ
I+ Current (Note 9)	+25°C		.01	10		.01	100	μΑ
	FULL			100				μA
I– Current (Note 9)	+25°C FULL		.01	10 100		.01	100	μΑ μΑ
	FULL			100				μΑ

#### **ELECTRICAL CHARACTERISTICS NOTES:**

- As with all semiconductors, stresses listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Characteristics" are the only conditions recommended for satisfactory operation.
- V<sub>S</sub> = ± 10V, I<sub>OUT</sub> = -10mA on resistance derived from the voltage measured across the switch under the above conditions.
- 3.  $V_S = \pm 14V, V_D = \pm 14V.$
- 4.  $V_{S} = V_{D} = \pm 14V$ .

TEST CIRCUITS


- 5. The digital inputs are diode protected MOS gates and typical leakages of 1nA or less can be expected.
- V<sub>S</sub> = 1V<sub>RMS</sub>, f = 500kHz, C<sub>L</sub> = 15pF, R<sub>L</sub> = 1k, C<sub>L</sub> = C<sub>FIXTURE</sub> + C<sub>PROBE</sub>, "off isolation" = 20log V<sub>S</sub>/V<sub>D</sub>.
- 7. V<sub>S</sub> = 0V, C<sub>L</sub> = 10,000pF, Logic Drive = 5V pulse. Switches are symmetrical; S and D may be interchanged.
- 8. VIN = 4V. (one input) (all other inputs = 0)
- 9. VIN = 0.8V. (all inputs)
- 10. To drive from DTL/TTL circuits, pull-up resistors to +5V Supply are recommended.

#### SWITCHING TEST CIRCUIT (tON, tOFF)

SWITCH TYPE	VINH	
HI-381 thru HI-390	5V	

#### BREAK-BEFORE-MAKE TEST CIRCUIT (tBBM)

SWITCH TYPE	· · VINH
HI-387 and HI-390	5V



tRRM


tRRM


#### VO SWITCH OUTPUT \$RL CL 300 Ω 33pF LOGIC INPUT GND LOGIC "1" = SWITCH ON" VINH 50% 50% LOGIC οv nn% 10% SWITCH OV

TOFE

>+15V

\*Inverted logic for HI-381





CDON - OUTPUT ON CAPACITANCE (pF)


60

20 L

4 6 8 10 12 1 VD - DRAIN VOLTAGE (VOLTS)

ş

#### TYPICAL PERFORMANCE CURVES (Continued)



### HARRIS HI-5040 thru HI-5051 HI-5046A and HI-5047A CMOS Analog Switches

FEATURES			DESCRIPTION
<ul> <li>WIDE ANALOG SIGN</li> <li>LOW "ON" RESISTAI</li> <li>HIGH CURRENT CAF</li> <li>BREAK-BEFORE-MA TURN-ON TIME TURN-OFF TIM</li> <li>NO LATCH-UP</li> <li>INPUT MOS GATES TROSTATIC DIS</li> <li>DTL, TTL, CMOS, PM</li> </ul>	NCE (TYP) PABILITY (TYP) AKE SWITCHING (TYP) E (TYP) ARE PROTECTED CHARGE	±15V 25Ω 80mA 370ns 280ns FROM ELEC-	This family of CMOS analog switches offers low-resistance switching performance for analog voltages up to the supply rails and for signal currents up to 80mA. "ON" resistance is low and stays reasonably constant over the full range of operating signal voltage and current. RON remains exceptionally constant for input voltages between +5V and -5V and currents up to 50mA. Switch impedance also changes very little over temp- erature, particularly between 0°C and +75°C. RON is nomin- ally 25 ohms for HI-5048 through HI-5051 and HI-5046A/ 5047A and 50 $\Omega$ for HI-5040 through HI-5047.
APPLICATIONS			All devices provide break-before-make switching and are TTL and CMOS compatible for maximum application versatility. Performance is further enhanced by Dielectric Isolation pro-
<ul> <li>HIGH FREQUENCY S</li> <li>SAMPLE AND HOLD</li> <li>DIGITAL FILTERS</li> <li>OP AMP GAIN SWITC</li> </ul>			and output leakage currents (0.8nA at 25°C). This family of switches also features very low power operation (1.5mW at 25°C). There are 14 devices in this switch series which are differentiated by type of switch action and value of $R_{ON}$ (see Functional diagram). All devices are available in 16 pin D.1.P. packages. The H1-5040/5050 switches can directly replace IH-5040 series devices and are functionally compatible with the DG 180/190 family. Each switch type is available in the -55°C to +125°C and 0°C to +75°C performance grades.
FUNCTIONAL DES	SCRIPTION		FUNCTIONAL DIAGRAM
	Secti	on 11 for Packaging	
PART NUMBER HI-5040 HI-5041 HI-5042 HI-5043 HI-5044 HI-5045 HI-5046 HI-5046A HI-5047 HI-5047A HI-5047A HI-5049 HI-5050 HI-5051	TYPE SPST DUAL SPST SPDT DUAL SPDT DPST DUAL DPST OPDT 4PST DUAL SPST DUAL SPST DUAL SPDT	RON         75Ω         75Ω         75Ω         75Ω         75Ω         75Ω         75Ω         30Ω         30Ω	TYPICAL DIAGRAM
			3-

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V <sup>+</sup> −V <sup>−</sup> )	36V	Analog Current (S to D)	80mA
V <sub>B</sub> to Ground	V+, V-	Total Power Dissipation*	450mW
Digital and Analog	V <sup>+</sup> +4V	Operating Temperature	
Input Voltage	V <sup>-</sup> -4V	HI-50XX-2	-55 <sup>0</sup> C to +125 <sup>0</sup> C
		HI-50XX-5	0°C to +75°C
		Storage Temperature	-65 <sup>0</sup> C to +150 <sup>0</sup> C
· ·		*Derate 6mW/ <sup>0</sup> C above T <sub>A</sub> =	= 75 <sup>0</sup> C

#### **ELECTRICAL CHARACTERISTICS**

Unless Otherwise Specified


Supplies = +15V, -15V;  $V_{R}$  = 0V;  $V_{AH}$  (Logic Level High) = 3.0V;  $V_{AL}$  (Logic Level Low) = +0.8V,  $V_{L}$  = +5V For Test Conditions, consult Performance Characteristics

		-55 <sup>0</sup> C to +125 <sup>0</sup> C			00	· ·		
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ANALOG SWITCH CHARACTERISTICS								
Analog Signal Range	Full	-15		+15	-15		+15	v
Ron,"ON" Resistance (Note 1a)	+25 <sup>0</sup> C		50			50		Ω
	Full			75			75	Ω
Ron,"ON"Resistance (Note 1b)	+25°C		25		Í i	25		Ω
	Full		_	50			50	Ω
Ron, Channel-to-Channel Match (Note 1a)	+25 <sup>0</sup> C		2	10		2	10	Ω
Ron, Channel-to-Channel Match (Note 1b)	+25°C		1	5		1	5	Ω
IS(OFF) = ID(OFF), Off Input or Output	+25 <sup>0</sup> C		0.8	1		0.8		nA
Leakage Current	Full		100	500		100	500	nA
I <sub>D(ON)</sub> , On Leakage Current	+25°C		0.01	F 00		0.01		nA
	Fuil		2	500		2	500	nA
DIGITAL INPUT CHARACTERISTICS								l l
V <sub>AL</sub> , Input Low Threshold	Full			0.8			0.8 9	v
VAH, Input High Threshold	Full	3.0			3.0		i,	l v
I <sub>A</sub> , Input Leakage Current (High or Low)	Fuli		.01	1.0		.01	1.0	μΑ
SWITCHING CHARACTERISTICS	1							
t <sub>on</sub> , Switch "ON" Time	+25 <sup>0</sup> C		370	1000		370	1000	ns
t <sub>off</sub> , Switch "OFF" Time	+25°C		280	500		280	500	ns
Charge Injection (Note 2)	+25°C		5	20		5		mν
"OFF Isolation" (Note 3)	+25°C	75	80			80	·	dB
"Crosstalk" (Note 3)	; +25°C	80	88	[		88		dB
<sup>C</sup> S(OFF), Input Switch Capacitance	+25°C		11			11		ρF
	+25°C		11			11		pF
Output Switch Capacitance		1						
<sup>C</sup> D(ON),	+25°C		22			22		pF
C <sub>A</sub> , Digital Input Capacitance	+25°C	{	5			5		pF
CDS (DFF), Drain-To-Source Capacitance	+25 <sup>0</sup> C		0.5			0.5		pF
POWER REQUIREMENTS	-			t				
P <sub>D</sub> , Quiescent Power Dissipation	+25°C		1.5			1.5		mW
1 <sup>+</sup> , +15V Quiescent Current	Full			0.3			0.5	mA
I <sup>-</sup> , -15V Quiescent Current	Full			0.3			0.5	mA
II, +5V Quiescent Current	Full			0.3			0.5	mA
I <sub>B</sub> , Gnd Quiescent Current	Full	1		0.3	1	1	0.5	mA

NOTES: 1.  $V_{OUT} = \frac{1}{10V}$ ,  $I_{OUT} = 1mA$ a) For HI-5040 thru HI-5047 b) For HI-5048 thru HI-5051, HI-5046A/5047A 2.  $V_{IN} = 0V$ ,  $C_L = 10,000pF$ 3.  $R_L = 100\Omega$ , f = 100 KHz,  $V_{IN} = 2 V_{PP}$ ,  $C_L = 5pF$ 


#### SWITCH FUNCTIONS

#### SWITCH STATES ARE FOR LOGIC "1" INPUT



#### PIN CONFIGURATIONS


#### SWITCH STATES ARE FOR LOGIC "0" INPUT




3-32


(UNLESS OTHERWISE SPECIFIED T<sub>A</sub> = 25°C, V<sup>+</sup> = +15V, V<sup>-</sup> = -15V, V<sub>L</sub> = +5V, V<sub>R</sub> = 0V, V<sub>AH</sub> = 3.0V and V<sub>AL</sub> = 0.8V

ON RESISTANCE vs. ANALOG SIGNAL LEVEL, SUPPLY VOLTAGE AND TEMPERATURE







NORMALIZED "ON" RESISTANCE vs. TEMPERATURE




#### **PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (continued)**







OFF LEAKAGE CURRENT

vs. TEMPERATURE






3-34




#### SWITCHING CHARACTERISTICS



200ns/DIV

200ns/DIV

#### SCHEMATIC DIAGRAMS



EXCEPT AS SHOWN

3-37

### CMOS Analog Multiplexers

# ~~~

#### PAGE

Selection Guides		4-2
HI-506/507	Single 16/Differential 8 Channel CMOS Analog Multiplexers	4-3
HI-506A/507A	16 Channel CMOS Analog Multiplexer with Overvoltage Protection	4-9
HI-508/509	Single 8/Differential 4 Channel CMOS Analog Multiplexer	4-15
HI-508A/509A	8 Channel CMOS Analog Multiplexers with Overvoltage Protection	4-22
HI-516	16 Channel/Differential 8 Channel CMOS High Speed Analog Multiplexers	4-28
HI-518	8 Channel/Differential 4 Channel CMOS High Speed Analog Multiplexer	4-31
HI-524	4 Channel Video Multiplexer	4-34
HI-539	Monolithic, Four Channel Low Level, Differential Multiplexer	4-39
HI-1818A/1828A	Low Resistance 8 Channel CMOS Analog Multiplexers	4-48

#### ABSOLUTE MAXIMUM RATINGS

As with all semiconductors, stresses listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Characteristics" are the only conditions recommended for satisfactory operation.

#### **CMOS Multiplexers Selection Guide**

FUNCTION	DEVICE	FEATURE	TTL "HIGH" MIN(V)	R <sub>ON</sub> (Ω) (TYP)	lD(OFF) (nA) (TYP)	<sup>t</sup> (ON) (ns) (TYP)	<sup>t</sup> (OFF) (ns) (TYP)	P <sub>D</sub> (mW) (TYP)	PAGE
4-CHANNEL DIFFERENTIAL	HI-1828A	LOW R <sub>ON</sub> LOW LEAKAGE	4.0	250	0.05	350	250	5	48
	HI-509A	ANALOG INPUT OVERVOLTAGE PROTECTION	4.0	1200	1.0	300	300	7.5	22
8-CHANNEL	HI-1818A	LOW R <sub>ON</sub> LOW LEAKAGE	4.0	250	0.1	350	250	5	48
	HI-508A	ANALOG OVERVOLTAGE PROTECTION	4.0	1200	1.0	300	300	7.5	22
8-CHANNEL	HI-507	LOW RON	2.4	170	1.0	300	300	30	3
DIFFERENTIAL	HI-507A	ANALOG OVERVOLTAGE PROTECTION	4.0	1200	1.0	300	300	7.5	9
16-CHANNEL	HI-506	LOW R <sub>ON</sub>	2.4	170	1.0	300	300	30	3
	HI-506A	ANALOG OVERVOLTAGE PROTECTION	4.0	1200	1.0	300	300	7.5	34
8-CHANNEL/ 4 DIFFERENTIAL	HI-518	HIGH SPEED LOW LEAKAGE	2.4	620	0.035	100	80	525	31
16-CHANNEL/ 8DIFFERENTIAL	HI-516	HIGH SPEED LOW LEAKAGE	2.4	480	0.1	80	60	360	28
4-CHANNEL	HI-524	VIDEO BANDWIDTH	2.4	700	0.2	180	180	540	34
4-CHANNEL/ DIFFERENTIAL	HI-539	LOW LEVEL SIGNALS	4.0	650 ΔRON = 5.5 Ω	0.1 ∆I <sub>D</sub> (OFF) =10pA	250	160	2.5	39

NOTE: All data typical room temperature specifications at <sup>±</sup>15V supplies. For guaranteed and tested specifications consult the device data sheet.



## HI-506/HI-507

Single 16/Differential 8 Channel CMOS Analog Multiplexers

FEATURES	DESCRIPTION
• LOW ON RESISTANCE (TYP.)170 Ω• WIDE ANALOG SIGNAL RANGE±15V	These monolithic CMOS multiplexers each include an array of eight analog switches, a digital decode circuit for channel selection, a voltage reference for logic thresholds, and an ENABLE input for device selection when several mulitplexers are present.
DIRECTLY TTL/CMOS COMPATIBLE 2.4V. (LOGIC "1")     ACCESS TIME (TYP.) 300ns	The Dielectic Isolation (DI) process used in fabrication of these devices eliminates the problem of latchup. Also, DI offers much lower substrate leakage and parasitic capacitance than conventional junction – isolated CMOS (See Application Note 521). With the low DN resistance (18002 typical), this allows low static error, fast channel
HIGH CURRENT CAPABILITY (TYP.) 50mA     BREAK-BEFORE-MAKE SWITCHING	switching rates, and fast settling. Switches are guaranteed to break-before-make, so two channels are never shorted together.
NO LATCH-UP APPLICATIONS	The switching threshold for each digital input is established by an internal +5V reference, providing a guaranteed minimum 2.4V for "1" and maximum 0.8V for "0". This allows direct interface without pullup resistors to signals from most logic families: CMOS, TTL, DTL and some PMOS. For protection against transient
AFFLICATIONS	overvoltage, the digital inputs include a series 200 $\Omega$ resistor and a diode clamp to each supply.
DATA ACQUISITION SYSTEMS     PRECISION INSTRUMENTATION	The HI-506 is a sixteen channel single-ended multiplexer, and the HI-507 is an eight channel differential version. The recommended supply voltage is $\pm$ 15V; however, reasonable performance is available down to $\pm$ 7V. Each device is packaged in a 16 pin DIP.
DEMULTIPLEXING     SELECTOR SWITCH	The HI-506/507 are specified for operation from 0°C to 70°C. The "-2" versions are specified from -55°C to +125°C. "Dash 8" (-8) designates -2 parts which have been screened per Mil-Std-883/ Method 5004/Class B.
PINOUT	FUNCTIONAL DIAGRAM
HI-506 TOP VIEW +V SUPPLY 1 NC 2 NC 2 NC 3 IN 16 4 IN 15 5 IN 16 4 IN 15 5 IN 17 IN 19 1 IN 19 11 IN 19 11 IN 10 10 IN 10 4 IN 19 11 IN 10 10 IN 10 4 IN 10 7 IN 10 10 IN 10 4 IN 10 10 IN 10 10 IN 10 4 IN 10 10 IN 10 4 IN 10 10 IN 10 4 IN 10 5 IN 10 10 IN 10 10 IN 10 6 ADDRESS A <sub>0</sub> IN 4 DDRESS A <sub>1</sub> IN ADDRESS A <sub>2</sub>	HI-506
Section 11 for Packaging           TOP VIEW           *VSUPPLY         - <td>HI-507</td>	HI-507

#### **SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage Between Pins 1 and 27 40V VEN, VA, Digital Input Overvoltage: VA VA VSupply (+) +4V VSupply (-) -4V Analog Input Overvoltage: (Note 6)  $V_{D} \text{ or } V_{S} \left\{ \begin{array}{l} V_{Supply} (+) + 2V \\ V_{Supply} (-) - 2V \end{array} \right.$ 

**Total Power Dissipation\* Operating Temperature:** HI-506/HI-507-2 HI-506/HI-507-5 Storage Temperature

1200 mW

-55°C to +125°C 0°C to +75°C -65°C to +150°C

\*Derate 8mW/°C above T<sub>A</sub> = +25°C

#### ELECTRICAL CHARACTERISTICS Unless Otherwise Specified: Supplies = +15V, -15V; VAH(Logic Level High) = +2.4V, VAL (Logic Level Low) = +0.8V. For Test Conditions, consult Performance Characteristics section.

		HI-9 -55	HI-506/HI-507-2 -55°C to +125°C			HI-506/HI-507-5 0°C to +75°C		
PARAMETER	TEMP	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
ANALOG CHANNEL CHARACTERISTICS								
* VS, Analog Signal Range	Full	-15		+15	-15		+15	v
* RON, On Resistance (Note 1)	+25°C Full		170	300 400		270	400 500	$\Omega \Omega \Omega$
* ΔR <sub>ON</sub> , (Between Channels)	+25°C		6			6		%
* IS(OFF), Off Input Leakage Current	+25°C Full		0.03	±50		0.03	±50	nA nA
* ID(OFF), Off Output Leakage Current H1-506 H1-507	+25°C Full Full		0.3	±500 ±250		1.0	±500 ±250	nA nA nA
* ID(ON), On Channel Leakage Current H1-506 H1-507	+25°C Full Full		0.3	±500 ±250		1.0	±500 ±250	nA nA nA
DIGITAL INPUT CHARACTERISTICS								
VAL, Input Low Threshold	Full			+0.8			+0.8	v
VAH, Input High Threshold	Full	+2.4			+2.4			v
* IA, Input Leakage Current (High or Low)(Note 2)	Full			1.0			5.0	μΑ
SWITCHING CHARACTERISTICS					-			
t <sub>A</sub> , Access Time	+25°C		300	1000		300		ns
tOPEN, Break-Before Make Delay	+25°C		80			80		ns
tON(EN), Enable Delay (ON)	+250C		300	1000		300		ns
tOFF(EN), Enable Delay (OFF)	+25ºC		300	1000		300		ns
Settling Time (0.1%) (0.0 25%)	+25°C +25°C		1.2 2.4			1.2 2.4		μs μs
"Off Isolation" (Note 3)	+25°C		75			75		dB
CS(OFF), Channel Input Capacitance	+25°C		4			4		pF
CD(OFF), Channel Output Capacitance HI-506 HI-507	+25°C +25°C		44 22			44 22		pF pF
CA, Digital Input Capacitance	+25°C		2.2		ļ	2.2		pF
CDS(OFF), Input to Output Capacitance	+25°C		0.08			0.08		pF
POWER REQUIREMENTS								
* I+, Current Pin 1 (Note 4)	Full		1.7	3.0		3.4	5.0	mA
* I-, Current Pin 27 (Note 4)	Full		0.4	1.0		0.8	2.0	mA
* I+, Standby (Note 5)	Full		1.7	3.0		3.4	5.0	mA
* I-, Standby (Note 5)	Full		0.4	1.0		0.8	2.0	mA

#### **TRUTH TABLES**

#### HI-506

A3	A2	A1	AO	EN	"ON" CHANNEL
x	X	x	x	ι	NONE
ι	L	ι	L	н	1
ι	L	ι	н	н	2
L	L	н	L	н	3
ι	L	н	н	н	4
L	н	L	L.	н	5
L	н	L	н	н	6
L	н	н	ι	н	1
ι	н	н	н	н	8
н	L	ι	L	н	9
н	L	ι	н	н	10
н	ι	н	L	н	11
н	L	н	н	н	12
н	н	ι	ι	н	13
н	) н	ι	н	н	14
н	н	н	ι	н	15
н	н	н	н	н	16

#### HI-507

A		A1	AO	EN	ON SWITCH PAIR
X		Х	Х	L	NONE
1 L		L	L	н	1
L		L	н	н	2
L		н	L	н	3
L		н	н	н	4
H		L	L	н	5
н	1	L	н	н	6
H H		н	ι	н	7
H		н	н	н	8

f = 500kHz.


2. Digital Inputs are Mos Gates. Typical Leakage Less Than InA. 3. VEN = 0.8V, RL = 1K, CL = 28pF, VS = 7VRMS, 5. VEN = 0V, All VA = 0V

6. If Analog Input Overvoltage Conditions are Anticipated,


Use of HI-506A/507A Protected Multiplexers is Recommended. See HI-506A/507A Data Sheet.

\* 100% Tested for Dash 8 at +25°C and +125°C Only.





#### LEAKAGE CURRENT VS. TEMPERATURE



LOGIC THRESHOLD

vs. POWER SUPPLY VOLTAGE

±10 ±12 ±14 ±16 ±18 ±20

Power Supply Voltage (Volts)

VAH Input Logic Threshold (Volts)

3

0


±6 ±8

NO. 2\*


-O

±10V


**TEST CIRCUIT** 



**TEST CIRCUIT** NO. 4\*



POWER SUPPLY CURRENT vs. TEMPERATURE



**OFF ISOLATION vs.** FREQUENCY

\*Two measurements per channel:

+10V/-10V and -10V/+10V.

+10V/-10V and -10V/+10V.)

VIN = OV

±14 +15

ουτ

-O+0.8V

**TEST CIRCUIT** 

NO. 3\*


 $\sim$ 


C

FΝ

o

(Two measurements per device for ID(OFF):





**TEST CIRCUIT** 

NO. 6

SUPPLY CURRENT vs. TOGGLE FREQUENCY

±14

VIN - Voltage Across Switch

SUPPLY CURRENT vs. TOGGLE FREQUENCY

±16




20


n ±2 ±4 ±6 ±8 ±10 ±12


8

Ŧ 10 n



SWITCHING WAVEFORMS






q


O +15/+10

Α +ISUPPLY




Delete A3 or A3 Input for HI-507

#### SCHEMATIC DIAGRAM (continued)









### HI-506A/HI-507A 16 Channel CMOS Analog Multiplexer with Overvoltage Protection

FEATURES	DESCRIPTION		
ANALOG/DIGITAL OVERVOLTAGE PROTECTION     FAIL SAFE WITH POWER LOSS (NO LATCHUP)     BREAK-BEFORE-MAKE SWITCHING     DTL/TTL AND CMOS COMPATIBLE     ANALOG SIGNAL RANGE ±15V     ACCESS TIME (TYP.) 500ns     SUPPLY CURRENT AT 1MHz     ADDRESS TOGGLE (TYP.) 4mA     STANDBY POWER (TYP.) 7.5mW  APPLICATIONS     DATA ACQUISITION     INDUSTRIAL CONTROLS	The HI-506A and HI-507A are dielectrically isolated CMOS analog multiplexers incorporating an important feature; they withstand analog input voltages much greater than the supplies. This is essential in any system where the analog inputs originate outside the equipment. They can withstand a continuous input up to 10 volts greater than either supply, which eliminates the possibility of damage when supplies are off, but input signals are present. Equally important, they can withstand brief input transient spikes of several hundred volts; which otherwise would require complex external protection networks. Neces- sarily, ON resistance is somewhat higher than similar unpro- tected devices, but very low leakage currents combine to pro- duce low errors. Application Notes 520 and 521 further explain these features. The HI-506A-2 and HI-507A-2 are specified over -55°C to +125°C while the -5 versions are specified over 0°C to +75°C.		
• TELEMETRY	FUNCTIONAL DIAGRAM		
HI-506A Section 11 for Packaging TOP VIEW + V SUPPLY 1 NC 2 NC 3 IN 16 4 IN 15 5 IN 14 6 IN 13 7 IN 12	HI-506A		
HI-507A Section 11 for Packaging	НІ-507А		
TOP VIEW         +VSUPPLY 1         00TB 2       27         0CB 2       27         28       0UTA         27       VSUPPLY         1N 88       25         1N 88       25         1N 88       23         1N 88       23         1N 88       21         1N 80       19         19       11         18       EMABLE         GND 12       17         VREF 13       15         NC 14       15	DIGITAL ADDRESS INTER DECODERS WITHALS		

4-9

#### **SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage Between Pins 1 and 27	40V	Total Power Dissipation*	1200mW
VREE to Ground V+ to Ground	+20V	Operating Temperature	
VEN, VA, Digital Input Overvoltage:		HI-506A/507A-2	-55 <sup>0</sup> C to +125 <sup>0</sup> C
(V <sub>Supply</sub> (+)	+4V	HI-506A/507A-5	0°C to +75°C
VA { <sup>V</sup> Supply (+) V <sub>Supply</sub> ()	-4V	Storage Temperature	-65 <sup>0</sup> C to +150 <sup>0</sup> C
Analog Overvoltage:			
$V_{supply}$ (+)	+20V		
V <sub>S</sub> { <sup>V</sup> Supply (+) V <sub>Supply</sub> ()	-20V	*Derate 8mW/ <sup>0</sup> C above T <sub>A</sub> = +	75°C

#### ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

Supplies = +15V, -15V; VREF (Pin 13) = Open; VAH (Logic Level High) = +4.0V; VAL (Logic Level Low) = +0.8V For Test Conditions, consult Performance Characteristics section.

			H-506A/507A-2 -55 <sup>0</sup> C to +125 <sup>0</sup> C		HI-506A/507A-5 0°C to +75°C			
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
ANALOG CHANNEL CHARACTERISTICS *VS, Analog Signal Range	Full	-15		+15	-15		+15	v
*RON, On Resistance (Note 1)	+25°C Full		1.2 1.5	1.5 2.0		1.5 1.8	1.8 2.0	κΩ κΩ
*IS (OFF), Off Input Leakage Current	+25°C Full		0.03	±50		0.03	±50	nA nA
*ID (OFF), Off Output Leakage Current HI-506A HI-507A	+25 <sup>0</sup> C Full Full		1.0	±500 ±250		1.0	±500 ±250	nA nA nA
*1D (OFF) with Input Overvoltage Applied (Note 2)	+25°C Full		4.0	2.0		4.0		nΑ μΑ
*ID (ON), On Channel Leakage Current HI-506A HI-507A	+25 <sup>0</sup> C Full Full		0.1	±500 <u>+</u> 250		0.1	±500 ±250	nA nA nA
DIGITAL INPUT CHARACTERISTICS VAL, Input Low Threshold   TTL Drive VAH, Input High Threshold   (Note 7)	Full Full	4.0		0.8	4.0		0.8	v v
VAL   MOS Drive (Note 3) VAH	+25 <sup>0</sup> C +25 <sup>0</sup> C	6.0		0.8	6.0		0.8	v v
*IA, Input Leakage Current (High or Low)	Full			1.0			5.0	μA
SWITCHING CHARACTERISTICS IA, Access Time	+25°C		0.5	1.0		0.5		μs
OPEN, Break-Before Make Delay	+25 <sup>0</sup> C		80			80		ns
ON (EN), Enable Delay (ON)	+25 <sup>0</sup> C		300			300		ns
OFF (EN), Enable Delay (OFF)	+25 <sup>0</sup> C		300			300		ns
Settling Time (0. <sup>1</sup> 1%) (0.025%)	+25 <sup>0</sup> C +25 <sup>0</sup> C		1.3 4.4			1.3 4.4		μs μs
'Off Isolation'' (Note 4)	+25 <sup>0</sup> C		65			65		dB
CS (OFF), Channel Input Capacitance	+25 <sup>0</sup> C		5			5		pF
CD (OFF), Channel Output Capacitance HI-506A	+25°C		50			50		pF
HI-507A CA, Digital Input Capacitance	+25°C +25°C		25 5			25 5		pF pF
CDS (OFF), Input to Output Capacitance	+25 <sup>0</sup> C		0.1			0.1		pF
POWER REQUIREMENTS PD, Power Dissipation	Full		7.5			7.5		mW
*I+, Current Pin 1 (Note 5)	Full		0.5	2.0		0.5	5.0	mA
*I-, Current Pin 27 (Note 5)	Full		0.02	1.0		0.02	2.0	mA
*I+, Standby (Note 6)	Full		0.5	2.0		0.5	5.0	mA
1-, Standby (Note 6)	Full		0.02	1.0		0.02	2.0	mA
NOTES: 1. $V_{0UT} = \pm 10V$ , $I_{0UT} = -100 \ \mu$ A. 2. Analog Overvoltage = $\pm 33V$ . 3. $V_{REF} = +10V$ . 4. $V_{EF} = 0.8V$ , $R_L = 1K$ , $C_L = 7pF$ , $V_S = 3VRMS$ , $f = 500KHz$ .	5. VEN = + 6. VEN = 0 7. To drive up resisto mended.	.8V. from DTI		L cuits, 1KΩ are recom	pull- - a			d for Das 125 <sup>0</sup> C C

#### TRUTH TABLES


#### HI-506A

A3	Az	A1	AO	EN	"ON" CHANNEL
x	X	X	x	L	NONE
L	ι	ι	ιι	н	1
L	L	L	н	н	2
L	L.	н	L	н	3
L L	L	н	н	н	4
L	н	L	ι.	н	5
L L L	н	L L H	н	н	6
٤	н	н	ι	н	1
ι	н	н	н	н	8
н	L	ίι.	ι	н	9
н	L	L	н	н	10
н	L	н	ι	H	11
н	L	н	н	н	12
н	н	L	ι	н	13
н	н	L	н	н	14
н	н	н	lι	н	15
н	I H	I H	lн	Ιн	16


#### HI-507A


A2	A1	AO	EN	ON SWITCH PAIR
X	X	X	L	NONE
L	ι	L	н	1
L	L	н	н	2
L	н	L	н	3
L	н	н	н	4
н	L	L	н	5
н	ļι	н	н	6
н	н	L	н	7
н	н	н	н	8






#### PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (continued)








DELETE  $A_3$  or  $\overline{A}_3$ INPUT FOR HI-507A

#### SCHEMATIC DIAGRAMS (continued)



## HARRIS

3

4

5

6

14

13

12

11

10

9

- +V SUPPLY

- IN 1B

- IN 2B

- IN 3B

- IN 4B

- OUT B

-V SUPPLY

IN 1A

IN 2A

IN 3A

IN 4A -7

OUTA -8

## HI-508/HI-509

### Single 8/Differential 4 Channel CMOS Analog Multiplexer

FEATURES	DESCRIPTION				
FAST ACCESS 220ns     FAST SETTLING (0.01%) 600ns	These monolithic CMOS multiplexers each include an array of eight analog switches, a digital decode circuit for channel selection, a voltage reference for logic thresholds, and an ENABLE input for device selection when several multi- plexers are present.				
<ul> <li>LOW R<sub>ON</sub> 180 Ω</li> <li>BREAK-BEFORE-MAKE SWITCHING</li> <li>NO LATCH-UP</li> </ul>	The Dielectric Isolation (DI) process used in fabrication of these devices elim- inates the problem of latch-up. Also, DI offers much lower substrate leakage and parasitic capacitance than conventional junction-isolated CMOS (see Application Note 521). Combined with the low ON resistance (1803 typical), these benefits allow low static error, fast channel switching rates, and fast settling. Switches are quaranteed to break-before-make, so two channels are never shorted				
TTL/CMOS COMPATIBLE 2.4V (LOGIC ''1'')	together. The switching threshold for each digital input is established by an internal +5V reference, providing a guaranteed min. 2.4V for "1" and max. 0.8V for "0". This allows direct interface without pull-up resistors to signals from most logic fam-				
APPLICATIONS	ilies: CMOS, TTL, DTL, and some PMOS. For protection against transient overvoltage, the digital inputs include a series $200\Omega$ resistor and a diode clamp to each supply.				
<ul><li>PRECISION INSTRUMENTS</li><li>DATA ACQUISITION SYSTEMS</li></ul>	The H1-508 is an eight channel single-ended multiplexer, and the H1-509 is a four channel differential version. The recommended supply voltage is $\pm$ 15V; however, reasonable performance is available down to $\pm$ 7V. Each device is packaged in a 16 pin D1P.				
• TELEMETRY	The HI-508/509-5 are specified for operation from 0°C to 70°C. The ''-2'' versions are specified from -55°C to $\pm$ 125°C. ''Dash 8'' (-8) designates -2 parts which have been screened per MIL-STD-883/Method 5004/Class B.				
PINOUTS	FUNCTIONAL DIAGRAMS				
HI-508         Section 11 for Packaging           A0         1         16         A1           ENABLE         2         15         A2           -V SUPPLY         3         14         GND           IN 1         4         13         +V SUPPLY           IN 2         5         12         IN 5           IN 3         6         11         IN 6           IN 4         7         10         IN 7           OUT         8         9         IN 8	HI-508				
HI-509 TOP VIEW $A_0 = \begin{bmatrix} 1 & 0 \\ 1 & 16 \end{bmatrix} = \begin{bmatrix} 16 \\ 16 \\ 1 \end{bmatrix} = \begin{bmatrix} 16 \\ 16 \\ 1 \end{bmatrix}$					

OUT B (TO 3 OTHER SWITCHES)

IN 1B

IN 4A

IN 4B

MULTIPLEX

DECODERS

ADDRESS INPUT BUFFER AND LEVEL SHIFTER

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

V <sub>Supply</sub> (+) to V <sub>Supply</sub> (-)	40V	Power Dissipation *	750mW
		(Derate 8mW/ºC above TA = +75ºC)	
VSupply <sup>(+)</sup> to GND	20V	Operating Temperature Ranges:	
VSupply <sup>(+)</sup> to GND VSupply <sup>(-)</sup> to GND	20V	H1-508/509-2,-8	-55°C to +125°C
		HI-508/509-5, -6	0ºC to 70ºC
Digital Input Overvoltage:		HI-508/509-1	-55°C to +200°C
VSupply <sup>(+)</sup>	+4V		}
$V_{EN}, V_{A} \begin{cases} V_{Supply}^{(+)} \\ V_{Supply}^{(-)} \end{cases}$	-4V	Storage Temperature Range	-65°C to +150°C
Analog Input Overvoltage (Note 6):			
$\int V_{\text{Supply}}^{(+)}$	+2V		
$v_D, v_S \begin{cases} V_{Supply}^{(+)} \\ V_{Supply}^{(-)} \end{cases}$	-2V	* Package Limitation	

#### ELECTRICAL CHARACTERISTICS Unless otherwise specified: Supplies = ± 15V, GND = 0V

			08/HI- C to +1			08/H1-5 C to +70		
PARAMETER	TEMP	MIN	түр	МАХ	MIN	ТҮР	MAX	UNITS
ANALOG CHANNEL CHARACTERISTICS								
VS, Analog Signal Range	Full	-15		+15	-15		+15	v
RON, On Resistance	+25°C Fulì		180 230	300 400		180 230	400 500	Ω Ω
$\Delta$ RON, Any Two Channels	+25°C		5			5		%
IS(OFF), Off Input Leakage Current (Note 2)	+25°C Full			10 50			10 50	nA nA
ID(OFF), Off Output Leakage Current HI-508 HI-509	+25°C Full Full		10 10	200 100		10 10	200 100	nA nA
ID(ON), On Channel Leakage Current HI-508 HI-509	+25°C Full Full		10 10	200 100		10 10	200 100	nA nA
IDIFF, Differential Off Output Leakage Current (HI-509 Only)	+25°C Full		1 5	5 50		1 5	5 50	nA nA
DIGITAL INPUT CHARACTERISTICS						,		
VAH, High Threshold	Full	2.4			2.4			v
VAL, Low Threshold	Full			0.8			0.8	v
IA, Input Leakage Current (High or Low) (Note 3)	Full	÷		1			1	μA
SWITCHING CHARACTERISTICS								
tA, Access (Transition) Time	+25°C Full		220	500 1000		220	1000	ns ns
tOPEN, Break-Before-Make Interval	+25°C		70			70		ns
tON(EN), Enable Turn-On	+25°C		210			210		ns
tOFF(EN), Enable Turn-Off	+25°C		180			180		ns
ts, Settling Tme to 0.1% to 0.01%	+25°C +25°C		360 600			360 600		ns ns
Off Isolation (Note 4)	+25°C		68			68		dB
CS(OFF), Channel Input Capacitance	+25°C		5			5		pF
CD(OFF), Channel Output Capacitance	+25°C		21			21		pF
C <sub>A</sub> , Digital Input Capacitance	+25°C		3			3		pF
CDS(OFF), Input to Output Capacitance	+25°C		.08			.08		pF
POWER REQUIREMENTS								
I+, Positive Supply Current (Note 5)	Full			2			2	mA
I-, Negative Supply Current (Note 5)	Full			1		ł	1	mA
PD, Power Dissipation	Full			45			45	mW

#### TRUTH TABLES

#### HI-508

A2	A1	AO	EN	"ON" CHANNEL
X	X	X	L	NONE
L	L	L	н	1
L	L	н	н	2
L	н	L	н	3
L	н	н	н	4
н	L	L	н	5
н	L	]н	н	6
н	н	ι	н	7
н	н	н	н	8

#### HI-509


A1	AO	EN	"ON" CHANNEL
X	Х	L	NONE
L	L	н	1
L	н	н	2
н	L	н	3
н	н	н	4

NOTES: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the service-ability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.


- Ten nanoamps is the practical limit for high speed measurement in the production test any comment. Actually, IS (off) is below 100pA for most devices, at 25°C.
  3. Digital input leakage is primarily due to the clamp diodes (see Schematic). Typical leakage is less
- than 1nA at 25°C.


 VEN = 0.8V, R<sub>1</sub> = 1K, C<sub>1</sub> = 15pF, V<sub>S</sub> = 7V<sub>RMS</sub>, f = 500kHz. Worst case isolation occurs on channel 4 (HI-508) and channels 4, 8 (HI-509), due to

 $\begin{array}{l} \text{(1-300) and channes 4, 6 (11-309), due to} \\ \text{proximity of the output pins.} \end{array} \\ \text{5. } V_{EN} = 0V \text{ or 5V. All } V_A = 0. \\ \text{6. If an overvoltage condition is anticipated (analog input exceeds either power supply voltage), the HARRIS HI-508A/509A multiplexers are \\ \text{resource of the set of th$ recommended.



#### **PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (continued)**








ก่าวคมา 5V/DI Sg ON





DELETE (A2 OR A2) INPUT FOR HI-509


All N-Channel Bodies to V-All P-Channel Bodies to V+ Unless Otherwise Indicated.

### SCHEMATIC DIAGRAMS (continued)

#### TTL REFERENCE CIRCUIT MULTIPLEX SWITCH 0.1P LO3P A 045 P15 N18 N 17 тио IN R2 16.8K ş P17 03 09 R3 68К ş P18 0120 N13 N14 FROM DECODE GND 1

### APPLICATIONS


### 32 CHANNEL BUFFERED MULTIPLEXER




.

### ONE OF 8 DECODER

ACTIVE LOW






ACTIVE HIGH



## HI-508A/509A

### 8 Channel CMOS Analog Multiplexers with Overvoltage Protection



### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS

Voltage between Supply Pins	40V	Total Power Dissipation*	725 mW
V+ to Ground	20V	Operating Temperature:	
$V_{EN}, V_A, Digital Input Overvoltag V_A  V_A \begin{cases} V_{Supply}^{(+)} + V_A \\ V_{Supply}^{(-)} - V_S \end{cases}$		HI-508A/HI-509A-2 HI-508À/HI-509A-5 Storage Temperature	-55°C to +125°C 0°C to +75°C -65°C to +150°C
Analog Input Overvoltage:			
V <sub>S</sub> { V <sub>Supply</sub> (+) + V <sub>Supply</sub> (-) -	20V 20V	*Derate 8mW/ <sup>o</sup> C above t <sub>A</sub> =	75°C

### ELECTRICAL CHARACTERISTICS (Unless Otherwise Specified)

 $\label{eq:supplies} \begin{array}{l} \mbox{Supplies = +15V, -15V; } V_{AH} \mbox{ (Logic Level High) = +4.0V; } V_{AL} \mbox{ (Logic Level Low) = +0.8V} \\ \mbox{For Test Conditions, consult Performance Characterisites section.} \end{array}$ 

		1	-508A/50 <sup>o</sup> C to +12			508A/50 C to +7								
PARAMETER	TEMP.	-55 MIN.	TYP.	I MAX.	MIN.	TYP	MAX.	UNITS			T .	, 1	-	BLES
ANALOG CHANNEL CHARACTERISTICS	TEMP.	MIN.	111.	WAX.	WITN.		MAX.	UNITS			11		AL	
	Full	~15	[	+15	-15		+15	v						
*V <sub>S</sub> , Analog Signal Range	+25 <sup>0</sup> C	~15	1.2	1.5	-15	1.5	1.8	κΩ	1					
* R <sub>ON</sub> , On Resistance (Note 1)	Full	1	1.2	1.5		1.5	2.0	KΩ			ł	11-5	508	A
* IS(OFF), Off Input Leakage Current	+25°C		0.03			0.03		nA		$\top$	-			
	Full			±50			±50	nA	A	2/	1	AO	EN	"ON" CHANNEI
*ID(OFF), Off Output Leakage Current	+25°C		1.0	1		1.0		nA		+	-	-+		CHANNEL
HI-508A	Full			±250	[		±250	nA	[   ×	1	×	x	L	NONE
HI-509A	Full			±125	}		±125	nA	L	. [ ]	L	L	н	1
* ID(OFF) with Input Overvoltage Applied (Note 2)		1	4.0	1	1	4.0		nA	11		L	н	н	2
_	Full			2.0				μΑ	L	.   1	H	L	н	3
*ID(ON), On Channel Leakage Current	+25°C		0.1	tara		0.1	+050	nA	ι	.   1	нj	н	н	4
HI-508A HI-509A	Full			±250 ±125	1		±250 ±125	nA nA	н		L	L	н	5
DIGITAL INPUT CHARACTERISTICS		<u> </u>		-120			-125		H		L	н	н	6
Var. Input I ow Threshold	Full	1		0.8			0.8	v	H	, <b>j</b> 1	н	L	н	7
V <sub>AH</sub> , Input High Threshold (Note 6)	Full	4.0		0.0	4.0		0.0	v	H		нļ	н	н	8
*I <sub>A</sub> , Input Leakage Current (High or Low)	Full			1.0			1.0	μA						
SWITCHING CHARACTERISTICS														
t <sub>A</sub> , Access Time	+25°C		0.5	1.0		0.5		μs			I	-11-1	509	A
t <sub>OPEN</sub> , Break - Before Make Delay	+25 <sup>0</sup> C		80			80		ns	۱.					
t <sub>ON(EN)</sub> , Enable Delay (ON)	+25°C		300			300		ns						ON
<sup>t</sup> OFF (EN), Enable Delay (OFF)	+25 <sup>0</sup> C		300			300		ns			Ι.			SWITCH
Settling Time (0.1%)	+25°C		1.2			1.2		μs		Α1	A <sub>0</sub>	EN	1	PAIR
(0.0 25%)	+25°C		3.5			3.5		μs		х	X	L		NONE
"OFF Isolation" (Note 3)	+25°C		65			65		dB		L	L	Н		1
CS (OFF), Channel Input Capacitance	+25 <sup>0</sup> C		5		}	5		pF		L	н	н		2
C <sub>D</sub> (OFF), Channel Output Capacitance								ł			1	1		
HI-508A	+25°C		25		1	25		pF		H	L	Н		3
HI-509A	+25 <sup>0</sup> C +25 <sup>0</sup> C		12 5			12 5		pF pF		н	н	Н		4
C <sub>A</sub> , Digital Input Capacitance	+25°C		0.1		1	0.1		pr pF	ľι		I	1		
CDS (OFF), Input to Output Capacitance	+25*0		0.1			0.1		pr-						
POWER REQUIREMENTS									1					
P <sub>D</sub> , Power Dissipation	Full		7.5			7.5		mW						
*1+, Current (Note 4)	Full		0.5	2.0		0.5	5.0	mA						
*I-, Current (Note 4) *I+, Standby (Note 5)	Full Full		0.02	1.0 2.0	1	0.02	2.0	mA mA						
	Full		0.02	1.0		0.02	2.0	mA						
*I-, Standby (Note 5)	1	1	1 0.02	1 1.0	1	0.02	2.0	I my						

NOTES: 1. V<sub>OUT</sub> = ± 10V, I<sub>OUT</sub> = -100 μA 2. Analog Overvoltage = ± 33V 3. V<sub>EN</sub> = 0.8V, R<sub>L</sub> = 1K, C<sub>L</sub> = 7pF,


4. V<sub>EN</sub> = +4.0V 4. V<sub>EN</sub> 5. V<sub>EN</sub> = 0.8V


6. To drive from DTL/TTL Circuits, 1K $\Omega$  pull-up resistors to +5.0V supply are recommended

\* 100% Tested for Dash 8 at +25°C and +125°C Only.

	HI-508A										
A2	A <sub>1</sub>	AO	EN	"ON" CHANNEL							
X L	х	х	L	NONE							
L	L	L	н	1							
ι	L	н	н	2							
L L	н	L	н	3							
L	н	н	н	4							
н	L	L	н	5							
н	L	н	н	6							
н	н	L	н	7							
н	н	н	н	8							
		ليسبب									

Α1	A <sub>0</sub>	EN	ON SWITCH PAIR
х	Х	L	NONE
L	L	н	1
Ļ	н	н	2
н	L	н	3
н	н	н	4






I IA


4-25

OUTPUT A 5V/DIV.

200ns/Div.







HARRIS


### HI-516 16 Channel/Differential 8 Channel CMOS High Speed Analog Multiplexer

### **FEATURES**

- ACCESS TIME (TYP) 100ns SETTLING TIME (TYP TO 0.01%) 800ns LOW LEAKAGE IS OFF 10pA In OFF 35pA LOW CAPACITANCE Cs OFF 2.5pF Cn OFF 18pF HIGH OFF ISOLATION AT 1MHz 80dB LOW CHARGE INJECTION 0.3pC SINGLE ENDED TO DIFFERENTIAL
- SINGLE ENDED TO DIFFERENTIAL SELECTABLE (SDS)
- LOGIC LEVEL SELECTABLE (LLS)

### **APPLICATIONS**

- DATA ACQUISITION SYSTEMS
- PRECISION INSTRUMENTATION
- INDUSTRIAL CONTROL




### DESCRIPTION

The HI-516 is a monolithic dielectrically isolated, high speed, high performance CMOS analog multiplexer. It offers unique built-in channel selection decoding plus an inhibit input for disabling all channels. The dual function of address input A3 enables the HI-516 to be user programmed either as a single ended 16-channel multiplexer by connecting 'out A' to 'out B' and using A3 as a digital address input, or as an 8-channel differential multiplexer by connecting A3 to the V<sup>-</sup> supply. The substrate leakages and parasitic capacitances are reduced substantially using the Harris dielectric isolation process to achieve optimum performances in both high and low level signal applications. The low output leakage current (ID Off < 100pA @ 25°C) and fast settling (tSETTLE = 800ns to 0.01%) characteristics of the device make it an ideal choice for high speed data acquisition systems, precision instrumentation, and industrial process controls.

The HI-516 is available in a 28 lead dual-in-line package. HI-516-5 is specified for operation over 0°C to +75°C, and the HI-516-2 over -55°C to +125°C. Processing to MIL-STD-883A, Class B screening is available by selecting the HI-516-8.

### FUNCTIONAL DIAGRAM



### ABSOLUTE MAXIMUM RATINGS

Digital Input	Overvoltage:		Voltage Between Supply Pins	33V
I	-6V< V <sub>AH</sub> < +6V A2 VSUPPLY (-)		Total Power Dissipation*	1200mW
TTL {	A2 VSUPPLY (-)	-2V	Operating Temperature Ranges:	
01100	VSUPPLY(+)	+2V	HI-516-2	-55°C to +125°C
смos {	GND	-2V	HI-516-5	0ºC to 75ºC
Analog Input	Voltage:		Storage Temperature Range	-65°C to 150°C
. I	VSUPPLY(+)	+2V	*Derate 8mW/ºC above tA	75°C
vs {	VSUPPLY(-)	-2V		

ELECTRICAL CHARACTERISTICS (Unless otherwise specified) Supplies = +15V, -15V; V<sub>AH</sub> (Logic Level High) = +2.4V, V<sub>AL</sub> (Logic Level Low) = +0.8V; V<sub>DD</sub>/LLS = Open (Note 6)

·····									
		-550	C to +12	50C	0	°C to +			
PARAMETER	ТЕМР	MIN	түр	MAX	MIN	TYP	MAX	UNITS	
ANALOG CHANNEL CHARACTERISTICS									
V <sub>S</sub> , Analog Signal Range	Full	-15		+15	-15		+15	v	
RON, On Resistance (Note 1)	+25°C		620	750		620	750	Ω	
••••	Full		770	1,000		700	1,000	Ω	
IS (OFF), Off Input Leakage Current	+25°C		0.01			0.01		nA	
	Full		0.38	50		0.38	50	nA	
ID(OFF), Off Output Leakage Current	+25°C		0.035			0.035		nA	
	Full		0.48	100		0.48	100	nA	
ID(ON), On Channel Leakage Current	+25°C		0.04			0.04		nA	
	Full		0.56	100		0.56	100	nA	
DIGITAL INPUT CHARACTERISTICS									
VAL Input Low Threshold (TTL)	Full			0.8			0.8	v	
VAH Input High Threshold (TTL)	Full	2.4			2.4			v	
VAH Input Low Threshold (CMOS)	Full			0.3VDD			0.3Vpp	v	
VAH Input High Threshold (CMOS)	Full	0.7V <sub>DD</sub>			0.7V <sub>DD</sub>			v	
IAH Input Leakage Current (High)	Full		0.05	1		0.05	1	μA	
IAL Current (Low)	Full		4	25		4	25	μA	
SWITCHING CHARACTERISTICS									
tA, Access Time	+25°C		100	150		100	150	ns	
	Full		120	200		120	200	ns	
tOPEN, Break before make delay	+25°C		20			20		ns	
tON(EN), Enable Delay (IN)	+25°C		100	150		100		ns	
tOFF(EN), Enable Delay (OFF)	+25°C		80	125		80		ns	
Settling Time (0.1%)	+25°C		250			250		ns	
(0.01%)	+25°C		800			800		ns	
Charge Injection (Note 2)	+25°C		0.33			0.33		pC	
Off Isolation (Note 3)	+25°C		90			90		dB	
CS(OFF), Channel Input Capacitance	+25°C		2.5			2.5		pF	
CD(OFF), Channel Output Capacitance	+25°C		18			18		pF	
CA, Digital Input Capacitance	+25°C		5			5		pF	
C <sub>DS</sub> (OFF), Input to Output Capacitance	+25°C		0.02			0.02		ρF	
POWER REQUIREMENTS									
PD, Power Dissipation	Full		525			525		mW	
I <sup>+</sup> , Current (Note 4)	Full		17.5	25		17.5	30	mA	
I <sup>-</sup> , Current (Note 4)	Full		17.5	25		17.5	30	mA	
I <sup>+</sup> , Standby (Note 5)	Full		17.0	25		17.0	30	mA	
I <sup>-</sup> , Standby (Note 5)	Full		17.0	25		17.0	30	mA	

NOTES:

- 1. VIN =  $\pm$  10V, IOUT = -100 $\mu$ A
- 2. VIN = 0V, CL = 100pF, Enable input pulse = 3V, f = 500kHz
- 3. VEN = 0.8V, VS = 3VRMS, f = 500kHz, CL = 40pF, RL = 1k, Pin 3 grounded

4. VEN = +2.4V

5. VEN = 0.8V

6.  $V_{DD}/LLS$  Pin = Open or Grounded for TTL Compatibility  $V_{DD}/LLS$  Pin =  $V_{DD}$  for CMOS Compatibility

	E A3 A DDRE	ON CHAI	NNEL TO			
ENABLE	A3	A2	A <sub>1</sub>	AO	OUT A	OUT B
L	х	x	x	x	NONE	NONE
н	L	L	L	Ļ	1A	NONE
Н	L	L	L	Н	2A	NONE
н	L	L	н	L	3A	NONE
Н	L	L	Н	Н	4A	NONE
Н	L	Н	L	L	5A	NONE
Н	L	H	L	Н	6A	NONE
Н	L	Н	H.	L	7A	NONE
Н	L	Н	н	н	8A	NONE
н	Н	L	L	L	NONE	1B
Н	Н	L	L	Н	NONE	2B
н	Н	L	Н	L	NONE	3B
Н	Н	L	Н	Н	NONE	4B
н	Н	Н	L	L	NONE	5B
Н	Н	Н	L	Н	NONE	6B
Н	Н	Η	Н	L	NONE	7B
н	н	Н	н	н	NONE	8B

HI-516 USED AS A 16-CHANNEL MULTIPLEXER OR 8 CHANNEL DIFFERENTIAL MULTIPLEXER \*

\* For 16-Channel single-ended function, tie 'out A' to 'out B', for dual 8-channel function use the A<sub>3</sub> address pin to select between MUX A and MUX B, where MUX A is selected with A<sub>3</sub> low.

### HI-516 USED AS A DIFFERENTIAL 8-CHANNEL MULTIPLEXER


A3 CON	NECTI	ON CHAI	NNEL TO		
ENABLE	A <sub>2</sub>	Α1	AO	OUT A	OUT B
L	х	х	х	NONE	NONE
н	Ł	L	L	1A	1B
н	L	L	н	2A	2B
н	L	Н	L	3A	3B
н	L	Н	н	4A	4B
н	Н	L	L	5A	5B
Н	Н	L	н	6A	6B
Н	Н	Н	L	7A	7B
н	н	Н	н	8A	8B


4-30



### **HI-518** 8 Channel/Differential 4 Channel CMOS High Speed Analog Multiplexer

FEATURES		DESCRIPTION
<ul> <li>ACCESS TIME (TYP)</li> <li>SETTLING TIME (0.1%)</li> <li>LOW LEAKAGE I<sub>S</sub> (OFF) I<sub>D</sub> (OFF)</li> <li>LOW CAPACITANCE (TYP) C<sub>S</sub> (OFF) C<sub>D</sub> (OFF)</li> <li>HIGH OFF ISOLATION @ (1MHz)</li> </ul>	80ns 250ns 50pA 100pA 2pF 10pF 75dB	The HI-518 is a monolithic, high performance, high speed Analog Multiplexer, constructed utilizing the Harris Dielectrically isolated CMOS process. This device has the added feature that it can be user programmed either as a single ended 8-channel multiplexer by connecting 'out A' to 'out B' and using A2 as a digital address input, or as a 4 - channel differential multiplexer by connecting A2 to the V <sup>-</sup> supply.
SINGLE ENDED TO DIFFERENTIAL MODE SELECTABLE (SDS)     LOGIC LEVEL SELECTABLE (LLS)     LOW CHARGE INJECTION	0.3pC	TTL or CMOS compatibility is also selectable. Low leakage current, ID off $<$ 100pA @ 25°C, and fast settling, 250ns to 0.1%, charac- teristics of this device make it an ideal choice for high speed data acquisition systems, precision instrumentation and industrial process controls.
OATA ACQUISITION SYSTEMS     INDUSTRIAL CONTROLS     TELEMETRY		The HI-518 is available in an 18 lead Dual-in-Line Package. The HI-518-5 is specified for operation over 0°C to +75°C, and the HI-518-2 over -55°C to +125°C. Processing to MIL-STD-883A Class B screening is available by selecting the HI-518-8.
PINOUT		FUNCTIONAL DIAGRAM
Section 11	for Packaging	





### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS

Digital Inpi	ut Overvoltage:		Voltage Between Supply Pins	33V
TTI	∫ -6V < V <sub>AH</sub> < +6V		Total Power Dissipation*	725mW
TTL	A2 VSUPPLY (-)	-2V	Operating Temperature Ranges:	
смоѕ	{ VSUPPLY(+)	+2V	HI-518-2	-55°C to +125°C
01003	lgnd	-2V	HI-518-5	0°C to 75°C
Analog Inp	ut Voltage:		Storage Temperature Range	-65°C to 150°C
Va	∫ VSUPPLY(+)	+2V	*Derate 8mW/ºC above tA	75°C
VS	l V <sub>SUPPLY</sub> (-)	-2V		

### **ELECTRICAL CHARACTERISTICS**

(Unless otherwise specified) Supplies = +15V, -15V; VAH (Logic Level High) = +2.4V, VAL (Logic Level Low) = +0.8V: Vnn/LLS = Open (Note 6).

· ·	VAL		to +12		; VDD/L			07.
PARAMETER	ТЕМР	-550L MIN	TYP	MAX				UNITS
FARAMETER	IEWIF		111	WAA	IVITIN	111		UNITS
ANALOG CHANNEL								
CHARACTERISTICS								.,
V <sub>S</sub> Analog Signal Range	Full	-15		+15	-15		+15	V
RON On Resistance (Note 1)	+25°C Full		480 700	750 1000		480 700	750 1000	Ω Ω
Is (OFF) Off Input	+25°C		0.05	1000		0.05	1000	nA
Leakage Current	Full		0.60	50		0.60	50	nA
ID (OFF) Off Output	+25°C		0.10			0.10		nA
Leakage Current	Full		0.30	50		0.30	50	nA
ID (ON) On Channel	+25°C		0.10	50		0.10	50	nA
Leakage Current	Full		0.30	50		0.30	50	nA
DIGITAL INPUT CHARACTERISTICS								
VAL Input Low Threshold (TTL)	Full			0.8			0.8	v
VAH Input High Threshold (TTL)	Full	2.4			2.4			v
VAL Input Low Threshold (CMOS)	Full			0.3V <sub>DD</sub>			0.3V <sub>DD</sub>	v
V <sub>AH</sub> Input High Threshold (CMOS)	Full	0.7V <sub>DD</sub>			0.7V <sub>DD</sub>			v
I <sub>AH</sub> Input Leakage Current (High)	Full		0.05	1		0.05	1	μA
IAH Input Leakage Current (Low)	Full		4	20		4	20	μA
SWITCHING CHARACTERISTICS								
t <sub>A</sub> , Access Time	+250C		80	125		80	125	
-	Full		110	150		110	150	ns
tOPEN, Break before make Delay	+25°C		20			20		ns
t <sub>ON</sub> (EN), Enable Delay (ON)	+25°C		80	150		80	150	ns
tOFF (EN), Enable Delay (OFF)	+25°C		60	125		60	125	ns
Settling Time (0.1%)	+25°C		250			250		ns
(0.01%)	+25°C		800			800		
Charge Injection (Note 2)	+25°C		0.3			0.3		рC
Off Isolation (Note 3)	+25°C		86			86		dB
C <sub>S</sub> (OFF) Channel Input Capacitance	+25°C		1.9			- 1.9		pF
CD (OFF) Channel	.0500							-
Output Capacitance	+25°C		10			10		pF
C <sub>A</sub> , Digital Input Capacitance	+25°C		3			3		pF
CDS (OFF) Input to Output Capacitance	+25°C		0.02			0.02		pF
POWER REQUIREMENTS	-							
PD, Power Dissipation	Full		360	450		360	540	mW
I+, Current (Note 4)	Full		12	15		12	18	mA
I <sup>-</sup> , Current (Note 4)	Full		12	15		12	18	mA
l+, Standby (Note 5)	Full		11.5	15		11.5	18	mA
I⁻, Standby (Note 5)	Full		11.5	15		11.5	18	mA

NOTES:

1.  $V_{IN} = \pm 10V$ ,  $I_{OUT} = -100 \mu A$ 2.  $V_{IN} = 0V$ ,  $C_L = 100 pF$ , Enable Input pulse = 3V, f = 500 kHz.

 VEN = 0.8V, VS = 3VRMS, f = 500kHz, CL = 40pF, RL = 1k. Due to the pin to pin capacitance between IN 8/4B (Pin 3) and Out B (Pin 2) channel 8/4B exhibits 60dB of Off Isolation under the above test conditions.

VEN = +2.4V.
 VEN = 0.8V.
 VDD/LLS Pin = Open or ground-

ed for TTL compatibility. VDD/LLS Pin = VDD for CMOS compatibility.

### HI-518 USED AS 8 CHANNEL MULTIPLEXER OR 4 CHANNEL DIFFERENTIAL MULTIPLEXER

	SE A2 AS ADDRES	ON CHA	NNEL TO		
ENABLE	A2	A <sub>1</sub>	Aŋ	OUT A	OUT B
L	X	x	x	NONE	NONE
н	L	L	L	1A	NONE
н	L	L	н	2A	NONE
н	L	н	L	3A	NONE
н	L	н	н	4A	NONE
н	н	L	L	NONE	1B
н	н	L	н	NONE	2B
н	н	н	L	NONE	3B
н	н	н	н	NONE	4B

### HI-518 USED AS DIFFERENTIAL 4 CHANNEL MULTIPLEXER


A <sub>2</sub> CONNECT TO V <sup>-</sup> Supply			ON CHAN	NEL TO
ENABLE	Α1	AO	OUT A	OUT B
L	Х	Х	NONE	NONE
н	L	L	1A	1B
н	L	н	2A	2B
н	Н	L	3A	3B
Н	Н	Н	4A	4B


## 🔠 HARRIS

## HI-524

### 4 Channel Video Multiplexer

FEATURES	DESCRIPTION
<ul> <li>CROSSTALK (10MHz) &gt; 60dB</li> <li>FAST ACCESS TIME 150ns</li> <li>FAST SETTLING TIME (0.01%) 600ns</li> <li>TTL COMPATIBLE</li> </ul> <b>APPLICATIONS</b> WIDEBAND SWITCHING <ul> <li>RADAR</li> <li>TV VIDEO</li> <li>ECM</li> </ul>	The HI-524 is a four channel CMOS analog multiplexer designed to process single-ended video signals with bandwidths up to 10MHz. The chip includes a 1 of 4 decoder for channel selection and an Enable input to inhibit all channels (chip select). Three CMOS transmission gates are used in each channel, as compared to the single gate in more conventional CMOS multiplexers. This provides a double barrier to the unwanted coupling of signals from each input to the output. In addition, Dielectric Isolation (DI) processing helps to insure that Crosstalk exceeds 60dB at 10MHz. The HI-524 is designed to operate into a wideband buffer amplifier such as the HARRIS HA-5190. The multiplexer chip includes two "on" switches in series, for use as a feedback element with the amplifier. This feedback resistance matches and tracks the channel R <sub>ON</sub> resistance, to minimize the amplifier V <sub>OS</sub> and its variation with temperature. The HI-524 is well suited to the rapid switching of video signals in telemetry, instrumentation, radar and video systems. It is packaged in an 18 pin ceramic DIP and operates on $\pm$ 15V supplies. The performance levels available are: HI1-524-2, -55°C to +125°C operating range; HI1-524-5, 0°C to +75°C operating range and HI1-524-8, -55°C to +125°C operating range plus 100% screening per MIL-STD-883/Method 5004/Class B. Chips for hybrid applications are designated HI0-524-6.
PINOUT	FUNCTIONAL DIAGRAM





#### TRUTH TABLE

A1	AO	EN	ON Channel
х	х	L	NONE
L	L	н	1*
L	н	н	2
н	L	н	3
н	н	н	4

\* CHANNEL 1 IS SHOWN SELECTED IN THE DIAGRAM

4-34

### ABSOLUTE MAXIMUM RATINGS

Digital Input Overvoltage:	Voltage Between Supply Pins	33V
$-6V < V_{AH} < +6V$	Either Supply to Ground	16.5V
	Total Power Dissipation	750mW
Analog Input (Vs) or Output (Vn)	Operating Temperature Range:	
+VSUPPLY +2V	HI-524-2, -8	-55°C to +125°C
-VSUPPLY -2V	HI-524-5	0ºC to 75ºC
	Storage Temperature Range	-65ºC to 150ºC

ELECTRICAL CHARACTERISTICS (Unless otherwise specified) Supplies = +15V, -15V; VAH (Logic Level High) = +2.4V, VAL = (Logic Level Low) = +0.8V; VEN = +2.4V

			I-524-2, - PC to +12			H1-524-5 PC to +750		
PARAMETER	ТЕМР	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
Analog Channel Characteristics								
VS, Analog Signal Range	Full	-10		+10	-10		+10	v
RON, On Resistance (Note 1)	+25°C Full		700	1.5K		700	1.5K	Ω Ω
IS (OFF), Off Input Leakage Current (Note 2)	+250C		0.2	50		0.2		nA
ID (OFF), Off Output Leakage Current (Note 2)	Full +25°C		0.2	50		0.2	50	nA nA
ID (ON), On Channel Leakage Current (Note 2)	Full +25°C		0.7	50		0.7	50	nA nA
ID (UN), UN Channel Leakage Corrent (Note 2)	Full		0.7	50		0.7	50	nA
3dB Bandwidth: (Note 3)	Full		20			20		MHz
Digital Input Characteristics								
VAL Input Low Threshold (TTL)	Full			0.8			0.8	v
VAH Input High Threshold (TTL) IAH Input Leakage Current (High)	Full Full	2.4	0.05	1	2.4	0.05	1	ν μA
IAL Current (Low)	Full		4	25		4	25	μA
Switching Characteristics								
tA, Access Time (Note 4)	+25°C		150	300		150	300	ns
tOPEN, Break before make delay (Note 4)	Full +25°C		20			20		ns ns
ton (EN), Enable Delay (ON), RL = 500 $\Omega$	+25°C		180	300		180		ns
tOFF (EN), Enable Delay (OFF), RL = $500\Omega$	+25°C		180	250		180		ns
Settling Time (0.1%) (Note 4) (0.01%)	+25°C +25°C		200 600			200 600		ns ns
Crosstalk (Note 5)	+25°C	1	-65			-65		dB
CS (DFF), Channel Input Capacitance	+25°C			6		6		pF
CD (OFF), Channel Output Capacitance	+25°C			4		4		pF
CA, Digital Input Capacitance	+25°C			5		5		pF
Power Requirements								
PD, Power Dissipation	Full		540			540		mW
$l^+$ , Current (VEN = 2.4V) (Note 6)	Full		18	25		18	25	mA
l <sup>-</sup> , Current (VEN = 2.4V) (Note 6) l <sup>+</sup> , Standby (VEN = 0.8V) (Note 6)	Full Full		18 18	25 25		18 18	25 25	mA mA
$I^-$ , Standby (VEN = 0.8V) (Note 6)	Full		18	25		18	25	mA

1. VIN = 0V; IOUT = 100 A (See Test Circuit #1)


2.  $V_0 = \pm 10V$ ;  $V_S = \mp 10V$ (See Test Circuits # 2, 3, 4)

3. MUX output is buffered with HA-5190 as shown in Applications section.

4. (See Test Circuit # 5)

5.  $V_{IN} = 10MHz$ ,  $3V_{p-p}$  on one channel, with any other channel selected. (Worst case is channel 3 selected with input on channel 4.) MUX output is buffered with HA-5190 as shown in Applications section. Terminate all channels with 75  $\Omega$  .


6. Supply currents vary less than 0.5mA for switching rates from DC to 2MHz.




PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (Continued)

**TEST CIRCUIT NO. 5** 


SETTLING TIME ACCESS TIME BREAK-BEFORE-MAKE DELAY




#### (USE DIFFERENTIAL COMPARATOR PLUG-IN ON SCOPE FOR SETTLING TIME MEASUREMENT.)



ACCESS TIME



• Often it is desirable to buffer the HI-524 output, to avoid loading errors due to the channel "ON" resistance:



\* APPROXIMATELY 10pF SHOULD REMOVE ANY LOW LEVEL INSTABILITY AT THE OUTPUT.

The main requirement for the buffer amplifier is a full power bandwidth high enough to avoid attenuation of the video signal. The HARRIS HA-5190 is well suited for this purpose; in fact the HI-524 was designed to be compatible with the 5190. This 524/5190 combination offers a 3dB bandwidth of at least 20MHz for a 3V peak-to-peak input. As mentioned earlier, the 524 includes a feedback element for the amplifier which matches and tracks the channel "ON" resistance.

- Note that the on-chip feedback element between pins 16 and 18 includes two switches in series, to simulate a channel resistance. These switches open for VEN = Low. This allows two or more HI-524's to operate into one HA-5190, with their feedback elements connected in parallel. Thus, only the selected multiplexer provides feedback, and the amplifier remains stable.
- All HI-524 package pins labeled 'SIG GND' (pins 3, 4, 6, 13, 15) should be externally connected to signal ground for best Crosstalk performance.
- Bypass capacitors (0.1 to 1.0μF) are recommended from each HI-524 supply pin to power ground (pins 1 and 17 to pin 8). Locate the buffer amplifier near the HI-524 so the two capacitors may bypass both devices.
- If an analog input 1V or greater is present when supplies are off, a low resistance is seen from that input to a supply line. (For example, the resistance is approximately 160Ω for an input of -3V.) Current flow may be blocked by a diode in each supply line, or limited by a resistor in series with each channel. The best solution, of course, is to arrange that no digital or analog inputs are present when the power supplies are off.

## HI-539

### Monolithic, Four Channel, Low Level, Differential Multiplexer

FEATURES	DESCRIPTION			
FEATURES	DESCRIPTION			
	The Harris H1–539 is a monolithic, four channel, differential multiplexer. Two digital inputs are provided for channel selection, plus an Enable input to disconnect all channels. Performance is guaranteed for each channel over the range ± 10V, but is op-			
SETTLING TIME, ±0.01% 900ns     WIDE SUPPLY RANGE ±5V T0 ± 18V	timized for low level differential signals. Leakage current, for example, which varies slightly with input voltage, has its distribution centered at zero for zero input volts.			
• BREAK-BEFORE-MAKE SWITCHING	In most monolithic multiplexers, the net differential offset due to thermal effects becomes significant for low level signals. This problem is minimized			
• NO LATCH-UP	in the HI-539 by symmetrical placement of critical circuitry with respect to the few heat producing devices.			
APPLICATIONS	The HI-539 will be offered in both commercial and military temperature			
• LOW LEVEL DATA ACQUISITION	ranges, with screening available for MIL-STD-883, Class B. Supply voltages are $\pm$ 15V and power consumption is only 2.5mW. The package is a 16 pin			
PRECISION INSTRUMENTATION	ceramic DIP.			
• TEST SYSTEMS				
PINOUT	FUNCTIONAL DIAGRAM			
Section 11 for Packaging				
A0       1       16       A1         EN       2       15       GND         -Vps       3       14       +Vps         IN1A       4       13       IN1B         IN2A       5       12       IN2B         IN3A       6       11       IN3B         IN4A       7       10       IN4B         OUT A       8       9       OUT B	DIGITAL ADDRESS INPUT BUFFER AND LEVEL SHIFTER			

HARRIS

### ABSOLUTE MAXIMUM RATINGS

Voltage Between Supply Pins (Vp	<sub>s+</sub> , V <sub>ps-</sub> ) 40V	Internal Power Dissipation (Derate	725mW
Voltage from either Supply to Gr	ound 20V	8mW/ºC above +75ºC ambient)	
Analog Input Voltage, VS	$V_{p_{S^{-}}} \leq V_{S} \leq V_{p_{S^{+}}}$	Operating Temperature Range HI-539-2, -8	-55°C to +125°C
Digital Input Voltage, VA	$V_{ps-} \leq V_A \leq V_{ps+}$	HI-539-4	-25°C to +85°C
Storage Temperature Range	-65°C to +150°C	HI-539-5	0°C to +75°C

### ELECTRICAL CHARACTERISTICS

(Unless otherwise specified) Supplies =  $\pm$  15V, V<sub>EN</sub> = +4.0V, V<sub>AH</sub> (Logic Level High) = +4.0V, V<sub>AL</sub> (Logic Level Low) = +0.8V. See the Performance Characteristics Section for test circuits and conditions. Selected parameters are defined in the Definitions Section.

		HI-5	39-2,-8	HI-5	39-4, -5	
PARAMETER	TEMP	ТҮР	MAX (MIN)	ТҮР	MAX (MIN)	UNITS
ANALOG CHANNEL CHARA'S						
VS, Analog Signal Range	Full		(-10)/+10		(-10)/+10	v
RON, On Resistance VIN = OV	+25°C	650	850	650	850	Ω
$V_{ N} = \pm 10V$	+25°C	700	900	700	900	Ω
VIN = 0V	Full	950	1.3K	800	1K	Ω
V <sub>IN</sub> = ± 10V	Full	1.1k	1.4k	900	1.1k	Ω
$\Delta R_{ON}$ [Side A - Side B]						
VIN = 0V	+25°C	4.0	24	4.0	24	Ω
VIN = ± 10V	+25°C	4.5	27	4.5	27	Ω
VIN = OV	Full	4.75	28	4.0	24	Ω
$V_{1N} = \pm 10V$	Full	5.5	33	4:5	27	Ω
IS(OFF), Off Input Leakage Current				7 1		
(Note 1) Condition 0V	+25°C	30	200	30	200	pA
Condition ± 10V	+25°C +25°C	100	200	100	200	рА рА
Condition 0V	Full	2	10	0.2	1	nA
Condition + 10V	Full	5	25	0.2	2.5	nA
$\Delta$ IS(OFF), [Side A – Side B]						
Condition OV	+25°C	3	100	3	100	pА
Condition ± 10V	+25°C	10		10	100	pA
Condition OV	Full	0.2	2	0.02	0.2	nA
Condition ± 10V	Full	0.5	5	0.05	0.5	nA
ID(OFF), Off Output Leakage Current (Note 1)						
Condition OV	+25°C	30	200	30	200	pA
Condition ± 10V	+25°C	100	200	100	200	pA
Condition OV	Full	2	10	0.2	1	nA
Condition ± 10V	Full	5	25	0.5	2.5	nA
$\Delta$ (D(OFF), [Side A - Side B]						
Condition 0V	+25°C	3	100	3	100	pА
Condition ± 10V	+25°C	10		10		pА
Condition OV	Full	0.2	2	0.02	0.2	nA
Condition ± 10V	Fuli	0.5	5	0.05	0.5	nA
ID(ON), On Channel Leakage Current (Note 1)						
Condition OV	+25°C	50	200	50	200	pА
Condition ± 10V	+25°C	150		150		pA
Condition OV	Full	5	25	0.5	2.5	nA
Condition ± 10V	Full	6	40	0.8	4.0	nA
$\Delta I_{D(ON)}$ [Side A – Side B]						
Condition OV	+25°C	10	100	10	100	pA
Condition ± 10V	+25°C	30		30		pA
Condition OV	Full	0.5	5	0.05	0.5	nA
Condition ± 10V	Full	0.6	6	0.08	0.8	nA
$\Delta V_{0S}$ , Differential Offset Voltage	+25°C	0.02	0.04	0.02	0.04	μV
	Full	0.70	10	0.02	1.0	μν

### SPECIFICATIONS (Continued)

		ні-	539-2, -8	HI-5	539-4, -5	
PARAMETER	темр	TYP	MAX (MIN)	TYP	MAX (MIN)	UNITS
DIGITAL INPUT CHARACTERISTICS						
VAL, Input Low Threshold	Full	i	0.8		0.8	v
V <sub>AH</sub> , Input High Threshold	Full		(4.0)		(4.0)	v
IAH, Input Leakage Current (High)	Full		1		1	μA
I <sub>AL</sub> , Input Leakage Current (Low)	Fuli		1		1	μA
SWITCHING CHARACTERISTICS		}				
T <sub>A</sub> , Access Time	+25°C Full	250 450	750 1,000	250 450	750 1,000	ns ns
T <sub>open</sub> , Break-Before-Make Delay	+25°C Full	85	(30) (30)	85	(30) (30)	ns ns
TON(EN), Enable Delay On	+25ºC Full	250	750 1,000	250	750 1,000	ns ns
TOFF(EN), Enable Delay Off	+25°C Full	160	650 900	160	650 900	ns ns
Settling Time, to ± 0.01%	+25°C	0.9	:	0.9		μs
Charge Injection (Output)	Fuli	3		3		pC
$\Delta$ Charge Injection (Output)	Full	0.1		0.1		pC
Charge Injection (Input)	Full	10		10		pC
Differential Crosstalk (Note 3)	+25°C	124		124		dB
Single Ended Crostalk (Note 3)	+25°C	100		100		dB
CS(OFF), Channel Input Capacitance	Full	5		5		pF
CD(OFF), Channel Output Capacitance	Fuli	7		7		ρF
CD(ON), Channel On Output Capacitance	Full -	17		17		pF
CDS, Input to Output Capacitance (Note 4)	Full	0.08		0.08		pF
CA, Digital Input Capacitance	Full	3		3		pF
POWER REQUIREMENTS						
P <sub>D</sub> , Power Dissipation	+25°C Full	2.5	45	2.5	45	mW mW
I+ Current	+25°C Full	0.150	2.0	0.150	2.0	mA mA
I- Current	+25°C Full	0.001	1.0	0.001	1.0	mA mA
± V, Supply Voltage Range	Full	± 15	(±5)/±18	±15	(±5)/±18	v


#### NOTES

1. See Test Circuits #2, 3, 4. The condition  $\pm 10V$  means:


IS(OFF) and ID(OFF) :	$(V_{S} = +10V, V_{D} = -10V)$ , then
	(VS = -10V, Vp = +10V)
ID(ON) :	(+10V, then -10V)

2.  $\Delta V_{OS}$  (Exclusive of thermocouple effects) = RON  $\Delta I_D(ON) + I_D(ON) \Delta R_{ON}$ . See Applications section for discussion of additional  $\ensuremath{\mathsf{V}}\xspace{0.5ex$ 

- 3.  $V_{1N}$  = 1kHz, 15V  $_{p-p}$  on all but the selected channel. See Test Circuit # 9.
- 4. Calculated from typical Single-Ended Crosstalk performance.



### TEST CIRCUITS (Continued)




200ns/DIV.

### TEST CIRCUIT NO. 7

ENABLE DRIVE

### BREAK-BEFORE-MAKE DELAY (tOPEN)



\* AD606 OR BB3630, FOR EXAMPLE

CHARGE INJECTION – Charge (in pC) transferred, during a transition between channels, through the internal gate-tochannel capacitance. The resulting voltage error varies inversely with the output (or input) capacitance.

CROSSTALK – Signal at the multiplexer output, coupling though the CDS capacitance of an OFF channel. Amplitude is proportional to source resistance for the ON channel. See Test Circuit #9 for single-ended and differential versions of crosstalk.

DIFFERENTIAL LEAKAGE CURRENT (  $\Delta$  I<sub>S</sub>(OFF),  $\Delta$ I<sub>D</sub>(OFF),  $\Delta$  I<sub>D</sub>(ON)) — The absolute difference in leakage for the two sides of a channel.

### APPLICATIONS

DIFFERENTIAL OFFSET VOLTAGE (  $\Delta$  V<sub>OS</sub>) – Voltage between the multiplexer output terminals with both channel input terminals shorted to ground.

DIFFERENTIAL ON RESISTANCE ( $\Delta R_{ON}$ ) – The absolute difference in On Resistance for the two sides of a channel.

INPUT TO OUTPUT CAPACITANCE ( $C_{DS}$ ) – Capacitance from one input terminal of a channel to the corresponding output of the multiplexer. This parameter is responsible for Crosstalk.

### GENERAL

The HI-539 accepts inputs in the range -15V to +15V, with performance guaranteed over the  $\pm 10V$  range. At these higher levels of analog input voltage it is comparable to the HI-509, and is plug-in compatible with that device (as well as the HI-509A). However, as mentioned earlier, the HI-539 was designed to introduce minimum error when switching low level inputs.

Special care is required in working with these low level signals. The main concern with signals below 100mV is that noise, offset voltage, and other aberrations can represent a large percentage error. A shielded, differential signal path is essential, especially to maintain a noise level below 50 µVrms.

### LOW LEVEL SIGNAL TRANSMISSION

The transmission cable carrying the transducer signal is critical in a low level system. It should be as short as practical and rigidly supported. Signal conductors should be tightly twisted for minimum enclosed area, to guard against pickup of electromagnetic interference, and the twisted pair should be shielded against capacitively coupled (electrostatic) interference. A braided wire shield may be satisfactory, but a lapped foil shield is better since it allows only one tenth as much leakage capacitance to ground per foot. A key requirement for the transmission cable is that it presents a balanced line to sources of noise interference. This means an equal series impedance in each conductor plus an equally distributed impedance from each conductor to ground. The result should be signals equal in magnitude but opposite in phase at any transverse plane. Noise will be coupled in phase to both conductors, and may be rejected as common mode voltage by a differential amplifier connected to the multiplexer output.

Coaxial cable is not suitable for low-level signals because the two conductors (center and shield) are unbalanced. Also, ground loops are produced if the shield is grounded at both ends by standard BNC connectors. If coax must be used, carry the signal on the center conductors of two equal-length cables whose shields are terminated only at the transducer end. As a general rule, terminate (ground) the shield at one end only, preferably at the end with greatest noise interference. This is usually the transducer end for both high and low level signals

	EQUIVALENT WIDTH OF P.C.	D.C.		1	DANCE FOOT
WIRE GAGE	CONDUCTOR (2 oz. Cu.)	RESISTANCE PER FOOT	INDUCTANCE PER FOOT	AT 60Hz	AT 10kHz
18	0.47"	0.0064Ω	0.36µH	0.0064 Ω	0.0235Ω
20	0.30"	0.0102Ω	0.37µH	0.0102 Ω	0.0254Ω
22	0.19"	0.0161Ω	0.37µH	0.0161 Ω	0.0288Ω
24	0.12"	0.0257Ω	0.40µH	0.0257 Ω	0.0345Ω
26	0.075"	0.041Ω	0.42µH	0.041 Ω	0.0488Ω
28	0.047"	0.066Ω	0.45µH	0.066 Ω	0.0718Ω
30	0.029"	0.105Ω	0.49µН	0.105Ω	0.110Ω
32	0.018"	0.168Ω	0.53µН	0.168Ω	0.171Ω

Та	ble	1
----	-----	---

#### WATCH SMALL $\Delta V$ ERRORS

Printed circuit traces and short lengths of wire can add substantial error to a signal even after it has traveled hundreds of feet and arrived on a circuit board. Here, the small voltage drops due to current flow through connections of a few milliohms must be considered, especially to meet an accuracy requirement of 12 bits or more.

Table 1 is a useful collection of data for calculating the effect of these short connections. (Proximity to a ground plane will lower the values of inductance.)

As an example, suppose the HI-539 is feeding a 12 bit converter system with an allowable error of  $\pm 1/2$  LSB ( $\pm 1.22$ mV). If the interface logic draws 100mA from the 5V supply, this current will produce 1.28mV across 6 inches of # 24 wire; more than the error budget. Obviously, this digital current must not be routed through any portion of the analog ground return network.

### PROVIDE PATH FOR IBIAS

The input bias current for any DC-coupled amplifier must have an external path back to the amplifier's power supply. No such path exists in Figure 1A, and consequently the amplifer output will remain in saturation.

A single large resistor  $(1M \Omega to 10M \Omega)$  from either signal line to power supply common will provide the required path, but a resistor on each line is necessary to preserve accuracy. A single pair of these bias current resistors on the HI-539 output may be used if their loading effect can be tolerated (each forms a voltage divider with R<sub>ON</sub>). Otherwise, a resistor pair on each input channel of the multiplexer is required. The use of bias current resistors is acceptable only if one is confident that the sum of signal plus common-mode voltage will remain within the input range of the multiplexer/amplifier combination.

Another solution is to simply run a third wire from the low side of the signal source, as in Figure 1B. This wire assures a low common-mode voltage as well as providing the path for bias currents. Making the connection near the multiplexer will save wire, but it will also unbalance the line and reduce the amplifier's common-mode rejection.


#### DIFFERENTIAL OFFSET, $\Delta V_{OS}$

There are two major sources of  $\Delta V_{OS}$ . That part, due to the expression ( $R_{ON} \Delta I_D(ON) + I_D(ON) \Delta R_{ON}$ ) becomes significant with increasing temperature, as shown in the Electrical Characteristics section. The other source of offset is the thermocouple effects due to dissimilar materials in the signal path. These include silicon, aluminum, tin, nickel-iron and (often) gold, just to exit the package.


For the thermocouple effects in the package alone, the constraint on  $\Delta V_{0S}$  may be stated in terms of a limit on the difference in temperature for package pins leading to any channel of the HI-539. For example, a difference of 0.13°C produces a  $5\mu V$  offset. Obviously, this  $\Delta T$  effect can dominate the  $\Delta V_{0S}$  parameter at any temperature unless care is taken in mounting the HI-539 package.

Temperature gradients across the HI-539 package should be held to a minimum in critical applications. Locate the HI-539 far from heat producing components, with any air currents flowing lengthwise across the package.

1









The amplifier in Figure 1A is unusable because its bias currents cannot return to the power supply. Figure 1B shows two alternative paths for these bias currents: either a pair of resistors, or (better) a third wire from the low side of the signal source.



4

## HI-1818A/1828A

Low Resistance

8 Channel CMOS Analog Multiplexers

FEATURES	DESCRIPTION
<ul> <li>SIGNAL RANGE ±15V</li> <li>"ON" RESISTANCE (TYP.) 250 Ω</li> <li>INPUT LEAKAGE AT +125°C (TYP.) 20nA</li> <li>ACCESS TIME (TYP.) 350ns</li> <li>POWER CONSUMPTION (TYP.) 5mW</li> <li>DTL/TTL COMPATIBLE ADDRESS</li> <li>-55°C to +125°C OPERATION</li> </ul>	The HI-1818A/1828A are monolithic high performance CMOS analog multiplexers offering built-in channel selection decoding plus an inhibit (enable) input for disabling all channels. Dielectric Isolation (DI) processing is used for enhanced reliability and performance (see Application Note 521). Substrate leakage and parasitic capacitance are much lower, resulting in extremely low static errors and high throughput rates. Low output leakage (typically 0.1nA) and low channel ON resistance (250 $\Omega$ ) assure optimum performance in low level or current mode applications.
APPLICATIONS     DATA ACQUISITION SYSTEMS	The 1818A is a single-ended 8 channel multiplexer, while the HI-1828A is a differential 4 channel version. Either device is ideally suited for medical instrumentation, telemetry systems,
<ul> <li>PRECISION INSTRUMENTATION</li> <li>DEMULTIPLEXING</li> <li>SELECTOR SWITCH</li> </ul>	and microprocessor based data acquisition systems. The HI-1818A-2 and HI-1828A are specified over -55°C to +125°C, while the -5 versions are specified over 0°C to +75°C.
PINOUT	FUNCTIONAL DIAGRAM
HI-1818A         Section 11 for Packaging           ADDRESS A1         1           +5.0V SUPPLY         2           ENABLE         3           ADDRESS A2         4           IN 8         5           ·IN 7         6           IN 6         7           IN 5         8           Section 11 for Packaging           Section 11 for Packaging           Top View	HI-1818A
HI-1828A       Section 11 for Packaging         Top View       ADDRESS A1 1         +5.0V SUPPLY 2       16 ADDRESS A0         +5.0V SUPPLY 2       15 -15V SUPPLY         ENABLE       14 +15V SUPPLY         OUT 5 THRU 8 4       13 IN 1         IN 8 5       12 OUT 1 THRU 4         IN 7 6       10 IN 3         IN 5 8       9 IN 4	HI-1828A

### ABSOLUTE MAXIMUM RATINGS (NOTE 1)

Supply Voltage Between Pins 14 and 15 40.0V Logic Supply Voltage, Pin 2 30.0V Analog Input Voltage: V<sup>2</sup><sub>Supply</sub> +2V V<sup>-</sup><sub>Supply</sub> -2V

Digital Input Voltage Total Power Dissipation (Note 2) Storage Temperature Range

V-Supply to V+ Supply 780mW -65°C to +150°C

### **ELECTRICAL CHARACTERISTICS**

Supplies +15V, -15V, +5V         HI-1818A-5/1828A-2           HI-1818A-5/1828A-2           PARAMETER         TEMP.         MII.         TYP.         MAX.         MIN.         MIL-1818A           TYP. <th col<="" th=""><th></th><th></th><th>r</th><th></th><th></th><th><del></del></th><th></th><th></th><th>٦</th><th></th><th></th><th></th><th></th></th>	<th></th> <th></th> <th>r</th> <th></th> <th></th> <th><del></del></th> <th></th> <th></th> <th>٦</th> <th></th> <th></th> <th></th> <th></th>			r			<del></del>			٦				
ANALOG CHANNEL CHARACTERISTICS         Full         -15         -15         -15         +15         V           **(R), ON Resistance (Note 3)         Full         300         500         30         500         50         52           **(R), ON Resistance (Note 3)         Full         300         500         30         500         50         52           **(G)OFF), Input Leskage Current         Full         100         250         100         250         nA           **(G)OFF) Output Leskage Current         Full         500         125         50         125         nA           *(I)-138A)         Full         500         125         50         125         nA           (II-1838A)         Full         500         125         50         125         nA           (II-1838A)         Full         500         125         50         125         nA           (II-1838A)         Full         0.0         100         250         nA         L         H         L         L           YAL, Input Leskage Current         Full         0.01         1         0.1         I         µA           YAL, Input Leskage Current         Full         0.01         1<	Supplies = +15V, -15V, +5V									TRUTH	TABL	! <b>ES</b>		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	ANALOG CHANNEL CHARACTERISTICS													
**R <sub>QN</sub> . ON Resistance (Note 3)       +25°C Full       250       400       250       400       Ω         **Ig(0FF). Input Leakage Current       Full       20       50       20       50       nA         **Ig(0N). On Channel Leakage Current       Full       100       250       100       250       nA         (HI-1828A)       Full       50       125       50       125       nA         *Ig(0FF) Output Leakage Current       Full       50       125       50       125       nA         (HI-1828A)       Full       50       125       50       125       nA       L       H       L       3         (HI-1828A)       Full       50       125       50       125       nA       L       H       L       1       4       4       L       H       L       L       L       L       L       H       L       1       3       L       H       L       L       H       L       1       1       1       1       1       1       1       1       L       H       L       L       L       1       1       1       1       1       1       1       1       1       1 <td></td> <td>Full</td> <td>-15</td> <td>  '</td> <td>+15</td> <td>-15</td> <td>1</td> <td>+15</td> <td>v</td> <td>1</td> <td></td> <td></td> <td></td>		Full	-15	'	+15	-15	1	+15	v	1				
Full         300         500         300         500 $\Omega$ *Ig(0FF), Input Leakage Current         Full         20         50         20         50         nA           *Ig(0FF), Input Leakage Current         Full         100         250         100         250         nA           (H1-1818A)         Full         100         250         100         250         nA           'Ig(0FF) Output Leakage Current         Full         100         250         100         250         nA           (H1-1828A)         Full         100         250         100         250         nA           UBITAL INPUT CHARACTERISTICS         VAL, Input Leakage Current         Full         0.4         0.4         0.4         V           VAL, Input Lew Threshold         Full         0.01         1         0.01         1 $\mu$ A         H         H         L         H           SWITCHING CHARACTERISTICS         VAL, Input Leakage Current         Full         0.01         1 $\mu$ A $\mu$ A         V         X         X         X         X         H         L         L         H         L         H         L         L         K         X         <				250		11	250	1		1				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$									-	1				
**Ig(OF), Input Leakage Current       Full       20       50       20       50       nA         **Ig(ON), On Channel Leakage Current       Full       100       250       100       250       nA         *Ig(OF) Output Leakage Current       Full       50       125       50       125       nA         *Ig(OF) Output Leakage Current       Full       100       250       100       250       nA         (H1-1828A)       Full       100       250       100       250       nA       L			<b> </b> '		ļ]				ļ		LIL 10	100		
**Tg(0N), 0n Channel Leakage Current       Full       100       250       100       250       nA         (H1-1818A)       Full       50       125       50       125       nA         *Ig(OFF) Output Leakage Current       Full       100       250       100       250       nA         (H1-1818A)       Full       100       250       100       250       nA       L	*IS(OFF), Input Leakage Current	Full	'	20	50		20	50	nA		11-10	18A		
(H1-1818A) (H1-1828A)       Full       100       250       100       250       nA       A2       A1       A0       EN       CHANNEL         (H1-1828A)       Full       50       125       50       125       nA       A2       A1       A0       EN       CHANNEL         (H1-1828A)       Full       100       250       100       250       nA       L <t< td=""><td>· · ·</td><td></td><td>1</td><td></td><td>   </td><td>[]</td><td></td><td></td><td></td><td>ADD</td><td>DECC</td><td>I "ON"</td><td></td></t<>	· · ·		1			[]				ADD	DECC	I "ON"		
(HI-1828A)         Full         50         125         50         125         nA         L <thl< th="">         L</thl<>		Full		100	250	11	100	250	nA					
*I)COFF) Output Leakage Current (HI-18128A)       Full       100       250       100       250       nA       L       L       H       L       L       A         DIGITAL INPUT CHARACTERISTICS       Full       50       125       50       125       nA       L       H       L       L       H       L       L       H       L       L       H       L       L       H       L       L       H       L       L       H       L       L       H       L       L       H       L       L       H       L       L       L       H       H       L       L       L       H       H       L       L       L       H       H       L       L       L       H       H       L       L       L       H       H       L       L       L       H       H       L       L       L       H       H       L       L       L       H       H       L       L       L       H       H       L       L       H       H       L       L       H       H       L       L       H       H       L       L       H       H       L       L <td< td=""><td>(HI-1828A)</td><td>Full</td><td></td><td>50</td><td>125</td><td>  </td><td>50</td><td>125</td><td>nA</td><td></td><td></td><td></td><td>-</td></td<>	(HI-1828A)	Full		50	125		50	125	nA				-	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	*In(OFF) Output Leakage Current													
(HI-1828A)         Full         50         125         50         125         nA         L         H         H         L         4           DIGITAL INPUT CHARACTERISTICS         VAL, Input Low Threshold         Full         0.4         0.4         0.4         VAL, Input Leakage Current         Full         0.1         1         0.4         V         VAL, Input Leakage Current         Full         0.01         1         0.01         1         µA         VAL, Input Leakage Current         Full         0.01         1         0.01         1         µA         VA		Full		100	250	(	100	250	nA					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	(HI-1828A)	Full		50	125		50	125	nA	LH	н	L 4		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				<u> </u>	<u>}</u> −−−−				<b> </b>					
Number Link       Hardson       Hardson <th< td=""><td></td><td></td><td></td><td></td><td></td><td>  </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>														
VAR, Input Leakage Current       Full       -0.01       1       -0.01       1       μA         SWITCHING CHARACTERISTICS       Full       .01       1       .01       1       μA         SWITCHING CHARACTERISTICS       +25°C       350       350       ns       ns       ns         Break-Before-Make Delay       +25°C       100       100       ns       μs       μs         (0.025%)       +25°C       2.8       2.8       μs       μs       c       HI-1828A         Cly, Channel Input Capacitance       +25°C       20       20       pF       HI-1828A       HI-1828A         Cp_Oligital Input Capacitance       +25°C       100       10       pF       A1 A0 EN       CHANNELS         Cp_D logital Input Capacitance       +25°C       5       5       pF       L       L       L       1 and 5         Cp_D logital Input Capacitance       +25°C       5       5       pF       L       L       L       1 and 5         PD, Power Dissipation       Full       5       5       mW       H       L       2 and 6         PD, Power Dissipation       Full       0.1       0.5       0.1       1       mA       X				1	0.4			0.4	1 .					
Heat     Pull     .01     1     .01     1     μA       SWITCHING CHARACTERISTICS     -     -     -     -     -     -       TS, Access Time (Note 5)     +25°C     350     350     ns     ns       Break-Before-Make Delay     +25°C     100     100     ns       Settling Time (0.1%)     +25°C     1.08     1.08     μs       (0.025%)     +25°C     2.8     2.8     μs       CIN, Channel Output Capacitance     +25°C     20     pF       (H1-1818A)     +25°C     20     20     pF       (H1-1828A)     +25°C     0.6     0.6     pF       CD, Digital Input Capacitance     +25°C     5     5     pF       POWER REQUIREMENTS     P     -     -     -       PD, Power Dissipation     Full     5     mW     H     H     4 and 8       PD, Standby Power (Note 6)     Full     5     0.1     1     mA     NONE       * L, Current Pin 15     Full     0.3     1     0.3     2     mA			4.0			4.0		1	1 .					
TS, Access Time (Note 5)       +25°C       350       350       ns         Break-Before-Make Delay       +25°C       100       100       ns         Settling Time (0.1%)       +25°C       1.08       1.08       µs         (0.025%)       +25°C       2.8       2.8       µs         CIN, Channel Input Capacitance       +25°C       2.8       2.8       µs         (HI-1818A)       +25°C       20       pF       HI-1828A         (HI-182BA)       +25°C       20       pF       ADD RESS       "ON"         CD_OLOFF), Drain-To-Source Capacitance       +25°C       0.6       0.6       pF       A1       A0       EN       CHANNELS         CD_D, Digital Input Capacitance       +25°C       5       5       pF       L       L       L       1 and 5         POWER REQUIREMENTS       P       5       mW       H       L       2 and 6         PD, Power Dissipation       Full       5       mW       H       H       4 and 8         PD, Standby Power (Note 6)       Full       0.1       0.5       0.1       1       mA         * L, Current Pin 15       Full       0.3       1       0.3       2       mA <td>IA, , Input Leakage Current</td> <td>Full</td> <td></td> <td>.01</td> <td>1 1</td> <td></td> <td>.01</td> <td>1</td> <td>μΑ</td> <td></td> <td>~</td> <td>1 1 10012</td> <td></td>	IA, , Input Leakage Current	Full		.01	1 1		.01	1	μΑ		~	1 1 10012		
Brak-Before-Make Delay       +25°C       100       100       ns         Settling Time (0.1%)       +25°C       1.08       1.08       μs         (0.025%)       +25°C       2.8       2.8       μs         CIN, Channel Input Capacitance       +25°C       2.8       2.8       μs         (HI-1818A)       +25°C       20       pF         (HI-1818A)       +25°C       0.6       0.6       pF         Cogl OFF), Drain-To-Source Capacitance       +25°C       0.8       0.6       pF         Cogl OFF), Drain-To-Source Capacitance       +25°C       5       5       pF         POWER REQUIREMENTS       PD, Power Dissipation       Full       5       mW       H       L       L       1 and 5         PD, Standby Power (Note 6)       Full       5       0.1       1       mA         *L, Current Pin 14       Full       0.3       1       0.3       2       mA	SWITCHING CHARACTERISTICS													
Settling Time (0.1%)       +25°C       1.08       1.08       μs         (0.025%)       +25°C       2.8       2.8       μs         C[N, Channel Input Capacitance       +25°C       2.8       2.8       μs         (HI-1818A)       +25°C       20       20       pF         (HI-1818A)       +25°C       20       20       pF         (D_0S(0FF), Drain-To-Source Capacitance       +25°C       0.6       pF         C_D, Digital Input Capacitance       +25°C       5       pF         POWER REQUIREMENTS       +25°C       5       pF         PD, Power Dissipation       Full       5       mW       H       L       L       1 and 5         PD, Power Note 6)       Full       5       mW       H       H       4 and 8         * L, current Pin 14       Full       0.1       0.5       0.1       1       mA         * L, current Pin 15       Full       0.3       1       0.3       2       mA	T <sub>S</sub> , Access Time (Note 5)	+25 <sup>0</sup> C	1	350		[]	350		ns					
(0.025%)       +25°C       2.8       2.8       µs         CI <sub>N</sub> , Channel Input Capacitance       +25°C       4       4       pF         CU <sub>UT</sub> , Channel Input Capacitance       +25°C       4       4       pF         (HI-1818A)       +25°C       10       10       pF         (HI-1828A)       +25°C       0.6       pF       0.6       pF         CD_D, Digial (nput Capacitance       +25°C       0.6       pF       10       10         PO, Degotafance       +25°C       5       5       pF       1 and 5         CD_D, Digial (nput Capacitance       +25°C       5       5       pF         POWER REQUIREMENTS       -       -       -       -         PD, Power Dissipation       Full       5       mW       H       L       L       3 and 7         PD, Standby Power (Note 6)       Full       0.1       0.3       1       0.3       2       mA	Break-Before-Make Delay	+25 <sup>0</sup> C	1	100	)		100	ł	ns	l				
Claw, Channel Input Capacitance       +25°C       4       4       pF         CDUT, Channel Output Capacitance       +25°C       20       pF         (HI-1818A)       +25°C       20       pF         (HI-1828A)       +25°C       10       10       pF         CDS(0FF), Drain-To-Source Capacitance       +25°C       0.6       0.6       pF         CD, Digital Input Capacitance       +25°C       5       5       pF         POWER REQUIREMENTS       -       -       -       -         PD, Power Dissipation       Full       5       mW       H       L       2         *L, Current Pin 14       Full       0.1       0.5       0.1       1       mA         *L, Current Pin 15       Full       0.3       1       0.3       2       mA	Settling Time (0.1%)		(	1.08			1.08	ł	μs					
COUT, Channel Output Capacitance       +25°C       20       20       pF         (HI-1818A)       +25°C       10       10       pF         (HI-1828A)       +25°C       10       10       pF         CD_OT, Drain-To-Source Capacitance       +25°C       0.6       0.6       pF         CD_D, Digital Input Capacitance       +25°C       5       5       pF         POWER REQUIREMENTS       -       -       -       -         PD, Power Dissipation       Full       5       mW       H       L       2         * L, Current Pin 14       Full       0.1       0.5       0.1       1       mA         * L, Current Pin 15       Full       0.3       1       0.3       2       mA	(0.025%)	+25 <sup>0</sup> C	1	2.8		[]	2.8	1	μs					
(H1-1818A)       +25°C       20       20       pF         (H1-1828A)       +25°C       10       10       pF         CDS(0FF), Drain-To-Source Capacitance       +25°C       0.6       0.6       pF         CD, Digital Input Capacitance       +25°C       5       5       pF         POWER REQUIREMENTS       PD, Power Dissipation       Full       5       mW       H       L       2 and 6         PDS, Standby Power (Note 6)       Full       5       0.1       1       mA       X       H       NONE         * L, Current Pin 15       Full       0.3       1       0.3       2       mA       K	CIN, Channel Input Capacitance	+25 <sup>0</sup> C	1	4		[]	4		pF					
(H1-1828A)         +25°C         10         10         pF         ADDRESS         "ON"           CDS(0FF), Drain-To-Source Capacitance         +25°C         0.6         0.6         pF         A1         A0         EN         CHANNELS           CD, Digital Input Capacitance         +25°C         5         5         pF         L         L         L         1 and 5           POWER REQUIREMENTS         -	COUT, Channel Output Capacitance		'			11		1	1		HI-18	328A		
CDS(0FF), Drain-To-Source Capacitance       +25°C       0.6       pF       A1 00 ES3 _       CHANNELS         CD, Digital Input Capacitance       +25°C       5       5       pF       L       L       L       1 and 5         POWER REQUIREMENTS       -       -       5       mW       H       L       2 and 6         PD, Power Dissipation       Full       5       5       mW       H       H       4 and 8         PD, Standby Power (Note 6)       Full       5       mW       H       H       4 and 8         * L, Current Pin 14       Full       0.1       0.5       0.1       1       mA         * L, Current Pin 15       Full       0.3       1       0.3       2       mA	(HI-1818A)	+25 <sup>0</sup> C		20			20	}	pF					
CDS(0FF), Drain-To-Source Capacitance         +25°C         0.6         0.6         pF         A1         AQ         EN         CHANNELS           CD, Digital Input Capacitance         +25°C         5         5         5         pF         L         L         L         1 and 5           POWER REQUIREMENTS	(HI-1828A)	+25 <sup>0</sup> C	'	10			10	1	pF		ESS	"ON"		
CD, Digital Input Capacitance         +25°C         5         pF         L         L         L         1 and 5           POWER REQUIREMENTS         PD, Power Dissipation         Full         5         5         mW         H         L         L         3 and 7           PD, Standby Power (Note 6)         Full         5         5         mW         H         H         L         4 and 8           * L, Current Pin 14         Full         0.1         0.5         0.1         1         mA           * L, Current Pin 15         Full         0.3         1         0.3         2         mA	CDS(OFF), Drain-To-Source Capacitance	+25 <sup>0</sup> C	1	0.6			0.6		pF					
POWER REQUIREMENTS         Full         5         mW         L         H         L         2 and 6           PD, Power Dissipation         Full         5         mW         H         L         L         H         L         3 and 7           PD, Power Dissipation         Full         5         mW         H         L         4 and 8           PDS, Standby Power (Note 6)         Full         0.1         0.5         0.1         1         mA           * L, Current Pin 14         Full         0.3         1         0.3         2         mA	CD, Digital Input Capacitance	+25 <sup>0</sup> C	'	5			5		pF		<u> </u>	1 and 5		
Pp, Power Dissipation         Full         5         mW         H         H         L         4 and 8           Pp,S, Standby Power (Note 6)         Full         5         mW         X         X         H         NONE           * I_+, Current Pin 14         Full         0.1         0.5         0.1         1         mA           * I, Current Pin 15         Full         0.3         1         0.3         2         mA		+'	}'	<b> </b>	<u> </u>				<b></b>					
PDS, Standby Power (Note 6)         Full         5         mW         X         X         H         NONE           * I_+, Current Pin 14         Full         0.1         0.5         0.1         1         mA           * I, Current Pin 15         Full         0.3         1         0.3         2         mA								1						
* I., Current Pin 14         Full         0.1         0.5         0.1         1         mA           * L., Current Pin 15         Full         0.3         1         0.3         2         mA	-													
*1., Current Pin 15 Full 0.3 1 0.3 2 mA		1	1	-			1				. н	I NUNE		
							· · ·	1		1				
*1_, Current Pin 2   Full     0.3   1      0.3   2   mA	•		1											
	*1L, Current Pin 2	Full	1	0.3	1	11	0.3	2	mA					

NOTES: 1. Voltage ratings apply when voltages at all other pins are

within their normal operating ranges.

2. Derate 9.25 mW/°C above 75°C.


3. V<sub>OUT</sub> ≈ ± 10V I<sub>OUT</sub> = - 1mA.

4. To drive from DTL/TTL circuits, 1K pull-up resistors to + 5.0V supply are recommended.


5. Time measured to 90% of final output level;  $V_{OUT} = -5.0V$  to +5.0V, Digital Inputs = 0V to + 4.0V. 6. Voltage at Pin 3, ENABLE = + 4.0V.

\* 100% Tested for Dash 8 at +25°C and +125°C Only.

### PERFORMANCE CHARACTERISTICS



4-50



P18

FROM DECODE

### **Data Conversion Products**

# 

HA-2420/2425	Fast Sample and Hold	5-2
HD-0165	Keyboard Encoder	5-9
HI~562A	12 Bit High Speed Monolithic Digital-to-Analog Converter	5-12
HI-5610	10 Bit High Speed Monolithic Digital-to-Analog Converter	5-17
HI-5618A/5618B	8 Bit High Speed Digital-to-Analog Converters	5-23
HI-5712/5712A	High Performance 12 Bit Analog-to-Digital Converter	5-30
HI-5900	Analog Data Acquisition Signal Processor	5-39
HI-5901	Analog Data Acquisition Signal Processor	5-44
HI-7541	12 Bit Multiplying Monolithic Digital-to-Analog Converter	5-50
HI-DAC 80I	12 Bit High Speed Monolithic Digital-to-Analog Converter	5-57

### Advance

HA-5320	High Speed Precision Monolithic Sample and Hold Amplifier	5-62
HI-565A	High Speed Monolithic Digital-to-Analog Converter with Reference	5-63
HI-574A	Fast, Complete 12 Bit A/D Converter with Microprocessor Interface	5-64
HI-5660	High Speed Monolithic Digital-to-Analog Converter	5-65
HI-5680	12 Bit Low Cost Monolithic D/A Converter	5-66
HI-5685	High Performance Monolithic 12 Bit D/A Converter	5-68
HI-5687	Wide Temperature Range Monolithic 12 Bit D/A Converter	5-70
HI-DAC16B/ DAC16C	16 Bit D/A Converter	5-72

### ABSOLUTE MAXIMUM RATINGS

As with all semiconductors, stresses listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Characteristics" are the only conditions recommended for satisfactory operation.



## HA-2420/2425

Fast Sample and Hold

FEATURES	DESCRIPTION				
<ul> <li>LOW DROOP RATE (C<sub>H</sub> = 1000pF) 5µV/ms</li> <li>LOW CHARGE TRANSFER 5pC</li> <li>FAST ACQUISITION TIME (10V STEP TO .01%) 5µs</li> <li>HIGH SLEW RATE 7V/µs</li> <li>BANDWIDTH 2.5MHz</li> <li>LOW APERTURE TIME 30ns</li> <li>TTL COMPATIBLE CONTROL INPUT</li> </ul>	The HA-2420/2425 is a monolithic circuit consisting of a high performance operational amplifier with its output in series with an ultra-low leakage analog switch and a MOSFET input unity gain amplifier. With an external holding capacitor connected to the switch output, a versatile, high performance sample-and-hold or track-and-hold circuit is formed. When the switch is closed, the device behaves as an operational amplifier, and any of the standard op amp feedback networks may be connected around the device to control gain, frequency response, etc. When the switch is opened the output will remain at its last level. Performance as a sample-and-hold compares very favorably with other monolithic, hybrid, modular, and discrete circuits. Accuracy to better than 0.01% is achievable over the tempera- ture range. Fast acquisition is coupled with superior droop characteristics, even at high temperatures. High slew rate, wide bandwidth, and low acquisition time produce excellent dynamic characteristics. The ability to operate at gains greater than 1 frequently eliminates the need for external scaling amplifiers. The device may also be used as a versatile operational amplifier with a gated output for applications such as analog switches, peak holding circuits, etc.				
<ul> <li>A TO D CONVERSION SYSTEMS</li> <li>D TO A DEGLITCHER</li> <li>AUTO ZERO SYSTEMS</li> <li>PEAK DETECTOR</li> <li>GATED OP AMP</li> </ul>					
PINOUT	FUNCTIONAL DIAGRAM				
Interpretations         Interpretations <td>OFFSET HOLD ADJ CONTROL CAP.</td>	OFFSET HOLD ADJ CONTROL CAP.				

### ABSOLUTE MAXIMUM RATINGS

Voltage Between V+ and V- Termina	ais 40V	Operating Temperature Range	
Differential Input Voltage	±24V	HA-2420-2/8	-55ºC ≼ TA ≤+125ºC
Digital Input Voltage (Pin 14)	+8V, -15V	HA-2425-5	0ºC≪ T <sub>A</sub> ≪ +75ºC
Output Current	Short Circuit Protected	Storage Temperature Range	-65°C ≤ T <sub>A</sub> ≤ +150°C
Internal Power Dissipation	300mW (Note 7)		

## $\label{eq:constraint} \begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \\ \textbf{Test Conditions (Unless otherwise specified) V}_{SUPPLY} = \pm 15.0V; \ C_{H} = 1000 \text{pF}; \\ \textbf{Digital Input (Pin 14), V}_{IL} = +0.8V \ (Sample), V_{IH} = +2.0V \ (Hold) \end{array}$

		HA-2420-2		HA-2425-5				
PARAMETER	ТЕМР	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS								1
*Offset Voltage	+25°C Full		2 3	4 6		3 4	6 8	mV mV
*Bias Current	+25°C Full		40	200 400		40	200 400	nA nA
*Offset Current	+25°C Full		10	50 100		10	50 100	nA nA
Input Resistance	+25°C	5	10		5	10		MΩ
Common Mode Range	Full	±10			±10			l v
TRANSFER CHARACTERISTICS								
*Large Signal Voltage Gain (Note 1, 4)	Full	25K	50K		25K	50K		V/V
*Common Mode Rejection (Note 2)	Full	80	90		74	90		dB
Hold Mode Feedthrough Attenuation (Note 9)	Full		-76		{	-76		dB
Gain Bandwidth Product (Note 3)	+25°C		2.5			2.5		MHz
OUTPUT CHARACTERISTICS								
*Output Voltage Swing (Note 1)	Full	±10	(		±10			v
Output Current	+25°C	±15	{		±15			mA
Full Power Bandwidth (Note 3, 4)	+25°C		100			100		kHz
Output Resistance (D.C.)	+25°C		.15			.15		Ω
TRANSIENT RESPONSE								
Rise Time (Note 3, 5)	+25°C		50			50		ns
Overshoot (Note 3, 5)	+25°C		25		]	25		%
Slew Rate (Note 3, 6)	+25°C		7			7		V/µs
DIGITAL INPUT CHARACTERISTICS								
Digital Input Current (V <sub>IN</sub> = 0V)	Full			0.8			0.8	mA
Digital Input Current (VIN = +5.0V)	Fuil		j	20			20	μA
Digital Input Voltage (Low)	Full			0.8			0.8	v V
Digital Input Voltage (High)	Full	2.0			2.0			v V
SAMPLE/HOLD CHARACTERISTICS								
Acquisition Time to .1% 10V Step (Note 3)	+25°C		4			4		μs
Acquisition Time to .01% 10V Step (Note 3)	+25°C		5			5		μs
Aperture Time	+25°C		30			30		ns
Aperture Delay Time	+25°C		50			50		ns
Aperture Uncertainty Time	+25°C		5			5		ns
*Drift Current (Note 3, 8)	+25°C Full		5 0.5	50 4.0		5 0.5	50 1.0	pA nA
*Charge Transfer (Note 8)	+25°C		5	10		5	10	pC
POWER SUPPLY CHARACTERISTICS								
*Supply Current (+)	+25°C		3.5	5.5		3.5	5.5	mA
*Supply Current (~)	+25°C		2.5	3.5		2.5	3.5	mA
*Power Supply Rejection	Full	80	90		74	90		dB

NOTES:

1. RL =  $2k\Omega$ 

2.  $VCM = \pm 10VDC$ 3.  $AV = \pm 1, RL = 2k\Omega$ , CL = 50pF4. VOUT = 20V peak-to-peak

5. VOUT = 400mV peak-to-peak

6. VOUT = 10.0V peak-to-peak

7. Derate Power Dissipation by

4.3mW/°C above +105°C Ambient Temperature


8. VIN = 0V 9. fIN ≼ 100kHz

\*100% Tested for DASH 8

5-3

VSUPPLY = ±15VDC, TA = +25°C, CH = 1,000pF Unless Otherwise Specified

#### TYPICAL SAMPLE AND HOLD PERFORMANCE AS A FUNCTION OF HOLDING CAPACITOR




DRIFT CURRENT VS. TEMPERATURE


OUTPUT NOISE "HOLD" MODE 74 100 RMS FOULVALENT INPUT NOISE "SAMPLE" MODE -- 100K ₹ SOURCE RESISTANCE 10 1111 EQUIV. INPUT NOISE "SAMPLE" MODE - 0 SOURCE RESISTANCE 1 10 100 K 10K BANDWIDTH 100K 11 1K (LOWER 3dB FREQUENCY = 10Hz)

BROADBAND NOISE CHARACTERISTICS

1000









100 90 80 뗭 -CH = 100pF 70 GAIN -CH = 1000pF 60  $C_H = .01 \mu F$ OPEN LOOP VOLTAGE 50 40 30 CH = 1.0µF 20 Ċ<sub>H</sub> = 0.1μF 10 0 -10 -20 -30 10 10K 100K 1M 10M 100M 100 1K FREQUENCY, Hz

#### **OPEN LOOP PHASE RESPONSE**



#### PEDESTAL VS. INPUT VOLTAGE



#### OFFSET ADJUSTMENT

The offset voltage of the HA-2420/2425 may be adjusted using a 100k  $\Omega$  trim pot, as shown in Figure 6. The recommended adjustment procedure is:

- 1. Apply zero volts to the sample-and-hold input, and a square wave to the S/H control.
- 2. Adjust the trim pot for zero volts output in the hold mode.

This procedure will alter the input  $V_{OS}$  value so that it cancels the pedestal voltage.

#### INVERTING CONFIGURATION





Figure 2


#### GAIN ADJUSTMENT

The linear variation in pedestal voltage with sample-and-hold input voltage causes a -0.06% gain error (C<sub>H</sub> = 1000pF). In some applications (D/A deglitcher, A/D converter) the gain error can be adjusted elsewhere in the system, while in other applications it must be adjusted at the sample-and-hold. The two circuits shown below demonstrate how to adjust gain error at the sample-and-hold.

The recommended procedure for adjusting gain error is:


- 1. Perform offset adjustment.
- 2. Apply the nominal input voltage that should produce a +10V output.
- 3. Adjust the trim pot for +10V output in the hold mode.
- Apply the nominal input voltage that should produce a -10V output.
- 5. Measure the output hold voltage (V-10 NOMINAL). Adjust the trim pot for an output hold voltage of (V-10 NOMINAL)+(-10V)








#### CHARGE TRANSFER AND DRIFT CURRENT





#### CHARGE TRANSFER TEST


1. With a D.C. input voltage, observe the following waveforms:




2. Compute charge transfer from: Q = VC CH

#### DRIFT CURRENT TEST

1. With a D.C. input voltage, observe the following waveforms:



2. Measure the slope of the output during hold,  $\Delta V/\Delta t$ , and compute drift current from: ID = CH  $\Delta V/\Delta t$ 



#### HOLD MODE FEEDTHROUGH ATTENUATION

Figure 5


NOTE: Compute hold mode feedthrough attenuation from the formula:

Feedthrough Attenuation = 20 Log  $\frac{V_{OUT} HOLD}{V_{IN}HOLD}$ 

Where VOUT HOLD = Peak-Peak value of output sinewave during the hold mode.


5

# **ACQUISITION TIMES** ( $C_H = 1000 pF$ )



5

#### BASIC SAMPLE-AND-HOLD (TOP VIEW)



#### Figure 6

#### NOTES:

- Figure 6 shows a typical unity gain circuit, with Offset Zeroing. All of the other normal op amp feedback configurations may be used with the HA-2420/2425. The input amplifier may be used as a gated amplifier by utilizing Pin 11 as the output. This amplifier has excellent drive capabilities along with exceptionally low switch leakage.
- 2. The method used to reduce leakage paths on the P.C. board and the device package is shown in Figure 7.

## **GLOSSARY OF TERMS**

#### ACQUISITION TIME:

The time required following a "sample" command, for the output to reach its final value within  $\pm 0.1\%$  or  $\pm 0.01\%$ . This is the minimum sample time required to obtain a given accuracy, and includes switch delay time, slewing time and settling time.

#### CHARGE TRANSFER:

The small charge transferred to the hold capacitor from the inter-electrode capacitance of the switch, during the transition from Sample to Hold. Charge transfer contributes a portion (E) of the sample-to-hold offset (pedestal) error, according to:

 $E(V) = \frac{Charge Transfer (pC)}{Hold Capacitance (pF)}$ 

Other mechanisms contribute additional pedestal error during the Sample to Hold transition.

#### GUARD RING LAYOUT (BOTTOM VIEW)




Figure 7

This guard ring is recommended to minimize the drift during hold mode.

 The holding capacitor should have extremely high insulation resistance and low dielectric absorption. Polystyrene (below +85°C), Teflon, or Parlene types are recommended.

For more applications, consult Harris Application Note 517, or factory applications group.

#### **APERTURE TIME:**

The time required for the sample-and-hold switch to open, independent of delays through the switch driver and input amplifier circuitry. The switch opening time is that interval between the conditions of 10% open and 90% open.

#### APERTURE DELAY:

The time interval between the sample-to-hold command (50% level) and the instant at which the switch is 10% open.

#### **DRIFT CURRENT:**

The net leakage current from the hold capacitor during the hold mode. Drift current can be calculated from the droop rate using the formula:

$$I_D(pA) = C_H (pF) \times \frac{\Delta V}{\Delta T} (Volts/sec)$$

# HARRIS

# HD-0165 Keyboard Encoder

FEATURES	DESCRIPTION							
STROBE OUTPUT								
KEY ROLLOVER OUTPUT								
<ul> <li>EXPANDABLE: 2 PACKAGES REQUIRED FOR FULL TELETYPEWRITER, EIGHT-BIT ENCODING</li> </ul>	The HD-0165 Keyboard Encoder is a 16 line to four-bit parallel							
• SINGLE +5.0V SUPPLY REQUIRED	encoder intended for use with manual data entry devices such as calculator or typewriter keyboards. In addition to the encoding							
DTL/TTL OUTPUTS	function, there is a Strobe output and a Key Rollover output which energizes whenever two or more inputs are energized							
MONOLITHIC RELIABILITY	simultaneously. Any four-bit code can be implemented by proper wiring of the input lines. Inputs are normally wired							
APPLICATIONS	through the key switches to the +5.0V power supply. Full typewriter keyboard encoding up to eight bits can be accomp-							
<ul> <li>MICROPROCESSOR DATA ENTRY (16 KEY TO HEX CODE)</li> <li>BCD DATA ENTRY</li> <li>TYPEWRITER TYPE KEYBOARDS</li> <li>CONTROL PANELS</li> </ul>	switches or single pole switches with two isolation diodes per key. Outputs will interface with all popular DTL and TTL logic families. The circuit is packaged in a hermetic 24-pin dual-in- line package and operates over the temperature range of 0°C to +75°C.							
PINOUT	EQUIVALENT CIRCUITS							
Section 11 for Packaging         Top View         PARALLEL [OUT 3 2 -       24 KR0         BINARY [OUT 4 3 -       22 OUT 1]         STROBE 4 -       21 OUT 2]         # 16 INPUT 5 -       20 # 1 INPUT         15 " 6 -       19 2 "         13 " 8 -       17 4 "         11 " 10 -       16 5 "         10 " 11 -       14 7 "         # 9 " 12 -       13 # 8 "	+5.0V +							

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+7.0V
Input Voltage	+5.5V
Output Voltage	+5.5V

Output Current Storage Temperature Operating Temperature (Case) 30mA -65<sup>0</sup> to +150<sup>0</sup>C 0<sup>0</sup>C to +75<sup>0</sup>C

## **ELECTRICAL CHARACTERISTICS**

Test Conditions:

 $V_{CC} = +5.0V \pm 5\%$   $T_{Case} = 0^{\circ}C \text{ to } +75^{\circ}C$ Unless otherwise specified

	PARAMETER		SYM.	MIN.	LIMITS TYP.	MAX.	UNITS	TEST CONDITIONS
	Input Current	"1"	<sup>1</sup> ін			<u>МАЛ.</u> 17	mA	V <sub>IN</sub> = +5.0V
D.C.	Output Voltage	"0"	v <sub>ol</sub>		+0.2	+0.4 +0.4	v	V <sub>IH</sub> = +4.5V I <sub>OL</sub> = 10mA V <sub>IH</sub> = +3.5V I <sub>OL</sub> = 3.2mA
	1 5	"1"	v <sub>oh</sub>	+2.4	+4.0			$V_{1L} = Open Circuit, I_{OH} = -240 \mu A$
i	Power Supply Current	Operating	<sup>I</sup> CC			52	mA	One Input at +5.25V
		Maximum	I <sub>CCM</sub>			88	mA	All Inputs at +5.25V
A.C.	Skew Time (Note 1)		т <sub>sk</sub>		80	200	ns	T <sub>Case</sub> = 25 <sup>o</sup> C V <sub>CC</sub> = V <sub>IN</sub> = +5.0V C <sub>L</sub> < 50pF

NOTE: (1) Skew time is the maximum time differential between propagation delay times of any outputs including strobe and K<sub>RO</sub>.

# TRUTH TABLE

								INPUT	rs										OUTPL		
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	1	2	3	4	St.	KRO
L	L	L	L	L	ι	L	L	L	L	L	L	L	L	L	L	н	н	н	н	н	н
н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	н	н	н	н	L	н
L	н	L	L	L	ι	L	L	L	L	L	L	L	L	L	L	L	н	н	н	L	н
L	L	н	L	L	L	L	L	L	L	L	L	L	L	L	L	н	L	н	н	L	н
L	L,	L	н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	н	н	L	н
L	L	L	L	н	L	L	L	ι	L	L	L	L	L	L	L	н	н	L	н	L	н
L	L	L	L	L	н	L	L	L	L	L	L	L	ι	L	L	L	н	L	н	L	н
L	L	L	Ł	L	L	н	L	L	L	L	L	L	L	L	L	н	L	L	н	L	н
L	L	L	L	L	L	L	н	L	L	L	L	L	L	L	L	L	L	L	н	L	н
L	L	L	L	L	L	L	L	н	L	L	L	L	L	L	L	н	н	н	L	L	н
L	L	L	L	L	L	L	L	L	н	L	L	L	L	L	L	L	н	н	L	L	н
L	L	L	L	L	L	L	L	L	L	н	L	L	L	L	ι	н	L	н	L	L	н
L	L	L	L	L	L	L	Ł	L	L	Ł	н	L	L	L	L	L	L	н	L	L	н
L	L	L	L	L	L	L	L	L	L	L	L	н	L	L	L	н	н	L	L	L	н
L	L	L	L	L	L	L	Ł	L	L	L	L	L	н	L	L	L	н	L	L	L	н
L	L	L	L	L	L	L	L	L	L	L	L	L	L	н	L	н	L	L	L	L	н
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	н	L	Ł	L	L	L	н
AN	Y TW	0 0 R	MORE	HIGH												x	х	х	x	i.	- i

### APPLICATIONS

DTL OR OPEN


COLLECTOR

HD-0165

57

KRO

GATE



DUAL MONOSTABLE

2115

15K

1N914

**O** +5 0V

10K

-O St

O St


100pF

#### Figure 1. GENERAL CONFIGURATION FOR ENCODING TWO TO SIXTEEN KEYS

The Truth Table is used to determine wiring from the key switches to Encoder inputs to produce desired output codes.

#### Figure 2. SWITCH BOUNCE ELIMINATION

This circuit generates a delayed Strobe pulse (ST'). Delay time is determined by first monostable and should be about 10ms. Pulse width is determined by second monostable and should be set according to system requirements. Effect of switch bounce or arcing on make or break is positively eliminated and proper encoding will take place under two key rollover conditions



#### Figure 3. ENCODING UP TO 256 KEYS

Use upper Encoder to produce the four most significant output bits; the lower to produce the least significant bits. Use Truth Table and required output codes to determine wiring from each key to the two Encoders.

SHIFT and CONTROL functions can be implemented by logic gates in series with the output lines.

HARRIS

# HI-562A

12 Bit High Speed Monolithic Digital-to-Analog Converter

EEATUDES						
• OUTPUT CURRENT 2mA, F.S.	DESCRIPTION The Harris HI-562A is the first monolithic digital-to-analog con-					
MONOLITHIC CONSTRUCTION	verter to combine both ultra-high speed performance and 12-bit accuracy on the same chip. The HI-562A's fast output current					
• EXTREMELY FAST SETTLING 300ns TO 0.01% (TYP.)	settling of 300ns to 0.01% is achieved using dielectric isolation					
LOW GAIN DRIFT     LOW GAIN DRIFT     ±10ppm/°C (MAX.)	processing to reduce internal parasitics for fast rise and fall times during switching. Output glitches are minimized in the HI-562A					
	by incorporating equally weighted current sources switched into an R-2R ladder network for symmetrical turn-ON and turn-OFF					
• EXCELLENT LINEARITY ±1/2 LSB (MAX.)	switching times. This creates within the chip a very uniform					
<ul> <li>DESIGNED FOR MINIMUM GLITCHES</li> </ul>	constant thermal distribution for excellent linearity and also completely eliminates thermal transients during switching. High					
MONOTONIC OVER TEMPERATURE	stability thin film resistor processing together with laser trimming					
• NOTE: HI-562A IS RECOMMENDED FOR NEW DESIGNS	provide the HI-562A with guaranteed true 12-bit linearity to within $\pm$ 1/2 LSB maximum at $\pm$ 25°C for -4 and -5 parts, and to					
APPLICATIONS	within ±1/4 LSB maximum at +25°C for -2 and -8 parts. The HI- 562A is recommended as a replacement for higher cost hybrid and modular units for increased reliability and accuracy in applications					
<ul> <li>CRT DISPLAY GENERATION</li> <li>HIGH SPEED A/D CONVERTERS</li> <li>VIDEO SIGNAL RECONSTRUCTION</li> <li>WAVEFORM SYNTHESIZERS</li> <li>HIGH SPEED DATA ACQUISITION</li> <li>HIGH-REL APPLICATIONS</li> <li>PRECISION INSTRUMENTS</li> </ul>	systems requiring throughput rates as a high as 3.3 MHz for full range transitions. Its small size makes it an ideal choice as the heart of high speed A/D converter designs or as a building block in high speed or high resolution industrial process control systems. The HI-562A is also ideally suited for aircraft and space instru- mentation where operation over a wide temperature range is required. The HI-562A-5 is specified for operation over 0°C to +75°C, the HI-562A-4 over -25°C to +85°C and the HI-562A-2 and HI- 562A-8 over -55°C to +125°C. Processing MIL-STD-883A Class B screening is available by selecting the HI-562A-8. All are available in a hermetically sealed 24-lead dual-in-line package.					
PINQUT	FUNCTIONAL DIAGRAM					
Section 11 for Packaging TOP VIEW						
V <sub>ps</sub> + 1 - 24 BiT 1 (MSB) IN CM05/TTL 2 - 27 BIT 2 (N	TTL/cmos					
LOGIC SELECT 2	LOGIC . LEVEL BIT1IN BIT12IN GND V+SELECT (MSB) 2 3 4 5 6 7 8 9 10 11 (LSB)					
N/C 4						
V <sub>REF</sub> (HI IN) 5 — 20 BIT 5 IN						
V <sub>ps</sub> - 6 HI-562A 19 BIT 6 IN	VREF (HI IN) 2K\$ 2K\$ 2K\$ 2K\$ 2K\$ 2K\$ 2K\$ 2K\$ 2K\$ 2K\$					
BIPOLAR R IN 7	Image: Second second					
10 AC DUT 9						
10V SPAN R 10-15 BIT 10 IN						
20V SPAN R 11	3					
* GND 12	Vnef (LO IN) (6 R IN V-					
*Pin 3 connected to bottom cáse for high frequency shielding.						

5-12

# SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (Referred to Ground)	BSOLUTE MAXIMUM RA	TINGS (Referred	to Ground)1
---	--------------------	-----------------	-------------

Power Supply Inputs	Vps+ Vps-	+20V -20V	Power Dissipation Operating Temperatu	Pd, Package re Range	1000mW
Reference Inputs	VREF (Hi)	±Vps	HI-562A-2	5	-55°C to +125°C
Digital Inputs	Bits 1-12 CMOS/TTL Logic Select	-1V, +12V -1V, +12V	HI-562A-4 HI-562A-5		-25°C to +85°C 0°C to +75°C
Outputs	Pins 7, 8, 10, 11	±V <sub>ns</sub>	HI-562A-8		-55°C to +125°C
Outputs	Pin 9	vps +Vps, -5V	Storage Temperature	Range	-65°C to +150°C

# ELECTRICAL CHARACTERISTICS (@ +25°C, $V_{ps}$ +, = +5V, $V_{ps}$ - = -15V, $V_{REF}$ = +10V, pin 2 tied to pin 12 unless otherwise noted)

			HI-9	562A-2/HI-	562A-8	H1-56	2A-4/HI-56	2A-5	
PARAMETER		CONDITIONS	MIN	ТҮР	МАХ	MIN	ТҮР	MAX	UNITS
INPUT CH	ARACTERISTICS							<b>_</b>	
Digital Inp		Bit ON "Logic 1" Bit OFF "Logic 0"							
TTL ·	Input Voltage (2) Logic "1" Logic "0" Input Current (2) Logic "1"	Over full temp. range Pin 2 tied to Pin 12	2.0	20	0.8	2.0	20	0.8	V V nA
	Logic "O" Input Voltage			-50	-100		-50	-100	μΑ
CMOS	Logic "1" Logic "0"	Connect pin 2 to pin 1 for V <sub>pst</sub> ≥9.5V. Otherwise (for CMOS levels below 8V),	0.7V <sub>ps</sub> +		0.3V <sub>ps</sub> +	0.7V <sub>ps</sub> +		0.3V <sub>ps</sub> +	v v
	Logic "1" Logic "0"	connect pin 2 to pin 12.		20 -50	100 -100		20 -50	100 -100	nΑ μΑ
Reference Input F Input \	Resistance			20K +10			20K +10		Ω v

TRANSFER CHARACTERISTICS

Resolution	Over full temp, range		12			12	Bits
Nonlinearity (3)	@ +25ºC Over full temp. range	±1/2	±1/4 ±1		±1/4	±1/2 ±1	LSB
Differential Nonlinearity (3)	@ +250C Over full temp. range		±1/4 Monoton	ICITY GUA	±1/4 RANTEED	±1/2	LSB
Relative Accuracy (6)	With 50 $\Omega(1\%)$ Trim Resistors						
Gain Error	All Bits ON	±.024	±0.25		±.024	±0.25	
Bipolar Offset Error Unipolar Offset Error	All Bits OFF	±.024 ±.012	±0.25 ±0.05		±.024 ±.012	±0.25 ±0.05	% FSR (4)
Adjustment Range	See Operating Instructions						
Gain Bipolar Offset	With 100 ΩTrim Potentiometers	±0.25 ±0.5			±0.25 ±0.5		% FSR
Temperature Stability	Drift specified with internal span resistors for voltage output						
Gain Drift (3) Offset Drift (3)	Over full temp, range	±6	<u>+</u> 10			±10	ppm of FSR/ºC
Unipolar Offset Bipolar Offset	All Bits OFF		±2 ±4			±2 ±4	
Differential Nonlinearity	Over full temp. range	±1	±2		±2	±2	
Settling Time (3)	All Bits ON-to-OFF or						
to ±1/2 LSB	OFF-to-ON	300	400		300	400	ns

		H1-5	62A-2/HI-5	62A-8	H1-58	62A-4/H1-58	62A-5	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	түр	MAX	UNITS
Major Carry Transient Peak Amplitude Settling Time to	From 0111 to 1000 or 1000 to 0111		0.7			0.7		mA
90% Complete			35			35		ns
Power Supply Sensitivity (3) Unipolar Offset V <sub>ps</sub> + @ +5V V <sub>ps</sub> - @ -15V	All Bits OFF		±0.5 ±0.5			±0.5 ±0.5		
Bipolar Offset V <sub>ps</sub> + @ 5V V <sub>ps</sub> - @ -15V	All Bits OFF, Bipolar mode		±1.5 ±1.5			±1.5 ±1.5		ppm of FSR/% V <sub>ps</sub>
Gain V <sub>ps</sub> + @ +5V V <sub>ps</sub> - @ -15V	All Bits ON			±3.5 ±7.5			±3.5 ±7.5	

#### OUTPUT CHARACTERISTICS

Output Current Unipolar Bipolar			-2.0 ±1.0			-2.0 ±1.0		mA
Resistance		1	2К			2K		ohms
Capacitance			20			20		ρF
Output Voltage Ranges Unipolar Bipolar	Using external op amp and internal scaling resistors. See Figure 1 and Table 1 for connections		0 to +5 0 to +10 ±2.5 ±5 ±10			0 to +5 0 to +10 ±2.5 ±5 ±10		v
Compliance Limit (3)		-3		+10	-3		+10	v
Compliance Voltage (3)	Over full temp. range	T	±1.0			±1.0		v
Output Noise	0.1 to 10Hz (All Bits ON) 0.1 to 5MHz (All Bits ON)		30 100			30 100		μV (р-р)

#### POWER REQUIREMENTS

V <sub>ps</sub> + (7) V <sub>ps</sub> -	Over full temp. range	4.5 - 13.5	5 -15	16.5 16.5	4.75 -13.5	5 - 15	16.5 16.5	v
l <sub>ps</sub> + (5) l <sub>ps</sub> - (5)	All Bits ON or OFF in either TTL or CMOS mode (25°C)		8 16	15 23		8 16	15 23	mA
l <sub>ps</sub> + (5) l <sub>ps</sub> - (5)	Same as above except over full temp, range		11 20	20 30		11 20	.20 30	mA
Power Dissipation	+25°C V <sub>ps</sub> + = +5V V <sub>ps</sub> - = -15V		280	420				mW

£

#### NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- V<sub>ps</sub>+ tolerance is ±10% for HI-562A-2, -8. and ±5% for HI-562A-4,-5.
- 3. See Definitions.
- FSR is "full scale range" = 20V for ±10V range, 10V for ±5V range, etc., or 2mA (±20%) for current output.

#### DEFINITIONS OF SPECIFICATIONS

#### DIGITAL INPUTS

The HI-562A accepts digital input codes in binary format and may be user connected for any one of three binary codes. Straight Binary, Two's Complement, or Offset Binary, (See Operating Instructions).

	ANALOG OUTPUT					
DIGITAL INPUT	Straight Binary	Offset Binary	Two's Complement*			
MSB LSB 000000 100000 111111 011111	Zero ½FS +FS 1 LSB ½FS 1 LSB	-FS (Full Scale) Zero +FS – 1 LSB Zero – 1 LSB	Zero -FS Zero – 1 LSB +FS – 1 LSB			
*Invert MSB with external inverter to obtain Two's						

Complement Coding

#### ACCURACY

NONLINEARITY — Nonlinearity of a D/A converter is an important measure of its accuracy. It describes the deviation from an ideal straight line transfer curve drawn between zero (all bits OFF) and full scale (all bits ON).

DIFFERENTIAL NONLINEARITY – For a D/A converter, it is the difference between the actual output voltage change and the ideal (1 LSB) voltage change for a one bit change in code. A Differential Nonlinearity of  $\pm$ 1 LSB or less guarantees monotonictiy; i.e., the output always increases and never decreases for an increasing input.

#### SETTLING TIME

Settling time is the time required for the output to settle to within the specified error band for any input code transition. It is usually specified for a full scale or major carry transition.

- 5. After 30 seconds warm-up.
- Using an external op amp with internal span resistors and specified external trim resistors in place of potentiometers R<sub>1</sub> and R<sub>2</sub>. Errors are adjustable to zero using R<sub>1</sub> and R<sub>2</sub> potentiometers. (See Operating Instructions Figure 2.)
- 7. The HI-562A is designed for  $V_{ps}$ + = 5V, but +4.5V  $\leq V_{ps}$ +  $\leq$  +16V may be connected if convenient. (For  $V_{ps}$ + above +5V, there is an increase in power dissipation but little change in performance.)

#### DRIFT

GAIN DRIFT — The change in full scale analog output over the specified temperature range expressed in parts per million of full scale range per °C (ppm of FSR/°C). Gain error is measured with respect to +25°C at high (T<sub>H</sub>) and low (T<sub>L</sub>) temperatures. Gain drift is calculated for both high (T<sub>H</sub> -25°C) and low ranges (+25°C -T<sub>L</sub>) by dividing the gain error by the respective change in temperature. The specification is the larger of the two representing worst case drift.

OFFSET DRIFT – The change in analog output with all bits OFF over the specified temperature range expressed in parts per million of full scale range per °C (ppm of FSR/°C). Offset error is measured with respect to +25°C at high (T<sub>H</sub>) and low (T<sub>L</sub>) temperatures. Offset Drift is calculated for both high (T<sub>H</sub> -25°C) and low (+25°C -T<sub>L</sub>) ranges by dividing the offset error by the respective change in temperature. The specification given is the larger of the two, representing worst-case drift.

#### POWER SUPPLY SENSITIVITY

Power Supply Sensitivity is a measure of the change in gain and offset of the converter resulting from a change in the -15V or +5V supplies. It is specified under DC conditions and expressed as parts per million of full scale range per percent of change in power supply (ppm of FSR/%).

#### COMPLIANCE


Compliance voltage is the maximum output voltage range that can be tolerated and still maintain its specified accuracy. Compliance limit implies functional operation only and makes no claims to accuracy.

#### GLITCH


A glitch on the output of a D/A converter is a transient spike resulting from unequal internal ON-OFF switching times. Worst case glitches usually occur at half-scale or the major carry code transition from 011...1 to 100...0 or vice versa. For example, if turn ON is greater than turn OFF for 011...1 to 100...0, an intermediate state of 000...0 exists, such that, the output momentarily glitches toward zero output. Matched switching times and fast switching will reduce glitches considerably.

#### DECOUPLING AND GROUNDING

For best accuracy and high frequency performance, the grounding and decoupling scheme shown in Figure 1 should be used. Decoupling capacitors should be connected close to the HI-562A (preferably to the device pins) and should be tantalum or electrolytic bypassed with ceramic types for best high frequency noise rejection.



# UNIPOLAR AND BIPOLAR VOLTAGE OUTPUT



- For TTL and DTL compatibility, connect +5V to pin 1 and tie pin 2 to pin 12. For CMOS compatibility, connect digital power supply (+4.85V ≤ VDD ≤ +12V) to pin 1 and short pin 2 to pin 1.
- \*\* Bias resistor, RB, should be chosen to equalize op amp offset voltage due to bias current. Its value is calculated from the parallel combination of the current source output resistance (2K) and the op amp feedback resistor. See Table 1 for values of RB.

Table 1

			CONN			
	OUTPUT RANGE	Pin 7 to	Pin 8 to	Pin 10 to	Pin 11 to	BIAS (R <sub>B</sub> ) RESISTOR
Unipolar	0 to +10V	N.C.	N.C.	Α	N.C.	1.43K
Mode	0 to +5V	N.C.	N.C.	A	9	1.11K
D: 1	±10V	D	9	N.C.	A	1.43 K
Bipolar	±5V	D	9	А	N.C.	1.25K
Mode	±2.5V	D	9	А	9	1.0K

#### EXTERNAL GAIN AND ZERO CALIBRATION (See Figure 2)

The input reference resistor (20K nominal) and bipolar offset resistors shown in Figure 2 are both intentionally set low by 50  $\Omega$  to all the user to externally trim-out initial errors to a verv high degree of precision. The adjustments are made in the voltage output mode using an external op amp as current-to-voltage converter and the HI-562A internal scaling resistors as feedback elements for optimum accuracy and temperature coefficient. For best accuracy over temperature, select an op amp that has good front-end temperature coefficients such as the HA-2600/2605 with offset voltage and offset current tempco's of 5  $\mu$  V/°C in 1nA/°C, respectively. For high speed voltage mode applications where fast settling is required, the HA-2510/2515 is recommended for better than  $1.5 \mu$  s settling to 0.01%. Using either one, potentiometer R3 conveniently nulls unipolar offset plus op amp offset in one operation (for HA-2510/2515 and HA-2600/2605 use R3 = 20K and 100K, respectively). For bipolar mode operation, R3 should be used to null op amp offset to optimize its tempco (i.e., short 9 to A and adjust R3 for zero before calibrating in bipolar mode). The gain and bipolar offset adjustment range using  $100\Omega$  potentiometers is ±12LSB and ±25 LSB respectively. If desired, the potentiometers can be replaced with fixed  $50\Omega(1\%)$  resistors resulting in an initial gain and bipolar offset accuracy of typically ±1/2LSB.

	UNIPOLAR CALIBRATION
Step 1:	Unipolar Offset
•	Turn all bits OFF
	<ul> <li>Adjust R3 for zero volts output</li> </ul>
Step 2:	
•	<ul> <li>Turn all bits ON</li> </ul>
	<ul> <li>Adjust R2 for an output of FS –1 LSB</li> </ul>
	That is, adjust for:
	9.9976V for OV to +10V range
	4.9988V for 0V to +5V range
	BIPOLAR CALIBRATION
Step 1:	Bipolar Offset
	Turn all bits OFF
	<ul> <li>Adjust R1 for an output of:</li> </ul>
	$-10V$ for $\pm 10V$ range
	-5V for ±5V range
	-2.5V for ±2.5V range
Step 2:	Gain
•	<ul> <li>Turn bit 1 (MSB) ON; all other bits OFF</li> </ul>
	Adjust R2 for zero volts output



# HI-5610 10 Bit High Speed Monolithic Digital-to-Analog Converter

# Preliminary


FEATURES	APPLICATIONS
<ul> <li>MONOLITHIC CONSTRUCTION</li> <li>EXTREMELY FAST SETTLING</li></ul>	<ul> <li>CRT DISPLAY GENERATION</li> <li>HIGH SPEED A/D CONVERTERS</li> <li>VIDEO SIGNAL RECONSTRUCTION</li> <li>WAVEFORM SYNTHESIZERS</li> <li>HIGH SPEED DATA ACQUISITION</li> <li>HIGH RELIABILITY APPLICATIONS</li> <li>PRECISION INSTRUMENTS</li> </ul>

## DESCRIPTION

The HI-5610 is an ultra-high speed 10 bit monolithic current output digital-to-analog converter. The fast output current settling of 85ns to ½LSB of its final value is achieved using dielectric isolation processing to reduce internal parasitics for fast rise and fall times during switching. Output glitches are minimized in the HI-5610 by incorporating equally weighted current sources switched into an R-2R ladder network for symmetrical turn-on and turn-off switching times. This creates within the chip a very uniform and constant thermal distribution for excellent linearity and also eliminates thermal transients during switching. High stability thin film resistor processing, together with laser trimming provide the HI-5610 with true 10 bit linearity to within  $\pm$  %LSB maximum over operating temperature range. The HI-5610's low offset and gain drift over the operating temperature range assures that its absolute accuracy when referred to a fixed 10V reference will not deviate more than  $\pm$  1LSB for both unipolar and bipolar operation.

The HI-5610 is recommended as a replacement for high cost hybrid and modular units for increased reliability and accuracy in applications such as CRT Displays, precision instruments and data acquisition system requiring through-put rates as high as 12mHz for full range transitions. Its small size makes it an ideal choice as the essential part of high speed A/D converter designs or as a building block in high speed or high resolution industrial process control systems. The HI-5610 is also ideally suited for aircraft and space instrumentation where operation over a wide temperature range is required.

The HI-5610-5 is specified for operation over  $0^{\circ}$ C to +75°C, the HI-5610-2 and HI-5610-8 over -55°C to +125°C. Processing to MIL-STD-883A class B screening is available by selecting the HI-5610-8. All are available in a hermetically sealed 24 lead dual-in-line package.



# SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS (Referred to Ground)<sup>1</sup>

Power Supply Inputs	V <sub>ps</sub> + V <sub>ps</sub> -	+20V -20V	Power Dissipation Pd, Package	1000mW
Reference Inputs	VREF(Hi) VREF(Lo)	± Vps 0V	Operating Temperature Range HI-5610-2 HI-5610-5	-55°C to +125°C 0°C to +75°C
Digital Inputs	Bits 1 - 12 CMOS/TTL Logic Select	-1V, +12V -1V, +12V	HI-5610-8 Storage Temperature Range	-55°C to +125°C -65°C to +150°C
Outputs	Pins 7, 8, 10, 11 Pin 9	± Vps +Vps, -5V	gg-	

# ELECTRICAL CHARACTERISTICS (@ +25°C, $V_{ps}$ +, = +5V, $V_{ps}$ - = -15V, $V_{REF}$ = +10V, pin 2 ground unless otherwise noted)

			HI-5610- HI-5610-			11-5610-9	j	
PARAMETER	TEMP	MIN	түр	MAX	MIN	ТҮР	МАХ	UNITS
INPUT CHARACTERISTICS								
Digital Inputs (2)								
TTL Logic Input Voltage (3) Logic "1" Logic "0" Input Current Logic "1"	Full Full Full	2.0	20	0.8 100	2.0	20	0.8 100	V V
Logic "O"	Full		-50	-100		-50	-100	μA
CMOS Logic Input Voltage (4) Logic "1" Logic "0" Input Current	Full Full	0.7 V <sub>p\$</sub> +		0.3 V <sub>ps</sub> +	0.7V <sub>ps</sub> +		0.3Vps+	V V
Logic "1" Logic "O"	Full Full		20 -50	100 -100		20 -50	100 -100	nA μA
Reference Input Input Resistance Input Voltage (IOUT = 5mA + 20%)			8K +10			8K +10		Ω v
TRANSFER CHARACTERISTICS								
Resolution	Fuli			10			10	Bits
Nonlinearity (5)	25°C			± ½			±½	LSB
Differential Nonlinearity (5)	25°C			±,½			± ½	LSB
Relative Accuracy (6) Gain Error (Input Code 111) Unipolar Offset Error (Input Code 000) Bipolar Offset Error (Input Code 000) (Adjustable to zero, see Figure	4, 5)		±0.05 ±0.05 ±0.05			± 0.05 ± 0.05 ± 0.05		(9) % FSR % FSR % FSR
Adjustment Range Gain Bípolar Offset			±0.25 ±0.25			±0.25 ±0.25		% FSR % FSR
Temperature Stability Gain Drift Unipolar Offset Drift Bipolar Offset Drift Differential Nonlinearity	Full Full Full Full		±5 ±3 ±3 ±2			±5 ±3 ±3 ±2		ppm/0C ppm/0C ppm/0C ppm/0C
MONOTONICITY - G	UARANTEE	DOVER	FULL OP	ERATING	TEMPERA	TURE R	ANGE	
Settling Time to ½LSB (5) From all O's to all 1's From all 1's to all O's						85 85		ns ns
Major Carry Switching to 90% Complete			40			40		ns

PARAMETER	TEMP	MIN	TYP	МАХ	MIN	ТҮР	МАХ	UNITS
Power Supply Sensitivity (5) $V_{ps}$ + = +5V, $V_{ps}$ - = -13.5V to -16.5V Gain (Input Code 111) Unipolar Offset (Input Code 000)			<u>+</u> 0.5	±2		± 0.5	·±2	
Bipolar Offset (Input Code 000)			± 1.5			± 1.5		ppm of FSR/%Vps
Vps <sup></sup> = -15V, Vps <sup>+</sup> = 4.5V to 5.5V Gain (Input Code 111) Unipolar Offset (Input Code 000) Bipolar Offset (Input Code 000)			±0.5 ±1.5	±1	·	±0.5 ±1.5	<u>+</u> 1	
OUTPUT CHARACTERISTICS								
Output Current Unipolar Bipolar			-5.0 <u>+</u> 2.5			-5.0 <u>+</u> 2.5		mA mA
Output Resistance			200			200		Ω
Output Capacitance			20			20		pF
Output Voltage Range (7) Unipolar Bipolar			+5 +2.5 ±2.5 ±1.25			+5 +2.5 ±2.5 ±1.25		V V V V
Output Compliance Limit (5)		-3		+10	-3		+10	V
Output Compliance Voltage (5)	Full		± 1.5	×		± 1.5		v
Output Noise Voltage (8) 0.1Hz to 100Hz 0.1Hz to 1MHz			10 100			10 100		μ∨р-р µ∨р-р
POWER REQUIREMENTS			•	•			<b>1</b>	
V <sub>ps</sub> + (4)	Full	4.5	5	16.5	4.75	5	16.5	V
V <sub>ps</sub> -	Fuli	- 13.5	- 15	-16.5	-13.5	- 15	-16.5	V
l <sub>ps</sub> + (All 1's or all 0's in (10) either TTL or CMOS Mode)	25°C Full		9 20			9 20		mA mA
l <sub>ps</sub> - (Same as above) (10)	25°C Full		25 30			25 30		mA mA

#### NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- The HI-5610 accepts digital input codes in binary format and may be user connected for any one of three binary codes. Straight binary, offset binary, or two's complement binary. (See operating instructions).
- 3. For TTL and DTL compatibility connect +5V to pin 1 and ground pin 2. The  $V_{ps}+$  tolerance is  $\pm10\%$  for HI-5610-2,-8. And  $\pm5\%$  for HI-5610-5.
- 4. For CMOS compatibility based on  $V_{PS}+ \ge +8V$ , (switching thresholds equal  $V_{PS}+/2$ , connect pins 1 and 2. For CMOS levels below +8V, connect pin 2 to ground only (this provides a threshold of approximately +1.4V).

## DEFINITIONS OF SPECIFICATIONS

#### ACCURACY

NONLINEARITY - Nonlinearity of a D/A converter is an important measure of its accuracy. It describes the deviation from an ideal straight line transfer curve drawn between zero (all bits OFF) and full scale (all bits ON).

DIFFERENTIAL NONLINEARITY – For a D/A converter, it is the difference between the actual output voltage change and the ideal (1LSB) voltage change for a one bit change in code. A Differential Nonlinearity of  $\pm$  1LSB or less guarantees monotonicity; i.e., the output always increases and never decreases for and increasing input.

#### SETTLING TIME

Settling time is the time required for the output to settle to within the specified error band for any input code transition. It is usually specified for a full scale or major carry transition (01........1 to 10.......0 or vice versa)

#### DRIFT

GAIN DRIFT - The change in full scale analog output over the specified temperature range expressed in parts per million of full scale range per °C (ppm of FSR/°C). Gain error is measured with respect to  $+25^{\circ}$ C at high (T<sub>H</sub>) and low (T<sub>L</sub>) temperatures. Gain drift is calculated for both high (T<sub>H</sub> -25°C) and low ranges ( $+25^{\circ}$ C - T<sub>L</sub>) by dividing the gain error by the respective change in temperature. The specification is the larger of the two representing worst case drift.

 $\ensuremath{\mathsf{OFFSET}}$  DRIFT - The change in analog output with all bits  $\ensuremath{\mathsf{OFF}}$  over the specified temperature range expressed in parts per million

## **OPERATING INSTRUCTIONS**

#### DECOUPLING AND GROUNDING

For best accuracy and high speed performance, the grounding and decoupling scheme shown in Figure 1 should be used. Decoupling capacitors should be connected close to the HI-5610 (preferrably to the device pin) and should be tantalum or electrolytic bypassed with ceramic types for best high frequency noise rejection.

- 5. See definitions.
- 6. Using an external op amp with internal span resistors and  $24.9\,\Omega^{\pm}1\%$  external trim resistors in place of potentiometers R1 and R2. These errors are adjustable to zero using R1 and R2. (See operating instructions.)
- 7. Using an external op amp and internal span resistors. (See operating instructions for connections.)
- 8. Specified for digital input in all '1's or all '0's.
- 9. FSR is "Full Scale Range" and is 5V for  $\pm 2.5V$  range, 2.5V for  $\pm 1.25V$  range, etc., or 5mA ( $\pm 20\%$ ) for current output.
- 10. After 30 seconds warm-up.

of full scale range per °C (ppm of FSR/°C). Offset error is measured with respect to +25°C at high ( $T_H$ ) and low ( $T_L$ ) temperatures. Offset Drift is calculated for both high ( $T_H$  -25°C) and low (+25°C - $T_L$ ) ranges by dividing the offset error by the respective change in temperature. The specification given is the larger of the two, representing worst case drift.

#### POWER SUPPLY SENSITIVITY


Power Supply Sensitivity is a measure of the change in gain and offset of the D/A converter resulting from a change in -15V, +5V or +15V supplies. It is specified under DC conditions and expressed as parts per million of full scale range per percent of change in power supply (ppm of FSR/%).

#### COMPLIANCE

Compliance voltage is the maximum output voltage range that can be tolerated and still maintain its specified accuracy. Compliance limit implies functional operation only and makes no claims to accuracy.

#### GLITCH

A glitch on the output of a D/A converter is a transient spike resulting from unequal internal ON-OFF switching times. Worst case glitches usually occur at half-scale or the major carry code transition from 011.....1 to 100.....0 or vice versa. For example, if turn ON is greater than turn OFF for 011.....1 to 100.....0, an intermediate state of 000.....0 exists, such that, the output momentarily glitches toward zero output. Matched switching times and fast switching will reduce glitches considerably.



#### HIGH PERCISION PERFORMANCE

The output accuracy of the HI-5610 depends mainly on the accuracy of the voltage applied to the VREF input of HI-5610 and it can be described roughly as VRFF/8K $\Omega$  = ½ full scale output current. This means the output of HI-5610 will change whenever VREF varies. For high precision performance a precision +10V voltage reference with reasonably low temperature coefficient such as HA-1600 is highly recommended. For voltage output operation use an external op amp as current-to-voltage converter and the HI-5610 internal scaling resistors as feedback elements for optimum accuracy and temperature coefficient. The selected op amp should have a good front-end temperature coefficient such as HA-2600/2605 with offset voltage and offset current tempco's of  $5 \mu V/OC$  and 1nA/OC. respectively. The input reference resistor (7.975K  $\Omega$ ) and bipolar offset resistor (3.975K  $\Omega$ ) are both intentionally set low by 25  $\Omega$ to allow the user to externally trim-out initial errors to a very high degree of precision. For high speed voltage output applications where fast settling is required, the HA-2510/2515 is recommended for better than  $1\mu$  s settling to %LSB.

# UNIPOLAR VOLTAGE OUTPUT CONNECTIONS AND CALIBRATION

The connections for unipolar +5V and +2.5V voltage output using an external op amp and the internal span resistors are shown in Figure 2 and Figure 3, respectively.

**CALIBRATION - UNIPOLAR** 

#### Step 1 Offset

- Turn all bits off (all O's)
- · Adjust R3 for zero volts output

#### Step 2 Gain


- Turn all bits on (all 1's)
- Adjust R1 for an output of FS-1LSB
- That is, adjust for:

4.99512V for OV to +5V range

2.49756V for 0V to +2.5V range


#### UNIPOLAR - STRAIGHT BINARY 0V TO +5V OUTPUT RANGE

DIGITAL INPUT	ANALOG OUTPUT		
11        1         10        0         01        1         00        0	FS - 1LSB ½FS ½FS -1LSB Zero	= 4.99512V = 2.50000V = 2.49512V = 0.00000V	



#### UNIPOLAR – STRAIGHT BINARY OV TO +2.5V OUTPUT RANGE

DIGITAL INPUT	ANALOG OUTPUT			
11       1         10       0         01       1         00       0	FS - 1LSB ½FS ½FS -1LSB Zero	= 2.49756V = 1.25000V = 1.24756V = 0.00000V		



# BIPOLAR VOLTAGE OUTPUT CONNECTIONS AND CALIBRATION

The connections for Bipolar  $\pm$  2.5V and  $\pm$  1.25V voltage output using an external op amp and the internal span resistors are shown in Figure 4 and Figure 5, respectively.

#### **CALIBRATION - BIPOLAR**

Step 1 Op Amp Null

- Short op amp output to op amp -input
- Adjust R3 for zero volts output

Step 2 Gain

- Turn all bits on (all 1's) record output voltage
- Turn all bits off (all 0's) record output voltage
- Adjust R1 till the difference between the readings is equal to:

4.99512V for ± 2.5V range

2.49756V for ±1.25V range.

Step 3 Offset

- Turn bit 1 (MSB) on, all other bits off (10....0)
- · Adjust R2 for zero volts output

#### BIPOLAR - OFFSET BINARY ± 2.5V OUTPUT VOLTAGE RANGE

DIGITAL INPUT	ANALOG	і ОПТЬПТ
11 1	+FS - 1 LSB	= +2.49512V
10 0	ZERO	= +0.00000V
01 1	Zero - 1 LSB	= -0.00488V
00 0	-FS	= -2.50000V

#### BIPOLAR TWO'S COMPLEMENT \*\* + 2.5V OUTPUT VOLTAGE RANGE

DIGITAL INPUT	ANAL	)G OUTPUT
01 1	+FS - 1LSB	= +2.49512V
00 0	Zero	= +0.00000V
11 1	Zero - 1LSB	= -0.00488V
10 0	-FS	= -2.50000V


\*\* Invert MSB with external inverter to obtain two's complement coding.


#### BIPOLAR - OFFSET BINARY ± 1.25V OUTPUT VOLTAGE RANGE

DIGITAL INPUT	ANAL	)G OUTPUT
11        1         10        0         01        1         00        0	+FS - 1LSB Zero Zero - 1LSB -FS	= +1.24756V = +0.00000V = -0.00244V = -1.25000V

#### BIPOLAR - TWO'S COMPLEMENT \*\* ± 1.25V OUTPUT VOLTAGE RANGE

DIGITAL INPUT	ANAL	)G OUTPUT
01 1	+FS - 1LSB	= +1.24756V
00 0	Zero	= +0.00000V
11 1	Zero - 1LSB	= -0.00244V
10	-FS	= -1.25000V





# HI-5618A/5618B

# 8 Bit High Speed Digital-to-Analog Converters

FEATURES	DESCRIPTION			
<ul> <li>VERY FAST SETTLING CURRENT OUTPUT 65ns</li> <li>MINIMUM NONLINEARITY ERROR HI-5618A ± 1/4 LSB MAX HI-5618B ± 1/2 LSB MAX</li> <li>LOW POWER OPERATION 340mW TYP</li> <li>ON-CHIP RESISTORS FOR GAIN AND BIPOLAR OFFSET</li> <li>GUARANTEED MONOTONIC OVER TEMPERATURE</li> <li>CMOS, TTL, OR DTL COMPATIBLE</li> <li>APPLICATIONS</li> <li>HIGH SPEED PROCESS CONTROL</li> <li>CRT DISPLAY GENERATION</li> <li>HIGH SPEED A/D CONVERSION</li> <li>WAVEFORM SYNTHESIS</li> <li>HIGH RELIABILITY APPLICATIONS</li> </ul>	The HI-5618A/B are very high speed 8 bit current output D/A converter. These monolithic devices are fabricated with dielectrically isolated bipola processing, which reduces internal parasitic capacitance to allow fast rise an fall times. This achieves a typical full scale settling time of 65ns to $\pm$ 1/2 LSE Output glitches are minimized by incorporation of equally weighted currer			
• VIDEO SIGNAL RECONSTRUCTION	Power requirements are +5V and -15V. Package is an 18 pin DIP, in plastic or ceramic.			
PINOUT	FUNCTIONAL DIAGRAM			
Section 11 for Packaging TOP VIEW           +V <sub>ps</sub> 1         18         BIT 1 MSB           CMOS/TTL         2         17         BIT 2           V <sub>REF</sub> HIGH         3         16         BIT 3           -V <sub>ps</sub> 4         15         BIT 4           BIPOLAR R <sub>IN</sub> 5         14         BIT 5           IOUT         6         13         BIT 6           10 VOLT SPAN         7         12         BIT 7           20 VOLT SPAN         8         11         BIT 8 LSB           GND         9         10         V <sub>REF</sub> LOW	CMOS/TTL BIT GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 2 3 4 5 6 7 8 GIND V <sub>p1+</sub> SELECT 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4			

# SPEC IFICATIONS

ABSOLUTE MA	XIMUM RATINGS	(Referred to G	round) (1)	
Power Supply Inputs	V <sub>ps</sub> +	+20V	Power Dissipation Pd, Package	700mW
	V <sub>ps</sub> -	-20V	Operating Temperature Range	
Reference Inputs	VREF (Hi)	±Vps	HI-5618A/B-2	-55°C to +125°C
	VREF (Lo)	οv	HI-5618A/B-5	0°C to +75°C
Digital Inputs	Bits 1 – 8	-1V, +12V	HI-5618A/B-8	-55°C to +125°C
CMOS/TTL Logic Se	lect	-1V, +12V	Storage Temperature Range	-65°C to 150°C
Outputs	Pins 5, 7, 8	± V <sub>ps</sub>		
	Pin 6	+V <sub>ρs</sub> , -2.5V		

# $\label{eq:expectation} \textbf{ELECTRICAL CHARACTERISTICS} \quad (v_{ps^+} = +5v; v_{ps^-} = -15v; v_{REF} = +10v; \text{Pin 2 to GND, unless otherwise noted})$

				5618A/I 5618A/I		HI-!	5618A	/B-5	
PARAMETE	R	TEMP	MIN	TYP	MAX	MIN	түр	MAX	UNITS
INPUT CHARACTERISTICS									
Digital Inputs (2) TTL Logic Input Current (3)	Logic ''1'' Logic ''0''	Full Full	2.0		0.8	2.0		0.8	V V
Input Current	Logic ''1'' Logic ''O''	Full Full		20 50	100 -100		20 -50	100 -100	nA μA
CMOS Logic Input Voltage (4)	Logic "1" Logic "O"	Full Full	0.7V <sub>ps</sub> +		0.3V <sub>ps</sub> +	0.7V <sub>ps</sub> +		0.3V <sub>ps</sub> +	v v
CMOS Logic Input Current	Logic ''1'' Logic ''O''	Full Full		20 50	100 -100		20 50	100 -100	nΑ μΑ
Reference Input Input Resistance Input Voltage (IOUT = 5	imA ± 20%)	+25°C +25°C		8k +10			8k +10		Ω v
TRANSFER CHARACTERISTIC	S								٩
Resolution		Fuil		8			8		Bits
Nonlinearity, Integral and Differential	HI-6518A HI-5618B	25°C Full 25°C Full			± 1/4 ± 3/8 ± 1/2 ± 5/8			± 1/4 ± 3/8 ± 1/2 ± 5/8	LSB LSB LSB LSB
Initial Accuracy (6) (Relative to External +10V R Gain Unipolar Zero Bipolar Offset (Neg. Ful	,	25°C 25°C 25°C			±2 ±1/8 ±2			±2 ±1/8 ±2	LSB LSB LSB
Temperature Stability Gain Drift Unipolar Zero Drift Bipolar Zero Drift		Full Full Full			± 1/4 ± 1/16 ± 1/4			± 1/4 ± 1/16 ± 1/4	LSB LSB LSB
Settling Time (5) to 1/2 LSB High Impedance (11) or	(from all O's to all 1's) (from all 1's to all O's)	+25°C		65	75		65	75	ns

# SPECIFICATIONS (Continued)

				5618A/8 5618A/8		HI	-5618A/	B-5	
PARAMET	ER	ТЕМР	MIN	ТҮР	MAX	MIN	ТҮР	МАХ	UNITS
RANSFER CHARACTERIST	ICS (Continued)								
Glitch (5) - Major Carry Tra Duration Amplitude (See Fig. 4		+25°C +25°C		20 350			20 350		ns mV
Area	1	+25°C +25°C		3500			3500		mV-ns
Power Supply Sensitivity (5) V <sub>ps</sub> + = +5V, V <sub>ps</sub> - = -13V t Gain Unipolar Zero Bipolar Offset		+25°C +25°C +25°C		± 0.5 ± 1.5	±5		±0.5 ±1.5	±5	ppm of FSR/% V (9)
V <sub>p5</sub> - = -15V, V <sub>p5</sub> + = 4.5V t Gain Unipolar Zero Bipolar Offset	o 5.5V (Input Code 11 1) (Input Code 00 0) (Input Code 00 0)	+25°C +25°C +25°C		±0.5 ±1.5	±5		±0.5 ±1.5	± 5	(3)
UTPUT CHARACTERISTICS	;	I		1	<b>1</b>		1		•
Output Current	Unipolar Bipolar	+25°C +25°C		-5 ± 2.5			-5 ±2.5		mA MA
Output Resistance		+25°C		500			500		Ω
Output Capacitance		+25°C		20			20		pF
Output Voltage Range (7)	Unipolar Bipolar	+25°C +25°C +25°C +25°C +25°C +25°C		+10 +5 ±10 ±5 ±2.5			+10 +5 ±10 ±5 ±2.5		V V V V V
Output Compliance Voltage	(5)	+25°C		± 1.5			±1.5		v
Output Noise Voltage (8)	0.1Hz to 100Hz 0.1Hz to 1Mhz	+25°C +25°C		30 100			30 100		μV <sub>p-p</sub> μV <sub>p-p</sub>
OWER REQUIREMENTS (4)									
		<b>_</b>		[ _		4.75	-	T	

V <sub>ps+</sub>	Full	4.5	5	15	4.75	5	15	v
V <sub>ps</sub> -	Full	- 13.5	- 15	16.5	-14.25	-15	-15.75	V
l <sub>ps</sub> + (10) (All 1's or all 0's in either TTL or CMOS mode) (3, 4)	+25°C Full		9	12		9	12	mA mA
I <sub>ps</sub> - (10) (All 1's or all 0's in either TTL or CMOS mode) (3, 4)	+25°C Full		19	26		19	26	mA mA

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- The HI-5618 accepts digital input codes in binary format and may be user connected for any one of three binary codes. Straight binary, offset binary, or two's complement binary. (See operating instructions)
- 3. For TTL and DTL compatibility connect +5V to pin 1 and ground pin 2. The Vps+ tolerance is  $\pm$  10% for HI-5618A/B -2, -8; and  $\pm$  5% for HI-5618A/B-5.
- 4. For CMOS compatibility connect digital power supply (+4.5V  $\leq$  V\_DD  $\leq$  +10V) to pin 1 and short pin 2 to pin 1.
- 5. See definitions.
- 6. These errors may be adjusted to zero using external potentio-

- meters R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>. R<sub>1</sub> and R<sub>2</sub> each provide more than  $\pm$  3 LSB's adjustment. (See Operating Instructions). The specifications listed under initial accuracy are based on use of an external op amp, internal span and offset resistors, and 100  $\Omega$  $\pm$ 1% resistors, in place of R<sub>1</sub> and R<sub>2</sub>.
- 7. Using an external op amp with the internal span and offset resistors. See Operating Instructions.
- 8. Specified for all "1's" or all "0's" digital input.
- 9. FSR is "Full Scale Range", i.e., 20V for  $\pm$  10V range; 10V for  $\pm$  5V range, etc. Nominal full scale output current is 5mA.
- 10. After 30 seconds warm-up.
- 11. See Test Circuit, Figure 3.
- 12. See Test Circuit , Figure 4.

INTEGRAL NONLINEARITY – Nonlinearity of a D/A converter is an important measure of its accuracy. It describes the deviation from an ideal straightline transfer curve drawn between zero (all bits OFF) and full scale (all bits ON).

DIFFERENTIAL NONLINEARITY - For a D/A converter, it is the difference between the actual output voltage change and the ideal (1 LSB) voltage change for any two adjacent codes. A Differential Nonlinearity of  $\pm$  1 LSB or less guarantees monotonicity; i.e., the output always increases and never decreases for an increasing input.

GAIN DRIFT - The change in full scale analog output over the specified temperature range expressed in fractional LSB's, or parts per million of full scale range per °C (ppm of FSR/°C). Gain error is measured with respect to +25°C at high (T<sub>H</sub>) and low (T<sub>L</sub>) temperatures. Gain drift is calculated for both high (T<sub>H</sub> -25°C) and low ranges (+25°C -T<sub>L</sub>) by dividing the gain error by the respective change in temperature. The specification is the larger of the two representing worst case drift.

ZERO DRIFT - The change in analog output with all bits OFF over the specified temperature range expressed in parts per million of full scale range per OC (ppm of FSR/OC). Zero error is measured with respect to +25°C at high (T<sub>H</sub>) and low (T<sub>L</sub>) temperatures. Zero Drift is calculated for both high (T<sub>H</sub> - 25°C) and low (+25°C -T<sub>L</sub>) ranges by dividing the offset error by the respective change in temperature. The specification given is the larger of the two, representing worst case drift.


#### SETTLING TIME

Settling time is the time required for the output to settle to within the specified error band for any input code transition. It is

### OPERATING INSTRUCTIONS

#### DECOUPLING AND GROUNDING

For best accuracy and high speed performance, the grounding and decoupling scheme shown in Figure 1 should be used. Decoupling capacitors should be connected close to the HI-5618A/B; preferably to the device pin. A solid tantalum or electrolytic capacitor in parallel with a smaller ceramic type is recommended.



# UNIPOLAR AND BIPOLAR VOLTAGE OUTPUT CONNECTIONS

Make connections as shown in the table and Figure 2, for five standard output ranges:

usually specified for a full scale transition. D/A settling time may vary depending upon the impedance level being driven. A comparator presents a high impedance, while an op amp connected for current to voltage conversion presents a low impedance. Figure 3a shows the test circuit used for testing the HI-5618A/B for TS (OFF) into a high impedance.

#### GLITCH

A glitch on the output of a D/A converter is a transient spike resulting from unequal internal ON-OFF switching times. Worst case glitches usually occur at half-scale or the major carry code transition from 011...1 to 100...0 or vice versa. For example, if turn ON is greater than turn OFF for 100...1 to 100...0, an intermediate state of 000...0 exists, such that, the output momentarily glitches toward zero output. In general, when a D/A is driven by a set of external logic gates, the unmatched turn on - turn off times at the gates will add to the glitch problem. See Figure 4.


#### POWER SUPPLY SENSITIVITY

Power Supply Sensitivity is a measure of the change in gain and offset of the D/A converter resulting from a change in the +5V or -15V supplies. It is specified under DC conditions and expressed as parts per million of full scale range per percent of change in power supply (ppm of FSR/%).

#### COMPLIANCE VOLTAGE

When the D/A converter is used without an op amp, it may be configured for various ranges of voltage at its output. However, Compliance Voltage is the maximum full scale voltage for which the converter will comply with its specifications.

		CO	NNECTI	ONS	
	OUTPUT	PIN 5	PIN 7	PIN 8	BIAS
	RANGE	TO	TO	TO	RESISTOR R <sub>B</sub>
Unipolar	0 to +10V	NC	A	NC	390Ω
Mode	0 to +5V	NC	A	6	330Ω
Bipolar Mode	± 10V ± 5V ± 2.5V	D D D	NC A A	A NC 6	400Ω 360Ω 390Ω



\*Used in Bipolar Mode only.

The HI-5618A/B accepts an 8 bit digital word in Straight Binary code. In the bipolar mode this code becomes Offset Binary. Also in bipolar mode, the MSB may be complemented using an external inverter to obtain 2's complement code. Here are the correct outputs for some key input codes:

#### UNIPOLAR - STRAIGHT BINARY OV TO +10V OUTPUT RANGE

DIGITAL INPUT	ANALOG	G OUTPUT
11 1	FS - 1 LSB	= 9.96094V
10 0	½FS	= 5.00000V
01 1	½FS - 1 LSB	= 4.96094V
00 0	Zero	= 0.00000V

#### UNIPOLAR - STRAIGHT BINARY OV TO +5V OUTPUT RANGE

DIGITAL INPUT	ANALOG OUTPUT			
11       1         10       0         01       1         00       0	FS - 1 LSB ½FS ½FS - 1 LSB Zero	= 4.98047V = 2.50000V = 2.48047V = 0.00000V		

# $\begin{array}{l} \text{BIPOLAR - OFFSET BINARY} \\ \pm 10V \text{ OUTPUT VOLTAGE RANGE} \end{array}$

DIGITAL INPUT	ANALO	G OUTPUT
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	+FS -1 LSB Zero Zero -1 LSB -FS	= +9.92188V = +0.00000V = -0.07813V = -10.0000V

#### BIPOLAR - TWO'S COMPLEMENT \*\* ± 10V OUTPUT VOLTAGE RANGE

DIGITAL INPUT	ANALO	G OUTPUT
01 1	+FS - 1 LSB	= +9.92188V
00 0	Zero	= +0.00000V
11 1	Zero - 1 LSB	= -0.07813V
10 0	-FS	= -10.0000V

\*\* Invert MSB with external inverter to obtain two's complement coding.

Output Accuracy of the HI-5618A/B is affected directly by the reference voltage, since I<sub>0</sub>(F/S) $\simeq$ 4 (VREF/8k $\Omega$ ). For precision performance, a stable +10V reference with low temperature coefficient is recommended, such as HARRIS HA-1610.

The output current may be converted to voltage using an external op amp with the internal span and offset resistors, as shown above in the table. The op amp should have good front end temperature coefficients. For example, the HA-2600/2605 is well suited to this application, with offset voltage and offset current tempco's of

#### CALIBRATION

#### **UNIPOLAR MODE -**

- 1. Apply zero (all O's) input, and adjust R3 for OV output.
- 2. Apply full scale (all 1's) input, and adjust R1 for: +9.96094 Volts, +10 Volt range +4.98047 Volts, +5 Volt range

#### **BIPOLAR MODE -**

- 1. Short the op amp output to its inverting input, then adjust R3 for OV output. Remove the short.
- Apply negative full scale (also called bipolar offset): All O's for offset binary; 1000....for 2's complement. Adjust R2 for output voltages as follows: -10 Volts. ±10 Volt Range

 $5 \ \mu$ V/°C and 1nA/°C, respectively. The input reference resistor (7.9k $\Omega$ ) and bipolar offset resistor (3.9k $\Omega$ ) are both intentionally set low by 100 $\Omega$  to allow the user to externally trim out initial errors to a high degree of precision.

For high speed voltage output applications where fast settling is required, the HA-2510/25 is recommended for settling times better than 250ns to 1/2 LSB. The HA-5190/95 is recommended for applications requiring settling times less than 150ns. (See Applications).

-5 Volts,	± 5 Volt Range
-2.5 Volts,	±2.5 Volt Range

- 3. Apply positive full scale (all 1's for offset Binary; 0111.... for 2's complement) Adjust R<sub>1</sub> for output voltages as follows: +9.92188 Volts, ±10 Volt Range +4.96094 Volts, ±5 Volt Range +2.48047 Volts, ±2.5 Volt Range
- 4. Apply zero input (1000. . . . for offset Binary; 0000. . . . for 2's complement). Output should be zero volts. Any error is due to nonlinearity in the DAC, and cannot be nulled without disrupting the calibration in steps 2 and 3.

#### SETTLING TIME

۰,-

Turn-off settling time ( $T_{S(OFF)}$ ) is somewhat longer than  $T_{S(ON)}$  for the HI-5618. Typical  $T_{S(OFF)}$  performance is shown in Figure 3C, using the circuit of Figure 3A.

Refer to Figure 3B; Settling time following turn-off equals  $T_{\chi}$  plus  $T_D$ . The comparator delay  $T_D$  may be measured at 1mV/cm, using a Tektronix 7A13 differential comparator or equivalent. Then,  $T_{\chi}$  is easily measured in a short procedure:

- Adjust delay on generator # 2 for T $\chi$  approximately 1 $\mu$ s
- Switch the LSB to +5V (ON).

- Adjust the V<sub>LSB</sub> supply for 50 percent triggering at COMP. OUT (equal brightness).
- DVM reads -1 LSB. Adjust VLSB supply so DVM reads -1/2 LSB.
- Switch the LSB to P (pulse); COMP. OUT pulse disappears.
- Reduce generator # 2 delay until COMP. OUT pulse reappears; adjust delay for "equal brightness".
- Measure T<sub>X</sub> from scope. (Any overshoot will be less than 1/2 LSB, so it is not necessary to examine the other side of the envelope, i.e. final value plus 1/2 LSB.)




Figure 3A






Figure 3B

# **TEST CIRCUIT (Continued)**







# HI-5712/5712A

High Performance 12 Bit Analog to Digital Converter

## **FEATURES**

- MICROPROCESSOR COMPATIBLE
- CONVERSION TIME 10µsec MAX OVER TEMP.
- NO MISSING CODES OVER TEMPERATURE
- INTERNAL +10V REFERENCE
- INTERNAL CLOCK WITH EXTERNAL
   OVERRIDE CAPABILITY
- SERIAL OUTPUT
- TTL/CMOS COMPATIBLE
- TRISTATE PARALLEL OUTPUTS
- 40 PIN DIP
- MIL-STD-883 PROCESSING AVAILABLE

## APPLICATIONS

 MULTI-CHANNEL DATA ACQUISITION SYSTEMS

Section 11

40 VPS+ 39 VREF

37 VREF

36 🗍 NC

35 ZERO

34 🗍 RLS

HI-5712/ 31 START

5712A

32 STATUS

30 MSB/MSB

29 CLOCK

28 🗍 NC

27 BIT1 (MSB)

26 BIT 2

25 BIT 3

24 H BIT 4

23 BIT 5

22 BIT 6

21 VLOGIC

for Packaging

STATUS MONITORING SYSTEMS

1 @

NC

NC

OFFSET

20V FS

10V FS

ANALOG

ENABLE BIT 9-12 ENABLE BIT 1-8

SERIAL 10

SHORT 11 CY B 11 SHORT 12

CLOCK 13

BIT 12 (LSB)

віт 11

BIT10

віт я Г

віт 7 [

BIT 8 18

- PROCESS CONTROL SYSTEMS
- INSTRUMENTATION

PINOUT

HIGH RELIABILITY DAS's

## DESCRIPTION


The HI-5712/5712A is a 12-bit successive approximation analog-to-digital converter (ADC) intended for high-speed, high-performance data conversion applications. An  $8\mu$ s conversion time for an accurate 12 bit conversion with low gain and offset temperature coefficients are among its many features. Numerous functions can be software controlled to meet a variety of ADC requirements.

The highly flexible input design accepts user programmed unipolar and bipolar inputs of: 0 to +10V, 0 to +20V,  $\pm$ 5V and  $\pm$ 10V full scale signal levels. The internal precision +10V reference delivers up to 10mA of output current with ultra high temperature stability. This reference is intended for biasing the ADC reference input, although other configurations can be implemented. A remote sense line is provided for applications requiring usage of the precision reference elsewhere in the system.

The output code select line and the short cycle control inputs are latched internally for microprocessor compatibility and provide selection of either binary or 2's complement output code, and resolution of 6, 8, 10 or 12 bits, respectively. A flexible interface is provided for 8, 12 and 16 bit systems via the chip select line and the word length control pins. The latter allows independent tri-state enabling of parallel output bits 1-8 and 9-12. A serial data output line is provided for applications requiring remote data transmission.

The HI-5712/5712A is manufactured with hermetically sealed leadless chip carriers (LCC's) mounted to both sides of a multi-layer ceramic substrate which results in a compact 40 pin dual-in-line package. The HI-5712A is intended for military, industrial and instrumentation applications. MIL-STD-883 class B and high reliability commercial grades are both available as standard products.

# FUNCTIONAL DIAGRAM



5 - 30

#### ABSOLUTE MAXIMUM RATINGS (NOTE 1)

Power Supply Inputs		Power Dissipation (Pd) 2 Watts	
Vps <sup>+</sup>	+20V	Operating Temperature Range	
Vps-	-20V	HI-5712-2, HI-5712A-2	55°C to +125°C
VLOGIC	+10V	HI-5712-5, HI-5712A-5	0°C to +75°C
VREE IN (Pin 37)	0V, Vps <sup>+</sup>	HI-5712-7, HI-5712A-7	0°C to +75°C (Hi Rel)
V <sub>BEF</sub> SENSE (Pin 39)	0V, Vps <sup>+</sup>	HI-5712-8, HI-5712A-8	-55ºC to +125ºC (Hi Rel)
Digital Inputs	-1V, VLOGIC	Storage Temperature Range	
-			65°C to +150°C

#### ELECTRICAL CHARACTERISTICS

HI-5712

Full

 $(T_A = +25^{\circ}C, V_{ps} = +15V, V_{ps} = -15V, V_{LOGIC} = +5V, V_{REF}$  In = Internal VREF, Full Scale = +10V, Conversion Speed = 9  $\mu$ s TYP (Internal Clock), 12-BIT Conversion, Unless otherwise noted.)

otherwise noted.	)		<u></u>						-
				12A-2 H 12A-8 H	11-5712-2 11-5712-8		HI-5712A-5 HI-5712-5 HI-5712A-7 HI-5712-7		
PARAMETER		ТЕМР	MIN	түр	МАХ	MIN	ТҮР	МАХ	UNITS
RESOLUTION		Full	1	[	12			12	BITS
NONLINEARITY	HI-5712A	+25°C		±1/4	±1/2		±1/4	±1/2	LSB
		Full		±1/4	±1/2		±1/4	±1/2	LSB
	HI-5712	+25°C		±1/4	±1/2		±1/4	±1/2	LSB
	111-3712	Full		±1/2	±1		±1/2	±1	LSB
DIFFERENTIAL	HI-5712A	+25°C		±1/4	±1/2		±1/4	±1/2	LSB
NONLINEARITY	ni-3/12A	Full		±1/4	±1/2		±1/4	±1/2	LSB
	HI-5712	+25°C		±1/4	±1/2		±1/4	±1/2	LSB
	111-5712	Full		±1/2	±1		±1/2	±1	LSB
			NO MIS	SING COL	ES GUARA	ANTEED C	VER TEM	PERATU	RE
INHERENT QUANTIZATION		Full			±1/2			±1/2	LSB
UNIPOLAR OFFSET ERROR (Note 2)		+25°C		.3	.6		.3	.6	%FSR
(Adjustable to Zero) BIPOLAR OFFSET ERR	O.P. (Note 2)	+2,5%	+				.0	.0	/01 011
(Adjustable to Zero)		+25°C		.3	.6		.3	.6	%FSR
GAIN ERROR (note 2) (Adjustable to Zero)		+25°C		.1	.3		.1	.3	%FSR
ADJUSTMENT RANGE UNIPOLAR OFFSE	т.	+25°C	±1	±2		±1	±2		%FSR
BIPOLAR OFFSET		+25°C	±1	±2		±1	<u>+2</u>		%FSR
GAIN		+25°C	<u>  - '</u>		.3			.3	%FSR
TEMPERATURE STABI	LITY	120-0	-					.0	/// 011
(With Internal VREE)									
UNIPOLAR OFFSE	T HI-5712A	Full		±2	±5		±2	±5	ppm FSR/0C
DRIFT	H1-5712	Full		±4	±15		±4	±15	ppm FSR/0C
BIPOLAR OFFSET		Full		±4	±10		±4	±10	ppm FSR/ºC
DRIFT	HI-5712	Full		±8	±25		±8	±25	ppm FSR/0C
GAIN DRIFT	HI-5712A	Full		<u>+5</u>	±10		<u>+5</u>	±10	ppm FSR/OC
		+	+	<u> </u>	<u> </u>		<u> </u>		1

±10

±20

NO MISSING CODES GUARANTEED OVER TEMPERATURE

ppm FSR/ºC

±10

±20

			HI-5712A-2/-8 HI-5712-2/-8			HI-5712A-5/-7 HI-5712-5/-7				
PARAMETER		TEMP	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS	
CONVERSION SPEED (Internal Clock	;)									
12 BIT		+25°C	•	9.0	10.0		9.0	10.0	μs	
10 BIT				6.8	8.5		6.8	8.5	μs	
8 BIT				5.6	7.0		5.6	7.0	μs	
6 BIT				4.4	5.4		4.4	5.4	μs	
MAXIMUM CONVERSION SPEED A	r									
12 BITS WITH EXTERNAL CLOCK										
(Note 3)		Full		6.5			6.5		μs	
ANALOG INPUT CHARACTERISTICS										
INPUT VOLTAGE RANGE										
UNIPOLAR	Ì	Full	10			10			v	
	ſ	Full	20			20			v	
BIPOLAR		Full	±5	±5		±5	±5		v	
	t	Full	±10	±10		±10	±10		V	
INPUT IMPEDANCE										
10V FS (PIN 6)		Full	1.6	2	2.4	1.6	2	2.4	KΩ	
20V FS (PIN 5)		Full	3.2	4	4.8	3.2	4	4.8	КΩ	
VREF IN (PIN 37)		Full	6.4	8	9.6	6.4	8	9.6	КΩ	
ANALOG OUTPUT CHARACTERISTIC	S.			•		<b>.</b>				
VREF OUTPUT VOLTAGE	<u> </u>	+25°C	9.970	10.000	10.030	9.970	10.000	10.030	V	
VREF OUTPUT CURRENT		Full	10			10			mA	
VREFOUTPUT HI-5712A		Full		±10	±15		±10	±15	ppm FSR/ºC	
TC HI-5712		Full		±10	±15		±10	±15	ppm FSR/ºC	
DIGITAL INPUT CHARACTERISTICS										
INPUT VOLTAGE (Note 8)										
LOGIC 1		Full	3.3	2.7		3.3	2.7		v	
LOGIC 0		Full		1.2	.8		1.2	.8	ν	
INPUT CURRENT (Note 8)										
LOGIC 1 (VCC)		Full	-25	0	+25	-25	0	+25	μA	
LOGICO (GND)		Full		-200	-400		-200	-400	μA	
ETERNAL CLOCK (Note 3)		Full			2.5			2.5	MHz	
DIGITAL OUTPUT CHARACTERISTIC	S									
OUTPUT VOLTAGE	1									
$LOGIC 1 I_0H = -800 A$		Full	3.5	4.0		3.5	4.0		v	
LOGIC 0 10L = +3.2mA		Full	.2	.4			.2	.4	V	
OUTDUT OUDDENT										
OUTPUT CURRENT										
OUTPUT CURRENT LOGIC 1 VO = 3.5V		Full	-800	-1000		-800	-1000		μA	
		Full Full	-800 3.2	-1000 4.0		-800 3.2	-1000 4.0		μA mA	
LOGIC 1 VO = 3.5V	ISTICS	Full								
LOGIC 1 VO = 3.5V LOGIC 0 VO = 4V		Full								
LOGIC 1 VO = 3.5V LOGIC 0 VO = 4V DIGITAL INPUT TIMING CHARACTER		Full	3.2			3.2			mA	
LOGIC 1 VO = 3.5V LOGIC 0 VO = .4V DIGITAL INPUT TIMING CHARACTER CHIP ENABLE TO START CONVER	r tcd	Full Full	3.2 50			3.2 50			mA nsec	
LOGIC 1 VO = 3.5V LOGIC 0 VO = 4V DIGITAL INPUT TIMING CHARACTER CHIP ENABLE TO START CONVERT START CONVERT PULSE LOW	r t <sub>cd</sub> t <sub>scl</sub>	Full Full Full	3.2 50 100			3.2 50 100			mA nsec nsec	
LOGIC 1 VO = 3.5V LOGIC 0 VO = 4V DIGITAL INPUT TIMING CHARACTER CHIP ENABLE TO START CONVERT START CONVERT PULSE LOW START CONVERT PULSE HIGH	r t <sub>cd</sub> t <sub>scl</sub> t <sub>sch</sub>	Full Full Full Full	3.2 50 100 50			3.2 50 100 50			mA nsec nsec nsec	
LOGIC 1         V0 = 3.5V           LOGIC 0         V0 = 4V           DIGITAL INPUT TIMING CHARACTER           CHIP ENABLE TO START CONVERT           START CONVERT PULSE LOW           START CONVERT PULSE HIGH           CONTROL SETUP TIME	r tcd tscl tsch ts	Full Full Full Full Full	3.2 50 100 50 100			3.2 50 100 50 100			mA nsec nsec nsec nsec	
LOGIC 1 VO = 3.5V LOGIC 0 VO = 4V DIGITAL INPUT TIMING CHARACTER CHIP ENABLE TO START CONVER START CONVERT PULSE LOW START CONVERT PULSE HIGH CONTROL SETUP TIME CONTROL HOLD TIME	F tcd tscl tsch ts ts th	Full Full Full Full Full Full	3.2 50 100 50 100 100			3.2 50 100 50 100 100			mA nsec nsec nsec nsec nsec	
LOGIC 1 VO = 3.5V LOGIC 0 VO = 4V DIGITAL INPUT TIMING CHARACTER CHIP ENABLE TO START CONVERT START CONVERT PULSE LOW START CONVERT PULSE HIGH CONTROL SETUP TIME CONTROL HOLD TIME CLOCK INPUT LOW	r tcd tscl tsch ts ts th tpwl	Full Full Full Full Full Full Full	3.2 50 100 50 100 100 125			3.2 50 100 50 100 100 125			mA nsec nsec nsec nsec nsec nsec nsec	

# SPECIFICATIONS (Continued)

		· · · · ·						l		
			~5712A-2			-5712A-5/-				
	TEMP		1-5712-2/			-5712-5/-				
PARAMETER	TEMP	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS		
DIGITAL OUTPUT TIMING CHARACTERISTI	CS (See F	igure 6)								
THREE STATE ENABLE DELAY toe	Full		40	50		40	50	nsec		
THREE STATE DISABLE DELAY tod	Full		60	100		60	100	nsec		
START CONVERT TO STATUS DELAY tsd	Full		70	100		70	100	nsec		
START CONVERT TO CLOCK OUT DELAY										
t <sub>scd</sub>			200	500		200	500	nsec		
CLOCK TO SERIAL OUT DELAY tpsd	Full	100	150	200	100	150	200	nsec		
LAST CLOCK TO STATUS DELAY tscdt	Full	50	75	100	50	75	100	nsec		
PARALLEL DATA TO										
STATUS DELAY tds	Full	50	75		50	75		nsec		
LAST SERIAL BIT TO		{								
STATUS DELAY tda	Full	50	75		50	75		nsec		
CLOCK INPUT TO CLOCK										
OUT DELAY tdcl	Full		25	50		25	50	nsec		
PARALLEL DATA OUTPUT CODES										
UNIPOLAR (Note 4)	Positive True Binary									
BIPOLAR (Note 4)	Positive True Offset Binary									
	Positive True Two's Complement Binary									
SERIAL DATA OUTPUT CODE				Positive 7	frue NRZ C	ode				
POWER SUPPLY REQUIREMENTS (Note 5)										
Vps+	Full	+13.5	+15	+16.5	+13.5	+15	+16.5	V		
Vps-	Full	-13.5	-15	-16.5	-13.5	-15	-16.5	V		
VLOGIC	Full	+4.5	+5	+5.5	+4.75	+5	+5.25	V		
I <sub>ps</sub> +	Full		27	35		27	35	mĀ		
lps-	Full		42	50		42	50	mA		
LOGIC	Full		4.5	15		4.5	15	mA		
POWER SUPPLY SENSITIVITY (Note 6)		b								
Vps <sup>+</sup> = +13.5V to +16.5V										
$Vps^{-} = -15V$ , $VLOGIC = +5V$										
UNIPOLAR OFFSET			2	5		2 <	5	ppm of		
BIPOLAR OFFSET			2	4		2	4	FSR/		
GAIN			1	3		1	3	%ΔP.S.		
Vps-= -13.5V to -16.5V										
$Vps^+ = +15V, VLOGIC = +5V$		}	,							
UNIPOLAR OFFSET			2	5		2	5			
BIPOLAR OFFSET			2	4		2	4			
GAIN	1		1	3		1	3			
VLOGIC = +4.5V to +5.5V										
$Vps^+ = +15V$ , $Vps^- = -15V$		1								
CONVERSION SPEED (12 Bit with		1		ĺ						
Internal Clock)	1	1	±5	±10		±5	±10	%		

5

NOTES: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.

- 2. See Figure 2 for connections. The initial errors are adjustable to zero by using external trim potentiometers as shown in Figure 3, and 4.
- 3. The HI-5712A will operate at these speeds (for 12 bit conversion), but parametric performance is not guaranteed.
- 4. See operating instructions for details.
- 5. After 60 seconds warm-up.
- 6. See definitions.
- 7. These terminals will be used in the future for additional functions. Do not make connections to these pins in your system.
- 8. TTL compatibility guaranteed.

### PIN FUNCTIONS AND DESCRIPTIONS

PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
1 2 3 4	V <sub>ps</sub> - NC NC BIPOLAR	-15V Power Supply Terminal No Connection See Note 7 No Connection See Note 7	13	CLOCK OUT BIT 12	SAR Clock Output. Used for Decoding Serial Out Data Output Data Bit (LSB)
4	OFFSET	Connect to VREF for Bipolar Input Mode. See Operating Instructions for Details.	15 16 17	BIT 11 BIT 10 BIT 9	Output Data Bit Output Data Bit Output Data Bit
5 6 7	20V FS 10V FS ANALOG GND	20V Full Scale Analog Input 10V Full Scale Analog Input Analog Power Supply Return Output "Three State" Control, An	18 19 20	BIT 8 BIT 7 DIGITAL GND	Output Data Bit Output Data Bit Digital Power Supply Return
8	ENABLE BIT 9-12 ENABLE	Uutput "Inree State" Control. An Input "O" Enables Bits 9 through 12, whereas a "1" Switches these Bits to a High Impedance State. Output "Three State" Control. An	21 22 23 24	VLOGIC BIT 6 BIT 5 BIT 4	+5V Power Supply Terminal Output Data Bit Output Data Bit Output Data Bit
	BIT 1-8	Input "O" Enables Bits 1 through 8, whereas a "1" Switches these Bits to a High Impedance State.	25 26 27	BIT 3 BIT 2 BIT 1	Output Data Bit Output Data Bit Output Data Bit (MSB)
10	SERIAL OUT	NRZ Serial Data Output. To be used in Conjunction with Clock Out for Remote Data Transmission	28 29	NC CLOCK IN	No Connection. See Note 7. An External Clock Signal Applied to this Input Overrides the Internal Clock.
11	SHORT CY B SHORT CY A	See Description for Pin 12 Digital Inputs Applied to short cycle A and B selects a conversion of 6, 8, 10, or 12-bits: BITS SHORT CY A SHORT CY B	30	MSB/MSB SEL	Digital Input Pin. A "1" Applied to this Terminal Selects a Straight Binary or Offset Binary Output Code. A "0" Inverts the MSB to Yield a 2's Complement Binary Output Code.
		6 0 0 8 0 1 10 1 0 12 1 1	31 32	START CONV	Digital Input Pin. A High to Low Transition Initiates the ADC Conversion Cycle. Digital Output Pin. A "1" Indicates that the ADC is Busy, While a "0" Denotes that Con- version is Completed and Data is Ready for Retrieval.

## PIN FUNCTIONS AND DESCRIPTIONS

PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
33	CHIP	Digital Input Pin. A "1" Forces	36	NC	No Connection. See Note 7.
. 1	ENABLE	the Output Data, Serial Out and	37	VREFIN	+10V Reference Input to ADC.
, 1	1	Status Terminals to a High Im-	38	VREF OUT	Internal +10V Reference Output,
·		pedance State and the ADC is			Normally Connected to VREF IN
.		Disabled. A "O" Enables these	1		(Pin 37).
( )	ļ	ADC Functions.	39	VRFF SENSE	Internal +10V Reference Sensing
34	RLS	Reference Low Sense.			Terminal, Normally connected to
35	ZERO ADJ	External Zero Adjustment Pin,			VREF Out (Pin 38). See Oper-
		See Operating Instructions for			ating Instructions for Details.
i		Details.	40	V <sub>DS+</sub>	+15V Power Supply Terminal.

## APPLYING THE HI-5712/5712A

#### **OPERATING INSTRUCTIONS**

Conventional ADC systems provide maximum performance when the analog and digital ground lines are tied together at the ADC terminals. This minimizes analog interference due to digital switching noise. For optimum performance, this external grounding procedure should be followed in HI-5712/5712A installations to reinforce the unit's internal analog-to-digital ground connections. Under no circumstances should the Reference Low Sense (RLS) terminal (Pin 34) be connected to system ground.

In practice, the Reference Low Sense (RLS) terminal (Pin 34) normally is connected to zero adjust (or error amplifier) input terminal (Pin 35), either directly or through an appropriate resistor network. See figures 3 and 4.

On the HI-5712/5712A substrate, the power supply lines to each active component are bypassed to ground with  $0.01 \,\mu$  F chip capacitors for high frequency noise rejection. For best accuracy, the grounding and decoupling schemes shown in Figures 3 and 4 are recommended. The  $10\,\mu$  F bypass capacitors shown should be connected as close as possible to the HI-5712/5712A, preferably at the device pin.

For applications where usage of potentiometers is highly undesirable, the trim pots shown in Figures 3 and 4 can either be deleted or replaced by precision fixed resistors. (Delete R<sub>3</sub> and R<sub>4</sub>; replace R<sub>1</sub> with 25 ohms). When precision fixed resistors are used, the initial offset error and gain error contributions are as specified in page 2.

NOTE: The HI-5712/5712A may latch up if the device is enabled before applying power. Disabling the device following power turn on will remedy this situation. Care supplies do not excessively overshoot their final value during turn on.


#### CONTROL AND INTERFACE

The HI-5712/5712A features a versatile set of controlling functions which allows a wide variety of applications, including microprocessor bus interfacing.

When the chip enable is set to low, the internal registers are enabled, and the output data lines can be enabled via the output enable control lines. The conversion cycle is initiated at the falling edge of the start conversion pulse. At this time, the MSB/MSB Select, Short Cycle A, and Short Cycle B control information is latched into the internal registers. The status line is also forced into an active high state indicating that a conversion is taking place. At the end of the conversion cycle the status line will be set to low to signify that the data is ready at the tri-state buffers. The various timing relationships are shown in Figure 1.

There are two distinct modes of operation, namely, continuous conversion and single step conversion. Continuous conversion can be easily achieved by connecting the Status line to the Start Convert pin. In this application, an indecision state may occur during the initial power-on conditions. Normal operation is restored by pulsing the chip enable pin to logic high for a period greater than 100 ns.

## APPLYING THE HI-5712/5712A



#### FIGURE 1. HI-5712/5712A TIMING DIAGRAM

#### **REMOTE DATA TRANSMISSION**

The Serial Data Out is mainly used for remote data transmission, where only a limited number of wires are available.

Serial Output is bit by bit (MSB first, LSB last) in a NRZ (nonreturn-to-zero) format. It changes state only at the positive going edges of the Clock Out, and remains valid during the whole clock period. Parallel data can be constructed by clocking the serial data into a receiving shift register.

In order to minimize transmission error, the negative-going edge of the clock should be used to clock data into the remote shift register. The parallel data will be valid once the status line returns to low. The clocking scheme is shown in Figure 1.




FIGURE 2. DECODING SERIAL DATA OUT

5-36

## HI-5712/5712A CALIBRATION CHART

OPERATING MODE	ANALOG INPUT CONNECTION	R2 BIAS RESISTOR	SELECT	OFFSET ADJUST ANALOG INPUT VOLTAGE	ADJUST R3 FOR DITHER BETWEEN CODES	GAIN ADJUST ANALOG INPUT VOLTAGE	ADJUST R1 FOR DITHER BETWEEN CODES	LSB WEIGHT
UNIPOLAR STRAIGHT BINARY OV to +10V	10VFS Pin 6	667Ω	нісн	+1.22mV	0000 0000 0000 0000 0000 0001	+9.9963V	1111 1111 1110 1111 1111 1111	2.44mV
UNIPOLAR STRAIGHT BINARY OV to +20V	20VFS PIN 5	800Ω	HIGH	+2.44mV	0000 0000 0000 0000 0000 0001	+19.9927V	1111 1111 1110 1111 1111 1111	4.88mV
BIPOLAR OFFSET BINARY -5V to +5V	10VFS PIN 6	580Ω	HIGH	-4.9988V	0000 0000 0000 0000 0000 0001	+4.9963V	1111 1111 1110 0111 1111 1111	2.44mV
BIPOLAR OFFSET BINARY -10V to +10V	20V FS PIN 5	667Ω	HIGH	-9.9976V	0000 0000 0000 0000 0000 0001	+9.9927V	1111 1111 1110 1111 1111 1111	4.88mV
BIPOLAR 2's COMPLEMENT -5V to +5V	10V FS Pin 5	580Ω	LOW	-4.9988V	1000 0000 0000 1000 0000 0001	+4.9963V	0111 1111 1110 0111 1111 1111	2.44mV
BIPOLAR 2's COMPLEMENT 10V to +10V	20V FS PIN 6	667Ω	LOW	-9.9976V	1000 0000 0000 1000 0000 0001	+9.9927V	0111 1111 1110 0111 1111 1111	4.88mV


CALIBRATION PROCEDURE- Refer to Calibration Chart and to Figures 3 and 4 for appropriate analog input connections, value of bias resistor, and MSB/MSB select.

#### STEP 1 OFFSET ADJUSTMENT

- Set analog input to the appropriate value for offset adjustment.
- Adjust R3 for dither between codes shown in calibration chart.

STEP 2 GAIN ADJUSTMENT

- Set analog input to the appropriate value for gain adjustment.
- Adjust R1 for dither between codes shown in calibration chart.
- NOTE: This calibration procedure insures that the transfer characteristic produced by connecting the midpoints of all quantization intervals passes through the origin.



- STRAIGHT BINARY OUTPUT CODE




FIGURE 4. BIPOLAR INPUT CONNECTIONS

#### DEFINITIONS

Least Significant Bit (LSB) – The LSB of an Analog-to-Digital Converter (ADC) is defined to be the digital output bit carrying the lowest numerical weight ( $\frac{1}{2}n$ ); or the Analog input shift associated with this bit (FSR/2<sup>n</sup>) which is the smallest possible Analog input step that can be resolved.

Most Significant Bit (MSB) - The Digital output bit carrying the highest numerical weight (½); or the Analog input shift associated with this bit. In a Binary ADC the MSB indicates the Analog input reaches its ½ FSR.

Resolution - An indication of the number of possible analog input levels an ADC will resolve. Usually it is expressed as the number of output bits. For example, a 12 bit Binary ADC can have  $2^{12}$  = 4096 possible output codes and it has a resolution of 12 bits.

Nonlinearity (Linearity Error) - A measure of the deviation of each individual code from an ideal straight line transfer curve drawn between zero and full scale. The deviation of a code from the ideal straight line is measured from the middle of each particular code.

Code Width - A fundamental quantity for ADC specifications, it is defined as the range of Analog input values which produce a given digital output code. The ideal value of a code width is equivalent to  $FSR/2^n$ , where n is the number of bits.

Differential Nonlinearity - A measure of the deviation between the actual code width of an ADC from the ideal code width. A specification which guarantees no missing codes requires that every code must have a non-zero width.

Quantizing Error (or uncertainty) – The uncertainty introduced by partitioning the Analog continuum into  $2^n$  discrete ranges for n-BIT conversion. The Analog values within a given quantum are normally assigned to the nominal midrange value, represented by the same digital code and therefore, a quantization uncertainty of  $\pm \frac{1}{2}$  LSB is inherently associated with a given resolution.

Unipolar Offset Error - A measure of the difference between the ideal (+%LSB) and the actual analog input level required to produce the first output digital code transition (00- - -0 to 00- - -01). It is usually expressed in percent of full scale range (%FSR).

Bipolar Offset Error - A measure of the difference between the ideal (%FSR -%LSB) and the actual analog input level required to produce the major carry output digital code transition (from 011- - -0 to100- - -0). It is usually expressed in percent of full scale range (%FSR).

Gain Error - The gain of an ADC is defined as the difference between the analog input levels required to produce the first and the last digital output code transitions. Gain error is a measure of the deviation between the actual gain from the ideal gain of FS-2LSB. It is usually expressed in percent of full scale range (%FSR).

Unipolar Offset Drift - A measure of the change in unipolar offset over the specified temperature range expressed in parts per million of full scale range per °C (PPM of FSR/°C).

Gain Drift - A measure of the change in gain (with offset error removed) over the specified termperature range expressed in parts per million of full scale range per °C (PPM of FSR/°C).

Bipolar Offset Drift - A measure of the change in bipolar offset over the specified temperature range expressed in parts per million of full scale range per °C (PPM of FSR/°C).

Power Supply Sensitivity - A measure of the change in gain, offset, and conversion speed of the ADC resulting from a change in supply voltages. It is expressed in parts per million of full scale range per percent of change in power supply voltages (PPM of FSR/%).

Conversion Speed - The measure of how long it takes an ADC to arrive at the proper output code. It is the time between the edge of the digital command that starts conversion and the edge of the status line signal which signifies that the conversion is completed.

Throughput Rate - For SAR-Types, ADC's throughput rate is defined as the total number of conversions in a given time period. Usually, it is expressed in conversions per second although, the term Hertz is generally accepted. HARRIS

T/H CONTROL

CH

# HI-5900 Analog Data Acquisition Signal Processor

FEATURES	DESCRIPTION
<ul> <li>INPUT OVERVOLTAGE PROTECTION</li> <li>50kHz THROUGHPUT</li> <li>12-BIT ACCURACY</li> <li>OUTPUT TRACK/HOLD AMPLIFIER</li> <li>ZERO OFFSET ADJUSTMENT</li> <li>DIFFERENTIAL INPUT CHANNELS</li> <li>SOFTWARE CONTROLLED GAIN AND CHANNEL SELECT</li> <li>85dB CMRR</li> <li>COMPACT 32 PIN DIP</li> <li>MIL-STD-883 SCREENING AVAILABLE</li> </ul> <b>APPLICATION S</b> <ul> <li>HIGH PERFORMANCE DATA ACQUISITION</li> <li>MILITARY SYSTEMS</li> </ul>	The HI-5900 comprises "front end" components of a data acquisition system including an eight channel differential multiplexer, programmable gain instru- mentation amplifier (PGA), and Track and Hold amplifier. Adding a timing circuit and one A to D converter yields a complete data acquisition system. A 50kHz channel-to-channel throughput rate is achieved when the HI-5900 is used with a fast 12 bit A to D converter such as HARRIS HI-5712. Each output line of the input multiplexer is buffered by a high-quality non- inverting amplifier. This isolates each line from source resistances external to the 5900, preserving the high CMRR of the instrumentation amplifier block. Also, the buffers provide a high input impedance for each channel. The PGA, which includes an op amp, a monolithic resistor network and a four channel differential multiplexer, offers precision gain values of 1,2,4, and 8. The voltage gain is selected by a two bit digital word. The output of the PGA drives the Track and Hold amplifier, and the ground side of the PGA is iso- lated by a buffer amplifier to maintain a high CMRR. The output Track/Hold amplifier is a monolithic device, internally connected for non-inverting unity gain. In the sample mode is operates as a high per- formance buffer amplifier. With an external holding capacitor, it may be switched to HOLD with an aperture delay of 50ns and 10pC of charge transfer. The packaging technique involves monolithic chips mounted in leadless chip carriers (LCC's) and soldered to both sides of a multilayer ceramic substrate. Each LCC may undergo reliability screening such as MIL-STD-883, Method 5004/Class B, before assembly on the substrate. The resulting package is a compact 32 pin DIP.
PINOUT	FUNCTIONAL DIAGRAM
Section 11 for Packaging	
TOP VIEW           A2         1         32         A1           NC         2         31         A0           GND         3         30         EN           18         4         29         1A           28         5         28         2A           38         6         27         3A           48         7         26         4A           58         8         25         5A           68         9         24         6A           78         10         23         7A           88         11         22         8A           +V         12         21         -V           0UTA         13         20         60           0UTA         13         20         60           VHEFLOW         15         18         T/H OUT           TH CONTROL         16         17         54	CHAN 1 CHAN 2 CHAN 2 CH

+V 0---GND 0----V 0---

5-39

5

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage Between V+ and V- Terminals Digital Input Overvoltage (Multiplexers)	40V	Output Current Operating Temperature Range	Short Circuit Protected
	V <sub>Supply</sub> (+) +4V V <sub>Supply</sub> (-) -4V	HA-5900-5 HA-5900-2	$0^{\circ}C \le T_A \le +75^{\circ}C$ -55°C $\le T_A \le +125^{\circ}C$
Analog Input Overvoltage	V <sub>Supply</sub> (+) +20V V <sub>Supply</sub> (-) -20V	Storage Temperature Range Internal Power Dissipation T/H Control Input	-65ºC ≧ TĂ ≧ +150ºC 650mW +8, -15V

### ELECTRICAL CHARACTERISTICS Unless otherwise specified: V<sub>S</sub> = ±15V; C<sub>H</sub> = 1000pF; V<sub>IH</sub> = 4.0V; V<sub>IL</sub> = 0.8V

			HI-5900-2 5°C to +125	oc		HI-5900-5 PC to +70°C			
PARAMETER	TEMP	MIN	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS	
ANALOG INPUT CHAR.,									
EACH CHANNEL									
Offset Voltage	+25°C Full	ļ	2	7 9		3	10 12	mV mV	
Bias Current	+25°C	ļ	80	300		80	300	nA	
	Full		90	600		80	600	nA	
Offset Current	+25°C Full		15 30	150 300		20 30	150 300	nA nA	
Common Mode Range	Full	±10			±10			v	
Common Mode Rejection Ratio (V <sub>CM</sub> = ±10V) Any Gain	Full	80	85		74	85		dB	
DIGITAL INPUT CHAR.									
Multiplexer Digital Input Current (High or Low)	Full		0.5	1		0.5	1	μA	
Track/Hold Digital Input Current						1			
$V_{IN} \le 0.8V$ $V_{IN} \ge 4.0V$	Full Full			0.8			0.8	mA μA	
							20	<u>~~</u>	
TRANSFER CHARACTERISTICS									
Small Signal Bandwidth (Gain = 1)	+25°C		2			2		MHz	
Full Power Bandwidth (Gain = 1, $V_0 = \pm 10V$ )	+25°C		70			70		kHz	
Crosstalk (Sample Mode, Gain = 8, 1kHz 20VP -P Input on all but Selected Channel)	+25°C	-80	-90		-80	-90		dB	
"Off Isolation (Hold Mode, Gain = 1, 1kHz 20V P-P Input)	+25°C		-76			-76		dB	
Acquisition Time (Note 2), to 0.01%	+25°C		9			9		μs	
Gain - Absolute Error									
Gain Of 1, 2, Gain Of 4, & 8	Full Full		0.01	0.1		0.01	0.2	% %	
OUTPUT CHARACTERISTICS	1		0.01						
Output Voltage Swing	Full	±10			±10	l		v	
Output Current	+25°C	±10			±10			mA	
Output Resistance	+25°C		5		_10	5		Ω	
•						ļ			
DYNAMIC CHARACTERISTICS									
ton, Enable (MUX)	+25°C		300			300		ns	
tOFF, Enable (MUX)	+25°C		300			300		ns	
Slew Rate	+25°C		±4			±4		V/μs	
Droop Rate (T/H)	+25°C Full		5	20		5	5	nV/μs μV/μs	
Charge Transfer (T/H)	25°C		10			10		pC	
Aperture Delay (T/H)	+25°C		50			50		ns	
Aperture Uncertainty (T/H)	+25°C		5			5		ns	
POWER SUPPLY CHARACTERISTICS	1								
I <sub>+</sub>	+25°C			13			13	mA	
•	Full		8.5	15		8.0	15	mA	
L	+25°C Full		6.5	13 15	1	6.0	13 15	mA mA	
Power Supply Rejection Ratio, V+	Full	76	90		70	90	1.5	dB	
Power Supply Rejection Ratio, V+ Power Supply Rejection Ratio, V-	Full	80	90 100	1	80	100		dB dB	
NOTES: 1 Absolute maximum		L		1			I		

NOTES: 1. Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the


A coolid maximum reasonance in many areas, applied individually beyond with the service and the service interaction operational operational operational operation and of these conditions is not necessarily implied.
 Acquisition Time is defined for a change of channel (+10V on chan. 1 to 0V on chan. 8) with simultaneous change from HOLD to TRACK mode. Gain = 1.

### PIN FUNCTIONS AND DESCRIPTION

PIN	SYMBOL	DESCRIPTION
4 5 6 7 8 9 10 11	1B 2B 3B 4B 5B 6B 7B 8B	Non-Inverting Side of the Eight Differential Input Channels
29 28 26 25 24 23 22	1A 2A 4A 5A 6A 7A 8A	Inverting Side of the Eight Differential Input Channels
31 32 1	A0 A1 A2	Digital Channel Select Inputs*
20 19	60 G1	Digital Gain Select Inputs*

PIN	SYMBOL	DESCRIPTION
16	T/H CONTROL	Track/Hold Mode Select*
2	NC	No Connection
3	GND	Signal and Power Ground
12	+V	Positive Supply (+15V)
21	-v	Negative Supply (-15V)
18	т/н оџт	Output of the HI-5900
17	Сн	Hold Capacitor Connection
15	VREF LOW	Reference for the Output on
15	VREF LOW	Pin 18
13	Ουτα	"A" Output of the Input
15	0017	Multiplexer (Inverting Side of
		each Channel)
14	ОИТВ	"B" Output of the Input
17	0015	Multiplexer (Non-Inverting Side
		of each Channel)
30	EN	Enable Strobe for the Input
30	LIV	Multiplexer; Normally Forced
		High. EN may be used in
		Conjunction with OUT A and
		OUT B, to Poll Additional
		•
		Channels through an External Multiplever
		Multiplexer.

\* See Programmable Functions



### PROGRAMMABLE FUNCTIONS Input Codes are as follows:



### 1. T/H Control (PIN 16)

	·
0	Track
. 1	Hold


### 2. Gain Select

G <sub>1</sub> (PIN 19)	G <sub>0</sub> (PIN 20)	GAIN
0	0	1
0	1	2
1	0	4
1	1	8

### 3. Channel Select


A2 (PIN 1)	A <sub>1</sub> (PIN 32)	A <sub>0</sub> (PIN 31)	EN (PIN 30)	CHANNEL
х	x	х	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	<sup>.</sup> 1	6
1	1	0	1	7
1	1	1	1	8

### PERFORMANCE CURVES




**FIGURE 1** 






**FIGURE 2** 

INPUT LEAKAGE, BIAS & OFFSET CURRENT vs. TEMPERATURE



### TYPICAL T/H AMPLIFIER PERFORMANCE vs. HOLD CAPACITANCE Ch




### FIGURE 3

### APPLYING THE HI-5900

### **GENERAL CONSIDERATIONS**

The HI-5900 was designed to provide a versatile front-end section for a data acquisition system. Both hardwired and computer-controlled systems may be implemented in a variety of configurations. The following general considerations and precautions should be observed.

 <u>HANDLING</u> – Each digital input is protected by a resistor-diode network, to minimize failures due to static discharge through the MOS gate:



For additional protection, it is wise to observe all of the proper shipping and handling procedures customary for CMOS devices.


2. <u>POWER SUPPLY CONNECTIONS</u> – Each of the four active chips in the HI-5900 are bypassed to ground by internal .01  $\mu$  F capacitors. These eight nonpolarized capacitors prevent high frequency variations in the supply voltage.

To bypass lower frequencies, connect a polarized capacitor from the ground pin to each supply pin, with value from  $10\mu F$  to  $50\mu F$ .

- 3. LAYOUT
  - A. Distributed capacitance between signal paths external to the HI-5900 is a major source of crosstalk. Within the HI-5900, careful substrate design and packaging have ensured that "static" crosstalk will not exceed -80dB. ("Static") refers to the absence of channelto-channel switching. Thus, a maximum of 2mV p-p can feed into a selected channel, from 20V p-p applied to one or more OFF channels.)

When a multiplexer is continuously cycled from channel to channel, two other forms of crosstalk arise. These are dynamic crosstalk and adjacent\* channel crosstalk, which are both minimized along with static crosstalk by careful attention to circuit board layout. A strip of ground plane should separate conductors for adjacent channels on a printed circuit board. See Fig. 5. Make these traces (and the conductors) short, and as narrow as practical for maximum separation.

\*Adjacent in time – for example, channels 1 and 8 may occupy adjacent time slots during time – division multiplexing.




#### FIGURE 5 HI-5900 GUARD RING LAYOUT

B. The holding capacitor C<sub>H</sub> is the only essential external component required for operation of the HI-5900. The value selected determines droop rate, offset error and acquisition time according to curves shown in Fig. 3. Board layout should include a guard ring to prevent voltage-driven leakage at the capacitor terminal. See Fig. 5.

For minimum droop error in the HOLD mode, choose a capacitor with high insulation resistance and low dielectric absorption. Since type of dielectric is the best performance indicator for hold capacitor applications, consider these guidelines: Teflon is best (especially at high temperature) but the most expensive. In descending order of choice, polystyrene, polypropylene, and polycarbonate are all acceptable. Least acceptable are ceramic and mica, which can allow several percent of change in the held voltage due to dielectric absorption (vs. 01% for the other types).

### OFFSET ADJUSTMENT


The VREF LOW input (pin 15) is a convenient point for nulling any DC offset voltage in an HI-5900 system. This can be done with a simple manual trim:



### **FIGURE 6**

With zero volts on the selected input channel, the HI-5900 output (T/H OUT) may be adjusted to zero. If the system includes an A to D converter, net DC offset may be nulled by adjusting the converter's digital output to zero. In either case, readjustment is required after a change in temperature or a change in the HI-5900 gain. The need for readjustment may be eliminated by using an auto-zero circuit as shown in Fig. 7.

The offset at V<sub>0</sub> is driven to zero by application of a voltage at V<sub>REF</sub> LOW, opposite in sign and with magnitude (G + 1) V<sub>0</sub>, where G is the digitally selected gain. This voltage is updated each time channel 8 is addressed. Since channel 8 is chosen for the zero (ground) reference input, the SN7420 decoder output is wired to go low only when channel 8 is addressed. The HA-2420 track/hold amplifier acquires a new sample of the offset at V<sub>0</sub> during this interval. This sample is of opposite sign to V<sub>0</sub> and approximately 100X (G + 1) in magnitude, due to the 10K/100 $\Omega$  attenuator. Storing 100X the actual correction value minimizes the percent droop error during hold. Finally, OFFSET TRIM is used to remove any residual offset at V<sub>0</sub>, introduced by the HA-2420.



### FIGURE 7

### HI-5901 Analog Data Acquisition Signal Processor

### FEATURES

- INPUT OVERVOLTAGE PROTECTION
- SOFTWARE CONTROLLED GAIN AND INPUT CHANNEL SELECTION
- 16 PSEUDO-DIFFERENTIAL/SINGLE ENDED INPUT CHANNELS
- GAINS OF 1, 2, 4 AND 8
- -90dB CROSSTALK
- 0.01% GAIN ERROR
- 9µs ACQUISITION TIME
- DROOP RATE: 5nV/µsec
- LOW POWER DISSIPATION 250mW
- COMPACT 32 PIN DIP
- MIL-STD-883 SCREENING AVAILABLE

### APPLICATIONS

MULTI-CHANNEL DATA ACQUISITION . SYSTEMS

TOP VIEW

32

31

30

29

28

27

26

25 24

23

22

21

20

19

18

17

- STATUS MONITORING SYSTEMS
- PROCESS CONTROL SYSTEMS
- INSTRUMENTATION

A2

A3

GND

INg

IN 10

IN11 -

IN12

IN 13

IN 14

IN 15

IN 16 12

MUX OUT

VREE LOW

T/H CONTROL

SENSE

+1

PINOUT

HIGH RELIABILITY DAS's

5

8

9

10

11

13

15

16

### DESCRIPTION The HI-5901 is a data acquisiton front end subsystem intended for multisensor

based high-level applications, requiring conversion of analog input data to digital form for computer processing. It provides sixteen single-ended or pseudodifferential channels of fault-protected multiplexed inputs, programmable gains of 1, 2, 4, 8 and a buffered track and hold output block compatible with any commercially available A/D converter. All these functions are digitally selectable through appropriate coding of seven control terminals. Input channel expansion can be easily implemented through addition of external multiplexers and proper utilization of the enable-command pin.

Being self-contained units except for the holding capacitor, they facilitate user applications and eliminate the need for selection of high-priced precision resistors or labor intensive adjustments to achieve the accuracy levels specified.


This product provides channel to channel throughput rates of 50kHz at ±10 volt signal range when used in connection with a fast 12 bit A/D converter such as the HI-5712. In addition, it offers excellent input characteristics such as low input offset voltage with offset nulling capability, low input currents, very high input impedance, and very low crosstalk. Typical acquisition time and gain error are 9 microseconds and  $\pm 0.01\%$ , respectively. The internal track and hold amplifier features aperture delay of 50ns, 10pC of charge transfer error, and a droop rate of 5nV/usec. Total power dissipation is only 250mW.

A complete high-speed and high precision data acquisition system with 15 bits of dynamic range can be easily implemented with only three components: the HI-5901, the HI-5712, and an offset nulling DAC. Board space required is 3 square inches and total weight is less than 25 grams.

The manufacturing technique adopted for the HI-5901 involves monolithic dice packaged in leadless chip carriers (LCC's) and soldered to both sides of a multilayer ceramic substrate. The resulting product is a compact and easy-to-use 32 pin DIP.

The HI-5901 is intended for military, aerospace, industrial and instrumentation applications. MIL-STD-883 Class B and high reliability commercial grades are both available as standard products.

### FUNCTIONAL DIAGRAM



### 5

### **SPECIFICATIONS**

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage Between V+ and V- Terminals Digital Input Overvoltage (Multiplexers)		40V	Output Current Operating Temperature Range	Short Circuit Protected
	V <sub>Supply</sub> (+)	+4V	HA-5901-5, -7	$0^{\circ}C \le T_{A} \le +75^{\circ}C$
	VSupply (~)	-4V	HA-5901-2, -8	$-55^{\circ}C < T_{A} < +125^{\circ}C$
Analog Input Overvoltage			Storage Temperature Range	-65°C ≤ T <sub>A</sub> < +150°C
	V <sub>Supply</sub> (+)	+20V	Internal Power Dissipation	650mW
	V <sub>Supply</sub> (-)		T/H Control Input	+8, -15V

### **ELECTRICAL CHARACTERISTICS** Unless otherwise specified: $V_S = \pm 15V$ ; $C_H = 1000pF$ ; $V_{1H} = 4.0V$ ; $V_{1L} = 0.8V$

			HI-5901-2, 5°C to +125			-5901-5, -7 PC to +70PC		
PARAMETER	TEMP	MIN	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
ANALOG INPUT CHAR. ,								
EACH CHANNEL		}		7.5	1		10.5	
Offset Voltage	+25°C Full		2	7.5 9.5		3	10.5 13	mV mV
Bias Current	+25°C Full		80 90	300 600		80 80	300 600	nA nA
Offset Current	+25°C Full		15 30	150 300		20 30	150 300	nA nA
Common Mode Range	Full	±10	30	300	±10	30	500	v
Common Mode Rejection Ratio (V <sub>CM</sub> = ±10V) Any Gain	Full	80	85		74	85		dB
DIGITAL INPUT CHAR,								
Multiplexer Digital Input Current (High or Low)	Full		0.5	Ì Ì		0.5	1	μA
Track/Hold Digital Input Current VIN≤0.8V	Full			0.8			0.8	mA
V <sub>IN</sub> ≥ 4.0V	Fuli			20			20	μA
TRANSFER CHARACTERISTICS								
Small Signal Bandwidth (Gain = 1)	+25°C		2		ł	2		MHz
Full Power Bandwidth (Gain = 1, $V_0 = \pm 10V$ )	+25°C		70			70		kHz
Crosstalk (Sample Mode, Gain = 8, 1kHz 20VP -P Input on all but Selected Channel)	+25°C	-80	-90		-80	-90		dB
"Off Isolation (Hold Mode, Gaın = 1, 1kHz 20V P-P Input)	+25°C		-76			-76		dB
Acquisition Time (Note 2), to 0.01%	+25°C		9		ļ	9		μs
Gain - Absolute Error	Full		0.01	0.1		0.01	0.2	%
Gain Of 1, 2, 4, 8	Full		0.01 0.01	0.1	1	0.01	0.2 0.2	%
OUTPUT CHARACTERISTICS								
Output Voltage Swing	Full	±10			±10			v
Output Current	+25°C	±10			±10			mA
Output Resistance	+25°C		5			5		Ω
DYNAMIC CHARACTERISTICS								
ton, Enable (MUX)	+25°C		300		{	300		ns
tOFF, Enable (MUX)	+25°C		300			300		ns
Slew Rate	+25°C		±4	1		±4		V/µs
Droop Rate (T/H)	+25°C Full		5	20		5	5	nV/μs μV/μs
Charge Transfer (T/H)	25°C		10			10		ρC
Aperture Delay (T/H)	+25°C		50		1	50		ns
Aperture Uncertainty (T/H)	+25°C		5			5		ns
POWER SUPPLY CHARACTERISTICS					1			
l <sub>+</sub>	+25°C Full		8.5	13 15		8.0	13 15	mA mA
1	+25°C		0.5	13		0.0	13	mA
1_	Full		6.5	15		6.0	15	mA
Power Supply Rejection Ratio, V+	Full	76	90		70	90	1	dB
Power Supply Rejection Ratio, V-	Full	80	100		80	100		dB

NOTES. 1. Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the


A coolect may be impaired. Functional operability under any of these conditions is not necessarily implied.
 Acquisition Time is defined for a change of channel (+10V on chan, 1 to 0V on chan.16) with simultaneous change from HOLD to TRACK mode. Gain = 1.

5-45

### PIN FUNCTIONS AND DESCRIPTION

PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
4 5 6	IN9 IN10		20 19	G <sub>0</sub> G <sub>1</sub>	Digital Gain Select Inputs*
7 8 9 10 11 29 28 27 26 25 24 23 22	IN 11 IN 12 IN 13 IN 14 IN 15 IN 16 IN 1 IN 2 IN 3 IN 4 IN 5 IN 6 IN 7	16 Single Ended Input Channels. The Signals Applied to these Input Channels are Inverted at the Output of HI–5901	16 3 12 21 18 17 15 13 14 30	T/H CONTROL GND +V -V T/H OUT CH VREFLOW MUX OUT SENSE EN	Track/Hold Mode Select* Signal and Power Ground Positive Supply (+15V) Negative Supply (-15V) Output of the HI-5901 Hold Capacitor Connection Reference for the Output on Pin 18 Input Multiplexer Output Analog Signal Return Enable Strobe for the Input Multiplexer; Normally Forced
31 32 1 2	N <sub>8</sub> A <sub>0</sub> A <sub>1</sub> A <sub>2</sub> A <sub>3</sub>	Digital Channel Select Inputs*			High. EN may be used in Conjunction with MUX OUT and SENSE, to Poll Additional Channels through an External Multiplexer

\*See Programmable Functions




PROGRAMMABLE FUNCTIONS Input Codes are as follows:

 $\begin{array}{l} X = \text{DON'T CARE} \\ 0 = \text{V}_{\text{IN}} \leq +0.8 \text{V} \end{array}$ 

 $1 = V_{IN} \ge +4.0V$ , where  $V_{IN}$  is the digital input voltage

1. T/H CONTROL (Pin 16)




### 2. GAIN SELECT

G 1 (Pin 19)	G <sub>0</sub> (Pin 20)	GAIN
0	0	1
0	1	2
1	0	4
1	1	8


3. CHANNEL SELECT

A3 (Pin 2)	A2 (Pin 1)	A1 (Pin 32)	A <u>0</u> (Pin 31)	EN (Pin 30)	CHANNEL
х	X	x	х	0	None
0	0	0	0	1	1
Ō	Ō	0	1	1	2
0	0	1	0	1	3
0	0	1	1	1	4
0	1	0	0	1	5
0	1	0	1	1	6
0	1	1	0	1	7
0	1	1	1	1	8
1	0	0	0	1	9
1	0	0	1	1	10
1	0	1	0	1	11
1	0	1	1	1	12
1	1	0	0	1	13
1	1	0	1	1	14
1	1	1	0	1	15
1	1	1	1	1	16

### ACQUISITION TIME vs. OUTPUT STEP CHANGE





**FIGURE 1** 




**FIGURE 2** 


**INPUT LEAKAGE, BIAS & OFFSET** 







### CURRENT vs. TEMPERATURE




### APPLYING THE HI-5901

### **GENERAL CONSIDERATIONS**

The HI-5901 was designed to provide a versatile front-end section for a data acquisition system. Both hardwired and computer-controlled systems may be implemented in a variety of configurations. The following general considerations and precautions should be observed.

1. HANDLING - Each digital input is protected by a resistor-diode network, to minimize failures due to static discharge through the MOS gate:



For additional protection, it is wise to observe all of the proper shipping and handling procedures customary for CMOS devices.

2. <u>POWER SUPPLY CONNECTIONS</u> – Each of the four active chips in the HI-5901 are bypassed to ground by internal .01  $\mu$  F capacitors. These eight nonpolarized capacitors prevent high frequency variations in the supply voltage.

To bypass lower frequencies, connect a polarized capacitor from the ground pin to each supply pin, with value from  $10\mu F$  to  $50\mu F$ .

### 3. LAYOUT

A. Distributed capacitance between signal paths external to the HI-5901 is a major source of crosstalk. Within the HI-5901, careful substrate design and packaging have ensured that "static" crosstalk will not exceed -80dB. ("Static") refers to the absence of channelto-channel switching. Thus, a maximum of 2mV p-p can feed into a selected channel, from 20V p-p applied to one or more OFF channels.)

When a multiplexer is continuously cycled from channel to channel, two other forms of crosstalk arise. These are dynamic crosstalk and adjacent\* channel crosstalk, which are both minimized along with static crosstalk by careful attention to circuit board layout. A strip of ground plane should separate conductors for adjacent channels on a printed circuit board. See Fig. 5. Make these traces (and the conductors) short, and as narrow as practical for maximum separation.

\*Adjacent in time – for example, channels 1 and 16 may occupy adjacent time slots during time – division multiplexing.





FIGURE 5 HI-5901 GUARD RING LAYOUT

B. The holding capacitor C<sub>H</sub> is the only essential external component required for operation of the HI-5901. The value selected determines droop rate, offset error and acquisition time according to curves shown in Fig. 3. Board layout should include a guard ring to prevent voltage-driven leakage at the capacitor terminal. See Fig. 5.

For minimum droop error in the HOLD mode, choose a capacitor with high insulation resistance and low dielectric absorption. Since type of dielectric is the best performance indicator for hold capacitor applications, consider these guidelines: Teflon is best (especially at high temperature) but the most expensive. In descending order of choice, polystyrene, polypropylene, and polycarbonate are all acceptable. Least acceptable are ceramic and mica, which can allow several percent of change in the held voltage due to dielectric absorption (vs. 01% for the other types).

### OFFSET ADJUSTMENT


The VREF LOW input (pin 15) is a convenient point for nulling any DC offset voltage in an HI-5901 system. This can be done with a simple manual trim:



#### **FIGURE 6**

With zero volts on the selected input channel, the HI-5901 output (T/H OUT) may be adjusted to zero. If the system includes an A to D converter, net DC offset may be nulled by adjusting the converter's digital output to zero. In either case, readjustment is required after a change in temperature or a change in the HI-5901 gain. The need for readjustment may be eliminated by using an auto-zero circuit as shown in Fig. 7.

The offset at V<sub>0</sub> is driven to zero by application of a voltage at V<sub>REF</sub> LOW, opposite in sign and with magnitude (G + 1) V<sub>0</sub>, where G is the digitally selected gain. This voltage is updated each time channel 16 is addressed. Since channel 16 is chosen for the zero (ground) reference input, the SN7420 decoder output is wired to go low only when channel 16 is addressed. The HA-2420 track/hold amplifier acquires a new sample of the offset at V<sub>0</sub> during this interval. This sample is of opposite sign to V<sub>0</sub> and approximately 100X (G + 1) in magnitude, due to the 10K/100 $\Omega$  attenuator. Storing 100X the actual correction value minimizes the percent droop error during hold. Finally, OFFSET TRIM is used to remove any residual offset at V<sub>0</sub>, introduced by the HA-2420.



**FIGURE 7** 

5 - 48

### TIMING AND CONTROL

The HI-5901 is intended to operate with a fast A to D converter such as HARRIS' 12 bit HI-5712. A single monostable (one-shot) multivibrator such as half of the dual SN74123 provides the necessary timing and control:

The pulse rate at  $\overline{\Omega}$  is equal to the conversion rate of the A to D converter, since the one-shot is driven by the converter's STATUS output. Polarity of the Q output is correct for initiating a conversion each time the HI-5901 returns to the HOLD mode. For maximum channel-to-channel throughput rate, the  $\overline{\Omega}$  pulse duration (determined by R and C) may be set equal to the HI-5901 acquisition time.




FIGURE 8



# HI-7541

### 12 Bit Multiplying Monolithic Digital-to-Analog Converter

FEATURES	DESCRIPTION					
• FULL FOUR QUADRANT MULTIPLICATION						
• .01% RELATIVE ACCURACY OVER TEMPERATURE	The Harris HI-7541 is a 12-Bit Monolithic Digital to Analog					
• LOW OUTPUT CAPACITANCE 100pF MAX	converter, offering full four quadrant multiplying capability. The chip features dielectrically isolated CMOS technology					
• TTL/CMOS COMPATIBLE	to assure fast settling time and freedom from latch-up. Inclu- ded are thin film ladder and applications resistors, laser trimmed					
MONOLITHIC CONSTRUCTION	for accuracy over the full operating temperature range.					
• VERY LOW OUTPUT LEAKAGE CURRENT ±100nA MAX	The HI-7541 is recommended as a high performance direct replacement for the AD7541 device. It operates on a single					
• LOW GAIN ERROR 0.1%	+15V supply and is available in an 18-pin ceramic package as well as in dice form. Screening to MIL-STD-883 method 5004 class B is available.					
APPLICATIONS						
PROGRAMMABLE GAIN AMPLIFIERS						
PROGRAMMABLE FUNCTION GENERATION						
PINOUT	FUNCTIONAL DIAGRAM					
Section 11 for Packaging						
TOP  OUT1   1   18   RFEEDBACK  OUT2   2   17   VREF IN GND   3   16   VDD+ (MSB) BIT 1   4   15   BIT 12 (LSB) BIT 2   5   HI-7541   14   BIT 11 BIT 3   6   13   BIT 10 BIT 4   7   12   BIT 9 BIT 5   8   11   BIT 8 BIT 6   9   10   BIT 7	VREF VR					

5

### SPECIFICATIONS

### ABSOLUTE MAXIMUM RATINGS (Referred to Ground)1

Power Supply Inputs VDD	+17V	Power Dissipation (Package) up to +	+75°C 450mW
Reference Inputs VREF (Hi)	±25V	Derate above +75°C by 6mW/°C.	
Digital Input Range Bits 1-12	Vnn to GND	Operating Temperature Range	
Digital Input Malige Dits 1-12		HI-7541SD/TD/SO	-55°C to +125°C
		HI-7541AD/BD	-25°C to +85°C
		HI-7541JN/KN/JO	0ºC to +75ºC
Output Voltage (Pins 1 and 2)	-100mV to Vnn	HI-7541SD/883 AND TD/883.	-55°C to +125°C
		Storage Temperature Range	-65°C to +150°C

ELECTRICAL CHARACTERISTICS (@25°C, VDD = +15V, VREF = +10V Unless otherwise noted)

		HI-75	41KN/B	D/TD	HI-7541	JN/AD/S	D/JO/SO	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS

INPUT CHARACTERISTICS

Digital Inputs	Bit ON = "Logic 1" Bit OFF = " Logic O"							
Input Voltage		1						
Logic 1, VAH		2.4			2.4			v
Logic 0, VAL				0.8			0.8	v
Input Current								
Logic 1	VIN≈15V			1			1	μA
Logic O	VIN=0V			-1			-1	μA
Reference Input								
Input Resistance		7	9	12	7	9	12	ΚΩ
Input Voltage		-10		+10	-10	1	+10	v

TRANSFER CHARACTERISTICS

Resolution	Over Full Temp. Range	12		12		Bits
Integral (2) Nonlinearity	@+25ºC Over Full Temp Range		±.01		±.02	%FSR
Differential (2) Nonlinearity	@ +25°C Over Full Temp Range		±.01		±.02	%FSR
Gain Error (2)	@ +25ºC Over Full Temp. Range		±0.1 ±0.15		±0.2 ±0.25	%FSR
Gain Tempco (2)(5)	Over Full Temp. Range		<u>±5</u>		±5	PPM/°C
Settling Time (2) (5) to +1/2 LSB			1		1	μs
PSRR (2)	14.5V≦VDD≦15.5V;25°C Over Full Temp. Range		±.01 ±.02		±.01 ±.02	%FSR/ %∆V <sub>DD</sub>

OUTPUT CHARACTERISTICS

Output (2)	VREF = ±10V @ +25°C		±50		±50	nA
Leakage Current	Over Full Temp. Range		±100		±100	nA
Capacitance (2) (5)			100		100	pF
Feed Through (2)(5)	V <sub>REF</sub> = 20 V <sub>pp</sub> @ 10kHz		±1		±1	mVpp

POWER REQUIREMENTS

VDD	( See Fig. 6, 8, & 9 )	+5	+15	+16	+5	+15	+16	v
I <sub>DD</sub> (3)				2			2	mA

### NOTES:

 Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.

### DEFINITIONS OF SPECIFICATIONS

### ACCURACY

INTEGRAL NONLINEARITY-Integral Nonlinearity of a D/A converter is an important measure of its accuracy. It describes the deviation from an ideal straight line drawn between zero (all bit OFF) and full scale (all bits ON).

DIFFERENTIAL NONLINEARITY-For a D/A converter, it is the difference between the actual output change and the ideal (1LSB) change for a one bit change in code. A Differential Nonlinearity of  $^{+1}$  LSB or less guarantees monotonicity; i.e., the output always increases and never decreases for an increasing input.

#### SETTLING TIME

Settling time is the time required for the output to settle to within the specified error band for any input code transition. It is usually specified for a full scale or major carry transition.

#### FEEDTHROUGH ERROR

Variation in  $V_{OUT}$  due to variation in  $V_{REF}$ , for the condition all bits OFF (zero output current).

- 2. See Definitions.
- 3. After 30 seconds warm-up.
- 4. Specification's subject to change without notice.
- 5. Guaranteed by design, not tested.

### GAIN

The gain is defined only when the MDAC is used with an output operational amplifier in which case it is VOUT/VREF.

### POWER SUPPLY REJECTION RATIO (PSRR)

Variation in VOUT due to variation in VDD expressed in %FSR/ % Vps.

### OUTPUT CAPACITANCE

Measured capacity from IOUT1 or IOUT2 terminals to ground.


### **OUTPUT LEAKAGE CURRENT**

Current leakage to ground from  $I_{OUT1}$  (all bits low) or  $I_{OUT2}$  (all bits high) with no connection to the span resistor (Pin 18).

### **OPERATING INSTRUCTIONS**

### BYPASSING AND GROUNDING

For best accuracy and high frequency performance the grounding and bypass scheme shown in Figure 1 should be used. Bypass capacitors should be connected close to the HI-7541 (preferably to the device pins) and should be tantalum in parallel with a smaller ceramic type for best high frequency noise rejection.



### UNIPOLAR BINARY OPERATION

For most applications the HI-7541 requires an output operational amplifier, since both  $I_{OUT1}$  and  $I_{OUT2}$  should remain at ground potential to avoid linearity errors. Figure 2 shows the

connections for unipolar straight binary operation. A schottky diode limits the negative excursions of voltage on  $I_{OUT}$ .




FIGURE 2

### CODE TABLE- UNIPOLAR OPERATION

				D	IGITA	L INPL	Л					NOMINAL ANALOG OUTPUT
1 1 1 0 0 0	1 0 0 1 0 0	1 0 1 0 0	1 0 1 0 0	1 0 1 0 0	1 0 0 1 0 0	1 0 0 1 0 0	1 0 0 1 0 0	1 0 0 1 0 0	1 0 1 0 0	1 0 1 0 0	1 1 0 1 1 0	-VREF (1 - 2-12) -VREF (1/2 + 2-12) -VREF/2 -VREF (1/2 -2-12) -VREF (1/2 -2-12) -VREF (2 -12) 0


### CODE TABLE - BIPOLAR (OFFSET) OPERATION

				NOMINAL ANALOG OUTPUT								
1 1 0 0 0	1 0 1 0 0	1 0 1 0 0	1 0 1 0	1 0 1 0 0	1 0 1 0 0	1 0 1 0 0	1 0 1 0	1 0 1 0 0	1 0 1 0	1 0 1 0 0	1 1 0 1 1 0	-VREF (1-2-11) -VREF (2-11) 0 VREF (2-11) VREF (1-2-11) VREF

### **BIPOLAR (4-QUADRANT) BINARY OPERATION**

Figure 3 shows the configuration for bipolar offset binary coded operation. The analog output will be the product of

VREF and the values given above.



**FIGURE 3** 

### **OFFSET AND GAIN CALIBRATION**

	UNIPOLAR CALIBRATION
Step 1:	Unipolar Zero Offset Adjustment
	<ul> <li>Turn all bits OFF (0000)</li> </ul>
	<ul> <li>Adjust offset trimpot on the output</li> </ul>
	operational amplifier to OV $\pm$ 1mV at VOUT
Step 2:	Unipolar Gain Adjustment
	<ul> <li>Turn all bits ON (1111)</li> </ul>
	<ul> <li>Adjust R<sub>1</sub> and R<sub>2</sub> for an output of</li> </ul>
	$V_{OUT} = -V_{REF} (1-2^{-12})$
	BIPOLAR CALIBRATION
Step 1:	Bipolar Offset Adjustment
	<ul> <li>Set VREF = +10V</li> </ul>
	<ul> <li>Turn MSB ON, all other bits OFF (100000</li> </ul>
	<ul> <li>Adjust R4 so that VOUT = 0V</li> </ul>
Step 2:	
Step 2:	<ul> <li>Adjust R4 so that VOUT = 0V</li> </ul>
Step 2:	<ul> <li>Adjust R4 so that VOUT = 0V</li> <li>Bipolar Gain Adjustment</li> </ul>


### SELECTING AN OPERATIONAL AMPLIFIER


The outputs IOUT1 and IOUT2 must remain very close to ground potential for the HI-7541 to maintain its accuracy. Because of this constraint, most applications require selection of a suitable output op-amp. Harris Analog Products Division offers a wide range of high performance op-amps which are well suited to a variety of applications.

### COMPENSATION

In the standard configurations of Figures 1 and 2 the output capacitance of the MDAC along with the feedback resistance introduces a pole in the open loop response of the system. This pole may cause undesirable phase shift leading to excessive ringing or even oscillation. The phase shift may be compensated by placing a capacitor in the feedback loop. Figure 3 shows this scheme. The compensation is exact for RoCo = RFB CFB. This is a special case, however, since both Ro and Co are dependent on the digital code for a CMOS MDAC.

A practical approach is to turn all bits of the MDAC ON while applying a square wave of appropriate magnitude to the reference input. Then select a feedback capacitor which gives approximately 20% of overshoot, which is equal to a 45° Phase Margin. This form of compensation reduces the overall bandwidth of the system, which is dependent on the op amp selected.





### **OP AMP PARAMETERS**

The addition of the output amplifier has a direct effect on many of the MDAC parameters, including bandwidth, settling time, accuracy and tempco. Settling time is difficult to measure for the HI-7541 since the current outputs have almost no voltage compliance. The output settling time of the MDAC-OP AMP system can be measured; and if the settling time of the Op Amp itself is known, that of the MDAC can be estimated by the Root-Sum of Squares method;

TMDAC $\sqrt{T^2}$  (MDAC + AMP) – T<sup>2</sup> AMP

The bandwidth of the MDAC itself can be approximated by modeling it as a voltage source ( $V_{ref}$ ) followed by a series resistance Ro) and capacitance (Co) as in figure 3. The half-power frequency then is;

$$f = 1$$
  
 $2\pi RoCo$ 

If  $R_0 = 10K\Omega$  and  $C_0 = 50pf$  then f = 318KHz. However, an output amplifier virtually eliminates  $C_0$  by maintaining zero volts across it, thus extending the DAC/amplifier bandwidth almost to that of the amplifier alone.

TABLE 1 HARRIS OP AMPS (TYPICAL AT  $T_A = +25$ °C)

Op Amp HA-	Full Power B. W.	Offset Voltage	Offset Voltage Drift	Bias Current	CFB* Compensation for 45º P.M.	Settling Time**
2600	75KHz	500µV	5µV/oC	1nA	20pf	1.5µs
2525	1.6MHz	5mV	30µV/ºC	125nA	12pf	200ns
5100	150KHz	500µV	5µV/ºC	20pA	18pf	1.7µs
5130	600KHz	100µV	1µV/ºC	1nA	30pf	11µs
5190	6.5MHz	3mV	20µV/ºC	5µA	2pf	70ns


\* For standard configuration such as Figure 3. Vref equals 1KHz 10V peak to peak square wave.

\*\* For the Op Amp alone. AVCL = -1, 10V step to 0.1%.

### OFFSET

The offset of the Op Amp can be adjusted to zero using either the op amp offset terminals or the scheme of Figure 4. A more important parameter is offset drift over temperature. For instance a 30 V/oC offset drift spec will lead to an error over a 75°C temperature span (0°C to +75°C) of almost 1 LSB for a 10V Full Scale output.






### **BIAS CURRENTS**

Bias currents can also introduce errors but there are many Op Amps on the market which require negligible bias current. Examples of these are the HA-2600 and HA-5100.

### **DIODE PROTECTION**

Some high speed Op Amps present a low impedance between the inverting input and the negative supply terminal during power up. In these instances a schottky diode should be placed as in Figure 4.

### PERFORMANCE CURVES





# HI-DAC 801

12-Bit High Speed Monolithic Digital-to-Analog Converter

### FEATURES

- DAC 80 CONFIGURATION
- MONOLITHIC CONSTRUCTION
- FAST SETTLING 260ns (TYP) TO 0.01%
- GUARANTEED MONOTONIC
   O°C TO 75°C
- WAFER LASER TRIMMED
- APPLICATION RESISTORS ON CHIP
- ACCEPTS 6.2V OR 10.24V REFERENCE
- DIELECTRIC ISOLATION (DI) PROCESSING

### **APPLICATIONS**

- HYBRID DAC 80 BY ADDING REFERENCE
- HIGH SPEED, SUCCESSIVE APPROXIMATION TYPE ADC'S
- HYBRID DATA ACQUISITION SYSTEMS


PAD CONFIGURATION/CHIP


### DESCRIPTION

The Harris HI-DAC 80I is a 12-bit, monolithic digital to analog converter. Available in dice form, it is suitable as a component in hybrid or compound monolithic circuits. The HI-DAC 80I is a current output device, and the addition of a precision voltage reference makes it the functional equivalent of the popular DAC 80CBI-I. Two versions are available-DAC 80I-A, laser trimmed to accept a +6.2V reference; and DAC 80I-B, laser trimmed to accept a +10.24V reference. Both versions are guaranteed monotonic over the 0°C to 75°C temperature range. Digital input code may be complementary binary, complementary offset binary, or complementary two's complement binary logic.

Fast output current settling of 260ns is achieved using Dielectric Isolation (DI) processing to reduce internal parasitics. The speed of the HI-DAC 80I combined with its guaranteed monotonicity and maximum 1/2 LSB linearity error (@+25°C) make it an ideal choice for high speed successive approximation analog-to-digital converters. Laser trimmed application resistors are provided on-chip for use with an external output amplifier. They allow bipolar operation as well as +5V, +10V and +20V output ranges.

### FUNCTIONAL DIAGRAM





\* A Summing Junction (normally an inverting input) is formed at the control amplifier's noninverting input, since the amplifier's feedback is inverted by an external transistor.

### **SPECIFICATIONS**

ABSOLUTE MAXIMUM RATINGS (Referred to Ground) (Note 1).

Power Supply Inputs	V <sub>ps+</sub> Vps-	+18V -18V	Operating Temperature Range	-55°C to +125°C
Reference Inputs Digital Inputs	VREF (Hi) Bits 1-12	+V <sub>ps</sub> 0V T0 +10V	Storage Temperature Range	-65ºC to +150ºC

ELECTRICAL CHARACTERISTICS (@ +25°C,Vps+ = +15V, Vps- = -15V, VREF = 6.2V, (Note 5) Unless otherwise noted)

				AC 801	
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Digital Inputs					
(TTL Compatible)					
Input Voltage	Bit ON = "Logic O"				
Logic "1"	Bit OFF = "Logic 1"	2.0			V
Logic "O" Input Current				0.8	V
Logic "1"				10	μA
Logic "O"	Guaranteed, not tested			-100	μΑ
		1			
Reference Inputs (Note 2) Input Voltage					
HI-DAC 801-A			6.2		l v
HI-DAC 801-A		}	10.24		v
Input Resistance		1			
HI-DAC 801-A			12.4K		Ω
HI-DAC 80I-B			20K		Ω
TRANSFER CHARACTERISTICS					
Resolution				12	Bits
Linearity (Note 2)		<u> </u>			
Linearity (Note 2) Integral		}		<u>+1/2</u>	LSB
Differential				±1/2	LSB
Monotonicity	0°C to +75°C GUARA	I NTEEN			
	0°C 10 +75°C BOARA				
Offset (Note 5)	All bits OFF				
Unipolar			0.005	0.01	% FSI
Bipolar				0.1	% FS
Gain Error	All bits OFF		0.05	0.1	% FS
Temperature Stability					
Offset Drift (Note 2)	All bits OFF				
Unipolar			0.2		ppm
Bipolar			2		FSR/9
Differential Nonlinearity (Note 2)			0.5		
Gain Drift (Note 2)	All bits ON		2		
Settling Time (Note 2), + 1/2 LSB	All bits ON to OFF or				
5 (	OFF to ON	1	260	400	ns

### SPECIFICATIONS (Continued)

PARAMETER	CONDITION	HI-DAC 80I			
		MIN	TYP	MAX	UNITS
Power Supply Sensitivity (Note 2) Offset Unipolar +Vps Vps Bipolar +Vps Vps Gain	$-V_{ps} = -15V$ $+V_{ps} = +15V$ $-V_{ps} = -15V$ $+V_{ps} = +15V$			0.05 0.05 0.05 0.05 0.05	% FSR/ %∆V <sub>ps</sub>
+V <sub>ps</sub> -V <sub>ps</sub>	-V <sub>ps</sub> = -15V +V <sub>ps</sub> = +15V			10 10	

#### **OUTPUT CHARACTERISTICS**

Output Current Unipolar Bipolar		1.6 ±0.8	2 ± 1	2.4 ± 1.2	mA mA
Output Resistance	Not including	1.6	2	2.4	КΩ
Output Capacitance	Feedback Resistor			10	pF
Compliance Limit (Note 2)		-3		+10	
Glitch (Note 2)	1		1600	}	mV-ns

### POWER SUPPLY REQUIREMENTS

NOTES:

1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.

2. See Definitions.

3. FSR is "full scale range" and is 2mA ( $\pm 20\%$ ) for current output.

4. After 30 seconds warm-up.

5. Parameters may vary according to die bonding scheme used. See recommended bonding diagram.

### DEFINITIONS OF SPECIFICATIONS

### DIGITAL INPUTS

The HI-DAC 801 accepts digital input codes in complementary binary, complementary offset binary, and complementary two's complement binary.

	ANALOG OUTPUT				
DIGITAL INPUT	Complementary Binary	Complementary Offset Binary	Complementary Two's Complement*		
MSB LSB 000000 100000 111111 011111	+Full Scale Mid Scale-1LSB Zero +½ Full Scale	+Full Scale -1LSB -Full Scale Zero	-LSB +Full Scale Zero -Full Scale		
*Invert MSB with external inverter to obtain CTC Coding					

### ACCURACY

NONLINEARITY – Nonlinearity of a D/A converter is an important measure of its accuracy. It describes the deviation from an ideal straight line drawn between zero (all bits OFF) and full scale (all bits ON).

DIFFERENTIAL NONLINEARITY – For a D/A converter, it is the difference between the actual output voltage change and the ideal (1 LSB) voltage change for a one bit change in code. A Differential Nonlinearity of  $\pm 1$  LSB or less guarantees monotonicity; i.e., the output always increases and never decreases for an increasing input.

### SETTLING TIME

Settling time is the time required for the output to settle to within the specified error band for any input code transition. It is usually specified for a full scale or major carry transition.

#### DRIFT

GAIN DRIFT - The change in full scale analog output over the specified temperature range expressed in parts per million of full scale range per °C (ppm of FSR/°C). Gain error is measured with respect to +25°C at high (T<sub>H</sub>) and low (T<sub>L</sub>) temperatures. Gain drift is calculated for both high (T<sub>H</sub> -25°C) and low ranges (+25°C - T<sub>L</sub>) by dividing the gain error by the respective change in temperature. The specification is the larger of the two representing worst case drift.

OFFSET DRIFT - The change in analog output with all bits OFF over the specified temperature range expressed in parts per million of full scale range per <sup>Q</sup>C (ppm of FSR/<sup>Q</sup>C). Offset error is measured with respect to +25<sup>Q</sup>C at high (T<sub>H</sub>) and low (T<sub>L</sub>) temperatures. Offset Drift is calculated for both high (T<sub>H</sub>-25<sup>Q</sup>C) and low (+25<sup>Q</sup>C -T<sub>L</sub>) ranges by dividing the offset error by the respective change in temperature. The specification given is the larger of the two, representing worst-case drift.

### POWER SUPPLY SENSITIVITY

Power Supply Sensitivity is a measure of the change in gain and offset of the D/A converter resulting from a change in -15V, or +15V supplies. It is specified under DC conditions and expressed as parts per million of fullscale range per percent of change in power supply (ppm of FSR/%).

### COMPLIANCE

Compliance voltage is the maximum output voltage range that can be tolerated and still maintain its specified accuracy. Compliance limit implies functional operation only and makes no claims to accuracy.


#### GLITCH

A glitch on the output of a D/A converter is a transient spike resulting from unequal internal ON-OFF switching times. Worst case glitches usually occur at half-scale or the major carry code transition from 011...1 to 100...0 or vice versa. For example, if turn ON is greater than turn OFF for 011...1 to 100...0, an intermediate state of 000...0 exists, such that, the output momentarily glitches toward zero output. Matched switching times and fast switching will reduce glitches considerably.

### **OPERATING INSTRUCTIONS**

### BONDING AND GROUNDING


In order to ensure proper operation of the HI-DAC 801, care must be taken to bond it correctly. Primary in these considerations is the selection of a grounding scheme. The best approach is to distinguish between a general power ground and a reference, or precision ground. Figure 1 shows the recommended connections in a system using an operational amplifier (such as the Harris HA-2600) to achieve voltage output. Notice that a ground plane extends along the chip, and all currents on the device flow through this plane. Any errors which arise along this plane are most significant at the MSB end. It is best then to choose this end as the reference point for the output. The opposite, or LSB end of the plane, is bonded to the general system or power ground. Varying currents through this point will give rise to voltages above those defined as reference; however, the only current flowing into precision ground is the constant current drawn by the reference plus the negligible bias current of the op-amp. Remember that the magnitude of the reference current changes when switching from unipolar to bipolar operation and requires readjustment of offset and gain. The finite resistance of the bond wires themselves introduce an error at both ends of the ground plane, and this effect is reduced by double bonding of the ground pads. For effective bypassing tie the bypass capacitors close to the pads of the chip.



### OFFSET GAIN ADJUSTMENT

The offset and gain of the HI-DAC 80I may be externally adjusted via potentiometers. With the device mounted in a suitable package

(see Packaging the HI-DAC 801) connect the potentiometers as indicated in Figure 2.



	OUTPUT RANGE	CONNECTIONS	BIAS RESISTOR (R <sub>B</sub> )
UNIPOLAR MODE	0 TO +10V 0 TO +5V	В ТО Е ; В ТО Е ; А ТО С	1.43KΩ 1.11KΩ
BIPOLAR MODE	±10V ±5V 2.5V	F TO G ; H TO I ; A TO E F TO G ; H TO I ; B TO E F TO G ; H TO I ; B TO E A TO C	1.31Κ Ω 1.16ΚΩ .94ΚΩ

FIGURE 2. OFFSET GAIN ADJUSTMENT

### UNIPOLAR CALIBRATION

### **BIPOLAR CALIBRATION**

Step 1:	Unipolar Offset	Step 1:	Bipolar Offset
	Turn all bits OFF		Turn all bits OFF
	Adjust R1 for zero volts output		Adjust R1 for an output of:
Step 2:	Gain		-10V for ±10V Range
	Turn all Bits ON		-5V for ±5V Range
	Adjust R2 for an output of FS-1 LSB		-2.5V for ±2.5V Range
	That is, adjust for:	Step 2:	Gain
	9.9976V for 0V to +10V Range		Turn Bit 1 (MSB) ON; all other bits OFF
	4.9988V for OV to +5V Range		Adjust R2 for zero volts output



# HA-5320

ADVANCE

High Speed Precision Monolithic Sample and Hold Amplifier

FEATURES	DESCRIPTION
<ul> <li>ACQUISITION TIME 1.5µs (0.01%)</li> <li>DROOP RATE 0.1µV/µs (25°C) 100µV/µs (FULL TEMP)</li> <li>APERTURE TIME 25ns</li> <li>PEDESTAL ERROR 2.5 mV (ADJUSTABLE TO ZERO)</li> <li>INTERNAL HOLD CAPACITOR</li> <li>FULLY DIFFERENTIAL INPUT</li> <li>TTL COMPATIBLE</li> </ul> APPLICATIONS PRECISION DATA ACQUISITION SYSTEMS <ul> <li>D/A CONVERTER DEGLITCHING</li> <li>AUTO-ZERO CIRCUITS</li> <li>PEAK DETECTORS</li> </ul>	The HA-5320 was designed for use in data acquisition systems whose sample-and-hold acquisition time is the primary speed limiting specification. The circuit consists of an input transconductance amplifier capable of providing large amounts of charging current, a low leakage analog switch, and an output integrating amplifier. The analog switch sees virtual ground as its load; therefore, charge injection on the hold capacitor is constant over the entire input/output voltage range. The pedestal voltage resulting from this charge injection can be adjusted to zero by use of the offset adjust inputs. The device includes a hold capacitor. However, if improved droop rate is required at the expense of acquisition time, additional hold capacitance may be added externally. This monlithic device is manufactured using the Harris dielectric isolation process, minimizing stray capacitance and eliminating SCR's. This allows higher speed and latch-free operation. The HA-5320 requires ±15V, and is available in a ceramic or plastic 14-pin DIP.
PINOUT	FUNCTIONAL DIAGRAM
TOP VIEW -INPUT 1 14 S/H CONTROL +INPUT 2 13 SUPPLY GND OFFSET ADJ. 3 12 N.C. OFFSET ADJ. 4 11 EXTERNAL HOLD CAPACITOR V- 5 10 N.C. REF GND 6 9 V+ OUTPUT 7 8 INTEGRATOR COMPENSATION	OFFSET ADJUST +INPUT +INPUT S/H CONTROL U GND SUPPLY V- GND SUPPLY V- GND CAPACITOR

# HI-565A

### High Speed Monolithic Digital to Analog Converter with Reference

FEATURES	DESCRIPTION	
<ul> <li>DAC AND REFERENCE ON A SINGLE CHIP</li> <li>VERY HIGH SPEED: SETTLES TO 1/2 LSB IN 350ns TYP</li> </ul>	The HI-565A is a fast, 12 bit digital to analog converter with a precision voltage reference on a single chip.	
FULL SCALE SWITCHING TIME 30ns (TYP) <ul> <li>MONOTONICITY GUARANTEED OVER TEMPERATURE</li> </ul>	Twelve high speed bipolar switches route the current from each bit cell either to ground or to the laser trimmed thinfilm R-2R ladder network, depending on the logic level of the bit input.	
<ul> <li>1/2 LSB MAX NONLINEARITY GUARANTEED OVER TEMPERATURE</li> <li>LOW GAIN DRIFT (MAX, 15ppm/°C</li> </ul>	The Harris dielectric isolation process is used to fabricate the HI-565A, providing minimal stray capacitance and latch-free operation. The chips are laser tirmmed at the wafer level to a	
LOW GAIN DRIFT (MAX, 15ppm/9C DAC PLUS REFERENCE)     LOW POWER DISSIPATION, MAX. 345mW	maximum linearity error of $1/4$ LSB at $+25^{\circ}$ C, making the HI-565A an ideal choice when both high speed and high accuracy are essential.	
APPLICATIONS	The low noise, highly stable reference voltage is brought out to a package pin, and may be used elsewhere in the system. Laser trimming sets the absolute value and temperature coefficient of the reference. The HI-565A is thus well suited for a wide temperature range with a maximum linearity error of 1/2 LSB. The HI-565A is available in both commercial and military temperature grades, and is packaged in a ceramic 24 pin DIP. Power requirement is +5V, -15V.	
<ul> <li>CRT DISPLAYS</li> <li>HIGH SPEED A/D CONVERTERS</li> <li>VIDEO SIGNAL RECONSTRUCTION</li> <li>WAVEFORM SYNTHESIS</li> </ul>		
PINOUT	FUNCTIONAL DIAGRAM	
NC       1       24       BI(MSB) IN         NC       2       23       B2 IN         V+       3       22       B3 IN         REF OUT (+10V)       4       21       B4 IN         VREF (L0 IN)       5       20       B6 IN         VREF (HI IN)       6       19       B6 IN         V-       7       18       B7 IN         BIPOLAR IN       8       17       B8 IN         IDAC OUT       9       16       B9 IN         10V SPAN R       10       15       B10 IN         20V SPAN R       11       14       B11 IN         POWER GND       12       13       B12 (LSB) IN	REF OUT VCC 4 4 10,0	

ADVANCE

5

# HI-574A

### Fast, Complete 12-Bit ADVANCE Analog to Digital Converter with Microprocessor Interface

FEATURES	DESCRIPTION	
AD574A SECOND SOURCE	The Harris HI-574A is a complete 12-bit analog-to-digital converter.	
LOW POWER 360mW	Successive approximation conversion is performed by two monolithic	
<ul> <li>COMPLETE 12-BIT A/D CONVERTER WITH REFER- ENCE AND CLOCK</li> </ul>	chips housed in a 28-pin dual-in-line package. This compound mono- lithic circuit combines Harris' CMOS and Bipolar processes.	
• FULL 8 OR 16-BIT $\mu$ P INTERFACE	Designed as a direct replacement for the AD574A, the device offers full microprocessor compatibility by both 8 and 16-bit systems via "Three State" output buffer circuitry. Wafer level laser trimming techniques provide close match of ladder resistors, ensuring high	
• FAST SUCCESSIVE APPROXIMATION CONVERSION 25 µs		
<ul> <li>COMPOUND MONOLITHIC CONSTRUCTION</li> </ul>	accuracy plus a guarantee of no missing codes over temperature.	
• NO MISSING CODES OVER TEMPERATURE	Included in the A/D converter are a 12-bit, high performance digital- to-analog converter, a very stable voltage reference, and an accurate	
• LOW GAIN T.C. 10ppm/°C	comparator.	
• LOW COST	In systems where power consumption must be minimized, Harris	
	offers a significant improvement over other manufacturers units. The HI-574A dissipates typically 400mW.	
APPLICATIONS		
HIGH PERFORMANCE DATA ACQUISITION SYSTEMS	The HI-574A is available in versions which have guaranteed perfor- mance over both military and commercial temperature ranges. Screening to MIL-STD-883A, Class B is also available.	
PRECISION INSTRUMENTATION		
MILITARY AND INDUSTRIAL SYSTEMS		
PINOUT	FUNCTIONAL DIAGRAM	
TOP VIEW         STATUS, STS         OPTION OF STATUS, STATUS, STS         OPTION OF STATUS, STS         OPTION OF STATUS, STS         OPTION OF STATUS, STS         OPTION OF STATUS, STS         OPTION OF STATUS, STATUS, STS         OPTION OF STATUS, STATUS, STATUS, STS         OPTION OF STATUS, STAT	BIT OUTPUTS       12/8 ES AQ R/C CE       NSD A A A DUTPUT 22728 2524 2212 1210 19 16 17 16       Y A A A DUTPUT 22728 2524 2212 1210 19 16 17 16       Y A A A DUTPUT 22728 2524 2212 1210 19 16 17 16       OUTPUT BUFFER       OUTPUT 2728 2524 2212 1210 19 16 17 16       OUTPUT BUFFER       STARTY       SUMMENT       CLOCK       APROXIMATION       RESET       OUTPUT BUFFER       ANALOG CLOCK       ARALOG BUFFER       OUTPUT BUFFER       SUMMENT       CLOCK       ANALOG CLOCK       ANALOG CLOCK       OUTPUT BUFFER       ANALOG CLOCK       OUTPUT BUFFER       ANALOG CONVENT       DUTOTO       DUTOTO       DUTOTO       DUTOTO       OUTOTO </td	

5-64

# HI-5660

## ADVANCE High Speed Monolithic Digital-to-Analog Converter

FEATURES	DESCRIPTION	
<ul> <li>VERY HIGH SPEED: SETTLES TO 1/2 LSB IN 350ns FULL SCALE SWITCHING TIME 30ns</li> <li>MONOTONICITY GUARANTEED OVER TEMPERATURE</li> <li>1/2 LSB MAX NONLINEARITY GUARANTEED OVER TEMPERATURE</li> <li>LOW GAIN DRIFT 10ppm/°C</li> <li>LOW POWER DISSIPATION 230mW</li> <li>LOW COST</li> <li>LOW PSF 1ppm/%PS</li> <li>APPLICATIONS</li> <li>CRT DISPLAYS</li> <li>HIGH SPEED A/D CONVERTERS</li> <li>VIDEO SIGNAL RECONSTRUCTION</li> <li>WAVEFORM SYNTHESIS</li> </ul>	<ul> <li>DESCRIPTION</li> <li>The H1-5660 12-bit digital-to-analog converter is a similar second source to the AD566, yet offers improved power dissipation performance.</li> <li>Twelve high speed bipolar switches route the current from each bit cell either to ground or to the laser trimmed thin film R-2R ladder network, depending on the logic level of the bit input.</li> <li>The Harris dielectric isolation process is used to fabricate the H1-5660, providing minimal stray capacitance and latch-free operation. The chips are trimmed at the wafer level to a maximum linearity error of 1/4 LSB at 25°C, making the H1-5660 an ideal choice when both high speed and high accuracy are essential.</li> <li>For a +10V reference, Harris recommends using the HA-1610. This highly stable precision reference is laser trimmed to an absolute accuracy of ± 0.05% and a temperature coefficient of ± 3ppm/°C. For designs where an external reference is impractical, the H1-565A DAC is recommended.</li> <li>The H1-5660 is available in both commercial and military temperature grades, and is packaged in a ceramic 24 pin DIP. Power requirement is +5V, -15V.</li> </ul>	
PINOUT	FUNCTIONAL DIAGRAM	
TOP VIEW 24 LEAD DIP           Vps+         1         24         BIT 1 (MSB) IN           N. C.         2         23         BIT 2 IN           ANALOG GND         3         22         BIT 3 IN           AMP SUMMING         4         21         BIT 4 IN           JUNCTION         4         21         BIT 5 IN           VREF (HI IN)         5         20         BIT 5 IN           Vps-         6         19         BIT 6 IN           BIPOLAR R IN         7         18         BIT 7 IN           N.C.         8         17         BIT 8 IN           IDAC OUT         9         16         BIT 9 IN           10V SPAN R         10         15         BIT 10 IN           20V SPAN R         11         14         BIT 11 IN           DIGITAL GND         12         13         BIT 12 (LSB) IN	$V_{pt}^{+}$ $V_{$	

# HI-5680 12 Bit Low Cost Monolithic Digital-to-Analog Converter


### FEATURES

- DAC 80 ALTERNATE SOURCE
- MONOLITHIC CONSTRUCTION (SINGLE CHIP)
- FAST SETTLING
- GUARANTEED MONOTONIC
   0°C TO 75°C
- WAFER LASER TRIMMED
- APPLICATIONS RESISTORS ON-CHIP
- ON-BOARD REFERENCE
- DIELECTRIC ISOLATION (DI) PROCESSING
- ±12V POWER SUPPLY OPERATION

### APPLICATIONS

- HIGH SPEED A/D CONVERTERS
- PRECISION INSTRUMENTATION
- CRT DISPLAY GENERATION

### PINOUT



### DESCRIPTION


The HI-5680 is a monolithic direct replacement for the popular DAC 80 12-bit digital to analog converter. Single chip construction makes the HI-5680 the optimum choice for low cost, high reliability applications. Additionally, Harris' unique Dielectric Isolation (DI) processing reduces internal parasitics resulting in fast switching time and minimum glitch. Wafer-level laser trimming of ladder and span resistors ensures high accuracy and exceptional tracking over temperature.

The HI-5680 is available in both current and voltage output models which are guaranteed over the 0°C to 75°C temperature range.

MODEL	INPUT Code	OUTPUT MODE
HI-5680 V	Complementary Binary	Voltage
HI-5680 I	Complementary Binary	Current


All models include a buried zener reference featuring low temperature coefficient. In addition, the voltage output models include an on-board output amplifier.

Power requirements consist of a +5V logic supply and  $\pm$ Vs which has a range of  $\pm$ (11.4V to 16.5V). The package is a 24 pin DIP.











4

ADVANCE

# HI-5685

High Performance Monolithic 12 Bit Digital-to-Analog Converter


### FEATURES

- DAC 85 SECOND SOURCE
- MONOLITHIC CONSTRUCTION (SINGLE CHIP)
- FAST SETTLING
- GUARANTEED MONOTONIC -25°C TO +85°C
- WAFER LASER TRIMMED
- APPLICATIONS RESISTORS ON-CHIP
- ON-BOARD REFERENCE
- DIELECTRIC ISOLATION (DI) PROCESSING
- ±12V POWER SUPPLY OPERATION

### **APPLICATIONS**

- HIGH SPEED A/D CONVERTERS
- PRECISION INSTRUMENTATION
- CRT DISPLAY GENERATION

### PINOUT



### DESCRIPTION


The HI-5685 is a monolithic direct replacement for the popular DAC 85 12-bit digital to analog converter. Single chip construction makes the HI-5685 the optimum choice for low cost, high reliability applications. Additionally, Harris' unique Dielectric Isolation (DI) processing reduces internal parasitics resulting in fast switching time and minimum glitch. Wafer-level laser trimming of ladder and span resistors ensures high accuracy and exceptional tracking over temperature.

The HI-5685 is available in both current and voltage output models which are guaranteed over the specified temperature range.

MODEL	INPUT Code	OUTPUT MODE	TEMPERA- TURE RANGE
HI-5685 V HI-5685 I HI-5685 V HI-5685 I	Complementary Binary Complementary Binary Complementary Binary Complementary Binary	Voltage Current Voltage Current	-25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C


All models include a buried zener reference featuring low temperature coefficient. In addition, the voltage output models include an on-board output amplifier.

Power requirements consist of a +5V logic supply and  $\pm$ Vs which has a range of  $\pm$ (11.4V to 16.5V). The package is a 24 pin DIP.









HI-5685 I

### HI-5687 Wide Temperature Range Monolithic 12 Bit Digital-to-Analog Converter


### FEATURES

- DAC 87 SECOND SOURCE
- MONOLITHIC CONSTRUCTION (SINGLE CHIP)
- FAST SETTLING
- GUARANTEED SPECIFICATIONS -55°C to 125°C
- WAFER LASER TRIMMED
- APPLICATIONS RESISTORS ON-CHIP
- ON-BOARD REFERENCE
- DIELECTRIC ISOLATION (DI) PROCESSING
- ±12V POWER SUPPLY OPERATION

### **APPLICATIONS**

- HIGH SPEED A/D CONVERTERS
- PRECISION INSTRUMENTATION
- CRT DISPLAY GENERATION

### PINOUT



### DESCRIPTION


The HI-5687 is a monolithic direct replacement for the popular DAC 87 12-bit digital to analog converter. Single chip construction makes the HI-5687 the optimum choice for low cost, high reliability applications. Additionally, Harris' unique Dielectric Isolation (DI) processing reduces internal parasitics resulting in fast switching time and minimum glitch. Wafer-level laser trimming of ladder and span resistors ensures high accuracy and exceptional tracking over temperature.

The HI-5687 is available in both current and voltage output models which are 100% tested over the -55°C to +125°C temperature range.

MODEL	INPUT CODE	OUTPUT MODE
HI-5687 V HI-5687 I	Complementary Binary Complementary Binary	Voltage Current


All models include a buried zener reference featuring low temperature coefficient. In addition, the voltage output models include an on-board output amplifier.

Power requirements consist of a +5V logic supply and  $\pm$ Vs which has a range of  $\pm$ (11.4V to 16.5V). The package is a 24 pin DIP.



HI-5687 V

FUNCTIONAL DIAGRAM CURRENT OUTPUT



HI-5687 I


HI-DAC16B/C

### 16-Bit D to A Converter

#### FEATURES DESCRIPTION The HARRIS HI-DAC16 is a 16-bit, current output D/A converter. 16 BIT RESOLUTION Single chip construction includes thin-film application resistors MONOLITHIC DI BIPOLAR CONSTRUCTION for use with an external op amp. These permit standard output voltage ranges of 0 to +5V, 0 to +10V, $\pm 2.5V$ , $\pm 5V$ and $\pm 10V$ . FAST SETTLING TIME 1 µs TO .003%FS LOW DIFF, NONLIN, DRIFT ±0.3ppm/0C Reference and span resistors have adjacent placement on the chip for optimum match and thermal tracking. Futhermore, this layout LOW GAIN DRIFT ± 1ppm/°C feature helps minimize the superposition error caused by self-ON-CHIP SPAN & OFFSET RESISTORS heating of the span resistor, reducing it to less than 1/10LSB. TTL/5V-CMOS COMPATIBLE This and other design innovations have produced exceptionally stable operation over temperature. Typical temperature coefficients LOW UNIPOLAR OFFSET <1/2LSB@ +25°C are ± 1ppm/°C for gain error and 0.3ppm/°C for differential non-LOW UNIPOLAR OFFSET T.C. ±0.2ppm/0C linearity error. EXCELLENT STABILITY The internal architecture is an extension of the earlier HI-562 with several major improvements. All code dependent ground currents are steered to a separate non-critical path, namely, power **APPLICATIONS** supply ground. This feature allows the precision ground of the converter to be sensed with virtually zero voltage drop referred to HIGH RESOLUTION CONTROL SYSTEMS system ground. The result is the complete elimination of nonlinearities due to code dependent ground currents while yielding an HIGH FIDELITY AUDIO RECONSTRUCTION extremely low unipolar offset of less than 1/2LSB. Because of this separation, the user may route the precision ground some distance PRECISION FUNCTION GENERATION to the system ground without degrading converter accuracy. AND INSTRUMENTATION The HARRIS HI-DAC16 delivers a stable, accurate output without sacrifice in speed. Settling time to within ±0.003% is one PINOUT microsecond. Overall performance of this monolithic device should be attractive for applications such as high fidelity audio and highresolution control systems, TOP VIEW Typical power requirement is 450 MW, from the +15V and -15V supplies combined. The package is a 40 pin ceramic DIP. Two -Vps P.S. GND 40 accuracy grades are offered. +VPS CONTROL AMP, -IN 2 39 BIT 1 (MSB) CONTROL AMP, +IN 3 38 10V SPAN R BIT 2 4 37 **BIPOLAR O/S** BIT 3 5 36 IOUT . 6 BIT 4 35 7 N.C. 34 BIT 5 N.C. 8 33 BIT 6 20V SPAN R 9 32 BIT 7 N.C. 10 BIT 8 31 VREF IN. 11 30 BIT 9 ANALOG GND 12 29 - BIT 10 N.C. -13 28 BIT 11 N.C. -14 27 BIT 12 N.C. -15 26 BIT 13 N.C. -16 25 BIT 14 GND TERM 17 24 **BIT 15 ±5V TERM R** 18 23 BIT 16 (LSB) ±10V TERM R 19 22 N.C. N.C. 20 21 N.C. à

5

FUNCTIONAL DIAGRAM



### Communications

# лл

		PAGE
HC-55516 HC-5502 HC-5510/HC-5511 HC-5512/12A	All Digital Continuously Variable Slope Delta Modulator (CVSD) SLIC-LC Subscriber Line Interface Circuit Monolithic CODECs PCM Monolithic Filter	6-2 6-7 6-12 6-21
Advance HC-5531	Automatic Line Balance Network	6-28
Preliminary		
HV-1000/1005/ 1010	Induction Motor Energy Saver	6-30

### ABSOLUTE MAXIMUM RATINGS

As with all semiconductors, stresses listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Characteristics" are the only conditions recommended for satisfactory operation.



# HC-55516

# All-Digital Continuously Variable Slope Delta Modulator (CVSD)

# FEATURES

- REQUIRES FEWER EXTERNAL PARTS
- LOW POWER DRAIN: 6mW FROM SINGLE 5V-7V
   SUPPLY
- TIME CONSTANTS DETERMINED BY CLOCK FREQUENCY; NO CALIBRATION OR DRIFT PROBLEMS; AUTOMATIC OFFSET ADJUST-MENT
- HALF DUPLEX OPERATION BY DIGITAL CONTROL
- FILTER RESET BY DIGITAL CONTROL
- AUTOMATIC OVERLOAD RECOVERY
- AUTOMATIC "QUIET" PATTERN GENERATION
- AGC CONTROL SIGNAL AVAILABLE

#### APPLICATIONS


- VOICE TRANSMISSION OVER DATA CHANNELS
- VOICE ENCRYPTION/SCRAMBLING
- VOICE I/O FOR DIGITAL SYSTEMS
   AND SPEECH SYNTHESIS
- AUDIO MANIPULATIONS: DELAY LINES, TIME COMPRESSION, ECHO GENERATION/ SUPPRESSION, SPECIAL EFFECTS, ETC.

The HC-55516 is a half duplex modulator/demodulator CMOS integrated circuit used to convert voice signals into serial NRZ digital data, and to reconvert that data into voice. The conversion is by delta modulation, using the continuously variable slope (CVSD) method of companding.


While signals are compatible with other CVSD circuits, internal design is unique. The analog loop filters have been replaced by digital filters, using very low power, and requiring no external timing components. This approach allows inclusion of many desirable features which would be difficult to implement using other approaches.

The HC-55516 has internal time constants optimized for a 16K bits/sec data rate and is usable from 9K bits/sec to above 64K bits/sec. The unit is available in 14 pin DIP (HC1) packages in two temperature ranges:  $-55^{\circ}$ C to  $+125^{\circ}$ C (-2 or -8), and  $-40^{\circ}$ C to  $+85^{\circ}$ C (-9). It is also available in chip form.

#### PINOUT



# FUNCTIONAL DIAGRAM



PIN # 14-LEAD D.I.P.	SYMBOL	ACTIVE* LEVEL	DESCRIPTION
1	V <sub>DD</sub>		Positive supply voltage.
2	Sig. Gnd.		Ground connection to D/A ladders and comparator; i.e. audio ground.
3	Aud. Out		Recovered audio out. May be used as side tone at the transmitter. Presents approximately 100 kilohm source. Zero signal reference is $V_{DD}/2$ .
4	AGC		A logic "Low" level will appear at this output when the recovered signal excursion reaches one-half of full scale value.
5	Aud. In		Audio input. Should be externally AC coupled. Presents approximately 100 kilohms in series with $V_{DD}/2$ .
6,7			No internal connection is made to these pins.
8	Gnd.		Logic ground. Negative supply voltage.
9	Clock		Receiver clock must be phased with digital input such that data must be present at the positive clock trans- ition.
10	Encode (Decode)	Low (High)	A single CVSD can provide half-duplex operation. The encode and decode functions are selected by the logic level applied to this input. A low level se- lects the encode mode, a high level, the decode mode.
11	АРТ.	Low	Activating this input causes an "alternate plain text" (quieting pattern) to be transmitted without affecting the internal operation of the CVSD.
12	Dig. In		Input for the received digital data.
13	FZ	Low	Activating this input forces the transmitted output, the internal logic, and the recovered audio output into the "quieting" condition.
14	Dig. Out		Output for transmitted digital data.

\*Note: No active input should be left in a "floating condition".

#### ABSOLUTE MAXIMUM RATINGS

Voltage At Any Pin Maximum V <sub>DD</sub> Voltage	-3.0V to V <sub>DD</sub> +0.3V +7.0V	Operating Temperature (-9) (-2) (-8)	-40°C to +85°C -55°C to +125°C -55°C to +125°C
Operating VDD Range	+5.0V to +7.0V	Storage Temperature	-65°C to +150°C

## ELECTRICAL CHARACTERISTICS @ TA = 25°C

Test Conditions VDD = 6.0V, Bit Rate = 16Kb/s

PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
Clock Bit Rate		16/32	64	Kb/s	(1)
Clock Duty Cycle	30		70	%	
Supply Voltage	+5.0		+7.0	v	
Supply Current		1.0		mA	
Digital "1" Input		4.5		v	(2)
Digital "O" Input		1.5		V	(2)
Digital "1" Output		5.5		V	(3)
Digital "O" Output		0.5		V	(3)
Audio Input Voltage		0.5	1.4	Vrms	(4)
Audio Output Voltage		0.5	1.4	Vrms	(5)
Audio Input Impedance		100		KΩ	(6)
Audio Output Impedance		100		KΩ	(7)
Transfer Gain	-0.5		+0.5	dB	(8)
Syllabic Time Constant		4.0		mS	(9)
L.P. Filter Time Constant (55516)		0.94		mS	(9)
Step Size Ratio (55516)		24		dB	(10)
Resolution (55516)		0.1		%	(11)
Min. Step Size (55516)		0.2		%	(12)
Slope Overload		Fig. 1			(13)
Signal/Noise Ratio			Tab. 1		(14)
Quieting Pattern Amplitude (55516)		12		mV P-P	(15)
AGC Threshold		0.5		F.S.	(16)
Clamping Threshold		0.75		F.S.	(17)

#### NOTES

- There is one NRZ (Non-Return Zero) data bit per clock period. Clock must be phased with digital data such that data must be present at the positive clock transition.
- Logic inputs are CMOS compatible at supply voltage and are diode protected. Digital data input is NRZ at clock rate.
- 3. Logic outputs are CMOS compatible at supply voltage and withstand short-circuits to  $V_{DD}$  or ground. Digital data output is NRZ and changes with negative clock transitions.
- 4. Recommended voice input range for best voice performance.
- 5. May be used for side-tone in encode mode.
- Should be externally AC coupled. Presents 100 Kilohms in series with Vpp/2.
- Presents 100 Kilohms in series with recovered audio voltage. Zero-signal references is V<sub>DD</sub>/2.
- 8. Unloaded, for linear signals.
- 9. Note that filter time constants are inversely proportional to clock rate.
- 10. Step size compression ratio of the syllabic filter is defined as the ratio of the filter output, with an equal 1-0 bit density input to the filter, to its minimum output.

- Minimum quantization voltage level expressed as a percentage of supply voltage.
- 12. The minimum step size between levels is twice the resolution.
- 13. For large signal amplitudes or high frequencies, the encoder may become slope-overloaded. Figure 1 shows the frequency response at various signal levels, measured with a 3kHz low-pass filter having a 130dB/octave rolloff to -50dB. See Table II.
- Table I shows the SNR under various conditions, using the output filter described in 13 (above) at a bit rate of 16Kb/s. See Table II.
- 15. The "quieting" pattern or idle-channel audio output steps at one-half the bit rate, changing state on negative clock transitions.
- 16. A logic "0" will appear at the AGC output pin when the recovered signal reaches one-half of full-scale value (positive or negative).
- 17. The recovered signal will be clamped, and the computation will be inhibited, when the recovered signal reaches three-quarters of full-scale value, and will unclamp when it falls below this value (positive or negative).

INF	דטי	OUTPUT	
FREQUENCY	AMPLITUDE	SN R	
Hz	mV RMS	dB MIN.	
300	1400	20	
300	45	15	

500

16

14

9

1000

1000

TABLE




Figure 1 - Transfer Function for CVSD at 16KB

#### **NOTES** (Continued)

TABLE	E 11
-------	------

INPUT FILTER FREQUENCY RESPONSE		OUTPUT FILTER	FREQUENCY RESPONSE
FREQUENCY	RELATIVE OUTPUT	FREQUENCY	RELATIVE OUTPUT
100Hz 200Hz 1000Hz 3000Hz 9000Hz	0±0.5dB 0±0.1dB 0±0.1dB -3±0.5dB -20±2.0dB	100Hz to 1500Hz 1500Hz to 3000Hz 3800Hz to 100KHz	0±1.5dB 0±2.5dB Less Than -45dB

5




Figure 2 - Suggested Input/Output Audio Filters for SNR Measurement

NOTE: An output filter similar to the input filter section above will generally suffice for good voice intelligibility.



# HC-5502

# SLIC-LC Subscriber Line Interface Circuit

# Preliminary

FEATURES	DESCRIPTION	
<ul> <li>MONOLITHIC INTEGRATED DEVICE</li> <li>UNIQUE DI HIGH VOLTAGE PROCESS</li> <li>COMPATIBLE WITH WORLDWIDE PABX PERFORMANCE REQUIREMENTS</li> <li>CONTROLLED SUPPLY OF BATTERY FEED CURRENT FOR SHORT LOOPS</li> <li>INTERNAL RING RELAY DRIVER</li> <li>LOW POWER CONSUMPTION DURING STANDBY</li> <li>SWITCH HOOK, GROUND KEY AND RING TRIP DETECTION FUNCTIONS</li> <li>SELECTIVE DENIAL OF POWER TO SUBSCRIBER LOOPS</li> <li>SOLID STATE LINE INTERFACE CIRCUIT FOR DIGITAL PBX SYSTEMS</li> </ul>	The HARRIS SLIC-LC incorporates many of the BORSHT functions on a single IC chip. This includes DC battery feed, a ring relay driver, supervisory and hybrid functions. Using the unique HARRIS dielectric isolation process, the SLIC-LC can operate directly with a wide range of station battery voltagees. The SLIC-LC also provides selective denial of power. If the PABX system becomes overloaded during an emergency, the SLIC-LC will provide system protection by denying power to selected subscriber loops. The HARRIS SLIC-LC is ideally suited in the design of new digital PABX systems, by eliminating bulky, expensive hybrid transformers. SLIC-LC is available in either a 24 pin dual-in-line plastic or ceramic package.	
PINOUT	FUNCTIONAL DIAGRAM	
Section 11 for Packaging	~	
T       1       24       TX         R       2       23       AG         VB+       3       22       CAP 4         CAP 1*       4       21       Rx         CAP 3       5       HC-5502       0       +1N         G       6       (SLIC-LC) 19       -1N         RS       7       18       OUT         RD       8       17       CAP 2         TF       9       16       RC         RF       10       15       FD         VB-       11       14       GKD         BG       12       13       SHD	RING VOLTAGE RING COMMAND AD RING COMM	

## ABSOLUTE MAXIMUM RATINGS

Maximum Continuous Supply Voltages Operating Ambient Temperaure Range Storage Temperature Range (R <sub>SRG</sub> ) Power Package Dissipation @ 25°C (P <sub>D</sub> )	(V <sub>B</sub> +) (V <sub>B</sub> + - V <sub>B</sub> -) (T <sub>A</sub> )	-60 to +.5 Volts 5 to +15 Volts 75 Volts 0°C to +75°C -40°C to +85°C TBD
Power Dissipation Derating		TBD

#### **RECOMMENDED OPERATING CONDITIONS**

Positive Supply Voltage (VB+)	10.8 to 13.2 Volts
Negative Supply Voltage (V <sub>B</sub> -)	-42 to -58 Volts
Minimum High Level Logic Input Voltage	2.4 Volts
Maximum Low Level Logic Input Voltage	0.8 Volts
Loop Resistance (RL)	200 to 1200 Ohms
Ambient Operating Temperature Range (TA)	0°C to +70°C


# **ELECTRICAL CHARACTERISTICS**

# (V<sub>B</sub>-= -48V, V<sub>B</sub>+= +12V, AG = BG = DG at = 0V, T<sub>A</sub> = 25°C Unless Otherwise Stated)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
On Hook Power Dissipation			110		mW
Off Hook Loop Current	RL00P = 1200 Ohms		21		mA
Off Hook Loop Current	RLOOP = 200 Ohms		27		mA
Fault Currents TIP to VB+ Ground RING to VB+ Ground TIP to RING TIP and RING to VB+ Ground			13.3 54 27 67		mA mA mA mA
Ring Relay Driver Current	0.2 Volts		62		mA
Ring Trip Detection Period	RL00P = 600 Ohms		2		Ring Cycles
Switch Hook Detection Threshold		5	7.5	10	mA
Ground Key Detection Threshold			12.5	20	mA
Dial Pulse Distortion			0.1		ms
Receive Input Impedance			90		k Ohms
Transmit Output Impedance			1		Ohm
Two Wire Return Loss SRL LO ERL SRL HI	(Return Loss Referenced to 600Ω+2.16μF)		15.5 24 31		dB dB dB
Longitudinal Balance 2 Wire Off Hook 2 Wire On Hook 4 Wire Off Hook	1V Peak-Peak 200Hz — 3400Hz		72 63 64		dB dB dB
Low Frequency Longitudinal Balance	R.E.A. Method			23	dBrnC

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Insertion Loss 2 Wire – 4 Wire 4 Wire – 2 Wire	@ 1kHz, OdBm Input Level		±.05 ±.05	±.15 ±.15	dB dB
Frequency Response	200 — 3400Hz Referenced to Absolute Loss at 1kHz and OdBm Signal Level		±.02		dB
ldle Channel Noise 2 Wire – 4 Wire 4 Wire – 2 Wire				5 5	dBrnC dBrnC
Absolute Delay 2 Wire – 4 Wire 4 Wire – 2 Wire				30 30	μs μs
Envelope Delay 2 Wire – 4 Wire 4 Wire – 2 Wire				90 90	μs μs
Trans Hybrid Loss	Balance Network Set Up for 600 Ohm Termination	36	40		dB
Overload Level 2 Wire – 4 Wire 4 Wire – 2 Wire		+4 +4			dBm dBm
Level Linearity 2 Wire – 4 Wire 4 Wire – 2 Wire	+3 to -40dBm -40 to -50dBm -50 to -55dBm +3 to -40dBm -40 to -50dBm -50 to -55dBm			±.05 ±.1 ±.3 ±.05 ±.1 ±.3	dB dB dB dB dB dB
Power Supply Rejection Ratio VB+ to 2 Wire VB+ to Transmit VB- to 2 Wire VB- to Transmit	10 — 60Hz, R <sub>LOOP</sub> = 600Ω	15 15 15 15			dB dB dB dB
VB+ to 2 Wire VB+ to Transmit VB- to 2 Wire VB- to Transmit	200 - 16kHz RLOOP = 600Ω	30 30 30 30 30			dB dB dB dB
Logic Inputs Logic '0' VIL Logic '1' VIH		2.4		0.8 5.5	Volts Volts
Logic Outputs Logic 'O' VOL Logic '1' VOH	Max Two TTL Loads	3.0	0.1 6.1	0.8 6.3	Volts Volts

	SYMBOL	DESCRIPTION	
1	Т	An analog input connected to the TIP (more positive) side of the subscriber loop through the ring relay. Used with the ring lead to receive voice signals from the telephone and for loop monitoring purposes.	
2	R	An analog input connected to the RING (more negative) side of the subscriber loop. Used with the tip lead to receive voice signals from the telephone and for loop monitoring purposes.	
3	v <sub>B</sub> +	Positive Voltage Source — Most positive supply. VB+ is typically 12 volts with an operational range of 10.8 to 13.2 volts.	
4	CAP 1	Capacitor $\#1-$ Optional Capacitor used to improve +12 V supply rejection. This pin should be left open if unused.	
5	CAP 3	Capacitor #3 – An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function, and for filtering –48V supply. Typical value is $0.3\mu$ F, 30V.	
6	DG	Digital Ground — To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC microcircuit.	
, 7	RS	Ring Synchronization Input — A TTL-compatible clock input. The clock is arranged such that a positive transition occurs on the negative going zero crossing of the ring voltage source. Ensuring that the ring relay is activated and deactivated when the instantaneous ring voltage is near zero.	
8	RD	Relay Driver – A low active open collector logic output. When enabled, the external ring relay is energized.	
9	TF	Tip Feed — A low impedance analog output connected to the tip lead through a 300 Ohm ±1% feed resistance. Used with the ring feed lead to provide loop current, feed voice signals to the telephone set, and sink longitudinal currents.	
10	RF	Ring Feed — A low impedance analog output connected to the ring lead through a 300 Ohm ±1% feed resistance. Used with the tip feed lead to provide loop current, feed voice signals to the telephone set, and sink longitudinal currents.	
11	V <sub>B</sub> -	Negative Voltage Source — Most negative supply. Vg- is typically -48 volts with an operational range of -42 to -58 volts. Frequently referred to as "battery".	
12	BG	Battery Ground — To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.	
13	SHD	Switch Hook Detection — A low active TTL-compatible logic output. This output is enabled for loop currents exceeding 10mA and disabled for loop currents less than 5mA.	
14	ĞKD	Ground Key Detection – A low active TTL-compatible logic output. This output is enabled if the DC current into the ring lead exceeds the DC current out of the tip lead by more than 17.5mA, and disabled if this current difference is less than 10mA.	
15	PD	Power Denial – A low active TTL-compatible logic input. When enabled, the loop current is limited to a maximum 2mA, the switch hook detect (SHD) and ground key detect (GKD) are not necessarily valid, and the relay driver (RD) output is disabled.	
16	RC	Ring Command — A low active TTL-compatible logic input. When enabled, the relay driver ( $RD$ ) output goes low on the next rising edge of the ring sync ( $RS$ ) input, as long as the SLIC is not in the power denial state ( $PD$ = 0) or the subscriber is not already off-hook ( $SHD$ = 0).	
17	CAP 2	Capacitor #2 — An external capacitor to be connected between this terminal and digital ground. Prevents false ground key indications from occurring during ring trip detection. Typical value is 0.15μF, 10V. This capacitor is not used if ground key function is not required.	
18	OÚT	The analog output of the spare operational amplifier.	
19	-IN	The inverting analog input of the spare operational amplifier.	
20	+IN	The non-inverting analog input of the spare operational amplifier.	
21	RX	Receive Input, Four Wire Side – A high impedance (90k.2) analog input which is internally biased. Capacitive coupling to this input is required. AC signals appearing at this input differentially drive the tip feed and ring feed terminals, which in turn drive tip and ring through the 300 Ohm feed resistance.	
22	CAP 4	Capacitor $\#4 - An external capacitor to be connected between this terminal and analog ground. This capacitor prevents false ground key indication and false ring trip detection from occurring when longitudinal currents are induced into the subscriber loop from near proximity power lines and other noise sources. This capacitor is also required for the proper operation of ring trip detection. Typical value is 0.5\muF, 20V.$	
23	AG	Analog Ground — To be connected to zero potential and serves as a reference for the transmit output (TX) and receive input (RX) terminals.	
24	тх	Transmit Output, Four Wire Side – A low impedance ( $10\Omega$ max) analog output which represents the differential voltage across tip and ring. Transhybrid balancing must be performed (using the SLLC microcircuit's spare op amp) beyond this output to completely implement two to four wire conversion. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential.	



#### TYPICAL COMPONENT VALUES

C1 = .5µF	C4 = .5µF	
C2 = .15µF	C5 = .5µF	
C3 = .3µF	$C6 = C7 = .1\mu F$ (1% Match Required)	Note 2

 $R1 \rightarrow R3 = 100 k\Omega$  (.1% Match Required) ,ZB = 0 for 600 ΩTerminations Note 2 RB1 = RB2 = RB3 = RB4 = 150 Ω (0.1% Match Required)

- NOTE 1: C1 is an optional capacitor used to improve +12V supply rejection. This pin must be left open if unused.
- NOTE 2: To obtain the specified transhybrid loss it is necessary for the three legs of the balance network, C6-R1 and R2 and C7-ZB-R3, to match in impedance to within 0.3%. Thus, if C6 and C7 are 1µF each, a 20% match is adequate. It should be noted that the transmit output to C6 sees a -12 volt step when the loop is closed and that too large a value for C6 may produce an excessively long transient at the op-amp output to the pcm Filter/CODEC. A 1µF capacitor at C6 and C7 would typically produce a 300 millisecond transient.

# HARRIS


# HC-5510/HC-5511

# Monolithic CODECs

# Preliminary

FEATURES		DESCRIPTION
<ul> <li>LOW OPERATION POWER</li> <li>LOW STANDBY POWER</li> <li>±5V OPERATION</li> <li>TTL COMPATIBLE DIGITAL INTERFACE</li> <li>TIME SLOT ASSIGNMENT OR ALTERNATIME SLOT MODES</li> <li>INTERNAL PRECISION REFERENCE</li> <li>INTERNAL SAMPLE AND HOLD CAPACI</li> <li>INTERNAL AUTO-ZERO CIRCUIT</li> <li>HC-5510 – μ-LAW CODING WITH SIGN/ CAPABILITIES</li> <li>HC-5511 – A-LAW CODING</li> <li>SYNCHRONOUS OR ASYNCHRONOUS OF</li> </ul>	TE FIXED	The HC-5510 and HC-5511 are monolithic PCM CODECs implemented with double-poly CMOS technology. The HC-5510 is intended for $\mu$ -law applications and contains logic for $\mu$ -law signaling insertion and extraction. The HC-5511 is intended for A-law applications. Each device contains separate D/A and A/D circuitry, all necessary sample and hold capacitors, a precision voltage reference and internal auto-zero circuit. A serial control port allows an external controller to individually assign the PCM input and output ports to one of up to 32 time slots or to place the CODEC into a power-down mode. Alternately, the HC-5510/HC-5511 may be operated in a fixed time slot mode. Both devices are intended to be used with the HC-5512 monolithic PCM filter which provides the input anti-aliasing function for the encoder and smoothes the output of the decoder sample and hold output.

## FUNCTIONAL DIAGRAM



· . .

# ABSOLUTE MAXIMUM RATINGS

Operating Temperature	-25°C to +125°C
Storage Temperature	-65°C to +150°C
VCC with Respect to GNDD	7V
VCC with Respect to VBB	14V
VBB with Respect to GNDD	-7V
Voltage at Any Input or Output	V <sub>BB</sub> -0.3V to V <sub>CC</sub> +0.3V
Lead Temperature (Soldering, 10 seconds)	300°C

DC ELECTRICAL CHARACTERISTICS Unless otherwise noted,  $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ . Typical characteristics are specified at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ . All digital signals are referenced to GNDD. All analog signals are referenced to GNDA.

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNITS	CONDITIONS
DIGITAL I	NTERFACE					
1	Input Current	-10		10	μA	0 < VIN < VCC
VIL	Input Low Voltage			0.6	٧	
VIH	Input High Voltage	2.2			v	
VOL	Output Low Voltage			0.4 0.4 0.4 0.4	V V V V	D <sub>X</sub> , I <sub>OL</sub> = 4.0mA <u>SIG</u> R, I <sub>OL</sub> = 0.5mA TS <sub>X</sub> , I <sub>OL</sub> = 3.2mA, Open Drain PDN, I <sub>OL</sub> =1.6mA
∨он	Output High Voltage	2.4 2.4			V V	DҲ, IOH = 6mA SIG <sub>R</sub> , IOH = 0.6mA
ANALOG	INTERFACE	<b></b>	<b>.</b>	L	L	
ZĮ	$VF_{X}$ Input Impedance when Sampling	2.0			kΩ	Resistance in Series with Approximately 70pF
zo	Output Impedance at VFR			10		-3.1V < VF <sub>R</sub> < 3.1V
Vos	Output Offset Voltage at $VF_R$	-25		25	mV	DR = PCM Zero Code, HC-5510 or Alternating±1 Code, HC-5511
<sup>†</sup> IN	Analog Input Bias Current	-0.1		0.1	μA	VIN = OV
R1 x C1	DC Blocking Time Constant	4.0			ms	
C1	DC Blocking Capacitor	0.1			μF	
R1	Input Bias Resistor			50	kΩ	
POWER DI	SSIPATION					
	Standby Current, VCC		0.1	0.4	mA	
IBB0	Standby Current, VBB		0.0	0.1	mA	
<sup>I</sup> CC1	Operating Current, V <sub>CC</sub>		4.5	8.0	mA	
IBB1	Operating Current, VBB		4.5	8.0	mA	

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNITS	CONDITIONS
	Absolute Level					The nominal 0dBm0 levels for the HC-5510 and HC-5511 are 1,520 Vrms and 1.525 Vrms respectively. The resulting nominal overload level is 3.096V peak for both devices. All gain measurements for the encodu and decode portions of the HC-5510 HC-5511 are based on these nominal levels after the necessary sin x/x corrections are made.
GRA	Receive Gain, Absolute	-0.1		0.1	dB	T = 25°C, V <sub>CC</sub> =+5V,V <sub>BB</sub> = -5V
G <sub>RAT</sub>	Absolute Receive Gain Variation with Temperature	-0.05		0.05	dB	T = 0°C to 70°C
GRAV	Absolute Receive Gain Variation with Supply Voltage	-0.07		0.07	dB	V <sub>CC</sub> = 5V ±5%, V <sub>BB</sub> =-5V±5%
GXA	Transmit Gain, Absolute	-0.1		0.1	dB	$T = 25^{\circ}C, V_{CC} = 5V, V_{BB} = -5V$
GXAT	Absolute Transmit Gain Variation with Temperature	-0.05		0.05	dB	T = 0°C to 70°C
GXAV	Absolute Transmit Gain Variation with Supply Voltage	-0.07		0.07	dB	V <sub>CC</sub> = 5V ±5%, V <sub>BB</sub> = -5V ±5%
GRAL	Absolute Receive Gain Variation with Level	-0.3 -0.2 -0.4 -1.0		0.3 0.2 0.4 1.0	dB dB dB dB	CCITT Method 2 Relative to -10dBm0 OdBm0 to 3dBm0 -40dBm0 to 0dBm0 -50dBm0 to -40dBm0 -55dBm0 to -50dBm0
GXAL	Absolute Transmit Gain Variation with Level	-0.3 -0.2 -0.4 -1.0		0.3 0.2 0.4 1.0	dB dB dB dB	CCITT Method 2 Relative to -10dBm0 OdBm0 to 3dBm0 -40dBm0 to 0dBm0 -50dBm0 to -40dBm0 -55dBm0 to -50dBm0
S/D <sub>R</sub>	Receive Signal to Distortion Ratio	35 29 25			dBc dBc dBc	Sinusoidal Test Method Input Level -30dBm0 to 0dBm0 -40dBm0 -45dBm0
S/D <sub>X</sub>	Transmit Signal to Distortion Ratio	35 29 25			dBc dBc dBc	Sinusoidal Test Method Input Level -30dBm0 to 0dBm0 -40dBm0 -45dBm0
NR	Receive Idle Channel Noise			0	dBnrcO	D <sub>R</sub> = Steady State PCM Code
NX	Transmit Idle Channel Noise			13 67	dBrnc0 dBm0p	HC-5510, $VF_X = 0V$ (no signalling) HC-5511, $VF_X = 0V$
HDR	Receive Harmonic Distortion			-47	dB	2nd or 3rd Harmonic
HDX	Transmit Harmonic Distortion			-47	dB	2nd or 3rd Harmonic
PPSRR	Positive Power Supply Rejection, Receive	40			dB	DR = Steady PCM Code, VCC = 5.0VDC +20mVrms, f = 1.02kHz
PPSRX	Positive Power Supply Rejection, Transmit	50			dB	Input Level = 0V, V <sub>CC</sub> = 5.0V <sub>DC</sub> +20mVrms, f = 1.02kHz
NPSRR	Negative Power Supply Rejection, Receive	45			dB	D <sub>R</sub> = Steady PCM Code, V <sub>BB</sub> = -5.0V <sub>DC</sub> +20mVrms, f = 1.02kHz
NPSRX	Negative Power Supply Rejection Transmit	50			dB	Input Level = 0, V <sub>BB</sub> = -5.0V <sub>DC</sub> +20mVrms, f = 1.02kHz
CTXR	Transmit to Receive Crosstalk			, -75	dB	D <sub>R</sub> = Steady PCM Code
CTRX	Receive to Transmit Crosstalk			-70	dB	Transmit Input Level = 0V


AC ELECTRICAL CHARACTERISTICS Unless otherwise noted, the analog input is a OdBmO, 1.02kHz sine wave. The digital input is a PCM bit stream generated by passing a OdBmO, 1.02kHz sine wave through an ideal encoder. All output levels are sin x/x corrected.

#### TIMING SPECIFICATIONS

Unless otherwise noted,  $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5.0 \pm 5\%$ ,  $V_{BB} = -5.0 \pm 5\%$ . All digital signals are referenced to GNDD and measured at VIL and VIH levels as indicated in the timing waveforms.

SYMBOL	PARAMETER	MIN	ТҮР	МАХ	UNITS	CONDITIONS
tPC	Period of Clock	488			ns	CLK <sub>C</sub> , CLK <sub>R</sub> , CLK <sub>X</sub>
tRC, tFC	Rise and Fall Time of Clock			30	ns	CLK <sub>C</sub> , CLK <sub>R</sub> , CLK <sub>X</sub>
tWCH	Width of Clock High	165			ns	CLK <sub>C</sub> , CLK <sub>R</sub> , CLK <sub>X</sub>
twcl	Width of Clock Low	165			ns	CLK <sub>C</sub> , CLK <sub>R</sub> , CLK <sub>X</sub>
tA/D	A/D Conversion Time			16	Time Slots	From End of Encoder Time Slot to Completion of Conversion
tD/A	D/A Conversion Time			2	Time Slots	From End of Decoder Time Slot to Transition of VFR
tSDC	Set-Up Time, DC to CLKC	100			ns	
tHDC	Hold Time, CLK <sub>C</sub> to D <sub>C</sub>	100	1		ns	
<sup>t</sup> SFC	Set-Up Time FS <sub>X</sub> or CLK <sub>X</sub>	100			ns	
tHFX	Hold Time, $CLK_X$ to $FS_X$	100			ns	
tDZX	Delay Time to Enable D $\chi$ on TS Entry			125	ns	CL = 150pF
tDDX	Delay Time, CLK $\chi$ to D $\chi$			125	ns	CL = 150pF
toxz	Delay Time, D <sub>X</sub> to High Impedance State on TS Exit	50		165	ns	CL = OpF
<sup>t</sup> DTSL	Delay to $\overline{TS}X$ Low	30		185	ns	$0 \leq C_{L} \leq 150 pF$
<sup>t</sup> DTSH	Delay to $\overline{TS}_{X}$ Off	30		185	ns	CL = OpF
tssx	Set-Up Time, SIGX to CLKX	100			ns	
tHSX	Hold Time, CLK $\chi$ to SIG $\chi$	100			ns	
tSFR	Set-Up Time, FSR to $CLKR$	100			ns	
tHFR	Hold Time, $CLK_{R}$ to $FS_{R}$	100			ns	
<sup>t</sup> SD R	Set-Up Time, DR to $CLK_{R}$	40			ns	-
tHDR	Hold Time, $CLK_{R}$ to $D_{R}$	30			ns	
tDSR	Delay Time, $CLK_{R}$ to $SIG_{R}$			300	ns	C <sub>L</sub> = 100pF

# TIMING WAVEFORMS



# DESCRIPTION OF PIN FUNCTIONS

#### HC-5510

PIN NO.	SYMBOL	DESCRIPTION
1	NC	Unused
2	NC	Unused
3	VRX	Analog input to the encoder. This signal will be sampled at the end of the encoder time slot and the resulting PCM code will be shifted out during the subsequent encode time slot.
4	NC	Unused
5	GNDA	Analog ground. All analog signals are referenced to this pin.
6	SIGR	Receive signaling bit output. During receive signaling frames the least significant (last) bit shifted into DR is internally latched and appears at this output-SIGR will then remain valid until changed during a subsequent receive signaling frame or reset by a power-down command.
7	NC	Unused
8	DR	Serial PCM data input to the decoder. During the decoder time slot, PCM data is shifted into DR, most significant bit first, on the falling edge of CLKR.
9	PDN	TTL output level which goes high when the CODEC is in the power-down mode. May be used to power-down other circuits associated with the PCM channel. Can be wire ANDed with other PDN outputs.
10	VFR	Analog output from the decoder. The decoder sample and hold amplifier is updated approximately 15µs after the end of the decode time slot.
11	NC	Unused
12	NC	Unused
13	GNDD	Digital ground. All digital levels are referenced to this pin.
14	DX	Serial PCM "Three-State" output from the encoder. During the encoder time slot, the PCM code for the previous sample of VF <sub>X</sub> is shifted out, most significant bit first, on the rising edge of CLK <sub>X</sub> .
15	TSX	Time slot output. This TTL compatible open-drain output pulses low during the encoder time slot. May be used to enable external <u>"Three-State" bus drivers if highly capacitive loads must be driven.</u> Can be wire ANDed with other TSX outputs.
16	VCC	5V (±5%) input.
17	CLKR	Master decoder clock input used to shift in the PCM data on DR and to operate the decoder sequencer. May operate at 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with CLKX or CLKC.
18	FSR	Decoder frame sync pulse. Normally occurring at an 8kHz rate, this pulse is nominally one CLKR cycle wide. Extending the width of FSR to two or more cycles of CLKR signifies a receive signaling frame.
19	CLKX	Master encoder clock input used to shift out the PCM data on D <sub>X</sub> and to operate the encoder sequencer. May operate at 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with CLK <sub>R</sub> or CLK <sub>C</sub> .
20	FSχ	Encoder frame sync pulse. Normally occurring at an 8kHz rate, this pulse is nominally one CLK $\chi$ cycle wide. Extending the width of FS $\chi$ to two or more cycles of CLK $\chi$ signifies a transmit signaling frame.
21	SIGX	Transmit signaling input. During a transmit signaling frame, the signal at SIG $\chi$ is shifted out of D $\chi$ in place of the least significant (last) bit of PCM data.
22	VBB	-5V (±5%) input.
23	DC	Serial control data input. Serial data on DC is shifted into the CODEC on the falling edge of CLKC. In the fixed time slot mode, DC doubles as a power-down input.
24	CLKC	Control clock input used to shift serial control data into DC. CLKC must pulse 8 times during a period of time less than or equal to one frame time, although the 8 pulses may overlay a frame boundary. CLKC need not be synchronous with CLK $\chi$ or CLKR. Connecting CLKC continuously high places the HC-5510/HC-5511 into the fixed time slot mode.

# DESCRIPTION OF PIN FUNCTIONS (Continued)

# HC-5511

PIN NO.	SYMBOL	DESCRIPTION
1	NC	Unused
2	NC	Unused
3	VFX	Analog input to the encoder. This signal will be sampled at the end of the encoder time slot and the resulting PCM code will be shifted out during the subsequent encode time slot.
4	GNDA	Analog ground. All analog signals are referenced to this pin.
6	NC	Unused
7	DR	Serial PCM data input to the decoder. During the decoder time slot, PCM data is shifted into DR, most significant bit first, on the falling edge of CLKR.
8	PDN	Open drain output which turns off when the CODEC is in the power-down mode. May be used to power-down other circuits associated with the PCM channel. Can be wire ANDed with other PDN outputs.
9	VFR	Analog output from the decoder. The decoder sample and hold amplifier is updated approximately 15µs after the end of the decode time slot.
10	NC	Unused
11	NC	Unused
12	GNDD	Digital ground. All digital levels are referenced to this pin.
13	Dx	Serial PCM "Three-State" output from the encoder. During the encoder time slot, the PCM code for the previous sample of VF $\chi$ is shifted out, most signficant bit first, on the rising edge of CLK $\chi.$
14	Τŝχ	Time slot output. This TTL compatible open-drain output pulses low during the encoder time slot. May be used to enable external "Three-State" bus drivers if highly capacitive loads must be driven. Can be wire ANDed with other TSX outputs.
15	Vcc	5V (±5%) input.
16	CLKR	Master decoder clock input used to shift in the PCM data on D $_{\rm R}$ and to operate the decoder sequencer. May operate at 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with CLK $_{\rm X}$ or CLK $_{\rm C}$ .
17	FSR	Decoder frame sync pulse. Normally occurring at an 8kHz rate, this pulse is nominally one ${\sf CLK}_{\sf R}$ cycle wide.
18	CLKX	Master encoder clock input used to shift out the PCM data on D $\chi$ and to operate the encoder sequencer. May operate at 1.536MHz, 1.544MHz, or 2.048MHz. May be asynchronous with CLKR or CLKC.
19	FSχ	Encoder frame sync pulse. Normally occurring at an 8kHz rate, this pulse is nominally one $CLK_X$ cycle wide.
20	VBB	-5V (±5%) input.
21	DC	Serial control data input. Serial data on D <sub>C</sub> is shifted into the CODEC on the falling edge of CLK <sub>C</sub> . In the fixed time slot mode, D <sub>C</sub> doubles as a power-down input.
22	CLKC	Control clock input used to shift serial control data into $D_C$ . CLKC must pulse 8 times during a period of time less than or equal to one frame time, although the 8 pulses may overlap a frame boundary. CLKC need not be synchronous with CLKX or CLKR. Connecting CLKC continuously high places the HC-5510/HC-5511 into the fixed time slot mode.

#### Power-Up

Upon application of power, internal circuitry initializes the CODEC and places it into the power-down mode. No sequencing of 5V or -5V is required. In the power-down mode, all non-essential circuits are deactivated, the Three-State' PCM data output D $\chi$  is placed in the high impedance state and the receive signaling output of the HC-5510, SIGR, is reset to logical zero. Once in the power-down mode, the method of activating the HC-5510/5511 depends on the chosen mode of operation, time slot assignment or fixed time slot.

#### Time Slot Assignment Mode

The time slot assignment mode of operation is selected by maintaining CLK<sub>C</sub> in a normally low state. The state of the CODEC is updated by pulsing CLKC eight times within a period of 125 µs or less. The falling edge of each clock pulse shifts the data on the Dr input into the CODEC. The first two control bits determine if the subsequential control bits B3-B8 are to specify the time slot for the encoder (B1 = 0), the decoder (B2 = 0) or both (B1 and B2 = 0) or if the CODEC is to be placed into the power-down mode (B1 and B2 = 1). The desired action will take place upon the occurrence of the second frame sync pulse following the first pulse of CLKC. Assigning a time slot to either the encoder or decoder will automatically powerup the entire CODEC circuit. The Dx output and DR input, however, will be inhibited for one additional frame to allow the analog circuitry time to stabilize. If separate time slots are to be assigned to the encoder and the decoder, the encoder time slot should be assigned first. This is necessary because up to four frames are required to assign both time slots separately, but only three frames are necessary to activate the Dx output. If the encode time slot has not been updated the PCM data will be outputed during the previously assigned time slot which may now be assigned to another CODEC.

#### **Fixed Time Slot Mode**

There are several ways in which the HC-5510/5511 may operate in the fixed time slot mode. The first and easiest method is to leave CLK<sub>C</sub> disconnected or to connect CLK<sub>C</sub> to V<sub>CC</sub>. In this situation, D<sub>C</sub> behaves as a power-down input. When D<sub>C</sub> goes low, both encode and decode time slots are set to one on the second subsequent frame sync pulse. Time slot one corresponds to the eight CLK<sub>X</sub> or CLK<sub>R</sub> cycles starting one cycle from the nominal leading edge of FS<sub>X</sub> or FS<sub>R</sub> respectively. As in the time slot assignment mode, the D<sub>X</sub> output is inhibited for one additional frame after the circuit is powered up. A logical "1" on D<sub>C</sub> powers the CODEC down on the second subsequent FS<sub>X</sub> pulse.

A second fixed time slot method is to operate CLK<sub>C</sub> continulously. Placing a "1" on D<sub>C</sub> will then cause the serial control register to fill up with ones. With B1 and B2 equal to "1" the CODEC will power-down. Placing a "0" on D<sub>C</sub> will cause the serial control register to fill up with zeroes, assigning time slot one to both the encoder and decoder and powering up the device. One important restriction with this method of operation is that the rising transition of D<sub>C</sub> must occur at least 8 cycles of CLK<sub>C</sub> prior to FS<sub>X</sub>. If this restriction is not followed, it is possible that on the frame prior to power-down, the encoder

#### Serial Control Port

When the HC-5510/HC-5511 is operated in the time slot assignment mode or the fixed time slot mode with continuous clock, the data on D<sub>C</sub> is shifted into the serial control register, bit 1 first. In the time slot assignment mode, depending on B1 and B2, the data in the RCV or XMT time slot registers is updated at the second FS<sub>R</sub> or FS<sub>X</sub> pulse after the first CLK<sub>C</sub> pulse, or the CODEC is powered down. In the continuous clock fixed time slot mode, the CODEC is powered up or down at every second FS<sub>R</sub> or FS<sub>X</sub> pulse. The control register data is interpreted as follows:

B1	B2	ACTION								
0	0					er and Decoder				
0	1				o Encode					
1	0	As	sign Tim	e Slot t	o Decode	er				
1	1	Po	wer-Dov	wn COD	EC					
B3	B4	B5	B5 B6 B7 B8 TIME SLOT							
0	0	0								
0	0	0	0	0	1	2				
0	0	0	0	1	0	3				
0	0	0	0	1	1	4				
.	•	•	•	•	•	•				
.	•	•								
	1	1		1	0	63				
1	1	1	1	1	1	64				

During the power-down command, bits 3 through 8 are ignored. Note that with 64 possible time slot assignments it is frequently possible to assign a time slot which does not exist. This can be useful to disable an encoder or decoder without powering down the CODEC.

#### Signaling

The HC-5510  $\mu$ -law CODEC contains circuitry to insert and extract signaling information for the PCM data. The transmit signaling frame is signified by widening the FS $\chi$  pulse from one cycle of CLK $\chi$  to two or more cycles.

When this occurs, the data present on the SIG $\chi$  input at the eighth clock pulse of the encode time slot is inserted into the last bit of the PCM data stream. A receive signaling frame is indicated in a similar fashion by widening the FSR pulse to two or more cycles of CLKR.

During a receive signaling frame, the last PCM bit shifted in is latched into a flip-flop and appears at the SIG<sub>R</sub> output. This output will remain unchanged until the next signaling frame, until a power-down is executed or until power is removed from the device. Since the least significant bit of the PCM data is lost during a signaling frame, the decoder interprets the bit as a "1/2" (i.e., half way between a "0" and a "1"). This minimizes the noise and distortion due to the signaling.

#### **Encoding Delay**

The encoding process begins immediately at the end of the encode time slot and is concluded no later than 17 time slots later. In normal applications, this PCM data is not shifted out until the next time slot  $125 \,\mu s$  later, resulting in an encoding delay of  $125 \mu s$ . In some applications it is possible to operate the CODEC at a higher frame rate to reduce this delay. With a 2.048MHz clock, the FS rate could be increased to  $15 \,\text{kHz}$  reducing the delay from  $125 \mu s$  to  $67 \mu s$ .

#### **Decoding Delay**


The decoding process begins immediately after the end of the decoder time slot. The output of the decoder sample and

# TYPICAL APPLICATION

hold amplifier is updated 28 CLK<sub>R</sub> cycles later. The decoding delay is therefore approximately 28 clock cycles plus one half of a frame time or 81 $\mu$ s for a 1.544MHz system with an 8kHz frame rate or 76 $\mu$ s for a 2.048MHz system with an 8kHz frame rate. Again, for some applications the frame rate could be increased to reduce this delay.

#### **Typical Application**

A typical application of the HC-5510/HC-5511 used in conjunction with the HC-5512 PCM filter is shown. The values of resistor R1 and Dc blocking capacitor C1, are noncritical. The capacitor value should exceed  $0.1\mu$ F, R1 should be less than 50k $\Omega$ , and the product R1 x C1 should exceed 4ms.



The power supply decoupling capacitors should be  $0.1\mu$ F. In order to take advantage of the excellent noise performance of the HC-5510/HC5511/HC-5512, care must be taken in board layout to prevent coupling of digital noise into the sensitive analog lines.



# HC-5512/5512A PCM Monolithic Filter

#### FEATURES DESCRIPTION EXCEEDS ALL D3/D4 AND CCITT SPECIFICATIONS The HC-5512/HC-5512A filter is a monolithic circuit contain-+5V. -5V POWER SUPPLIES ing both transmit and receive filters specifically designed for LOW POWER CONSUMPTION: PCM CODEC filtering applications in 8kHz sampled systems. 45 mW (600 $\Omega$ 0dBm LOAD) 30mW (POWER AMPS DISABLED) The filter is manufactured using double-poly silicon gate 0 POWER DOWN MODE: 0.5mW CMOS technology. Switched capacitor integrators are used 20dB GAIN ADJUST RANGE to simulate classical LC ladder filters which exhibit low NO EXTERNAL ANTI-ALIASING COMPONENTS component sensitivity. SIN x/x CORRECTION IN RECEIVE FILTER 50/60Hz REJECTION IN TRANSMIT FILTER TRANSMIT FILTER STAGE TTL AND CMOS COMPATIBLE LOGIC ALL INPUT PROTECTED AGAINST STATIC DISCHARGE The transmit filter is a fifth order elliptic low pass filter in DUE TO HANDLING series with a fourth order Chebyshev high pass filter. It provides a flat response in the passband and rejection of signals PINOUT below 200Hz and above 3.4kHz. Section 11 DUAL-IN-LINE PACKAGE RECEIVE FILTER STAGE for Packaging TOP VIEW The receive filter is a fifth order elliptic low pass filter designed 16 VF v O VE I to reconstruct the voice signal from the decoded/demultiplexed 15 GNDA signal which, as a result of the sampling process, is a stair-14 step signal having the inherent sin x/x frequency response. сько GS. The receive filter approximates the function required to com-13 VFRO pensate for the degraded frequency response and restore 12 PWRI -01.6 the flat passband response. 11 GNDD PWRO 10\_VFRI PWRO Vcc VBB

## FUNCTIONAL DIAGRAM




FIGURE 1

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltages	±7V
Power Dissipation	1W/Package
Input Voltage	±7V
Output Short-Circuit Duration	Continuous
Operating Temperature Range	-25°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

#### DC ELECTRICAL CHARACTERISTICS

.

Unless otherwise noted,  $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5.0V^{\pm}5\%$ ,  $V_{BB} = 5.0V^{\pm}5\%$ , clock frequency is 2.048 MHz. Typical parameters are specified at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5.0V$ ,  $V_{BB} = -5.0V$ . Digital interface voltages measured with respect to digital ground, GNDD. Analog voltages measured with respect to analog ground, GNDA.

Symbol	Parameter	Conditions	Min	Тур	Max	Unite
POWER	DISSIPATION					
I <sub>CC0</sub>	V <sub>CC</sub> Standby Current	PDN = V <sub>DD</sub> , Power Down Mode		50	100	μA
I <sub>BB0</sub>	V <sub>BB</sub> Standby Current	PDN = V <sub>DD</sub> , Power Down Mode		50	100	μA
I <sub>CC1</sub>	V <sub>CC</sub> Operating Current	PWRI = V <sub>BB</sub> , Power Amp Inactive		3.0	4.0	mA
I <sub>BB1</sub>	V <sub>BB</sub> Operating Current	PWRI = V <sub>BB</sub> , Power Amp Inactive		3.0	4.0	mA
I <sub>CC2</sub>	V <sub>CC</sub> Operating Current	Note 1		4.6	6.4	mA
BB2	V <sub>BB</sub> Operating Current	Note 1		4.6	6.4	mA
DIGITAL	INTERFACE	L	<b>.</b>		<b></b>	
IINC	Input Current, CLK	$V_{BB} \le V_{IN} \le V_{CC}$	- 10		10	μA
I <sub>INP</sub>	Input Current, PDN	$V_{BB} \le V_{IN} \le V_{CC}$	- 100			μA
ł <sub>IN0</sub>	Input Current, CLK0	$V_{BB} \le V_{IN} \le V_{CC} - 2V$	- 10		- 0.1	μA
V <sub>IL</sub>	Input Low Voltage, CLK, PDN		0		0.8	v
V <sub>IH</sub>	Input High Voltage, CLK, PDN		2.2		V <sub>CC</sub>	v
V <sub>ILO</sub>	Input Low Voltage, CLK0		V <sub>BB</sub>		V <sub>BB</sub> +0.5	v
V <sub>II0</sub>	Input Intermediate Voltage, CLK0	-	- 0.8		0.8	v
V <sub>IH0</sub>	Input High Voltage, CLK0		V <sub>CC</sub> -0.5		V <sub>CC</sub>	v
TRANS	ΜΙΤ ΙΝΡΟΤ ΟΡΑΜΡ		4			
IB <sub>x</sub> I	Input Leakage Current, VF <sub>x</sub> I	$V_{BB} \le VF_x I \le V_{CC}$	- 100	~	100	nA
RI <sub>x</sub> I	Input Resistance, VF <sub>x</sub> I	$V_{BB} \leq VF_x I \leq V_{CC}$	10			M۵
VOS <sub>x</sub> i	Input Offset Voltage, VF <sub>x</sub> I	$-2.5V \le V_{IN} \le +2.5V$	- 20		20	m\
V <sub>CM</sub>	Common-Mode Range, VF <sub>x</sub> I		-2.5		2.5	v
CMRR	Common-Mode Rejection Ratio	$-2.5V \le V_{IN} \le 2.5V$	60			dE
PSRR	Power Supply Rejection of $V_{CC}$ or $V_{BB}$		60			dÈ
R <sub>OL</sub>	Open Loop Output Resistance, GS <sub>x</sub>			1		kΩ
RL	Minimum Load Resistance, GS <sub>x</sub>		10			k۵
CL	Maximum Load Capacitance, GS <sub>x</sub>				25	pF
٧٥ <sub>x</sub> ı	Output Voltage Swing, GS <sub>x</sub>	R <sub>L</sub> ≥ 10k	± 2.5			v
A <sub>VOL</sub>	Open Loop Voltage Gain, GS <sub>x</sub>	R <sub>L</sub> ≥ 10k	5,000			V/'
Fc	Open Loop Unity Gain Bandwidth, GS <sub>x</sub>			2	, ,	м⊦

### AC ELECTRICAL CHARACTERISTICS

Unless otherwise specified,  $T_A = 25^{\circ}C$ . All parameters are specified for a signal level of 0 dBm0 at 1KHz. The 0 dBm0 level is assumed to be 1.54 Vrms measured at the output of the transmit or receive filter.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
TRANSM wise not		amp set to the non-inverting unity gain me	ode, with V	/F <sub>x</sub> I = 1.1 Vi	ms unles	s other
	T	· · · · · · · · · · · · · · · · · · ·	10	1	[]	
RL <sub>x</sub>	Minimum Load Resistance, VF <sub>x</sub> O		10		05	kΩ
CL <sub>x</sub>	Load Capacitance, VF <sub>x</sub> O				25	pF
ROx	Output Resistance, VF <sub>x</sub> O			1	3	Ω
PSRR1	V <sub>CC</sub> Power Supply Rejection, VF <sub>x</sub> O		30			dB
PSRR2	V <sub>BB</sub> Power Supply Rejection, VF <sub>x</sub> O		35			dB
GA <sub>x</sub>	Absolute Gain	f = 1 kHz (HC-5512A) f = 1 kHz (HC-5512)	2.9 2.875	3.0 3.0	3.1 3.125	dB dB
GR <sub>x</sub>	Gain Relative to GA <sub>x</sub>	Below 50 Hz 50 Hz 60 Hz 200 Hz (HC-5512A) 200 Hz (HC-5512) 300 Hz to 3 kHz (HC-5512A) 300 Hz to 3 kHz (HC-5512) 3.3 kHz 3.4 kHz 4.0 kHz 4.6 kHz and Above	- 1.5 - 1.5 - 0.125 - 0.15 - 0.35 - 0.70	- 41 - 35 - 15	- 35 - 35 - 30 0 0.05 0.125 0.03 - 0.1 - 14 - 32	dB dB dB dB dB dB dB dB dB dB dB dB
DAx	Absolute Delay at 1 kHz				230	μS
	Differential Envelope Delay from 1 kHz to 2.6 kHz				60	μS
DP <sub>x</sub> 1	Single Frequency Distortion Products				- 48	dB
DP <sub>x</sub> 2	Distortion at Maximum Signal Level	0.16 Vrms, 1 kHz Signal Applied to VF <sub>x</sub> I + , Gain = 20 dB, R <sub>L</sub> = 10k			- 45	dB
NC <sub>x</sub> 1	Total C Message Noise at VF <sub>x</sub> O			2	5	dBrnc0
NC <sub>x</sub> 2	Total C Message Noise at VF <sub>x</sub> O	Gain Setting Op Amp at 20 dB, Non-Inverting, Note 3 T <sub>A</sub> = 0°C to 70°C		3	6	dBrnc0
GA <sub>x</sub> T	Temperature Coefficient of 1 kHz Gain			0.0004		dB/°C
GA <sub>x</sub> S	Supply Voltage Coefficient of 1 kHz Gain	$V_{CC} = 5.0V \pm 5\%$ $V_{BB} = -5.0V \pm 5\%$		0.01		dB/V
CT <sub>RX</sub>	Crosstalk, Receive to Transmit 20 log $\frac{VF_xO}{VF_RO}$	Receive Filter Output = 2.2 Vrms VF <sub>x</sub> I + = 0 Vrms, f = 0.2 kHz to 3.4 kHz Measure VF <sub>x</sub> O			- 70	dB
GR <sub>x</sub> L	Gaintracking Relative to GA <sub>x</sub>	Output Level = + 3 dBm0 + 2 dBm0 to - 40 dBm0 - 40 dBm0 to - 55 dBm0	- 0.1 - 0.05 - 0.1		0.1 0.05 0.1	dB dB dB

## ELECTRICAL CHARACTERISTICS (Continued)

Unless otherwise specified,  $T_A = 25^{\circ}C$ . All parameters are specified for a signal level of 0 dBm0 at 1KHz. The 0 dBm0 level is assumed to be 1.54 Vrms measured at the output of the transmit or receive filter.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RECEIVE FILTER (Unless otherwise noted, the receive filter is preceded by a sin x/x filter with an input signal level of 1.6 Vrms.)						.6 Vrms.)
IB <sub>R</sub>	Input Leakage Current, VF <sub>R</sub> I	$-3.2V \le V_{IN} \le 3.2V$	- 100		100	nA
RIR	Input Resistance, VF <sub>R</sub> I		10			MΩ
ROR	Output Resistance, VF <sub>R</sub> O			1	3	Ω
CL <sub>R</sub>	Load Capacitance, VF <sub>R</sub> O				25	pF
RL <sub>R</sub>	Load Resistance, VF <sub>R</sub> O		10			kΩ
PSRR3	Power Supply Rejection of $V_{CC}$ or $V_{BB}$ , $VF_{RO}$	VF <sub>R</sub> I Connected to GNDA f = 1 kHz	35			dB
VOS <sub>R</sub> O	Output DC Offset, VF <sub>R</sub> O	VF <sub>R</sub> I Connected to GNDA	- 200		200	mV
GA <sub>R</sub>	Absolute Gain	f = 1 kHz (HC-5512A) f = 1 kHz (HC-5512)	- 0.1 - 0.125	0 0	0.1 0.125	dB dB
GR <sub>R</sub>	Gain Relative to Gain at 1 kHz	Below 300 Hz 300 Hz to 3.0 kHz (HC-5512A) 300 Hz to 3.0 kHz (HC-5512) 3.3 kHz 3.4 kHz 4.0 kHz 4.6 kHz and Above	- 0.125 - 0.15 - 0.35 - 0.7		0.125 0.125 0.15 0.03 - 0.1 - 14 - 32	dB dB dB dB dB dB dB dB
DA <sub>R</sub>	Absolute Delay at 1 kHz				100	μS
DD <sub>R</sub>	Differential Envelope Delay 1 kHz to 2.6 kHz				100	μS
DP <sub>R</sub> 1	Single Frequency Distortion Products	f = 1 kHz			- 48	dB
DP <sub>R</sub> 2	Distortion at Maximum Signal Level	2.2 Vrms Input to Sin x/x Filter, f = 1 kHz, R <sub>L</sub> = 10k			- 45	dB
NCR	Total C-Message Noise at VF <sub>R</sub> O			3	5	dBrnc0
GA <sub>R</sub> T	Temperature Coefficient of 1 kHz Gain			0.0004		dB/°C
GA <sub>R</sub> S	Supply Voltage Coefficient of 1 kHz Gain			0.01		dB/V
CT <sub>XR</sub>	Crosstalk, Transmit to Receive 20 log <mark>VF<sub>R</sub>O</mark> VF <sub>x</sub> O	Transmit Filter Output = 2.2 Vrms VF <sub>R</sub> I = 0 Vrms, f = 0.3 kHz to 3.4 kHz Measure VF <sub>R</sub> O			- 70	dB
GR <sub>R</sub> L	Gaintracking Relative to GA <sub>R</sub>	Output Level = + 3 dBm0 + 2 dBm0 to - 40 dBm0 - 40 dBm0 to - 55 dBm0 Note 5	0.1 0.05 0.1		0.1 0.05 0.1	dB dB dB

#### AC Electrical Characteristics (Continued)

Unless otherwise specified,  $T_A = 25^{\circ}C$ . All parameters are specified for a signal level of 0 dBm0 at 1kHz. The 0dBm0 level is assumed to be 1.54 Vrms measured at the output of the transmit or receive filter.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RECEIVE OUTPUT POWER AMPLIFIER						
IBP	Input Leakage Current, PWRI	$-3.2V \le V_{1N} \le 3.2V$	0.1		3	μA
RIP	Input Resistance, PWRI		10			MΩ
ROP1	Output Resistance, PWRO + , PWRO –	Amplifiers Active		1		Ω
CLP	Load Capacitance, PWRO+, PWRO –				500	pF
GA <sub>P</sub> +	Gain, PWRI to PWRO +	R <sub>L</sub> = 600Ω Connected Between		1		V/V
GA <sub>P</sub> -	Gain, PWRI to PWRO –	PWRO + and PWRO - , Input Level = 0 dBm0 (Note 4)		- 1		V/V
GR <sub>P</sub> L	Gaintracking Relative to 0 dBm0	V = 2.05 Vrms, $R_L = 600\Omega$ V = 1.75 Vrms, $R_1 = 300\Omega$ (Notes 4, 5)	- 0.1		0.1	dB
	Output Level	$V = 1.75 Vrms, R_{L} = 300\Omega$	- 0.1		0.1	dB
S/D <sub>P</sub>	Signal/Distortion	$V = 2.05$ Vrms, $R_L = 600\Omega$ (Notes 4, 5) $V = 1.75$ Vrms, $R_L = 300\Omega$			- 45	dB
		$V = 1.75$ Vrms, $R_{L} = 300\Omega$ (Notes 4, 3)			- 45	dB
VOSP	Output DC Offset, PWRO + . PWRO –	PWRI Connected to GNDA	- 50		50	mV
PSRR5	Power Supply Rejection of $V_{CC}$ or $V_{BB}$	PWRI Connected to GNDA	45			dB

Note 1: Maximum power consumption will depend on the load impedance connected to the power amplifier. The specification listed assumes 0 dBm is delivered to 600 Connected from PWRO+ to PWRO-.


Note 2: Voltage input to receive filter at 0V VFRO connected to PWRI, 600 $\Omega$  from PWRO+ to PWRO-. Output measured from PWRO+ to PWRO-.

Note 3: The 0dBm0 level for the filter is assumed to be 1,54 Vrms measured at the output of the XMT or RCV filter.

Note 4: The odBm0 level for the power amplifiers is load dependent. For RL = 600 to GNDA the 0dBm0 level is 1.43 Vrms measured at the amplifier output for RL = 3000 the 0dBm0 level is 1.22Vrms.

Note 5: VFRO connected to PWRI, input signal applied to VFRI.

# INTERFACE CIRCUIT FOR HC-5510 CODEC



Note 1 Transmit voltage gain =  $\frac{R1 + R2}{R2} \times \sqrt{2}$  (The filter itself introduces a 3dB gain) (R1 + R2  $\ge$  10k).

Note 2. Receive gain =  $\frac{R4}{R3 + R4}$ 


(R3 + R4 ≥ 10k)

Note 3 In the configuration shown, the receive filter power amplifiers will drive a 600 \$\frac{2}{T}\$ to R termination to a signal level of 8.5dBm. An alternative arrangement, using a transformer winding ratio equivalent to 1.414:1 and 300\$\frac{2}{T}\$ resistor, R<sub>5</sub>, will provide a maximum signal level of 10.1dBm across a 600\$\frac{2}{T}\$ termination impedance.


# DESCRIPTION OF PIN FUNCTIONS

Pin			Pin		
No.	Name	Function	No.	Name	Function
1	VF <sub>x</sub> I +	The non-inverting input to the transmit filter stage.	11	GNDD	Digital ground input pin. All digital signals are refer-
2	VF <sub>x</sub> I –	The inverting input to the transmit filter stage.	12	CLK	enced to this pin. Master input clock. Input fre-
3	GS <sub>x</sub>	The output used for gain adjustments of the transmit filter.			quency can be selected as 2.048 MHz, 1.544 MHz or 1.536 MHz.
4	VF <sub>R</sub> O	The low power receive filter output. This pin can directly drive the receive port of an electronic hybrid.	13	PDN	The input pin used to power down the HC-5512 during idle periods. Logic 1 (V <sub>CC</sub> ) input voltage causes a
5	PWRI	The input to the receive filter differential power amplifier.			power down condition. An in- ternal pull-up is provided.
6	PWRO +	The non-inverting output of the receive filter power amplifier. This output can directly interface conven- tional transformer hybrids.	14	CLKO	This input pin selects in- ternal counters in accord- ance with the CLK input clock frequency:
7	PWRO –	The inverting output of the			CLK Connect CLK0 to:
		receive filter power amplifier. This output can be used with PWRO + to differentially drive a transformer hybrid.			2048 kHz V <sub>CC</sub> 1544 kHz GNDD 1536 kHz V <sub>BB</sub> An internal pull-up is
8	V <sub>BB</sub>	The negative power supply pin. Recommended input is			provided.
_		– 5V.	15	GNDA	Analog ground input pin. All analog signals are refer-
9	V <sub>CC</sub>	The positive power supply pin. The recommended input is 5V.			enced to this pin. Not inter- nally connected to GNDD.
10	VF <sub>R</sub> I	The input pin for the receive filter stage.	16	VF <sub>x</sub> O	The output of the transmit filter stage.

TYPICAL PERFORMANCE CHARACTERISTICS



**Receive Filter Stage** 



The HC-5512 monolithic filter contains four main sections; Transmit Filter, Receive Filter, Receive Filter Power Amplifier, and Frequency Divider/ Select Logic (*Figure 1*). A brief description of the operation for each section is provided below.

#### Transmit Filter

The input stage of the transmit filter is a CMOS operational amplifier which provides an input resistance of greater than  $10M\Omega$ , a voltage gain of greater than 10,000, low power consumption (less than 3mW), high power supply rejection, and is capable of driving a  $10k\Omega$  load in parallel with up to 25pF. The inputs and output of the amplifier are accessible for added flexibility. Noninverting mode, inverting mode, or differential amplifier mode operation can be implemented with external resistors. It can also be connected to provide a gain of up to 20dB without degrading the overall filter performance.

The input stage is followed by a prefilter which is a two-pole RC active low pass filter designed to attenuate high frequency noise before the input signal enters the switched-capacitor high pass and low pass filters.

A high pass filter is provided to reject 200Hz or lower noise which may exist in the signal path. The low pass portion of the switched-capacitor filter provides stopband attenuation which exceeds the D3 and D4 specifications as well as the CCITT G712 recommendations.

The output stage of the transmit filter, the postfilter, is also a two-pole RC active low pass filter which attenuates clock frequency noise by at least 40dB. The output of the transmit filter is capable of driving a  $\pm 3.2V$  peak to peak signal into a 10k $\Omega$  load in parallek with up to 25pF.

#### **Receive Filter**

The input stage of the receive filter is a prefilter which is similar to the transmit prefilter. The prefilter attenuates high frequency noise that may be present on the receive input signal. A switched capacitor low pass filter follows the prefilter to provide the necessary passband flatness, stopband reeiction and sin x/x gain correction. A postfilter which is similar to the transmit postfilter follows the low pass stage. It attenuates clock frequency noise and provides a low output impedance capable of directly driving an electronic subscriber-line-interface circuit.

#### **Receive Filter Power Amplifiers**

Two power amplifiers are also provided to interface to transformer coupled line circuits. These two amplifiers are driven by the output of the receive postfilter through gain settling resistors, R3, R4 (*Figure 2*). The power amplifiers can be deactivated, when not required, by connecting the power amplifier input (pin 5) to the negative power supply VBB. This reduces the total filter power consumption by approximately 10mW-20mW depending on output signal amplitude.

#### **Power Down Control**

A power down mode is also provided. A logic 1 power down command applied on the PDN pin (pin 13) will reduce the total filter power consumption to less than 1mW and clamp the power amplifier output to VBB. Connect PDN to GNDD for normal operation.

#### Frequency Divider and Select Logic Circuit

This circuit divides the external clock frequency down to the switching frequency of the low pass and high pass switched capacitor filters. The divider also contains a TTL-CMOS interface circuit which converts the external TTL clock level to the CMOS logic level required for the divider logic. This interface circuit can also be directly driven by CMOS logic. A frequency select circuit is provided to allow the filter to operate with 2.048MHz, 1.544MHz or 1.536MHz clock frequencies. By connecting the frequency select pin CLKO (pin 14) to V<sub>CC</sub>, a 2.048MHz clock input frequency is selected. Digital ground selects 1.544MHz and VBB selects 1.536MHz.

#### APPLICATIONS INFORMATION

#### Gain Adjust

*Figure 2* shows the signal path interconnections between the HC-5512 and HC-5510 single channel CODEC. The transmit RC coupling components have been chosen both for minimum passband droop and to present the correct impedance to the CODEC during sampling.

Optimum noise and distortion performance will be obtained for the HC-5512/HC-5512A filter when operated with system peak overload voltages of  $^{+2.5V}$  to  $^{+3.2V}$  at VF<sub>x</sub>O and VF<sub>R</sub>O. When interfacing to a PCM CODEC with a peak overload voltage outside this range, further gain or attenuation may be required.

For example, the HC-5512 filter can be used with

the HC-5510/5511 series CODEC which has a 5.5V peak overload voltage. A gain stage following the transmit filter output and an attenuation stage following the CODEC output are required.

#### **Board Layout**

Care must be taken in PCB layout to minimize power supply and ground noise. Analog ground (GNDA) of each filter should be connected to digital ground (GNDD) at a single point, which should be bypassed to both power supplies. Further power supply decoupling adjacent to each filter and CODEC is recommended. Ground loops should be avoided, both between GNDA and GNDD and between the GNDA traces of adjacent filters and CODECs.

# HC-5531

Automatic Line **Balance** Network

# FEATURES

- MONOLITHIC LSI DEVICE
- NO EXTERNAL COMPONENTS REQUIRED .
- AUTOMATIC SELECTION OF BALANCE NETWORK FOR LOADED AND NON-LOADED LOOPS

HARRIS

- SOFTWARE CONTROLLED LOSS IN .1dB STEPS
- SOFTWARE CONTROLLED GAIN/LOSS IN .1 dB STEPS
- LOW POWER CONSUMPTION CMOS PROCESS
- COMPATIBLE WITH EXISTING MONOLITHIC PCM CHANNEL FILTERS
- COMPATIBLE WITH TRANSFORMER-COUPLED OR SOLID-STATE SLIC's

#### APPLICATION

- DIGITAL TELEPHONE SWITCHES
- 2-4 WIRE JUNCTIONS

## DESCRIPTION


ADVANCE

The HARRIS HC-5531 Automatic Line Balance Network (ALBN) is a monolithic LSI device for application in digital telephone switches.

The device incorporates the elements required to perform the automatic balancing of the loop using samples of the receive and transmit signals. A signal processor selects the appropriate balance network which provides maximum transhybrid loss for either loaded or non-loaded subscriber loops. This type of compensation is essential to maintain necessary singing margin in a zero dB loss digital switch. A digitally controlled attentuator in the receive path with 1dB steps allows loss insertion to be performed in the line card. Gain/loss control in .1dB steps for fine adjustment is also available.

The HARRIS ALBN enhances the transmission performance of digital telephone switches by minimizing the singing margin of a connection through automatic selection of balance networks.


#### PIN ASSIGNMENTS



#### FUNCTIONAL DIAGRAM SHOWING PIN ASSIGNMENTS

(HC-5531)

## INSTALLATION DIAGRAM





PARAMETER	TYPICAL VALUE	UNIT	NOTE
Supply Voltage	+5, -5	Volts	
Return Loss Cable: 1650Ω/ /0,005μF (loaded) 800Ω/ /.05μF (Nonloaded) 900Ω+2.15μF (standard)	35 35 35	dB dB dB	
Insertion Loss Error 0,1,2,3 or 6 dB Setting	±.01	dB	
Fine Gain/Loss Error .1 dB to .5dB in .1 dB Steps	±.01	dB	
Input Impedance (All Analog Inputs)	100	kΩ	
Output Amplifier Maximum Signal Capability	+10	dBm	1
Idle Channel Noise	5	dBrnCo	
Distortion	.1	%	
Power Dissipation Operation: Power Down:	75 1	mW mW	2

#### NOTES:

- 1. Receive output driving  $450\Omega + 450\Omega$  (Balanced)
- 2. Same as Note 1 with 0 dBm signal level.

# HARRIS HV-1000/1005/1010

# Induction Motor Energy Saver

# Preliminary

FEATURES	DESCRIPTION		
<ul> <li>OPERATES DIRECTLY OFF 110/220V AC LINE – NO POWER SUPPLY REQUIRED</li> <li>PRODUCES POWER SAVINGS OFF FROM 10% TO 50% FOR MOTORS WITH LIGHT OR VARIABLE LOADS</li> <li>SCR OUTPUT STAGE TRIGGERS TRIAC DIRECTLY</li> <li>LOAD ANTICIPATOR SENSES SHOCK LOADS AND RESPONDS INSTANTLY WITH FULL POWER</li> <li>WITHSTANDS LINE SURGES TO 2000V</li> <li>CAUSES MOTOR TO RUN QUIETER, COOLER</li> <li>CAN BE MOUNTED INSIDE MOTOR</li> <li>NEEDS ONLY 3 RESISTORS, 2 CAPACITORS AND A TRIAC TO ASSEMBLE COMPLETE CONTROLLER</li> </ul>	The HV-1000/1005/1010 are energy saving induction motor controller circuits specifically designed for use with 110/220 volt AC single phase induction motors to reduce power consumption. The controller circuit senses the load on the motor and then controls a TRIAC to apply reduced voltage to lightly loaded motors, full voltage to heavily loaded motors. The HV-1000/1005/1010 is available in a 16 lead DIP. Ideal for mounting inside induction motors, it can also be mounted in a heat sunk circuit box for external, after market application.		
APPLICATIONS	PINOUT		
<ul> <li>POWER TOOLS</li> <li>WATER PUMPS</li> <li>HEAT PUMPS</li> <li>PRESSES</li> <li>CONVEYORS</li> <li>COMPRESSORS</li> <li>ANY APPLICATION WHERE FOR SOME OF THE TIME THE MOTOR IS DRIVING LESS THAN ITS RATED LOAD</li> </ul>	TOP VIEW           AC L0         1         16         AC HI           CAP B         2         15         I           CAP A         3         14         I           POT 3         4         13         SENSE           POT 2         5         12         I           POT 1         6         11         I           CONTROL RETURN         7         10         GATE HI		
FUNCTIONAL DIAGRAM			
POT 1 POT 2 POT 3 CAP A CAP B SENSE IN HI O HASE TO VOLTAGE CONVERTER HI A.C. SERIES REGULATOR IN O COMPARATOR IN O COMPARATOR IN O COMPARATOR COMPAN			

#### ABSOLUTE MAXIMUM RATINGS

Input Voltage (With Input Resistor)	±2000V
Input Voltage (Without Input Resistor)	±600V
Power Dissipation	500mW
Operating Temperature Range	-25°C to +85°C
Storage Temperature	-40°C to +100°C
Lead Temperature (Soldering, 10 seconds)	300oC
Output Current (10 microsecond pulse)	500mA

#### **ELECTRICAL CHARACTERISTICS**

These characteristics apply to the HV-1000/1005/1010 operating off 60Hz AC line power. HV-1000/1005/1010 respectively should be selected so that the full load power factor of the controller approximately matches that of the motor. The motor power factor  $=\frac{Watts}{Volt Amperes}$  at full load, which should be measured experimentally.


FULL LOAD POWER FACTOR					
HV-1000 HV-1005 HV-1010					
.86 /	.78	.68			

PARAMETER	MINIMUM	MAXIMUM	UNITS
Difference Between Positive and Negative Triggering Times, Measured from Line Voltage Zero Crossing		75	µsec
Output Stage Breakover Voltage	±600		v

#### NOTES:

- Selection of HV-1000/1005/1010 by matching the full load power factor of the motor to that of the controller ensures that the controller will apply full voltage to the motor at its full rated load. At reduced loads, the controller will then apply appropriately reduced voltage to the motor so that its power consumption is reduced.
- 2. No guarantee of power savings can be given since the savings achievable depend entirely on the motor and its application. For a motor driving only a flywheel (e.g. a circular saw or a bench grinder) a power reduction of 50% may often be observed when the tool is switched on but not in use. For typical variable load applications, an overall power reduction of 10% is likely to be observed.

# TYPICAL APPLICATION CIRCUIT





#### NOTES:

- An optional potentiometer may be attached as shown to any of the three versions of the circuit and used to set the full load power factor. If the potentiometer is omitted, the full load power factor will be as defined in the electrical characteristics. With the potentiometer connected power factor may be adjusted from 0.5 to 0.9 for all three circuits.
- 2. A small number of motor designs exist which cannot be controlled in a stable fashion by HV-1000/1005/1010. The symptoms of instability are irregular vibration and jerky rotation of the shaft. This instability is seldom observed with motors driving a pulley, flywheel or equivalent inertial load. It may be helped by increasing the inertia in the load driven by the motor. Sometimes the use of either larger or smaller time constant capacitors will also help. Occasionally examination of the waveform across the time constant capacitor with an oscilloscope will show the presence of a low level instability which is usually insignificant. <sup>(1)</sup> Normally this voltage should be steady when the motor and controller are in equilibrium.

3. The HV-1000/1005/1010 contains a circuit which allows

## THEORY OF OPERATION

Induction motors run at a speed which depends primarily on the supply frequency, little on voltage. They draw almost a constant current regardless of the load – the motor responds to load with a change in power factor. Thus, a lightly loaded motor wastes energy by heating its windings with inductive current. The HV-1000/1005/1010 measures the load using the current phase angle and then saves power by applying to the motor only sufficient voltage to drive the load. <sup>(2)</sup> Since the voltage is adjusted by TRIAC phase control a side benefit of the controller is power factor correction.

The controller chip triggers a TRIAC which is in series with

it to respond within one cycle of the power line to a shock load. In this circumstance full power is applied to the motor immediately.

- 4. The TRIAC should be chosen to have a continuous current rating equal to the current drawn by the motor. In most applications heat sinking will be required to remove the heat produced by the power dissipation of the TRIAC.
- The snubber circuit is required to prevent the SCR output stage being triggered inadvertently by the voltage transient which would otherwise appear across the TRIAC at the moment of current zero crossing.
- 6. In the event of a line voltage surge in excess of 600V, a protection SCR between pins 1 and 16 breaks over and latches down to approximately 2V, dropping the surge voltage across the 5K protection resistor. The SCR can withstand 0.4A for 1 millisecond, allowing 2000V surges to be tolerated. The output stage is self protecting since it consists of SCRs which break over and turn on the TRIAC so that the surge voltage is dropped across the motor.

the motor. This varies the RMS voltage across the motor. The resulting voltage waveform across the motor is shown at the top of Figure 2. A motor can be characterized by the relation between the two parameters  $\bigcirc$  c and  $\bigcirc$ t, shown in Figure 2 for a typical motor. At point A, the motor is running fully loaded with full voltage applied, as it was designed. At point B, the motor is running lightly loaded with voltage reduced to the point of stalling. The function of the controller is to force the motor to operate along the load line AB, rather than AC which it does naturally. Figure 3 shows an example of the typical power savings which results when the controller chip is incorporated in a motor.

<sup>(1)</sup> For safety it is recommended not to connect the ground clip on the scope probe when performing

this measurement.

<sup>(2)</sup> This circuit principle was first described by F. J. Nola in U.S. Pat. 4052648.

The key features of the circuit are firstly that all the analog processing is carried out with the circuitry running entirely on 60Hz alternating current. Direct current is not used at all. Secondly it is integrated using dielectric isolation, with junction breakdowns of 400V. Junctions are stacked in both the input regulator and the SCR output stage so that the composite breakdown voltage of these stages is ±600V.

The analog processing which achieves the control function is explained conceptually in Figure 4. At any given load condition the controller tries to force the motor current phase  $\bigcirc$  c to a pre-programmed set phase. The phase to voltage converter measures the difference between the set phase and  $\bigcirc$  c, and increments a pedestal voltage at a rate proportional to the difference, delaying the trigger point  $\bigcirc$ t where a reference ramp intersects the pedestal. The delayed triggering reduces the voltage applied to the motor, decreasing the motor winding current so that  $\bigcirc$  c is forced to the set phase by the modulation of  $\bigcirc$  t. The set phase is itself a slow function of  $\bigcirc$  t, which produces the sloping controller characteristic of Figure 2. This is achieved via the feedback path from the output stage to the phase to voltage converter.

An additional feature of the phase to voltage converter is the load anticipator. If  $\bigcirc$  c is ever more than 0.5msec less than the set phase, which means the motor has received a sudden heavy load, the full line voltage is immediately applied to the motor. This allows the motor to respond at once to a step function load. If the load is abruptly removed, the controller cuts back the voltage applied to the motor over a time period of typically one second, set by the external time constant capacitor.




FIGURE 2 - Voltage Waveform Characteristics of a TRIAC Controlled Induction Motor




FIGURE 3 - Power Savings as a Function of Load for a 1/3 HP Motor




FIGURE 4 – Relation of the Voltage and Current Waveforms to the Analog Processing Function

#### **APPLICATIONS INFORMATION**

Improvement of the efficiency of single phase induction motors may be achieved in two ways. For motors which drive a steady load equal to their rated capacity, the best method is to use a run capacitor with an auxiliary winding. This causes the internal field structure of the motor to resemble that of a three phase motor, an inherently more efficient arrangement. However, if a capacitor run motor is used to drive less than its rated load, its power consumption will usually be greater than a motor without a run capacitor, so if this is the case for a significant fraction of the time a run capacitor is not effective for improving efficiency. By contrast an electronic energy saving motor controller produces significant improvements in efficiency for lightly loaded motors and is therefore the best choice for motors which spend a significant part of their time lightly loaded. Electronic energy saving controllers are useful for power tools, water pumps, heat pumps, presses, conveyors, compressors and commercial washing machines, in other words for any application where the load on the motor is either variable or ill defined. Run capacitors are useful for refrigerators, air conditioners, and ventilation fans - all applcations where the load on the motor is steady and well defined. An electronic energy saving controller should not be applied in a circumstance where a motor is driving a constant, steady load equal to its rated load. In this circumstance the power dissipated in the TRIACs may actually increase the total power usage. However it sometimes happens that induction motors are relatively conservatively designed, and the real power capability of the motor is greater than that stated. This may come about, for instance, because the motor may have been designed to operate with worst case low line voltage, say, 100V for a nominal 115V motor. In such a circumstance an electronic energy saving controller can produce useful savings because in reality the conservative design of the motor is causing it to be operating at less than its full capability. This circumstance can be tested experimentally by connecting a power meter to the motor and then adjusting the set power factor with a potentiometer on the controller circuit to test whether reduced power consumption can be obtained. Once set up in this way, the controller will continue to give the motor just sufficient voltage to drive the load in hand, even if the line voltage drifts high. In other words, the energy saving controller also acts as a line voltage regulator. This is especially beneficial in areas where the line voltage fluctuates, since high line voltage can cause an induction motor to consume excessive amounts of power.

# ~~~

# Harris takes the Total Approach to Hi-Rel

High-Reliability does not occur by accident in microcircuit manufacturing. It can be achieved only as a result of informed planning, precise design, careful manufacturing methods, scrupulously controlled production processes, accurate screening, and exhaustive testing.

In short, reliability must be totally designed and manufactured into the product. It is not a characteristic that can be added after manufacture. It must be part and parcel of the flow from original design through final assembly and test.

The major steps affecting microcircuit reliability are:

- Initial circuit selection and design
- Die layout and geometry
- Raw material inspection and QC
- Wafer/die production process and controls
- Die/package assembly and controls
- Burn-in techniques
- Screening and test procedures

# Harris Hi-Rel Flows

Harris recognized early that a single grade of Hi-Rel devices would be inadequate for such varied customer requirements as critical commercial equipment, manned space missions. sensitive industrial systems, exacting avionic instruments and demanding military applications. Realizing, further, that custom-tailoring each product manufacturing flow to meet individual order specfications would result in prohibitive costs. Harris developed and now offers devices in four different standard Hi-Rel grades which, together, will accommodate the requirements of virtually all users.

Not all devices are available in all grades, of course. For up-to-date availability information, refer to the applicable data sheets or contact either the factory or the local Harris Semiconductor representative.

Produced in accordance with different manufacturing flows, the standard Harris Hi-Rel grades and their indicated areas of application are as follows:

#### • DASH-2 (MIL-STD-883

**Class C)** is designed for general use in a military temperature range environment. Performance is guaranteed over a temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### • DASH-8 (MIL-STD-883

**Class B)** provides the same basic screening flow as DASH-2 with the addition of a 160-hour burn-in. The burn-in cycle results in accelerated failure of marginal devices or those which may be subject to infant mortality. DASH-8 is intended to be used in general-purpose Hi-Rel applications.

Note the DASH-2 and DASH-8 product are not fully defined by goverment specifications as is JAN Class B. DASH-2 and DASH-8 are tested electrically per the criteria defined in the applicable Harris data sheet.

• DASH-7 is a DASH-8 equivalent for commerical applications. DASH-7 receives a 96-hour burn-in and is tested over the 0°C to +75°C operating range. DASH-7 screening is available on Harris Linear Circuits only.

• JAN Class B - Most military weapons systems and certain other military hardware use JAN Class B microcircuits. JAN Class B devices receive essentially the same environmental/mechanical screening as Harris DASH-8 products. JAN Class B circuits, in addition, are purchased to a MIL-M-38510 Slash Sheet. which calls out stringent electrical screening and an extensive system of manufacturing controls, reliability and Quality Assurance procedures.

# Advantages of Standard Flows

Wherever feasible, and in accordance with good value engineering practice, the IC user should specify Hi-Rel device grades based on one of the four standard Harris manufacturing flows. These are more than adequate for the overwhelming majority of applications and may be utilized quite easily if the user engineer bases his designs on the standard data book or slash sheet (as applicable) electrical limits. Some of the more important advantages gained by using standard as opposed to custom flows are as follows:

• Lower cost than the same or an equivalent flow executed on a custom basis. This results from the higher efficiency achieved with a constant product flow and the elimination of such extra cost items as special fixturing, test programs, additional handling, and added documentation.


• Faster delivery since the manufacturer often can supply many items from inventory and, in any case, can establish and maintain a better product flow when there is no need to restructure process and/or test procedures.

• Increased confidence in the Hi-Rel devices, for a continuing flow of a given Hi-Rel product permits the manufacturer to monitor trends which may bear on end-product performance or reliability and to effect necessary corrective action.

• Reduction of risk, since each product is processed independent of specific customer orders, permitting lot failures to be absorbed within the scheduling framework without impacting on the customer's needs. In the case of a custom Hi-Rel flow, a lot failure late in the production cycle can result in significant delays in delivery due to the required re-cycling time.

Despite the advantages of using standard Hi-Rel flows, there are cases where a special or custom flow is mandatory to meet design or other requirements. In such cases, the Harris Analog and Digital Marketing groups stand ready to discuss individual customer needs and, where indicated, to develop appropriate custom flows.

# HARRIS SEMICONDUCTOR STANDARD HI-REL PROCESSING FLOWS




# HARRIS SEMICONDUCTOR STANDARD HI-REL PROCESSING FLOWS

(continued) LASER TRIMMING VISUAL VISUAL VISUAL **PROBE/DICE** INSPECTION INSPECTION INSPECTION AT BOTH PER PER PER PACKAGE AND PREPARATION MIL-STD-883, MIL-STD-883. MIL-STD-883. WAFER LEVELS **METHOD 2010**. **METHOD 2010, METHOD 2010.** CONDITION B, CONDITION B, CONDITION B, WITH QC WITH QC WITH QC **HIGH/LOW** MONITOR MONITOR MONITOR TEMP PROBE TEST ASSEMBLY (2)(3) Operation 😭 = QA Monitor DIE ATTACH YES YES ۲ Lead Frame Clean YES CONTROL YES YES ۲ Die and Frame Attach YES QA Die Attach NO NO NO ⊛ WIRE BOND Control CONTROL ۲ Wire Bond YES YES YES 4-HOUR QA Wire Bond 4-HOUR 4-HOUR ⊛ Control PRE-SEAL WASH IN AS REQUIRED AS REQUIRED YES ۲ Pre-Seal Clean LAMINAR FLOW PER PER ۲ Pre-Seal Inspect PER MIL-STD-883 MIL-STD-883 MIL-STD-883 METHOD 2010 **METHOD 2010**, **METHOD 2010**, CONDITION B CONDITION B CONDITION B PRE-SEAL VISUAL YES 😧 🛈 🗛 🖓 😧 😧 😧 😧 YES YES INSPECTION IN CLASS 100 (GSI) GSI Inspect NO NO YES LAMINAR YES ۲ Cerdip Sealing YES YES FLOW YES 🕀 🛛 🗛 Seal Control YES YES Stabilization Bake YES YES YES ۲ YES ۲ **Temperature Cycle** YES YES ۲ Centrifuge YES YES YES Tin-Plating YES YES YES ()⊛ QA Tin-Plating YES YES YES Inspect PARTICLE IMPACT NOISE ۲ Fine Leak Test YES YES YES DETECTION ۲ Gross Leak Test YES YES YES (PIND) PER PIND Test 100% AS ۲ AS AS APPLICABLE APPLICABLE APPLICABLE MIL-STD-883. METHOD 2020. YES YES YES ۲ Frame Removal AS REQUIRED Load Shipping Tubes YES YES YES 😭 QA Final Inspect YES YES YES **QA** Documentation NO NO YES ۲ (2) All test methods and con-Inspect ditions are as prescribed in MIL-STD-883, Method 5004 and 5005, for the respective class. (3) Example for a Cerdip package part.

64

# HARRIS SEMICONDUCTOR STANDARD HI-REL PROCESSING FLOWS

(continued)



Package & Ship or Stock ./

# Initial Circuit Selection and Design

There are, of course, many different circuit configurations capable of handling any given task, once operational characteristics and parameter limits have been established. Harris designers choose those which are capable of meeting the required performance specifications with maximum reliability.

Powerful computer aided design (CAD) techniques are applied in developing the original circuits, with computer modeled circuit simulation used to corroborate projected product performance. Monte Carlo methods, ISPICE programs, and other simulation techniques are used, as appropriate to the specific design.

Regardless of the circuit approach selected, high reliability, top performance, and maximum potential yield are the governing criteria.

Individual active device types and component values are selected to provide optimum circuit performance and to minimize sensitivity to parametric changes which may occur with aging or as a result of application environmental conditions.

### **Die Layout and Geometry**

IC die conformance with good layout practice is a must, for

consistently reliable devices cannot be assembled from poorly designed dice. Therefore, the IC die layout phase at Harris is controlled by ground rules which establish the "do's" and "don'ts" for each manufacturing process. These rules define dimensions and tolerances for ensuring product immunity to process variations, while maximizing product reliability under worstcase stress conditions. Computerized ground rule program packages are used by the chip designers to assure dimensional adherence of diffusion windows as well as interconnect width and spacing. Automatic checkout procedures confirm that the product conforms to the established ground rules.

# Raw Material Inspection and QC

Acknowledging that Hi-Rel, high performance devices can be manufactured only by using top quality materials, Harris subjects incoming materials, piece parts and supplies to rigorously documented tests and inspections. The techniques used are selected for optimum evaluation of the materials checked to ensure full compliance not only with Harris internal specifications, but with applicable standards, including MIL-STD-883 and MIL-M-38510.


## Wafer Die Production Process and Controls


Harris has a wide range of state-of-the-art wafer and die processing capabilities, permitting the chip designer to choose the optimum production technique for each type of device.

Depending on specific design and performance specifications, devices may be fabricated using either conventional or complementary bipolar, CMOS, combined bipolar and CMOS, NMOS or PMOS construction. Two different complementary *vertical* bipolar processes are available, offering frequency responses two orders of magnitude higher than conventional designs.

Regardless of the fabrication technique used, extensive controls and checks are incorporated within each process technology to ensure high yields, close adherence to target specifications, and full conformance with all standards applicable to the specific Hi-Rel class.

With high reliability an integral part of its manufacturing philosophy, Harris Semiconductor does not have separate production lines for standard and Hi-Rel devices. Rather, all Harris devices of a given type are manufactured on the same line. Hi-Rel devices are selected by the application of screening tests and control procedures including





a comprehensive burn-in program. Compliance with overall quality assurance goals is proven by lot acceptance in accordance with applicable quality conformance test standards.

# Die/Package Assembly and Controls

Many mechanical and environmental compliance tests are implemented during the die/package assembly stage. The specific controls and tests utilized at each step are in strict compliance with the applicable standards for the device reliability class designation.

### **Burn-In**

An essential part of Harris Hi-Rel flows, 100% burn-in is a screening procedure used to detect devices subject to infant mortality failure modes. Biases are applied to simulate worstcase operational conditions, permitting the identification and elimination of marginal units.

The applied voltage levels, operational state, temperature and test period vary with the type of device and reliability class, as governed by the applicable standards. Electrical test of the device is performed both prior to and after the burn-in period.

### Screening and Test Procedures

While many factors are critical in the production of Hi-Rel devices, the screening and test procedures, considered as a group, are critical to establishing reliability grade levels. In addition to the test procedures required by the purchase specification, all Harris devices must undergo an exhaustive battery of internal QA and QC tests to assure compliance with the rigorous Harris production standards.

Harris internal QA and QC tests are in full compliance with Appendix A of MIL-M-38510 for all JAN Class B devices. For DASH-2, DASH-7, and DASH-8 devices, Harris imposes a QA and QC program derived from and comparable to the same standard.

# **Reliability Assessment and Enhancement**

At Harris, reliability assurance is a dynamic program with the primary and ultimate goal of securing full product adherence to all applicable standards and specifications. Each phase of the manufacturing operation from original design to final packaging is subject to continuous review, analysis, and evaluation, with modifications introduced when needed to improve product performance and reliability.

#### The Design Phase

The initial design is not only the first step in producing a new device, but can be one of the most important in determining product reliability, for without sound design practice, neither extensive process controls nor intensive down line testing can positively assure product reliability.

At Harris, all new products are developed using a proven set of design rules. Derived from composite inputs supplied by the Product Design, Manufacturing, Sustaining Product Engineering, Quality Assurance and Reliability Departments, the design rule package is subject to a continuing review. These procedures ensure that all designs conform to state-of-the-art engineering practice.

### **Process Control and Evaluation**

Harris is extremely conscious of process-related problems which may contribute to degradation of reliability. All fabrication processes are accurately documented, with process and other program specifications under configuration control and subject to change only through formal ECN. Among other measures, critical parameters are monitored constantly by the Process Engineering, OC, OA, Sustaining Product Engineering and Reliability Departments, which then investigate and suggest methods to enhance . reliability and improve yields.

# The Harris Reliability Department

Charged with overall responsibility for the reliability of Harris Semiconductor products, the Reliability Department is involved, as needed, in all phases of the production cycle from original concept and design through final packaging and test. Among its major accomplishments, the Reliability Department has implemented a comprehensive multi-faceted program to assure a continuing high level of product and new technology reliability prove-in. The program comprises several major activities, as follows: • Add-On - One of the overall activities is the maintenance of an active operating life test program called "Add-On." This program provides an ongoing data base and determines life trends. Package integrity is verified, as is qualification in accordance with MIL-STD-883, including residual moisture monitoring inside the package cavity. In practice, the latter is accomplished through the use of a Harris-designed in-situ moisture monitor cell. The development and practical implementation of this revolutionary moisture-monitoring technique culminated in DESC Certification of Harris to supply moisture data.


Another facet of the **Add-On** Program is the periodic release of product and package Reliability Bulletins. Representing the results of long-term operating life testing, this information is routinely updated. The current Reliability Bulletins and an applicable updated index are available on request.

#### • Failure Rate Prediction -

Another important facet of the comprehensive reliability program, *failure rate prediction* is used to extrapolate meaningful long-term operating performance under end-use conditions. Using the Arrhenius relationship, derated failure rates can be projected using an activation energy for the applicable process technology.

• Failure Analysis -An exhaustive analysis of device failures is another significant feature of the Harris reliability program. Before the Reliability Department proceeds with an analysis program, the reported failure mode must be confirmed by electrical tests. After failure confirmation, the device is processed through a standard failure analysis procedure.

#### **Failure Analysis Flow**



#### • Package Type/Vendor Qualification

Since the integrity of packages and associated piece-parts are critical to the reliability of assembled products, the Reliability Department is charged with qualifying all vendorsupplied package types, both initially and, on a continuing basis, through ongoing monitoring programs. The qualification tests are in accordance with the rigorous MIL-STD-883 procedures and ensure full compliance with all thermal, mechanical and environmental specifications.

• New Product/Process/ Module Qualification - In addition to the direct responsibility of assuring product reliability, the Reliability Department performs qualification of all new products and processes. The reliability qualification must be completed *before* a new product can be transferred officially into production or offered for sale.

# Harris and the JAN Program

Harris Semiconductor became an active participant in the JAN program as the *first* microcircuit manufacturer to JAN-qualify a PROM, receiving a QPL-2 qualification in 1972 and the higher level QPL-1 qualification in 1974 for the military version of the HPROM-0512, as defined by MIL-M-38510, Slash Sheet 201. Since this initial effort, Harris has received JAN line certification for the generic HM-76XX PROM family. In early 1980, Harris received JAN certification for three additional production lines supplying Dielectrically Isolated (DI) operational amplifiers, analog switches, analog multiplexers, and Junction Isolated op amps.

Harris will continue to pursue further line certification and part qualification efforts, offering users an everexpanding line of JANqualified devices.

Full JAN-qualified products can be supplied only in packaged form. However, Harris stands ready to supply individual dice on special order which have been processed through probe/dice preparation in accordance with indicated JAN flows and controls.

ТҮРЕ	FUNCTION	MIL-M-38510/	QPL-2
HA2-2600	High Performance Operational Amplifier	12202BGC	Now Qualified
HA2-2620	Very Wide Band, Uncompensated Op Amp	12203BGC	Now Qualified
HA2-2500	Precision High Slew Rate Op Amp	12204BGC	Now Qualified
HA2-2510	High Slew Rate Op Amp	12205BGC	Now Qualified
HA2-2520	High Slew Rate Uncompensated Op Amp	12206BGC	Now Qualified
HA1-4741	Quad Operational Amp	11003BCA	Now Qualified

# **Typical Harris Hi-Rel Government Program Participation**

NEARTIP (Torpedo) CRUISE MISSILE (ALCM) (TLCM) (GLCM) CAPTOR (Mine)

IUS (Shuttle Inertial Upper Stage) F15 (Aircraft) F14 (Aircraft) F16 (Aircraft) F18 (Aircraft) HARPOON (Missile) SPACE SHUTTLE VIKING (Mars Lander) GPS (Global Position Satellite System) ROLAND (Close in Air Defense) AMRAAM (Advanced Medium Range Air-to-Air Missile) HELLFIRE (Anti-Tank Missile) 757 (Commercial Aircraft)
767 (Commercial Aircraft)
SEASPARROW (Missile System)
WILD WEASLE (F-14)
MARK 48 TORPEDO
HARM (Hi-velocity Anti-Radiation Missile)
AWACS (Airborne Warning and Control System)
TACFIRE (Tactical Display and Control System)

. .

.

.

7

# Analog Application Notes

# $\Lambda \Lambda \Lambda$

PAGE

A Simple Comparator Using the HA~2620	8-2
	8-3
	8-5
Operational Amplifier	8-5
Operational Amplifier Noise Prediction	8-12
CMOS Analog Multiplexers and Switches	8-19
CMOS Devices for Analog Switching	8-28
Digital to Analog Converter Terminology	8-35
Digital to Analog Converter High Speed ADC Applications	8-38
HA-5190/5195 Fast Settling Operational Amplifier	8-41
Video Applications HA-5190/5195	8-45
Applying the HI-5900 Analog Data Acquisition Signal Processor	8-50
Interfacing Microprocessors and Microcomputers with HI-5712 High Performance 12-Bit A/D Converter	8-54
Microprocessor Interface Methods for High-Speed Data Acquisition Systems	8-59
A Data Acquisition and Conversion System With Less Than $\pm$ 1 LSB Offset Error	8-62
Analog Switch Applications in A/D Data Conversion Systems	8-65
Common Questions Concerning CMOS Analog Switches	8-69
A Monolithic Subscriber Line Interface Circuit	8-73
Additional Information on the HI-300 Series Switch	8–78
Design Consideration for a Data Acquisition System (DAS)	8-83
Delta Modulation for Voice Transmission	8-90
	Operational Amplifier Noise Prediction CMOS Analog Multiplexers and Switches CMOS Devices for Analog Switching Digital to Analog Converter Terminology Digital to Analog Converter Terminology Digital to Analog Converter High Speed ADC Applications HA-5190/5195 Fast Settling Operational Amplifier Video Applications HA-5190/5195 Applying the HI-5900 Analog Data Acquisition Signal Processor Interfacing Microprocessors and Microcomputers with HI-5712 High Performance 12-Bit A/D Converter Microprocessor Interface Methods for High-Speed Data Acquisition Systems A Data Acquisition and Conversion System With Less Than ± 1 LSB Offset Error Analog Switch Applications in A/D Data Conversion Systems Common Questions Concerning CMOS Analog Switches A Monolithic Subscriber Line Interface Circuit Additional Information on the HI-300 Series Switch Design Consideration for a Data Acquisition System (DAS)

8-1



# APPLICATION NOTE 509

The input current and impedance of a comparator circuit frequently loads the source and reference signals enough to cause significant errors. This problem is frequently eliminated by using a high impedance operational amplifier between the signal and the comparator. Figure 1 shows a simple circuit in which the operational amplifier is used as a comparator which is capable of driving approximately ten logic gates. The input impedance of the HA-2620 is typically 500 M $\Omega$ . The input current is typically 1 nA. The minimum output current of 15 mA is obtainable with an output swing of up to  $\pm 10$  volts.




FIGURE 1 - HIGH IMPEDANCE COMPARATOR

The bandwidth control point is a very high impedance point having the same voltage as the amplifier output. The output swing can be conveniently limited by clamping the swing of the bandwidth control point. The maximum current through the clamp diodes is approximately  $300 \ \mu$ A. The switching time is dependent on the output voltage swing and the stray capacitance at the bandwidth control point.

# A SIMPLE COMPARATOR USING THE HA-2620

BY G. G. MILER

Figure 2 shows the waveforms for the comparator. The stray capacitance at the bandwidth control point can be reduced considerably below that of the breadboard circuit; this would improve the switching time. The switching time begins to increase more rapidly as the overdrive is reduced below 10 mV and is approximately 1 $\mu$ s for an overdrive of 5 mV. Dependable switching can be obtained with an overdrive as small as 1 mV. However, the switching time increases to almost 12  $\mu$ s.




FIGURE 2 - WAVEFORMS FOR HA-2620 COMPARATOR


A common mode range of  $\pm 11$  volts and a differential input range of  $\pm 12$  volts makes the HA-2620 a very versatile comparator. The HA-2620 can sink or supply a minimum of 15 mA. The ability to externally clamp the output to any desired range makes the HA-2620 a very flexible comparator which is capable of driving unusual loads.



# APPLICATION NOTE 515

This is the first in a series of notes dealing with stabilization and optimization of A.C. response in operational amplifiers. One of the more common difficulties in applying operational amplifiers will be discussed.

Let's consider the unity gain inverting amplifier circuit shown below:



This appears to be a straightforward application with reasonable component values.

But, with the input grounded, the circuit output shows an oscillation at about 5 MHz.

Even more surprising, if the same device is connected as a voltage follower with the same load, it is perfectly stable. Since the inverting amplifier has 6 dB less feedback than the voltage follower, shouldn't it be more stable?


The culprit here is capacitance at the amplifier inverting input. The HA-2600 in the TO-99 can has an input capacitance of about 2 or 3 pF. When soldered on a P.C. card, or inserted in a socket, wiring capacitance might add another 3 to 6 pF. With only 5K effective resistance at this point, 5 to 10 pF seems pretty negligible, doesn't it? But let's find out.

The open loop amplitude and phase response


# OPERATIONAL AMPLIFIER STABILITY: INPUT CAPACITANCE CONSIDERATIONS

#### **BY DON JONES**


characteristics of the amplifier between 1 and 10 MHz looks like this:



The characteristics of the feedback network alone with 5 pF capacitance to ground looks like this:




Combining these two graphs by algebraically adding the dB gains together and adding the phase shifts together gives us the open loop response at the summing point:




We can see that on the composite response curves, the phase shift crosses  $180^{\circ}$  at 5.5 MHz, and that there is still about +2 dB of gain at this frequency. Therefore, closing the loop automatically creates an oscillator.


How can we overcome this effect? If we add a capacitor across the feedback resistor, we can cancel the effects of the input capacitance:



If the feedback capacitance matches the input capacitance, the response curves of the feedback network alone will be a flat -6 dB and  $0^{\circ}$  across the frequency band. The composite curves will then show a bandwidth of 7.5 MHz and a positive phase margin of 33°. So the circuit will now be quite stable. It's amazing how much difference that small capacitance can make.

The general scheme for compensation of various circuit types is shown below:





#### FOLLOWER WITH FEEDBACK RESISTOR

It's not really necessary to know the exact value of stray capacitance, C<sub>1</sub> - for most layouts, about 5 to 10 pF is a good guess. Unless you are trying to squeeze out the last Hz of frequency response, it doesn't hurt to guess on the high side. At higher gains, where C<sub>2</sub> calculates out to less than 1 or 2 pF, it isn't necessary to use C<sub>2</sub> - but it won't disturb anything if you do use it.

If you are uncertain about whether compensation is necessary, check the pulse response or frequency response of the closed loop stage. Hook a pulse generator to the input, and adjust the amplitude for about a 200 millivolt step at the output - if the output overshoot is less than 40% of the step, the circuit will be stable. Alternately, check the small signal frequency response of the stage - if the high frequency peaking is less than +6 dB, more than the low frequency gain, the circuit is stable. Of course, you can increase the compensation capacitor if you need even smoother response.

The phenomena we have described are not peculiar to any one amplifier type. Wideband amplifiers require a little more care in the design of feedback networks; but the same type oscillations will show up on 741 type amplifiers with higher feedback resistor values.



# APPLICATION NOTE 517

### INTRODUCTION

The sample-and-hold or track-and-hold function is very widely used in linear systems. Until recently, this function was available only in modular or hybrid circuits; or perhaps most frequently the circuit was constructed by the user from an analog switch, a capacitor, and a very low bias current operational amplifier.

A high quality sample-and-hold circuit must meet certain requirements:

(1) The holding capacitor must charge up and settle to its final value as quickly as possible.

(2) When holding, the leakage current at the capacitor must be as near zero as possible to minimize voltage drift with time.

(3) Other sources of error must be minimized.

Design of a sample-and-hold, particularly the user built variety, involves a number of compromises in the above requirements. The amplifier or other device feeding the analog switch must have high current capability and be able to drive capacitive loads with stability. The analog switch must have both low ON resistance and extremely low OFF leakage currents. But, leakage currents of most analog switches (except the dielectrically isolated types) run to several hundred nanoamperes at elevated temperatures. The analog switch must have very low coupling between the digital input and analog output, because any spikes generated at the instant of turn-off will change the charge on the capacitor. The output amplifier must have extremely low bias current over the temperature range, and also

# APPLICATIONS OF A MONOLITHIC SAMPLE-AND-HOLD/GATED OPERATIONAL AMPLIFIER

BY DON JONES

must have low offset drift and sufficient slew rate; a combination satisfied by only a few available amplifiers.

## *THE HA-2420/2425*

The HA-2420/2425 is the first complete monolithic sample-and-hold integrated circuit. A functional diagram is shown in Figure 1.





Figure 1 - HA-2420/2425 Functional Diagram

The input amplifier stage is a high performance operational amplifier with excellent slew rate, and the ability to drive high capacitance loads without instability. The switching element is a highly efficient bipolar transistor stage with extremely low leakage in the OFF condition. The output amplifier is a MOSFET input unity gain follower to achieve extremely low bias current.


MOSFET inputs are generally not used for D.C. amplifiers because their offset voltage

drift is difficult to control. In this configuration, however, negative feedback is generally applied between the output and inputs of the entire device, and the effect of this offset drift at the inputs is divided by the open loop gain of the input amplifier stage. The schematic of the HA-2420 is in Figure 2. During sampling (S/H control LOW) the signal path through the input amplifier stage starts at Q31-34, through Q45 and Q46, and then to the holding capacitor terminal through Q51-54. The output follower amplifier has its input at MOSFET Q60.

#### HA-2420/2425 Sample-and-Hold



NOTE: 1. Unless otherwise specified resistance values are in OHMS, capacitance values are in picofarads.



In the "hold" mode, the S/H control is HIGH, so Q21 conducts, turning on Q27 which diverts the signal away from Q45 and Q46, and passes the signal to V - through Q57. Q57 also forces Q51-54 to ride up and down with the output signal, so there is virtually zero potential between these transistor bases and the voltage on  $C_H$ ; completely eliminating leakage from  $C_H$  back into the input amplifier.

### SAMPLE-AND-HOLD APPLICATIONS

A number of basic applications are shown on the following pages. The device is exceptionally versatile, since it can be wired into any of the hundreds of feedback configurations possible with any operational amplifier. In many applications the device will replace both an operational amplifier and a sample-and-hold module.

The larger the value of the timing capacitor, the longer time it will hold the signal without excessive drift; however, it will also reduce the charging rate/slew rate and the amplifier bandwidth during sampling. So the capacitance value must be optimized for each particular application. The graph in Figure 3 shows these tradeoffs. Drift during holding tends to double for every  $10^{\circ}$ C rise in ambient temperature. The holding capacitor should have extremely high insulation resistance and low dielectric absorption-polystyrene (below +85°C), Teflon, or mica types are recommended.

# Guard Ring Layout (Bottom View)




Figure 4

For least drift during holding, leakage paths on the P.C. board and on the device package surface must be minimized. Since the output voltage is nearly equal to the voltage on  $C_H$ , the output line may be used as a guard line surrounding the line to  $C_H$ . Then, since the potentials are nearly equal, very low leakage currents will flow. The two package pins surrounding the  $C_H$  pin are not internally connected, and may be used as guard pins to reduce leakage on the package surface. A suggested P.C. guard ring layout is shown in Figure 4.

# GATED OPERATIONAL AMPLIFIER APPLICATIONS

An operational amplifier with a highly efficient analog switch in series with its output is a very useful building block for linear systems. The amplifier can be connected in any of the conventional op amp feedback configurations. With the switch closed, the circuit behaves as a conventional op amp with excellent bandwidth, slew rate, high output current capability, and is able to drive capacitive loads with good stability. With the switch open, the output node is an almost perfect open circuit.

The output buffer amplifier has extremely high input impedance and exceptionally low bias current, but is not particularly well suited for D.C. applications outside an overall feedback loop, since its offset voltage may be quite high.


A number of possible gated amplifier applications are suggested in the following section.

# APPLICATION NO. 1

Feedback is the same as a conventional op amp voltage follower which yields a unity gain, non-inverting output. This hookup also has a very high input impedance.


The only difference between a track-and-hold and a sample-and-hold is the time period during which the switch is closed. In track-andhold operation, the switch is closed for a relatively long period during which the output signal may change appreciably; and the output will hold the level present at the instant the switch is opened. In sample-and-hold opera-

### **Basic Track-and-Hold/Sample-and-Hold**



tion, the switch is closed only for the period of time necessary to fully charge the holding capacitor.

## APPLICATION NO. 2




This is the standard non-inverting amplifier feedback circuit.

It illustrates one of the many ways in which the HA-2420 may be used to perform both op amp and sampling functions, eliminating the need for a separate scaling amplifier and sample-and-hold module.

In general, it is usually best design practice to scale the gain such that the largest expected signal will give an output close to + or - 10 volts. Drift current is essentially independent of output level, and less percentage drift will occur in a given time for a larger output signal.

# APPLICATION NO. 3


This illustrates another application in which the hookup versatility of the HA-2400 often eliminates the need for a separate operational amplifier and sample-and-hold module. This hookup will have somewhat higher input to output feedthrough during "hold," than the non-inverting connection, since output impedance is the open-loop value during "hold," and feedthrough will be:



### APPLICATION NO. 4


It is often required that a signal be filtered prior to sampling. This can be accomplished with only one device. Any of the inverting and non-inverting filters which can be built with op amps can be implemented. However, it is necessary that the sampling switch be closed for sufficient time for the filter to settle when active filter types are connected around the device.

#### Filtered Sample-and-Hold



## APPLICATION NO. 5

**Cascaded Sample-and-Hold** 




Short sample times require a low value holding capacitor; while long, accurate hold times require a high value holding capacitor. So, achieving a very long hold with a short sample appears to be contradictory. However, it can be accomplished by cascading two S/H circuits, the first with a low value capacitor, the second with a high value. Then the second S/H can sample for as long a time as the first circuit can accurately hold the signal.

## APPLICATION NO. 6


Two or more S/H circuits may share a common holding capacitor and output as shown. The only limit to the number of devices to be





multiplexed is that the leakage currents of all devices add together, which increases drift during holding.


# APPLICATION NO. 7



Certain analog to digital converters such as the successive approximation type require that the input signal be a steady D.C. level during the conversion cycle. The HA-2420 is ideal for holding the signal steady during conversion; and also functions as a buffer amplifier for the input signal, adding gain, inversion, etc., if required.

The system illustrated is a complete 8 bit successive approximation converter requiring only four I.C. packages and capable of up to 40,000 conversions per second. Interconnection details are shown on the HI-0180 data sheet.

### APPLICATION NO. 8



8

The word "glitch" has been a universal slang expression among electronics people for an unwanted transient condition. In D to A converters, the word has achieved semi-official status for an output transient which momentarily goes in the wrong direction when the digital input address is changed.


In the illustration, the HA-2420 does double duty, serving as a buffer amplifier as well as a glitch remover, delaying the output by  $\frac{1}{2}$  clock cycle.

The HA-2420 may be used to remove many other types of "glitches" in a system. If a delayed sample pulse is required, this can be generated using a dual monostable multivibrator I.C.

### APPLICATION NO. 9


This circuit reconstructs and separates analog signals which have been time division multiplexed.

The conventional method, shown on the left, has several restrictions, particularly when a short dwell time and a long, accurate hold time is required. The capacitors must charge from a low impedance source through the resistance and current limiting characteristics of the multiplexer. When holding, the high impedance lines are relatively long and subject



to noise pickup and leakage. When FET input buffer amplifiers are used for low leakage, severe temperature offset errors are often introduced.

Use of the HA-2420 greatly diminishes all of these problems.




This basic circuit has widespread applications in instrumentation, A/D conversion, DVM's and DPM's to eliminate offset drift errors by periodically rezeroing the system. Basically, the input is periodically grounded, the output offset is then sampled and fed back to cancel the error.

The system illustrated automatically zeros a high gain amplifier. Care in the actual design is necessary to assure that the zeroing loop is dynamically stable. A second sample-and-hold. could be added in series with the output to remove the output discontinuity.

Many variations of this scheme are possible to suit the individual system.

## APPLICATION NO.11

#### Integrate-Hold-Reset



This circuit accurately computes the functions,

 $V_o = \int_{T_1}^{T_2} V_{in} dt$ 

and holds the answer for further processing.

Resetting circuits for integrators have always been a practical design problem. The reset circuit must produce an extremely low leakage current across the integrating capacitor, and must produce a very low offset voltage when turned on. The circuit illustrated has excellent results since the leakage at the switch node is exceptionally low.  $R_c$  and  $C_c$  prevent oscillations during reset and their product should be at least 0.02 times  $R_1 \times C_1$ .

For the simpler integrate and reset function without a hold, substitute an ordinary operational amplifier for the upper device.


# APPLICATION NO. 12

This accurate, low drift peak detector circuit combines the basic sample-and-hold connection with a comparator, and will detect 20V p-p signals up to 50kHz.

٦٢

When the input signal level exceeds the voltage being stored in the S/H, the comparator trips, and a new sample of the input is taken. The S/H offset pot should be adjusted for a slight positive offset, so that the comparator will trip back when the new peak is acquired; otherwise the comparator would remain "on" and the S/H would follow the peak back down.


To make a negative peak detector, reverse the comparator inputs, and adjust the S/H for a negative offset.



The reset function, which is difficult to achieve in other peak detector circuits, forces a new sample at the instantaneous input level.



# Plot High Speed Waveforms With Sampling Techniques





This useful application illustrates how fast repetitive waveforms can be slowed down using sampling techniques. The input signal is much too fast to be tracked directly by the X-Y recorder; but sampling allows the recorder to be driven as slow as necessary.

To operate, the waveform is first synched in on the scope. Then the potentiometer connected to the recorder X input is slowly advanced, and the waveform will be reproduced. The HA-2420 samples for a very short interval once each horizontal sweep of the scope. The sampling instant is determined by the potentiometer at the instant when the horizontal sweep waveform corresponds to the X position of the recorder.

This principle can be applied to many systems for waveform analysis, etc.







The following are a few of the many applications where an operational amplifier followed by a highly efficient analog switch could be used:

Analog Multiplexer Element Gated Oscillator Precision Timing Circuit Chopper Type Modulator/Demodulator Crosspoint Switch Element Reset or Initial Conditions Switch Gated Comparator Automatic Calibration Switch Gated Voltage Regulator



# APPLICATION NOTE 519

# OPERATIONAL AMPLIFIER NOISE PREDICTION

#### **BY RICHARD WHITEHEAD**

### INTRODUCTION

When working with op amp circuits an engineer is frequently required to predict the total RMS output noise in a given bandwidth for a certain feedback configuration. While op amp noise can be expressed in a number of ways, "spot noise" (RMS input voltage noise or current noise which would pass through 1Hz wide bandpass filters centered at various discrete frequencies), affords a universal method of predicting output noise in any op amp configuration.

# THE NOISE MODEL

Figure 1 is a typical noise model depicting the noise voltage and noise current sources that are added together in the form of root mean square to give the total equivalent input voltage noise (RMS), therefore:

$$E_{ni} = \sqrt{e_{ni}^2 + I_{ni}^2 R_g^2 + 4KTR_g} \quad \text{where},$$

 $\mathsf{E}_{ni}$  is the total equivalent input voltage noise of the circuit.

 $\mathbf{e}_{ni}$  is the equivalent input voltage noise of the amplifier.

 ${\sf I}_{ni}{}^2{\sf R}_g{}^2$  is the voltage noise generated by the current noise.

4KTR<sub>g</sub> expresses the thermal noise generated by the external resistors in the circuit where K = 1.23 x 10<sup>-23</sup> joules/<sup>o</sup>K; T = 300<sup>o</sup>K (27<sup>o</sup>C) and R<sub>g</sub> =  $\left(\frac{R_1R_3}{R_1 + R_3}\right)$ + R<sup>2</sup>




Figure 1

The total RMS output noise  $(E_{no})$  of an amplifier stage with gain = G in the bandwidth between f<sub>1</sub> and f<sub>2</sub> is:

$$E_{no} = G\left(\int_{f_1}^{f_2} E_{ni}^{2} df^{\frac{1}{2}}\right)$$

Note that in the amplifier stage shown, G is the non-inverting gain  $\left(G = 1 + \frac{R_2}{R_1}\right)$  regardless of which input is normally driven.

# PROCEDURE FOR COMPUTING TOTAL OUTPUT NOISE

- 1. Refer to the voltage noise curves for the amplifier to be used. If the  $R_g$  value in the application is close to the  $R_g$  value in one of the curves, skip directly to step 6, using that curve for values of  $E_{ni}^2$ . If not, go to step 2.
- 2. Enter values of  $e_{ni}^2$  in line (a) of the table below from the curve labeled " $R_q = 0 \Omega$ ".
- 3. From the current noise curves for the

amplifier, obtain the values of  $i_{ni}^2$  for each of the frequencies in the table, and multiply each by  $R_g^2$ , entering the products in line (b) of the table.

- 4. Obtain the value of 4KTRg from Figure 14, and enter it on line (c) of the table. This is constant for all frequencies. The 4KTRg value must be adjusted for temperatures other than normal room temperature.
- Total each column in the table on line (d). This total is Eni<sup>2</sup>.

i	10Hz	100Hz	1KHz	10KHz	100KHz
(a) e <sub>ni</sub> 2					
(b) 1 <sub>n1</sub> 2Rg2					
(c) 4KTRg					
(d) E <sub>ni</sub> 2					

- 6. On linear scale graph paper enter each of the values for  $E_{ni}^2$  vs. frequency. In most cases, sufficient accuracy can be obtained simply by joining the points on the graph with straight line segments.
- 7. For the bandwidth of interest, calculate the area under the curve by adding the areas of trapezoidal segments. This procedure assumes a perfectly square bandpass condition; to allow for the more normal -6db/octave bandpass skirts, multiply the upper (-3db) frequency by 1.57 to obtain the effective bandwidth of the circuit, before computing the area. The total area obtained is equivalent to the square of the, total input noise over the given bandwidth.
- Take the square root of the area found above and multiply by the gain (G) of the circuit to find the total Output RMS noise.

#### A TYPICAL EXAMPLE

It is necessary to find the output noise of the circuit shown below between 1KHz and 24KHz.





Figure 2 The HA-2600 In a Typical G = 1000 Circuit

Values are selected from Figures 5, 5a and 14 to fill in the table as shown below. An  $R_g$  of  $30 \text{K}\Omega$  was selected.

	10Hz	100Hz	1KHz	10KHz	100KHz
(a) e <sub>ni</sub> 2	3.6 x 10-15	1.156 x 10-15	7.84 x 10-16	7.29 x 10-16	7.29 x 10-16
(b) Inj <sup>2</sup> Rg <sup>2</sup>	9.9 x 10-16	1.89 x 10-16	3.15 x 10-17	7.2 x 10-18	7.2 x 10-18
(c) 4KTRg	4.968 x 10-16	4.968 x 10-16	4.968 x 10-16	4.968 x 10-16	4.968 x 10-16
(d) E <sub>ni</sub> 2	5.09 x 10-15	1.86 x 10-15	1.31 x 10-15	1.23 x 10-15	1.23 x 10-15

The totals of the selected values for each frequency is in the form of  $E_{ni}^2$ . This should be plotted on linear graph paper as shown below:




HA-2600 Total Equivalent Input Noise Squared

Since a noise figure is needed for the frequency of 1KHz to 24KHz, it is necessary to calculate the effective bandwidth of the circuit. With AV = 60db the upper 3db point is approximately 24KHz. The product of 1.57 (24KHz) is 37.7KHz and is the effective bandwidth of the circuit. The shaded area under the curve is approximately 45 x 10<sup>-12</sup> Volts<sup>2</sup>; the total equivalent input noise is  $\sqrt{E_{ni}^2}$  or 6.7 microvolts, and the total output noise for the selected bandwidth is  $\sqrt{E_{ni}^2}$  x (closed loop gain) or 6.7 millivolts RMS.

# ACTUAL MEASUREMENTS FOR COMPARISON

The circuit shown below was used to actually measure the broadband noise of the HA-2600 for the selected bandwidth:



Noise Measurements

The frequencies below the  $f_1$  point of the bandwidth selected are filtered out by the RC network on the output of HA-2600. The measurement of the broadband noise is observed on the true RMS voltmeter. The measured output noise of the circuit is 4.7 microvolts RMS as compared to the calculated value of 6.7 microvolts RMS.

# ACQUIRING THE DATA FOR CALCULATIONS

Spot noise values must be generated in order to make the output noise prediction. The effects of "Popcorn" noise have been excluded due to the type of measurement system.

The Quan-Tech Control Unit, model no. 2283 and Filter Unit, model no. 2181 were used to acquire spot noise voltage values expressed in  $(V\sqrt{Hz})$ . The test system performs measurements from 10Hz by orders of magnitude to 100KHz with an effective bandwidth of 1Hz at each tested frequency.

Several source resistance (Rg) values were

used in the measuring system to reveal the effects of  $R_g$  on each type of Harris' op amps and to obtain proper voltage noise values essential for current noise calculations.

## A DISCUSSION ON "POPCORN" NOISE

"Popcorn" noise was first discovered in early 709 type op amps. Essentially it is an abrupt step-like shift in offset voltage (or current) lasting for several milliseconds and having amplitude from less than one microvolt to several hundred microvolts. Occurance of the "pops" is guite random - an amplifier may exhibit several "pops" per second during one observation period and then remain "popless" for several minutes. Worst case conditions are usually at low temperatures with high values of Rg. Some amplifier designs and some manufacturer's products are notoriously bad in this respect. Although theories of the popcorn mechanism differ, it is known that devices with surface contamination of the semiconductor chip will be particularly bad "poppers". Advertising claims notwithstanding, the authors have never seen any manufacturer's op amp that was completely free of "popcorn". Some peak detector circuits have been developed to screen devices for low amplitude "pops", but 100% assurance is impossible because an infinite test time would be required. Some studies have shown that spot noise measurements at 10Hz and 100Hz, discarding units that are much higher than typical, is an effective screen for potentially high "popcorn" units.


The vast majority of Harris op amps will exhibit less than 3  $\mu$ V peak-to-peak "popcorn". Screening can be performed, but it should be noted that the confidence level of the screen could be as low as 60%.


### REFERENCES

Fitchen, F.C. and Motchenbacker, C.D. Low Noise Electronic Design. New York: John Wiley and Sons, 1973.

Instruction Manual, Model 2173C Transistor Noise Analyzer <u>Control Unit</u>. Quan-Tech, Division of KMS Industries. Whippany, New Jersey.

## TYPICAL SPOT NOISE CURVES







# 8

8-15


# TYPICAL SPOT NOISE CURVES (continued)






Curve 4A

Curve 5 HA-2640/2645 INPUT VOLTAGE NOISE (  $V_S = \pm 30V$  )





Curve 6 HA-2700 INPUT NOISE VOLTAGE 10-13 Source Resistance =  $1M\Omega$ Mean Square Noise Voltage, (V2/Hz) Source Resistance = 300KS 10-14 ΠЩ 10-15 1111 Source Resistance = 0 Ω 10-16 10 100 10K 100K 1K Frequency, Hz

Curve 5A HA-2640/45 INPUT NOISE CURRENT (V<sub>S</sub> =  $\pm$ 30V)




Curve 6A HA-2700 INPUT NOISE CURRENT






Curve 8




Curve 8A HA-2720/2730 INPUT NOISE CURRENT (I<sub>SET</sub> = 10µA)




Curve 9


HA-2720/2730 INPUT NOISE VOLTAGE (ISET = 100µA)



Curve 9A HA-2720/2730 INPUT NOISE CURRENT (I<sub>SET</sub> = 100 $\mu$ A)



8



10)

1MEG

R<sub>G</sub>, Ohms

100K

10-17

100

8



# APPLICATION NOTE 520

# INTRODUCTION

This paper is a mixed collection of answers to questions most frequently asked about CMOS analog multiplexers and switches. It covers selection criteria, parameter definitions, handling and design precautions, typical applications, and special topics such as transient considerations and R.F. switching. Some other devices which perform analog switching functions in particular applications are also discussed.

As a complement to this paper, the article, "Getting the Most Out of CMOS Devices for Analog Switching Jobs" by Ernie Thibodeaux, Electronics, December 25, 1975 is recommended reading for any analog CMOS user (reprinted in Application Note 521). This discusses the different CMOS processes used by various manufacturers, showing the performance trade-offs and particularly the different failure modes which may be encountered.

# CHOOSING THE RIGHT DEVICE

#### A. MULTIPLEXERS: PROTECTED OR UNPRO-TECTED?

Harris overvoltage protected multiplexers, HI-506A/ 507A/508A/509A are designed for failure-proof operation in a common class of applications: any system in which the analog input signal lines originate external to the equipment. This includes most data acquisition, telemetry, and process control systems. Overvoltage protection is necessary because the signal lines are commonly subject to a number of potentially destructive situations.

- 1. Analog signals may be present while the MUX power supplies are off.
- 2. The signal lines may receive induced voltage spikes from nearby sources.
- 3. Static electricity may be introduced on the signal lines by personnel or equipment.
- 4. Grounding problems are frequent; A.C. power line voltages at high impedance can appear on

# CMOS ANALOG MULTIPLEXERS AND SWITCHES; APPLICATIONS CONSIDERATIONS

**BY DON JONES** 


the signal lines. Signal lines can be accidentally shorted to other voltage sources.

Harris protected type multiplexers will withstand a continuous voltage on any one input of  $\pm 20$  Volts greater than either supply (this limitation is due only to temperature rise considerations at maximum ambient) and have withstood simulated static discharge conditions of greater than 1000 Volts.

It should be emphasized that only the HI-506A through 509A (and exact equivalents from authorized alternate suppliers) will have this kind of protection necessary for inputs from the outside world. Certain CMOS process improvements, such as "floating body" and "buried layer" do help minimize one failure mode (latchup) but will still fail under excess voltage or current conditions prevalent in this type application.

Conventional CMOS multiplexers can be protected against overvoltage destruction by external resistordiode networks to limit input current to a safe level, but it is difficult to prevent another phenomenon with overvoltage; normally-off switching elements will tend to switch on, due to parasitic bipolar transistors in the CMOS structure, so the overvoltage spike will appear at the multiplexer output. The Harris internal protection circuits eliminate the problem by automatically shutting off the parasitic transistor during overvoltage conditions.

A simplified equivalent circuit of the Harris internal protection network is shown in Figure 1.



This will help answer the question of what happens when the supplies are turned off, but input signals are present. If the supplies are shorted to ground, then the inputs will have about 1K $\Omega$  impedance to ground. If the supplies are open circuit, then the most positive and most negative inputs will act as supplies to the multiplexer.

In normal operating parameters, internally protected multiplexers have one difference from the unprotected versions—ON resistance is necessarily higher because of the added series current limiting resistor. However, to achieve the same degree of protection with conventional devices, the same resistance must be added externally, plus external diodes which would add to the effective leakage currents.

Conventional unprotected multiplexers are suitable for systems where the MUX inputs come from sources within the equipment, such as from op amps powered by the same  $\pm 15$  Volt supplies. The HI-506/ 507/1818A/1828A are intended for this type system. They are entirely free of any latch-up tendency, which have plagued some other types, even in these more benign applications. They are also free of the performance compromises which have accompanied some attempts to cure the latch-up problem.

#### B. WHICH SWITCH TO SWITCH TO?

Harris furnishes a complete line of CMOS analog switches, including replacements for most of the available CMOS and JFET switches. All types feature rugged no-latch-up construction, uniform characteristics over the analog signal range, and excellent high frequency characteristics.

The HI-200 and HI-201 replace the popular, low cost DG200 and DG201 types dual and quad switches.

The HI-1800A is a low leakage dual DPST switch with a versatile addressing scheme, allowing use of a single type for many different switching functions.

The HI-5040 through HI-5051 are low resistance types, offering one to four switches in virtually all combinations. These replace the IH-5040 series with significantly better performance, and with both 75 ohm and 30 ohm switches available in all configurations. These are also plug-in replacements for many of the DG180 and DG190 series of FET hybrid switches, offering the advantage of monolithic construction, but with slightly longer switching times.

The analog switches do not contain overvoltage protection on the analog inputs, although they will withstand inputs 2 or 4 Volts greater than the supplies. External current limiting should be provided if higher overvoltages are anticipated, such as a resistor in series with the analog input of value: R(ohms)  $\overline{\geq}$  (VIN -VSUPPLY) x 50 where VIN is the maximum expected input voltage. All digital inputs do have overvoltage/static charge protection.

# DATA SHEET DEFINITIONS

#### A. ABSOLUTE MAXIMUM RATINGS

As with all semiconductors, these are maximum conditions which may be applied to a device (one at a time) without resulting in permanent damage. The device may, or may not, operate satisfactorily under these conditions-conditions listed under "Electrical Characteristics" are the only ones guaranteed for satisfactory operation.

#### B. VS, ANALOG SIGNAL RANGE

The input analog signal range over which reasonable accurate switching will take place. For supply voltages lower than nominal, VS will be equal to the voltage span between the supplies. Note that other parameters such as RON and leakage currents are guaranteed over a smaller input range, and would tend to degrade towards the VS limits. All Harris devices can withstand +VS applied at an input while -VS is applied to the output (or vice-versa) without switch breakdown-this is not true for some other manufacturers' devices.

#### C. RON, ON RESISTANCE

The effective series on-switch resistance measured from input to output under specified conditions. Note that  $R_{ON}$  changes with temperature (highest at high temp.) and to a lesser degree with signal voltage and current.

#### D. I<sub>S</sub>(OFF), I<sub>D</sub>(OFF), I<sub>D</sub>(ON): LEAKAGE CURRENTS

Currents measured under conditions illustrated on data sheet. Harris prefers to guarantee only worstcase high temperature leakages, because room temperature picoampere levels are virtually impossible to measure repeatably on available automated test equipment. Even under laboratory conditions, fixture and test equipment stray leakages may frequently exceed the device leakage. Leakages tend to double every 10°C temperature rise, so it is reasonable to assume that the +25°C figure is about .001 times the +125°C measurement; however, in some cases there may be ohmic leakages, such as on the package surface, which would make the +25°C reading higher than calculated.

Each of these leakage figures is the algebraic sum of all currents at the point being measured: to each power supply, to ground, and through the switches; so the current direction cannot be predicted. In making an error analysis it should be assumed that all leakages are in the worst-case direction.

In most systems,  $I_D(ON)$  has the most effect, creating a voltage offset across the closed switch equal to  $I_D(ON) \times R_{ON}$ .

E. VAL, VAH; INPUT THRESHOLDS

The lower and upper limits for the digital address input voltage at which the switching action takes place. All other parameters will be valid if all "0" address inputs are less than VAL and all "1" inputs are greater than VAH. Logic compatibility will be discussed in detail later in this paper.

#### F. IA, INPUT LEAKAGE CURRENT

Current at a digital input, which may be in either direction. Digital inputs on Harris devices are similar to CMOS logic inputs; connection to MOS gates through resistor-diode protection networks. Unlike some other devices, there is no DC negative resistance region which could create an oscillating condition.

G. TA, TON, TOFF; ACCESS TIME

The logic delay time plus output rise time to the 90% point of a full scale analog output swing. After this time the output will continue to rise, approaching the 100% point on an exponential curve determined by  $R_{ON} \times C_D(OFF)$ .

H. TOPEN, BREAK-BEFORE-MAKE DELAY

The time delay between one switch turning OFF and another switch turning ON; both switches being commanded simultaneously. This prevents a momentary condition of both switches being ON, generally a very minor problem.

I. C<sub>S</sub>(OFF), C<sub>D</sub>(OFF, C<sub>D</sub>(ON) INPUT/OUTPUT CAPACITANCE

Capacitance with respect to ground measured at the analog input/output terminals. CD(ON) is generally the sum of CS(OFF) and CD(OFF). CD(OFF) is usually the most important term as rise time/ settling characteristics are determined by RON x CD(OFF), as well as the high frequency transmission characteristics.

#### J. CDS(OFF), DRAIN TO SOURCE CAPACITANCE

The equivalent capacitance shunting an open switch.

#### K. OFF ISOLATION

The proportion of a high frequency signal applied to an open switch input appearing at the output: off isolation =  $20 \log \frac{V_{IN}}{V_{0UT}}$  This feedthrough is trans-

mitted through  $C_{DS}(OFF)$  to a load composed of  $C_{D}(OFF)$  in parallel with the external load. The isolation generally decreases by 6dB/octave with increasing frequency.

L. CA, DIGITAL INPUT CAPACITANCE

Capacitance to ground measured at digital input. This chiefly affects propagation delays when driven by CMOS logic. M. PD, POWER DISSIPATION: 1+, 1-

Quiescent power dissipation,  $P_D = (V+ x I+) + (V- x I-)$ . This may be specified both operating and standby ("Enable" pin ON/OFF). Note that, as with all CMOS devices, dissipation increases with switching frequency; but that Harris devices exhibit much less of this effect.

# CARE AND FEEDING OF MULTIPLEXERS AND SWITCHES

Dielectrically isolated CMOS I.C.'s require no more care in handling and use than any other semiconduc tor-bipolar or otherwise. However, they are not indestructible, and reasonable common sense care should be taken.

In a laboratory breadboard, power should be shut off before inserting or removing any I.C.. It is especially important that supply lines have decoupling capacitors to ground permanently installed at the I.C. socket pins, as intermittent supply connections can create high voltage spikes through the inductance of a few feet of wire.

Because each of the major manufacturers of CMOS multiplexers and switches uses a radically different process, it is urged that units from all prospective suppliers be equally tested in breadboards and proto-types. It will be interesting to note which types survive best the hazards of a few weeks of breadboard testing.

Particular care of semiconductors during incoming inspection and installation is quite important, because the cost of reworking finished assemblies with even a small percentage of preventable failures can seriously erode profits. All equipment should be periodically inspected for proper grounding. With these devices, it is not usually necessary to shackle personnel to the nearest water pipe, if reasonable attention is paid to clothing and floor coverings; but be alert for periods of unusually high static electricity. If special lines are already set up for handling MOS devices, it wouldn't hurt to use them.

There are a few good rules for P.C. card layout:

- 1. Each card or removable subassembly should contain decoupling capacitors for each supply line to ground. This not only helps keep noise away from the analog lines, but gives good protection from static electricity damage when loose cards are handled.
- When digital inputs come through a card connector, the pull-up resistor should be at the CMOS input. This forces current through the connector and prevents possible dry circuit conditions (see following discussion on digital interface).
- 3. All unused digital inputs must be tied to logic "0" (ground) or logic "1" (logic supply or

device + supply) depending on truth table and action desired. Open inputs tend to oscillate between "0" and "1". It would also be best to ground any unused analog inputs/outputs and any uncommitted device pins.

# DIGITAL INTERFACE

#### A. REFERENCE CONNECTION

HI-5040 through HI-5051 and HI-1800A/1818A/ 1828A require a connection to the digital logic supply (+5V to +15V)..

The HI-200/201/506A/507A have VREF pins which are normally left open when driving from +5 Volt logic (DTL or TTL), but may be connected to higher logic supplies (to +15V) to raise the threshold levels when driving from CMOS or HNIL. The HI-200/201 will have significantly lower power dissipation when VREF is connected to a high level supply.

The HI-506/507/508A/509A do not have VREF terminals, but will operate reliably with any logic supplied from +5 to +15 Volts.

#### **B. DTL/TTL INTERFACE**

One major difference found in comparisons of similar devices from different manufacturers is the worst-case digital input high threshold (V<sub>AH</sub> or V<sub>1H</sub>). These range anywhere from +2V to +5V; and anything greater than +2.4V is obviously not compatible with worst-case TTL output levels. The fact is that <u>no CMOS input is truly TTL compatible unless an external pull-up resistor is added</u>, TTL output stages were not designed with CMOS loads in mind.

The experienced designer will always add a pull-up resistor from the CMOS input to the +5 Volt supply when driving from TTL/DTL:

- 1. Interchangeability: allows subsititution of similar devices from several manufacturers.
- Noise immunity: a TTL output in the "high" condition can be quite high impedance. Even when voltage noise immunity seems satisfactory, the line is quite susceptible to induced noise. The pull-up resistor will reduce the impedance while increasing voltage noise immunity.
- 3. Compatibility: one manufacturer does guarantee +2.0 Volt minimum VAH. However, this is accomplished with circuitry that is anything but TTL compatible: input current vs. voltage shows an abrupt positive then negative resistance region which is not the kind of load recommended for an emitter follower stage. A pull-up resistor will swamp out the negative resistance. Other CMOS inputs capacitively couple internal switching spikes to the input which could cause double-triggering without the pull-up resistor.

4. Reliability: it shouldn't happen with carefully processed I.C.'s; but any possible long term degradation of CMOS devices usually involves threshold voltage shifts. The pullup resistor will help maintain operation if input thresholds drift out of spec. On units without adequate input protection, the resistor will also help protect the device when a loose P.C. card is handled. Where the interface goes through a P.C. connector, the resistor will force current through the connector to break down any insulating film which otherwise might build up and cause erratic dry circuit operation.


A 2K ohm resistor connected from the CMOS input to the +5 Volt supply is adequate for any TTL type output. If power consumption is critical, open collector TTL/DTL should be used, allowing a higher value resistor—the voltage drop across the resistor is computed from the sum of specified "1" level leakage currents at the TTL output and CMOS input.

#### C. CMOS INTERFACE

The digital input circuitry on all Harris devices is identical to series 4000 and 54C/74C logic inputs, and is compatible with CMOS logic with supplies between +5V and +15V without external pull-up resistors.

#### D. ELECTROMECHANICAL INTERFACE

When driving inputs from mechanical switches or relays, either a pull-up or pull-down resistor must be connected at the CMOS input to clear the dry circuit and damp out any spikes, as illustrated in Figure 2, (b) and (c).



# A PRACTICAL MULTIPLEXER APPLICATION

Figure 3 illustrates a practical data acquisition system hookup using an analog multiplexer, a monolithic sample-and-hold and an A/D converter. The HA-2420/2425 sample-and-hold is a particularly good choice for this type application because it eliminates the need for a separate high impedance, high slew rate buffer amplifier. Its acquisition time is consistent with CMOS multiplexer settling times and most available A/D conversion times. Errors, after initial adjustment, are consistent with up to 12 bit absolute accuracy over a wide temperature range.


#### A. ACCURACY

D.C. error sources include:

- 1. Multiplexer:
  - a. input offset = R source x IS(OFF)
  - b. output offset = R(ON) x (I<sub>D</sub>(ON) + I bias (S/H))
- 2. Sample-and-hold
  - a. input offset voltage
  - b. charge injection; sample-to-hold offset
  - c. gain error during "hold"
  - d. drift during hold
- 3. A/D converter:
  - a. linearity
  - b. gain drift
  - c. offset drift

Item 1(a) and (b), and 2(d) become significant only at very high temperatures. 2(a) and (b) are initially adjusted out with the offset adjustment pot on the S/H. 2(c) is usually adjusted out by A/D gain adjustment, but could also be removed by a voltage divider feedback on the S/H to give a slightly greater than unity gain during "sample". After initial adjustments, typical S/H errors are less than 0.5mV over 0° to +75°C. Note that after adjustment, there may be an appreciable offset at the S/H output when switching from sample to hold. This is not a problem, since accuracy is required only during "hold", and the system is adjusted for this.

The largest system errors are usually 3(b) and (c), drifts with temperature and time. If two multiplexer channels can be dedicated for stable (+) and (-) reference voltage inputs, then the data processor can continuously calibrate the system, effectively removing all errors, except 1(a) and 3(a) which are usually negligible.



#### B. TIMING

The timing diagram in Figure 3 indicates the necessary system delays for each multiplexer address:

 $T_1$  is the combined acquisition time for the multiplexer and S/H.

T<sub>2</sub> is the short interval required for the sampleto-hold transient to settle.

T<sub>3</sub> is the A/D conversion time.

The following table indicates minimum recommended timing for  $\pm$  10 Volt input range for acquisition/ settling times to ½ L.S.B. accuracy:

	<u>T1</u>	<u>T2</u>
10 bit:	6μS	1µS
12 bit:	12µS	2μS

The multiplexer, by itself, requires about 2  $\mu$ s and 9  $\mu$ s settling to 10 bit and 12 bit accuracy, respectively; but fortunately this can be concurrent with S/H acquisition time. This is longer than would be predicted by the RON CD time constant; probably because of internal distributed capacitance, a rather long period is required to traverse the last few millivolts towards the final value.

It should be noted that impedance conditions at the multiplexer inputs can affect the necessary acquisition time. At the instant the multiplexer switches from one channel to a new one, there is appreciable current pulled through the new channel input in order to charge Cp from its old level to its new level. This can cause ringing on signal lines, or glitches at signal conditioning amplifier outputs which require longer periods to settle. It is best for signal conditioning amplifiers to be wide band types, such as HA-2600, so that their high frequency output impedance is low and recovery from load transients is fast; even though the signal to be measured is very low bandwidth.

The T<sub>1</sub> and T<sub>2</sub> times could be eliminated by alternating two S/H circuits, acquiring a new signal on the second while A/D conversion is taking place. The two S/H circuits would have inputs connected together, and outputs alternately connected to the A/D by an analog switch. Total time, then, would be T<sub>3</sub> plus the analog switch settling time.

If the MUX input channels are sequentially switched, each channel will be sampled at a rate of

 $F_{S} = \frac{1}{N(T_{1} + T_{2} + T_{3})}$  samples per second, where N is the number of channels. The frequency spectra of

the input signals must then be no higher than  $\frac{FS}{2}$ 

In many systems, however, each channel carries a different maximum frequency of interest, and it may be desirable to depart from simple sequential scanning. Quickly varying signals, for example, could be addressed several times during a scanning period.

#### C. ADDING CHANNELS

For more than sixteen channels, several multiplexers may be tied together at the outputs, and addressed in parallel, but with only one "enabled" at a time. The MUX output offset will be increased, since ID (OFF or ON) is additive. Also, output capacitance,  $C_D$ , is additive, creating increased access times.

These errors can be minimized in large systems by


having several tiered levels of multiplexing; where the outputs of a number of MUX's are individually connected to the inputs of another MUX.

#### D. DIFFERENTIAL MULTIPLEXING

When low level analog signals must be conducted over a distance, it is generally better, from a noise pickup standpoint, to use a balanced transmission line carrying signals which are differential with respect to ground.

A dual multiplexer is used for this purpose, as shown in Figure 4. Two sample-and-hold circuits plus an op amp form a high impedance differential sample-and-hold with gain. At gains greater than 4, the minimum sampling time ( $T_1$  in previous example) must be increased proportionately to gain to allow for overdamped settling characteristics.

When handling low level, or high impedance signals, consideration should be given to adding signal conditioning amplifiers at the signal sources, since this can often produce less troublesome, more accurate, lower cost systems.






#### E. DEMULTIPLEXING

Since the switches in a CMOS MUX conduct equally well in either direction, it is perfectly feasible to use it as a single input-selected multiple output switch. Figure 5 illustrates its use as a demultiplexer, with capacitors to hold the output signal between samples. When the address lines are synchronous with the address of the original multiplexer, the output lines will recreate the original inputs, except level changes will be in steps.

Overvoltage protection is not effective with signals injected at the normal MUX output, so an external network should be added, if necessary.

A more accurate demultiplexer could be constructed using the HA-2420/2425 sample-and-hold for each channel, connecting inputs together and sampling each channel sequentially.




## ANALOG SWITCH APPLICATIONS

#### A. HIGH CURRENT SWITCHING

Analog switches are sometimes required to conduct appreciable amounts of current, either continuous, or instantaneous-such as charging or discharging a capacitor. For best reliability, it is recommended that instantaneous current be limited to less than 80mA peak and that average power over any 100 millisecond period be limited to  $l^2R_{ON} \overline{\gtrless}$  (absolute max. derated power-quiescent power). Note that RON increases at high current levels, which is characteristic of any FET switch. Switching elements may be connected in parallel to reduce RON.


#### B. OP AMP SWITCHING APPLICATIONS

When analog switches are used either to select an op amp input, or to change op amp gain, minor circuit rearrangements can frequently enhance accuracy. In Figure 6 (a), RON of the input selector switch adds to R1, reducing gain and allowing gain to change with temperature. By switching into a non-inverting amplifier (b), gain change becomes negligible. Similarly, in a gain switching circuit, RON is part of the gain determining network in (c), but has negligible effect in (d).



#### C. SWITCHING SPIKES AND CHARGE INJECTION

Transient effects when turning a switch off or on are of concern in certain applications. Short duration spikes are generated (Figure 7 (a)) as a result of capacitive coupling between digital signals and the analog output. These have the effect of creating an acquisition time interval during which the output level is involved. The total net energy (charge injection) coupled to the analog circuit is of concern when switching the voltage on a capacitor, since the injected charge will change the capacitor voltage at the instant the switch is opened (Figure 7 (b)).






Charge injection is measured in pico Coulombs; the voltage transferred to the capacitor computed by V = Charge (pC)

Capacitance (pF)

Both of these effects are, in general, considerably less for CMOS switches than for equivalent resistance JFET or PMOS devices, since the gate drive signals for the two switching transistors are of opposite polarity. However, complete cancellation is not possible, since the N and P channel switches do not receive gate signals quite simultaneously, and their geometrics are necessarily different to achieve the desired D.C. resistance match.

In applications where transients create a problem, it is frequently possible to minimize the effect by cancellation in a differential circuit, similar to Figure 8.



Among the Harris anlog switches, the HI-201 is the best from the transient standpoint, having turn-on spikes of about 100mV peak, 50ns width at the 50% point, and charge injection at turn-off of about 20 pico Coulombs. Transients of the HI-5040 series are several times higher.

#### D. HIGH FREQUENCY SWITCHING

When considering a switching element for R.F. or video type information, two factors must be watched: attenuation vs. frequency characteristics of an ON switch, and feedthrough vs. frequency characteristics of the OFF switch. Optimizing the first characteristic requires a low RON  $\times$  CD product, and the second a low value of CDS (OFF).

The 30 ohm switch types of the HI-5040 series appear to best meet these requirements, and testing at high frequencies has verified this.

Figure 9 illustrates these circuit configurations; (a) is a simple series switch, (b) is a series-shunt configuration to reduce feedthrough, and (c) is a SPDT selector configuration with series-shunt elements. A 1K ohm load is illustrated, which might be the input impedance of a buffer amplifier stage; a lower load resistance would improve the response characteristics, but would create greater losses in the switch and would tend to distort high level signals.





Figure 10 shows ON and OFF frequency response for each of the above configurations. Arbitrarily, we will define useful frequency response as the region where ON losses are less than -3dB and OFF isolation is greater than -40dB.

The simple configuration (a) has excellent ON response, but OFF isolation limits the useful range to about 1MHz (the data sheet indicates -80dB isolation at 100kHz, but this is measured with 100 ohms load, which accounts for the 20dB difference).

The circuit in (b) shows a good improvement in isolation produced by the low impedance of the shunt switch. The useful range is about 10MHz; which could also be achieved in a simple SPDT 2-switch selector if source impedances are very low.

The selector switch in (c) has excellent characteristics, both ON and OFF curves indicating 40MHz useful response. Additional switches connected to the same point would reduce the ON response because of added shunt capacitance; but this could be eliminated by feeding separate summing amplifier inputs.

Careful layout is, of course, important for high frequency switching applications to avoid feed-through paths or excessive load capacitance.



# ALTERNATIVES TO CMOS SWITCHES AND MULTIPLEXERS


CMOS devices are excellent in many applications. However, there are some other devices which merit consideration in certain analog switching circuits where they may improve performance, reduce parts count, or be more economical.


A. THE PRAM, PROGRAMMABLE AMPLIFIER

The HA-2400/2405 is a unique monolithic bipolar

circuit which combines analog switching with high performance operational amplifiers. It basically consists of four op amp type input stages, any one of which is connected to a single output by bipolar switches controlled through a TTL compatible address decoder. In a single package, it contains the equivalent of 5 op amps plus a 4 channel mulitplexer. It has literally hundreds of applications in signal selection and programmable signal conditioning.

Figure 11 illustrates a four channel multiplexer. Connections from the output to each input stage are always the same as a comparable op amp circuit; the +1 gain connection is illustrated.





#### (b) ANALOG MULTIPLEXER WITH BUFFERED INPUT AND OUTPUT

Figure 11

Advantages over a comparable CMOS multiplexer circuit are as follows:


- 1. High input impedance  $(10^{12} \text{ ohms})$ , low output impedance ( < 0.1 ohm) means that ON resistance and leakage currents are no longer of concern. There is negligible transient loading of input lines.
- 2. Gain filtering, etc. can easily be added with feedback networks.
- 3. Fast acquisition  $(1.5 \mu S)$ .

- 4. Wide bandwidth (8 MHz).
- 5. Superior feedthrough characteristics (-110dB at 10kHz, ~60dB at 1MHz).

Disadvantages include:

- 1. Less accuracy for low level D.C. signals; the offset voltages of each input stage do not necessarily match or track each other.
- 2. Cannot be used in reverse as a demultiplexer.
- 3. Disabling the device (enable pin low) does not open the output line, or drive the output to zero. Adding channels may be accomplished by tieing compensation pins together.

Figure 12 illustrates the PRAM used as a programmable gain amplifier. Any connection possible with op amps can be wired 4 ways to make programmable active filters, oscillators, etc., etc. Harris Application. Note 514 shows many possibilities.



#### AMPLIFIER, NON-INVERTING PROGRAMMABLE GAIN

#### Figure 12

#### B. SAMPLE-AND-HOLD

The sample-and-hold function has often been accomplished with separate analog switches and op amps. These designs always involve performance tradeoffs between acquisition time, charge injection, and droop rate.

The HA-2420/2425 monolithic sample-and-hold, illustrated previously in Figure 3 has many times better tradeoffs, usually at a lower total cost than the other approaches. The switching element is a complementary bipolar circuit with feedback which allows high charging currents (30mA), low charge injection (10pC), and ultra low OFF leakage current (5pA); a combination not approached in any other electronic switch. These factors make it also superior as an integrator reset switch, or as a precision peak detector as shown in Figure 13. Harris Application Note 517 illustrates many other applications.





Figure 13

#### C. PROGRAMMABLE SUPPLY CURRENT OP AMPS

The HA-2720/2725 and HA-2730/2735 (dual amp) are op amps with an extra terminal which is used to control quiescent supply current. These are most generally used in low power systems to optimize the power dissipation vs. bandwidth and slew rate tradeoffs. They can also be used with variable set currents to make linearly variable oscillators, filters, etc. Another application is a switchable op amp as shown in Figure 14.



#### Figure 14

The illustrated transistor could be the output of high voltage open collector gate. The set resistor R is chosen so that the set current is the desired value when the transistor is ON, considering that the voltage at ISET terminal when ON is about 2 forward junction drops ( $\sim 1.5V$ ) below V+. When the transistor is turned OFF, amplifier input, output, and supply terminals become very high impedance, so that two or more amplifier outputs could alternately be switched to the same point.

Off isolation with a 2,000 ohm load is about -80dB at 10kHz.

#### D. CHOPPER STABILIZED AMPLIFIER

Analog switches are sometimes used as choppers for amplifying low level D.C. signals with low offset errors. The HA-2900/2905 is a monolithic chopper stabilized amplifier in a TO-99 can. Typical offset drifts are 0.2  $\mu$ V/°C and 1pA/°C with 5 x 10<sup>8</sup> open loop gain. Harris Application Note 518 describes this device.



# APPLICATION NOTE 521

# GETTING THE MOST OUT OF C-MOS DEVICES FOR ANALOG SWITCHING JOBS

**BY ERNIE THIBODEAUX** 

### INTRODUCTION

Although most designers appreciate the benefits of the complementary-MOS process for digital design, few realize how effective the technology can be for analog switching. C-MOS analog switches, which consume less power than bipolar devices, exhibit no dc offset voltage and can handle signals up to the supply rails. The C-MOS bilateral property furnishes input and output functions, making multiplexing and demultiplexing possible. In addition, the on-resistance of an MOS switch is as low as 30 ohms—a third as much as a bipolar device.

Unfortunately, C-MOS analog switches, which until recently were built with junction isolation, have been difficult to design into analog multiplexers and switches. The devices latched up easily, their C-MOS inputs were destroyed by electrostatic charges, and they literally went up in smoke when confronted with input overvoltage spikes and power-supply transients. To prevent destruction, costly external protective circuits were needed, and, even then, the devices latched up unless the power was turned on and off in a set sequence.

Because latch-up problems limited the use of analog switches so severely, device designers focused a great deal of attention on eliminating the condition. Recently, the success has been noteworthy. Indeed, three new technologies now offer latch-free analog switch operation: latch-proof junction isolation (JI), floating-body junction isolation, and dielectric isolation (DI).

Both JI techniques are conventional processes that have been slightly modified to alleviate the old problem of latch-up. However, both of these JI technologies still require costly external protection circuits to guard against burn-out in such applications as analog-signal multiplexing that interface them with the outside world. That is why JI devices are best suited for internal-switching applications where the electrical environment can be controlled. In contrast, the improved DI technology, by virtue of its construction, offers analog-switching devices suitable for many inside applications, as well as providing inboard analog protection for devices that interface with the other circuits. Happily, the smaller substrate area of the DI device delivers a better speed-power product than the JI technology.

## THE BASIC C-MOS SWITCH

The basic C-MOS transistor (Fig. 1) has parasitic junctions that are reverse-biased during normal operation. However, certain overvoltage conditions can forward-bias these junctions to cause high currents that could possibly destroy the devices.





Figure 1, Bad

In the basic C-MOS analog switch, the parasitic junctions are reversed-biased during normal operation. Large overvoltages, however, make them forward-biased and draw large currents.

The parasitic junctions are actually npn and pnp transistors that are normally reverse-biased by the applied body potentials. However, because many analog switches, and especially multiplexers, are connected to their analog sources through long lines, they are highly susceptible to externally induced voltage spikes. For example, these spikes, which can often exceed the p-channel body potential, V+, can inadvertently turn on a normally off switch

The n-channel device is similarly affected when the parasitic npn transistor is turned on by a negative overvoltage. This action, commonly known as channel interaction, causes momentary channel-tochannel shorting, which introduces significant errors in the system. This intermittent condition, which is seldom destructive, is rarely isolated because it occurs only randomly.

One of the adverse effects of channel interaction is illustrated in Fig. 2. Channel 1 of an analog multiplexer is selected when all other channels are off. Channel 16 receives an input-noise spike that momentarily exceeds the positive supply. The sequence causes channel 1 read-out to be +16V because of interaction with channel 16 just before initiating the hold command to the sample-and-hold device. To prevent this annoyance requires additional protective circuits that clamp each channel input to a voltage below the threshold of the parasitics to ensure that the channels remain inactive under any conditions.




#### Figure 2. Worse

With CMOS devices, noise spikes can cause channel interaction. In this multiplexer, although channel 1 is only one selected, noise spikes cause cross talk in channel 16, which affects reading.

A more serious condition exists when the substrates (p- or n-) lose their respective potentials to ground (Fig. 3) —a condition that occurs when power to the device is turned off while the analog signals are still present. In this situation, the analog switch, which at that point represents a diode connected through the low impedance of the supply, draws high current from the analog source.

This current turns on the switch through its parasitics and shorts all channels to the output. These shorts can easily be catastrophic in multiplexer systems that have different power supplies for the analog source and the multiplexer switch. An error during troubleshooting or an inadvertent supply glitch can trigger this fault mode and destroy the whole system. Therefore, there is obviously much more to system reliability than having latch-proof C-MOS devices.



#### Figure 3. Still Worse

Most serious in CMOS switches is losing substrate potential to ground. This condition, which happens when power is lost and the analog signal is present, causes very high currents.

# CONSIDERING LATCH-PROOF JI TECHNOLOGY

The standard JI process has been modified by what is claimed to be latch-proof construction through control of the effective betas of the parasitic transistors. A cross section in Fig. 4(a) shows the C-MOS structure along with its parasitic transistors and the equivalent circuit in Fig. 4(b) that gives rise to the silicon-controlled-rectifier latch-up problem.

Under any of the fault conditions previously mentioned, the npn and/or pnp can trigger this quasidual-gate SCR into a state of high conduction. If the transistor  $\beta$  product is 1 or greater, this configuration is sustained until either the device burns up or all sources of power are removed. By using a buried-layer configuration, as shown in the cross section, the  $\beta$  product is reduced to less than 1, eliminating the latch-up conditions.

Again, especially in multiplexer applications, the latch-free devices do not guarantee against destruction, and the JI multiplexer still requires costly discrete circuits around the device, as shown in Fig 5. If an overvoltage exists, the resistor/diode circuit at each analog input limits the input voltage to the




Figure 4. Latch-Proof. Junction-Isolated devices are now made latch-proof with a buried-layer configuration (a), which keeps beta of parasitic transistor under unity. That kills chance for latch-up (b), which plagues devices built with older junction-isolation technology.




Figure 5. Protection still needed. Although new JI devices won't latch up, they still can be destroyed by large currents. That's why typical JI multiplexers, like the one shown here, still need to be surrounded by external protective components, which drive up system costs.

supply-voltage range to prevent the parasitic transistor action.

The resistors limit the overvoltage currents through the diodes. The diodes must have a low threshold voltage-much lower than the 0.6V silicon-junction threshold of the internal parasitic diodes-to ensure that the parasitics do not turn on.

A germanium diode offers a low threshold voltage, but its high leakage current makes it impractical, especially in 0.1% systems. Therefore, in most applications, more expensive low-leakage diodes are used.

For example, Schottky diodes meet the requirements, but they cost about 50 cents each in volume, and the total cost per multiplexer, including parts and labor, for the discrete protection circuit may well be double the initial purchase price of the device. Even then, its reliability will never approach that of an IC that has this protection already built in.

### THE FLOATING-BODY JI TECHNOLOGY

Standard JI technology allows another approach to latch-proof device construction: a portion of the SCR continuity is broken by floating the "body" or substrate of the n-channel switching device. A cross section of this process is similar to that in Fig. 4(a), excluding the buried layer and the negative supply connection to the p- substrate, so that the dual-gate SCR is changed to a single -gate device that can only be triggered by the pnp parasitic. This, of course, reduces the latch-up probability by 50%.

8-30

To completely eliminate latch-up, as before, the  $\beta$  product of the transistors is reduced to less than 1. This accomplishment, certainly a significant improvement over the conventional process, offers greater reliability, but certain trade-offs must be made when the body of a MOSFET is floated.


Nominal source-to-drain breakdown voltages are reduced which limit the peak-to-peak signal range. Over-all breakdown is limited by the collectoremitter breakdown voltage, BVCEO, of the npn parasitic transistor of the floating n-channel MOSFET. The breakdown voltage increases with the degree of reverse-bias potential applied to the substrate. With a floating body, BVCEO is minimum, so particular care is necessary when using these devices in configurations such as single-pole singlethrow, single-pole double-throw, dpst, and dpdt, where each side of the switch connects to opposite polarities. The peak-to-peak handling capability is specified at a minimum of 22V: therefore, 30V pk-pk cannot be switched with  $\pm$  15V supplies, as it can with other C-MOS devices.

What's more, the leakage currents of floating-body JI devices are higher than other types, simply because the  $l_{CEO}$  of the floating base for the npn is much greater than the  $l_{CBO}$  of other devices having fixed reversed-biased body potentials. The increased leakage currents in spst switches may not be too significant.

However, in multiplexers that have the outputs of as many as 16 switches tied together in one IC, the total summation of currents can significantly affect system accuracy. For example, the specification for a worstcase 16-channel floating-body multiplexer is 10 microamperes, and the channel on resistance is 550 ohms. The dc-offset error would be 5.5 millivolts, representing an accuracy to 0.055%.

Other 16-channel types specify worst-case parameters of 500 nanoamperes and channel resistance between 550 ohms and 2 kilohms. Their dc-offset error is between 0.28 mV and 1 mV, respectively, allowing accuracy to 0.01% or better.


Finally, the effective off impedance of the floatingbody switch is degraded by the floating-body technique. Off-isolation characteristics of a MOSFET are primarily determined by its source-to-drain capacitance. But with the base floating, the effective capacitance from emitter to collector is increased by the series combination of emitter-base and base-collector-junction capacitances (Fig. 6a). This increase degrades the over-all off-isolation characteristics. For example, the off isolation for a typical floatingbody channel at 1 megahertz that has RL = 100 ohms is specified to be -54 decibels, which compares favorable with other types. However, at lower frequencies such as 1 kHz, the isolation is only -62dB, compared to more than -110dB for improved devices. Capacitances C1 and C2 for them are shunted by the low ac impedance of the supply voltage (Fig. 6b).



Floating-body switches have degraded "off" impedance because total capacitance (a) combines two junction capacitances. In DI circuit (b), capacitances are shunted out.

## THE LINEAR DIELECTRIC-ISOLATION TECHNOLOGY


The linear dielectric-isolation process requires no modifications to guard against latch-up. Its basic construction ensures that the SCR configuration that causes latch-up can not exist. The functional cross section in Fig. 7 reveals the silicon-dioxide isolation barrier fabricated between all parasitic transistors. This isolation allows each active element to be self-contained and independent with no interface junctions. At most, only three-layer structures are permitted for each tub, so that four-layer strucures, or SCRs, are impossible. Also, since the DI technology requires no guard bands, junction capacitances, leakage currents, and size are minimized. The resulting increase in packing density per wafer, together with increased yields, enables these devices to be cost-competitive with other types.



#### Figure 7. How DI Does It

Dielectric isolation eliminates latch-up by a silicon-dioxide isolation barrier between devices. This separates all active elements, eliminating interface junctions that cause parasitic SCR's.

In working with DI devices, the IC designer is not burdened with the fixed substrate potentials found in JI devices. He may let the substrate float, fix it to some potential, or even modulate it. Fig. 8 depicts a typical DI analog switch circuit that minimizes the variation of on resistance with the analog signal. Ordinarily, in conventional circuits, the body or substrate potentials of the n and p-channel devices are fixed and the source-to-body bias potentials vary with the analog input voltage. This change in body bias causes a wide variation of on resistance within the analog signal range. However, in the DI circuit, the bodies of P<sub>1</sub> and N<sub>1</sub> are connected together through N<sub>3</sub> during the on state. This allows the body to follow the input voltage providing a constant source-body bias and therefore a constant on resistance. During the off state, the bodies of N<sub>1</sub> and P<sub>1</sub> are at their respective supply potentials through P<sub>2</sub> and N<sub>2</sub>, thereby preserving high off isolation and low leakage currents.




#### Figure 8. DI Does It

In dielectrically isolated switches, on resistance modulation by the analog input is minimized by connecting  $N_1$  and  $P_1$  bodies together through  $N_3$ .

## DESIGNING A FOOLPROOF C-MOS ANALOG MULTIPLEXER

In dielectrically isolated multiplexer circuits, protection can be provided on the chip primarily to eliminate channel interaction. This protection prevents normally off channels from being turned on by parasitics from other channels. And because this interaction is prevented, even worst-case powersupply faults cannot destroy the device. Moreover, since DI structures have no SCR effect, protection against latch-up and power-sequencing are not necessary. In short, DI multiplexers with built-in protection can withstand virtually any conceivable fault from the outside world.

The typical protected DI multiplexer (Fig. 9) benefits from a combined bipolar/C-MOS technology. The illustrated bipolar section is used to sense an analog overvoltage condition and steer current away from the parasitic MOSFET junctions. Each of the switching devices, N<sub>1</sub> and P<sub>1</sub>, has its own protection circuits. Devices P<sub>3</sub>, D<sub>6</sub>, D<sub>7</sub> and Q<sub>6</sub> protect P<sub>1</sub> while N<sub>3</sub>, D<sub>4</sub>, D<sub>5</sub>, and Q<sub>5</sub> protect N<sub>1</sub>. When the switch is off, the substrate of the p-channel FET, P<sub>1</sub>, is connected to V+ through P<sub>3</sub> and diode D<sub>7</sub> for maximum isolation and low leakage currents in the off state. If the input voltage suddenly exceeds V+, the source-body junction, which would normally conduct, is instead clamped by transistor  $Q_6$ .



#### Figure 9. Winning Combination

Combining bipolar and MOS technologies in the same multiplexer gives built-in protection. This circuit is typical for each channel in multiplexers HI-506A, HI-507A, HI-508A, and HI-509A.


The base-emitter junction conducts to hold the source-body diode off with a saturation voltage  $V_{CE}(SAT)$  of about 0.2V. Thus clamped, the switch is protected from the effects of overvoltage.

Clamp Q<sub>6</sub> always turns on before the forwardvoltage drop of the source-body diode is exceeded because diode D<sub>6</sub> requires an additional forwardvoltage drop for conduction through the parasitic junction. Moreover, resistor R<sub>1</sub> limits the current flowing through Q<sub>6</sub> when high overvoltages exist. Although R<sub>1</sub> adds to the total on-resistance of the channel, its associated error is insignificant, since most systems provide high-impedance buffering anyway. For negative overvoltages, N<sub>1</sub> is similarly protected. What's more, the protection circuit, rated at a nominal overvoltage of  $\pm 33V$ , reveals a cross-talk current of only about 5na (Fig. 10).

When the switch is normally turned on, the substrates of N<sub>1</sub> and P<sub>1</sub> are connected together through N<sub>2</sub>, which, as described before, results in a constant on resistance.

This condition represents an absolute error from channel interaction of only 6 microvolts (R<sub>ON</sub> x 5NA)-certainly negligible in most systems. In contrast, floating-body types have guarantees only that they won't be burned up by  $\pm 25V$  overvoltage. Their manufacturers do not make any claim against channel interaction. In fact, channel interaction occurs readily in these devices when the n- and p-channel thresholds are exceeded by an overvolt-

age. For example, the n-channel device, although floating, would be inadvertently turned on if the analog input exceeded the negative supply by its gate-to-source threshold, which is typically 1.5V.



#### Figure 10. Blocking Cross Talk


DI switches have minimal cross-talk problems. An overvoltage of 33V produces a cross-talk current of only 5nA- an absolute error from channel interaction of only  $6\,\mu V.$ 

### ADDING BENEFITS

RESULTS OF DIGITAL-INPUT PROTECTION TEST (20 DIELECTRICALLY ISOLATED UNITS)			
STRESS STEP/VOLTS	FAILURES		
500	o		
1,000	0		
1,500	0		
2,000	1		
2,500	0		
3,000	3		
3,500	0		
4,000	3		


Additional DI benefits are passed on to the user in the design of the digital input-protection circuit shown in Fig. 11. The fabrication of all components as isolated silicon islands eliminates any possibility of latch-up. The diodes switch fast and quickly discharge any static charge that may appear at the digital MOS input gates. The table gives the results of a step-stress analysis performed on 20 units. A total of 80% survived the 3.5 kilovolt level, and only one failed below 2kV.

The DI technology enables a wide variety of active elements to be integrated on the same chip to provide maximum versatility. For example, in the transistortransistor-logic/C-MOS reference circuit shown in



#### Figure 11. Digital Protection

DI devices also protect digital inputs. For example, the diodes in this circuit quickly discharge any static charge that may appear on an MOS input gate.



#### Figure 12. Packing It In


DI technology increases chip density of analog switch, allowing more clrcuit capability per package. For example, DI designs make possible this internal logic reference clrcuit in HI-200 and HI-201 switches.

Fig. 12, the bipolar technology enables realization of a simple zener reference circuit, consisting of resistor  $R_2$  and transistors  $\Omega_1$ ,  $\Omega_2$ , and  $\Omega_3$ .

The circuit develops a stable 5V reference for interfacing with TTL and eliminates the need for an additional 5V logic supply. Current for the zener (Q<sub>3</sub>) is supplied through the normally on MOSFET, P<sub>1</sub>, which can be easily turned off if not needed to minimize power consumption when interfacing with C-MOS-logic circuits. P<sub>1</sub> turns off when V+ or supply voltage V<sub>DD</sub> is applied to the reference terminal V<sub>REF</sub> to convert the IC's power-consumption from bipolar to C-MOS level. If power is not critical, V<sub>REF</sub> can be left open to speed switching.

In high-speed data-acquisition systems, the designer is concerned with both quiescent power and dynamic power consumption. If JI devices are used, the capacitance or leakage currents are so high they contribute a major portion of total power consumption. That situation is caused by the large-geometry parasitic junctions formed by the n-junction.

In contrast, the smaller substrate area of the DI device provides much less power drain. Dynamic-power consumption as a function of frequency for several 16-channel analog multiplexers with  $\pm 15V$  supplies is shown in Fig. 13. The DI device consumes only 100mW at 1 MHz to yield the best speed-power product.



#### Figure 13, DI Performs

Di devices not only perform well, but do it with less power. Dynamic-power-consumption data for commercial multiplexers shows DI device consuming only 100mW at 1MHz.



# DIGITAL TO ANALOG CONVERTER TERMINOLOGY

BY DICK TI TUNG

### INTRODUCTION

In recent years the development and rapid reduction in cost of digital integrated circuits have resulted in an explosion in the applications of digital processing systems in the area of data acquisition and automatic process control. The need for a building block, such as the digital-to-analog converter (DAC), which interfaces the digital system with the analog world, is evident.

The purpose of digital-to-analog conversion is to produce a unique but consistent analog quantity, voltage or current, for a given digital input code. The most commonly used input digital code to a DAC is the natural binary number. A natural binary number is represented as

 $N = A_n 2^n + A_{n-1} 2^{n-1} + \ldots + A_1 2^1 + A_0 2^0 + A_{n-1} 2^{-1} + \ldots + A_n 2^{\frac{1}{n}} n$ 

where the coefficients A  $_i$  (for  $n \geqslant i \geqslant -n)$  assume the values of "0" or "1" and as called a "bit". The left half portion of the binary number N

 $A_n 2^n + A_{n-1} 2^{n-1} + \ldots + A_1 2^1 + A_0 2^0$ 

constitutes the integer part of the number N, whereas the right portion

 $A_{-1}2^{-1} + A_{-2}2^{-2} + \ldots + A_{-n}2^{-n}$ 

constitutes the fractional part of the number N. The bit that carries the greatest weight (left most bit) is called the most significant bit, or MSB. Similarly, the bit with the smallest weight (right most bit) is called the least significant bit, or LSB.

The analog output of a n-bit binary DAC is related to its binary number in the following manner:

$$E_0 = FS(A_{-1}2^{-1} + A_{-2}2^{-2} + ... + A_{-n}2^{-n})$$

where the term FS is defined as the nominal Full-Scale output of the DAC and it is known as the unreachable Full-Scale. It is easy to see that the actual Full-Scale output of the DAC, EFS, with all the input bits "1" is

$$EFS = FS(2^{-1} + 2^{-2} + ... + 2^{-n}) = FS(1-2^{-n}).$$

The term  $FS(1/2^n)$  is the smallest output level that the DAC can resolve and it is known as the 1 LSB output level change. It is universal practice that the input code of a DAC is written in the form of binary integer with the fractional nature of the corresponding number understood.

As an example, the transfer function of an ideal 3-bit binary DAC is plotted as shown in Figure 1. Since a 3-bit DAC has only 8 discrete input codes which correspond to 8 different output levels (ranging from zero to 7/8 FS), no other output levels can exist and it is plotted as a bar graph. The line that connects the Zero and FS is called the Gain Curve.





Figure 1 – Ideal Transfer Function Straight Binary (Unipolar)

There are two other input codings associated with binary DACs known as Bipolar codes, which are offset binary and two's complement binary codes. The offset binary code is obtained by offsetting the binary code such that the half-scale code,  $10 \ldots 0$ , becomes zero. And the two's complement code is achieved by inverting the MSB of the offset binary code such that it is mathematically consistent with computer arithmetic. The transfer functions for the 3-bit DAC with offset binary input code and two's complement input code are plotted as shown in Figure 2 and Figure 3, respectively. (The +FS and -FS limits are used for easy interpretation of Bipolar operations. They are not confined by the previous definition of FS.)

In practical DACs, the zero output level may not be exactly zero (offset error), the range from zero to FS may not be exactly as specified (gain error), the differences in output levels may not be changing uniformly (nonlinearity), and so on. In selecting a DAC for a given application, some characteristics may have to be weighted more than the others. An understanding of some of the terms and characteristics involved in D/A conversion is helpful in choosing the correct part.








Figure 3 – Ideal Transfer Function Two's Complement (Bipolar)

## TERMINOLOGY

Least Significant Bit (LSB) – The digital input bit carrying the lowest numerical weight  $(1/2^n)$ ; or the analog output level shift associated with this bit (FSR/2<sup>n</sup>) which is the smallest possible analog output step.

Most Significant Bit (MSB) – The digital input bit carrying the highest numerical weight (1/2); or the analog output level shift associated with this bit. In a binary DAC the MSB creates a 1/2 FSR output level shift.

**Resolution** – An indication of the number of possible analog output levels a DAC will produce. Usually, it is expressed as the number of input bits. For example, a 12-bit binary DAC will have  $2^{12} = 4096$ possible output levels (including zero) and it has a resolution of 12 bits.

Absolute Accuracy - A measure of the deviation of the analog output level from the ideal value under any input combination. Accuracy can be expressed as a percentage of full scale range, a number of bits (n bits accuracy means a magnitude of 1/2<sup>n</sup> FSR possible error may exist), or a fraction of the LSB (if a DAC with n-bit resolution has 1/2 LSB accuracy the magnitude of the possible error is  $1/2(1/2^{n}FSR)$ ). Accuracy may be of the same, higher, or lower order of magnitude as the resolution. Possible error in individual bit weight may be cumulative with combination of bits and may change due to temperature variations. Usually, the accuracy of a DAC is expressed in terms of nonlinearity, differential nonlinearity, and zero and gain drift due to temperature variations.

**Nonlinearity (linearity error)** – A measure of the deviation of the analog output level from an ideal straight line transfer curve drawn between zero and full scale (commonly referred as endpoint linearity).

Differential Nonlinearity – A measure of the deviation between the actual output level change from the ideal (1 LSB) output level change for a one bit change in input code. A differential nonlinearity of  $\pm 1$  LSB or less guarantees monotonicity; that is the output always increases for an increasing input.

Gain Drift – A measure of the change in full scale analog output, with all bits 1's, over the specified temperature range expressed in parts per million of full scale range per °C (PPM of FSR/°C). It is measured with respect to  $+25^{\circ}$ C at high (T<sub>H</sub>) and low (T<sub>L</sub>) temperature, and it is specified the larger of the two representing worst case drift.

Offset Drift (Unipolar or Bipolar) – A measure of the change in analog output, with all bits 0's, over the specified temperature range expressed in parts per million of full scale range per °C (PPM of FSR/°C). It is measured with respect to  $+25^{\circ}$ C at high (T<sub>H</sub>) and low (T<sub>L</sub>) temperature, and it is specified the larger of the two representing worst case drift.

Settling Time — The total time measured from a digital input change to the time the analog output reaches its new value within a specified error band. Usually, the settling time is specified for a DAC to settle for a Full-Scale code change  $(00 \ldots 0 \text{ to } 11 \ldots 1 \text{ or } 01 \ldots 0)$  to within  $^{+1}/_{2}$  LSB of its final value.

**Compliance** – Compliance voltage is the maximum output voltage range that can be tolerated and still maintain the specified accuracy.

The effects of gain error, offset error, nonlinearity, and differential nonlinearity on the transfer functions are plotted, respectively, as shown in Figure 4, 5, 6, & 7. A conversion chart which shows the number of bits and its resolution is given in Table 1.





Figure 5 - Offset Error



#0F		RESOLUTION		TEMPCO PPM/ºC - 1 LSB DRIFT OVER		
BITS	LSB	%	РРМ	0°C ≼ TA ≼ 75°C	-55°C ≼ TA ≼ 125°C	
6	<sup>FS</sup> /64	1.5620	15,625	208.3	86.8	
7	FS/128	0.7812	7.812	104.2	43.4	
8	FS/256	0.3906	3,906	52.1	21.7	
9	FS/512	0.1953	1,953	26 0	10.9	
10	FS/1024	0.0977	977	13.0	5.4	
11	FS/2048	0.0488	488	6.5	2.7	
12	FS/4096	0.0244	244	3.3	1,4	
13	FS/8192	0.0122	122	1.6	0 68	
14	FS/16384	0.00610	61	0.8	0.34	
15	FS/32768	0.00305	31	0.4	0.17	
16	FS/65536	0.00153	15	0 2	0.08	



## ANALOG-TO-DIGITAL CONVERTER (ADC)

The uses of high speed DACs in CRT display, industrial process control, signal regeneration, etc., are well established. Perhaps one of the most important applications is to use the DAC in high speed ADC design. There are two types of ADC design where high speed and high resolution DACs are essential.

#### TRACKING ADC OR SERVO TYPE ADC

The tracking ADC is very efficient in monitoring one analog signal continuously, converting it into a sequence of digital codes representing the analog signal in real time.

Functionally, the analog input is compared with the output of a DAC, with the digital input of the DAC being driven by a counter. After the ADC is turned on, the counter increments until the DAC output crosses the analog input value. The counter will then, running up or down, drive the DAC 1 LSB at a time to track the input signal. The counter state represents the digital equivalent of the input signal.

In Figure 1, the analog input is fed into the span resistor of a DAC. The analog input voltage range is selectable in the same way as the output voltage range of the DAC. The net current flow through the ladder termination resistance, i.e.2k $\Omega$  for HI-562A,produces an error voltage at the DAC output. This error voltage is compared with 1/2 LSB by a comparator. When the error voltage is within  $\pm$  1/2 LSB range, the Q output of the comparators are both low, which stops the counter and gives a data ready signal to indicate that the digital output is correct. If the error exceeds the  $\pm$ 1/2 LSB range, the counter is enabled and driven in an up or down direction depending on the polarity of the error voltage.

Since the digital output changes state only when there is a significant change in the analog input, the data ready signal is then very useful in adaptive systems or computer systems for efficient data transfer. When monitoring a slowly varying input, it is necessary to

# DIGITAL TO ANALOG CONVERTER HIGH SPEED ADC APPLICATIONS

BY DICK TI TUNG

read the digital output only after a change has taken place. The data ready signal could be used to trigger a flip-flop to indicate the condition and reset it after read-out.

The main disadvantage of the tracking ADC is that the time required to initially acquire a signal, for a 12 bit ADC, could be up to 4096 clock periods. The input signal usually must be filtered so that its rate of change does not exceed the tracking range of the ADC (1 LSB per clock period).

#### SUCCESSIVE-APPROXIMATION ADC

Perhaps the most widely used technique for a high speed analog-to-digital converter design is the successive approximation method. Ideal for interfacing with computers, this type is capable of both high speed and high resolution, and the conversion time is fixed and independent of the magnitude of the input voltage.

Figure 2 shows a block diagram of a successiveapproximation ADC. When a negative going start conversion pulse is applied to the ADC, the internal registers of the successive approximation register (SAR) are set to low except for the MSB, which is set to high. This turns on the MSB of the DAC. The FS output current of the DAC is compared with the current fed through the span resistor by the analog input. The net current flow through the ladder termination resistance produces an error voltage at the DAC output. This error voltage is then compared with a fixed reference by a comparator to determine whether the analog input is greater or less than the present state of the DAC. The result of the comparison is clocked into the SAR at the rising edge of the clock. The MSB of the SAR will be set to high if the analog input is greater; otherwise, it will be set to low. At the same time, the second bit of the SAR is set to high with the remaining bits at their previous states. During the second clock period, the sum of the result of the first choice and the weight of the second bit is compared with the analog input. The second bit is set to high or low in the same manner as the MSB, and so on, until the LSB is updated.

During this conversion time, the output of a status flip-flop is set to high, indicating that a conversion is taking place. It will return to low at the end of conversion to signify that the output state of the SAR represents the digital equivalent of the input analog voltage.

It is easy to see that in any successive-approximation ADC application, the analog input should remain reasonably constant during the conversion to avoid erroneous results. This is usually accomplished by using a sample-and-hold circuit in the analog line.

## DATA ACQUISITION SYSTEM

The functional diagram of a 16-channel data acquisition system is shown in Figure 3. Functionally, the outputs of the binary counter are fed to the 16channel analog multiplexer to serve as the channel select signals, and it is also fed to the 4 line to 16 line digital decoder as address inputs. At the rising edge of the clock pulse, an analog input channel is selected, and the sample and hold circuit (S/H) is set to sample. The duration of the "1" state of the clock pulse should be adjusted such that the output of the S/H would settle to its required accuracy. At the falling edge of the clock pulse, the S/H holds the signal level acquired during the clock "1" state, and with one gate delay time, the ADC commences its conversion. Once the conversion is completed, the  $\overline{CC}$  signal from the ADC will enable the decoder to send out a decoded signal to strobe the ADC output into the proper storage register. The duration of the "0" state of the clock pulse should be adjusted to allow the proper data entry to the storage register. The next analog input channel will be acquired for the next clock period, and so on. If a 50kHz clock pulse is used, the data will be refreshed every  $320 \mu s$ .

This 16-channel data acquisition system is applicable to industrial process control, and multi-channel panel display. It can also interface with an intelligent terminal, such as a micro-computer system, to provide multi-channel data conversion function. The offset error and gain error of the data acquisition system over the operating temperature range can be easily compensated by proper programming.

By the same token, a 15-channel data acquisition system with offset correction could be easily incorporated as shown in Figure 4. Consider the case that one of the analog input channels is dedicated to sense the ground level, and its binary equivalent is stored in latch register B in its complementary form to establish a ground reference in real time. All the other analog input channels will then be converted and stored in register A, one at a time. The binary adder will perform the binary subtraction in less than 1 $\mu$ s for the given pair of A and B. This, in fact, eliminates the offset error of the ADC, offset error of the S/H circuit, and excess droop of the S/H due to temperature variation. This circuit is easy to implement and is especially useful when an intelligent terminal is not available. To expand this concept one step further, the gain error of the system due to temperature variations could also be eliminated if a binary multiplier is used to correct the gain facter in real time.





Figure 2. Successive-Approximation ADC








Figure 4. 15 Channel Data Acquisition System with Offset Correction



## INTRODUCTION

The military temperature range HA-5190 and its commercial temperature equivalent, HA-5195, are monolithic operational amplifiers featuring  $\pm 200V/\mu$ s slew rate, 150mHz gain-bandwidth-product, and 70ns settling time. Similar performance has previously been available only in more costly modular and hybrid amplifiers, which require much higher bandwidth and slew rate to achieve the same settling time as HA-5190/5195. Since it exhibits a classical -6dB/octave rolloff over most of its frequency range, remarkably smooth output wave forms are generated by HA-5190 when reasonable care is employed.

Applications for this op amp include pulse, RF, and video amplifiers, wave form generators, high speed data acquisition and instrumentation circuits.

## INSIDE THE HA-5190/5195


Figure 1 shows the schematic of the HA-5190/5195 design. The schematic can be simplified to show the AC signal path as shown in Figure 2.

The input stage consists of two symmetrical differential transistor pairs. The signal path for positive going signals is  $\Omega_1$ ,  $\Omega_2$ , and  $\Omega_3$ , while negative going signals pass through  $\Omega_4$ ,  $\Omega_5$ , and  $\Omega_6$ . The signal then goes through the output stage (represented by the voltage follower symbol) consisting of one PNP and two NPN emitter followers.

In Figure 2, the compensation network is C<sub>1</sub>, C<sub>2</sub>, C<sub>3</sub>, and R<sub>29</sub>. This network makes the amplifier system appear as second-order critically damped. The scheme produces the dominant pole plus two zeros. The zeros are positioned to cancel the effects of undesired poles developed by the  $F_t$  of the transistors.

# HA-5190/5195 FAST SETTLING OPERATIONAL AMPLIFIER

G. COTREAU, D. JONES, R. WHITEHEAD








Figure 2. Simplified HA-5190 Schematic.

## CONSIDERATIONS FOR PROTOTYPING

When using the HA-5190, high frequency layout techniques are recommended for bread-boarding. The device should be mounted through a ground plane. If an IC socket is to be used, Teflon types are recommended. Feedback components should be mounted between Teflon insulated standoffs located as close as possible to the device pins.

The input impedance characteristic of the HA-5190 is such that the closed loop performance (DC and AC) will depend on both the feedback component ratio and the actual impedance presented to each amplifier input. For best high frequency performance, resistor values for feedback networks should be limited to a maximum of 5K ohms (preferably less than 1K ohm). Film type resistors are recommended. Power supply decoupling with ceramic capacitors from the device supply pins to ground is essential.

It is recommended that optimum circuit values for a particular application be developed through experimentation using amplifiers from several production runs. The PC artwork in the vicinity of the HA-5190 should be prototyped early to determine any sensitivites to layout.

### **OPERATION AT ELEVATED TEMPERATURES**

HA-5190/5195 may be used without a heat sink up to +75°C ambient. Above this temperature the power derating is 8.7mW/°C and a heat sink should be used. THERMALLOY model 6007 heat sink is recommended. For temperatures up to +125°C, the thermal resistance of the heat sink should be 30.6°C/W maximum.

#### FREQUENCY COMPENSATION

HA-5190/5195 is stable in standard DC amplifier configurations with closed loop gains exceeding +5 or -4. At these or higher gains, optimum AC performance can be achieved by keeping network resistor values as low as is practical.

Quite simple circuitry, as illustrated in Figure 3, gives excellent performance for lower closed loop gains. The compensation schemes use the amplifier's differential input impedance to reduce both the input and feedback signals thereby raising the effective noise gain approximately 14dB to a stable point on the frequency response curve.

Inverting and non-inverting unity gain connections for HA-5190 are shown in Figure 3 (a) and (c). R3 and R5 serve only to balance DC voltage offsets due to input bias current, and may be replaced with a short for AC applications. C<sub>1</sub> is not necessary for stability, but helps reduce overshoot and smooth the frequency response. Settling time or frequency response can be optimized (about 30mHz small signal bandwidth is practical) by fine tuning component values.




Figure 3. Compensation recommended when  $1 + \frac{R_2}{R_1} < 5.$ 

For closed loop gains between 1 and 5, reducing R<sub>1</sub> in Figure 3 (a) and (e) will raise the gain with minimum effect on bandwidth. However, in the inverting configuration, R<sub>1</sub> determines the input impedance, and it may be more practical to raise R<sub>2</sub> at the expense of bandwidth. In Figure 3 (e), R<sub>4</sub> and R<sub>5</sub> may be reduced as gain is increased and removed entirely at gains greater than +4.

For applications requiring 100% feedback at high frequencies, such as integrators and low pass filters, HA-5190/5195's compensation scheme should be thoroughly evaluated through experimentation. The circuit in Figure 3 (f) is quite stable, using the two 1K ohm resistors.

### SUGGESTED METHODS FOR PERFORMANCE ENHANCEMENT

To avoid compromising AC performance, the HA-5190 design does not include provisions for internal offset adjustment.

The circuits in Figure 4 (a) and (b) show two possible schemes for offset voltage adjustment.

Figure 5 (a) and (b) uses the inherent qualities of the FET to reduce input bias currents by several orders of magnitude and raise input impedance to thousands of megohms. Both circuits are shown in the unity gain follower mode. Circuit gain can be implemented using normal feedback techniques. To optimize for speed, care should be taken in layout. Experimental results yielded slew rates of approximately  $130V/\mu s$ .


Figure 5 (c) illustrates a composite inverting amplifier which greatly reduces DC errors due to the HA-5190 input bias current and gain, while retaining superior settling time. The 0 dB frequency of the integrator section approximates the open loop low frequency pole ( $\sim$ 2.5kHz) of the HA-5190. This circuit might also be connected as a current-to-voltage amplifier for use with a high accuracy, high speed DAC.

Figure 6 shows a composite amplifier scheme for boosting output current drive of the HA-5190/5195. The circuit gain (shown AV = 5) can be adjusted using normal feedback systems. HA-5190 used in conjunction with HA-2630 can drive 50 ohm coaxial cable with 10 volt peak-to-peak signals at speeds up to 200V/ $\mu$ s.

## APPLICATIONS

#### INTRODUCTION


HA-5190/5195 represents an ideal building block for high speed, precision data acquisition systems and for video pulse amplification. Although this amplifier can be used in a wide variety of other applications, the ones to be discussed show where it can be used most advantageously.





RANGE OF ADJUSTMENT FOR BOTH NON-INVERTING (LEFT) AND INVERTING AMPLIFIERS (RIGHT) DETERMINED BY PRODUCT OF VSUPPLY AND R3/R4 RATIO.


$$A_V = 1 + \frac{R_1}{R_2 + R_3}$$


#### Figure 4. Offset Nulling.



















#### Application 1 Fast DAC Output Buffer

The circuit at right illustrates the HA-5190's usefulness as a high speed DAC buffer.

The amplifier operates as a current-to-voltage converter/output buffer to the HI-5610 which is a precision 10 bit DAC with output current settling time less than 100ns. The voltage divider on the noninverting input serves to null any DC errors introduced into the system. The amplifier maximizes speed of the system since its dynamic performance exceeds that of the DAC.

#### Application 2 High Speed Sample/Hold

Sample/Hold circuits are used in many areas of data acquisition systems such as de-glitchers for D/A converters and input stages for successive approximation A/D converters.

The circuit at right uses the speed and drive capability of the HA-5190 coupled with two high speed DMOS FET switches.

The input amplifier is allowed to operate at a gain of -5 although the overall circuit gain is unity. Acquisition times of less than 100ns to 0.1% of a 1 volt input step are possible. Drift current can be appreciably reduced by using FET input buffers on the output stage of the Sample/Hold.


#### Application 3 Video Pulse Amplifier/75 ohm Coaxial Driver

HA-5190/5195 is also well suited for video pulse applications. The circuit at right could be found in various types of video broadcasting equipment where 75 ohm systems are commonly employed.

HA-5190 can drive the 75 ohm coaxial cable with signals up to 2.5 volts peak-to-peak without the need for current boosting. In this circuit the overall gain of the circuit is approximately unity because of the impedance matching network.

#### **Application 4 Output Limiter**

HA-5190 is rated for  $\pm$  5 volt output swing, and saturates at  $\pm$  7 volts. As with most op amps, recovery from output saturation is slow compared to the amplifier's normal response time; so some form of limiting, either of the input signal or in the feedback path, is desirable if saturation might occur. The circuit above illustrates a feedback limiter, where gain is reduced if the output exceeds  $\pm$  (Vz + 2Vf). A 5 volt zener with a sharp knee characteristic is recommended.





### INTRODUCTION

Offering superior performance in video and RF circuits, the HA-5190/5195 family can be used effectively in the design of television broadcast studio equipment, test instruments, and monitoring or surveillance TV systems. A very high 200V/ $\mu$ s slew rate, a full power bandwidth of 6.5MHz, and a fast settling time of only 70ns (typ) are but three of the unique characteristics which make these devices ideal for critical wideband video and RF applications. Other features include true differential operation, excellent stability with gains  $\geq$ 5, and complete freedom from latch up, the latter a result of the exclusive HARRIS dielectric isolation process combined with optimized chip design and layout.

The op amp family can be used, typically, as studio tape head, test instrument, and video camera preamplifiers, as buffers, as broadcast relay link repeaters, as coaxial line drivers, and as cable or industrial system video repeater and bridging amplifiers. Extremely versatile, the devices can be operated effectively in AGC and dc gain controlled configurations as well as in fixed gain designs, and are fully capable of driving low impedance loads.

When used in standard video amplifier configurations, the HA-5190/5195 devices easily meet or exceed the performance tolerance specifications of applicable current FCC (NTSC) composite TV signal standards as well as the requirements of EIA Tentative Standard RS-170A.

## VIDEO PERFORMANCE


The overall color video performance of the HA 5190/ 5195 family was confirmed by checking a number of standard devices. Tests were made to determine both video response and signal/noise ratio under typical operating conditions. The basic video amplifier circuit illustrated in Figure 1 was used for the tests, with the actual procedures abstracted from those described in EIA Standard RS-250-B. The general test setup is shown in Figure 2.

## VIDEO APPLICATIONS HA-5190/5195

### L. E. GARNER

#### VIDEO RESPONSE TESTS

Referring to Figure 1, the test video amplifier comprised an HA5190/5195 op amp, BNC coaxial input jack J1, input level control R1 shunted by impedance matching resistor R2, input series stabilization resistor R3, gain control network R4-Rgain, series output limiting resistor Rs, and BNC coaxial output jack J2. Operational power was supplied by a well regulated and filtered dual line operated power supply.









Figure 2-Video Response Test Setup


Initially, standard NTSC and EIA ramp and timing test signals were applied using the Tektronix Models 146A (1480) and 147A video test generators. Amplifier performance was observed and measured at various levels with a Tektronix 520A Vectorscope and HP Model 1715A 200 MHz delta time Oscilloscope. Three of the RS-250-B specified test waveforms used are illustrated in Figure 3, including the (a) ramp linearity, (b) 12.5T and 2T sine-squared pulse and bar, and (c) multiburst signals. With the test signal level maintained at 1.0V p-p, level control R1 was adjusted as needed to establish a 1.0V p-p output signal (at J2) for each gain value. The Vectorscope was used to measure color differential phase and gain, with the Oscilloscope used to check for distortion of the 2T, 12.5T, multiburst and color bar signals. The average test results are summarized in Table A. All measured values were well within applicable specifications.

#### Table A – Summary of Test Results

NOMINAL GAIN	R <sub>gain</sub>	Rs	DIFF Ø	DIFF GAIN	2T	12.5T	MULTI	COLOR BARS
1	00	0	-0.2°	-0.5%	UNM*	UNM*	FLAT	UNM*
2	1k	<b>75</b> Ω	-0.15º	≈0	UNM*	UNM*	FLAT	UNM*
5	<b>251</b> Ω	<b>200</b> Ω	-0.20	≈0	UNM*	UNM*	FLAT	UNM*
10	<b>110</b> Ω	200Ω	-0.4°	-0.5%	UNM*	UNM*	FLAT	UNM*

\*UNM : UNMEASURABLE DISTORTION






### S/N RATIO

Signal/noise (S/N) ratio measurements were made using the same basic amplifier configuration, but with Rgain fixed at  $251\Omega$ ,  $\pm1\%$ , and Rs at  $200\Omega$  $\pm5\%$ . The dc power supply terminals were bypassed with a 100  $\mu$  F tantalum capacitor. A Tektronix 147A NTSC Test Signal Generator was used as a signal source, with output measurements made using a Rhode & Schwartz Video Noise Meter, as diagrammed in Figure 4. The Tektronix 147A was set to deliver a flat field signal at 50 IRE units, with the R&S Video Noise Meter adjusted as follows: (a) 10kHz High pass, (b) Video Bandpass, (c) Subcarrier Trap OFF, (d) Internal Sync, (e) Tilt & Sag Comp OFF.

Under the specified conditions and with level control R1 adjusted to deliver a 1.0V p-p signal at J2, the measured p-p signal/RMS noise ratio averaged 68dB, or well over the minimum value required by applicable standards.





### GENERAL CONSIDERATIONS

Since the HA-5190/5195 devices do notrequire special treatment, optimum video performance can be achieved by observing standard high frequency design and wiring practices. However, the following suggestions, abstracted in part from HARRIS Application Note 525, should prove helpful when developing practical designs.

#### POWER SUPPLY REQUIREMENTS

A well-regulated, well-filtered dual dc power source is required for best operation, for the op amps draw moderate currents during normal operation. Although not essential in all applications, it is recommended that the power supply lines be decoupled using 0.01  $\mu$  F ceramic capacitors to circuit ground, with the capacitors located as near to the amplifier terminals as possible to minimize lead inductances. For optimum performance and operation at specified parameters, the dc power supply should furnish not less than  $\pm 10$ V dc, with higher source voltages ( $\pm 15$ V, typically) preferred.

#### TEMPERATURE CONSIDERATIONS

The HA-5190/5195 devices can be used without heat sinks at ambient temperatures up to 75°C. Under these conditions, the internally generated heat stabilizes device operation and ensures relative immunity to external temperature variations. At ambients above 75°C, however, the devices should be derated at 8.7mW/°C, with a suitable heat sink, such as a THERMALLOY Model 6007, used to provide adequate heat dissipation. At temperatures up to +125°C, the thermal resistance of the heat sink should be no greater than 30.6°C/W.

Under some conditions, the internally generated heat can affect other components. Therefore, avoid mounting temperature sensitive devices or components near or directly adjacent to the op amps.


#### DESIGN HINTS

A DESCRIPTION OF A

Except for their exceptional performance specifications, the HA-5190/5195 devices are essentially standard op amps and may be treated as such by the video equipment or system designer. Thus, conventional design techniques may be used when developing specific circuit configurations, as long as maximum ratings are observed and adequate compensation is made for device operational characteristics. For example, the closed loop performance (dc and ac) at gains>5 depends on both the feedback component ratio and the actual impedance at each amplifier input. Since the devices offer a comparatively low input impedance, feedback network resistor values should be 5k or less (preferably, less than 1k) for optimum high frequency performance.

If the intended video application requires a high input impedance, a FETpreamp stage may be added ahead of the HA-5190/5195 op amp, as shown in Figure 5. Full details and an additional FET input circuit are provided in HARRIS Semiconductor Application Note 525.

Where used, a FET preamp not only raises the effective input impedance from (approximately) 10k to thousands of megohms, but also reduces the input bias current requirement by several orders of magnitude. There is, of course, a trade-off in frequency response, with a FET input stage reducing the effective overall slew rate from 200V/ $\mu$ s to 130V/ $\mu$ s (typically). However, the full power bandwidth with a FET input is more than adequate for all low to mid level video applications.



Some video applications may require output currents which exceed the maximum capabilities of the HA-5190/5195 devices. In these cases, the HA-5190/5195 op amps can be teamed with high performance current boosters such as, for example, the HA-2630/2635 devices. A typical cascaded op amp/booster circuit is illustrated in Figure 6. Since the current booster, a unity gain device, has a typical slew rate and bandwidth (Slew rate 500V/ $\mu$ s, BW 8.0MHz) far greater than that of the op amp, the overall frequency performance of the composite amplifier is essentially that of the op amp alone.

To compensate for manufacturing tolerances and ensure optimum performance, the fixed component values used in specific designs should be finalized empirically, using active devices from several production runs.




Figure 6-Boosting Output Current

#### PROTOTYPING TIPS

In accordance with standard engineering practice, new circuit designs should be breadboarded to verify overall operation. Afterwards, a number of preproduction prototypes identical to the planned production design should be assembled and tested using active devices from several production runs. These prototype tests permit optimization of component values and determination of circuit sensitivities to layout and component positioning. Preliminary environmental tests, if required, also may be made using the prototypes.

If IC sockets are used, Teflon types are preferred to minimize distributed capacitances. For the same reason, feedback components should be mounted between Teflon insulated standoffs located as close as practicable to the device pins or socket terminals. For maximum stability, film type resistors are recommended for the feedback networks. Signal carrying leads should be kept short and direct, of course, to minimize both lead inductances and distributed capacitances. The devices should be mounted through a ground plane cr, if this is impracticable, single point grounding should be used to avoid ground loops.

## TYPICAL APPLICATIONS

The test circuit given in Figure 1 may be used as a general purpose video amplifier, although minor changes in component values may be needed to optimize operation for specific requirements. Additional practical circuits are illustrated in Figures 7 and 8.

#### **RF AGC AMPLIFIER**

Designed and checked as a buffer for the head preamp of a studio video tape recorder, the circuit shown in Figure 7 functions as a wide band adjustable AGC amplifier. With an effective bandwidth of approximately 10 MHz, it is capable of handling RF input signal frequencies from 3.2 to 10MHz at levels ranging from 40mV up to 3V p-p.

AGC action is achieved by using opto coupler/isolator OCI as part of the gain control feedback loop. In operation, the positive peaks of the amplified output signal drive the OCI LED into a conducting state. Since the resistance of the OCI photosensitive element is inversely proportional to light intensity, the higher the signal level, the lower the feedback resistance to the op amp inverting input and hence the greater the negative feedback, thereby lowering Any changes in gain occur smoothly stage gain. because the inherent memory characteristic of the photoresistor acts to integrate the peak signal inputs. In practice, the stage gain is adjusted automatically to a point where the output signal positive peaks are approximately one diode drop above ground.

GAIN SET control R5 applies a fixed dc bias to the op amp non-inverting input, thus establishing the steady-state zero input signal current through the OCI LED and determining the signal level at which AGC action begins, In experimental tests under large signal conditions (i.e., EIN = 3V p-p), a GAIN SET value of -0.26V provided unity gain, while a value of -1.55V yielded on AV of 2.7 , with a flat response to 5.0MHz at both levels. Under small signal conditions (i.e.,  $E_{IN} = 40 \text{mV}$ ), gains from 8 to 50 could be achieved as the GAIN SET value was adjusted from 0.65V to -80mV. At A<sub>V</sub> = 8, the frequency response was flat to 5MHz, while at  $A_V = 80$ , the response was limited to that of the HA-5190/5195.

The effective AGC range depends on a number of factors, including individual device characteristics, the nature of the RF drive signal, the initial setting for R5, et al. Theoretically, however, the AGC range can be as high as 4000:1 for a perfect op amp, for the OCI photoresistor can vary in value from 1 Megohm with the LED dark to  $250\Omega$  with the LED full on.





Figure 7-RF AGC Amplifier






#### DC GAIN CONTROLLED VIDEO AMPLIFIER

Suitable for use in virtually any application requiring a variable gain wideband or video amplifier, the circuit illustrated in Figure 8 employs a cascaded op amp integrator and transistor buffer (Q1) to drive the amplifier gain control element. Except for a simple modification, the HA-5190/5195 stage is connected as a conventional non-inverting operational amplifier, and includes input and output impedance matching resistors R1 and R4, respectively, series stabilization resistor R2, and power supply bypass capacitors C1 and C2. The circuit differs from standard designs in that the gain control network includes a photoresistor, part of OCI. Referring to the schematic diagram, opto coupler/ isolator OCI contains two matched photoresistors, both activated by a common LED. The effective resistances offered by these devices is inversely proportional to the light emitted by the LED. The greater the current through the LED, then, the more intense its light emission, and the lower the effective values of the photoresistors. One photoresistor is part (with R3) of the HA-5190/5195 gain network, while the other forms a voltage-divider with R6 to control the bias applied to the integrator noninverting terminal.

In operation, the dc voltage supplied by GAIN control R8 is applied to the integrator inverting input terminal through input resistor R7. Depending on the relative magnitude of the control voltage, the integrator output will either charge or discharge C3. This change in output, amplified by Q1, controls the current supplied to the OCI LED through series limiting resistor R5. This action continues until the voltage applied to the integrator noninverting input by the R6-photoresistor voltage divider matches the control voltage applied by R8 to the inverting input. At the same time, of course, the ratio of the R3-photoresistor gain network is changing, adjusting the op amp stage gain. As the control (R8) voltage is readjusted, the OCI photo-resistances track these changes, automatically readjusting the op amp gain in accordances with the new control voltage setting.

In experimental tests with typical devices, the amplifier gain could be varied from 12dB to 2dB as the dc control voltage was changed from 5.0 to 10.5Volts. Typical plots of stage gain ( $A_V$ ) versus control voltage (V) are shown in Figure 9.

Since all temperature sensitive components are inside the integrator feedback loop, the circuit is quite stable with respect to changes in the ambient temperature.



#### ACKNOWLEDGEMENTS

- A. J. Carl Cooper of HARRIS CVS (Consolidated Video Systems), 1255 E. Arques Ave., Sunnyvale, CA. 94086, developed the basic circuits described herein and, in addition, devised and executed the initial evaluation and performance tests.
- B. Richard Whitehead and Robert Junkins of HARRIS SEMICONDUCTOR, P.O. Box 883, Melbourne, Fla. 32901, carried out additional confirmation tests of circuit performance and made other significant contributions to this publication.

#### REFERENCES

- 1. HA-5190/5195 Wideband, Fast Settling Operational Amplifiers (Harris data brochure)
- Application Note 525 HA-5190/5195 Fast Settling Operational Amplifier. May 1979.
- EIA STANDARD RS-170A Color Television Studio Picture Line Amplifier Output.
- 4. EIA STANDARD RS5-250-B Electrical Performance Standards for Television Relay Facilities.



## APPLYING THE HI-5900 ANALOG DATA ACQUISITION SIGNAL PROCESSOR

**BY JOHN E. SULLIVAN** 

JULY 1981

### INTRODUCTION

The HI-5900 Analog Data Acquisition Signal Processor is a powerful building block for use in a Data Acquisition Subsystem (DAS), or in stand-alone operation. Incorporating a differential analog multiplexer, a programmable gain instrumentation amplifier and track and hold amplifier, the HI-5900 is an ideal signal conditioning element for a wide range of commercial, industrial and military applications.

### FUNCTIONAL OPERATION OF THE HI-5900

As illustrated in Figure 1, the HI-5900 incorporates three primary components. An input multiplexer controls selection of the signal to be processed, the programmable gain instrumentation amplifier provides common mode signal rejection and gain while the track and hold amplifier stores the instantaneous signal level for final signal processing. Signal acquisition, including multiplexer, amplifier, and track and hold settling times, is less than  $10 \,\mu s$  to 0.01% accuracy.

The multiplexer selects one of eight possible differential analog input signals to be processed, or (it can be disabled to the high impedance state. All analog input lines have full overvoltage protection and can tolerate inputs up to 20 volts in excess of the power supply voltages for extended periods and transient spikes up to several hundred volts.

Expansion lines, MUX OUT A and MUX OUT B, can be used either to expand the number of input channels or as monitor outputs. The multiplexer exhibits a nominal 2 kilohm ON resistance; therefore, when using MUX OUT A or MUX OUT B as monitor points, a high impedance monitor ( > 1 megohm) should be used to minimize loading affects.

Select lines A<sub>0</sub>, A<sub>1</sub> and A<sub>2</sub> operate in binary mode (000 selects channel 1 and 111 selects Channel 8). The enable line, when LOW, DISABLES the multiplexer and forces its output to the high impedance state. Both the select and enable lines have an operating range of V- to +0.8 volts for a logic 0 input and 4 volts to V+ for a logic 1 input. When driving these inputs with TTL logic, a 1K ohm pullup resistor is recommended to ensure proper switching. All unused inputs (both signal and control) can be hardwired to either V- or ground for a logic 0 and +5 volts (V<sub>CC</sub>) or V+ for a logic 1.




FIGURE 1 – FUNCTIONAL BLOCK DIAGRAM

#### PROGRAMMABLE GAIN INSTRUMENTATION AMPLIFIER

The programmable gain instrumentation amplifier (PGA) operates in the true differential mode with A input signals being inverted and B input signals being noninverted. Some applications will have true differential input signals with an infinite impedance to ground. These applications should incorporate a 5 megohm resistor to ground from both the MUX OUT A and MUX OUT B outputs to allow amplifier bias currents to flow to ground.

The PGA has digitally selectable gains of 1, 2, 4 and 8 in binary format (00, G = 1; 11, G = 8). The digital control levels are identical to those of the input multiplexer, and as such require 1k ohm pullup resistors when driven from TTL logic.


The VREF LOW line can be tied to ground or used for offset nulling as illustrated in Figure 2. Other config-

urations such as level shifting or quasi-differential outputs can also be implemented as shown in Figure 5.

#### TRACK AND HOLD AMPLIFIER

The track and hold amplifier stores and holds the instantaneous signal level applied to its input when the T/H line goes to a logic 1. The T/H mode control is fully TTL compatible and requires no pullup resistor, with the track mode defined as -5 to +0.8V and the hold mode defined as +2 to +7 volts.

An external holding capacitor (typically 1000pF to minimize pedestal errors and droop rate) is used to store the signal level while in the hold mode. This capacitor should be selected for minimum dielectric absorption and leakage as found in Teflon or polystyrene types. As shown in Figure 3, the acquisition time vs. accuracy vs. droop rate is a function of the value of the holding capacitor, and can be chosen to optimize any one parameter for a given application.



VOUT = G(B-A) + VREF G = 1, 2, 4, 8






FIGURE 3 – TYPICAL SAMPLE AND HOLD PERFORMANCE AS A FUNCTION OF HOLD-ING CAPACITANCE.

## APPLICATION HINTS

#### 1. Expanding the Channel Capacity of the HI-5900

Figure 4 illustrates a typical HI-5900 with its channel capacity increased from 8 to 16 channels. Further expansion can easily be implemented by adding more address lines (each additional address line doubles the channel capacity) and the required control logic to enable each multiplexer.

#### 2. The HI-5900 in a Two-Chip DAS

The HI-5900, when teamed with the HI-5712 A/D converter as illustrated in Figure 5, will provide a two-package DAS with 12-bit accuracy and a 50kHz throughput rate. The gain selection of the HI-5900 gives this system a dynamic range of 15 bits.





FIGURE 4 - EXPANDING THE HI-5900 TO 16 INPUT CHANNELS.

SELECTED CHANNEL	A3	A <sub>2</sub>	A1	A <sub>0</sub>
1	0	0	0	0
2	0	o	0	1
3	0	0	1	Ó
4	0	0	1	1
5	0	1	0	0
6	0	1	0	1
7	0	1	1	0
8	0	1	1	1
9	1	0	0	0
10	1	0	0	1
11	1	0	1	0
12	1	0	1	1
13	1	1	0	0
14	1.	1	0	1
15	1	1	1	0
16	1	1	1	1







## INTRODUCTION

The microprocessor, with its inherent ease of use. flexibility, and numerical computing capability, has become a powerful tool for control and processing in a host of commercial, industrial and military applications. This tool, however, has had limited success in those applications interfacing the real world of analog signals. Until recently the Analog to Digital Converter (ADC), which is the analog input interface to the microprocessor, has only fulfilled part of this function. Various devices are available to easily interface the input analog signal, but require massive support to interface with the microprocessor. This "extra" interface support not only increases the overall system cost and complexity, but also reduces flexibility. The development of the HI-5712, 12 bit high performance analog to digital converter solves these and other problems by providing both an analog and microprocessor interface in a compact dual-in-line package. An LSI circuit performs all logic and interface functions while the balance of the device performs analog processing. Packaged in the unique Leadless Chip Carrier (LCC) - Hybrid form, the HI-5712 provides all the functions required to interface an analog signal to a microprocessor.

## DIGITAL INTERFACE

The successive approximation conversion technique is used in the HI-5712, as illustrated in Figure 1. The Successive Approximation Register (SAR) contains all of the digital interface and control logic for conversion and interface control. Constructed using a modified CMOS process (SAJI), the SAR combines the best features of CMOS and TTL logic. All input or output lines are fully TTL/CMOS/NMOS compatible, with inputs having low loading, and outputs providing 3.2mA of sink current in the active mode and less than 25µA loading in the three state mode. All outputs are of a three state design. Data output lines are enabled with a combination

## INTERFACING MICROPROCESSORS AND MICROCOMPUTERS WITH HI-5712 HIGH PERFORMANCE 12-BIT ANALOG-TO-DIGITAL CONVERTER

**BY JOHN E. SULLIVAN** 


of chip enable and three state enable lines, while all other outputs are enabled using only the chip enable line.

The output is structured in byte format with the most significant eight bits enabled by the enable bit EN 1-8 control line, and the least significant four bits enabled by the enable bit EN 9-12 control line. For 8-bit bus applications, the SAR 8-bit output bus can be hardwired in parallel with the SAR 4-bit output bus, eliminating the need for external drivers (see Figures 2 and 3). The fast enable/disable time (typically 60ns) of the output drivers, and their low loading characteristics minimize system integration problems for applications using unbuffered microprocessor buses (Figure 3).

The input architecture of the SAR, provides for realtime program control of analog signal conversion. Two control lines, SHORT CYCLE A and SHORT CYCLE B, control the conversion process. Conversion of 6, 8, 10 or 12-bit analog signals can be configured as per Table 1. The output format, either binary or twos complement is controlled with the MSB/MSB select line. These control lines are all internally latched into the SAR command register on the falling edge of the START CONVERT signal. These input lines can be hardwired to V<sub>CC</sub>, ground or directly connected to the microprocessor for dynamic program control as illustrated in Figure 3.

Т	A	В	L	Е	1

SHORT CYCLE A	SHORT CYCLE B	CONVERSION RESOLUTION
0	0	6 Bits
1	0	8 Bits
0	1	10 Bits
1	`1	12 Bits



**FIGURE 3** 


8

Systems requiring serial data transfer can use the serial output data port and clock output to transfer errorfree data over twisted pair lines. The SAR also contains an external clock input for those applications requiring external clock synchronization. The balance of the HI-5712 contains analog processing and conditioning circuits for conversion of the input signal.

## MICROCOMPUTER INTERFACE

Microcomputer systems using the HI-5712 ADC, unlike other converters, usually require no additional parts for optimum performance. Figures 4 and 5 show interfaces with the Intel 8748 and Motorola 6801 microcomputers. These examples are also applicable to most currently available microcomputers. Four microcomputer control lines along with the microcomputer bus satisfy all of the interface requirements. Two of the control lines control the flow of data onto the microcomputer bus. The remaining two control lines start ADC conversion and interrupt the microcomputer when data is available. As discussed previously, the command register lines, the four least significant ADC data lines, and the eight most significant ADC data lines are wired in parallel to the microcomputer bus or port. This configuration typically utilizes less than 10% of the bus or port drive capability, allowing connection of additional peripheral support chips, and eliminating the need for buffer or driver devices.

The simplicity of the hardware interface correlates directly with minimal software requirements. The software flowchart in Figure 6 illustrates typical operation. The control word to the HI-5712 need only be applied during the falling edge of the START CONVERT line.








FIGURE 5 – MOTOROLA 6801 MICROCOMPUTER INTERFACE WITH HI-5712 ADC

After meeting the minimum required set-up and hold timing, the data can be removed, freeing the bus for other functions. When the microcomputer receives the interrupt signal, signaling data available, data is then read in two bytes. Since reading of the data is nondestructive, the order of reading can be configured to minimize software requirements.

These microcomputer interfaces, although deceivingly simple, will operate at up to 100kHz throughput rates. At these speeds, high performance complex analog signal processing, for speech, process control and signal analysis applications can be easily implemented.

## MICROPROCESSOR INTERFACE

Microprocessor systems are available in two types: the minimum or unbuffered system, and the maximum or fully buffered system. The minimum system is usually found in dedicated or control process applications, while the maximum system is more common in the general purpose application. The HI-5712 ADC is equally well suited for both applications with only a bus driver added to the minimum system configurations discussed here to support the very high drive requirements to the larger maximum system.

As with any peripheral device, the HI-5712 ADC requires address decoding as illustrated in Figure 7 and 8 (Intel 8085 and Motorola 6800 interfaces). The interrupt flip-flop provides stable interrupt generation to notify the microprocessor of data availability when conversion is completed. In a manner similar to the microcomputer, the command register lines and output data lines can be wired in parallel. The minimum system application requires no buffering as the HI-5712 simultaneoulsy exhibits minimum loading with high current drive capability, and can therefore be treated as any other high impedance NMOS peripheral support device.

The software requirement is the same as a microprocessor interface. Command register data can be loaded during a Write cycle with the converter automatically initiating conversion of the rising edge of the Write signal. Data is inputted to the microprocessor in the same two byte format.

The high speed nature of the HI-5712 ADC provides all of the necessary capabilities for use with advanced signal analysis techniques. It should be noted, however, that a 12-bit conversion is completed in 8 microseconds. To fully utilize these high speed throughput rates, microprocessor systems will require operation with a high speed Direct Memory Access (DMA) as most microprocessors cannot keep pace with a 10 microsecond or faster ADC. Systems not incorporating a DMA or other high speed transfer device will be throughput-limited by the microprocessor and not the ADC.

### CONCLUSION

High performance analog processing systems using microprocessors can now be easily designed using a minimum of hardware and software support. By careful utilization of the versatile I/O features of the HI-5712, many applications can be implemented with no digital interface hardware and far less software than with other conventional devices. New horizons in signal processing are now realizable. The HI-5712, with its advanced I/O and superior analog characteristics, is an ideal solution for microprocessor/microcomputer systems with analog input interfaces.








FIGURE 6 – SOFTWARE FLOW CHART FOR MICROCOMPUTER OR MICROPROCESSOR CONTROL OF ADC









🔠 HARRIS

## APPLICATION NOTE 529

Since their introduction in the early 1970's microprocessors have dramatically displaced random logic for system design. This explosive growth of microprocessor applications has greatly influenced the increased use of peripheral interface integrated circuits (IC's). These special IC's were developed to support CRT's, printers, floppy disks and other peripheral devices, but virtually none were offered for analog input signal conditioning and conversion. Typical systems using a single microprocessor board and multiple analog interface boards became commonplace due to the lack of suitable analog interface IC's. Today, new units are available which provide microprocessor compatibility with analog input signal conditioning and processing within compact hybrid devices comparable in size to individual IC's. These new products permit the assembly of a complete analog interface and microprocessor system on a single board no larger than those used in the past for the microprocessor alone. The HI-5900 and the HI-5901 analog signal processors and the HI-5712 Analog to Digital Converter (ADC) are state-ofthe-art versions of these new hybrid devices.

A typical analog to microprocessor interface (data acquisition subsystem) consists of five functional blocks. (See Figure 1). Multiple input signals are accepted and selected by the input multiplexer, with the programmable gain instrumentation amplifier providing both common mode signal rejection and signal amplification. Additional signal processing is required between the output of the instrumentation amplifier and the ADC, for the latter cannot convert a continuously changing analog signal into digital form. The additional processing is provided by the track-and-hold stage, which samples the instantaneous value of the analog signal on command and holds this level as a steady input to the ADC until the conversion cycle is completed. The ADC supplies a series of digital output words, which correspond to the individually sampled analog levels. Finally, digital logic circuitry is required to interface the function control signals from the microprocessor to the individual circuit elements.

As shown by the dotted lines in Figure 1, two hybrid devices, the HI-5900 (or the HI-5901), and the HI-5712 contain all of the necessary analog and digital building blocks needed, for a complete two package, multi-channel data acquisition

## MICROPROCESSOR INTERFACE METHODS FOR HIGH-SPEED DATA ACQUISITION SYSTEMS

BY L. E. ENRIQUEZ, J. E. SULLIVAN, D. T. TUNG

subsystem. The HI-5900 includes an eight-channel differential input multiplexer, a precision gain programmable instrumentation amplifier and a unity gain track-and-hold stage. Designed for 16-channel pseudo-differential or single-ended applications, the HI-5901 features a 16-channel multiplexer, a precision gain programmable instrumentation amplifier and a unity gain track-and-hold amplifier. All input control lines are microprocessor compatible and well suited for NMOS, CMOS, and TTL logic.

The HI-5712 is a 12-bit, high speed ADC which features a microprocessor compatible tri-state output bus and software programmable output code and word length controls permitting its application in 8, 12, and 16-bit systems. Accepting either unipolar or bipolar inputs, the device incorporates input latches on all digital control lines, assuring full compatibility with TTL, CMOS, and NMOS logic. The unit also features an on-board, overridable, precision +10 volt reference with sufficient output current capability for external applications.

Unlike conventional hybrid technology, these products are fabricated using leadless chip carrier (LCC) techniques, which employ IC dice packaged in LCC's mounted to both sides of a multilayer ceramic substrate. The final product comprises hermetically-sealed building blocks, each visually inspected and mechanically and electrically tested to the highest standards of commercial, industrial, or military specifications prior to assembly. Subsequently, additional visual and electrical tests are made to the completed hybrid device at nominal and rated temperature extremes to ensure maximum reliability and optimum performance.

When used in combination, the HI-5900 (or 5901) and the HI-5712 form a high performance, extremely accurate twopackage data acquisition subsystem with a 50 kHz (600 kbs) throughput rate. The system is compatible with all standard microprocessor systems although the interface peripherals required will vary from one system to another, depending on individual system complexity. An example of a two chip, high performance data acquisition subsystem using a microcomputer is illustrated in Figure 2. This example, using the Intel 8748 series microcomputer, is applicable to any of the currently available chip microcomputers. Both hardware and software requirements have been minimized to reduce costs and provide maximum flexibility.

Four microcomputer control lines along with the microcomputer bus satisfy all of the interface requirements. Two of the lines are used to initiate data conversion and to interrupt the microcomputer when data is available. The remaining two lines enable data onto the bus under microcomputer control. The bus is structured so that channel selection, amplifier gain and ADC modes of operation are controlled by simply outputting data to the bus. Input data is in the form of two bytes: the first byte containing the least significant four bits. Due to the high impedance nature of the Harris parts, other devices can be added to the bus without exceeding bus load limitations.

The complete DAS operates under software control for maximum flexibility. A microcomputer internal software timing loop establishes the necessary hardware timing signals. The software flowchart in Figure 3 illustrates typical system operation.

The system as depicted operates at a 50 kHz throughput rate, while maintaining true 12-bit accuracy throughout the temperature range. Similar high performance DAS's can be implemented for a variety of applications and offering compatibility with most microcomputers.

Interfacing a DAS to a microprocessor system bus is similar to interfacing any other peripheral device. Figure 4 illustrates an interface for a typical microprocessor bus and is applicable to all popular microprocessors. As with any peripheral, a bus driver and address decoder is required. The octal latch provides stable control information during signal acquisition while the one-shot generates a start convert pulse after the required 10  $\mu$  sec delay. Two I/O locations are used for the interface: one location is used for both Read and Write and the other is a Read only. A Write to the first location loads multiplexer gain and ADC control information and 10  $\mu$  sec after the Write initiates a conversion cycle. At the end of conversion an interrupt is generated informing the microprocessor that data is available. Data can then be read in the same two byte format as previously discussed for the microcomputer. Software control for this application is merely a driver routine to support the two I/O locations and the interrupt routine, with all timing functions being generated in the hardware.

Further enhancement of system performance can be achieved with Direct Memory Access (DMA), FIFO's and other circuits to alleviate the high speed data handling requirements that a 50 kHz throughput DAS places on the microprocessor.

In conclusion, a single board microprocessor DAS can now be easily implemented using newly available hybrid analog interface devices. These devices not only support the requirements of microprocessor system buses but provide superior performance compared to discrete designs, while using far less printed circuit (PC) board real estate. The versatile HI-5900, HI-5901 and HI-5712 devices offer ideal solutions for these and other applications requiring high performance, and cost-effective microprocessor interface capability.





Figure 1 Data Acquisition Subsystem






Figure 2. Microcomputer with High Performance Data Acquisition Subsystem







Figure 4. Microprocessor DAS and Interface



The continuing pressure for higher resolution and higher accuracy Data Acquisition Systems requires smaller overall system offset errors. Historically, with eight-bit systems, offsets of up to 30 or 40 millivolts were acceptable, and the use of trimpots or fixed resistors for adjustment was more than adequate. State-of-the-art systems with 12 to 16bit resolution, however, require total system offset over temperature to be less than 5 millivolts. Offset voltages of this magnitude are difficult to achieve using trimpots, and extremely difficult to stabilize in uncontrolled thermal environments.

Ideally, a DAS system should have less than  $\pm 1$  LSB of offset error regardless of the number of bits incorporated in the system. This goal is extremely difficult to achieve using linear design techniques. Digital design techniques, however, can be used to null offsets, typically to  $\pm 1/2$  LSB over the complete temperature operating range.

A typical Data Acquisition System is illustrated in Figure 1. System offset correction can be accomplished at any stage even though each stage contributes to the overall offset. The first step to offset correction is to have the analog to digital converter



## A DATA ACQUISITION AND CONVERSION SYSTEM WITH LESS THAN ±1 LSB OFFSET ERROR

**BY JOHN E. SULLIVAN** 

(A/D) calculate the digital code representing total system offset when the input is grounded. This code, when converted back to analog form, inverted and added to the input circuitry at a convenient point, will null all offsets.

Figure 2 shows a simple digital offset correction scheme. The additional digital to analog converter (D/A) U3 and op amp U2 convert the calculated digital offset code back to analog form. Op amp U1 inverts this signal and adds it to the input differential amplifier. The inverted signal is scaled by resistors RA and RB such that a 1LSB step of the A/D is equal but opposite in sign to a 1LSB step of the D/A at TP1. This scaling can be calculated by Equation 1.

Equation 1

volts

 $\frac{VP_1}{2n1} = \frac{RA}{RB} \qquad \frac{VP_2}{2n2}$ 

Where: VP1= Dynamic range of Linear A/D in volts

- n1 = Number of Bits of A/D
- VP2= Dynamic Range of Linear D/A in
- $n_2 =$ Number of Bits of D/A
- RA = Feedback Resistor
- RB = Input Resistor




Figure 2 – Digital Error Correction Block Diagram

Measurement of the system offset is made with all digital input bits to the D/A set at logic 0. Further, the D/A is configured for bipolar operation so that a digital input bits to the D/A set at logic 0. Further, the D/A is configured for bipolar operation so that a digital zero input results in a positive half full scale output voltage at TP1. This ensures that the A/D need only measure positive offset voltages and not negative voltages, allowing for systems operating both in uinpolar and bipolar modes.

The size of the D/A converter is determined by the maximum amount of offset that must be corrected by the system:

Equation 2

 $D/A \text{ Size (Bits)} \geq \ln (Max \text{ offset } 2n1) \\ VP_1 \\ \ln(2)$ 

In operation, a spare input channel is grounded and the input to the D/A is forced to digital zero. The resulting compound offset, Voffset, is then equal to the voltage at TP1 plus all component offsets. The A/D then calculates a digital code representing  $V_{offset}$  which is latched into the D/A. Due to the inversion and scaling of the Op Amp U2, this is equivalent to subtracting Voffset from the half full scale output of the D/A. Obviously the result is the nulling of Voffset.

The most critical parameter in this circuit is the ratio of the resistors RA and RB. This ratio will determine the overall accuracy of the correction, and 1% resistors are sufficiently accurate to null all offsets. Normally for 12 and 14-bit systems, a 6-bit DAC will correct all possible offsets.




Figure 3 – Auto-Zero Analog to Digital Converter

8

Various configurations can be employed to minimize Fully automatic offset correction is parts count. added to the HI-5900/HI-5712 DAS component set using only four additional I.C.'s as shown in Figure 3. External digital logic or a microprocessor selects a spare input channel which has been previously grounded. Receipt of the Auto-Z strobe initializes the auto-zero function by clearing the latch to all zeroes, resulting in a D/A output of 32 LSB's of positive offset. The microprocessor then initiates an analog to digital conversion sequence. The Conversion Complete status line of the A/D causes the latch to strobe and store the digital offset correction term to the D/A converter. The analog correction term is then injected into the zero adjust pin of the A/D converter. Care must be taken when injecting the correction term to this point on the A/D since the ratio of RA/RB is affected by the impedance of the summing junction.

Table 1 lists the accuracy of correction for various full scale input ranges. The offset after correction listed in the Table is the maximum observed offset when 10 different 5900's and 5712's were tested at all temperature ranges between -55°C, and

+125°C ambient. In no case did the offset after correction ever exceed 1LSB of the analog to digital converter.

HI-5712 INPUT CONFIGURATION	RS	RĄ	OFFSET AFTER CORRECTION
0 TO +10V	<b>681</b> Ω	147kΩ	0.5mV
0 TO +20V	<b>825</b> Ω	$147 k\Omega$	1.0mV
-5V TO +5V	<b>580</b> Ω	147kΩ	1.0mV
-10V TO +10V	<b>681</b> Ω	147kΩ	2.0mV

Table 1 - Offset Correction Accuracy

Along with the straight forward benefit of greatly improved offset performance, this correction technique eliminates the requirement for any offset adjustments, either initially or during the operating life of the DAS. In practice, the auto-zero function need only to be used after system power is applied or after a significant change in ambient temperature. Therefore, high performance microprocessor-based DAS systems requiring maximum performance can employ this technique to improve accuracy with minimal impact on throughput rate.



## INTRODUCTION

A choice of three approaches is available when implementing a data conversion system: 1). "buildfrom-scratch", 2) buy sub-systems and configure a system, or 3) purchase a pre-engineered system which meets the requirements. Also, as a matter of economics, the users of sensor-based data acquisition systems make it common practice to ensure a maximum number of elements are shared in the system. An invaluable tool used in this process is the analog switch or multiplexer. The purpose of this article is to focus attention on those parts of the system which require analog switches and to emphasize the importance of relative operating parameters.

## BASIC SYSTEM CONFIGURATIONS

A/D data conversion systems can be categorized into two general groups: 1) low level signal conversion (analog signals below 1 volt) and 2) high level signal conversion (analog signals above 1 volt). Within these categories, four basic data conversion configurations are illustrated to point out the advantages of using analog switches.

Conditioning the analog signals prior to multiplexing (Figure 1A) is the most popular system arrangement and is both efficient and capable of high performance This configuration, which shares the level signals. Figure 1B represents a more austere approach resulting in lower cost and decreased performance. This type is useful in less demanding applications such as processing high level signals. To process multichannel, single event information such as wind tunnel or seismographic measurements the arrangement shown in Figure 1C is most likely to be used. This configuration represents a more expensive, less efficient approach due to the decreased number of shared elements. Figure 1D shows the elimination of the analog multiplexer and sample

# ANALOG SWITCH APPLICATIONS IN A/D DATA CONVERSION SYSTEMS

#### **BY RICHARD WHITEHEAD**

and hold circuits. By moving the multiplexing task to the digital domain, slower and lower cost A/D converters can be used.

## TYPES OF ANALOG SWITCHES

The most commonly used types of analog switches found in today's data conversion systems are: reed relay, JFET, and CMOS. Reed relays offer low ON and high OFF resistance and are capable of handling very high voltages, but have slow speeds. JFET switches have lower OFF leakage current and are capable of very high speeds. CMOS switches, which are the most popular and widely used in multiplexer applications, have low OFF leakage currents, good speed, and stable ON resistance under varying input signal conditions.

## SELECTING THE PROPER CMOS ANALOG SWITCH

The data conversion system error budget should be used to narrow the field of CMOS analog switches suitable for the application. Primarily, the speed of the switch must be consistent with the systems's sample rate requirements without introducing unacceptable transfer error. Significant dynamic errors inherent to CMOS analog switches are OFF channel leakage current and a settling time value dictated by the device's ON resistance and its inherent capacitance. Figure 2 shows the equivalent of a CMOS analog switch giving all of the inherent and distributed properties which may become the source of unwanted system errors.

Other system restrictions may further narrow the field of candidates suitable to performing the switching task. These restrictions could include, low power budget, hostile environment, cost, alternate sourcing, and package density. It's possible that all of these restrictions could occur, and this situation may influence the user to seek a compromise solution to his problem.

Fortunately, CMOS analog switches consume very little power and only the most demanding power budget would feel the strain of their power requirements. If the operating environment of the device includes high voltage spikes, excessive noise pickup, and/or power supply interruptions, the selection should be narrowed to the internally protected analog devices such as the HARRIS HI-506A/507A. These multiplexers come with guaranteed overvoltage specifications which enhance the reliability of the data conversion system. Usually, package density, cost restrictions, and alternate source requirements are simultaneously applied, and with present CMOS analog switch availability from several vending sources, these problems should be minimal. 1+ should also be ensured that the CMOS analog switch selected does not exhibit any inherent latch-up ten-The Harris dielectrically isolated CMOS dencies. analog switches offer latch free operation.

To some users the proper CMOS analog switch selection may become complicated leading to possible alternate solutions. An example of such a situation could be in high speed data conversion system where the settling time constraint placed on the multiplexer results in an unacceptable time penalty (Figure 3A). Figure 3B shows an alternate and practical solution to this problem. The two tiered multiplexing scheme may reduce the errors caused by leakage currents and settling time by an order of magnitude. Another practical solution would be to select an analog signal processor such as the HARRIS HI-5900/5901 shown in Figures 4A and 4B. These devices facilitate user application and reduce engineering time thereby reducing overall cost.

## OTHER USES FOR CMOS ANALOG SWITCHES

Attention has been focused on the selection of CMOS analog multiplexers used to increase efficiency of data conversion systems through shared elements. But the versatile CMOS switch is not limited to only that function. Obviously they can be used in sample and hold circuits, with important parameters being switching speed, OFF leakage current, and charge transfer. Analog switches such as the HARRIS HI-200/201 and HI-300 series may be used in sample and hold circuits and also in auto-zeroing circuits for integrating type data converters (Figure 5).

Figure 6 shows the CMOS analog switch used to program the gain of an instrumentation amplifier.

## HIGHLIGHTS

In A/D data conversion systems analog switches are mainly used as multi-channel multiplexers to increase system efficiency through shared elements.

CMOS analog switches are the most widely used in data conversion systems.

When selecting the proper CMOS analog switch, look for low OFF leakage current, good settling time, latch free operation, and stable ON resistance under varying analog signal input conditions.

If the environment is hostile, select from the internally protected CMOS analog switches.

Where an alternate solution is required, attempt to ensure your solution is the most practical with respect to your error budget.

#### References:

Garrett, Patrick H. Analog Systems for Microprocessors and Minicomputers. Virginia: Reston Publishing Company, Inc., 1978.

Kaufman, Milton and Seidman, Arthur H. Handbook of Electronic Calculations. New York: McGraw-Hill Book Company, 1979.








Figure 1A – Multiplexed. Signal Conditioning for Low Level Inputs


















Figure 5. This autozero integrating converter uses six analog switches - S1 through S6. Zero correction occurs when S3, S4 and S6 are "on". Integration occurs with S1 closed. Integrate-reference takes place when S2 or S5 is "on".







## APPLICATION NOTE 532

## COMMON QUESTIONS CONCERNING CMOS ANALOG SWITCHES

**BY CARL WOLFE** 

## INTRODUCTION

The following information is a direct result of a significant amount of time spent in response to questions from users of HARRIS analog switches. Among the variety of questions are a few which seem to be asked more frequently than others. Over the next few pages, these questions are discussed with the hope that the answers will be help-ful to the users and potential users of HARRIS analog switches. Some questions are technical in nature while others are simply questions on interpretation of the HARRIS Analog Data Book.

## POWER SUPPLY CONSIDERATIONS

The first two questions are similar questions and the explanation will apply to both:

- QUESTION#1: If the power supplies are off, will the switch be open? (Present a high impedance to the input signal)
- **QUESTION #2:** If the power supplies are off, can an input signal be applied?

Both of these questions refer to an overvoltage condition when the supplies are off and an input signal is applied. A common misunderstanding is that the switch will be open and block the signal when actually the opposite occurs.

What is meant by the power supplies being off? Does it refer to the supplies being shorted to ground or does it imply they are open circuited?

If the power supplies go to ground, the input signal will pass through the switch and appear at the output. The explanation for this can be seen in Figure 1, which is a simplified CMOS switch cell. This switch cell consists of two enhancement type field effect transistors, one N-channel and one P-channel. An enhancement type of device is a FET which is normally off without some potential (gate voltage) to turn it on. A P-channel FET requires a negative potential (gate to source voltage) to turn it on and an N-channel FET requires a positive potential (gate to source). Contained in the physical structure of the FETS are parasitic transitors which are shown in Figure 1 as diodes from the source and drain to the body potentials of the devices. These diodes or parasitic junctions are normally reversed biased. If those junctions are forward biased, a fault condition exists where the signal is passed through the parasitic transitor. This is what occurs if the power supplies go to ground. Depending on the polarity of the input signal, either the N or P channel FET parasitics will be forward biased and the signal passed through the switch.




Figure 1. Basic CMOS Transmission Gate

Having the signal pass through the switch may be acceptable in some applications, but most likely it is not. An example would be user who was switching various voltages (transducers) as shown in Figure 2. If the supplies go to ground and these signals pass through the switch, the input voltage sources could easily be shorted.




Figure 2. Switching Multiple Inputs

Another situation occurs if the power supplies are open circuited where the most positive and negative input signals will provide power to the switch. In this case, the signals being used for power will be passed to the output, but the remaining switches with inputs less than those used for supply will operate properly.

## INPUT OVERVOLTAGE PROTECTION

There is a possibility the switch will be damaged if exposed to excessive current levels during an overvoltage condition. A second overvoltage condition is the case where the input signals exceed the existing power supply levels. Neither of these situations are recommended and the following questions are similar to those frequently asked.

- **QUESTION #3:** Can an input greater than the supplies be applied?
- **QUESTION #4:** In my application, there is a possibility that the switch will lose power and the input signal will still be applied. Is there a way to protect the switch if this situation occurs?

Referring to Figure 1 once again, if the input signal exceeds the supply by an amount greater than the breakdown voltage of the parasitic junction, the normally reversed biased junction will come forward biased. These forward biased junctions will pass the input signals to the output and possibly short out the input voltage sources.

The most common form of protection circuit for these types of overvoltage conditions is the resistordiode network at the input of the switch as shown in Figure 3.

This circuit protects the device if the supplies go to ground or if the input exceeds the supply. If either of these situations occur the diodes will be forward biased and current path to ground will exist. This will protect the switch from excessive current levels. The primary purpose of the resistor is to limit the current through the diode.




Figure 3. Protection for Each Analog Input

Another advantage of using diode protection is that it prevents the input signal from passing to the output. This is a result of the input being clamped to the breakdown voltage of the protection diodes. If this breakdown voltage is less than the threshold voltage (turn on voltage) of the parasitic diodes, the parasitic transistor will remain reverse biased and the signal will not pass through the switch.

There are some disadvantages to the user with this type of protection. One would be the economics involved with using external protection for each analog input. This could present a cost problem if a large number of channels were involved. An-other concern would be the current limiting resistors which adds to the on resistance of the switch contributing to the overall system error. A further possible source of error is current leakage in the diodes. It is recommended that low leakage diodes, such as schottkey diodes be used.

The protection circuit just discussed is not used to protect the switch from latch up. The HARRIS switches are constructed using the dielectric isolation process and the four layer SCR found in JI technology does not exist. This circuit is intended to protect the device from high current levels which result from the forward biasing of the parasitic transistors which are inherent in all FET structures.

If for some reason the resistor-diode protection circuit cannot be used there are other possibilities. The following method may help to avoid the extra cost of protecting each input. In this method, since the supplies are open circuited, the most positive and most negative signal will power-up the chip and any input with signals less than those being used for power will operate properly. However, this method can only be used if the outputs are not common and a user can afford to have at least two signals pass to the output.





Figure 4. Powering the Switch With the Input Signals

Another alternative does not involve protection circuitry, but instead takes advantage of CMOS technology. An example would be a user who has  $\pm 15V$  supplies and needs to switch a  $\pm 18V$  signal as shown in Figure 5. This appears to be an overvoltage condition since the input exceeds the supply. But rather than protect the device, the user can shift the supplies to  $\pm 20V$ , -10V. Now the input signal is within the supply level and the switch should work properly. In certain applications the supply voltages can be adjusted in order to pass a larger range of input signals.



## SINGLE SUPPLY OPERATION

Single supply operation is a topic which is discussed frequently and the following are examples of typical questions.

- **QUESTION #5:** Can the switch be operated at a single power supply?
- **QUESTION #6:** What is the minimum power supply possible?

Usually engineers with critical power requirements request single supply operation. An example would be battery operated applications such as portable equipment. In these cases the designer is limited to single supply, low supply or both. Trade-offs exist with single supply operation that should be pointed out to the user. An example is the HI-300 series of switches which has the capability of operating with a single +5 volt supply. The performance of the switch will vary, however, as the supply voltage varies. So, for the HI-300 series, as supply voltage decreases, the on resistance and the switching times increase. A 300 series switch with a single +5 volt supply will have higher on resistance and slower switching speeds than the same device at  $\pm 15$  volts or even a single +15 volt supply. This represents a change in both DC and AC performance. Even though the switch may now meet the users power requirements at single supply, the question is whether it will still meet the performance requirements.

The explanation for these variations can be found in the FET devices composing the switch cell itself. The variation in on resistance is due to the fact that the channel impedance of FET is dependent on the gate – source bias. Since the gate voltage is determined by the supply voltage, it can be concluded that the on resistance is a function of the supply voltage.

The fact that the on resistance varies with supply voltage directly relates to the slower switching times, since the higher on resistance will reduce the available current needed to charge the internal capacitance of the switch. Lower changing current relates directly to slower switching times.

## QUESTIONS ABOUT HARRIS SWITCHES

Many of the questions asked about switches could apply to any CMOS switch manufacturer's products. But some questions are unique to both the Harris product line and data catalog. The following are examples of some of the more common questions concerning the Harris Analog Data Catalog.

QUESTION #7: What is the difference between the VL and VR pins on the HI-5043 and VREF pins on the HI-201?

The device pins mentioned above have their own individual functions even though they are all associated with the logic reference circuits of their respective designs. For the HI-201, the VREF pin is the terminal which establishes the logic threshold levels for which the switch will change state. Although it is normally left open when driving from +5V logic (DTL or TTL), it can be connected to a higher supply in order to raise the switching threshold levels when driving from CMOS Logic greater than 5 volts. The VREF pin enables the user to change from TTL to CMOS Logic.

The reference circuit of the HI-50XX series of switches is different from the HI-201, which accounts for the VR and VL pins. Even though the VR terminal is brought out on the package, it is recommended that this pin be grounded. This terminal establishes the ground for the internal ref-

erence circuit. The V<sub>L</sub> pin performs a similar function to the V<sub>REF</sub> pin on the HI-201. It is normally connected to 5 volts for TTL logic but can be tied to a higher supply for CMOS levels. This effectively raises the switching thresholds to accomodate the higher CMOS level.

The next question is easily the most frequently asked question about HARRIS HI-50XX series of switches.

QUESTION #8: Are the switch functions shown on the data sheet a result of the logic address being HIGH or LOW ?

Actually, the answer to the question is printed at the top of the data sheet page, depicting switch functions "switch states are for a logic 1 input". Therefore, the address is in the HIGH state for the switch functions shown on that page.

Some other areas which are often questioned on the data sheets are the maximum ratings and performance between channels of the switches. The following questions are typical:

## QUESTION #9: Will the switch operate at the absolute maximum ratings?

The topic of absolute maximum ratings does create some confusion. Basically, the contents of the Electrical characteristic table are the guaranteed parameters. The switch may operate with conditions other than those recommended, but are not guaranteed parameters. Anything above absolute maximum ratings may permanently damage the device.

Problems sometime arise when a customer tests some parts at conditions other than those which are guaranteed. If the parts work, the user may go ahead and design around these conditions. But there is a good possibility the next batch of switches may not perform in the same manner. The user must be aware that anything outside the guaranteed limits is a user's risk and susceptable to variations in manufacturing.

#### QUESTION #10: What is the variation in "on" resistance between channels on the switch?

There are two causes for these variation. One cause is process variation which is due to variables in manufacturing. This can create variation between channels on the same unit. The second reason is lot variation which can cause differences in performance from unit to unit. After all variations are taken into account, a good "rule of thumb" is  $\pm 10\%$  tolerance on typical parameter values. So if a device has a typical on resistance of  $50\Omega$ , a user could expect a  $\pm 5\Omega$  variation.

## 🖫 HARRIS

## APPLICATION NOTE 533

## A MONOLITHIC SUBSCRIBER LINE INTERFACE CIRCUIT

**BY DAVID P. LAUDE** 

## INTRODUCTION

This application note describes the HC-5501 and HC-5502 SLICs. These are monolithic low current (LC) SLICs for use in PABX or Central Office (CO) applications which are fabricated with 80 volt Dielectric Isolation technology. The HC-5502 has enhanced surge voltage capability, and requires two extra external resistors as shown in the application circuit. The SLIC-LC provides battery feed with power denial control and loop current limiting. overvoltage protection (with some external devices), ringing relay control, line supervision with off-hook, ring trip and ground key detection and 2/4 wire conversion. In addition, an uncommitted op amp is included in the SLIC-LC either for external connection of a balance network or for any other application

### FUNCTIONAL DESCRIPTION

Shown in Fig. 1 is a typical line circuit configuration using the SLIC-LC (HC-5501).

Balanced DC Battery Feed with Loop Current Limiting and Power Denial The SLIC-LC provides DC loop current to the two wire side to provide power to the end instrument in the off-hook state and for loop monitoring purposes. Furthermore, this battery feed is balanced so that the tip to ground impedance is the same as the ring to ground impedance. To minimize power dissipation, the SLIC-LC provides a maximum of 30mA loop current under worst case conditions  $(V_{B}$ - = -58 volts,  $R_{Loop}$  = 200  $\Omega$ ). This is accomplished by a loop current limiting circuit within the SLIC-LC device. The tip feed (TF) and the ring feed (RF) outputs are low impedance and require two external series  $300 \Omega$  ±1% resistors (HC-5501) or four external 150 $\Omega$ ±1% resistors (HC-5502) that limit current to the secondary protection bridge during overvoltage surges and present a 600  $\Omega$  impe-. dance to the loop. Both these resistors are to be matched within 0.1% for specified longitudinal balance.

If ILoop is less than 30mA, the R<sub>LOOP</sub> =  $\frac{40V}{I_{LOOP}}$ -600 $\Omega$ . In this case, voltage at RF = -44V for a typical -48V operation. If R<sub>LOOP</sub> is less than 733  $\Omega$ and the supply voltage is -48V, then voltage at RF will move towards ground to maintain the maximum loop current at 30mA.




Figure 1 – Typical Line Circuit Application with the Monolithic SLIC

SLIC-LC offers selective denial of power to subscriber loops. When a logic level 0 is applied to the power denial ( $\overline{PD}$ ) Terminal, the following events occur:

- Metallic loop current is limited to a maximum of 2mA.
- The loop monitoring functions described later are not necessarily valid.
- It is not possible to apply ringing voltage to the loop (across tip and ring).

#### Overvoltage Protection and Longitudinal Current Rejection

The SLIC-LC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.

High voltage surge conditions are as specified in Table 1.

PARAMETER	TEST CONDITION	PERFORMANCE (MIN)	UNITS
Longitudinal	10µs Rise/	± 1000 (Plastic)	V Peak
Surge	1000µs Fall	± 800 (Ceramic)	V Peak
Metallic Surge	10µs Rise/	± 1000 (Plastic)	V Peak
	1000µs Fall	± 800 (Ceramic)	V Peak
T/GND,	10µs Rise/	± 1000 (Plastic)	V Peak
R/GND	1000µs Fall	± 800 (Ceramic)	V Peak
60Hz Current			
T/GND, R/GND	700V rms Limited to 10A rms	11	Cycles

Table 1

The SLIC-LC will withstand longitudinal currents up to a maximum of 30mA rms without any performance degradation.

#### Ring Injection and Ring Trip Detection with Hardware Interlock

Ring Injection is accomplished by a ring relay external to the SLIC-LC device. The SLIC-LC device has an open collector relay driver output ( $\overline{RD}$ ) capable of sinking 62mA current for control of this ring relay. Furthermore, the device has a low active ring command ( $\overline{RC}$ ) input (TTL compatible) which activates the ring relay unless the subscriber is off hook ( $I_{LOOP} > 10mA$ ) or the SLIC-LC is in the power denial state ( $\overline{PD}$ ) < 0.8 volts. This hardware interlock feature, prevents inadvertent ringing of the phone in the off-hook or power denial conditions.

In order to preserve the ring relay contacts and minimize RFI, the  $(\overline{RD})$  output is only permitted to change state at or near the zero voltage crossings of the ring voltage signal. A TTL compatible ring sync (RS) input synchronized with ring voltage is applied to implement this feature.

Ring trip detection is also performed by the SLIC-LC

device. If the subscriber goes off-hook during ringing, the  $\overline{RD}$  output becomes inactive within 3 ring voltage cycles after this event occurs.

## Loop Monitoring (Switch Hook and Ground Key Detection)

The SLIC-LC is able to monitor DC conditions associated with the loop (i.e. tip and ring) in order to determine end instrument status, transmit dialing pulses, and detect line fault conditions.

The SLIC-LC device provides the following low active TTL compatible logic outputs which indicate loop status:

- Switch Hook Detection (SHD) This output becomes active for loop currents exceeding 10mA and becomes inactive for loop currents less than 5mA.
- Ground Key Detection (GKD) This output becomes active when the DC current flowing into the ring lead (IRING) exceeds the current flowing out of the tip lead (-ITIP) by more than 17.5mA, and becomes inactive when this current difference is less than 10mA. This function can be used for monitoring calibrated ground key signals or sustained unbalanced output shorts.

#### **Hybrid Function**

Conversion of bidirectional signals from 2 wire telephone lines to separate receive and transmit signals is accomplished with this SLIC-LC device. Key features are:

- With extend resistors as specified, a balanced DC and AC impedance of  $600\Omega$  appears across tip and ring terminals.
- Longitudinal balance (2 wire) in excess of 60dB.
   A measure of degree of matching of tip to ground and ring to ground impedance.
- Longitudinal balance (4 wire) in excess of 50dB.
   A measure of common mode rejection capability of the device.
- Low frequency longitudinal current suppression operational capability in presence of large common mode current at power line frequencies.
- Low idle channel noise.
- Level linearity over 60dB dynamic range.
- Overload level to accommodate maximum speech power level.
- Good transhybrid loss (i.e. rejection of receive signals leaking through to transmit side) capability in conjunction with appropriate balancing network. As shown in Fig. 1, external passive components and internal uncommitted op amp make up the balance network.

The impedance Z<sub>B</sub> can be made to balance any loop impedance. Parameters of the balance impedance can be calculated by knowing the loop termination Z<sub>L</sub> and from the following equation:  $Z_B = \frac{K}{2} Z_L$ 

(K is a scale factor and this function allows the user to scale the balance impedance components to practical values. K = 100 is recommended for most applications.)

Values of other components in balance network are:  $C5 = 0.5\mu$ F,  $C6 = 0.1\mu$ F,  $C7 = 0.1\mu$ F,  $R_1 = R_2 = K \times 600$  ohms,  $R_3 = K \times 300$  ohms.

- Minimum delay in transmitting signals through the device.
- Capacitors C1 through C4 help provide filtering and time delay functions.

### BLOCK DIAGRAM DESCRIPTION

In the SLIC-LC block diagram Fig. 2, the Receive (RCV) signal and -4V are summed and buffered to TF, they are negatively summed with VB- and buffered to RF, providing an open circuit DC feed of -4V and -44V for a VB- of -48V. Since the RCV signal appears in opposite phase between TF and RF, the 4/2 wire insertion loss is 0dB if  $Z_L = RBF1 + RBF2$ .

The transversal loop currents appear in voltage form at the output of summer 3 (VTRAN) which is also the transmit (Tx) output. The VTRAN signal is sensed by the switch hook detection circuit which signals the logic when transversal loop currents exceed 7.5mA. In addition, the VTRAN signal is monitored by the ITRAN limit circuit, which can modify the DC component of RF through summer 2 by adjustment of I1 through R. This limits the DC transversal current to a maximum value of 30mA, which also limits maximum power dissipation.

Longitudinal loop currents appear in voltage form at the output of summer 4 (VLONG) which provides input for the ring trip and ground key detection circuit. Undesirable power line induced longitudinal currents of up to 30mA rms are suppressed by an external capacitor (C4) which may delay ring trip detection by up to 3 ring cycles.

Power Denial is accomplished by setting 11 so that the voltage at RF is -4V. Power dissipation during line shorts to ground is limited by the thermal limiting circuit, which supplies 12 to force the voltage at RF positive. This limits die temperature by reduction of the short circuit current.

## SLIC-LC (HC-5501) PIN DESCRIPTIONS (Refer to Fig. 3)

#### Pin 1 – T

This is an analog input which is connected to the TIP (more positive) side of the subscriber loop through the ring relay. It is used in conjunction with the ring lead to receive voice signals from the telephone and for loop monitoring purposes.

#### Pin 2 – R

This is an analog input which is connected to the RING (more negative) side of the subscriber loop. It is used in conjunction with the tip lead to receive voice signals from the telephone and for loop monitoring purposes.




Figure 2 – SLIC-LC (HC--5501) Block Diagram

TIP	ď	1	<u> </u>	24	Ь	тх
RING	d	2		23		AG
VB+	q	3		22	þ	C4
C1	þ	4		21	Þ	Rχ
C3	q	5		20	Þ	+IN
DG	q	6		19	Þ	-IN
RS	q	7		18	Þ	OUTPUT
RD	q	8		17		C2
TF	d	9		16	Þ	RC
RF	q	10		15	Þ	PD
VB-	q	11		14	Þ	GKD
BG	þ	12		13	Þ	SHD

#### Figure 3 - Pin Configuration

#### Pin 3 - VB+ (Positive Voltage Source)

Most positive supply. V<sub>B</sub>+ is typically 12 volts with an operational range of 10.8 to 13.2 volts.

#### Pin 4 – C1 (Capacitor #1)

An optional external capacitor can be connected between this terminal and analog ground to further suppress noise appearing on the +12V supply. Typical value of this capacitor is 0.5  $\mu$ F, 5V. If this pin is unused it should be left open.

#### Pin 5 – C3 (Capacitor #3)

An external capacitor is to be connected between this terminal and analog ground. This capacitor is required for proper operation of the loop current limiting function, and for filtering the -48V supply. Typical value of this capacitor is  $0.3\mu F$ , 30V.

#### Pin 6 - DG (Digital Ground)

This is to be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC device.

#### Pin 7 – RS (Ring Synchronization Input)

This is a TTL compatible clock input. The clock is arranged such that a positive transition occurs on the negative going zero crossing of the ring voltage source. This ensures that the ring relay is activated and deactivated when the instantaneous ring voltage is near zero. If this feature is not required, then this pin may be left open or tied to +5V.

#### Pin 8 - RD (Relay Driver)

This a low active open collector logic output. When enabled, the external ring relay is energized.

#### Pin 9 – TF (Tip Feed)

A low impedance analog output which is connected to the tip lead through a 300 ohm  $\pm$ 1% feed resistor. It is used in conjunction with the ring feed lead to provide loop current, feed voice signals to the telephone set, and sink longitudinal currents.

#### Pin 10 - RF (Ring Feed)

A low impedance analog output which is connected to the ring lead through a 300 ohm  $\pm 1\%$  feed resistor. It is used in conjunction with the tip feed lead to provide loop current, feed voice signals to the telephone set, and sink longitudinal currents.

#### Pin 11 - VB- (Negative Voltage Source)

Most negative supply.  $V_B$ - is typically -48 volts with an operational range of -42 to -58 volts. This supply is frequently referred to as "battery".

#### Pin 12 - BG (Battery Ground)

To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.

#### Pin 13 - SHD (Switch Hook Detection)

A low active TTL compatible logic output. This output is enabled for loop currents exceeding 10mA and disabled for loop current less than 5mA.

#### Pin 14 - GKD (Ground Key Detection)

A low active TTL compatible logic output. This output is enabled if the DC current into the ring lead exceeds the DC current out of the tip lead by more than 17.5mA, and disabled if this current difference is less than 10mA.

#### Pin 15 - PD (Power Denial)

A low active TTL compatible logic input. When enabled the metallic loop current is limited to a maximum 2mA, the switch hook detect  $(\overline{SHD})$  and ground key detect  $(\overline{GKD})$  are not necessarily valid, and the relay driver  $(\overline{RD})$  output is disabled.

#### Pin 16 - RC (Ring Command)

A low active TTL compatible logic input. When enabled, the relay driver ( $\overline{RD}$ ) output goes low on the next rising edge of the ring sync (RS) input, as long as the SLIC is not in the power denial state ( $\overline{PD} = 0$ ) or the subscriber is not already off-hook (SHD = 0).

#### Pin 17 – C2 (Capacitor #2)

An external capacitor can be connected between this terminal and digital ground. This capacitor prevents false ground key indications from occurring during ring trip detection and may be omitted if GKD is not used. Typical value of this capacitor is  $0.15 \mu$ F, 10V.

#### Pin 18 – OUTPUT

The analog output of the spare operational amplifier.

#### Pin 19 - -IN

The inverting analog input of the spare operational amplifier.

#### Pin 20 - +IN

The noninverting analog input of the spare operational amplifier.

#### Pin 21 - Rx (Receive Input, Four wire side)

A high impedance (90kohm) analog input which is internally biased. Capacitive coupling to this input is required. AC signals appearing at this input differentially drive the tip feed and ring feed terminals, which in turn drive tip and ring through the 300 ohm feed resistors.

#### Pin 22 – C4 (Capacitor #4)

An external capacitor is to be connected between this terminal and analog ground. This capacitor prevents false ground key indications from occurring when large longitudinal currents are induced into the subscriber loop form near proximity power lines and other noise sources. Typical value of this capacitor is  $0.5\mu$ F, 20V).

#### Pin 23 – AG (Analog Ground)

To be connected to zero potential and serves as a reference for the transmit output (Tx) and receive input (Rx) terminals.

#### Pin 24 - Tx (Transmit Output, Four wire side)

This is a low impedance (10  $\Omega$  max) analog output which represents the differential voltage across tip and ring. Transhybrid balancing must be performed (using the spare op amp of the SLIC device) beyond this output to completely implement two to four wire conversion. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential.

# HARRIS

## APPLICATION NOTE

534

## INTRODUCTION

The introduction of the HI-300 series of CMOS analog switches is the latest addition to the HARRIS switch family and gives the designer a viable second source to the Siliconix DG 300 series analog switch.

This family of monolithic, dielectrically isolated, CMOS analog switches consists of twelve products, the HI-300 thru HI-307 and the HI-381 thru HI-390 are designed for TTL level compatibility (logic "0" = .8V, logic "1" = 4.0V). The HI-304 thru HI-307 are CMOS compatible (logic "0" = 3.5V, logic "1" = 11V).

The HI-300 series features low and nearly constant on resistance over analog signal range, low leakage and minimal power dissipation.

## IMPROVED PERFORMANCE

An understanding of what a designer would consider important in an analog switch is useful in order to illustrate the advantage of the HI-300 series. Although any parameter could be considered important for a particular application, there are certain parameters considered to be most critical for the majority of applications. These parameters are:

> "on" Resistance (Ron) leakage current (ISOFF, IDOFF, IDON) switching speed (ton, toff) power supply current (I+, I-)

These parameters are important because the majority of designs require either high accuracy, speed, or low power dissipation.


#### ON RESISTANCE

In high accuracy systems, such as data acquisition systems, the designer would be concerned with minimizing errors caused by "on" resistance and leakage currents. An inverting programmable gain amplifier

## ADDITIONAL INFORMATION ON THE HI-300 SERIES SWITCH

**BY CARL WOLFE** 

shown in Figure 1 will help illustrate the need for low on resistance and leakage current in high accuracy systems.



#### Figure 1 - Inverting Programmable Gain Amplifier

Ideally, the voltage gain of this inverting amplifier would be, AV = -(RF/RI). But when using a switch to program the gain, its characteristics must be taken into account and the amplifier gain equation must be modified to AV = -(RF + RON/RI). The higher the on resistance of the switch, the greater the gain error. Variations in the on resistance of the switch will also effect the gain error.

#### LEAKAGE CURRENT

Another source of error occurs in the switch "off" state, where leakage current causes offset voltage errors. In Figure 1, leakage current flowing through the feedback resistor creates an output voltage error equivalent to the expression,  $Vo = RF \times I_{DOFF}$ .

#### SWITCHING SPEED

A designer concerned with switching times would

obviously be sensitive to the ton and toff specifications. A low value of "on" resistance is also important, since this resistance increases the RC time constants and can slow the circuits overall performance.

#### POWER SUPPLY REQUIREMENTS

The last critical parameter would be power consumption. There are certain applications where power supply currents are the primary concern of the designer. Examples would be portable or battery operated equipment.

The majority of switch applications require critical performance in one or more of the areas just discussed. The HI-300 series offers improved performance in each of these areas. The following tables compare the HI-300 series with existing HARRIS switches. Table 1 contains maximum specifications for T = 125°C and Table 2 consists of typical values at T = 25°C.

+125°C Maximum Specifications

SWITCH TYPE	RON	I LEAKAGE	I SUPPLY	ton 1	OFF
H1-200	125 Ω	500nA	2mA	500ns	500ns
H1-5040	75 Ω	500nA	.3mA	1000ns	500ns
H1-300	75 Ω	100nA	.1mA	300ns	250ns

Table 1 – Switch Comparisons at T=125°C +25°C Typical Specifications

SWITCH TYPE	RON	I LEAKAGE	I SUPPLY	tON	tOFF
H1-200	55 Ω	1nA		240ns	330ns
H1-5040	25 Ω	.8nA		370ns	280ns
H1-300	30 Ω	.1nA		210ns	160ns

Table 2 - Switch Comparisons at T=25°C

From these tables it should be clear that the HI-300 series offers improved performance to the designer.

### INSIDE THE HI-300

Figure 2 shows the schematic of the digital input and driver stages of the HI-300. The purpose of this stage is to take the logic level signals and condition them to drive the gates of the FET switch cells.

The HI-300 series has a digital input protection circuit consisting of a  $200\Omega$  series resistor and clamping diodes, D1 and D2, to the supplies.

These diodes will quickly discharge any static charge which might appear at the digital inputs.

The F. E. T. Devices N1 thru N5 and P1 thru P5 form the input buffer and level shifter which establishes the proper voltages to drive the switch cell. N6, N7, P6, and P7 form the output buffers which isolate the level shifter from the capacitive load of the switch cell.




Figure 3 - Schematic

The switch cell shown in Figure 3 is based on the FET devices N1 and P1. The remaining devices, N2 thru P5 serve various functions, such as reducing leakage current, minimizing on resistance variations and minimizing charge injection.

### ADDITIONAL PERFORMANCE CHARACTERISTICS


#### (A) SINGLE SUPPLY OPERATION


The HI-300 series has the capability of single supply operation. These switches can operate to a minimum supply of +5 volts, although designers must be aware of the trade off which exists at these levels. The trade off is the performance of the switch will vary as the supply level varies. Examples of these performance variations are increased on resistance and slower switching times. So, a HI-300 series switch with a single five volt supply will have higher on resistance and slower switching speeds then the same device at  $\pm 15$  volts or even a single +15 volt supply.

The explanation for these variations can be found in the F.E.T. devices composing the switch cell itself. The variation in on resistance is due to the fact that the channel impedance of the FET is dependent on the gate-source bias. Since the gate voltage is determined by the supply voltage, it can be concluded that the on resistance is a function of the supply voltage.


The fact that the on resistance varies with supply voltage directly relates to the slower switching times. The higher resistance reduces the available current needed to charge the internal capacitances of the switch. Lower charging current directly relates to the slower switching times.

The explanations, just given, along with the following typical curves of the HI-300 single supply operation, should aid the designer in applying the HI-300 series in single supply applications.






SWITCHING TIME VS. V+ -POSITIVE SUPPLY VOLTAGE



#### **RDS(ON) VS. ANALOG AND POSITIVE** SUPPLY VOLTAGE WITH V- = 0V



#### **B) CHARGE INJECTION**

The charge injection of a switch is a critical parameter for certain applications, such as small signal switching or sample and hold circuits.

For the case of small signal switching, unwanted switching spikes result from this transferred charge These spikes are created causing system errors. when the transitions of the gate voltage are capacitively coupled to the output through the gate to source and gate to drain capacitances, as shown in Figure 4. The magnitude of these switching spikes will depend on the values of the load and source impedances, the value of the gate voltage and the size of the internal capacitances of the switch.

For the sample and hold circuit, shown in Figure 5, a common problem is sample to hold offset error. It is caused by the same mechanisms discussed for the small signal application, but in this case the charge is transferred to the hold capacitor and an offset voltage is created. The voltage is determined V = Q/CH. by the following relationship.




Figure 4 — Charge Transfer





Figure 5 – Sample and Hold

Charge injection can create problems in the type of applications just described. A typical curve of the HI-300 series charge injection performance is shown in Figure 6 as an aid to designing in these type of circuits.





#### A VPOWER SUPPLY CONSIDERATIONS

The HI-300 series analog inputs do not feature overvoltage protection. External protection circuitry would be necessary if the switches were subjected to possibly destructive situations.

An example could be an overvoltage condition where the power supplies to the switch go down while an analog input signal is still present. A common misunderstanding is that the switch will be open and block the input signal, when actually the opposite occurs.

If the power supplies go to ground, the input signal will pass through the switch and appear at the output. The explanation for this can be seen in Figure 7, which is a simplified CMOS switch cell. This switch cell consists of two enhancement type field effect transistors, one N-channel and one P-channel. An enhancement type of device is a FET which is normally off without some potential (gate voltage) to A P-channel FET requires a negative turn it on. potential (gate to source voltage) to turn it on an N-channel FET requires a positive potential (gate to source). Contained in the physical structure of the FETS are parasitic transistors which are shown in Figure 7 as diodes from the source and drain to the body potentials of the devices. These diodes or parasitic junctions are normally reversed biased. If

those junctions are forward biased, a fault condition exists where the signal is passed through the parasitic transistor. This is what occurs if the power supplies go to ground. Depending on the polarity of the input signal, either the N or P channel FET parasitics will be forward biased and the signal passed through the switch.




Figure 7 - Basic CMOS Transmission Gate

Another situation occurs if the power supplies are open circuited, the most positive and negative input signals will provide power to the switch. In this case, the signals being used for power will be passed to the output, but the remaining switches with input signals less than those used for supply will operate properly.

A second overvoltage condition is the case where the input signals exceed the existing power supply levels. Referring to Figure 7, if the input signal exceeds the supply by an amount greater than the breakdown voltage of the parasitic junction, the normally reversed biased junction will become forward biased. These forward biased junctions will pass the input signals to the output and possibly short out the input voltage sources.

The most common form of protection circuit for these types of overvoltage conditions is the resistordiode network at the input of the switch as shown in Figure 8. This circuit protects the device if the supplies go to ground or if the input exceeds the supply. If either of these situations occur, the diodes will be forward biased and a current path to ground will exist. This protects the switch from excessive current levels. The primary purpose of the resistor is to limit the current through the diodes.




Figure 8 - Protection for Each Analog Input

Another advantage of using diode protection is that it prevents the signal from passing to the output. This is a result of the input being clamped to the breakdown voltage of the protection diodes. If this breakdown voltage is less than the threshold voltage (turn on voltage) of the parasitic diodes, the parasitic transistor will remain reversed biased and the signal will not pass through the switch.

The protection network may introduce unwanted error into the circuit in the form of leakage current and increased on resistance. It is recommended that low leakage diodes be used, such as Schottkey diodes. If the switch is looking into a high impedance, such as the input operational amplifier, the error introduces by the increased on resistance will be negligible.

The protection circuit just discussed is not used to prevent the switch from latch up. The HI-300 series switch is constructed using the HARRIS dielectric isolation process and the four layer SCR found in JI technology does not exist. This circuit is intended to protect the device from high current levels which result from the forward biasing of the parasitic transistors which are inherent in all FETS. An alternative to protection circuits takes advantage of CMOS technology. Assume an overvoltage condition exists where the input exceeds supply. Rather than use external components to protect the device, it may be possible to shift the supplies in order to accomodate the input signal. An example would be an application with  $\pm 15$  volt supplies, but attempting to switch a +18 volt input signal. A possible solution would be to shift the supplies to V+ = +20V and V- = -10V and now the input signal is within the existing supplies. In some applications the supply voltage can be adjusted in order to pass larger input signals.

### ACKNOWLEDGEMENT

A. Engineering staff of Harris Semiconductor, P.O. Box 883, Melbourne, FL 32901, particularly Frank Cooper, whose useful comments contributed to this publication.

### REFERENCES

(1) Eugene L. Zuch, "Keep track of a sample – hold from mode to mode to locate errors", Electronic Design, Dec 6, 1978.

(2) Don Jones, "CMOS Analog Multiplexers and Switches' Applications Considerations" Harris Application Note 520.

(3) Ernie Thibodeax, "Getting the most out of C-MOS devices for analog switching jobs", Harris Application Note 521.

(4) Hunter, Bill, CMOS DATA BOOK: Tab Books, 1978.



## APPLICATION NOTE 535

## DESIGN CONSIDERATIONS FOR A DATA ACQUISITION SYSTEM (DAS)

#### BY TARLTON FLEMING

### INTRODUCTION

This is a collection of guidelines for the design of a data acquisition system. Its purpose is to supplement the more methodical block-by-block discussions available in numerous other papers and application notes. Emphasis in this note is on the less easily quantifiable happenings "between the blocks", rather than a description of the block components and their error contributions. This latter information may be found in the Bibliography under "General".

A data acquisition system is defined to include all the components needed to generate the electrical analogs of various physical variables, transmit these signals to a central location and digitize the information for entry into a digital computer. Among these components are transducers, amplifiers, filters, multiplexers, sample/holds and analog-to-digital converters. The system also includes all signal paths tying these functions together.

Several system architectures will be considered, followed by a general discussion aimed at the designer who must choose hardware for a given application. Topics include:

- Data Acquisition System Architecture
- Signal Conditioning
- Transducers
- Single-Ended vs. Differential Signal Paths
- Low-Level Signals
- Filters
- Programmable Gain Amplifier
- Sampling Rate
- Computer Interface

## DATA ACQUISITION SYSTEM ARCHITECTURE

At present the most widely used DAS configuration is that shown in Fig. 1. It handles a moderate number of analog channels, feeding into a common multiplexer, programmable gain amplifier (if required), track/hold amplifier and A-D converter.

A more specialized and expensive variation is to place a Track/Hold in each channel as shown in Fig. 2. Switching all channels to HOLD simultaneously produces a "snapshot" view which preserves the phase relation of signals in all channels. This information is important in seismic studies and vibration analyses.

The DAS system of Fig. 3 offers many advantages, but is not yet practical except for slowly changing channel data. Low frequency signals allow dedication of a slow but accurate integrating type A-D converter for each channel. The channel filters often included to reduce aliasing errors and noise are not necessary, since aliasing is not a problem with low bandwidth signals. The integrating converter suppresses wideband noise by averaging it about the integration period may be chosen to provide almost complete rejection of a specific interference frequency such as 60 Hz. Digital outputs from the converters are then digitally multiplexed.

The system shown in Fig. 3 has an inherent advantage over the other two systems, having eliminated both the track/hold and the analog multiplexer with their many error contributions. The disadvantage, of course, is cost. Fig. 3 would become the system of choice in many more applications, if a significant reduction should occur in the price of successive - approximation A-D converters.

A small RAM may be added at the converter's output in any of these systems, to buffer the computer and offload its involvement with individual conversions. Timing and control may be arranged to scan all channels repeatedly, and continuously update a RAM location for each channel. The computer is then free to look at a recent reading for any channel, at any time.

Further discussion will center on Fig. 1, both in the single-ended version shown, and in the differential version.




FIGURE 1. Typical Data Acquisition System






FIGURE 2. DAS System For Simultaneous Sampling Of All Channels





## SIGNAL CONDITIONING

Signal conditioning refers to all the operations performed on a transducer signal up to (and including) digitization by the A-D converter. Standard among these operations are multiplexing, programmable gain, and Track/Hold. Others may be added as required:

- Transducer excitation
- Amplification
- Filtering
- Calibration
- Linearization
- Voltage to current conversion (4 to 20 mA; 10 to 50 mA)
- rms to dc conversion
- Logarithmic signal compression
- Common mode rejection

For highest signal-to-noise ratio all signal conditioning should be performed near the transducer, with the exception of common mode rejection and filtering. Filters should be located near the multiplexer input. Besides minimizing alias errors originating in the high end of the transducer's output spectrum, filters suppress wideband noise picked up on signal lines to the transducer.

### TRANSDUCERS

The first item in the signal path of a DAS is the transducer. This device usually transforms energy from one form to another, producing an electrical analog of the physical variables to be monitored or measured. Transducers are based on a variety of physical principles but most produce a voltage as output. Some yield an intermediate variable such as resistance or capacitance, which is transformed to voltage by an applied electrical excitation (carrier frequency, dc voltage, current source).

Often, several types of transducers are available to sense a given quantity. When selecting a voltage output transducer, remember that a low source resistance is desirable, both to minimize noise and to reduce loading by the next "block" in the signal path. Provision on the transducer for a convenient method of signal calibration will be welcome, once a system is in operation. Also, a center tap on the transducer allows better interface to a balanced line if low level signals are to be transmitted.

- Several questions arise at this point:
  - Should the signal path be single-ended or differential?
  - Should the signal be transmitted at low level (100 mV) or high level?
  - What type of conductor should be used for signal transmission?

Answers to these and other questions are covered in the following Sections.

## SINGLE-ENDED VS. DIFFERENTIAL SIGNAL PATHS

Consider the transducer output. A high level signal (100 mV to 10 V) is easier to handle than low level. Is a common mode signal present? If not, is it likely to be acquired as "pickup" during transmission? This is likely if the cable is routed near fluorescent lights, motors or other electrical machinery. If common mode voltage is not expected, then an economical single-ended connection is possible, with a single wire per channel and a common return. (see Fig. 4). High level signals, short distance and controlled conditions will ensure good performance with this arrangement.




FIGURE 4. Single-ended Data Paths

Low level signals require special treatment. Whether high or low level, the presence of common mode voltage calls for a differential signal path. The most widely used solution is an unshielded, twisted pair of wires, good for 1000 feet or so with a bandwidth of 100 KHz. As a minimum then, two wires per channel feed into a differential amplifier or multiplexer, buffered by a full or pseudo-differential amplifier to reject the unwanted common mode voltage (see Fig. 5).




FIGURE 5. Differential Data Paths

For the case in which the transducer output is a low level voltage, the choice is whether to transmit it as is, or to boost the level by adding an amplifier. The amplifier will provide low source impedance as well as gain; two valuable forms of signal conditioning. However, providing power to a remote amplifier can be difficult. Even if a supply is available at the remote site, the voltage between two widely separated commons presents a problem. If the sum of signal plus common mode voltage does not exceed the input range of either the multiplexer or buffer amplifier, Fig. 5 can be used.

A more expensive approach is required for higher common mode voltages. One reliable technique is the "flying capacitor" multiplexer of Fig. 6, using reed relay switches. This works well for thermocouples bonded to machinery and riding on hundreds of volts relative to DAS ground, but in some applications the reed relay's 1 ms response time can be a limitation.




FIGURE 6. "Flying Capacitor" multiplexer using reed relay switches for high CMV signals.

Isolation amplifiers can handle higher voltages and higher bandwidths than the system of Fig. 6. For example, magnetically isolated amplifiers are rated at 2KV and up with a small signal bandwidth of approximately 2 KHz. One of these per channel is expensive, but in addition to common mode rejection it can solve the problem of supplying power at the remote transducer. Isolation amplifier models are available which include  $\pm$  15V terminals, referenced to the floating front-end of the amplifier. This power can provide transducer excitation and supply an amplifier or other signal conditioning circuitry.

For higher bandwidth data, optically isolated isolation amplifiers are available with  $f_{3dB} = 15$ KHz and 2KV isolation. These amplifiers do not provide the external supply terminals to power transducer circuitry.

### LOW LEVEL SIGNALS

The main concern with signals below 100mV is that noise, offset voltage, and other aberrations can represent a large percentage error. A shielded, differential signal path is essential for transmitting these signals, especially to maintain a noise level below  $50\mu V$  rms.

Most transducer outputs are low level and low bandwidth as well. Since shielding precautions to be described are intended to produce an acceptable signal to noise ratio, filters may not be necessary. Otherwise, active filters with their relatively large dc errors should not be used for low level signals. Passive filters on the other hand, are restricted to two or three poles as a practical limit, which in turn restricts the allowable signal bandwidth for a given accuracy (see the Section titled Filters).

The transmission cable carrying the transducer signal is critical in a low level system. It should be as short as practical and rigidly supported. Signal conductors should be tightly twisted for minimum enclosed area, to guard against pickup of electromagnetic interference, and the twisted pair should be shielded against capacitively coupled (electrostatic) interference. A braided wire shield may be satisfactory, but a lapped foil shield is better since it allows only one tenth as much leakage capacitance to ground per foot.

A key requirement for the transmission cable is that it present a balanced line to sources of noise interference. This means an equal series impedance in each conductor plus an equally distributed impedance from each conductor to ground. The result should be signals equal in magnitude but opposite in phase at any transverse plane. Noise will be coupled inphase to both conductors and rejected as common mode voltage. Again, any such noise will be directly proportional to the source impedance driving the line. An isolation or instrumentation amplifier may be used to terminate the line, providing high input impedance, common-mode rejection, conversion from a differential to single-ended signal path, and a buffer for the ON resistance of the following multiplexer.

Coaxial cable is not suitable for low-level signals because the two conductors (center and shield) are unbalanced. Also, ground loops are produced if the shield is grounded at both ends by standard BNC connectors. If coax must be used, carry the signal on the center conductors of two equallength cables whose shields are terminated only at the transducer end. As a general rule, terminate (ground) the shield at one end only, preferably at the end with greatest noise interference. This is usually the transducer end for both high and low level signals. Printed circuit traces and short lengths of wire can add substantial error to a signal even after it has traveled hundreds of feet and arrived on a circuit board. Here, the small voltage drops due to current flow through connections of a few milliohms must be considered, especially to meet an accuracy requirement of 12-bits or more.

The table of Fig. 7 is a useful collection of data for calculating the effect of these short connections. (Proximity to a ground plane will lower the values for inductance.)

WIRE GAGE	EQUIVALENT WIDTH OF P.C. CONDUCTOR (2 OZ. Cu.)	DC RESISTANCE PER FOOT	INDUCTANCE PER FOOT		DANCE FOOT AT 10KHz
18	0.47"	0.0064Ω	0.36 µ H	0.0064Ω	0.0235Ω
20	0.30"	0.0102Ω	0.37 µ H	0.0102Ω	0.0254Ω
22	0.19"	0.0161Ω	0.38 µ H	0.0161Ω	0.0288Ω
24	0.12"	0.0257Ω	0.40 µ H	0.0257Ω	0.0345Ω
26	0.075"	0.041Ω	0.42 µ H	0.041Ω	0.0488Ω
28	0.047"	0.066Ω	0.45 µ H	0.066Ω	0.0718Ω
30	0.029"	0.105Ω	0.45 µ H	0.105Ω	0.110Ω
32	0.018"	0.168Ω	0.53 µ H	0.168Ω	0.171Ω

FIGURE 7. Impedance of Electrical Connections, +20°C

As an example, suppose the ADC in Fig. 1 has 12-bit resolution, and the system accuracy is to be  $\pm \frac{1}{2}$  LSB ( $\pm 1.2$ mV). The interface logic might draw 100 mA from the +5V supply. Flowing through six inches of #24 wire, this current produces a drop of 1.28mV; more than the entire error budget. Obviously, this digital current must not be routed through any portion of the analog ground return network.

### FILTERS

The presampling or anti-aliasing filters shown in Fig. 1 are normally required with high-level signals of significant bandwidth, especially if the signal is to be reconstructed by a digital-to-analog converter after processing. If low level signals require a passive filter, the differential configuration of Fig. 8 preserves some degree of impedance balance on the line.





FIGURE 8. A Passive, Two Pole, Low Pass, Differential Input Filter

A low-pass Butterworth response is best for the channel bandlimiting filter in most data acquisition systems. The Butterworth filter output decreases monotonically with frequency, though this attenuation is very slight within the passband. Other filter types produce ripple in the passband, whose amplitude degrades accuracy unless expensive, high tolerance components are used.

Butterworth is not the most linear phase response, and if signal group delay is critical an ellip-

tic (Bessel) filter should be chosen. Again, however, Butterworth fits most applications. A given number of poles may be had by cascading the two and three pole sections shown in Fig. 9. Either reference under "Filters" in the Bibliography gives a systematic procedure for calculating R and C values in terms of a given cutoff frequency. See the Section on "Sampling Rate" for the poles vs. accuracy requirement.



## PROGRAMMABLE GAIN AMPLIFIER (PGA)

Unless the ratio of highest to lowest signals anticipated on any channel is  $\leq 2$ , some form of programmable gain amplification is desirable between the multiplexer and A-D converter. Without this variable gain block, the MSB's are idled one after another as input level decreases. Although the resolution of an n-bit converter remains a constant FS/2<sup>n</sup> by definition, resolution referred to the input level is decreasing (FS = Full Scale).

Considering resolution as referred to the input level, a 12-bit converter digitizes an input of .06FS to only 8 bits. The full 12-bit resolution applies only for  $V_{IN} \ge FS/2$ . Therefore to fully utilize the converter, gain should be added as necessary before each conversion, to meet the condition  $FS/2 \Longrightarrow V_{IN} \ge FS$ . Then the amount of gain introduced by the PGA is noted by the computer to keep track of the actual input value.

Three other services are performed by the PGA: 1. Buffering: Prevents a loading effect due to the multiplexer's ON resistance.

 Differential to Single-Ended Conversion: Necessary for the majority of Track (or Sample) /Holds and A-D converters.

3. Common Mode Rejection (CMR). When connected to the output of a differential multiplexer, the PGA's differential input rejects the common mode voltage accumulated by a signal transmission cable. Fig. 10 shows a subtractor or "pseudo-differential" PGA suitable for wideband signals with low common mode content. In this circuit, CMR is limited by precision of the "K" ratio and variations in the channel source impedance.





FIGURE 10. Subtractor or Pseudo-Differential PGA

Fig. 11 is the full differential PGA, necessary for low-level, high common mode signals. This version offers the highest gain accuracy and for high gain, the best CMR.



\* VARY K TO CHANGE THE GAIN.

FIGURE 11. Full Differential PGA

The PGA normally precedes the Track/Hold, since the PGA would amplify any error introduced by that device. This order must be reversed to implement an auto-range capability, because the signal voltage must be held at the PGA input for the duration of an auto-range subroutine by the computer. Such an algorithm consists of:

Set PGA gain

- Trigger a conversion
- Note RESULT
- Iterate until (FS/2 ≤ RESULT ≤ FS)

## SAMPLING RATE

Throughput rate for a DAS may be defined as the maximum number of digital samples per second that it can produce without exceeding its specified limit for accuracy. The system may run at a lower speed to avoid generating redundant and useless data; but if a waveform of significant bandwidth is to be reconstructed from the digital samples, then "the higher the better" is generally the rule for sampling rate.

The required rate is often higher than one would suppose. For example, using the criteria of data bandwidth alone, a very low sample rate is required for the slowly changing voltage outputs from a solar panel. Once per minute for each channel might be enough. With 60 channels though, the rate required is once per second. In addition, one might require a maximum of one second for notice of failure on any channel, boosting the required sample rate to 60 samples per second. In this manner low bandwidth channels may require a high speed DAS, according to the relationship: System Sample Rate = (Highest Channel Rate) X (Number of Channels)

Also, a very high sample rate is required to preserve the high frequency content of a transient event on a single channel. The most commonly encountered requirement though, is a multichannel DAS (see Fig. 1) with a modest bandwidth on each channel. For example, each data source might be an accelerometer with an output ranging through several hundred Hertz.

Notice that the low and high bandwidth signals just described cannot be handled efficiently with the same system. A sample rate high enough for the highest bandwidth channel will oversample the lower bandwidth channels, generating unnecessary data. High and low bandwidth data are best handled by separate multiplexer/converter systems.

Presampling filters are essential to ensure accuracy in the sequence of digital samples representing a given channel. Since the multiplexer is a sampler (as is the Sample/Hold and A-D Converter) this means a separate filter dedicated to each channel "preceding the multiplexer. A single filter following the multiplexer would do the job, but its modest response time would form a bottleneck restricting the sample rate. Guidelines are needed then, to relate a given level of accuracy to data bandwidth, filter cutoff frequency, and number of filter poles.

As mentioned earler, a filter limits the error due to alias frequencies by restricting the bandwidth of both signal and noise. Either acting alone or in concert may cause error, since alias frequencies arise in several ways:

1. Overlap of the signal spectrum and the lower sideband associated with the sampling frequency f  $_{\rm S.}$ 

 Overlap of the upper and lower sidebands associated with any two consecutive harmonics of f<sub>s</sub>.
 Overlap of any sideband with wideband noise


from the data channel.

A band-reject filter would control case 1, but a low-pass type is needed to handle cases 2 and 3 as well. Again, the Butterworth response is preferred in most applications, but it does offer increasing phase shift and gain error for frequencies approaching the cutoff (-3dB) frequency. This cutoff should be set no higher than necessary for acceptable gain error in the highest signal components. A higher cutoff will only include unnecessary noise bandwidth.

Finally, for a given accuracy specification such as  $\pm \frac{1}{2}$  LSB, a tradeoff may be made between the sample rate and number of poles. These pôles usually come from the filter, but the number may include any pole(s) inherent in the transducer, provided they occur at an acceptable location relative to the cutoff frequency.

Fig. 12 shows aliasing error due to the signal spectrum alone vs sampling rate for different numbers of poles. The horizontal axis is normalized to Sampling Frequency/Cutoff Frequency. Notice that a 2-pole filter requires a sampling frequency 30 times the filter cutoff frequency, just to obtain 1% accuracy. For  $\pm \frac{1}{2}$  LSB error in a 12-bit system ( $\pm .01\%$ ), a 5-pole filter requires sampling at 11 times the cutoff frequency. Remember, Fig. 12 applies only to the signal spectrum. Noise will cause some additional aliasing error.

Clearly, Nyquist's Sampling Theorem is not a practical guide for sampling rate in real applications. Actual (as opposed to hypothetical) filters cannot bandlimit a signal sufficiently to permit the theoretical minimum of two samples per cycle of highest signal frequency.





### **COMPUTER INTERFACE**

The typical DAS we have described (Fig. 1) requires several control signals:

- Mulitplexer Channel Address
- PGA Gain Address
- Track/Hold Control
- A-D Converter
  - Start Convert
  - MSB Invert
  - Short cycle
  - Unipolar/Bipolar
  - Output Byte Enable
- Conversion Interrupt etc.

This control can be provided directly by the computer, but some portion of these signals is usually supplied by an intermediate block of control logic. For monitoring predictable channel data, the DAS can repeatedly scan through its channels, trigger the converter, and notify the computer when each data sample is ready. This independent operation can be accomplished by a clock and counter arrangement to supply channel and gain addresses, plus a dual

#### General

## BIBLIOGRAPHY

- 1. "Analog Data Book", Harris Corp., 1980
- 2. "Data Acquisition Handbook", Intersil, 1980
- 3. "Data Conversion Systems Digest", Analogic, 1978
- "Integrated Circuit Converters, Data Acquisition Systems and Analog Signal Conditioning Components", Analog Devices, Inc. 1979
- 5. "Linear Applications Handbook," National Semiconductor, 1978

#### Grounds, Shielding and Power Distribution

- "An IC Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change", Analog Devices Application Note, 1977
- 7. Elimination of Noise in Low-Level Circuits", Gould Application Note.
- 8. "Isolation and Instrumentation Amplifiers Designer's Guide", Analog Devices, 1978

#### Filters

- 9. "Electronic Filter Design Handbook", Arthur B. Williams, McGraw-Hill, 1981
- 10. "Need an Active Filter? Try These Design Aids", EDN, Nov. 5, 1978

"one shot" multivibrator (74123) to gate the Start Convert and Track/Hold functions.

To handle a sudden change in data level or other unexpected event, the computer must be able to random access any channel or PGA gain. Provision is made to write this information to the DAS via the computer's data or address bus, using appropriate address decoders and latches.

When processing higher bandwidth signals, one error source to be minimized is the Track/Hold's aperture delay uncertainty, or jitter. The logic which generates the T/H control signal needs close attention, since jitter in this waveform adds to that specified for the device itself.

Finally, the DAS output consists of a serial stream of parallel digital words from the converter, synchronized with the converter's status signal indicating when the data is valid. Techniques for passing this data to the computer include direct memory access (DMA), memory mapping, and mapping via a dedicated I/0 port, all with or without an external interrupt of the processor.

DMA is most efficient for the high speed transfer of large volumes of data. This can proceed by program request, resulting in the movement of a block of data to a designated sequence of memory locations, at a speed limited only by the memory cycle time. As an alternative, hardware can be configured to allow transfer of a data word during every non-memory machine cycle. This allows an almost continuous output of data from the DAS. The transfers are asynchronous and unsolicited by the program with only a slight increase in software

For less demanding data rates the choice is between an I/O or memory mapped interface. The former is best for small systems. For example, the 8085 microprocessor can control up to eight I/O devices without external address decoding. Addition of decoders expands the field from 8 to 256 peripherals.

There is a range of applications for which the choice of I/O or memory mapping is not clear, but memory mapping becomes attractive with increasing system complexity. The memory reference instructions available with this approach simplify programming and speed execution. A further increase in throughput is obtained by use of the processor's interrupt system, allowing the main program to proceed while an analog-to-digital conversion is in progress.

Memory mapping plus interrupt is very effective; however, the software overhead associated with service of an interrupt-driven I/O interface results in a diminishing advantage as the required throughput rate increases. Again, DMA offers the advantage for high data rates.



## APPLICATION NOTE 607

## DELTA MODULATION FOR VOICE TRANSMISSION

BY DON JONES

## INTRODUCTION TO DELTAMOD

Delta modulation has evolved into a simple, efficient method of digitizing voice for secure, reliable communications and for voice I/O in data processing.

To illustrate basic principles, a very simple delta modulator and demodulator are illustrated in Figure 1. The modulator is a sampled data system employing a negative feedback loop. A comparator senses whether or not the instantaneous level of the analog voice input is greater or less than the feedback signal. The comparator output is clocked by a flip-flop to form a continuous NRZ digital data stream. This digital data is also integrated and fed back to the integrator ramps up and down to produce a rough approximation of the input waveform. An identical integrator in the demodulator produces the same waveform, which when filtered, reproduces the voice.

We can see that the digital data 0's and 1's are commands to the integrators to "go up" or "go down" respectively. Another way of looking at it is that the digital data stream also has analog significance; it approximates the differential of the voice, since analog integration of the data reproduces the voice.

Note that the integrator output never stands still; it always travels either up or down by a fixed amount in any clock period. Because of its fixed integrator output slope, the simple delta modulator is less than ideal for encoding human voice which may have a wide dynamic amplitude range.

The integrator cannot track large, high frequency signals with its fixed slope. Fortunately, human speech has statistically smaller amplitudes at higher frequencies, and an integrator time constant of about 1 millisecond will satisfactorily reproduce voice in a 3kHz bandwidth.

A more serious limitation is that voice amplitude changes which are less than the heighth of the integrator ramp during one clock period cannot be resolved. So dynamic range is proportional to clock frequency, and satisfactory range cannot be obtained at desirable low clock rates. A means of effectively increasing dynamic range is called "companding" (compressing-expanding); where at the modulator, small signals are given higher relative gain, and an inverse characteristic is produced at the demodulator.

The CVSD: A popular effective scheme for companded delta modulation is known as CVSD (continuously variable slope deltamod) shown in Figure 2. Additional digital logic, a second integrator, and an analog multiplier are added to the simple modulator.

Under small input signal conditions, the second integrator (known as the syllabic filter) has no input, and circuit function is identical to the simple modulator, except that the multiplier is biased to output quite small ramp amplitudes giving good resolution to the small signals.

A larger signal input is characterized by consecutive strings of 1's or 0's in the data as the integrator attempts to track the input. The logic input to the syllabic filter actuates whenever 3 or more consecutive O's or 1's are present in the data. When this happens, the syllabic filter output starts to build up, increasing the multiplier gain, passing larger amplitude ramps to the comparator, enabling the system to track the larger signal. Up to a limit, the more consecutive 1's or 0's generated, the larger the ramp amplitude. Since the larger signals increase the negative feedback of the modulator and the forward gain of the demodulator, companding takes place. By listening tests, the syllabic filter time constant of 4 to 10 milliseconds is generally considered optimum.


An outstanding characteristic of CVSD is its ability, with fairly simple circuitry, to transmit intelligible voice at relatively low data rates. Companded PCM, for telephone quality transmission, requires about 64K bits/sec data rate per channel. CVSD produces equal quality at 32K bits/sec. (However, at this rate it does not handle tone signals or phase encoded modern transmissions as well.)


CVSD is useful at even lower data rates. At 16K bits/sec the reconstructed voice is remarkably natural, but has a slightly "Fuzzy Edge". At 9.6K bits/sec intelligibility is still excellent, although the sound

is reminiscent of a damaged loudspeaker. Of course, very sophisticated speech compression techniques have been used to transmit speech at even lower data



rates; but CVSD is an excellent compromise between circuit simplicity and bandwidth economy.





## THE DIGITAL CVSD

Delta modulated data is in a form which can be digitally filtered with fairly simple circuitry. A compatible CVSD can be made using digital integrators and multipliers driving a digital-to-analog converter. The block diagram of the Harris HC-55516/55532 monolithic CVSD is shown in Figure 3.

The CMOS digital circuit functions of Figure 3 closely parallel the equivalent analog function in Figure 2. The filters are single pole recursive types using shift registers with feedback. A digital multiplier feeds a 10 bit R-2R DAC which reconstructs the voice waveform. The DAC output is in steps, rather than ramps.




Figure 3 - HC-55516/55532 CVSD Functional Diagram

The digital CVSD has a number of advantages over its analog counterpart, and has desirable features which would otherwise require additional circuitry:

- 1) The all CMOS device requires only 1mA current from a single +4.5V to +7V supply.
- No bulky external precision resistors or capacitors are required for the integrators; time constants of the digital filters are set by the clock frequency and do not drift with time or temperature.
- 3) For best intelligibility and freedom from listener fatigue, it is important that the recovered audio is quiet during the pauses between spoken words. During quiet periods, an alternate "1", "0" pattern should be encoded, which when decoded and filtered will be inaudible. Achieving this in the analog CVSD requires that up and down ramp slopes are precisely equal and that offsets in the comparator and amplifiers are adjusted Improper adjustment or excessive to zero. component drift can result in noisy oscillations. In the digital design, comparator offset and drift are adjusted by a long up-down counter summed to the DAC to insure that over a period of time equal numbers of 1's and 0's are generated.

An added feature is automatic quieting, where if the DAC input would be less than 2 LSB's the quieting pattern is generated instead. This has proven to aid intelligibility.

4) To prevent momentary overload when beginning to encode or decode, it is desirable to initialize the integrators. In the analog CVSD, external analog switches would be required to discharge the capacitors.

In the digital CVSD, the filters are reset by momentarily putting the "Force Zero" pin low. At the same time, a quieting pattern is generated without affecting internal encoding by putting the "Alternate Plain Text" pin low.

- 5) In some analog CVSD designs, transient noise will be generated during recovery from a low frequency overdriven input condition. The digital CVSD has a clipped output with instant recovery, when overdriven.
- 6) Half-duplex operation (using the same device, switching between the encode and decode functions) requires external circuits with the analog CVSD, while the digital type is switched internally by a logic input.

A possible drawback to the digital CVSD is that, since its filter time constants are proportional to the clock period, a single device will not be optimum for all clock frequencies. For this reason, Harris has two devices, the HC-55516 for clock rates below 24K bits/sec, and the HC-55532 for higher clock rates.

## APPLICATIONS OF DELTA MODULATION

- Telecommunications: Digitized signals are easily routed and multiplexed with low cost digital gates. Voice channels may be easily added to existing multiplexed digital data transmission systems. The digital signals are much more immune to crosstalk and noise when transmitted over long distances by wire, R.F., or optical paths. CVSD has better intelligibility than PCM when random bit errors are introduced during transmission.
- 2) Secure Communications: Digital data can be quite securely encrypted using fairly simple standard hardware (Figure 4a). Scrambled speech for audio channels may also be accomplished by encoding into a shift register, then selecting different segments of the shifted data in pseudo-random fashion and decoding it (Figure 4b).
- 3) Audio Delay Lines: Although charge-coupled deviced (CCD) will perform this function, they are still expensive and choice of configurations is quite limited. Also, there is a practical limit to the number of CCD stages, since each introduces a slight degradation to the signal.

As shown in Figure 5, the delay line consists of a CVSD modulator, a shift register and a demodulator. Delay is proportional to the number of register stages divided by the clock frequency. This can be used in speech scrambling, as explained above, echo supression in PA systems; special echo effects; music enhancement or synthesis; and recursive or nonrecursive filtering.

4) Voice I/O: Digitized speech can be entered into a computer for storage, voice identification, or word recognition. Words stored in ROM's, disc memory, etc. can be used for voice output. CVSD, since it can operate at low data rates, is more efficient in storage requirements than PCM or other A to D conversions. Also, the data is in a useful form for filtering or other processing.




Figure 4b - Voice Transmission Scrambling




Figure 6 – CVSD Hookup for Evaluation

Figure 6 illustrates a simple evaluation breadboard circuit for the HC-55516/5532. A single device is sufficient to evaluate sound quality, etc. since, when encoding, the feedback signal at pin 3 is identical to the decoded signal from a receiver. The following are some pointers for using the devices:

- Power supply decoupling is essential with the capacitor (C1 in Figure 6) located close to the I.C.
- 2) Power to the I.C. must be present before the audio input, the clock, or other digital inputs are applied. Failure to observe this may result in a latchup condition, which is usually not destructive and may be removed by cycling the supply off, then on.
- 3) Signal ground (pin 2) should be externally connected to pin 8 and power ground. It is recommended for noise-free operation that the audio input and output ground returns connect directly to pin 2 and to no other grounds in the system. Pins 6 and 7 must be open circuited.
- 4) Digital inputs and outputs are similar to and compatible with standard CMOS logic circuits using the same supply voltage. The illustrated 10K pullup resistors are necessary only with mechanical switches, and are not necessary when driving these pins with CMOS. Unused digital inputs should be tied to the appropriate supply rail for the desired operation. TTL output, however, will require pullup resistors (about 1K) to obtain the required CMOS input levels. Pins 4 and 14 will drive CMOS logic, or each can drive one low power TTL input.
- Capacitor coupling is recommended for the audio in and out (pins 3 and 5) as each pin is internally biased to about 1/2 the supply voltage.

- 6) The AGC output (pin 4) is a digital output, whose duty cycle is dependent on the average audio level. This may be externally integrated to drive an AGC preamplifier; or it could be used (through a buffer gate) to drive an LED indicator to indicate proper speaking volume.
- 7) To prevent generation of alias frequencies, the input filter should reduce the audio amplitude at frequencies greater than half the clock rate to less than 12 millivolts peak-to-peak.
- 8) The complex output filter shown on the data sheet is necessary only when measuring signal to noise ratios where all frequencies above 3kHz must be removed. Generally a 2 or 3 pole filter is sufficient for acceptable voice quality.
- 9) A suggested receiver clock circuit is a free running multivibrator, synchronized at each transition of the incoming data. Any synch errors occurring during reception of long strings of zeros or ones will have negligible effect on the decoded voice.

Figures 7 though 11 illustrate some typical audio output (before filtering) and digital output waveforms. To make the scope picture stationary, the audio input generator was synchronized with a submultiple of the clock frequency.


Figure 7 shows the results of a large low frequency sine wave. The somewhat jagged peaks are typical of all CVSD systems. Note that the digital output is continuous "ones" while the waveform is slewing down and continuous "zeros" while slewing up.

Figure 8 shows the excellent recovery from overdriven conditions at low frequency. Some analog type CVSD's have trouble recovering from this condition.

As mentioned previously, CVSD's cannot handle large signals at high frequencies (but these are not generally present in the human voice). Figure 9 shows this limitation where the voice output is slewing at its maximum rate, but cannot catch up with the input. At reduced amplitudes, however, the same signal can be reproduced, as shown in Figure 10.

The transfer function curve on the data sheet shows that at 16kHz clock rate, a 1.4V RMS signal can be tracked up to 500Hz. With a 32kHz clock, the same curves may be used, but with each of the indicated frequencies doubled. Likewise, each of the SNR figures shown on the data sheet will be 6dB better with a 32kHz clock.

Figure 11 shows the 12 millivolt voice output waveform at 1/2 the clock rate, when there is no audio input. After filtering, this signal is inaudible.



# Chip Information

Most Harris Semiconductor Analog products are available in dice form. Orders can be placed directly with Harris salesmen and representatives or with either of our authorized chip distributors listed below:

> HCI – Hybrid Components, Inc. 140 Elliott St. Beverly, MA 01915 Tel. 617 (927-5820) TWX 710-347-1660

Elmo Semiconductor Corp. 915 North Citrus Avenue Los Angeles, CA 90038-2479 Tel. 213 (465-2163) TWX 910-321-2943 Telex 69-8181

Consult your local Harris salesman, representative or chip distributor for chip data sheets and brochures as well as price and delivery information.

. .

ι,

## Harris Quality and Reliability Programs

	PAGE
Harris Quality and Reliability – Introduction	10-2
JAN Program	10-3
DASH 8 Program	10-4
DASH 7 Program	10-5
Standard Products Screening and Inspection Procedure	10-6
Harris Commercial Grade Products	10-9
Table I – Group A Electrical Tests	10-10
Table II – Group B Tests (Lot Related)	10-11
Table III – Group C (Die Related Tests)	10-12
Table IV – Group D (Package Related Tests)	10-13
Burn-In Circuit Index	10-14
Burn-In Circuits	10-16

10

#### INTRODUCTION

The Product Assurance Department at Harris Semiconductor Analog Products Division is responsible for assuring that the quality and reliability of all products shipped to customers meet their requirements. During all phases of product fabrication there are many independent visual and electrical tests performed by Product Assurance personnel.

Prior to shipment a final inspection is performed to assure product quality, and that all requirements of the purchase order and customer specifications are met.

The following military documents provide the foundation for the Harris Analog Product Assurance Program.

MIL-M-38510	"General Specification of Microcircuits"
MIL-Q-9858A	"Quality Program Requirements"
MIL-STD-883B	"Test Methods and Procedures for Microcircuits"
NASA Publication 200–3	"Inspection System Provisions"
MIL-C-45662A	"Calibration System Requirements"
MIL-I-4508A	"Inspection Systems Requirements"

The Harris Semiconductor Reliability and Quality Manual which is available upon request, describes this total function and policies of the organization to assure product reliability and quality.

#### QUALITY CONTROL

All processing of Analog Products is subjected to rigid manufacturing and quality controls. Total quality committment initiates at raw material procurement, continues throughout product manufacture and final inspection and culminates in successful product performance.

Ion implantation and diffusion processes are subjected to oxide thickness controls, penetration evaluations, resistivity measurements, and inspection gates for visual defects. Diffusion furnaces, metallization and passivation equipment are subjected to frequent qualifications via C-V plotting techniques to insure product stability.

Thin film controls insure specified interconnect and passivation thicknesses. Nichrome and silicon chromium resistor processing is very carefully monitored via resistivity, film composition and geometry controls.

Other in-line process controls include:

- Critical controls on all raw materials used in device processing and assembly
- In-line SEM inspections
- Specified consistent compositions of thin film source materials
- Continual environmental monitoring for humidity, particle counts and temperature
- Controls on oxide and metallization thicknesses
- Doping concentrations and profiles
- Pre and post etch inspections
- Gates to control defect densities at mask production
- Ion penetrations
- Prescribed calibration intervals and preventive maintenance of all processing equipment
- Total specification documentation and rigid change control procedures

#### RELIABILITY

x

The primary purpose of the Reliability Department is to establish and maintain the controls and procedures which will assure, with a high level of confidence, that all manufactured product will perform as required under specific environments and under specified stress conditions for a period of time consistent with final end-use.

The Reliability approach at Harris Semiconductor is based on designing in reliability rather than only testing for reliability. Testing is utilized to confirm that sound design with quality and reliability based ground rules are observed and correctly executed in a new product design.

Reliability engineering becomes involved as early as concept review of new products and continues to remain involved through design and layout review. At all those points basic reliability guidelines are involved. At the circuit process technology and package levels, first run product evaluations and reliability qualifications are mandatory. Tests at both maximum rated and accelerated stress levels are performed. Process changes require the approval of the Reliability Manager prior to implementation.

### JAN Program

The Harris Analog Wafer Fabrication and Assembly facilities have received JAN Class B certification. All Harris Analog JAN products are produced on the certified line in strict compliance with all MIL-M-38510 program requirements. Use of JAN products therefore guarantees:

- Use of Certified Lines Only
- Full MIL-M-38510 Compliance
- Strict Baseline Compliance
- Government Source Inspection
- Quality Conformance Program for Qualification Maintenance

JAN certified production lines and JAN qualified products further enhance the quality and reliability posture of Harris and emphasize its dedication to serving the needs of Hi-Rel applications.

Harris Hi-Rel processing flows and capabilities brochures are available through your local Harris representative to help you decide if your applications requirements can be met by JAN or one of the other standard production flows from Harris.

## DASH 8 Program

HARRIS DASH 8 devices pass the screening requirements of the latest issue of MIL-STD-883, Method 5004, Class B and the requirements specified in this document. Off-the-shelf availability of DASH 8 product meets the needs of customers seeking enhanced quality and reliability.

	100% SCREEN	ING PROCEDURE
	SCREEN	MIL-STD-883 METHOD/COND.
(1)	Internal Visual	2010 Cond. B.
(2) <sup>1</sup>	Stabilization Bake	1008 Cond. C (24 hrs. minimum)
3	Temperature Cycling	1010 Cond. C
4	Constant Acceleration	2001 Cond. E; Y1 plane
5	Seal: A Fine B Gross	1014 Cond. A or B 1014 Cond. C
6	Initial Electrical	Harris Specifications
	Burn-In Test	1015, 160 hrs. @ 125ºC (or equiv- alent) (Burn-In circuits enclosed)
8	Final Electrical 100% go-no-go	Tested at Worst Case Operating Conditions
9	External Visual	2009 Sample Inspection
10	Lot Acceptance	Table I, Group A Elect. Tests

## MIL-STD-883, METHOD 5004, CLASS B 100% SCREENING PROCEDURE

HARRIS SEMICONDUCTOR DASH 8 PRODUCT FLOW

#### NOTE:

Traceability: All devices are assigned date code identification that provides traceability.

Branding: All devices are branded with the HX-XXXX-8 and date code.

Aged Products: Product that has been held for more than 24 months will be reinspected prior to shipment to Group A inspection requirements.

Additional Requirements: Attributes data will be supplied on Group A Lot Acceptance upon request.

Generic data from Harris' Reliability Add-On Program is available upon request. The objective of the Harris Reliability Add-On Program is to provide a continuous life and environmental monitor for all products families in manufacturing. This program provides life test performance results to fullfill reliability data requirements and to verify package integrity. The Reliability Add-On Program is supplemental to customer funded Lot Qualification.

For customers desiring Lot Qualification, Harris Semiconductor will perform Group A, B, C and D inspections to MIL-STD-883, Method 5005 as defined herein for an additional charge.

### DASH 7 Program

#### HIGH RELIABILITY COMMERCIAL PRODUCTS OFF-THE-SHELF DELIVERY

#### INTRODUCTION

The HARRIS DASH 7 program extends the normal processing to include an added burn-in step to provide extra reliability.

DASH 7 (and all other HARRIS commercial grades of product) utilizes procedures and documents that, with minor modifications, resemble those used for mil-std products as described under DASH 8. This flow includes environmental tests such as temperature cycling and seal tests, and is outlined below.

DASH 7, by adding an extra burn-in to eliminate potential early failures, will reduce incoming test requirements and service costs.

Information on availability and cost of DASH 7 processing can be obtained through the HARRIS sales representatives.

#### HARRIS SEMICONDUCTOR DASH 7 PRODUCT FLOW

	SCREEN	MIL-STD-883 METHOD/COND.
	Internal Visual	Harris Standard in-house Level IV procedures.
2	Stabilization Bake	1008 Condition C (24 hr. min.)
3	Temperature Cycling	1010 Cond. (10 Cycles)
4	Constant Acceleration	2001 Cond. E; Y1 plane
5	Seal: A Fine B Gross	1014 Cond. A or B 1014 Cond. C2, no vacuum pre-cond. Step 2.
6	Initial Electrical	Harris Specifications
$\overline{\mathcal{O}}$	Burn–In Test	1015, min. 96 hrs. @ 125 <sup>o</sup> C (or equiv- alent) (Burn-In circuits enclosed)
8	<sup>``</sup> Final Electrical 100% go-no-go	Tested at worst case operating condition Functional tests per Table 1
9	External Visual	2009 Sample Inspection
10	Lot Acceptance	Table 1, Group A Elect. Tests.

#### **100% SCREENING PROCEDURE**

Branding: All devices are branded with the HX-XXXX-7 and date code.

ţ

10-5

## Standard Products Screening and

## **Inspection Procedure**

	1	PRODUCT CATEGORIES		ORIES
OPER. SEQ.	OPER. DESCRIPTION	MIL (M)	COMM (C)	EPOXY (E)
M C E	Incoming Material Silicon and Chemical Procurement.	x	x	x
M C E	Q.C. Incoming Inspection. Materials are Inspected for Conformance to Specified Requirements.	x	x	x
M C E	Manufacturing Wafer Fabrication	x	x	x
M C E	QC • DIH <sub>2</sub> O & Gas Monitor • SEM Process Control • Wafer Process Control	х	×	×
M C E	Manufacturing, Wafer Electrical Probe (100%)	×	x	x
	Manufacturing, Wafer Scribe, Break (100%)	х	x	x
	Manufacturing Dice Screen (100%)	X	x	×
	QA Dice Inspection Control	x	x	x
M C E	Preform Procurement Package Procurement Leadframe Procurement Epoxy Compound Procurement	X X	x x	N/A N/A X X
M C E	O.C. Preform Inspection O.C. Package Inspection O.C. Leadframe Inspection	x x	x x	N/A N/A X
M C	Manufacturing Package Clean	x	x	N/A
M C E	Manufacturing Die Mounting	x	×	×

M C E	QA Die Mount Control (continuous sampling) • Visual Die Inspection	x	х	x
M C E	Bond Wire Procurement	x	х	x
M C E	Q.C. Wire Inspection	x	х	x
	Manufacturing Wire Bonding	X Al	X Al	X Au
M C E	QA Bond Control (continuous sampling) • Visual Die & Bond Inspection • Wire and Pull Test	x	х	x
M C E	Manufacturing Pre-Seal Screen (100%)	MS883 Method 2010 Cond. A or B	MS883 Method 2010 HS Mod. Cond. B	MS883 Method 2010 HS Mod. Cond. B
M C E	QA Pre-Seal Inspection Lot Acceptance	MS883 Method 2010 Cond. A or B	MS883 Method 2010 HS Mod. Cond. B	MS883 Method 2010 HS Mod. Cond. B
M C E	Preseal Bake Per MS-883, Method 1008, Cond. C (for TO-5 Type Cans Only)	8 hr.	4 hr.	N/A
M	Package Lid Procurement	x	x	N/A
MC	Package Lid Inspection	x	х	N/A
MC	Package Lid Clean	×	x	N/A
	Package Seal/Encapsulation	x	×	×
M C E	QA Package Seal/Encapsulated Control (continuous sampling)	×	x	x

10-7

· · · · · · · · · · · · · · · · · · ·		-		
M C E	Stabilization Bake MS-883, Method 1008, Cond. C.	24 hr.	24	24
M	Temperature Cycle, MS-883, Method 1010, Cond. C, (10 Cycles)	x	x	×
, M .	Centrifuge, MS-883, Method 1010, (Y1) Plane 30 KG's min.	x	×	×
M C	Fine Leak, MS-883, Method 1014	x	<b>X</b>	N/A
M C	Gross Leak, MS-883, Method 1014 (1) Except Pre-Conditioning not Performed	100%	100% (1)	N/A
M C E	Frame Removal & Loading Units In Carriers/Sticks	×	х	x
M C E	Final QA Lot Inspection, MS-883 Method 1014 • Fine & Gross Leak • Visual/Mechanical Inspection	x	x	x
M C E	100% Initial Tests	X	х	x
M	Brand Device Type/Date Code Serialize, If Applicable	x	N/A	N/A
M	Burn-In (100%), MS-883, Method 1015 (for Jan B, —8 military product and –7 commercial product only)	x	x	X
Ć M	Group A Final Test (100%)	x	X	x
	QA acceptance • Electrical Testing • Visual/Mechanical Method 2009 Lot Sampling	x	×	×
C E	Brand Devices Type/Date Code	N/A	x	×
	Controlled Inventory	x	×	x

10

10-8

M C E	Package for Shipment	×	×	x
M C E	Quality Conformance Inspection Group A/B/C/D Testing, MS-883, Method 5005, Periodically or by Customer P.O. Request	X	N/A	N/A
M C E	QA Plant Clearance • Final Visual of Marking and Physical Quantity, Conformation of Product by Inspection or Sample Test	x	. <b>X</b>	x
M C E	Ship to Customer	×	x	x
		ę	;	

## **HARRIS** Commercial Grade Products

This product is processed on the same wafer fabrication lines, to the same thorough specification and rigid controls as HI-Rel parts. At wafer electrical probe the product may be categorized for electrical performance, such as temperature range of operation or maximum output (see specific product data sheet for grading details) by utilizing multiple colored inks. Defective die are inked with red ink, but, for example, die meeting the commercial temperature range electrical specifications may be inked with green ink.

The die are then visually inspected and sorted after die separation to a modified Class B visual criteria. They are then assembled in packages on a controlled assembly line. The ink used to categorize product performance, such as the green ink, might not be removed from the commercial grade die. This ink has been chemically characterized as inert and reliability verification confirms there is no effect on performance or operating life of the parts.

Harris invites any interested customer to review our assembly flow and facilities for information, quality survey, or certification.

## Table I – Group A Electrical Tests<sup>1</sup>

SUBGROUP <sup>2</sup>	CLASSES S AND B LTPD	CLASS C LTPD
Subgroup 1 Static Test at 25ºC	5	5
Subgroup 2 Static Tests at Maximum Rated Operating Temperature	7	10
Subgroup 3 Static Tests at Minimum Rated Operating Temperature	7	10
Subgroup 4 Dynamic Tests at 25 <sup>o</sup> C	5	5
Subgroup 5 Dynamic Tests at Maximum Rated Operating Temperature	7	10
Subgroup 6 Dynamic Tests at Minimum Rated Operating Temperature	7	10
Subgroup 7 Functional Tests at 25ºC	5	5
Subgroup 8 Functional Tests at Maximum and Minimum Rated Operating Temp.	10	15
Subgroup 9 Switching Tests at 25ºC	7	10
Subgroup 10 Switching Tests at Maximum Rated Operating Temperature	10	15
Subgroup 11 Switching Tests at Minimum Rated Operating Temperature	10	15

The specific parameters to be included for tests in each subgroup shall be as specified in the applicable
procurement document or specification sheet. Where no parameters have been identified in a particular
subgroup or test within a subgroup, no Group A testing is required for that subgroup or test to satisfy
Group A requirements.

2. A single sample may be used for all subgroup testing. Where the required size exceeds the lot size, 100% inspection shall be allowed.

.

## Table II — Group B Tests (Lot Related)<sup>1.</sup>

		MIL-STD-883	
TEST	METHOD	CONDITION	LTPD*
Subgroup 1 Physical Dimensions	2016		2 Devices
			(No Failures)
Subgroup 2 Resistance to Solvents	2015		4 Devices (No Failures)
Subgroup 3			
Solderability 3	2003	Soldering Temperature of 260 ± 10°C	15
Subgroup 4 Internal Visual and Mechanical	2014	Failure Criteria from Design and Construction Requirements of Applicable Procurement Document.	1 Device (No Failures)
Subgroup 5			
Bond Strength <sup>2</sup> (1) Thermocompression (2) Ultrasonic or Wedge (3) Beam Lead	2011	<ol> <li>(1) Test Condition C or D</li> <li>(2) Test Condition C or D</li> <li>(3) Test Condition H</li> </ol>	15
Subgroup 6	_	Not Applicable	—
Subgroup 7 Seal (a) Fine (b) Gross	1014	As Applicable	5

#### NOTES:

- 1. Electrical reject devices from the same inspection lot may be used for all subgroups when end point measurements are not required.
- Test samples for bond strength may, at the manufacturer's option unless otherwise specified be randomly selected immediately following internal visual (precap) inspection specified in method 5004, prior to sealing.
- 3. All devices submitted for solderability test must have been through the temperature/time exposure specified for burn-in. The LTPD for solderability test applies to the number of leads inspected except in no case shall less than 3 devices be used to provide the number of leads required.
- 4. Generic data from Harris Reliability Add-On Program in the form of Reliability Bulletins are available upon request.

\* Reference Note - Table 1\*

## Table III — Group C (Die Related Tests)

· ·	MIL-STD-883		
TEST	METHOD	CONDITION	LTPD*
Subgroup 1		·	
Operating Life Test	1005	Test Condition to be specified (1000 Hrs)	5
End Point Electrical Parameters		Table I – Subgroup 1	
Subgroup 2		•	
Temperature Cycling	1010	Test Condition C	15
Constant Acceleration	2001	Test Condition E Y <sub>1</sub> Axis	
Seal	1014	As Applicable	
(a) Fine	· ·		
(b) Gross 2.			
Visual Examination	1.		
End Point Electrical Parameters		Table I – Subgroup 1	

NOTES:

- 1. Visual examination shall be in accordance with method 1010.
- 2. When fluorocarbon gross leak testing is utilized, test condition C2 shall apply as minimum.
- 3. Generic data from Harris Reliability Add-On Program in the form of Reliability Bulletins are available upon request.

\* Reference Note - Table 1 \*

## Table IV — Group D (Package Related Tests)

	MIL-STD-883		
TEST	METHOD	CONDITION	LPTD*
Subgroup 1			
Physical Dimensions	2016	· · · · · · · · · · · · · · · · · · ·	15
Subgroup 24			
Lead Integrity Seal (a) Fine (b) Gross 6	2004 1014	Test Condition B2 (Lead Fatigue) As Applicable	15
Lid Torque 8.	2024	As Applicable	
Subgroup 3 1.			
Thermal Shock Temperature Cycling	1011 1010	Test Condition B as a Minimum, 15 Cycles Minimum. Test Condition C, 100 Cycles Minimum	15
Moisture Resistance Seal (a) Fine	1004 1014 "	Omit Initial/Conditioning and Vibration As Applicable	
(b) Gross 6. Visual Examination End Point Electrical Parameters	2.	Table 1 – Subgroup 1	
Subgroup 4 1.			
Mechanical Shock Vibration Variable Frequency Constant Acceleration Seal (a) Fine (b) Gross 6.	2002 2007 2001 1014	Test Condition B Test Condition A Test Condition E As Applicable	15 <u>,</u>
Visual Examination End Point Electrical Parameters	3.	Table 1 – Subgroup 1	
Subgroup 5 4.			
Salt Atmosphere Seal (a) Fine (b) Gross Visual Examination	1009	Test Condition A	15
Subgroup 6			
Internal Water Vapor Content	1018	5,000 ppm Maximum Water Content at 100°C	3 Devices (0) Failures or 5 Devices (1 Failure)
Subgroup 7 4.	3		
Adhesion of Lead Finish Lid Torque 10.	2025 2023	· · · · · · · · · · · · · · · · · · ·	15

NOTES:

1. Devices used in subgroup 3, "Thermal and Moisture Resistance" may be used in subgroup 4, "Mechanical"

2. Visual examination shall be in accordance with method 1004.

3. Visual examination shall be performed in accordance with method 2007 for evidence of defects or damage to case,

leads, or seals resulting from testing (not fixturing). Such damages shall constitute a failure.

4. Electrical reject devices from that same inspection lot may be used for sample.

5. Visual examination shall be in accordance with paragraph 3.3.1 for method 1009.

6. When fluorocarbon gross leak testing is utilized, test condition C2 shall apply as minimum.

7. Generic data from Harris Reliability Add-On Program in the form of Reliability Bulletins are available upon request.

2

8. Required for packages which use glass frit seal.

9. If initial sample (3 or 5) fails, additional sampling may be tested at another facility and all data presented.

10. Applicable only to package which use glass frit seal.

\* Reference Note - Table 1\*


## **Burn-In Circuit Index**

DR/	AWIN	G NO.
-----	------	-------


		DRAWING NU.
HA-1608	+10V Adjustable Voltage Reference	1
HA-2400/04/05	PRAM, Four Channel Operational Amplifiers	2
HA-2420/25	Fast Sample and Hold Operational Amplifiers	3, 4
HA-2500/02/05	Precision High Slew Rate Operational Amplifiers	5
HA-2510/12/15	High Slew Rate Operational Amplifers	5
HA-2520/22/25	Uncompensated High Slew Rate Operational Amplifiers	5
HA-2530/35	High Slew Rate Wideband Inverting Operational Amplifiers	6
HA-2539	Very High Slew Rate Wideband Operational Amplifiers	7
HA-2540	Wideband, Fast Settling Operational Amplifiers	8
HA-2600/02/05	Wideband, High Impedance Operational Amplifiers	5
HA-2620/22/25	Very Wideband, Uncompensated Operational Amplifiers	5
HA-2630/35	High Performance Current Booster	9 5
HA-2640/45	High Voltage Operational Amplifiers	5 10, 11
HA-2650/55	Dual High Performance Operational Amplifiers	10, 11
HA-2720/25 HA-2730/35	Wide Range Programmable Operational Amplifiers	12
HA-2740	Wide Range Dual Programmable Operational Amplifiers Quad Programmable Operational Amplifiers	13
H \-4156	High Performance Quad Operational Amplifiers	15
HA-4600/02/05	High Performance Quad Operational Amplifiers	16
HA-4620/22/25	Wideband, High Performance Quad Operational Amplifiers	16
HA-4741	Quad Operational Amplifier	15
HA-4900/02/05	Precision Quad Comparators	17
HA-5062	Low Power, JFET Input Operational Amplifier	18
HA-5064	Low Power, JFET Input Quad Operational Amplifier	15
HA-5082	JFET Input Operational Amplifier	18
HA-5084	JFET Input Quad Operational Amplifier	15
HA-5100/05	Wideband, JFET Input Operational Amplifiers	19
HA-5110/15	Wideband, JFET Input, Uncompensated Operational Amplifiers	19
HA-5130/35	Precision Operational Amplifiers	20
HA-5160/62	Wideband, JFET Input, High Slew Rate, Uncompensated Operational Amplifiers	21
HA-5170	Precision JFET Input Operational Amplifier	20
HA-5190/95	Wideband, Fast Settling Operational Amplifiers	8, 22
HA-8023	Triple Low Power Programmable Operational Amplifier	23
HC-5502	SLIC-LC Subscriber Line Interface Circuit	24
HC-5512 HC-55516	PCM Monolithic Filter	25 26
HI-200	All Digital Continuously Variable Slope Delta Modulator (CVSD)	20 27, 28
HI-200 HI-201	Dual SPST CMOS Analog Switch Quad SPST CMOS Analog Switch	27, 28
HI-201HS	High Speed Quad SPST CMOS Analog Switch	29
HI-300	Dual SPST CMOS Analog Switch	30
HI-301	SPDT CMOS Analog Switch	30
HI-302	Dual DPST CMOS Analog Switch	30
HI-303	Dual SPDT CMOS Analog Switch	31
HI-304	Dual SPST CMOS Analog Switch	31
HI-305	SPDT CMOS Analog Switch	31
HI-306	Dual DPST CMOS Analog Switch	31
HI-307	Dual SPDT CMOS Analog Switch	31
HI-381	Dual SPST CMOS Analog Switch	32
HI-384	Dual DPST CMOS Analog Switch	33
HI-387	SPDT CMOS Analog Switch	32
HI-390	Dual SPDT CMOS Analog Switch	33
HI-506/507	Single 16/Differential 8 Channel CMOS Analog Multiplexers	34
HI-506A/507A	16 Channel CMOS Analog Multiplexers with Overvoltage Protection	34
HI-508/509	Single 8/Differential 4 Channel CMOS Analog Multiplexers	35, 36, 37, 38
HI-508A/509A	8 Channel CMOS Analog Multiplexers with Overvoltage Protection	35, 36, 37, 38
HI-516	16 Channel/Differential 8 Channel CMOS High Speed Analog Multiplexer	39
HI-518	8 Channel/Differential 4 Channel CMOS High Speed Analog Multiplexer	40
HI-524 HI-539	4 Channel Video Multiplexer	41
HI-539 HI-562A	Monolithic, Four Channel, Low Level, Differential Multiplexer 12 Bit High Speed Monolithic Digital-to-Analog Converter	42 43
HI-1818A	Low Resistance 8 Channel CMOS Analog Multiplexer	43 44, 45
HI-1828A	Low Resistance 8 Channel CMOS Analog Multiplexer	44, 45 46, 47
		70, 77


HI-5040	Low Resistance SPST Switch	48
HI-5041	Low Resistance Dual SPST Switch	48
HI-5042	Low Resistance SPDT Switch	48
HI-5043	Low Resistance Dual SPDT Switch	48
HI-5044	Low Resistance DPST Switch	48
HI-5045	Low Resistance Dual DPST Switch	48
HI-5046	Low Resistance DPDT Switch	48
HI-5046A	Low Resistance DPDT Switch	48
HI-5047	Low Resistance 4 PST Switch	48
HI-5047A	Low Resistance 4 PST Switch	48
HI-5048	Low Resistance Dual SPST Switch	48
HI-5049	Low Resistance Dual DPST Switch	48
HI-5050	Low Resistance SPDT Switch	48
HI-5051	Low Resistance Dual SPDT Switch	48
HI-5610	10 Bit High Speed Monolithic Digital-to-Analog Converter	49
HI-5618A/18B	8 Bit High Speed Digital-to-Analog Converters	50
HI-5712/12A	High Performance 12 Bit Analog-to-Digital Converters	51
HI-5900	Analog Data Acquisition Signal Processor	52
HI-5901	Analog Data Acquisition Signal Processor	53
HI-7541	12 Bit Multiplying Monolithic Digital-to-Analog Converter	54
LF353	Wide Bandwidth Dual JFET Input Operational Amplifier	18
LF155 Series	Monolithic JFET Input Operational Amplifiers	20
LF156 Series	Wideband Monolithic JFET Input Operational Amplifiers	19
LF157 Series	Decompensated Wideband Monolithic JFET Input Operational Amplifiers	19
LF347	Wideband Quad JFET Input Operational Amplifiers	15
LM108/308	Operational Amplifiers	20
LM108A/308A	Operational Amplifiers	20
LM118/318	Operational Amplifiers	5
LM118A/318A	Operational Amplifiers	5 5 5
LM143/343	High Voltage Operational Amplifiers	5
LM143A/343A	High Voltage Operational Amplifiers	
LM146/346	Programmable Quad Operational Amplifiers	14
LM148/348	Quad 741 Operational Amplifiers	15
LM148A/348A	Quad 741 Operational Amplifiers	16
LM1558A/1458A	Dual Operational Amplifiers	10
LM2908	Quad Operational Amplifiers	15
LM4250/4250C	Programmable Operational Amplifiers	10, 11
OP-07	Ultra-Low Offset Voltage Operational Amplifier	20


**Burn-In Circuits** 





10




















## Packaging

# ~~~

	PAGE
Harris Analog Package Selection Guide	11-2
Package Configuration	11-4

	PACKAGE CONFIGURATION (See Note)								
PART NO.	CAN	PLASTIC	CERDIP	SIDE BRAZE	LEADLESS CHIP CARRIER				
HA-1608 HA-2400/04/05 HA-2420/25 HA-2500/02/05 HA-2510/12/15	R R R	G H G G	L D L L	В	x				
HA-2520/22/25 HA-2530/35 HA-2539 HA-2540 HA-2600/02/05	R R R	G H H G	L D D L		x				
HA-2620/22/25 HA-2630/35 HA-2640/45 HA-2650/55 HA-2720/25	R V R R R	G G	L L L L						
HA-2730/35 HA-2740 HA-4156 HA-4600/02/05 HA-4620/22/25		J H H	D E D D D						
HA-4741 HA-4900/02/05 HA-5062 HA-5064 HA-5082	R	H G H G	D E L D L		×××				
HA-5084 HA-5100/05 HA-5110/15 HA-5130/35 HA-5160/62	R R R R	H G G G			x				
HA-5170 HA-5190/95 HA-8023 HC-5502 HC-5510 HC-5511 HC-5512/5512A	R V	G J *	L D E M M E		X				

## Harris Analog Package Selection Guide

NOTE: "Package Configuration" references drawings on the following pages. Package designations to be used in constructing the part number are explained in the Ordering Information in the Part number guide.

н

J

J

н

Plastic DIP packages are not available for military temperature range.

т

т

Consult factory for information on ordering and availability of products with package configurations other than those indicated in the chart.

Μ

D

Е

Е

D

А

х

Solder-dipped parts add +0.003 inches to "dimension B" in plastic DIP and "dimension G" in metal cans.

\* Contact factory for packaging.

HC-55516

HD-0165

HI-201HS

HI-300/301/304/305

HI-200

HI-201

## Harris Analog Package Selection Guide (continued)

	PACKAGE CONFIGURATION (See Note)								
PART NO.	CAN	PLASTIC	CERDIP	SIDE BRAZE	LEADLESS CHIP CARRIER				
HI-302/303/306/307 HI-381/384/387/390 381/387 384/390 HI-506/507	т	H J J P	D E E N		Y				
HI-506A/507A HI-508/509 HI-508A/509A HI-516 HI-518		P J J K	N E E N F		Y X X Y				
HI-524 HI-539 HI-562A HI-1818A/1828A HI-5040 thru 5051 HI-5043/5045		J J K	F E E E	С	Y X				
HI-5610 HI-5618A/18B		к	F	С					
HI-5712/12A HI-5900 HI-5901		(1	AB) LCCs on	Ceramic Substrate Ceramic Substrate Ceramic Substrate	<b>L</b>				
HI-7541 HV-1000/05/10 LF353 LF155/155A/355/355A/355B LF156/156A/356/356A/356B LF157/157A/357/357A/357B	R R R R	K J G G G	L L L	Z	x				
LF347 LM108/308 LM108A/308A LM118/318 LM118A/318A	R R R R	D G G G	H L L L						
LM143/343 LM143A/343A LM146/346 LM148/348 LM148A/348A	R R	G G J H H	L L D D						
LM1458/1558A LM2908 LM4250/4250C OP-07	R R R	G H G G	L D L L						


NOTE: "Package Configuration" references drawings on the following pages. Package designations to be used in constructing the part number are explained in the Ordering Information in the Part number guide.

Plastic DIP packages are not available for military temperature range.

Consult factory for information on ordering and availability of products with package configurations other than those indicated in the chart.


Solder-dipped parts add +0.003 inches to "dimension B" in plastic DIP and "dimension G" in metal cans.

### Package Configuration



## N J TYPE CERDIP DUAL-IN-LINE

### N TYPE PLASTIC DUAL-IN-LINE



1 1	LEAD COUNT	DIM. A	DIM. B	DIM. C	DIM. D	DIM. E	DIM. F	DIM. G	DIM. H	DIM. L	DIM. Q	DIM. S	ым. α
м	24	.225	.014 .023	.008 .015	- 1.290	.500 .610	.590 .620	.030 .070	.100 BSC	.120 .200	.015 .075	- .098	00 150
N, P	28	.225	<u>.014</u> .023	<u>.008</u> .015	 1.490	<u>.500</u> .610	<u>.590</u> .620	.030 .070	.100 BSC	. <u>120</u> .200	<u>.015</u> .075	 .098	<u>00</u> 150

## NOTES: MIN.


DIMENSIONS IN INCHES

## RT

M

р

## H TYPE METAL CAN, TO-99 (8 PIN) OR TO-100 (10 PIN)




PKG. TYPE	LEAD COUNT		DIM. B	DIM. C	DIM. D	DIM. E	DIM. F	DIM. G	DIM. J	DIM. K
R	8	. <u>335</u> .370	.165 .185	.040	<u>.010</u> .045	.500 .550	.200 BSC	<u>.016</u> .021	<u>.027</u> .045	<u>.027</u> .034
т	10	.335 .370	. <u></u>	( <u>-</u> .040	.010 .045	.500 .550	.230 BSC	<u>.016</u> .021	<u>.027</u> .045	.027 .034

NOTE: MIN. MAX.

DIMENSIONS IN INCHES

## H TYPE METAL CAN, TO-8 (HA-5190/95 AND HA-2630/35 ONLY)




PKG. TYPE	LEAD COUNT		DIM. B	DIM. C	DIM. E	DIM. F	DIM. G	, DIM. Н	DIM. J	DIM. K
v	12	.585 .615	.130 .150			.400 BSC		.100 BSC	.027 .045	.027 .034

NOTES: MIN.

DIMENSIONS IN INCHES

## Package Configuration



## **OEM** Sales

#### NORTHEASTERN REGION

Suite 308 1 Burlington Woods Drive Burlington, MA 01803 (617) 273-5942

Suite 273 555 Broadhollow Road Melville, L.I., N.Y. 11747 (516) 249-4500

Suite 1101 996 Old Eagle School Road Wayne, PA 19087 (215) 687-6680

#### SOUTHEASTERN REGION

Suite 215 3890 West Commercial Blvd. Fort Lauderdale, FL 33309 (305) 739-0016

#### CENTRAL REGION

Suite 300 6400 Shafer Court Rosemont, IL 60018 (312) 692-4960

Suite 110 17120 Dallas Parkway Dallas, TX 75248 (214) 248-3237

Suite 206 5250 Far Hills Avenue Dayton, OH 45429 (513) 433-5770

#### WESTERN REGION

Suite 300 625 Ellis Street Mountain View, CA 94043 (415) 964-6443

7412 S.W. Beaverton-Hillsdale Hwy. P.O. Box 1649 Beaverton, OR 97075 (503) 297-7621

33919 9th Avenue South P.O. Box 3796 Federal Way, WA 98003 (206) 838-4878 Suite 205 6400 Canoga Avenue Woodland Hills, CA 91367 (213) 992-0686

Suite 320 1503 South Coast Drive Costa Mesa, CA 92626 (714) 540-2176

Suite 5 8090 North 85th Way P.O. Box 5641 Scottsdale, AZ 85261 (602) 998-9766

## **International Sales**

#### Europe

#### HEADQUARTERS

Harris GmbH Semiconductor Group Einsteinstrasse 127 D-8000 Munich 80 West Germany Tel. 49-89-473047 TWX: 524126

#### SALES OFFICES

#### ENGLAND

Harris Systems Ltd. Harris Semiconductor Div. P.O. Box 27, 145 Farnham Rd. Slough SL1 4XD Tel: (Slough) 34666 TWX: 848174 HARRIS G

#### ITALY

Harris Italiana Inc. 20092 Cinisello Balsamo (Milano) Via Fratelli Cracchi 48 Tel: 39-2-6187249 or 6188282 TWX: 311164 Ageris 1

#### WEST GERMANY

Matra-Harris Semiconducteurs Deutschland GmbH Erfurterstrasse 29 8057 Eching Tel: 49-89-319-1035 TWX: 5-213-866 Harris-Matra-Harris GmbH Walsroderstrasse 71 D-3012 Langenhagen 1 Tel: 49-511-737037 TWX:9-230-474-HMHH-D

#### EUROPEAN DISTRIBUTORS

#### AUSTRIA

Kontron GmbH & Co. KG. Eisgruzengass 36 (Kontron Haus) A 2334 Voesendorf-Wien Tel: 0-222-670631 TWX: 131699

#### BELGIUM

Betea S. A. 755 Chausee de Louwain B-1140 Brussels Tel: 32-2-7368050 TWX: 23188

#### DENMARK

Ditz Schweitzer A. S. Vallensbaekvej 41 DK-2600 Glostrup Tel: 45-2-453044 TWX: 33257

#### FINLAND

Yleiselektroniikka OY Atomitie 5B (P.O. Box 33) SF-0037 Helsinki 37 Tel: 358-0-90-562-1122 TWX: 12-3212

#### FRANCE

Matra-Harris Semiconductor (Sales Office) Harris S. A. Harris Semiconductor Division 6, AV. Charles de Gaulle F-78150 Le Chesnay Tel: 33-3-9548000 TWX: 696514

Matra-Harris Semiconductor (Manufacturing) BP 942 Nantes Cedex Tel: 33-40-490820 TWX: 711930

#### EUROPEAN DISTRIBUTORS (Continued)

#### GERMANY

Alfred Neye-Enatechnik GmbH Schillerstr. 14 Postfach 1240 D-2085 Quickborn Tel: 49-4106-6121 TWX: 213590 Jermyn GmbH Schulstr. 84 Postfach 1180 D-6277 Camberg Wurges Tel: 49-06434-231 TWX: 4884426 Kontron Elektronik GmbH

Breslauer Str. 2 Postfach 1251 D-8057 Eching bei Munchen Tel: 49-89-319011 TWX: 522122

Sasco GmbH Hermann-Oberth-Strasse 16 D-8011 Patzbrunn Tel: 89-46111 TWX: 529-504

#### ISRAEL

MRBD Industries Ltd. P.O. Box 1717 54 Jabotinsky St. Ramat-Gan Tel: 3-738-701 3-732-624 3-736-479 TWX: 352073

#### ITALY

Murata-Erie Elettronica SpA Via Melchiorre Giola, 66 1-20125 Milano Tel: 39-2-6073786 TWX: 330385

Lasi Elettronica Via le Lombardia, 6 1-20092 Cinisello Balsamo Tel: 39-2-9273578 TWX: 337612

#### NETHERLANDS

Techmation Electronics B. V. Bernhard Streat 11 4175 ZG Haaften Tel: 31-04189-2222 TWX: 50423

#### NORWAY

National Elektro A/S Ulvenveien 75 P.O. Box 53 Oekern N-Oslo-5 Tel: 47-2-644970 TWX: 71265

#### SOUTH AFRICA

Allied Electronic Components P.O. Box 6387 Dunswart, 1508 Boksburg East Transvaal Tel: 27-11-8921001 TWX: 87823

#### **SPAIN & PORTUGAL**

Unitronics S. A. Princesa Nº 1 Torre de Madrid E-Madrid 13 Tel: 34-242-5204 TWX: 22596

#### SWEDEN

A. B. Betoma Box 3005 S-17103 Solna 3 Tel: 46-8-820280 TWX: 19389

#### SWITZERLAND

W. Stolz A. G. Taefernstr. 15 CH-5405 Baden-Daettwil Tel: 41-56-840151 TWX: 54070

#### UNITED KINGDOM

Hy-Comp Ltd. (Chips Only) 7, Shield Road Ashford Industrial Estate Ashford, Middlesex TW15 1AV Tel: 44-7-842-46273 TWX: 923802

Macro Marketing Ltd. 396 Bath Road Slough, Berks Tel: 44-6286-4422 TWX: 847945

Thames Components Thame Park Ind. Estate Thame, Oxon OX9 3RS Tel: 44-84421-3146 TWX: 837508

#### HOME OFFICE

P. O. Box 883 Melbourne, FL 32901 (305) 724-7000 TWX: 510-959-6259 Phoenix Electronics Ltd. (Rep. Only) Western Building Vere Road Kirkmuirhill, Lanksh. ML 11 9RP-Scotland Tel: 44-55589-2393 TWX: 777404

Micro Call (Rep. Only) Thame Park Road Thame, Oxon OX9 3RS Tel: 44-84421-641123 TWX: 837508

#### Far East

#### HEADQUARTERS

Harris Semiconductor Inc. Far East Branch Ace Shoto Bldg. 3F 1-4-7, Shoto Shibuya-Ku, Tokyo 150 Tel: 81-3-485-1031 TWX: J26525

#### FAR EAST DISTRIBUTORS

#### AUSTRALIA

VSI Electronics 21 Chandos Street Crows Nest, N. S. W. 2065 Tel: 61-439-4655 TWX: A22846

#### INDIA

Fegu Incorporated Electronics Division 3308 Middlefield Road Palo Alto, CA 94306 Tel: 415-493-1788 TWX: 345-599

American Components Inc. Sujata Sales & Exports Ltd. 3350 Scott Blvd., Bldg. 15 Santa Clara, CA 95051 Tel: 408-727-2440 TWX: 352073

#### South America

#### ARGENTINA

Elko S. R. L. Av. Belgrano 1661 1093 Buenos Aires Tel: 40-8971 TWX: Public Booth 390-900 + to Elko Phone

## Analog Data Book

munications

Acquisition C



## SEMICONDUCTOR ANALOG PRODUCTS DIVISION